Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Mar 31 13:37:16 2020
| Host         : Steven-Win10-2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file dkong_wrapper_timing_summary_routed.rpt -pb dkong_wrapper_timing_summary_routed.pb -rpx dkong_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : dkong_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 294 register/latch pins with no clock driven by root clock pin: dkong_i/dkong_system_wrapper_0/inst/inst/vid/htiming_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 929 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.967     -754.952                    297                 3108        0.082        0.000                      0                 3108        3.000        0.000                       0                   873  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                           Waveform(ns)         Period(ns)      Frequency(MHz)
-----                           ------------         ----------      --------------
clk_fpga_0                      {0.000 5.000}        10.000          100.000         
dkong_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clkfbout_dkong_clk_wiz_0_0    {0.000 40.000}       80.000          12.500          
  coreclk_dkong_clk_wiz_0_0     {0.000 8.129}        16.259          61.506          
  soundclk_dkong_clk_wiz_0_0    {0.000 83.510}       167.021         5.987           
  vgaclk_dkong_clk_wiz_0_0      {0.000 19.861}       39.723          25.174          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                                                                                                        7.845        0.000                       0                     1  
dkong_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clkfbout_dkong_clk_wiz_0_0                                                                                                                                                     20.000        0.000                       0                     3  
  coreclk_dkong_clk_wiz_0_0           7.792        0.000                      0                 2014        0.082        0.000                      0                 2014        6.879        0.000                       0                   549  
  soundclk_dkong_clk_wiz_0_0        149.881        0.000                      0                  378        0.211        0.000                      0                  378       46.339        0.000                       0                   184  
  vgaclk_dkong_clk_wiz_0_0           32.362        0.000                      0                  561        0.131        0.000                      0                  561       18.881        0.000                       0                   135  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                  To Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                  --------                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
coreclk_dkong_clk_wiz_0_0   soundclk_dkong_clk_wiz_0_0       -3.967     -414.925                    142                  142        0.094        0.000                      0                  142  
coreclk_dkong_clk_wiz_0_0   vgaclk_dkong_clk_wiz_0_0         -2.976       -2.976                      1                    1        0.166        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                  From Clock                  To Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                  ----------                  --------                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**           coreclk_dkong_clk_wiz_0_0   soundclk_dkong_clk_wiz_0_0       -2.406     -337.051                    154                  154        0.179        0.000                      0                  154  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { dkong_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  dkong_i/clk_wiz_0/inst/clk_in1
  To Clock:  dkong_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dkong_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { dkong_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_dkong_clk_wiz_0_0
  To Clock:  clkfbout_dkong_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       20.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_dkong_clk_wiz_0_0
Waveform(ns):       { 0.000 40.000 }
Period(ns):         80.000
Sources:            { dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         80.000      77.845     BUFGCTRL_X0Y3    dkong_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         80.000      78.751     MMCME2_ADV_X1Y0  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         80.000      78.751     MMCME2_ADV_X1Y0  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       80.000      20.000     MMCME2_ADV_X1Y0  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       80.000      133.360    MMCME2_ADV_X1Y0  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  coreclk_dkong_clk_wiz_0_0
  To Clock:  coreclk_dkong_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        7.792ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.082ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.879ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.792ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/flip_ena_reg/C
                            (rising edge-triggered cell FDSE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/prom_2e/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.259ns  (coreclk_dkong_clk_wiz_0_0 rise@16.259ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.462ns  (logic 1.054ns (14.125%)  route 6.408ns (85.875%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.528ns = ( 17.787 - 16.259 ) 
    Source Clock Delay      (SCD):    1.724ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.509ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.721     1.724    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X55Y12         FDSE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/flip_ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y12         FDSE (Prop_fdse_C_Q)         0.456     2.180 r  dkong_i/dkong_system_wrapper_0/inst/inst/flip_ena_reg/Q
                         net (fo=43, routed)          3.689     5.869    dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/prom_2e_i_8
    SLICE_X30Y14         LUT2 (Prop_lut2_I0_O)        0.146     6.015 r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/prom_2e_i_12/O
                         net (fo=4, routed)           1.037     7.052    dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_0
    SLICE_X24Y12         LUT6 (Prop_lut6_I3_O)        0.328     7.380 f  dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/prom_2e_i_10/O
                         net (fo=1, routed)           0.921     8.301    dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/prom_2e_i_10_n_0
    SLICE_X32Y13         LUT6 (Prop_lut6_I3_O)        0.124     8.425 r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/prom_2e_i_6/O
                         net (fo=4, routed)           0.761     9.186    dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/prom_2e/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X2Y6          RAMB18E1                                     r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/prom_2e/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                     16.259    16.259 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.259 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    17.871    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    14.446 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    16.171    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.262 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.525    17.787    dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/prom_2e/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y6          RAMB18E1                                     r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/prom_2e/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.014    17.801    
                         clock uncertainty           -0.257    17.543    
    RAMB18_X2Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    16.977    dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/prom_2e/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         16.977    
                         arrival time                          -9.186    
  -------------------------------------------------------------------
                         slack                                  7.792    

Slack (MET) :             7.792ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/flip_ena_reg/C
                            (rising edge-triggered cell FDSE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/prom_2f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.259ns  (coreclk_dkong_clk_wiz_0_0 rise@16.259ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.462ns  (logic 1.054ns (14.125%)  route 6.408ns (85.875%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.528ns = ( 17.787 - 16.259 ) 
    Source Clock Delay      (SCD):    1.724ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.509ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.721     1.724    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X55Y12         FDSE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/flip_ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y12         FDSE (Prop_fdse_C_Q)         0.456     2.180 r  dkong_i/dkong_system_wrapper_0/inst/inst/flip_ena_reg/Q
                         net (fo=43, routed)          3.689     5.869    dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/prom_2e_i_8
    SLICE_X30Y14         LUT2 (Prop_lut2_I0_O)        0.146     6.015 r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/prom_2e_i_12/O
                         net (fo=4, routed)           1.037     7.052    dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_0
    SLICE_X24Y12         LUT6 (Prop_lut6_I3_O)        0.328     7.380 f  dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/prom_2e_i_10/O
                         net (fo=1, routed)           0.921     8.301    dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/prom_2e_i_10_n_0
    SLICE_X32Y13         LUT6 (Prop_lut6_I3_O)        0.124     8.425 r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/prom_2e_i_6/O
                         net (fo=4, routed)           0.761     9.186    dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/prom_2f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X2Y7          RAMB18E1                                     r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/prom_2f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                     16.259    16.259 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.259 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    17.871    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    14.446 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    16.171    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.262 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.525    17.787    dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/prom_2f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y7          RAMB18E1                                     r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/prom_2f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.014    17.801    
                         clock uncertainty           -0.257    17.543    
    RAMB18_X2Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    16.977    dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/prom_2f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         16.977    
                         arrival time                          -9.186    
  -------------------------------------------------------------------
                         slack                                  7.792    

Slack (MET) :             7.796ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/flip_ena_reg/C
                            (rising edge-triggered cell FDSE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/prom_2e/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.259ns  (coreclk_dkong_clk_wiz_0_0 rise@16.259ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.460ns  (logic 1.054ns (14.128%)  route 6.406ns (85.872%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.531ns = ( 17.790 - 16.259 ) 
    Source Clock Delay      (SCD):    1.724ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.509ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.721     1.724    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X55Y12         FDSE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/flip_ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y12         FDSE (Prop_fdse_C_Q)         0.456     2.180 r  dkong_i/dkong_system_wrapper_0/inst/inst/flip_ena_reg/Q
                         net (fo=43, routed)          3.689     5.869    dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/prom_2e_i_8
    SLICE_X30Y14         LUT2 (Prop_lut2_I0_O)        0.146     6.015 r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/prom_2e_i_12/O
                         net (fo=4, routed)           1.037     7.052    dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_0
    SLICE_X24Y12         LUT6 (Prop_lut6_I3_O)        0.328     7.380 f  dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/prom_2e_i_10/O
                         net (fo=1, routed)           0.921     8.301    dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/prom_2e_i_10_n_0
    SLICE_X32Y13         LUT6 (Prop_lut6_I3_O)        0.124     8.425 r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/prom_2e_i_6/O
                         net (fo=4, routed)           0.759     9.184    dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/prom_2e/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X2Y6          RAMB18E1                                     r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/prom_2e/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                     16.259    16.259 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.259 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    17.871    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    14.446 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    16.171    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.262 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.528    17.790    dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/prom_2e/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y6          RAMB18E1                                     r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/prom_2e/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.014    17.804    
                         clock uncertainty           -0.257    17.546    
    RAMB18_X2Y6          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    16.980    dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/prom_2e/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         16.980    
                         arrival time                          -9.184    
  -------------------------------------------------------------------
                         slack                                  7.796    

Slack (MET) :             7.796ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/flip_ena_reg/C
                            (rising edge-triggered cell FDSE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/prom_2f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.259ns  (coreclk_dkong_clk_wiz_0_0 rise@16.259ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.460ns  (logic 1.054ns (14.128%)  route 6.406ns (85.872%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.531ns = ( 17.790 - 16.259 ) 
    Source Clock Delay      (SCD):    1.724ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.509ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.721     1.724    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X55Y12         FDSE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/flip_ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y12         FDSE (Prop_fdse_C_Q)         0.456     2.180 r  dkong_i/dkong_system_wrapper_0/inst/inst/flip_ena_reg/Q
                         net (fo=43, routed)          3.689     5.869    dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/prom_2e_i_8
    SLICE_X30Y14         LUT2 (Prop_lut2_I0_O)        0.146     6.015 r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/prom_2e_i_12/O
                         net (fo=4, routed)           1.037     7.052    dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_0
    SLICE_X24Y12         LUT6 (Prop_lut6_I3_O)        0.328     7.380 f  dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/prom_2e_i_10/O
                         net (fo=1, routed)           0.921     8.301    dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/prom_2e_i_10_n_0
    SLICE_X32Y13         LUT6 (Prop_lut6_I3_O)        0.124     8.425 r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/prom_2e_i_6/O
                         net (fo=4, routed)           0.759     9.184    dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/prom_2f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X2Y7          RAMB18E1                                     r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/prom_2f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                     16.259    16.259 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.259 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    17.871    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    14.446 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    16.171    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.262 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.528    17.790    dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/prom_2f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y7          RAMB18E1                                     r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/prom_2f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.014    17.804    
                         clock uncertainty           -0.257    17.546    
    RAMB18_X2Y7          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    16.980    dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/prom_2f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         16.980    
                         arrival time                          -9.184    
  -------------------------------------------------------------------
                         slack                                  7.796    

Slack (MET) :             8.009ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/vid/htiming_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/linebuffer/mem_reg/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.259ns  (coreclk_dkong_clk_wiz_0_0 rise@16.259ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.744ns  (logic 1.182ns (15.264%)  route 6.562ns (84.736%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.533ns = ( 17.792 - 16.259 ) 
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.509ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.652     1.655    dkong_i/dkong_system_wrapper_0/inst/inst/vid/masterclk
    SLICE_X48Y19         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/htiming_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y19         FDRE (Prop_fdre_C_Q)         0.456     2.111 r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/htiming_reg[0]/Q
                         net (fo=34, routed)          2.677     4.788    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/linebuffer/Q[0]
    SLICE_X20Y17         LUT2 (Prop_lut2_I0_O)        0.150     4.938 r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/linebuffer/mem_reg_i_29/O
                         net (fo=8, routed)           1.105     6.043    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/linebuffer/mem_reg_i_29_n_0
    SLICE_X13Y19         LUT6 (Prop_lut6_I4_O)        0.328     6.371 r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/linebuffer/mem_reg_i_18/O
                         net (fo=1, routed)           1.016     7.387    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/linebuffer/mem_reg_i_18_n_0
    SLICE_X16Y16         LUT6 (Prop_lut6_I0_O)        0.124     7.511 r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/linebuffer/mem_reg_i_16/O
                         net (fo=6, routed)           1.327     8.838    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/linebuffer/mem_reg_i_16_n_0
    SLICE_X33Y10         LUT5 (Prop_lut5_I0_O)        0.124     8.962 r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/linebuffer/mem_reg_i_11__0/O
                         net (fo=1, routed)           0.437     9.399    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/linebuffer/linebuf_din[3]
    RAMB18_X2Y4          RAMB18E1                                     r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/linebuffer/mem_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                     16.259    16.259 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.259 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    17.871    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    14.446 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    16.171    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.262 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.530    17.792    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/linebuffer/masterclk
    RAMB18_X2Y4          RAMB18E1                                     r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/linebuffer/mem_reg/CLKARDCLK
                         clock pessimism              0.115    17.906    
                         clock uncertainty           -0.257    17.649    
    RAMB18_X2Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[3])
                                                     -0.241    17.408    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/linebuffer/mem_reg
  -------------------------------------------------------------------
                         required time                         17.408    
                         arrival time                          -9.399    
  -------------------------------------------------------------------
                         slack                                  8.009    

Slack (MET) :             8.100ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/flip_ena_reg/C
                            (rising edge-triggered cell FDSE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/prom_2e/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.259ns  (coreclk_dkong_clk_wiz_0_0 rise@16.259ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.153ns  (logic 1.054ns (14.734%)  route 6.099ns (85.266%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.528ns = ( 17.787 - 16.259 ) 
    Source Clock Delay      (SCD):    1.724ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.509ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.721     1.724    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X55Y12         FDSE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/flip_ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y12         FDSE (Prop_fdse_C_Q)         0.456     2.180 r  dkong_i/dkong_system_wrapper_0/inst/inst/flip_ena_reg/Q
                         net (fo=43, routed)          3.689     5.869    dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/prom_2e_i_8
    SLICE_X30Y14         LUT2 (Prop_lut2_I0_O)        0.146     6.015 r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/prom_2e_i_12/O
                         net (fo=4, routed)           0.747     6.762    dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_0
    SLICE_X24Y14         LUT6 (Prop_lut6_I3_O)        0.328     7.090 f  dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/prom_2e_i_8/O
                         net (fo=1, routed)           0.906     7.996    dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/prom_2e_i_8_n_0
    SLICE_X32Y14         LUT6 (Prop_lut6_I3_O)        0.124     8.120 r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/prom_2e_i_5/O
                         net (fo=4, routed)           0.757     8.877    dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/prom_2e/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X2Y6          RAMB18E1                                     r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/prom_2e/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                     16.259    16.259 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.259 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    17.871    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    14.446 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    16.171    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.262 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.525    17.787    dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/prom_2e/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y6          RAMB18E1                                     r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/prom_2e/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.014    17.801    
                         clock uncertainty           -0.257    17.543    
    RAMB18_X2Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    16.977    dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/prom_2e/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         16.977    
                         arrival time                          -8.877    
  -------------------------------------------------------------------
                         slack                                  8.100    

Slack (MET) :             8.100ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/flip_ena_reg/C
                            (rising edge-triggered cell FDSE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/prom_2f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.259ns  (coreclk_dkong_clk_wiz_0_0 rise@16.259ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.153ns  (logic 1.054ns (14.734%)  route 6.099ns (85.266%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.528ns = ( 17.787 - 16.259 ) 
    Source Clock Delay      (SCD):    1.724ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.509ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.721     1.724    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X55Y12         FDSE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/flip_ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y12         FDSE (Prop_fdse_C_Q)         0.456     2.180 r  dkong_i/dkong_system_wrapper_0/inst/inst/flip_ena_reg/Q
                         net (fo=43, routed)          3.689     5.869    dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/prom_2e_i_8
    SLICE_X30Y14         LUT2 (Prop_lut2_I0_O)        0.146     6.015 r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/prom_2e_i_12/O
                         net (fo=4, routed)           0.747     6.762    dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_0
    SLICE_X24Y14         LUT6 (Prop_lut6_I3_O)        0.328     7.090 f  dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/prom_2e_i_8/O
                         net (fo=1, routed)           0.906     7.996    dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/prom_2e_i_8_n_0
    SLICE_X32Y14         LUT6 (Prop_lut6_I3_O)        0.124     8.120 r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/prom_2e_i_5/O
                         net (fo=4, routed)           0.757     8.877    dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/prom_2f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X2Y7          RAMB18E1                                     r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/prom_2f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                     16.259    16.259 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.259 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    17.871    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    14.446 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    16.171    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.262 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.525    17.787    dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/prom_2f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y7          RAMB18E1                                     r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/prom_2f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.014    17.801    
                         clock uncertainty           -0.257    17.543    
    RAMB18_X2Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    16.977    dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/prom_2f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         16.977    
                         arrival time                          -8.877    
  -------------------------------------------------------------------
                         slack                                  8.100    

Slack (MET) :             8.103ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/flip_ena_reg/C
                            (rising edge-triggered cell FDSE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/prom_2e/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.259ns  (coreclk_dkong_clk_wiz_0_0 rise@16.259ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.153ns  (logic 1.054ns (14.734%)  route 6.099ns (85.266%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.531ns = ( 17.790 - 16.259 ) 
    Source Clock Delay      (SCD):    1.724ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.509ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.721     1.724    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X55Y12         FDSE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/flip_ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y12         FDSE (Prop_fdse_C_Q)         0.456     2.180 r  dkong_i/dkong_system_wrapper_0/inst/inst/flip_ena_reg/Q
                         net (fo=43, routed)          3.689     5.869    dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/prom_2e_i_8
    SLICE_X30Y14         LUT2 (Prop_lut2_I0_O)        0.146     6.015 r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/prom_2e_i_12/O
                         net (fo=4, routed)           0.747     6.762    dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_0
    SLICE_X24Y14         LUT6 (Prop_lut6_I3_O)        0.328     7.090 f  dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/prom_2e_i_8/O
                         net (fo=1, routed)           0.906     7.996    dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/prom_2e_i_8_n_0
    SLICE_X32Y14         LUT6 (Prop_lut6_I3_O)        0.124     8.120 r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/prom_2e_i_5/O
                         net (fo=4, routed)           0.757     8.877    dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/prom_2e/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X2Y6          RAMB18E1                                     r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/prom_2e/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                     16.259    16.259 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.259 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    17.871    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    14.446 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    16.171    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.262 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.528    17.790    dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/prom_2e/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y6          RAMB18E1                                     r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/prom_2e/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.014    17.804    
                         clock uncertainty           -0.257    17.546    
    RAMB18_X2Y6          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566    16.980    dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/prom_2e/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         16.980    
                         arrival time                          -8.877    
  -------------------------------------------------------------------
                         slack                                  8.103    

Slack (MET) :             8.103ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/flip_ena_reg/C
                            (rising edge-triggered cell FDSE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/prom_2f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.259ns  (coreclk_dkong_clk_wiz_0_0 rise@16.259ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.153ns  (logic 1.054ns (14.734%)  route 6.099ns (85.266%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.531ns = ( 17.790 - 16.259 ) 
    Source Clock Delay      (SCD):    1.724ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.509ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.721     1.724    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X55Y12         FDSE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/flip_ena_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y12         FDSE (Prop_fdse_C_Q)         0.456     2.180 r  dkong_i/dkong_system_wrapper_0/inst/inst/flip_ena_reg/Q
                         net (fo=43, routed)          3.689     5.869    dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/prom_2e_i_8
    SLICE_X30Y14         LUT2 (Prop_lut2_I0_O)        0.146     6.015 r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/prom_2e_i_12/O
                         net (fo=4, routed)           0.747     6.762    dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_0
    SLICE_X24Y14         LUT6 (Prop_lut6_I3_O)        0.328     7.090 f  dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/prom_2e_i_8/O
                         net (fo=1, routed)           0.906     7.996    dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/prom_2e_i_8_n_0
    SLICE_X32Y14         LUT6 (Prop_lut6_I3_O)        0.124     8.120 r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/tile/prom_2e_i_5/O
                         net (fo=4, routed)           0.757     8.877    dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/prom_2f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X2Y7          RAMB18E1                                     r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/prom_2f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                     16.259    16.259 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.259 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    17.871    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    14.446 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    16.171    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.262 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.528    17.790    dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/prom_2f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y7          RAMB18E1                                     r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/prom_2f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.014    17.804    
                         clock uncertainty           -0.257    17.546    
    RAMB18_X2Y7          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566    16.980    dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/prom_2f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         16.980    
                         arrival time                          -8.877    
  -------------------------------------------------------------------
                         slack                                  8.103    

Slack (MET) :             8.115ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/vid/htiming_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/linebuffer/mem_reg/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.259ns  (coreclk_dkong_clk_wiz_0_0 rise@16.259ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.638ns  (logic 1.182ns (15.475%)  route 6.456ns (84.525%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.533ns = ( 17.792 - 16.259 ) 
    Source Clock Delay      (SCD):    1.655ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.257ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.509ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.652     1.655    dkong_i/dkong_system_wrapper_0/inst/inst/vid/masterclk
    SLICE_X48Y19         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/htiming_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y19         FDRE (Prop_fdre_C_Q)         0.456     2.111 r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/htiming_reg[0]/Q
                         net (fo=34, routed)          2.677     4.788    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/linebuffer/Q[0]
    SLICE_X20Y17         LUT2 (Prop_lut2_I0_O)        0.150     4.938 r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/linebuffer/mem_reg_i_29/O
                         net (fo=8, routed)           1.105     6.043    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/linebuffer/mem_reg_i_29_n_0
    SLICE_X13Y19         LUT6 (Prop_lut6_I4_O)        0.328     6.371 r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/linebuffer/mem_reg_i_18/O
                         net (fo=1, routed)           1.016     7.387    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/linebuffer/mem_reg_i_18_n_0
    SLICE_X16Y16         LUT6 (Prop_lut6_I0_O)        0.124     7.511 r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/linebuffer/mem_reg_i_16/O
                         net (fo=6, routed)           1.222     8.733    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/linebuffer/mem_reg_i_16_n_0
    SLICE_X32Y11         LUT4 (Prop_lut4_I3_O)        0.124     8.857 r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/linebuffer/mem_reg_i_13/O
                         net (fo=1, routed)           0.436     9.293    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/linebuffer/mem_reg_i_13_n_0
    RAMB18_X2Y4          RAMB18E1                                     r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/linebuffer/mem_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                     16.259    16.259 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    16.259 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    17.871    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    14.446 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    16.171    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.262 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.530    17.792    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/linebuffer/masterclk
    RAMB18_X2Y4          RAMB18E1                                     r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/linebuffer/mem_reg/CLKARDCLK
                         clock pessimism              0.115    17.906    
                         clock uncertainty           -0.257    17.649    
    RAMB18_X2Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[1])
                                                     -0.241    17.408    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/linebuffer/mem_reg
  -------------------------------------------------------------------
                         required time                         17.408    
                         arrival time                          -9.293    
  -------------------------------------------------------------------
                         slack                                  8.115    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratch_din_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_7_7/SP/I
                            (rising edge-triggered cell RAMS64E clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (coreclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.384%)  route 0.118ns (45.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.556     0.558    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/masterclk
    SLICE_X44Y14         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratch_din_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y14         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratch_din_reg[7]/Q
                         net (fo=1, routed)           0.118     0.817    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_7_7/D
    SLICE_X42Y14         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_7_7/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.822     0.824    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_7_7/WCLK
    SLICE_X42Y14         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_7_7/SP/CLK
                         clock pessimism             -0.233     0.591    
    SLICE_X42Y14         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     0.735    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_7_7/SP
  -------------------------------------------------------------------
                         required time                         -0.735    
                         arrival time                           0.817    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratch_din_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_2_2/SP/I
                            (rising edge-triggered cell RAMS64E clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (coreclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.556     0.558    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/masterclk
    SLICE_X43Y13         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratch_din_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y13         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratch_din_reg[2]/Q
                         net (fo=1, routed)           0.112     0.811    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_2_2/D
    SLICE_X42Y13         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_2_2/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.822     0.824    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_2_2/WCLK
    SLICE_X42Y13         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_2_2/SP/CLK
                         clock pessimism             -0.253     0.571    
    SLICE_X42Y13         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.146     0.717    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_2_2/SP
  -------------------------------------------------------------------
                         required time                         -0.717    
                         arrival time                           0.811    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratch_din_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_1_1/SP/I
                            (rising edge-triggered cell RAMS64E clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (coreclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.556     0.558    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/masterclk
    SLICE_X43Y13         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratch_din_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y13         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratch_din_reg[1]/Q
                         net (fo=1, routed)           0.113     0.812    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_1_1/D
    SLICE_X42Y13         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_1_1/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.822     0.824    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_1_1/WCLK
    SLICE_X42Y13         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_1_1/SP/CLK
                         clock pessimism             -0.253     0.571    
    SLICE_X42Y13         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.147     0.718    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_1_1/SP
  -------------------------------------------------------------------
                         required time                         -0.718    
                         arrival time                           0.812    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratch_din_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_4_4/SP/I
                            (rising edge-triggered cell RAMS64E clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (coreclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.556     0.558    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/masterclk
    SLICE_X43Y14         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratch_din_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y14         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratch_din_reg[4]/Q
                         net (fo=1, routed)           0.110     0.809    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_4_4/D
    SLICE_X42Y14         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_4_4/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.822     0.824    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_4_4/WCLK
    SLICE_X42Y14         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_4_4/SP/CLK
                         clock pessimism             -0.253     0.571    
    SLICE_X42Y14         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     0.715    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_4_4/SP
  -------------------------------------------------------------------
                         required time                         -0.715    
                         arrival time                           0.809    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratch_din_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_5_5/SP/I
                            (rising edge-triggered cell RAMS64E clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (coreclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.556     0.558    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/masterclk
    SLICE_X43Y14         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratch_din_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y14         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratch_din_reg[5]/Q
                         net (fo=1, routed)           0.113     0.812    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_5_5/D
    SLICE_X42Y14         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_5_5/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.822     0.824    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_5_5/WCLK
    SLICE_X42Y14         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_5_5/SP/CLK
                         clock pessimism             -0.253     0.571    
    SLICE_X42Y14         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.147     0.718    dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_5_5/SP
  -------------------------------------------------------------------
                         required time                         -0.718    
                         arrival time                           0.812    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/uart/rx_dev/r_Rx_Data_reg/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/uart/rx_dev/FSM_sequential_r_SM_Main_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (coreclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.186ns (39.226%)  route 0.288ns (60.774%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.556     0.558    dkong_i/dkong_system_wrapper_0/inst/inst/uart/rx_dev/masterclk
    SLICE_X49Y12         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/uart/rx_dev/r_Rx_Data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y12         FDRE (Prop_fdre_C_Q)         0.141     0.699 f  dkong_i/dkong_system_wrapper_0/inst/inst/uart/rx_dev/r_Rx_Data_reg/Q
                         net (fo=10, routed)          0.288     0.987    dkong_i/dkong_system_wrapper_0/inst/inst/uart/rx_dev/r_Rx_Data
    SLICE_X50Y12         LUT6 (Prop_lut6_I2_O)        0.045     1.032 r  dkong_i/dkong_system_wrapper_0/inst/inst/uart/rx_dev/FSM_sequential_r_SM_Main[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.032    dkong_i/dkong_system_wrapper_0/inst/inst/uart/rx_dev/FSM_sequential_r_SM_Main[1]_i_1__0_n_0
    SLICE_X50Y12         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/uart/rx_dev/FSM_sequential_r_SM_Main_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.819     0.821    dkong_i/dkong_system_wrapper_0/inst/inst/uart/rx_dev/masterclk
    SLICE_X50Y12         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/uart/rx_dev/FSM_sequential_r_SM_Main_reg[1]/C
                         clock pessimism             -0.005     0.816    
    SLICE_X50Y12         FDRE (Hold_fdre_C_D)         0.121     0.937    dkong_i/dkong_system_wrapper_0/inst/inst/uart/rx_dev/FSM_sequential_r_SM_Main_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.937    
                         arrival time                           1.032    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/r_sig_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (coreclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.209ns (47.133%)  route 0.234ns (52.867%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.554     0.556    dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/masterclk
    SLICE_X32Y19         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/r_sig_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y19         FDRE (Prop_fdre_C_Q)         0.164     0.720 f  dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/r_sig_reg[2]/Q
                         net (fo=1, routed)           0.114     0.834    dkong_i/framedoubler_slow_0/inst/in_r[2]
    SLICE_X32Y19         LUT1 (Prop_lut1_I0_O)        0.045     0.879 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem_i_7/O
                         net (fo=28, routed)          0.120     0.999    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X2Y4          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.855     0.857    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.250     0.607    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296     0.903    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.903    
                         arrival time                           0.999    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/b_sig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (coreclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.186ns (40.419%)  route 0.274ns (59.581%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.554     0.556    dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/masterclk
    SLICE_X33Y19         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/b_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y19         FDRE (Prop_fdre_C_Q)         0.141     0.697 f  dkong_i/dkong_system_wrapper_0/inst/inst/vid/pal/b_sig_reg[0]/Q
                         net (fo=1, routed)           0.105     0.802    dkong_i/framedoubler_slow_0/inst/in_b[0]
    SLICE_X33Y19         LUT1 (Prop_lut1_I0_O)        0.045     0.847 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem_i_3/O
                         net (fo=28, routed)          0.169     1.016    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X2Y4          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.855     0.857    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.250     0.607    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296     0.903    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.903    
                         arrival time                           1.016    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/uart/rx_dev/FSM_sequential_r_SM_Main_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/uart/rx_dev/r_Bit_Index_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (coreclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.209ns (44.411%)  route 0.262ns (55.589%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.553     0.555    dkong_i/dkong_system_wrapper_0/inst/inst/uart/rx_dev/masterclk
    SLICE_X50Y12         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/uart/rx_dev/FSM_sequential_r_SM_Main_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y12         FDRE (Prop_fdre_C_Q)         0.164     0.719 r  dkong_i/dkong_system_wrapper_0/inst/inst/uart/rx_dev/FSM_sequential_r_SM_Main_reg[0]/Q
                         net (fo=12, routed)          0.262     0.980    dkong_i/dkong_system_wrapper_0/inst/inst/uart/rx_dev/r_SM_Main[0]
    SLICE_X49Y12         LUT6 (Prop_lut6_I3_O)        0.045     1.025 r  dkong_i/dkong_system_wrapper_0/inst/inst/uart/rx_dev/r_Bit_Index[1]_i_1/O
                         net (fo=1, routed)           0.000     1.025    dkong_i/dkong_system_wrapper_0/inst/inst/uart/rx_dev/r_Bit_Index[1]_i_1_n_0
    SLICE_X49Y12         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/uart/rx_dev/r_Bit_Index_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.823     0.825    dkong_i/dkong_system_wrapper_0/inst/inst/uart/rx_dev/masterclk
    SLICE_X49Y12         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/uart/rx_dev/r_Bit_Index_reg[1]/C
                         clock pessimism             -0.005     0.820    
    SLICE_X49Y12         FDRE (Hold_fdre_C_D)         0.091     0.911    dkong_i/dkong_system_wrapper_0/inst/inst/uart/rx_dev/r_Bit_Index_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.911    
                         arrival time                           1.025    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dkong_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Path Group:             coreclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (coreclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.581     0.583    dkong_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/slowest_sync_clk
    SLICE_X75Y16         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y16         FDRE (Prop_fdre_C_Q)         0.141     0.724 r  dkong_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     0.779    dkong_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/s_level_out_d1_cdc_to
    SLICE_X75Y16         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.846     0.848    dkong_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/slowest_sync_clk
    SLICE_X75Y16         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.265     0.583    
    SLICE_X75Y16         FDRE (Hold_fdre_C_D)         0.075     0.658    dkong_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.658    
                         arrival time                           0.779    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         coreclk_dkong_clk_wiz_0_0
Waveform(ns):       { 0.000 8.129 }
Period(ns):         16.259
Sources:            { dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         16.259      13.315     RAMB36_X3Y3      dkong_i/dkong_system_wrapper_0/inst/inst/cpu_ram/ram_imp/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         16.259      13.683     RAMB18_X1Y6      dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/rom_7e/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         16.259      13.683     RAMB18_X1Y6      dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/rom_7e/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         16.259      13.683     RAMB36_X1Y0      dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         16.259      13.683     RAMB36_X1Y0      dkong_i/dkong_system_wrapper_0/inst/inst/cpu_rom/inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         16.259      13.683     RAMB36_X2Y7      dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         16.259      13.683     RAMB36_X3Y5      dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         16.259      13.683     RAMB36_X1Y7      dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         16.259      13.683     RAMB36_X2Y6      dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         16.259      13.683     RAMB36_X2Y4      dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       16.259      197.101    MMCME2_ADV_X1Y0  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         8.129       6.879      SLICE_X42Y13     dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_0_0/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         8.129       6.879      SLICE_X42Y13     dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_1_1/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         8.129       6.879      SLICE_X42Y13     dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_2_2/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         8.129       6.879      SLICE_X42Y13     dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_3_3/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         8.129       6.879      SLICE_X42Y14     dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_4_4/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         8.129       6.879      SLICE_X42Y14     dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_5_5/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         8.129       6.879      SLICE_X42Y14     dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_6_6/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         8.129       6.879      SLICE_X42Y14     dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_7_7/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         8.129       6.879      SLICE_X42Y15     dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_8_8/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         8.129       6.879      SLICE_X42Y13     dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_0_0/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         8.129       6.879      SLICE_X42Y15     dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_8_8/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         8.129       6.879      SLICE_X42Y13     dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_0_0/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         8.129       6.879      SLICE_X42Y13     dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_1_1/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         8.129       6.879      SLICE_X42Y13     dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_2_2/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         8.129       6.879      SLICE_X42Y13     dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_3_3/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         8.129       6.879      SLICE_X42Y14     dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_4_4/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         8.129       6.879      SLICE_X42Y14     dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_5_5/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         8.129       6.879      SLICE_X42Y14     dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_6_6/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         8.129       6.879      SLICE_X42Y14     dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_7_7/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         8.129       6.879      SLICE_X42Y15     dkong_i/dkong_system_wrapper_0/inst/inst/vid/sprite/scratchpad/mem_reg_0_63_8_8/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  soundclk_dkong_clk_wiz_0_0
  To Clock:  soundclk_dkong_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack      149.881ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.211ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       46.339ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             149.881ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/second_cycle_q_reg/C
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/psw_b/psw_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            167.021ns  (soundclk_dkong_clk_wiz_0_0 rise@167.021ns - soundclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.785ns  (logic 3.397ns (20.238%)  route 13.388ns (79.762%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.556ns = ( 168.577 - 167.021 ) 
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         1.727     1.730    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/soundclk
    SLICE_X72Y12         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/second_cycle_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y12         FDCE (Prop_fdce_C_Q)         0.419     2.149 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/second_cycle_q_reg/Q
                         net (fo=42, routed)          3.083     5.232    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/clk_second_cycle_s
    SLICE_X81Y5          LUT5 (Prop_lut5_I0_O)        0.299     5.531 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/bus_q[7]_i_3/O
                         net (fo=24, routed)          1.738     7.269    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/bus_q_reg[7]
    SLICE_X77Y2          LUT6 (Prop_lut6_I4_O)        0.124     7.393 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_36/O
                         net (fo=1, routed)           1.115     8.508    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_36_n_0
    SLICE_X80Y2          LUT6 (Prop_lut6_I0_O)        0.124     8.632 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_15/O
                         net (fo=18, routed)          1.751    10.383    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_15_n_0
    SLICE_X81Y15         LUT4 (Prop_lut4_I1_O)        0.124    10.507 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[3]_i_18/O
                         net (fo=1, routed)           0.684    11.191    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[3]_i_18_n_0
    SLICE_X83Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.771 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.771    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q_reg[3]_i_16_n_0
    SLICE_X83Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.885 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.885    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q_reg[2]_i_4_n_0
    SLICE_X83Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.107 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q_reg[3]_i_23/O[0]
                         net (fo=1, routed)           0.984    13.091    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/alu_b/data0
    SLICE_X80Y9          LUT2 (Prop_lut2_I1_O)        0.327    13.418 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q[3]_i_18/O
                         net (fo=1, routed)           0.668    14.086    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q[3]_i_18_n_0
    SLICE_X79Y9          LUT6 (Prop_lut6_I5_O)        0.332    14.418 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q[3]_i_8/O
                         net (fo=2, routed)           0.840    15.258    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q[3]_i_8_n_0
    SLICE_X79Y7          LUT6 (Prop_lut6_I5_O)        0.124    15.382 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q[3]_i_15/O
                         net (fo=1, routed)           0.845    16.226    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q[3]_i_15_n_0
    SLICE_X79Y7          LUT4 (Prop_lut4_I3_O)        0.152    16.378 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q[3]_i_5/O
                         net (fo=1, routed)           0.505    16.884    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q[3]_i_5_n_0
    SLICE_X78Y7          LUT6 (Prop_lut6_I0_O)        0.332    17.216 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q[3]_i_2/O
                         net (fo=3, routed)           1.176    18.391    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/psw_q_reg[3]_0
    SLICE_X75Y11         LUT6 (Prop_lut6_I0_O)        0.124    18.515 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/psw_q[1]_i_1/O
                         net (fo=1, routed)           0.000    18.515    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/psw_b/psw_q_reg[1]_0
    SLICE_X75Y11         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/psw_b/psw_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    167.021   167.021 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   167.021 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612   168.633    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   165.208 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   166.933    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   167.024 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         1.553   168.577    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/psw_b/soundclk
    SLICE_X75Y11         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/psw_b/psw_q_reg[1]/C
                         clock pessimism              0.150   168.727    
                         clock uncertainty           -0.362   168.365    
    SLICE_X75Y11         FDCE (Setup_fdce_C_D)        0.031   168.396    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/psw_b/psw_q_reg[1]
  -------------------------------------------------------------------
                         required time                        168.396    
                         arrival time                         -18.515    
  -------------------------------------------------------------------
                         slack                                149.881    

Slack (MET) :             149.881ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/second_cycle_q_reg/C
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/psw_b/psw_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            167.021ns  (soundclk_dkong_clk_wiz_0_0 rise@167.021ns - soundclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.783ns  (logic 3.397ns (20.240%)  route 13.386ns (79.760%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.556ns = ( 168.577 - 167.021 ) 
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         1.727     1.730    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/soundclk
    SLICE_X72Y12         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/second_cycle_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y12         FDCE (Prop_fdce_C_Q)         0.419     2.149 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/second_cycle_q_reg/Q
                         net (fo=42, routed)          3.083     5.232    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/clk_second_cycle_s
    SLICE_X81Y5          LUT5 (Prop_lut5_I0_O)        0.299     5.531 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/bus_q[7]_i_3/O
                         net (fo=24, routed)          1.738     7.269    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/bus_q_reg[7]
    SLICE_X77Y2          LUT6 (Prop_lut6_I4_O)        0.124     7.393 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_36/O
                         net (fo=1, routed)           1.115     8.508    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_36_n_0
    SLICE_X80Y2          LUT6 (Prop_lut6_I0_O)        0.124     8.632 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_15/O
                         net (fo=18, routed)          1.751    10.383    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_15_n_0
    SLICE_X81Y15         LUT4 (Prop_lut4_I1_O)        0.124    10.507 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[3]_i_18/O
                         net (fo=1, routed)           0.684    11.191    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[3]_i_18_n_0
    SLICE_X83Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.771 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.771    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q_reg[3]_i_16_n_0
    SLICE_X83Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.885 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.885    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q_reg[2]_i_4_n_0
    SLICE_X83Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.107 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q_reg[3]_i_23/O[0]
                         net (fo=1, routed)           0.984    13.091    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/alu_b/data0
    SLICE_X80Y9          LUT2 (Prop_lut2_I1_O)        0.327    13.418 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q[3]_i_18/O
                         net (fo=1, routed)           0.668    14.086    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q[3]_i_18_n_0
    SLICE_X79Y9          LUT6 (Prop_lut6_I5_O)        0.332    14.418 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q[3]_i_8/O
                         net (fo=2, routed)           0.840    15.258    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q[3]_i_8_n_0
    SLICE_X79Y7          LUT6 (Prop_lut6_I5_O)        0.124    15.382 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q[3]_i_15/O
                         net (fo=1, routed)           0.845    16.226    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q[3]_i_15_n_0
    SLICE_X79Y7          LUT4 (Prop_lut4_I3_O)        0.152    16.378 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q[3]_i_5/O
                         net (fo=1, routed)           0.505    16.884    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q[3]_i_5_n_0
    SLICE_X78Y7          LUT6 (Prop_lut6_I0_O)        0.332    17.216 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q[3]_i_2/O
                         net (fo=3, routed)           1.174    18.389    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/psw_q_reg[3]_0
    SLICE_X75Y11         LUT6 (Prop_lut6_I0_O)        0.124    18.513 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/psw_q[0]_i_1/O
                         net (fo=1, routed)           0.000    18.513    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/psw_b/psw_q_reg[0]_0
    SLICE_X75Y11         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/psw_b/psw_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    167.021   167.021 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   167.021 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612   168.633    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   165.208 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   166.933    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   167.024 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         1.553   168.577    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/psw_b/soundclk
    SLICE_X75Y11         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/psw_b/psw_q_reg[0]/C
                         clock pessimism              0.150   168.727    
                         clock uncertainty           -0.362   168.365    
    SLICE_X75Y11         FDCE (Setup_fdce_C_D)        0.029   168.394    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/psw_b/psw_q_reg[0]
  -------------------------------------------------------------------
                         required time                        168.394    
                         arrival time                         -18.513    
  -------------------------------------------------------------------
                         slack                                149.881    

Slack (MET) :             149.978ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/second_cycle_q_reg/C
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_4_4/SP/ADR4
                            (rising edge-triggered cell RAMS64E clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            167.021ns  (soundclk_dkong_clk_wiz_0_0 rise@167.021ns - soundclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.502ns  (logic 2.919ns (17.689%)  route 13.583ns (82.311%))
  Logic Levels:           11  (CARRY4=2 LUT3=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.555ns = ( 168.576 - 167.021 ) 
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         1.727     1.730    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/soundclk
    SLICE_X72Y12         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/second_cycle_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y12         FDCE (Prop_fdce_C_Q)         0.419     2.149 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/second_cycle_q_reg/Q
                         net (fo=42, routed)          3.083     5.232    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/clk_second_cycle_s
    SLICE_X81Y5          LUT5 (Prop_lut5_I0_O)        0.299     5.531 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/bus_q[7]_i_3/O
                         net (fo=24, routed)          1.738     7.269    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/bus_q_reg[7]
    SLICE_X77Y2          LUT6 (Prop_lut6_I4_O)        0.124     7.393 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_36/O
                         net (fo=1, routed)           1.115     8.508    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_36_n_0
    SLICE_X80Y2          LUT6 (Prop_lut6_I0_O)        0.124     8.632 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_15/O
                         net (fo=18, routed)          1.751    10.383    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_15_n_0
    SLICE_X81Y15         LUT4 (Prop_lut4_I1_O)        0.124    10.507 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[3]_i_18/O
                         net (fo=1, routed)           0.684    11.191    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[3]_i_18_n_0
    SLICE_X83Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.771 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.771    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q_reg[3]_i_16_n_0
    SLICE_X83Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.993 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q_reg[2]_i_4/O[0]
                         net (fo=2, routed)           0.670    12.663    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/O[0]
    SLICE_X80Y10         LUT4 (Prop_lut4_I3_O)        0.328    12.991 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[4]_i_7/O
                         net (fo=1, routed)           0.670    13.661    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[4]_i_7_n_0
    SLICE_X78Y10         LUT6 (Prop_lut6_I5_O)        0.327    13.988 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[4]_i_2/O
                         net (fo=3, routed)           1.113    15.101    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p2_q_reg[4]_0
    SLICE_X74Y13         LUT6 (Prop_lut6_I0_O)        0.124    15.225 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[4]_i_1/O
                         net (fo=13, routed)          1.820    17.045    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/outreg_reg[4]
    SLICE_X79Y15         LUT6 (Prop_lut6_I5_O)        0.124    17.169 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/dmem_addr_q[4]_i_1/O
                         net (fo=2, routed)           0.167    17.336    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/dmem_addr_q_reg[5][4]
    SLICE_X79Y15         LUT3 (Prop_lut3_I0_O)        0.124    17.460 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/mem_reg_0_63_0_0_i_6__0/O
                         net (fo=8, routed)           0.772    18.232    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_4_4/A4
    SLICE_X82Y16         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_4_4/SP/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    167.021   167.021 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   167.021 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612   168.633    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   165.208 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   166.933    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   167.024 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         1.552   168.576    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_4_4/WCLK
    SLICE_X82Y16         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_4_4/SP/CLK
                         clock pessimism              0.115   168.691    
                         clock uncertainty           -0.362   168.329    
    SLICE_X82Y16         RAMS64E (Setup_rams64e_CLK_ADR4)
                                                     -0.119   168.210    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_4_4/SP
  -------------------------------------------------------------------
                         required time                        168.210    
                         arrival time                         -18.232    
  -------------------------------------------------------------------
                         slack                                149.978    

Slack (MET) :             149.978ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/second_cycle_q_reg/C
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_5_5/SP/ADR4
                            (rising edge-triggered cell RAMS64E clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            167.021ns  (soundclk_dkong_clk_wiz_0_0 rise@167.021ns - soundclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.502ns  (logic 2.919ns (17.689%)  route 13.583ns (82.311%))
  Logic Levels:           11  (CARRY4=2 LUT3=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.555ns = ( 168.576 - 167.021 ) 
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         1.727     1.730    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/soundclk
    SLICE_X72Y12         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/second_cycle_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y12         FDCE (Prop_fdce_C_Q)         0.419     2.149 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/second_cycle_q_reg/Q
                         net (fo=42, routed)          3.083     5.232    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/clk_second_cycle_s
    SLICE_X81Y5          LUT5 (Prop_lut5_I0_O)        0.299     5.531 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/bus_q[7]_i_3/O
                         net (fo=24, routed)          1.738     7.269    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/bus_q_reg[7]
    SLICE_X77Y2          LUT6 (Prop_lut6_I4_O)        0.124     7.393 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_36/O
                         net (fo=1, routed)           1.115     8.508    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_36_n_0
    SLICE_X80Y2          LUT6 (Prop_lut6_I0_O)        0.124     8.632 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_15/O
                         net (fo=18, routed)          1.751    10.383    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_15_n_0
    SLICE_X81Y15         LUT4 (Prop_lut4_I1_O)        0.124    10.507 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[3]_i_18/O
                         net (fo=1, routed)           0.684    11.191    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[3]_i_18_n_0
    SLICE_X83Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.771 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.771    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q_reg[3]_i_16_n_0
    SLICE_X83Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.993 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q_reg[2]_i_4/O[0]
                         net (fo=2, routed)           0.670    12.663    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/O[0]
    SLICE_X80Y10         LUT4 (Prop_lut4_I3_O)        0.328    12.991 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[4]_i_7/O
                         net (fo=1, routed)           0.670    13.661    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[4]_i_7_n_0
    SLICE_X78Y10         LUT6 (Prop_lut6_I5_O)        0.327    13.988 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[4]_i_2/O
                         net (fo=3, routed)           1.113    15.101    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p2_q_reg[4]_0
    SLICE_X74Y13         LUT6 (Prop_lut6_I0_O)        0.124    15.225 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[4]_i_1/O
                         net (fo=13, routed)          1.820    17.045    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/outreg_reg[4]
    SLICE_X79Y15         LUT6 (Prop_lut6_I5_O)        0.124    17.169 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/dmem_addr_q[4]_i_1/O
                         net (fo=2, routed)           0.167    17.336    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/dmem_addr_q_reg[5][4]
    SLICE_X79Y15         LUT3 (Prop_lut3_I0_O)        0.124    17.460 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/mem_reg_0_63_0_0_i_6__0/O
                         net (fo=8, routed)           0.772    18.232    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_5_5/A4
    SLICE_X82Y16         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_5_5/SP/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    167.021   167.021 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   167.021 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612   168.633    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   165.208 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   166.933    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   167.024 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         1.552   168.576    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_5_5/WCLK
    SLICE_X82Y16         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_5_5/SP/CLK
                         clock pessimism              0.115   168.691    
                         clock uncertainty           -0.362   168.329    
    SLICE_X82Y16         RAMS64E (Setup_rams64e_CLK_ADR4)
                                                     -0.119   168.210    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_5_5/SP
  -------------------------------------------------------------------
                         required time                        168.210    
                         arrival time                         -18.232    
  -------------------------------------------------------------------
                         slack                                149.978    

Slack (MET) :             149.978ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/second_cycle_q_reg/C
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_6_6/SP/ADR4
                            (rising edge-triggered cell RAMS64E clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            167.021ns  (soundclk_dkong_clk_wiz_0_0 rise@167.021ns - soundclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.502ns  (logic 2.919ns (17.689%)  route 13.583ns (82.311%))
  Logic Levels:           11  (CARRY4=2 LUT3=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.555ns = ( 168.576 - 167.021 ) 
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         1.727     1.730    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/soundclk
    SLICE_X72Y12         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/second_cycle_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y12         FDCE (Prop_fdce_C_Q)         0.419     2.149 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/second_cycle_q_reg/Q
                         net (fo=42, routed)          3.083     5.232    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/clk_second_cycle_s
    SLICE_X81Y5          LUT5 (Prop_lut5_I0_O)        0.299     5.531 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/bus_q[7]_i_3/O
                         net (fo=24, routed)          1.738     7.269    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/bus_q_reg[7]
    SLICE_X77Y2          LUT6 (Prop_lut6_I4_O)        0.124     7.393 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_36/O
                         net (fo=1, routed)           1.115     8.508    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_36_n_0
    SLICE_X80Y2          LUT6 (Prop_lut6_I0_O)        0.124     8.632 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_15/O
                         net (fo=18, routed)          1.751    10.383    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_15_n_0
    SLICE_X81Y15         LUT4 (Prop_lut4_I1_O)        0.124    10.507 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[3]_i_18/O
                         net (fo=1, routed)           0.684    11.191    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[3]_i_18_n_0
    SLICE_X83Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.771 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.771    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q_reg[3]_i_16_n_0
    SLICE_X83Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.993 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q_reg[2]_i_4/O[0]
                         net (fo=2, routed)           0.670    12.663    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/O[0]
    SLICE_X80Y10         LUT4 (Prop_lut4_I3_O)        0.328    12.991 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[4]_i_7/O
                         net (fo=1, routed)           0.670    13.661    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[4]_i_7_n_0
    SLICE_X78Y10         LUT6 (Prop_lut6_I5_O)        0.327    13.988 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[4]_i_2/O
                         net (fo=3, routed)           1.113    15.101    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p2_q_reg[4]_0
    SLICE_X74Y13         LUT6 (Prop_lut6_I0_O)        0.124    15.225 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[4]_i_1/O
                         net (fo=13, routed)          1.820    17.045    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/outreg_reg[4]
    SLICE_X79Y15         LUT6 (Prop_lut6_I5_O)        0.124    17.169 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/dmem_addr_q[4]_i_1/O
                         net (fo=2, routed)           0.167    17.336    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/dmem_addr_q_reg[5][4]
    SLICE_X79Y15         LUT3 (Prop_lut3_I0_O)        0.124    17.460 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/mem_reg_0_63_0_0_i_6__0/O
                         net (fo=8, routed)           0.772    18.232    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_6_6/A4
    SLICE_X82Y16         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_6_6/SP/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    167.021   167.021 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   167.021 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612   168.633    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   165.208 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   166.933    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   167.024 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         1.552   168.576    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_6_6/WCLK
    SLICE_X82Y16         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_6_6/SP/CLK
                         clock pessimism              0.115   168.691    
                         clock uncertainty           -0.362   168.329    
    SLICE_X82Y16         RAMS64E (Setup_rams64e_CLK_ADR4)
                                                     -0.119   168.210    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_6_6/SP
  -------------------------------------------------------------------
                         required time                        168.210    
                         arrival time                         -18.232    
  -------------------------------------------------------------------
                         slack                                149.978    

Slack (MET) :             149.978ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/second_cycle_q_reg/C
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_7_7/SP/ADR4
                            (rising edge-triggered cell RAMS64E clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            167.021ns  (soundclk_dkong_clk_wiz_0_0 rise@167.021ns - soundclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.502ns  (logic 2.919ns (17.689%)  route 13.583ns (82.311%))
  Logic Levels:           11  (CARRY4=2 LUT3=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.555ns = ( 168.576 - 167.021 ) 
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         1.727     1.730    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/soundclk
    SLICE_X72Y12         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/second_cycle_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y12         FDCE (Prop_fdce_C_Q)         0.419     2.149 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/second_cycle_q_reg/Q
                         net (fo=42, routed)          3.083     5.232    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/clk_second_cycle_s
    SLICE_X81Y5          LUT5 (Prop_lut5_I0_O)        0.299     5.531 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/bus_q[7]_i_3/O
                         net (fo=24, routed)          1.738     7.269    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/bus_q_reg[7]
    SLICE_X77Y2          LUT6 (Prop_lut6_I4_O)        0.124     7.393 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_36/O
                         net (fo=1, routed)           1.115     8.508    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_36_n_0
    SLICE_X80Y2          LUT6 (Prop_lut6_I0_O)        0.124     8.632 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_15/O
                         net (fo=18, routed)          1.751    10.383    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_15_n_0
    SLICE_X81Y15         LUT4 (Prop_lut4_I1_O)        0.124    10.507 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[3]_i_18/O
                         net (fo=1, routed)           0.684    11.191    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[3]_i_18_n_0
    SLICE_X83Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.771 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.771    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q_reg[3]_i_16_n_0
    SLICE_X83Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.993 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q_reg[2]_i_4/O[0]
                         net (fo=2, routed)           0.670    12.663    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/O[0]
    SLICE_X80Y10         LUT4 (Prop_lut4_I3_O)        0.328    12.991 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[4]_i_7/O
                         net (fo=1, routed)           0.670    13.661    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[4]_i_7_n_0
    SLICE_X78Y10         LUT6 (Prop_lut6_I5_O)        0.327    13.988 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[4]_i_2/O
                         net (fo=3, routed)           1.113    15.101    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p2_q_reg[4]_0
    SLICE_X74Y13         LUT6 (Prop_lut6_I0_O)        0.124    15.225 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[4]_i_1/O
                         net (fo=13, routed)          1.820    17.045    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/outreg_reg[4]
    SLICE_X79Y15         LUT6 (Prop_lut6_I5_O)        0.124    17.169 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/dmem_addr_q[4]_i_1/O
                         net (fo=2, routed)           0.167    17.336    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/dmem_addr_q_reg[5][4]
    SLICE_X79Y15         LUT3 (Prop_lut3_I0_O)        0.124    17.460 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/mem_reg_0_63_0_0_i_6__0/O
                         net (fo=8, routed)           0.772    18.232    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_7_7/A4
    SLICE_X82Y16         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_7_7/SP/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    167.021   167.021 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   167.021 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612   168.633    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   165.208 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   166.933    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   167.024 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         1.552   168.576    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_7_7/WCLK
    SLICE_X82Y16         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_7_7/SP/CLK
                         clock pessimism              0.115   168.691    
                         clock uncertainty           -0.362   168.329    
    SLICE_X82Y16         RAMS64E (Setup_rams64e_CLK_ADR4)
                                                     -0.119   168.210    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_7_7/SP
  -------------------------------------------------------------------
                         required time                        168.210    
                         arrival time                         -18.232    
  -------------------------------------------------------------------
                         slack                                149.978    

Slack (MET) :             150.048ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/second_cycle_q_reg/C
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/psw_b/psw_q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            167.021ns  (soundclk_dkong_clk_wiz_0_0 rise@167.021ns - soundclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.618ns  (logic 3.397ns (20.441%)  route 13.221ns (79.559%))
  Logic Levels:           13  (CARRY4=3 LUT2=1 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.556ns = ( 168.577 - 167.021 ) 
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         1.727     1.730    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/soundclk
    SLICE_X72Y12         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/second_cycle_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y12         FDCE (Prop_fdce_C_Q)         0.419     2.149 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/second_cycle_q_reg/Q
                         net (fo=42, routed)          3.083     5.232    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/clk_second_cycle_s
    SLICE_X81Y5          LUT5 (Prop_lut5_I0_O)        0.299     5.531 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/bus_q[7]_i_3/O
                         net (fo=24, routed)          1.738     7.269    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/bus_q_reg[7]
    SLICE_X77Y2          LUT6 (Prop_lut6_I4_O)        0.124     7.393 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_36/O
                         net (fo=1, routed)           1.115     8.508    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_36_n_0
    SLICE_X80Y2          LUT6 (Prop_lut6_I0_O)        0.124     8.632 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_15/O
                         net (fo=18, routed)          1.751    10.383    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_15_n_0
    SLICE_X81Y15         LUT4 (Prop_lut4_I1_O)        0.124    10.507 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[3]_i_18/O
                         net (fo=1, routed)           0.684    11.191    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[3]_i_18_n_0
    SLICE_X83Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.771 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.771    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q_reg[3]_i_16_n_0
    SLICE_X83Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.885 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q_reg[2]_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.885    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q_reg[2]_i_4_n_0
    SLICE_X83Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.107 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q_reg[3]_i_23/O[0]
                         net (fo=1, routed)           0.984    13.091    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/alu_b/data0
    SLICE_X80Y9          LUT2 (Prop_lut2_I1_O)        0.327    13.418 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q[3]_i_18/O
                         net (fo=1, routed)           0.668    14.086    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q[3]_i_18_n_0
    SLICE_X79Y9          LUT6 (Prop_lut6_I5_O)        0.332    14.418 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q[3]_i_8/O
                         net (fo=2, routed)           0.840    15.258    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q[3]_i_8_n_0
    SLICE_X79Y7          LUT6 (Prop_lut6_I5_O)        0.124    15.382 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q[3]_i_15/O
                         net (fo=1, routed)           0.845    16.226    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q[3]_i_15_n_0
    SLICE_X79Y7          LUT4 (Prop_lut4_I3_O)        0.152    16.378 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q[3]_i_5/O
                         net (fo=1, routed)           0.505    16.884    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q[3]_i_5_n_0
    SLICE_X78Y7          LUT6 (Prop_lut6_I0_O)        0.332    17.216 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q[3]_i_2/O
                         net (fo=3, routed)           1.009    18.224    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/psw_q_reg[3]_0
    SLICE_X75Y11         LUT6 (Prop_lut6_I1_O)        0.124    18.348 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/psw_q[3]_i_1/O
                         net (fo=1, routed)           0.000    18.348    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/psw_b/psw_q_reg[3]_0
    SLICE_X75Y11         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/psw_b/psw_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    167.021   167.021 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   167.021 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612   168.633    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   165.208 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   166.933    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   167.024 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         1.553   168.577    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/psw_b/soundclk
    SLICE_X75Y11         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/psw_b/psw_q_reg[3]/C
                         clock pessimism              0.150   168.727    
                         clock uncertainty           -0.362   168.365    
    SLICE_X75Y11         FDCE (Setup_fdce_C_D)        0.031   168.396    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/psw_b/psw_q_reg[3]
  -------------------------------------------------------------------
                         required time                        168.396    
                         arrival time                         -18.348    
  -------------------------------------------------------------------
                         slack                                150.048    

Slack (MET) :             150.052ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/second_cycle_q_reg/C
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/outreg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            167.021ns  (soundclk_dkong_clk_wiz_0_0 rise@167.021ns - soundclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.626ns  (logic 3.043ns (18.303%)  route 13.583ns (81.697%))
  Logic Levels:           12  (CARRY4=2 LUT3=1 LUT4=2 LUT5=1 LUT6=5 RAMS64E=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.555ns = ( 168.576 - 167.021 ) 
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         1.727     1.730    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/soundclk
    SLICE_X72Y12         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/second_cycle_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y12         FDCE (Prop_fdce_C_Q)         0.419     2.149 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/second_cycle_q_reg/Q
                         net (fo=42, routed)          3.083     5.232    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/clk_second_cycle_s
    SLICE_X81Y5          LUT5 (Prop_lut5_I0_O)        0.299     5.531 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/bus_q[7]_i_3/O
                         net (fo=24, routed)          1.738     7.269    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/bus_q_reg[7]
    SLICE_X77Y2          LUT6 (Prop_lut6_I4_O)        0.124     7.393 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_36/O
                         net (fo=1, routed)           1.115     8.508    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_36_n_0
    SLICE_X80Y2          LUT6 (Prop_lut6_I0_O)        0.124     8.632 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_15/O
                         net (fo=18, routed)          1.751    10.383    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_15_n_0
    SLICE_X81Y15         LUT4 (Prop_lut4_I1_O)        0.124    10.507 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[3]_i_18/O
                         net (fo=1, routed)           0.684    11.191    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[3]_i_18_n_0
    SLICE_X83Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.771 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.771    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q_reg[3]_i_16_n_0
    SLICE_X83Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.993 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q_reg[2]_i_4/O[0]
                         net (fo=2, routed)           0.670    12.663    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/O[0]
    SLICE_X80Y10         LUT4 (Prop_lut4_I3_O)        0.328    12.991 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[4]_i_7/O
                         net (fo=1, routed)           0.670    13.661    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[4]_i_7_n_0
    SLICE_X78Y10         LUT6 (Prop_lut6_I5_O)        0.327    13.988 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[4]_i_2/O
                         net (fo=3, routed)           1.113    15.101    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p2_q_reg[4]_0
    SLICE_X74Y13         LUT6 (Prop_lut6_I0_O)        0.124    15.225 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[4]_i_1/O
                         net (fo=13, routed)          1.820    17.045    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/outreg_reg[4]
    SLICE_X79Y15         LUT6 (Prop_lut6_I5_O)        0.124    17.169 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/dmem_addr_q[4]_i_1/O
                         net (fo=2, routed)           0.167    17.336    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/dmem_addr_q_reg[5][4]
    SLICE_X79Y15         LUT3 (Prop_lut3_I0_O)        0.124    17.460 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/mem_reg_0_63_0_0_i_6__0/O
                         net (fo=8, routed)           0.772    18.232    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_4_4/A4
    SLICE_X82Y16         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.124    18.356 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_4_4/SP/O
                         net (fo=1, routed)           0.000    18.356    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/outreg0[4]
    SLICE_X82Y16         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/outreg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    167.021   167.021 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   167.021 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612   168.633    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   165.208 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   166.933    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   167.024 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         1.552   168.576    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/soundclk
    SLICE_X82Y16         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/outreg_reg[4]/C
                         clock pessimism              0.115   168.691    
                         clock uncertainty           -0.362   168.329    
    SLICE_X82Y16         FDRE (Setup_fdre_C_D)        0.079   168.408    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/outreg_reg[4]
  -------------------------------------------------------------------
                         required time                        168.408    
                         arrival time                         -18.356    
  -------------------------------------------------------------------
                         slack                                150.052    

Slack (MET) :             150.056ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/second_cycle_q_reg/C
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/outreg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            167.021ns  (soundclk_dkong_clk_wiz_0_0 rise@167.021ns - soundclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.622ns  (logic 3.039ns (18.283%)  route 13.583ns (81.717%))
  Logic Levels:           12  (CARRY4=2 LUT3=1 LUT4=2 LUT5=1 LUT6=5 RAMS64E=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.555ns = ( 168.576 - 167.021 ) 
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         1.727     1.730    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/soundclk
    SLICE_X72Y12         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/second_cycle_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y12         FDCE (Prop_fdce_C_Q)         0.419     2.149 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/second_cycle_q_reg/Q
                         net (fo=42, routed)          3.083     5.232    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/clk_second_cycle_s
    SLICE_X81Y5          LUT5 (Prop_lut5_I0_O)        0.299     5.531 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/bus_q[7]_i_3/O
                         net (fo=24, routed)          1.738     7.269    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/bus_q_reg[7]
    SLICE_X77Y2          LUT6 (Prop_lut6_I4_O)        0.124     7.393 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_36/O
                         net (fo=1, routed)           1.115     8.508    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_36_n_0
    SLICE_X80Y2          LUT6 (Prop_lut6_I0_O)        0.124     8.632 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_15/O
                         net (fo=18, routed)          1.751    10.383    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_15_n_0
    SLICE_X81Y15         LUT4 (Prop_lut4_I1_O)        0.124    10.507 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[3]_i_18/O
                         net (fo=1, routed)           0.684    11.191    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[3]_i_18_n_0
    SLICE_X83Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.771 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.771    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q_reg[3]_i_16_n_0
    SLICE_X83Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.993 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q_reg[2]_i_4/O[0]
                         net (fo=2, routed)           0.670    12.663    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/O[0]
    SLICE_X80Y10         LUT4 (Prop_lut4_I3_O)        0.328    12.991 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[4]_i_7/O
                         net (fo=1, routed)           0.670    13.661    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[4]_i_7_n_0
    SLICE_X78Y10         LUT6 (Prop_lut6_I5_O)        0.327    13.988 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[4]_i_2/O
                         net (fo=3, routed)           1.113    15.101    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p2_q_reg[4]_0
    SLICE_X74Y13         LUT6 (Prop_lut6_I0_O)        0.124    15.225 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[4]_i_1/O
                         net (fo=13, routed)          1.820    17.045    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/outreg_reg[4]
    SLICE_X79Y15         LUT6 (Prop_lut6_I5_O)        0.124    17.169 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/dmem_addr_q[4]_i_1/O
                         net (fo=2, routed)           0.167    17.336    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/dmem_addr_q_reg[5][4]
    SLICE_X79Y15         LUT3 (Prop_lut3_I0_O)        0.124    17.460 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/mem_reg_0_63_0_0_i_6__0/O
                         net (fo=8, routed)           0.772    18.232    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_7_7/A4
    SLICE_X82Y16         RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.120    18.352 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_7_7/SP/O
                         net (fo=1, routed)           0.000    18.352    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/outreg0[7]
    SLICE_X82Y16         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/outreg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    167.021   167.021 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   167.021 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612   168.633    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   165.208 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   166.933    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   167.024 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         1.552   168.576    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/soundclk
    SLICE_X82Y16         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/outreg_reg[7]/C
                         clock pessimism              0.115   168.691    
                         clock uncertainty           -0.362   168.329    
    SLICE_X82Y16         FDRE (Setup_fdre_C_D)        0.079   168.408    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/outreg_reg[7]
  -------------------------------------------------------------------
                         required time                        168.408    
                         arrival time                         -18.352    
  -------------------------------------------------------------------
                         slack                                150.056    

Slack (MET) :             150.145ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/second_cycle_q_reg/C
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_0_0/SP/ADR4
                            (rising edge-triggered cell RAMS64E clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            167.021ns  (soundclk_dkong_clk_wiz_0_0 rise@167.021ns - soundclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.337ns  (logic 2.919ns (17.867%)  route 13.418ns (82.133%))
  Logic Levels:           11  (CARRY4=2 LUT3=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.557ns = ( 168.578 - 167.021 ) 
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.362ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         1.727     1.730    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/soundclk
    SLICE_X72Y12         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/second_cycle_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y12         FDCE (Prop_fdce_C_Q)         0.419     2.149 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/second_cycle_q_reg/Q
                         net (fo=42, routed)          3.083     5.232    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/clk_second_cycle_s
    SLICE_X81Y5          LUT5 (Prop_lut5_I0_O)        0.299     5.531 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/bus_q[7]_i_3/O
                         net (fo=24, routed)          1.738     7.269    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/bus_q_reg[7]
    SLICE_X77Y2          LUT6 (Prop_lut6_I4_O)        0.124     7.393 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_36/O
                         net (fo=1, routed)           1.115     8.508    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_36_n_0
    SLICE_X80Y2          LUT6 (Prop_lut6_I0_O)        0.124     8.632 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_15/O
                         net (fo=18, routed)          1.751    10.383    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[7]_i_15_n_0
    SLICE_X81Y15         LUT4 (Prop_lut4_I1_O)        0.124    10.507 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[3]_i_18/O
                         net (fo=1, routed)           0.684    11.191    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[3]_i_18_n_0
    SLICE_X83Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    11.771 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.771    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q_reg[3]_i_16_n_0
    SLICE_X83Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.993 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/psw_q_reg[2]_i_4/O[0]
                         net (fo=2, routed)           0.670    12.663    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/O[0]
    SLICE_X80Y10         LUT4 (Prop_lut4_I3_O)        0.328    12.991 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[4]_i_7/O
                         net (fo=1, routed)           0.670    13.661    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[4]_i_7_n_0
    SLICE_X78Y10         LUT6 (Prop_lut6_I5_O)        0.327    13.988 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[4]_i_2/O
                         net (fo=3, routed)           1.113    15.101    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p2_q_reg[4]_0
    SLICE_X74Y13         LUT6 (Prop_lut6_I0_O)        0.124    15.225 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[4]_i_1/O
                         net (fo=13, routed)          1.820    17.045    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/outreg_reg[4]
    SLICE_X79Y15         LUT6 (Prop_lut6_I5_O)        0.124    17.169 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/dmem_addr_q[4]_i_1/O
                         net (fo=2, routed)           0.167    17.336    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/dmem_addr_q_reg[5][4]
    SLICE_X79Y15         LUT3 (Prop_lut3_I0_O)        0.124    17.460 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/mem_reg_0_63_0_0_i_6__0/O
                         net (fo=8, routed)           0.608    18.067    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_0_0/A4
    SLICE_X82Y14         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_0_0/SP/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    167.021   167.021 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   167.021 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612   168.633    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   165.208 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   166.933    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   167.024 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         1.554   168.578    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_0_0/WCLK
    SLICE_X82Y14         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_0_0/SP/CLK
                         clock pessimism              0.115   168.693    
                         clock uncertainty           -0.362   168.331    
    SLICE_X82Y14         RAMS64E (Setup_rams64e_CLK_ADR4)
                                                     -0.119   168.212    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_0_0/SP
  -------------------------------------------------------------------
                         required time                        168.212    
                         arrival time                         -18.067    
  -------------------------------------------------------------------
                         slack                                150.145    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/FSM_onehot_mstate_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/FSM_onehot_mstate_q_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - soundclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.090%)  route 0.140ns (49.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         0.584     0.586    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/soundclk
    SLICE_X76Y11         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/FSM_onehot_mstate_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y11         FDCE (Prop_fdce_C_Q)         0.141     0.727 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/FSM_onehot_mstate_q_reg[4]/Q
                         net (fo=55, routed)          0.140     0.867    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/Q[3]
    SLICE_X76Y11         FDPE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/FSM_onehot_mstate_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         0.853     0.855    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/soundclk
    SLICE_X76Y11         FDPE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/FSM_onehot_mstate_q_reg[0]/C
                         clock pessimism             -0.269     0.586    
    SLICE_X76Y11         FDPE (Hold_fdpe_C_D)         0.070     0.656    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/FSM_onehot_mstate_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.656    
                         arrival time                           0.867    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/second_cycle_q_reg/C
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/int_q_reg/D
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - soundclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.227ns (74.539%)  route 0.078ns (25.461%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         0.583     0.585    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/soundclk
    SLICE_X72Y12         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/second_cycle_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y12         FDCE (Prop_fdce_C_Q)         0.128     0.713 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/second_cycle_q_reg/Q
                         net (fo=42, routed)          0.078     0.790    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/clk_second_cycle_s
    SLICE_X72Y12         LUT6 (Prop_lut6_I3_O)        0.099     0.889 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/int_q_i_1/O
                         net (fo=1, routed)           0.000     0.889    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/int_q_i_1_n_0
    SLICE_X72Y12         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/int_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         0.849     0.851    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/soundclk
    SLICE_X72Y12         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/int_q_reg/C
                         clock pessimism             -0.266     0.585    
    SLICE_X72Y12         FDCE (Hold_fdce_C_D)         0.091     0.676    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/int_q_reg
  -------------------------------------------------------------------
                         required time                         -0.676    
                         arrival time                           0.889    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/multi_cycle_q_reg/C
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/multi_cycle_q_reg/D
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - soundclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (60.016%)  route 0.124ns (39.984%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         0.584     0.586    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/soundclk
    SLICE_X83Y12         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/multi_cycle_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y12         FDCE (Prop_fdce_C_Q)         0.141     0.727 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/multi_cycle_q_reg/Q
                         net (fo=2, routed)           0.124     0.851    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/multi_cycle_q_reg_n_0
    SLICE_X83Y12         LUT6 (Prop_lut6_I4_O)        0.045     0.896 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/multi_cycle_q_i_1/O
                         net (fo=1, routed)           0.000     0.896    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/multi_cycle_q_i_1_n_0
    SLICE_X83Y12         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/multi_cycle_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         0.852     0.854    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/soundclk
    SLICE_X83Y12         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/multi_cycle_q_reg/C
                         clock pessimism             -0.268     0.586    
    SLICE_X83Y12         FDCE (Hold_fdce_C_D)         0.092     0.678    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/multi_cycle_q_reg
  -------------------------------------------------------------------
                         required time                         -0.678    
                         arrival time                           0.896    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/pmem_addr_q_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/p2_o_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - soundclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.797%)  route 0.160ns (46.203%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         0.585     0.587    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/soundclk
    SLICE_X80Y10         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/pmem_addr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y10         FDCE (Prop_fdce_C_Q)         0.141     0.728 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/pmem_addr_q_reg[10]/Q
                         net (fo=1, routed)           0.160     0.887    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/p2_o_reg[2]_0[2]
    SLICE_X79Y11         LUT3 (Prop_lut3_I2_O)        0.045     0.932 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/p2_o[2]_i_1/O
                         net (fo=1, routed)           0.000     0.932    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/p2_o[2]_i_1_n_0
    SLICE_X79Y11         FDPE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/p2_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         0.853     0.855    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/soundclk
    SLICE_X79Y11         FDPE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/p2_o_reg[2]/C
                         clock pessimism             -0.233     0.622    
    SLICE_X79Y11         FDPE (Hold_fdpe_C_D)         0.092     0.714    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_p2.p2_b/p2_o_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.714    
                         arrival time                           0.932    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sou/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - soundclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.128ns (28.374%)  route 0.323ns (71.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.918ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         0.583     0.585    dkong_i/dkong_system_wrapper_0/inst/inst/sou/soundclk
    SLICE_X83Y14         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y14         FDRE (Prop_fdre_C_Q)         0.128     0.713 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/addr_reg[1]/Q
                         net (fo=2, routed)           0.323     1.036    dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X4Y4          RAMB18E1                                     r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         0.916     0.918    dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X4Y4          RAMB18E1                                     r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.233     0.685    
    RAMB18_X4Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.129     0.814    dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.814    
                         arrival time                           1.036    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sou/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3h/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - soundclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.128ns (28.374%)  route 0.323ns (71.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.918ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         0.583     0.585    dkong_i/dkong_system_wrapper_0/inst/inst/sou/soundclk
    SLICE_X83Y14         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y14         FDRE (Prop_fdre_C_Q)         0.128     0.713 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/addr_reg[1]/Q
                         net (fo=2, routed)           0.323     1.036    dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3h/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X4Y5          RAMB18E1                                     r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3h/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         0.916     0.918    dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3h/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X4Y5          RAMB18E1                                     r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3h/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.233     0.685    
    RAMB18_X4Y5          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.129     0.814    dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3h/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.814    
                         arrival time                           1.036    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/prescaler_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/prescaler_q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - soundclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.377%)  route 0.133ns (41.623%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         0.584     0.586    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/soundclk
    SLICE_X81Y12         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/prescaler_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y12         FDCE (Prop_fdce_C_Q)         0.141     0.727 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/prescaler_q_reg[0]/Q
                         net (fo=6, routed)           0.133     0.859    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/prescaler_q_reg[0]
    SLICE_X81Y12         LUT6 (Prop_lut6_I1_O)        0.045     0.904 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/prescaler_q[4]_i_2/O
                         net (fo=1, routed)           0.000     0.904    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/p_0_in[4]
    SLICE_X81Y12         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/prescaler_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         0.851     0.853    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/soundclk
    SLICE_X81Y12         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/prescaler_q_reg[4]/C
                         clock pessimism             -0.267     0.586    
    SLICE_X81Y12         FDCE (Hold_fdce_C_D)         0.092     0.678    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/prescaler_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.678    
                         arrival time                           0.904    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sou/addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - soundclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.128ns (27.765%)  route 0.333ns (72.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.918ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         0.585     0.587    dkong_i/dkong_system_wrapper_0/inst/inst/sou/soundclk
    SLICE_X84Y10         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y10         FDRE (Prop_fdre_C_Q)         0.128     0.715 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/addr_reg[3]/Q
                         net (fo=2, routed)           0.333     1.048    dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X4Y4          RAMB18E1                                     r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         0.916     0.918    dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X4Y4          RAMB18E1                                     r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.233     0.685    
    RAMB18_X4Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.130     0.815    dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                           1.048    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sou/addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3h/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - soundclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.128ns (27.765%)  route 0.333ns (72.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.918ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         0.585     0.587    dkong_i/dkong_system_wrapper_0/inst/inst/sou/soundclk
    SLICE_X84Y10         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y10         FDRE (Prop_fdre_C_Q)         0.128     0.715 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/addr_reg[3]/Q
                         net (fo=2, routed)           0.333     1.048    dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3h/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X4Y5          RAMB18E1                                     r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3h/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         0.916     0.918    dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3h/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X4Y5          RAMB18E1                                     r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3h/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.233     0.685    
    RAMB18_X4Y5          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.130     0.815    dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3h/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.815    
                         arrival time                           1.048    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sou/addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - soundclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.141ns (27.144%)  route 0.378ns (72.856%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.918ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         0.583     0.585    dkong_i/dkong_system_wrapper_0/inst/inst/sou/soundclk
    SLICE_X83Y14         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y14         FDRE (Prop_fdre_C_Q)         0.141     0.726 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/addr_reg[6]/Q
                         net (fo=2, routed)           0.378     1.104    dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X4Y4          RAMB18E1                                     r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         0.916     0.918    dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X4Y4          RAMB18E1                                     r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.233     0.685    
    RAMB18_X4Y4          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     0.868    dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.868    
                         arrival time                           1.104    
  -------------------------------------------------------------------
                         slack                                  0.236    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soundclk_dkong_clk_wiz_0_0
Waveform(ns):       { 0.000 83.510 }
Period(ns):         167.021
Sources:            { dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         167.021     164.445    RAMB18_X4Y4      dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         167.021     164.445    RAMB18_X4Y4      dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3f/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         167.021     164.445    RAMB18_X4Y5      dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3h/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         167.021     164.445    RAMB18_X4Y5      dkong_i/dkong_system_wrapper_0/inst/inst/sou/rom_3h/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         167.021     164.866    BUFGCTRL_X0Y1    dkong_i/clk_wiz_0/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         167.021     165.772    MMCME2_ADV_X1Y0  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDCE/C              n/a            1.000         167.021     166.021    SLICE_X78Y15     dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/dmem_ctrl_b/dmem_addr_q_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         167.021     166.021    SLICE_X80Y15     dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/dmem_ctrl_b/dmem_addr_q_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         167.021     166.021    SLICE_X81Y16     dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/dmem_ctrl_b/dmem_addr_q_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         167.021     166.021    SLICE_X78Y15     dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/dmem_ctrl_b/dmem_addr_q_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       167.021     46.339     MMCME2_ADV_X1Y0  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         83.510      82.260     SLICE_X82Y14     dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_0_0/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         83.510      82.260     SLICE_X82Y14     dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_1_1/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         83.510      82.260     SLICE_X82Y14     dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_2_2/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         83.510      82.260     SLICE_X82Y14     dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_3_3/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         83.510      82.260     SLICE_X82Y16     dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_4_4/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         83.510      82.260     SLICE_X82Y16     dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_5_5/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         83.510      82.260     SLICE_X82Y16     dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_6_6/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         83.510      82.260     SLICE_X82Y16     dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_7_7/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         83.510      82.260     SLICE_X82Y14     dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_0_0/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         83.510      82.260     SLICE_X82Y14     dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_1_1/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         83.510      82.260     SLICE_X82Y16     dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_4_4/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         83.510      82.260     SLICE_X82Y16     dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_4_4/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         83.510      82.260     SLICE_X82Y16     dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_5_5/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         83.510      82.260     SLICE_X82Y16     dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_5_5/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         83.510      82.260     SLICE_X82Y16     dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_6_6/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         83.510      82.260     SLICE_X82Y16     dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_6_6/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         83.510      82.260     SLICE_X82Y16     dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_7_7/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         83.510      82.260     SLICE_X82Y16     dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_7_7/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         83.510      82.260     SLICE_X82Y14     dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_0_0/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         83.510      82.260     SLICE_X82Y14     dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_0_0/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  vgaclk_dkong_clk_wiz_0_0
  To Clock:  vgaclk_dkong_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       32.362ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.881ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.362ns  (required time - arrival time)
  Source:                 dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/out_g_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.723ns  (vgaclk_dkong_clk_wiz_0_0 rise@39.723ns - vgaclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.891ns  (logic 2.018ns (29.285%)  route 4.873ns (70.715%))
  Logic Levels:           5  (LUT3=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.559ns = ( 41.282 - 39.723 ) 
    Source Clock Delay      (SCD):    1.780ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.294ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.584ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.777     1.780    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y5          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      0.882     2.662 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           2.022     4.685    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[19]
    SLICE_X30Y33         LUT6 (Prop_lut6_I1_O)        0.124     4.809 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     4.809    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_3_n_0
    SLICE_X30Y33         MUXF7 (Prop_muxf7_I0_O)      0.241     5.050 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.050    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_1_n_0
    SLICE_X30Y33         MUXF8 (Prop_muxf8_I0_O)      0.098     5.148 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=1, routed)           1.905     7.053    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem_n_4
    SLICE_X84Y35         LUT3 (Prop_lut3_I2_O)        0.347     7.400 r  dkong_i/framedoubler_slow_0/inst/out_g[1]_i_2/O
                         net (fo=1, routed)           0.946     8.345    dkong_i/framedoubler_slow_0/inst/out_g[1]_i_2_n_0
    SLICE_X84Y38         LUT6 (Prop_lut6_I5_O)        0.326     8.671 r  dkong_i/framedoubler_slow_0/inst/out_g[1]_i_1/O
                         net (fo=1, routed)           0.000     8.671    dkong_i/framedoubler_slow_0/inst/out_g[1]_i_1_n_0
    SLICE_X84Y38         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_g_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                     39.723    39.723 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.723 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    41.335    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    37.910 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    39.635    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    39.726 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.556    41.282    dkong_i/framedoubler_slow_0/inst/out_pixclk
    SLICE_X84Y38         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_g_reg[1]/C
                         clock pessimism              0.014    41.296    
                         clock uncertainty           -0.294    41.002    
    SLICE_X84Y38         FDRE (Setup_fdre_C_D)        0.031    41.033    dkong_i/framedoubler_slow_0/inst/out_g_reg[1]
  -------------------------------------------------------------------
                         required time                         41.033    
                         arrival time                          -8.671    
  -------------------------------------------------------------------
                         slack                                 32.362    

Slack (MET) :             32.437ns  (required time - arrival time)
  Source:                 dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/out_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.723ns  (vgaclk_dkong_clk_wiz_0_0 rise@39.723ns - vgaclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.817ns  (logic 1.788ns (26.229%)  route 5.029ns (73.771%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.560ns = ( 41.283 - 39.723 ) 
    Source Clock Delay      (SCD):    1.780ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.294ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.584ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.777     1.780    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y5          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.882     2.662 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           2.149     4.811    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[16]
    SLICE_X30Y30         LUT6 (Prop_lut6_I1_O)        0.124     4.935 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     4.935    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_3_n_0
    SLICE_X30Y30         MUXF7 (Prop_muxf7_I0_O)      0.241     5.176 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.176    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1_n_0
    SLICE_X30Y30         MUXF8 (Prop_muxf8_I0_O)      0.098     5.274 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=1, routed)           2.382     7.656    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem_n_7
    SLICE_X82Y39         LUT6 (Prop_lut6_I5_O)        0.319     7.975 r  dkong_i/framedoubler_slow_0/inst/out_r[1]_i_2/O
                         net (fo=1, routed)           0.498     8.473    dkong_i/framedoubler_slow_0/inst/out_r[1]_i_2_n_0
    SLICE_X83Y39         LUT6 (Prop_lut6_I1_O)        0.124     8.597 r  dkong_i/framedoubler_slow_0/inst/out_r[1]_i_1/O
                         net (fo=1, routed)           0.000     8.597    dkong_i/framedoubler_slow_0/inst/out_r[1]_i_1_n_0
    SLICE_X83Y39         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                     39.723    39.723 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.723 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    41.335    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    37.910 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    39.635    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    39.726 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.557    41.283    dkong_i/framedoubler_slow_0/inst/out_pixclk
    SLICE_X83Y39         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_r_reg[1]/C
                         clock pessimism              0.014    41.297    
                         clock uncertainty           -0.294    41.003    
    SLICE_X83Y39         FDRE (Setup_fdre_C_D)        0.031    41.034    dkong_i/framedoubler_slow_0/inst/out_r_reg[1]
  -------------------------------------------------------------------
                         required time                         41.034    
                         arrival time                          -8.597    
  -------------------------------------------------------------------
                         slack                                 32.437    

Slack (MET) :             32.680ns  (required time - arrival time)
  Source:                 dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/out_g_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.723ns  (vgaclk_dkong_clk_wiz_0_0 rise@39.723ns - vgaclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.700ns  (logic 1.757ns (26.224%)  route 4.943ns (73.776%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.558ns = ( 41.281 - 39.723 ) 
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.294ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.584ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.749     1.752    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clkb
    RAMB36_X3Y5          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      0.882     2.634 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[4]
                         net (fo=1, routed)           2.073     4.707    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[108]
    SLICE_X28Y30         LUT4 (Prop_lut4_I2_O)        0.124     4.831 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     4.831    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_6_n_0
    SLICE_X28Y30         MUXF7 (Prop_muxf7_I1_O)      0.217     5.048 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.048    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0_i_2_n_0
    SLICE_X28Y30         MUXF8 (Prop_muxf8_I1_O)      0.094     5.142 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4]_INST_0/O
                         net (fo=1, routed)           2.070     7.212    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem_n_3
    SLICE_X84Y35         LUT3 (Prop_lut3_I2_O)        0.316     7.528 r  dkong_i/framedoubler_slow_0/inst/out_g[2]_i_2/O
                         net (fo=1, routed)           0.801     8.329    dkong_i/framedoubler_slow_0/inst/out_g[2]_i_2_n_0
    SLICE_X84Y37         LUT6 (Prop_lut6_I5_O)        0.124     8.453 r  dkong_i/framedoubler_slow_0/inst/out_g[2]_i_1/O
                         net (fo=1, routed)           0.000     8.453    dkong_i/framedoubler_slow_0/inst/out_g[2]_i_1_n_0
    SLICE_X84Y37         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_g_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                     39.723    39.723 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.723 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    41.335    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    37.910 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    39.635    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    39.726 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.555    41.281    dkong_i/framedoubler_slow_0/inst/out_pixclk
    SLICE_X84Y37         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_g_reg[2]/C
                         clock pessimism              0.115    41.396    
                         clock uncertainty           -0.294    41.102    
    SLICE_X84Y37         FDRE (Setup_fdre_C_D)        0.031    41.133    dkong_i/framedoubler_slow_0/inst/out_g_reg[2]
  -------------------------------------------------------------------
                         required time                         41.133    
                         arrival time                          -8.453    
  -------------------------------------------------------------------
                         slack                                 32.680    

Slack (MET) :             32.704ns  (required time - arrival time)
  Source:                 dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/out_g_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.723ns  (vgaclk_dkong_clk_wiz_0_0 rise@39.723ns - vgaclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.549ns  (logic 1.991ns (30.403%)  route 4.558ns (69.597%))
  Logic Levels:           5  (LUT3=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.559ns = ( 41.282 - 39.723 ) 
    Source Clock Delay      (SCD):    1.780ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.294ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.584ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.777     1.780    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y5          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      0.882     2.662 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           1.829     4.491    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[21]
    SLICE_X31Y33         LUT6 (Prop_lut6_I1_O)        0.124     4.615 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     4.615    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_3_n_0
    SLICE_X31Y33         MUXF7 (Prop_muxf7_I0_O)      0.238     4.853 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.853    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0_i_1_n_0
    SLICE_X31Y33         MUXF8 (Prop_muxf8_I0_O)      0.104     4.957 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0/O
                         net (fo=1, routed)           2.278     7.235    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem_n_2
    SLICE_X84Y35         LUT3 (Prop_lut3_I2_O)        0.311     7.546 r  dkong_i/framedoubler_slow_0/inst/out_g[3]_i_3/O
                         net (fo=1, routed)           0.451     7.997    dkong_i/framedoubler_slow_0/inst/out_g[3]_i_3_n_0
    SLICE_X84Y38         LUT6 (Prop_lut6_I5_O)        0.332     8.329 r  dkong_i/framedoubler_slow_0/inst/out_g[3]_i_2/O
                         net (fo=1, routed)           0.000     8.329    dkong_i/framedoubler_slow_0/inst/out_g[3]_i_2_n_0
    SLICE_X84Y38         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_g_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                     39.723    39.723 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.723 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    41.335    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    37.910 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    39.635    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    39.726 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.556    41.282    dkong_i/framedoubler_slow_0/inst/out_pixclk
    SLICE_X84Y38         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_g_reg[3]/C
                         clock pessimism              0.014    41.296    
                         clock uncertainty           -0.294    41.002    
    SLICE_X84Y38         FDRE (Setup_fdre_C_D)        0.031    41.033    dkong_i/framedoubler_slow_0/inst/out_g_reg[3]
  -------------------------------------------------------------------
                         required time                         41.033    
                         arrival time                          -8.329    
  -------------------------------------------------------------------
                         slack                                 32.704    

Slack (MET) :             32.729ns  (required time - arrival time)
  Source:                 dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/out_b_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.723ns  (vgaclk_dkong_clk_wiz_0_0 rise@39.723ns - vgaclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.425ns  (logic 1.788ns (27.830%)  route 4.637ns (72.170%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.558ns = ( 41.281 - 39.723 ) 
    Source Clock Delay      (SCD):    1.780ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.294ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.584ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.777     1.780    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y5          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.882     2.662 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           1.974     4.636    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[23]
    SLICE_X29Y33         LUT6 (Prop_lut6_I1_O)        0.124     4.760 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     4.760    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_3_n_0
    SLICE_X29Y33         MUXF7 (Prop_muxf7_I0_O)      0.238     4.998 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.998    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_1_n_0
    SLICE_X29Y33         MUXF8 (Prop_muxf8_I0_O)      0.104     5.102 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0/O
                         net (fo=1, routed)           1.813     6.915    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem_n_0
    SLICE_X84Y37         LUT4 (Prop_lut4_I0_O)        0.316     7.231 r  dkong_i/framedoubler_slow_0/inst/out_b[3]_i_2/O
                         net (fo=1, routed)           0.661     7.892    dkong_i/framedoubler_slow_0/inst/out_b[3]_i_2_n_0
    SLICE_X84Y37         LUT5 (Prop_lut5_I3_O)        0.124     8.016 r  dkong_i/framedoubler_slow_0/inst/out_b[3]_i_1/O
                         net (fo=1, routed)           0.189     8.205    dkong_i/framedoubler_slow_0/inst/out_b[3]_i_1_n_0
    SLICE_X85Y37         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_b_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                     39.723    39.723 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.723 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    41.335    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    37.910 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    39.635    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    39.726 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.555    41.281    dkong_i/framedoubler_slow_0/inst/out_pixclk
    SLICE_X85Y37         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_b_reg[3]/C
                         clock pessimism              0.014    41.295    
                         clock uncertainty           -0.294    41.001    
    SLICE_X85Y37         FDRE (Setup_fdre_C_D)       -0.067    40.934    dkong_i/framedoubler_slow_0/inst/out_b_reg[3]
  -------------------------------------------------------------------
                         required time                         40.934    
                         arrival time                          -8.205    
  -------------------------------------------------------------------
                         slack                                 32.729    

Slack (MET) :             32.810ns  (required time - arrival time)
  Source:                 dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/out_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.723ns  (vgaclk_dkong_clk_wiz_0_0 rise@39.723ns - vgaclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.444ns  (logic 1.788ns (27.748%)  route 4.656ns (72.252%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.560ns = ( 41.283 - 39.723 ) 
    Source Clock Delay      (SCD):    1.780ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.294ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.584ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.777     1.780    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y5          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      0.882     2.662 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=1, routed)           1.859     4.521    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[17]
    SLICE_X31Y32         LUT6 (Prop_lut6_I1_O)        0.124     4.645 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     4.645    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_3_n_0
    SLICE_X31Y32         MUXF7 (Prop_muxf7_I0_O)      0.238     4.883 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.883    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0_i_1_n_0
    SLICE_X31Y32         MUXF8 (Prop_muxf8_I0_O)      0.104     4.987 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1]_INST_0/O
                         net (fo=1, routed)           2.080     7.068    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem_n_6
    SLICE_X82Y39         LUT6 (Prop_lut6_I5_O)        0.316     7.384 r  dkong_i/framedoubler_slow_0/inst/out_r[2]_i_2/O
                         net (fo=1, routed)           0.717     8.100    dkong_i/framedoubler_slow_0/inst/out_r[2]_i_2_n_0
    SLICE_X83Y39         LUT6 (Prop_lut6_I1_O)        0.124     8.224 r  dkong_i/framedoubler_slow_0/inst/out_r[2]_i_1/O
                         net (fo=1, routed)           0.000     8.224    dkong_i/framedoubler_slow_0/inst/out_r[2]_i_1_n_0
    SLICE_X83Y39         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                     39.723    39.723 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.723 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    41.335    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    37.910 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    39.635    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    39.726 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.557    41.283    dkong_i/framedoubler_slow_0/inst/out_pixclk
    SLICE_X83Y39         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_r_reg[2]/C
                         clock pessimism              0.014    41.297    
                         clock uncertainty           -0.294    41.003    
    SLICE_X83Y39         FDRE (Setup_fdre_C_D)        0.031    41.034    dkong_i/framedoubler_slow_0/inst/out_r_reg[2]
  -------------------------------------------------------------------
                         required time                         41.034    
                         arrival time                          -8.224    
  -------------------------------------------------------------------
                         slack                                 32.810    

Slack (MET) :             33.081ns  (required time - arrival time)
  Source:                 dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/out_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.723ns  (vgaclk_dkong_clk_wiz_0_0 rise@39.723ns - vgaclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.174ns  (logic 1.788ns (28.962%)  route 4.386ns (71.038%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.560ns = ( 41.283 - 39.723 ) 
    Source Clock Delay      (SCD):    1.780ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.294ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.584ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.777     1.780    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y5          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      0.882     2.662 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           1.978     4.640    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[18]
    SLICE_X31Y30         LUT6 (Prop_lut6_I1_O)        0.124     4.764 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     4.764    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_3_n_0
    SLICE_X31Y30         MUXF7 (Prop_muxf7_I0_O)      0.238     5.002 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.002    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0_i_1_n_0
    SLICE_X31Y30         MUXF8 (Prop_muxf8_I0_O)      0.104     5.106 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2]_INST_0/O
                         net (fo=1, routed)           1.750     6.856    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem_n_5
    SLICE_X82Y39         LUT6 (Prop_lut6_I5_O)        0.316     7.172 r  dkong_i/framedoubler_slow_0/inst/out_r[3]_i_2/O
                         net (fo=1, routed)           0.658     7.830    dkong_i/framedoubler_slow_0/inst/out_r[3]_i_2_n_0
    SLICE_X83Y39         LUT6 (Prop_lut6_I1_O)        0.124     7.954 r  dkong_i/framedoubler_slow_0/inst/out_r[3]_i_1/O
                         net (fo=1, routed)           0.000     7.954    dkong_i/framedoubler_slow_0/inst/out_r[3]_i_1_n_0
    SLICE_X83Y39         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                     39.723    39.723 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.723 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    41.335    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    37.910 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    39.635    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    39.726 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.557    41.283    dkong_i/framedoubler_slow_0/inst/out_pixclk
    SLICE_X83Y39         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_r_reg[3]/C
                         clock pessimism              0.014    41.297    
                         clock uncertainty           -0.294    41.003    
    SLICE_X83Y39         FDRE (Setup_fdre_C_D)        0.032    41.035    dkong_i/framedoubler_slow_0/inst/out_r_reg[3]
  -------------------------------------------------------------------
                         required time                         41.035    
                         arrival time                          -7.954    
  -------------------------------------------------------------------
                         slack                                 33.081    

Slack (MET) :             33.158ns  (required time - arrival time)
  Source:                 dkong_i/framedoubler_slow_0/inst/out_line_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.723ns  (vgaclk_dkong_clk_wiz_0_0 rise@39.723ns - vgaclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.708ns  (logic 0.580ns (10.160%)  route 5.128ns (89.840%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.600ns = ( 41.323 - 39.723 ) 
    Source Clock Delay      (SCD):    1.733ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.294ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.584ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.730     1.733    dkong_i/framedoubler_slow_0/inst/out_pixclk
    SLICE_X79Y40         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_line_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y40         FDRE (Prop_fdre_C_Q)         0.456     2.189 f  dkong_i/framedoubler_slow_0/inst/out_line_reg[7]/Q
                         net (fo=34, routed)          4.016     6.205    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[3]
    SLICE_X24Y27         LUT4 (Prop_lut4_I2_O)        0.124     6.329 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__7/O
                         net (fo=1, routed)           1.113     7.441    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X0Y5          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                     39.723    39.723 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.723 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    41.335    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    37.910 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    39.635    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    39.726 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.597    41.323    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y5          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.014    41.337    
                         clock uncertainty           -0.294    41.042    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    40.599    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.599    
                         arrival time                          -7.441    
  -------------------------------------------------------------------
                         slack                                 33.158    

Slack (MET) :             33.331ns  (required time - arrival time)
  Source:                 dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/out_b_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.723ns  (vgaclk_dkong_clk_wiz_0_0 rise@39.723ns - vgaclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.906ns  (logic 1.752ns (29.666%)  route 4.154ns (70.334%))
  Logic Levels:           5  (LUT3=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.559ns = ( 41.282 - 39.723 ) 
    Source Clock Delay      (SCD):    1.794ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.294ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.584ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.791     1.794    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y8          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      0.882     2.676 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[6]
                         net (fo=1, routed)           1.657     4.334    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[70]
    SLICE_X29Y30         LUT6 (Prop_lut6_I5_O)        0.124     4.458 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     4.458    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_5_n_0
    SLICE_X29Y30         MUXF7 (Prop_muxf7_I0_O)      0.212     4.670 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     4.670    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0_i_2_n_0
    SLICE_X29Y30         MUXF8 (Prop_muxf8_I1_O)      0.094     4.764 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0/O
                         net (fo=1, routed)           1.707     6.471    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem_n_1
    SLICE_X84Y35         LUT3 (Prop_lut3_I2_O)        0.316     6.787 r  dkong_i/framedoubler_slow_0/inst/out_b[2]_i_2/O
                         net (fo=1, routed)           0.789     7.576    dkong_i/framedoubler_slow_0/inst/out_b[2]_i_2_n_0
    SLICE_X84Y38         LUT6 (Prop_lut6_I5_O)        0.124     7.700 r  dkong_i/framedoubler_slow_0/inst/out_b[2]_i_1/O
                         net (fo=1, routed)           0.000     7.700    dkong_i/framedoubler_slow_0/inst/out_b[2]_i_1_n_0
    SLICE_X84Y38         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_b_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                     39.723    39.723 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.723 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    41.335    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    37.910 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    39.635    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    39.726 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.556    41.282    dkong_i/framedoubler_slow_0/inst/out_pixclk
    SLICE_X84Y38         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_b_reg[2]/C
                         clock pessimism              0.014    41.296    
                         clock uncertainty           -0.294    41.002    
    SLICE_X84Y38         FDRE (Setup_fdre_C_D)        0.029    41.031    dkong_i/framedoubler_slow_0/inst/out_b_reg[2]
  -------------------------------------------------------------------
                         required time                         41.031    
                         arrival time                          -7.700    
  -------------------------------------------------------------------
                         slack                                 33.331    

Slack (MET) :             33.464ns  (required time - arrival time)
  Source:                 dkong_i/framedoubler_slow_0/inst/out_line_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.723ns  (vgaclk_dkong_clk_wiz_0_0 rise@39.723ns - vgaclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.406ns  (logic 0.580ns (10.728%)  route 4.826ns (89.272%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.604ns = ( 41.327 - 39.723 ) 
    Source Clock Delay      (SCD):    1.733ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.294ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.584ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806     1.806    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.793    -1.987 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -0.098    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.003 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.730     1.733    dkong_i/framedoubler_slow_0/inst/out_pixclk
    SLICE_X79Y40         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_line_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y40         FDRE (Prop_fdre_C_Q)         0.456     2.189 f  dkong_i/framedoubler_slow_0/inst/out_line_reg[7]/Q
                         net (fo=34, routed)          4.239     6.428    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[3]
    SLICE_X24Y24         LUT4 (Prop_lut4_I2_O)        0.124     6.552 r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__3/O
                         net (fo=1, routed)           0.588     7.139    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/enb_array[0]
    RAMB36_X1Y4          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                     39.723    39.723 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.723 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612    41.335    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425    37.910 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    39.635    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    39.726 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.601    41.327    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y4          RAMB36E1                                     r  dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.014    41.341    
                         clock uncertainty           -0.294    41.046    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    40.603    dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.603    
                         arrival time                          -7.139    
  -------------------------------------------------------------------
                         slack                                 33.464    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Destination:            dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaclk_dkong_clk_wiz_0_0 rise@0.000ns - vgaclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.587     0.589    dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/slowest_sync_clk
    SLICE_X88Y42         FDRE                                         r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y42         FDRE (Prop_fdre_C_Q)         0.141     0.730 r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065     0.795    dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/s_level_out_d1_cdc_to
    SLICE_X88Y42         FDRE                                         r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.855     0.857    dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/slowest_sync_clk
    SLICE_X88Y42         FDRE                                         r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.268     0.589    
    SLICE_X88Y42         FDRE (Hold_fdre_C_D)         0.075     0.664    dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.664    
                         arrival time                           0.795    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Destination:            dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaclk_dkong_clk_wiz_0_0 rise@0.000ns - vgaclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.881ns
    Source Clock Delay      (SCD):    0.612ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.610     0.612    dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X90Y43         FDRE                                         r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y43         FDRE (Prop_fdre_C_Q)         0.164     0.776 r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     0.831    dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X90Y43         FDRE                                         r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.879     0.881    dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X90Y43         FDRE                                         r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.269     0.612    
    SLICE_X90Y43         FDRE (Hold_fdre_C_D)         0.060     0.672    dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -0.672    
                         arrival time                           0.831    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 dkong_i/framedoubler_slow_0/inst/out_hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/out_hcount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaclk_dkong_clk_wiz_0_0 rise@0.000ns - vgaclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.189ns (59.214%)  route 0.130ns (40.786%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.586     0.588    dkong_i/framedoubler_slow_0/inst/out_pixclk
    SLICE_X81Y42         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y42         FDRE (Prop_fdre_C_Q)         0.141     0.729 r  dkong_i/framedoubler_slow_0/inst/out_hcount_reg[1]/Q
                         net (fo=7, routed)           0.130     0.859    dkong_i/framedoubler_slow_0/inst/out_hcount_reg_n_0_[1]
    SLICE_X80Y42         LUT3 (Prop_lut3_I1_O)        0.048     0.907 r  dkong_i/framedoubler_slow_0/inst/out_hcount[2]_i_1/O
                         net (fo=1, routed)           0.000     0.907    dkong_i/framedoubler_slow_0/inst/out_hcount[2]
    SLICE_X80Y42         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_hcount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.854     0.856    dkong_i/framedoubler_slow_0/inst/out_pixclk
    SLICE_X80Y42         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_hcount_reg[2]/C
                         clock pessimism             -0.255     0.601    
    SLICE_X80Y42         FDRE (Hold_fdre_C_D)         0.105     0.706    dkong_i/framedoubler_slow_0/inst/out_hcount_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.706    
                         arrival time                           0.907    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 dkong_i/proc_sys_reset_1/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Destination:            dkong_i/proc_sys_reset_1/U0/EXT_LPF/lpf_exr_reg/D
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaclk_dkong_clk_wiz_0_0 rise@0.000ns - vgaclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.806%)  route 0.069ns (23.194%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.588     0.590    dkong_i/proc_sys_reset_1/U0/EXT_LPF/slowest_sync_clk
    SLICE_X87Y43         FDRE                                         r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y43         FDRE (Prop_fdre_C_Q)         0.128     0.718 r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/Q
                         net (fo=2, routed)           0.069     0.786    dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/p_3_out[2]
    SLICE_X87Y43         LUT5 (Prop_lut5_I2_O)        0.099     0.885 r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/lpf_exr_i_1/O
                         net (fo=1, routed)           0.000     0.885    dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_n_0
    SLICE_X87Y43         FDRE                                         r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/lpf_exr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.856     0.858    dkong_i/proc_sys_reset_1/U0/EXT_LPF/slowest_sync_clk
    SLICE_X87Y43         FDRE                                         r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/lpf_exr_reg/C
                         clock pessimism             -0.268     0.590    
    SLICE_X87Y43         FDRE (Hold_fdre_C_D)         0.091     0.681    dkong_i/proc_sys_reset_1/U0/EXT_LPF/lpf_exr_reg
  -------------------------------------------------------------------
                         required time                         -0.681    
                         arrival time                           0.885    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 dkong_i/proc_sys_reset_1/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Destination:            dkong_i/proc_sys_reset_1/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaclk_dkong_clk_wiz_0_0 rise@0.000ns - vgaclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.227ns (74.934%)  route 0.076ns (25.066%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.588     0.590    dkong_i/proc_sys_reset_1/U0/EXT_LPF/slowest_sync_clk
    SLICE_X88Y43         FDRE                                         r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y43         FDRE (Prop_fdre_C_Q)         0.128     0.718 r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/Q
                         net (fo=2, routed)           0.076     0.794    dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/p_2_in
    SLICE_X88Y43         LUT5 (Prop_lut5_I2_O)        0.099     0.893 r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000     0.893    dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX_n_0
    SLICE_X88Y43         FDRE                                         r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.856     0.858    dkong_i/proc_sys_reset_1/U0/EXT_LPF/slowest_sync_clk
    SLICE_X88Y43         FDRE                                         r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism             -0.268     0.590    
    SLICE_X88Y43         FDRE (Hold_fdre_C_D)         0.091     0.681    dkong_i/proc_sys_reset_1/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                         -0.681    
                         arrival time                           0.893    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 dkong_i/framedoubler_slow_0/inst/out_hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/out_hcount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaclk_dkong_clk_wiz_0_0 rise@0.000ns - vgaclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.642%)  route 0.131ns (41.358%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.586     0.588    dkong_i/framedoubler_slow_0/inst/out_pixclk
    SLICE_X81Y42         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y42         FDRE (Prop_fdre_C_Q)         0.141     0.729 r  dkong_i/framedoubler_slow_0/inst/out_hcount_reg[1]/Q
                         net (fo=7, routed)           0.131     0.860    dkong_i/framedoubler_slow_0/inst/out_hcount_reg_n_0_[1]
    SLICE_X80Y42         LUT4 (Prop_lut4_I2_O)        0.045     0.905 r  dkong_i/framedoubler_slow_0/inst/out_hcount[3]_i_1/O
                         net (fo=1, routed)           0.000     0.905    dkong_i/framedoubler_slow_0/inst/out_hcount[3]
    SLICE_X80Y42         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_hcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.854     0.856    dkong_i/framedoubler_slow_0/inst/out_pixclk
    SLICE_X80Y42         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/out_hcount_reg[3]/C
                         clock pessimism             -0.255     0.601    
    SLICE_X80Y42         FDRE (Hold_fdre_C_D)         0.092     0.693    dkong_i/framedoubler_slow_0/inst/out_hcount_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.693    
                         arrival time                           0.905    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 dkong_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Destination:            dkong_i/proc_sys_reset_1/U0/SEQ/core_dec_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaclk_dkong_clk_wiz_0_0 rise@0.000ns - vgaclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.866%)  route 0.135ns (42.134%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.588     0.590    dkong_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X87Y45         FDRE                                         r  dkong_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y45         FDRE (Prop_fdre_C_Q)         0.141     0.731 f  dkong_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/Q
                         net (fo=6, routed)           0.135     0.866    dkong_i/proc_sys_reset_1/U0/SEQ/seq_cnt[1]
    SLICE_X88Y45         LUT4 (Prop_lut4_I3_O)        0.045     0.911 r  dkong_i/proc_sys_reset_1/U0/SEQ/pr_dec0/O
                         net (fo=1, routed)           0.000     0.911    dkong_i/proc_sys_reset_1/U0/SEQ/pr_dec0__0
    SLICE_X88Y45         FDRE                                         r  dkong_i/proc_sys_reset_1/U0/SEQ/core_dec_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.856     0.858    dkong_i/proc_sys_reset_1/U0/SEQ/slowest_sync_clk
    SLICE_X88Y45         FDRE                                         r  dkong_i/proc_sys_reset_1/U0/SEQ/core_dec_reg[1]/C
                         clock pessimism             -0.252     0.606    
    SLICE_X88Y45         FDRE (Hold_fdre_C_D)         0.092     0.698    dkong_i/proc_sys_reset_1/U0/SEQ/core_dec_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.698    
                         arrival time                           0.911    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 dkong_i/framedoubler_slow_0/inst/out_of_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/frame_out_parity_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaclk_dkong_clk_wiz_0_0 rise@0.000ns - vgaclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.870%)  route 0.135ns (42.130%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.585     0.587    dkong_i/framedoubler_slow_0/inst/out_pixclk
    SLICE_X77Y40         FDSE                                         r  dkong_i/framedoubler_slow_0/inst/out_of_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y40         FDSE (Prop_fdse_C_Q)         0.141     0.728 f  dkong_i/framedoubler_slow_0/inst/out_of_reset_reg/Q
                         net (fo=14, routed)          0.135     0.863    dkong_i/framedoubler_slow_0/inst/out_of_reset
    SLICE_X78Y40         LUT6 (Prop_lut6_I4_O)        0.045     0.908 r  dkong_i/framedoubler_slow_0/inst/frame_out_parity[0]_i_1/O
                         net (fo=1, routed)           0.000     0.908    dkong_i/framedoubler_slow_0/inst/frame_out_parity[0]_i_1_n_0
    SLICE_X78Y40         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/frame_out_parity_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.854     0.856    dkong_i/framedoubler_slow_0/inst/out_pixclk
    SLICE_X78Y40         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/frame_out_parity_reg[0]/C
                         clock pessimism             -0.253     0.603    
    SLICE_X78Y40         FDRE (Hold_fdre_C_D)         0.091     0.694    dkong_i/framedoubler_slow_0/inst/frame_out_parity_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.694    
                         arrival time                           0.908    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 dkong_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Destination:            dkong_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaclk_dkong_clk_wiz_0_0 rise@0.000ns - vgaclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.833%)  route 0.136ns (42.167%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.588     0.590    dkong_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X87Y45         FDRE                                         r  dkong_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y45         FDRE (Prop_fdre_C_Q)         0.141     0.731 r  dkong_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/Q
                         net (fo=6, routed)           0.136     0.866    dkong_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/Q[1]
    SLICE_X87Y45         LUT6 (Prop_lut6_I1_O)        0.045     0.911 r  dkong_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/q_int[5]_i_2/O
                         net (fo=1, routed)           0.000     0.911    dkong_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/q_int0[5]
    SLICE_X87Y45         FDRE                                         r  dkong_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.856     0.858    dkong_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X87Y45         FDRE                                         r  dkong_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                         clock pessimism             -0.268     0.590    
    SLICE_X87Y45         FDRE (Hold_fdre_C_D)         0.092     0.682    dkong_i/proc_sys_reset_1/U0/SEQ/SEQ_COUNTER/q_int_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.682    
                         arrival time                           0.911    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Destination:            dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaclk_dkong_clk_wiz_0_0 rise@0.000ns - vgaclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.587     0.589    dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/slowest_sync_clk
    SLICE_X88Y42         FDRE                                         r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y42         FDRE (Prop_fdre_C_Q)         0.128     0.717 r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/Q
                         net (fo=1, routed)           0.119     0.836    dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/s_level_out_d2
    SLICE_X88Y42         FDRE                                         r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.855     0.857    dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/slowest_sync_clk
    SLICE_X88Y42         FDRE                                         r  dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/C
                         clock pessimism             -0.268     0.589    
    SLICE_X88Y42         FDRE (Hold_fdre_C_D)         0.017     0.606    dkong_i/proc_sys_reset_1/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3
  -------------------------------------------------------------------
                         required time                         -0.606    
                         arrival time                           0.836    
  -------------------------------------------------------------------
                         slack                                  0.230    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vgaclk_dkong_clk_wiz_0_0
Waveform(ns):       { 0.000 19.861 }
Period(ns):         39.723
Sources:            { dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.723      37.147     RAMB36_X2Y7      dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.723      37.147     RAMB36_X3Y5      dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.723      37.147     RAMB36_X1Y7      dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.723      37.147     RAMB36_X2Y6      dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.723      37.147     RAMB36_X2Y4      dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.723      37.147     RAMB36_X4Y6      dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.723      37.147     RAMB36_X5Y7      dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.723      37.147     RAMB36_X4Y9      dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.723      37.147     RAMB36_X5Y8      dkong_i/framedoubler_slow_0/inst/gen_mem[1].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         39.723      37.147     RAMB36_X2Y8      dkong_i/framedoubler_slow_0/inst/gen_mem[0].mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.723      173.637    MMCME2_ADV_X1Y0  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         19.861      18.881     SLICE_X86Y43     dkong_i/proc_sys_reset_1/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         19.861      18.881     SLICE_X86Y43     dkong_i/proc_sys_reset_1/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X65Y36     dkong_i/framedoubler_slow_0/inst/outclk_frame_in_parity_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X83Y39     dkong_i/framedoubler_slow_0/inst/hsync_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X84Y38     dkong_i/framedoubler_slow_0/inst/out_b_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X84Y38     dkong_i/framedoubler_slow_0/inst/out_g_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X84Y38     dkong_i/framedoubler_slow_0/inst/out_g_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X79Y40     dkong_i/framedoubler_slow_0/inst/out_line_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X79Y40     dkong_i/framedoubler_slow_0/inst/out_line_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X79Y40     dkong_i/framedoubler_slow_0/inst/out_line_reg[5]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         19.861      18.881     SLICE_X86Y43     dkong_i/proc_sys_reset_1/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         19.861      18.881     SLICE_X86Y43     dkong_i/proc_sys_reset_1/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X83Y39     dkong_i/framedoubler_slow_0/inst/hsync_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X81Y40     dkong_i/framedoubler_slow_0/inst/line_rep_count_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X84Y38     dkong_i/framedoubler_slow_0/inst/out_b_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X85Y37     dkong_i/framedoubler_slow_0/inst/out_b_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X84Y37     dkong_i/framedoubler_slow_0/inst/out_g_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X84Y37     dkong_i/framedoubler_slow_0/inst/out_g_reg[0]_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X84Y37     dkong_i/framedoubler_slow_0/inst/out_g_reg[0]_lopt_replica_2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.861      19.361     SLICE_X84Y38     dkong_i/framedoubler_slow_0/inst/out_g_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  coreclk_dkong_clk_wiz_0_0
  To Clock:  soundclk_dkong_clk_wiz_0_0

Setup :          142  Failing Endpoints,  Worst Slack       -3.967ns,  Total Violation     -414.925ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.967ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/outreg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.478ns  (soundclk_dkong_clk_wiz_0_0 rise@668.083ns - coreclk_dkong_clk_wiz_0_0 rise@666.605ns)
  Data Path Delay:        4.688ns  (logic 1.462ns (31.195%)  route 3.226ns (68.805%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=3 RAMS64E=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.555ns = ( 669.639 - 668.083 ) 
    Source Clock Delay      (SCD):    1.734ns = ( 668.339 - 666.605 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                    666.605   666.605 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   666.605 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806   668.411    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793   664.618 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889   666.507    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   666.608 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.731   668.339    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X84Y14         FDSE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y14         FDSE (Prop_fdse_C_Q)         0.419   668.758 r  dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[3]/Q
                         net (fo=1, routed)           0.493   669.251    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[3]_i_3[3]
    SLICE_X84Y14         LUT6 (Prop_lut6_I4_O)        0.297   669.548 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[3]_i_11/O
                         net (fo=1, routed)           0.529   670.078    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p2_q_reg[3]_7
    SLICE_X85Y14         LUT6 (Prop_lut6_I5_O)        0.124   670.202 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[3]_i_3/O
                         net (fo=1, routed)           0.578   670.780    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[3]_i_3_n_0
    SLICE_X80Y14         LUT6 (Prop_lut6_I3_O)        0.124   670.904 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[3]_i_1/O
                         net (fo=13, routed)          0.658   671.562    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/outreg_reg[3]
    SLICE_X78Y15         LUT5 (Prop_lut5_I1_O)        0.124   671.686 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/dmem_addr_q[3]_i_1/O
                         net (fo=2, routed)           0.158   671.844    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/dmem_addr_q_reg[5][3]
    SLICE_X78Y15         LUT3 (Prop_lut3_I0_O)        0.124   671.968 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/mem_reg_0_63_0_0_i_5__0/O
                         net (fo=8, routed)           0.809   672.777    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_5_5/A3
    SLICE_X82Y16         RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.250   673.027 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_5_5/SP/O
                         net (fo=1, routed)           0.000   673.027    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/outreg0[5]
    SLICE_X82Y16         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/outreg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    668.083   668.083 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   668.083 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612   669.696    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   666.270 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   667.995    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   668.086 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         1.552   669.639    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/soundclk
    SLICE_X82Y16         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/outreg_reg[5]/C
                         clock pessimism             -0.174   669.465    
                         clock uncertainty           -0.482   668.983    
    SLICE_X82Y16         FDRE (Setup_fdre_C_D)        0.077   669.060    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/outreg_reg[5]
  -------------------------------------------------------------------
                         required time                        669.060    
                         arrival time                        -673.027    
  -------------------------------------------------------------------
                         slack                                 -3.967    

Slack (VIOLATED) :        -3.964ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/outreg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.478ns  (soundclk_dkong_clk_wiz_0_0 rise@668.083ns - coreclk_dkong_clk_wiz_0_0 rise@666.605ns)
  Data Path Delay:        4.687ns  (logic 1.463ns (31.212%)  route 3.224ns (68.788%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=3 RAMS64E=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.557ns = ( 669.641 - 668.083 ) 
    Source Clock Delay      (SCD):    1.734ns = ( 668.339 - 666.605 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                    666.605   666.605 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   666.605 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806   668.411    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793   664.618 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889   666.507    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   666.608 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.731   668.339    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X84Y14         FDSE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y14         FDSE (Prop_fdse_C_Q)         0.419   668.758 r  dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[3]/Q
                         net (fo=1, routed)           0.493   669.251    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[3]_i_3[3]
    SLICE_X84Y14         LUT6 (Prop_lut6_I4_O)        0.297   669.548 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[3]_i_11/O
                         net (fo=1, routed)           0.529   670.078    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p2_q_reg[3]_7
    SLICE_X85Y14         LUT6 (Prop_lut6_I5_O)        0.124   670.202 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[3]_i_3/O
                         net (fo=1, routed)           0.578   670.780    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[3]_i_3_n_0
    SLICE_X80Y14         LUT6 (Prop_lut6_I3_O)        0.124   670.904 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[3]_i_1/O
                         net (fo=13, routed)          0.658   671.562    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/outreg_reg[3]
    SLICE_X78Y15         LUT5 (Prop_lut5_I1_O)        0.124   671.686 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/dmem_addr_q[3]_i_1/O
                         net (fo=2, routed)           0.158   671.844    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/dmem_addr_q_reg[5][3]
    SLICE_X78Y15         LUT3 (Prop_lut3_I0_O)        0.124   671.968 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/mem_reg_0_63_0_0_i_5__0/O
                         net (fo=8, routed)           0.807   672.775    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_1_1/A3
    SLICE_X82Y14         RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.251   673.026 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_1_1/SP/O
                         net (fo=1, routed)           0.000   673.026    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/outreg0[1]
    SLICE_X82Y14         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/outreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    668.083   668.083 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   668.083 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612   669.696    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   666.270 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   667.995    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   668.086 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         1.554   669.641    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/soundclk
    SLICE_X82Y14         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/outreg_reg[1]/C
                         clock pessimism             -0.174   669.467    
                         clock uncertainty           -0.482   668.985    
    SLICE_X82Y14         FDRE (Setup_fdre_C_D)        0.077   669.062    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/outreg_reg[1]
  -------------------------------------------------------------------
                         required time                        669.062    
                         arrival time                        -673.026    
  -------------------------------------------------------------------
                         slack                                 -3.964    

Slack (VIOLATED) :        -3.960ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/outreg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.478ns  (soundclk_dkong_clk_wiz_0_0 rise@668.083ns - coreclk_dkong_clk_wiz_0_0 rise@666.605ns)
  Data Path Delay:        4.685ns  (logic 1.459ns (31.151%)  route 3.226ns (68.849%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=3 RAMS64E=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.555ns = ( 669.639 - 668.083 ) 
    Source Clock Delay      (SCD):    1.734ns = ( 668.339 - 666.605 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                    666.605   666.605 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   666.605 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806   668.411    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793   664.618 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889   666.507    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   666.608 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.731   668.339    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X84Y14         FDSE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y14         FDSE (Prop_fdse_C_Q)         0.419   668.758 r  dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[3]/Q
                         net (fo=1, routed)           0.493   669.251    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[3]_i_3[3]
    SLICE_X84Y14         LUT6 (Prop_lut6_I4_O)        0.297   669.548 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[3]_i_11/O
                         net (fo=1, routed)           0.529   670.078    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p2_q_reg[3]_7
    SLICE_X85Y14         LUT6 (Prop_lut6_I5_O)        0.124   670.202 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[3]_i_3/O
                         net (fo=1, routed)           0.578   670.780    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[3]_i_3_n_0
    SLICE_X80Y14         LUT6 (Prop_lut6_I3_O)        0.124   670.904 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[3]_i_1/O
                         net (fo=13, routed)          0.658   671.562    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/outreg_reg[3]
    SLICE_X78Y15         LUT5 (Prop_lut5_I1_O)        0.124   671.686 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/dmem_addr_q[3]_i_1/O
                         net (fo=2, routed)           0.158   671.844    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/dmem_addr_q_reg[5][3]
    SLICE_X78Y15         LUT3 (Prop_lut3_I0_O)        0.124   671.968 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/mem_reg_0_63_0_0_i_5__0/O
                         net (fo=8, routed)           0.809   672.777    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_6_6/A3
    SLICE_X82Y16         RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.247   673.024 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_6_6/SP/O
                         net (fo=1, routed)           0.000   673.024    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/outreg0[6]
    SLICE_X82Y16         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/outreg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    668.083   668.083 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   668.083 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612   669.696    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   666.270 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   667.995    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   668.086 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         1.552   669.639    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/soundclk
    SLICE_X82Y16         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/outreg_reg[6]/C
                         clock pessimism             -0.174   669.465    
                         clock uncertainty           -0.482   668.983    
    SLICE_X82Y16         FDRE (Setup_fdre_C_D)        0.081   669.064    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/outreg_reg[6]
  -------------------------------------------------------------------
                         required time                        669.064    
                         arrival time                        -673.024    
  -------------------------------------------------------------------
                         slack                                 -3.960    

Slack (VIOLATED) :        -3.957ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/outreg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.478ns  (soundclk_dkong_clk_wiz_0_0 rise@668.083ns - coreclk_dkong_clk_wiz_0_0 rise@666.605ns)
  Data Path Delay:        4.684ns  (logic 1.460ns (31.168%)  route 3.224ns (68.832%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=3 RAMS64E=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.557ns = ( 669.641 - 668.083 ) 
    Source Clock Delay      (SCD):    1.734ns = ( 668.339 - 666.605 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                    666.605   666.605 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   666.605 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806   668.411    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793   664.618 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889   666.507    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   666.608 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.731   668.339    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X84Y14         FDSE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y14         FDSE (Prop_fdse_C_Q)         0.419   668.758 r  dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[3]/Q
                         net (fo=1, routed)           0.493   669.251    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[3]_i_3[3]
    SLICE_X84Y14         LUT6 (Prop_lut6_I4_O)        0.297   669.548 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[3]_i_11/O
                         net (fo=1, routed)           0.529   670.078    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p2_q_reg[3]_7
    SLICE_X85Y14         LUT6 (Prop_lut6_I5_O)        0.124   670.202 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[3]_i_3/O
                         net (fo=1, routed)           0.578   670.780    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[3]_i_3_n_0
    SLICE_X80Y14         LUT6 (Prop_lut6_I3_O)        0.124   670.904 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[3]_i_1/O
                         net (fo=13, routed)          0.658   671.562    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/outreg_reg[3]
    SLICE_X78Y15         LUT5 (Prop_lut5_I1_O)        0.124   671.686 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/dmem_addr_q[3]_i_1/O
                         net (fo=2, routed)           0.158   671.844    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/dmem_addr_q_reg[5][3]
    SLICE_X78Y15         LUT3 (Prop_lut3_I0_O)        0.124   671.968 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/mem_reg_0_63_0_0_i_5__0/O
                         net (fo=8, routed)           0.807   672.775    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_2_2/A3
    SLICE_X82Y14         RAMS64E (Prop_rams64e_ADR3_O)
                                                      0.248   673.023 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_2_2/SP/O
                         net (fo=1, routed)           0.000   673.023    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/outreg0[2]
    SLICE_X82Y14         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/outreg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    668.083   668.083 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   668.083 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612   669.696    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   666.270 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   667.995    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   668.086 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         1.554   669.641    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/soundclk
    SLICE_X82Y14         FDRE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/outreg_reg[2]/C
                         clock pessimism             -0.174   669.467    
                         clock uncertainty           -0.482   668.985    
    SLICE_X82Y14         FDRE (Setup_fdre_C_D)        0.081   669.066    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/outreg_reg[2]
  -------------------------------------------------------------------
                         required time                        669.066    
                         arrival time                        -673.023    
  -------------------------------------------------------------------
                         slack                                 -3.957    

Slack (VIOLATED) :        -3.876ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_4_4/SP/ADR3
                            (rising edge-triggered cell RAMS64E clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.478ns  (soundclk_dkong_clk_wiz_0_0 rise@668.083ns - coreclk_dkong_clk_wiz_0_0 rise@666.605ns)
  Data Path Delay:        4.438ns  (logic 1.212ns (27.313%)  route 3.226ns (72.687%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.555ns = ( 669.639 - 668.083 ) 
    Source Clock Delay      (SCD):    1.734ns = ( 668.339 - 666.605 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                    666.605   666.605 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   666.605 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806   668.411    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793   664.618 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889   666.507    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   666.608 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.731   668.339    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X84Y14         FDSE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y14         FDSE (Prop_fdse_C_Q)         0.419   668.758 r  dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[3]/Q
                         net (fo=1, routed)           0.493   669.251    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[3]_i_3[3]
    SLICE_X84Y14         LUT6 (Prop_lut6_I4_O)        0.297   669.548 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[3]_i_11/O
                         net (fo=1, routed)           0.529   670.078    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p2_q_reg[3]_7
    SLICE_X85Y14         LUT6 (Prop_lut6_I5_O)        0.124   670.202 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[3]_i_3/O
                         net (fo=1, routed)           0.578   670.780    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[3]_i_3_n_0
    SLICE_X80Y14         LUT6 (Prop_lut6_I3_O)        0.124   670.904 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[3]_i_1/O
                         net (fo=13, routed)          0.658   671.562    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/outreg_reg[3]
    SLICE_X78Y15         LUT5 (Prop_lut5_I1_O)        0.124   671.686 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/dmem_addr_q[3]_i_1/O
                         net (fo=2, routed)           0.158   671.844    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/dmem_addr_q_reg[5][3]
    SLICE_X78Y15         LUT3 (Prop_lut3_I0_O)        0.124   671.968 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/mem_reg_0_63_0_0_i_5__0/O
                         net (fo=8, routed)           0.809   672.777    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_4_4/A3
    SLICE_X82Y16         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_4_4/SP/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    668.083   668.083 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   668.083 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612   669.696    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   666.270 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   667.995    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   668.086 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         1.552   669.639    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_4_4/WCLK
    SLICE_X82Y16         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_4_4/SP/CLK
                         clock pessimism             -0.174   669.465    
                         clock uncertainty           -0.482   668.983    
    SLICE_X82Y16         RAMS64E (Setup_rams64e_CLK_ADR3)
                                                     -0.082   668.901    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_4_4/SP
  -------------------------------------------------------------------
                         required time                        668.901    
                         arrival time                        -672.777    
  -------------------------------------------------------------------
                         slack                                 -3.876    

Slack (VIOLATED) :        -3.876ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_5_5/SP/ADR3
                            (rising edge-triggered cell RAMS64E clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.478ns  (soundclk_dkong_clk_wiz_0_0 rise@668.083ns - coreclk_dkong_clk_wiz_0_0 rise@666.605ns)
  Data Path Delay:        4.438ns  (logic 1.212ns (27.313%)  route 3.226ns (72.687%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.555ns = ( 669.639 - 668.083 ) 
    Source Clock Delay      (SCD):    1.734ns = ( 668.339 - 666.605 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                    666.605   666.605 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   666.605 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806   668.411    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793   664.618 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889   666.507    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   666.608 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.731   668.339    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X84Y14         FDSE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y14         FDSE (Prop_fdse_C_Q)         0.419   668.758 r  dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[3]/Q
                         net (fo=1, routed)           0.493   669.251    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[3]_i_3[3]
    SLICE_X84Y14         LUT6 (Prop_lut6_I4_O)        0.297   669.548 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[3]_i_11/O
                         net (fo=1, routed)           0.529   670.078    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p2_q_reg[3]_7
    SLICE_X85Y14         LUT6 (Prop_lut6_I5_O)        0.124   670.202 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[3]_i_3/O
                         net (fo=1, routed)           0.578   670.780    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[3]_i_3_n_0
    SLICE_X80Y14         LUT6 (Prop_lut6_I3_O)        0.124   670.904 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[3]_i_1/O
                         net (fo=13, routed)          0.658   671.562    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/outreg_reg[3]
    SLICE_X78Y15         LUT5 (Prop_lut5_I1_O)        0.124   671.686 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/dmem_addr_q[3]_i_1/O
                         net (fo=2, routed)           0.158   671.844    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/dmem_addr_q_reg[5][3]
    SLICE_X78Y15         LUT3 (Prop_lut3_I0_O)        0.124   671.968 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/mem_reg_0_63_0_0_i_5__0/O
                         net (fo=8, routed)           0.809   672.777    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_5_5/A3
    SLICE_X82Y16         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_5_5/SP/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    668.083   668.083 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   668.083 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612   669.696    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   666.270 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   667.995    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   668.086 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         1.552   669.639    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_5_5/WCLK
    SLICE_X82Y16         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_5_5/SP/CLK
                         clock pessimism             -0.174   669.465    
                         clock uncertainty           -0.482   668.983    
    SLICE_X82Y16         RAMS64E (Setup_rams64e_CLK_ADR3)
                                                     -0.082   668.901    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_5_5/SP
  -------------------------------------------------------------------
                         required time                        668.901    
                         arrival time                        -672.777    
  -------------------------------------------------------------------
                         slack                                 -3.876    

Slack (VIOLATED) :        -3.876ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_6_6/SP/ADR3
                            (rising edge-triggered cell RAMS64E clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.478ns  (soundclk_dkong_clk_wiz_0_0 rise@668.083ns - coreclk_dkong_clk_wiz_0_0 rise@666.605ns)
  Data Path Delay:        4.438ns  (logic 1.212ns (27.313%)  route 3.226ns (72.687%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.555ns = ( 669.639 - 668.083 ) 
    Source Clock Delay      (SCD):    1.734ns = ( 668.339 - 666.605 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                    666.605   666.605 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   666.605 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806   668.411    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793   664.618 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889   666.507    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   666.608 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.731   668.339    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X84Y14         FDSE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y14         FDSE (Prop_fdse_C_Q)         0.419   668.758 r  dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[3]/Q
                         net (fo=1, routed)           0.493   669.251    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[3]_i_3[3]
    SLICE_X84Y14         LUT6 (Prop_lut6_I4_O)        0.297   669.548 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[3]_i_11/O
                         net (fo=1, routed)           0.529   670.078    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p2_q_reg[3]_7
    SLICE_X85Y14         LUT6 (Prop_lut6_I5_O)        0.124   670.202 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[3]_i_3/O
                         net (fo=1, routed)           0.578   670.780    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[3]_i_3_n_0
    SLICE_X80Y14         LUT6 (Prop_lut6_I3_O)        0.124   670.904 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[3]_i_1/O
                         net (fo=13, routed)          0.658   671.562    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/outreg_reg[3]
    SLICE_X78Y15         LUT5 (Prop_lut5_I1_O)        0.124   671.686 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/dmem_addr_q[3]_i_1/O
                         net (fo=2, routed)           0.158   671.844    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/dmem_addr_q_reg[5][3]
    SLICE_X78Y15         LUT3 (Prop_lut3_I0_O)        0.124   671.968 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/mem_reg_0_63_0_0_i_5__0/O
                         net (fo=8, routed)           0.809   672.777    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_6_6/A3
    SLICE_X82Y16         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_6_6/SP/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    668.083   668.083 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   668.083 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612   669.696    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   666.270 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   667.995    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   668.086 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         1.552   669.639    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_6_6/WCLK
    SLICE_X82Y16         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_6_6/SP/CLK
                         clock pessimism             -0.174   669.465    
                         clock uncertainty           -0.482   668.983    
    SLICE_X82Y16         RAMS64E (Setup_rams64e_CLK_ADR3)
                                                     -0.082   668.901    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_6_6/SP
  -------------------------------------------------------------------
                         required time                        668.901    
                         arrival time                        -672.777    
  -------------------------------------------------------------------
                         slack                                 -3.876    

Slack (VIOLATED) :        -3.876ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_7_7/SP/ADR3
                            (rising edge-triggered cell RAMS64E clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.478ns  (soundclk_dkong_clk_wiz_0_0 rise@668.083ns - coreclk_dkong_clk_wiz_0_0 rise@666.605ns)
  Data Path Delay:        4.438ns  (logic 1.212ns (27.313%)  route 3.226ns (72.687%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.555ns = ( 669.639 - 668.083 ) 
    Source Clock Delay      (SCD):    1.734ns = ( 668.339 - 666.605 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                    666.605   666.605 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   666.605 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806   668.411    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793   664.618 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889   666.507    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   666.608 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.731   668.339    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X84Y14         FDSE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y14         FDSE (Prop_fdse_C_Q)         0.419   668.758 r  dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[3]/Q
                         net (fo=1, routed)           0.493   669.251    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[3]_i_3[3]
    SLICE_X84Y14         LUT6 (Prop_lut6_I4_O)        0.297   669.548 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[3]_i_11/O
                         net (fo=1, routed)           0.529   670.078    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p2_q_reg[3]_7
    SLICE_X85Y14         LUT6 (Prop_lut6_I5_O)        0.124   670.202 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[3]_i_3/O
                         net (fo=1, routed)           0.578   670.780    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[3]_i_3_n_0
    SLICE_X80Y14         LUT6 (Prop_lut6_I3_O)        0.124   670.904 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[3]_i_1/O
                         net (fo=13, routed)          0.658   671.562    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/outreg_reg[3]
    SLICE_X78Y15         LUT5 (Prop_lut5_I1_O)        0.124   671.686 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/dmem_addr_q[3]_i_1/O
                         net (fo=2, routed)           0.158   671.844    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/dmem_addr_q_reg[5][3]
    SLICE_X78Y15         LUT3 (Prop_lut3_I0_O)        0.124   671.968 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/mem_reg_0_63_0_0_i_5__0/O
                         net (fo=8, routed)           0.809   672.777    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_7_7/A3
    SLICE_X82Y16         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_7_7/SP/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    668.083   668.083 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   668.083 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612   669.696    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   666.270 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   667.995    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   668.086 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         1.552   669.639    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_7_7/WCLK
    SLICE_X82Y16         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_7_7/SP/CLK
                         clock pessimism             -0.174   669.465    
                         clock uncertainty           -0.482   668.983    
    SLICE_X82Y16         RAMS64E (Setup_rams64e_CLK_ADR3)
                                                     -0.082   668.901    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_7_7/SP
  -------------------------------------------------------------------
                         required time                        668.901    
                         arrival time                        -672.777    
  -------------------------------------------------------------------
                         slack                                 -3.876    

Slack (VIOLATED) :        -3.872ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_0_0/SP/ADR3
                            (rising edge-triggered cell RAMS64E clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.478ns  (soundclk_dkong_clk_wiz_0_0 rise@668.083ns - coreclk_dkong_clk_wiz_0_0 rise@666.605ns)
  Data Path Delay:        4.436ns  (logic 1.212ns (27.322%)  route 3.224ns (72.678%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.557ns = ( 669.641 - 668.083 ) 
    Source Clock Delay      (SCD):    1.734ns = ( 668.339 - 666.605 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                    666.605   666.605 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   666.605 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806   668.411    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793   664.618 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889   666.507    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   666.608 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.731   668.339    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X84Y14         FDSE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y14         FDSE (Prop_fdse_C_Q)         0.419   668.758 r  dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[3]/Q
                         net (fo=1, routed)           0.493   669.251    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[3]_i_3[3]
    SLICE_X84Y14         LUT6 (Prop_lut6_I4_O)        0.297   669.548 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[3]_i_11/O
                         net (fo=1, routed)           0.529   670.078    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p2_q_reg[3]_7
    SLICE_X85Y14         LUT6 (Prop_lut6_I5_O)        0.124   670.202 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[3]_i_3/O
                         net (fo=1, routed)           0.578   670.780    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[3]_i_3_n_0
    SLICE_X80Y14         LUT6 (Prop_lut6_I3_O)        0.124   670.904 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[3]_i_1/O
                         net (fo=13, routed)          0.658   671.562    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/outreg_reg[3]
    SLICE_X78Y15         LUT5 (Prop_lut5_I1_O)        0.124   671.686 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/dmem_addr_q[3]_i_1/O
                         net (fo=2, routed)           0.158   671.844    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/dmem_addr_q_reg[5][3]
    SLICE_X78Y15         LUT3 (Prop_lut3_I0_O)        0.124   671.968 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/mem_reg_0_63_0_0_i_5__0/O
                         net (fo=8, routed)           0.807   672.775    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_0_0/A3
    SLICE_X82Y14         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_0_0/SP/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    668.083   668.083 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   668.083 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612   669.696    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   666.270 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   667.995    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   668.086 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         1.554   669.641    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_0_0/WCLK
    SLICE_X82Y14         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_0_0/SP/CLK
                         clock pessimism             -0.174   669.467    
                         clock uncertainty           -0.482   668.985    
    SLICE_X82Y14         RAMS64E (Setup_rams64e_CLK_ADR3)
                                                     -0.082   668.903    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_0_0/SP
  -------------------------------------------------------------------
                         required time                        668.903    
                         arrival time                        -672.775    
  -------------------------------------------------------------------
                         slack                                 -3.872    

Slack (VIOLATED) :        -3.872ns  (required time - arrival time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_1_1/SP/ADR3
                            (rising edge-triggered cell RAMS64E clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.478ns  (soundclk_dkong_clk_wiz_0_0 rise@668.083ns - coreclk_dkong_clk_wiz_0_0 rise@666.605ns)
  Data Path Delay:        4.436ns  (logic 1.212ns (27.322%)  route 3.224ns (72.678%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.557ns = ( 669.641 - 668.083 ) 
    Source Clock Delay      (SCD):    1.734ns = ( 668.339 - 666.605 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                    666.605   666.605 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   666.605 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806   668.411    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793   664.618 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889   666.507    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   666.608 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.731   668.339    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X84Y14         FDSE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y14         FDSE (Prop_fdse_C_Q)         0.419   668.758 r  dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[3]/Q
                         net (fo=1, routed)           0.493   669.251    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[3]_i_3[3]
    SLICE_X84Y14         LUT6 (Prop_lut6_I4_O)        0.297   669.548 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[3]_i_11/O
                         net (fo=1, routed)           0.529   670.078    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p2_q_reg[3]_7
    SLICE_X85Y14         LUT6 (Prop_lut6_I5_O)        0.124   670.202 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[3]_i_3/O
                         net (fo=1, routed)           0.578   670.780    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[3]_i_3_n_0
    SLICE_X80Y14         LUT6 (Prop_lut6_I3_O)        0.124   670.904 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[3]_i_1/O
                         net (fo=13, routed)          0.658   671.562    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/outreg_reg[3]
    SLICE_X78Y15         LUT5 (Prop_lut5_I1_O)        0.124   671.686 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/dmem_addr_q[3]_i_1/O
                         net (fo=2, routed)           0.158   671.844    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/dmem_addr_q_reg[5][3]
    SLICE_X78Y15         LUT3 (Prop_lut3_I0_O)        0.124   671.968 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/mem_reg_0_63_0_0_i_5__0/O
                         net (fo=8, routed)           0.807   672.775    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_1_1/A3
    SLICE_X82Y14         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_1_1/SP/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    668.083   668.083 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   668.083 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612   669.696    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   666.270 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   667.995    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   668.086 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         1.554   669.641    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_1_1/WCLK
    SLICE_X82Y14         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_1_1/SP/CLK
                         clock pessimism             -0.174   669.467    
                         clock uncertainty           -0.482   668.985    
    SLICE_X82Y14         RAMS64E (Setup_rams64e_CLK_ADR3)
                                                     -0.082   668.903    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_1_1/SP
  -------------------------------------------------------------------
                         required time                        668.903    
                         arrival time                        -672.775    
  -------------------------------------------------------------------
                         slack                                 -3.872    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/audio_irq_reg/C
                            (rising edge-triggered cell FDSE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/int_q_reg/D
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.984ns  (logic 0.186ns (18.897%)  route 0.798ns (81.103%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.582     0.584    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X71Y12         FDSE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/audio_irq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y12         FDSE (Prop_fdse_C_Q)         0.141     0.725 f  dkong_i/dkong_system_wrapper_0/inst/inst/audio_irq_reg/Q
                         net (fo=3, routed)           0.798     1.523    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/int_q_reg_1
    SLICE_X72Y12         LUT6 (Prop_lut6_I0_O)        0.045     1.568 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/int_q_i_1/O
                         net (fo=1, routed)           0.000     1.568    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/int_q_i_1_n_0
    SLICE_X72Y12         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/int_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         0.849     0.851    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/soundclk
    SLICE_X72Y12         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/int_q_reg/C
                         clock pessimism              0.050     0.901    
                         clock uncertainty            0.482     1.383    
    SLICE_X72Y12         FDCE (Hold_fdce_C_D)         0.091     1.474    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/int_q_reg
  -------------------------------------------------------------------
                         required time                         -1.474    
                         arrival time                           1.568    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/audio_irq_reg/C
                            (rising edge-triggered cell FDSE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/cond_branch_b/take_branch_q_reg/D
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.010ns  (logic 0.276ns (27.323%)  route 0.734ns (72.677%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.582     0.584    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X71Y12         FDSE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/audio_irq_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y12         FDSE (Prop_fdse_C_Q)         0.141     0.725 f  dkong_i/dkong_system_wrapper_0/inst/inst/audio_irq_reg/Q
                         net (fo=3, routed)           0.249     0.973    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_q_reg
    SLICE_X73Y12         LUT6 (Prop_lut6_I5_O)        0.045     1.018 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/take_branch_q_i_7/O
                         net (fo=1, routed)           0.267     1.285    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/take_branch_q_i_7_n_0
    SLICE_X72Y11         LUT6 (Prop_lut6_I0_O)        0.045     1.330 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/take_branch_q_i_2/O
                         net (fo=1, routed)           0.219     1.549    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/take_branch_q_reg_0
    SLICE_X70Y11         LUT6 (Prop_lut6_I0_O)        0.045     1.594 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/take_branch_q_i_1/O
                         net (fo=1, routed)           0.000     1.594    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/cond_branch_b/take_branch_q_reg_0
    SLICE_X70Y11         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/cond_branch_b/take_branch_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         0.850     0.852    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/cond_branch_b/soundclk
    SLICE_X70Y11         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/cond_branch_b/take_branch_q_reg/C
                         clock pessimism              0.050     0.902    
                         clock uncertainty            0.482     1.384    
    SLICE_X70Y11         FDCE (Hold_fdce_C_D)         0.092     1.476    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/cond_branch_b/take_branch_q_reg
  -------------------------------------------------------------------
                         required time                         -1.476    
                         arrival time                           1.594    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sfx_port_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/t1_q_reg/D
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.022ns  (logic 0.185ns (18.103%)  route 0.837ns (81.897%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.584     0.586    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X72Y10         FDSE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sfx_port_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y10         FDSE (Prop_fdse_C_Q)         0.141     0.727 r  dkong_i/dkong_system_wrapper_0/inst/inst/sfx_port_reg[4]/Q
                         net (fo=4, routed)           0.837     1.564    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/sfx_port[0]
    SLICE_X74Y13         LUT5 (Prop_lut5_I0_O)        0.044     1.608 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/t1_q_i_1/O
                         net (fo=1, routed)           0.000     1.608    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/t1_q_reg_1
    SLICE_X74Y13         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/t1_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         0.848     0.850    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/soundclk
    SLICE_X74Y13         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/t1_q_reg/C
                         clock pessimism              0.050     0.900    
                         clock uncertainty            0.482     1.382    
    SLICE_X74Y13         FDCE (Hold_fdce_C_D)         0.107     1.489    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/t1_q_reg
  -------------------------------------------------------------------
                         required time                         -1.489    
                         arrival time                           1.608    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_1_1/SP/I
                            (rising edge-triggered cell RAMS64E clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.075ns  (logic 0.276ns (25.672%)  route 0.799ns (74.328%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.583     0.585    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X84Y14         FDSE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y14         FDSE (Prop_fdse_C_Q)         0.141     0.726 r  dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[1]/Q
                         net (fo=1, routed)           0.171     0.897    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[3]_i_3[1]
    SLICE_X85Y15         LUT6 (Prop_lut6_I4_O)        0.045     0.942 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[1]_i_8/O
                         net (fo=1, routed)           0.216     1.158    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p2_q_reg[1]_2
    SLICE_X83Y15         LUT5 (Prop_lut5_I4_O)        0.045     1.203 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[1]_i_3/O
                         net (fo=1, routed)           0.166     1.368    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[1]_i_3_n_0
    SLICE_X83Y15         LUT6 (Prop_lut6_I3_O)        0.045     1.413 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[1]_i_1/O
                         net (fo=15, routed)          0.246     1.660    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_1_1/D
    SLICE_X82Y14         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_1_1/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         0.851     0.853    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_1_1/WCLK
    SLICE_X82Y14         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_1_1/SP/CLK
                         clock pessimism              0.050     0.903    
                         clock uncertainty            0.482     1.385    
    SLICE_X82Y14         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.147     1.532    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.660    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sfx_port_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/overflow_q_reg/D
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.028ns  (logic 0.231ns (22.465%)  route 0.797ns (77.535%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.584     0.586    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X72Y10         FDSE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sfx_port_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y10         FDSE (Prop_fdse_C_Q)         0.141     0.727 f  dkong_i/dkong_system_wrapper_0/inst/inst/sfx_port_reg[4]/Q
                         net (fo=4, routed)           0.398     1.125    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/sfx_port[0]
    SLICE_X74Y12         LUT6 (Prop_lut6_I2_O)        0.045     1.170 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/overflow_q_i_2/O
                         net (fo=2, routed)           0.399     1.569    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/inc_sel_q_reg[0]_1
    SLICE_X76Y11         LUT5 (Prop_lut5_I0_O)        0.045     1.614 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/overflow_q_i_1/O
                         net (fo=1, routed)           0.000     1.614    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/overflow_q1_out
    SLICE_X76Y11         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/overflow_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         0.853     0.855    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/soundclk
    SLICE_X76Y11         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/overflow_q_reg/C
                         clock pessimism              0.050     0.905    
                         clock uncertainty            0.482     1.387    
    SLICE_X76Y11         FDCE (Hold_fdce_C_D)         0.092     1.479    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/overflow_q_reg
  -------------------------------------------------------------------
                         required time                         -1.479    
                         arrival time                           1.614    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sfx_port_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_db_bus.db_bus_b/bus_q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.043ns  (logic 0.321ns (30.763%)  route 0.722ns (69.237%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.582     0.584    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X70Y12         FDSE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sfx_port_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y12         FDSE (Prop_fdse_C_Q)         0.141     0.725 r  dkong_i/dkong_system_wrapper_0/inst/inst/sfx_port_reg[3]/Q
                         net (fo=2, routed)           0.151     0.875    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/sfx_port[0]
    SLICE_X71Y12         LUT6 (Prop_lut6_I3_O)        0.045     0.920 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[5]_i_11/O
                         net (fo=1, routed)           0.119     1.039    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[5]_i_11_n_0
    SLICE_X74Y12         LUT6 (Prop_lut6_I0_O)        0.045     1.084 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[5]_i_8/O
                         net (fo=1, routed)           0.125     1.210    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[5]_i_8_n_0
    SLICE_X73Y11         LUT5 (Prop_lut5_I0_O)        0.045     1.255 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[5]_i_3/O
                         net (fo=1, routed)           0.097     1.352    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p2_q_reg[5]_0
    SLICE_X75Y11         LUT6 (Prop_lut6_I5_O)        0.045     1.397 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[5]_i_1/O
                         net (fo=14, routed)          0.230     1.627    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_db_bus.db_bus_b/bus_q_reg[7]_0[5]
    SLICE_X75Y10         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_db_bus.db_bus_b/bus_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         0.851     0.853    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_db_bus.db_bus_b/soundclk
    SLICE_X75Y10         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_db_bus.db_bus_b/bus_q_reg[5]/C
                         clock pessimism              0.050     0.903    
                         clock uncertainty            0.482     1.385    
    SLICE_X75Y10         FDCE (Hold_fdce_C_D)         0.078     1.463    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_db_bus.db_bus_b/bus_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.463    
                         arrival time                           1.627    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sfx_port_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/accumulator_q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.042ns  (logic 0.321ns (30.796%)  route 0.721ns (69.204%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.582     0.584    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X70Y12         FDSE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sfx_port_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y12         FDSE (Prop_fdse_C_Q)         0.141     0.725 r  dkong_i/dkong_system_wrapper_0/inst/inst/sfx_port_reg[3]/Q
                         net (fo=2, routed)           0.151     0.875    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/sfx_port[0]
    SLICE_X71Y12         LUT6 (Prop_lut6_I3_O)        0.045     0.920 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[5]_i_11/O
                         net (fo=1, routed)           0.119     1.039    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[5]_i_11_n_0
    SLICE_X74Y12         LUT6 (Prop_lut6_I0_O)        0.045     1.084 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[5]_i_8/O
                         net (fo=1, routed)           0.125     1.210    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[5]_i_8_n_0
    SLICE_X73Y11         LUT5 (Prop_lut5_I0_O)        0.045     1.255 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[5]_i_3/O
                         net (fo=1, routed)           0.097     1.352    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p2_q_reg[5]_0
    SLICE_X75Y11         LUT6 (Prop_lut6_I5_O)        0.045     1.397 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[5]_i_1/O
                         net (fo=14, routed)          0.229     1.626    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/accumulator_q_reg[7]_2[5]
    SLICE_X72Y11         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/accumulator_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         0.851     0.853    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/soundclk
    SLICE_X72Y11         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/accumulator_q_reg[5]/C
                         clock pessimism              0.050     0.903    
                         clock uncertainty            0.482     1.385    
    SLICE_X72Y11         FDCE (Hold_fdce_C_D)         0.076     1.461    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/accumulator_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.461    
                         arrival time                           1.626    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_2_2/SP/I
                            (rising edge-triggered cell RAMS64E clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.129ns  (logic 0.317ns (28.083%)  route 0.812ns (71.917%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.582     0.584    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X77Y15         FDSE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y15         FDSE (Prop_fdse_C_Q)         0.128     0.712 r  dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[2]/Q
                         net (fo=1, routed)           0.132     0.843    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[3]_i_3[2]
    SLICE_X79Y15         LUT6 (Prop_lut6_I4_O)        0.099     0.942 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[2]_i_8/O
                         net (fo=1, routed)           0.206     1.149    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p2_q_reg[2]_6
    SLICE_X78Y15         LUT5 (Prop_lut5_I4_O)        0.045     1.194 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[2]_i_3/O
                         net (fo=1, routed)           0.149     1.342    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[2]_i_3_n_0
    SLICE_X78Y16         LUT6 (Prop_lut6_I3_O)        0.045     1.387 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[2]_i_1/O
                         net (fo=16, routed)          0.325     1.712    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_2_2/D
    SLICE_X82Y14         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_2_2/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         0.851     0.853    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_2_2/WCLK
    SLICE_X82Y14         RAMS64E                                      r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_2_2/SP/CLK
                         clock pessimism              0.050     0.903    
                         clock uncertainty            0.482     1.385    
    SLICE_X82Y14         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.146     1.531    dkong_i/dkong_system_wrapper_0/inst/inst/sou/i8035_int_ram/mem_reg_0_63_2_2/SP
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/sfx_port_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/program_counter_q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.075ns  (logic 0.366ns (34.053%)  route 0.709ns (65.947%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.582     0.584    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X70Y12         FDSE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sfx_port_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y12         FDSE (Prop_fdse_C_Q)         0.141     0.725 r  dkong_i/dkong_system_wrapper_0/inst/inst/sfx_port_reg[3]/Q
                         net (fo=2, routed)           0.151     0.875    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/sfx_port[0]
    SLICE_X71Y12         LUT6 (Prop_lut6_I3_O)        0.045     0.920 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[5]_i_11/O
                         net (fo=1, routed)           0.119     1.039    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[5]_i_11_n_0
    SLICE_X74Y12         LUT6 (Prop_lut6_I0_O)        0.045     1.084 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[5]_i_8/O
                         net (fo=1, routed)           0.125     1.210    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[5]_i_8_n_0
    SLICE_X73Y11         LUT5 (Prop_lut5_I0_O)        0.045     1.255 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/p1_q[5]_i_3/O
                         net (fo=1, routed)           0.097     1.352    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p2_q_reg[5]_0
    SLICE_X75Y11         LUT6 (Prop_lut6_I5_O)        0.045     1.397 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[5]_i_1/O
                         net (fo=14, routed)          0.216     1.613    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/D[4]
    SLICE_X73Y12         LUT4 (Prop_lut4_I3_O)        0.045     1.658 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/program_counter_q[5]_i_1/O
                         net (fo=1, routed)           0.000     1.658    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/p_1_in[5]
    SLICE_X73Y12         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/program_counter_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         0.849     0.851    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/soundclk
    SLICE_X73Y12         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/program_counter_q_reg[5]/C
                         clock pessimism              0.050     0.901    
                         clock uncertainty            0.482     1.383    
    SLICE_X73Y12         FDCE (Hold_fdce_C_D)         0.091     1.474    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/program_counter_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.474    
                         arrival time                           1.658    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/dmem_ctrl_b/dmem_addr_q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             soundclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.074ns  (logic 0.362ns (33.707%)  route 0.712ns (66.293%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.850ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.582     0.584    dkong_i/dkong_system_wrapper_0/inst/inst/masterclk
    SLICE_X77Y15         FDSE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y15         FDSE (Prop_fdse_C_Q)         0.128     0.712 r  dkong_i/dkong_system_wrapper_0/inst/inst/bgm_port_reg[2]/Q
                         net (fo=1, routed)           0.132     0.843    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[3]_i_3[2]
    SLICE_X79Y15         LUT6 (Prop_lut6_I4_O)        0.099     0.942 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/clock_ctrl_b/p1_q[2]_i_8/O
                         net (fo=1, routed)           0.206     1.149    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p2_q_reg[2]_6
    SLICE_X78Y15         LUT5 (Prop_lut5_I4_O)        0.045     1.194 f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[2]_i_3/O
                         net (fo=1, routed)           0.149     1.342    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[2]_i_3_n_0
    SLICE_X78Y16         LUT6 (Prop_lut6_I3_O)        0.045     1.387 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/p1_q[2]_i_1/O
                         net (fo=16, routed)          0.226     1.613    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/outreg_reg[2]
    SLICE_X81Y16         LUT6 (Prop_lut6_I4_O)        0.045     1.658 r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/int_b/dmem_addr_q[2]_i_1/O
                         net (fo=2, routed)           0.000     1.658    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/dmem_ctrl_b/D[2]
    SLICE_X81Y16         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/dmem_ctrl_b/dmem_addr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         0.848     0.850    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/dmem_ctrl_b/soundclk
    SLICE_X81Y16         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/dmem_ctrl_b/dmem_addr_q_reg[2]/C
                         clock pessimism              0.050     0.900    
                         clock uncertainty            0.482     1.382    
    SLICE_X81Y16         FDCE (Hold_fdce_C_D)         0.091     1.473    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/dmem_ctrl_b/dmem_addr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.473    
                         arrival time                           1.658    
  -------------------------------------------------------------------
                         slack                                  0.185    





---------------------------------------------------------------------------------------------------
From Clock:  coreclk_dkong_clk_wiz_0_0
  To Clock:  vgaclk_dkong_clk_wiz_0_0

Setup :            1  Failing Endpoint ,  Worst Slack       -2.976ns,  Total Violation       -2.976ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.976ns  (required time - arrival time)
  Source:                 dkong_i/framedoubler_slow_0/inst/frame_in_parity_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/outclk_frame_in_parity_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.185ns  (vgaclk_dkong_clk_wiz_0_0 rise@3138.106ns - coreclk_dkong_clk_wiz_0_0 rise@3137.921ns)
  Data Path Delay:        2.358ns  (logic 0.456ns (19.335%)  route 1.902ns (80.665%))
  Logic Levels:           0  
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.552ns = ( 3139.659 - 3138.106 ) 
    Source Clock Delay      (SCD):    1.727ns = ( 3139.648 - 3137.921 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.584ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                   3137.921  3137.921 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  3137.921 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806  3139.727    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793  3135.934 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889  3137.823    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101  3137.924 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.724  3139.648    dkong_i/framedoubler_slow_0/inst/masterclk
    SLICE_X63Y37         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/frame_in_parity_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y37         FDRE (Prop_fdre_C_Q)         0.456  3140.104 r  dkong_i/framedoubler_slow_0/inst/frame_in_parity_reg[0]/Q
                         net (fo=4, routed)           1.902  3142.007    dkong_i/framedoubler_slow_0/inst/frame_in_parity_reg_n_0_[0]
    SLICE_X65Y36         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/outclk_frame_in_parity_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                   3138.106  3138.106 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  3138.106 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612  3139.719    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.425  3136.293 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725  3138.018    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091  3138.109 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         1.549  3139.658    dkong_i/framedoubler_slow_0/inst/out_pixclk
    SLICE_X65Y36         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/outclk_frame_in_parity_reg[0]/C
                         clock pessimism             -0.174  3139.485    
                         clock uncertainty           -0.414  3139.071    
    SLICE_X65Y36         FDRE (Setup_fdre_C_D)       -0.040  3139.031    dkong_i/framedoubler_slow_0/inst/outclk_frame_in_parity_reg[0]
  -------------------------------------------------------------------
                         required time                       3139.031    
                         arrival time                       -3142.007    
  -------------------------------------------------------------------
                         slack                                 -2.976    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 dkong_i/framedoubler_slow_0/inst/frame_in_parity_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/framedoubler_slow_0/inst/outclk_frame_in_parity_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by vgaclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@19.861ns period=39.723ns})
  Path Group:             vgaclk_dkong_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vgaclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.974ns  (logic 0.141ns (14.471%)  route 0.833ns (85.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.582ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.584ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.580     0.582    dkong_i/framedoubler_slow_0/inst/masterclk
    SLICE_X63Y37         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/frame_in_parity_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y37         FDRE (Prop_fdre_C_Q)         0.141     0.723 r  dkong_i/framedoubler_slow_0/inst/frame_in_parity_reg[0]/Q
                         net (fo=4, routed)           0.833     1.556    dkong_i/framedoubler_slow_0/inst/frame_in_parity_reg_n_0_[0]
    SLICE_X65Y36         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/outclk_frame_in_parity_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vgaclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/vgaclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=133, routed)         0.846     0.848    dkong_i/framedoubler_slow_0/inst/out_pixclk
    SLICE_X65Y36         FDRE                                         r  dkong_i/framedoubler_slow_0/inst/outclk_frame_in_parity_reg[0]/C
                         clock pessimism              0.050     0.898    
                         clock uncertainty            0.414     1.312    
    SLICE_X65Y36         FDRE (Hold_fdre_C_D)         0.078     1.390    dkong_i/framedoubler_slow_0/inst/outclk_frame_in_parity_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.390    
                         arrival time                           1.556    
  -------------------------------------------------------------------
                         slack                                  0.166    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  coreclk_dkong_clk_wiz_0_0
  To Clock:  soundclk_dkong_clk_wiz_0_0

Setup :          154  Failing Endpoints,  Worst Slack       -2.406ns,  Total Violation     -337.051ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.406ns  (required time - arrival time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/pmem_addr_q_reg[2]/CLR
                            (recovery check against rising-edge clock soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.478ns  (soundclk_dkong_clk_wiz_0_0 rise@668.083ns - coreclk_dkong_clk_wiz_0_0 rise@666.605ns)
  Data Path Delay:        2.648ns  (logic 0.580ns (21.905%)  route 2.068ns (78.095%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.557ns = ( 669.641 - 668.083 ) 
    Source Clock Delay      (SCD):    1.733ns = ( 668.338 - 666.605 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                    666.605   666.605 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   666.605 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806   668.411    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793   664.618 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889   666.507    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   666.608 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.730   668.338    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X79Y10         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y10         FDRE (Prop_fdre_C_Q)         0.456   668.794 r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=28, routed)          0.991   669.785    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/rst_n
    SLICE_X78Y12         LUT1 (Prop_lut1_I0_O)        0.124   669.909 f  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/htiming[0]_i_1/O
                         net (fo=575, routed)         1.077   670.986    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/SR[0]
    SLICE_X83Y13         FDCE                                         f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/pmem_addr_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    668.083   668.083 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   668.083 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612   669.696    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   666.270 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   667.995    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   668.086 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         1.554   669.641    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/soundclk
    SLICE_X83Y13         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/pmem_addr_q_reg[2]/C
                         clock pessimism             -0.174   669.467    
                         clock uncertainty           -0.482   668.985    
    SLICE_X83Y13         FDCE (Recov_fdce_C_CLR)     -0.405   668.580    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/pmem_addr_q_reg[2]
  -------------------------------------------------------------------
                         required time                        668.580    
                         arrival time                        -670.986    
  -------------------------------------------------------------------
                         slack                                 -2.406    

Slack (VIOLATED) :        -2.406ns  (required time - arrival time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/pmem_addr_q_reg[3]/CLR
                            (recovery check against rising-edge clock soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.478ns  (soundclk_dkong_clk_wiz_0_0 rise@668.083ns - coreclk_dkong_clk_wiz_0_0 rise@666.605ns)
  Data Path Delay:        2.648ns  (logic 0.580ns (21.905%)  route 2.068ns (78.095%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.557ns = ( 669.641 - 668.083 ) 
    Source Clock Delay      (SCD):    1.733ns = ( 668.338 - 666.605 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                    666.605   666.605 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   666.605 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806   668.411    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793   664.618 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889   666.507    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   666.608 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.730   668.338    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X79Y10         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y10         FDRE (Prop_fdre_C_Q)         0.456   668.794 r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=28, routed)          0.991   669.785    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/rst_n
    SLICE_X78Y12         LUT1 (Prop_lut1_I0_O)        0.124   669.909 f  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/htiming[0]_i_1/O
                         net (fo=575, routed)         1.077   670.986    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/SR[0]
    SLICE_X83Y13         FDCE                                         f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/pmem_addr_q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    668.083   668.083 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   668.083 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612   669.696    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   666.270 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   667.995    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   668.086 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         1.554   669.641    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/soundclk
    SLICE_X83Y13         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/pmem_addr_q_reg[3]/C
                         clock pessimism             -0.174   669.467    
                         clock uncertainty           -0.482   668.985    
    SLICE_X83Y13         FDCE (Recov_fdce_C_CLR)     -0.405   668.580    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/pmem_addr_q_reg[3]
  -------------------------------------------------------------------
                         required time                        668.580    
                         arrival time                        -670.986    
  -------------------------------------------------------------------
                         slack                                 -2.406    

Slack (VIOLATED) :        -2.388ns  (required time - arrival time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/pmem_addr_q_reg[10]/CLR
                            (recovery check against rising-edge clock soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.478ns  (soundclk_dkong_clk_wiz_0_0 rise@668.083ns - coreclk_dkong_clk_wiz_0_0 rise@666.605ns)
  Data Path Delay:        2.633ns  (logic 0.580ns (22.027%)  route 2.053ns (77.973%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.560ns = ( 669.644 - 668.083 ) 
    Source Clock Delay      (SCD):    1.733ns = ( 668.338 - 666.605 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                    666.605   666.605 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   666.605 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806   668.411    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793   664.618 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889   666.507    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   666.608 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.730   668.338    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X79Y10         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y10         FDRE (Prop_fdre_C_Q)         0.456   668.794 r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=28, routed)          0.991   669.785    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/rst_n
    SLICE_X78Y12         LUT1 (Prop_lut1_I0_O)        0.124   669.909 f  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/htiming[0]_i_1/O
                         net (fo=575, routed)         1.062   670.971    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/SR[0]
    SLICE_X80Y10         FDCE                                         f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/pmem_addr_q_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    668.083   668.083 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   668.083 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612   669.696    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   666.270 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   667.995    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   668.086 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         1.557   669.644    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/soundclk
    SLICE_X80Y10         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/pmem_addr_q_reg[10]/C
                         clock pessimism             -0.174   669.470    
                         clock uncertainty           -0.482   668.988    
    SLICE_X80Y10         FDCE (Recov_fdce_C_CLR)     -0.405   668.583    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/pmem_addr_q_reg[10]
  -------------------------------------------------------------------
                         required time                        668.583    
                         arrival time                        -670.971    
  -------------------------------------------------------------------
                         slack                                 -2.388    

Slack (VIOLATED) :        -2.388ns  (required time - arrival time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/pmem_addr_q_reg[1]/CLR
                            (recovery check against rising-edge clock soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.478ns  (soundclk_dkong_clk_wiz_0_0 rise@668.083ns - coreclk_dkong_clk_wiz_0_0 rise@666.605ns)
  Data Path Delay:        2.633ns  (logic 0.580ns (22.027%)  route 2.053ns (77.973%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.560ns = ( 669.644 - 668.083 ) 
    Source Clock Delay      (SCD):    1.733ns = ( 668.338 - 666.605 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                    666.605   666.605 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   666.605 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806   668.411    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793   664.618 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889   666.507    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   666.608 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.730   668.338    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X79Y10         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y10         FDRE (Prop_fdre_C_Q)         0.456   668.794 r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=28, routed)          0.991   669.785    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/rst_n
    SLICE_X78Y12         LUT1 (Prop_lut1_I0_O)        0.124   669.909 f  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/htiming[0]_i_1/O
                         net (fo=575, routed)         1.062   670.971    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/SR[0]
    SLICE_X80Y10         FDCE                                         f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/pmem_addr_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    668.083   668.083 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   668.083 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612   669.696    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   666.270 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   667.995    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   668.086 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         1.557   669.644    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/soundclk
    SLICE_X80Y10         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/pmem_addr_q_reg[1]/C
                         clock pessimism             -0.174   669.470    
                         clock uncertainty           -0.482   668.988    
    SLICE_X80Y10         FDCE (Recov_fdce_C_CLR)     -0.405   668.583    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/pmem_addr_q_reg[1]
  -------------------------------------------------------------------
                         required time                        668.583    
                         arrival time                        -670.971    
  -------------------------------------------------------------------
                         slack                                 -2.388    

Slack (VIOLATED) :        -2.388ns  (required time - arrival time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/pmem_addr_q_reg[4]/CLR
                            (recovery check against rising-edge clock soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.478ns  (soundclk_dkong_clk_wiz_0_0 rise@668.083ns - coreclk_dkong_clk_wiz_0_0 rise@666.605ns)
  Data Path Delay:        2.633ns  (logic 0.580ns (22.027%)  route 2.053ns (77.973%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.560ns = ( 669.644 - 668.083 ) 
    Source Clock Delay      (SCD):    1.733ns = ( 668.338 - 666.605 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                    666.605   666.605 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   666.605 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806   668.411    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793   664.618 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889   666.507    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   666.608 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.730   668.338    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X79Y10         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y10         FDRE (Prop_fdre_C_Q)         0.456   668.794 r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=28, routed)          0.991   669.785    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/rst_n
    SLICE_X78Y12         LUT1 (Prop_lut1_I0_O)        0.124   669.909 f  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/htiming[0]_i_1/O
                         net (fo=575, routed)         1.062   670.971    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/SR[0]
    SLICE_X80Y10         FDCE                                         f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/pmem_addr_q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    668.083   668.083 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   668.083 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612   669.696    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   666.270 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   667.995    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   668.086 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         1.557   669.644    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/soundclk
    SLICE_X80Y10         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/pmem_addr_q_reg[4]/C
                         clock pessimism             -0.174   669.470    
                         clock uncertainty           -0.482   668.988    
    SLICE_X80Y10         FDCE (Recov_fdce_C_CLR)     -0.405   668.583    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/pmem_addr_q_reg[4]
  -------------------------------------------------------------------
                         required time                        668.583    
                         arrival time                        -670.971    
  -------------------------------------------------------------------
                         slack                                 -2.388    

Slack (VIOLATED) :        -2.388ns  (required time - arrival time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/pmem_addr_q_reg[6]/CLR
                            (recovery check against rising-edge clock soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.478ns  (soundclk_dkong_clk_wiz_0_0 rise@668.083ns - coreclk_dkong_clk_wiz_0_0 rise@666.605ns)
  Data Path Delay:        2.633ns  (logic 0.580ns (22.027%)  route 2.053ns (77.973%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.560ns = ( 669.644 - 668.083 ) 
    Source Clock Delay      (SCD):    1.733ns = ( 668.338 - 666.605 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                    666.605   666.605 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   666.605 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806   668.411    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793   664.618 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889   666.507    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   666.608 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.730   668.338    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X79Y10         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y10         FDRE (Prop_fdre_C_Q)         0.456   668.794 r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=28, routed)          0.991   669.785    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/rst_n
    SLICE_X78Y12         LUT1 (Prop_lut1_I0_O)        0.124   669.909 f  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/htiming[0]_i_1/O
                         net (fo=575, routed)         1.062   670.971    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/SR[0]
    SLICE_X80Y10         FDCE                                         f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/pmem_addr_q_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    668.083   668.083 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   668.083 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612   669.696    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   666.270 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   667.995    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   668.086 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         1.557   669.644    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/soundclk
    SLICE_X80Y10         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/pmem_addr_q_reg[6]/C
                         clock pessimism             -0.174   669.470    
                         clock uncertainty           -0.482   668.988    
    SLICE_X80Y10         FDCE (Recov_fdce_C_CLR)     -0.405   668.583    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/pmem_addr_q_reg[6]
  -------------------------------------------------------------------
                         required time                        668.583    
                         arrival time                        -670.971    
  -------------------------------------------------------------------
                         slack                                 -2.388    

Slack (VIOLATED) :        -2.388ns  (required time - arrival time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/pmem_addr_q_reg[9]/CLR
                            (recovery check against rising-edge clock soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.478ns  (soundclk_dkong_clk_wiz_0_0 rise@668.083ns - coreclk_dkong_clk_wiz_0_0 rise@666.605ns)
  Data Path Delay:        2.633ns  (logic 0.580ns (22.027%)  route 2.053ns (77.973%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.560ns = ( 669.644 - 668.083 ) 
    Source Clock Delay      (SCD):    1.733ns = ( 668.338 - 666.605 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                    666.605   666.605 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   666.605 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806   668.411    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793   664.618 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889   666.507    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   666.608 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.730   668.338    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X79Y10         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y10         FDRE (Prop_fdre_C_Q)         0.456   668.794 r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=28, routed)          0.991   669.785    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/rst_n
    SLICE_X78Y12         LUT1 (Prop_lut1_I0_O)        0.124   669.909 f  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/htiming[0]_i_1/O
                         net (fo=575, routed)         1.062   670.971    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/SR[0]
    SLICE_X80Y10         FDCE                                         f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/pmem_addr_q_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    668.083   668.083 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   668.083 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612   669.696    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   666.270 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   667.995    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   668.086 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         1.557   669.644    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/soundclk
    SLICE_X80Y10         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/pmem_addr_q_reg[9]/C
                         clock pessimism             -0.174   669.470    
                         clock uncertainty           -0.482   668.988    
    SLICE_X80Y10         FDCE (Recov_fdce_C_CLR)     -0.405   668.583    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/pmem_addr_q_reg[9]
  -------------------------------------------------------------------
                         required time                        668.583    
                         arrival time                        -670.971    
  -------------------------------------------------------------------
                         slack                                 -2.388    

Slack (VIOLATED) :        -2.384ns  (required time - arrival time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/mnemonic_q_reg[1]/CLR
                            (recovery check against rising-edge clock soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.478ns  (soundclk_dkong_clk_wiz_0_0 rise@668.083ns - coreclk_dkong_clk_wiz_0_0 rise@666.605ns)
  Data Path Delay:        2.629ns  (logic 0.580ns (22.064%)  route 2.049ns (77.936%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.560ns = ( 669.644 - 668.083 ) 
    Source Clock Delay      (SCD):    1.733ns = ( 668.338 - 666.605 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                    666.605   666.605 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   666.605 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806   668.411    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793   664.618 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889   666.507    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   666.608 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.730   668.338    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X79Y10         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y10         FDRE (Prop_fdre_C_Q)         0.456   668.794 r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=28, routed)          0.991   669.785    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/rst_n
    SLICE_X78Y12         LUT1 (Prop_lut1_I0_O)        0.124   669.909 f  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/htiming[0]_i_1/O
                         net (fo=575, routed)         1.058   670.967    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/SR[0]
    SLICE_X81Y10         FDCE                                         f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/mnemonic_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    668.083   668.083 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   668.083 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612   669.696    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   666.270 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   667.995    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   668.086 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         1.557   669.644    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/soundclk
    SLICE_X81Y10         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/mnemonic_q_reg[1]/C
                         clock pessimism             -0.174   669.470    
                         clock uncertainty           -0.482   668.988    
    SLICE_X81Y10         FDCE (Recov_fdce_C_CLR)     -0.405   668.583    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/mnemonic_q_reg[1]
  -------------------------------------------------------------------
                         required time                        668.583    
                         arrival time                        -670.967    
  -------------------------------------------------------------------
                         slack                                 -2.384    

Slack (VIOLATED) :        -2.375ns  (required time - arrival time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/mnemonic_q_reg[3]/PRE
                            (recovery check against rising-edge clock soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.478ns  (soundclk_dkong_clk_wiz_0_0 rise@668.083ns - coreclk_dkong_clk_wiz_0_0 rise@666.605ns)
  Data Path Delay:        2.664ns  (logic 0.580ns (21.771%)  route 2.084ns (78.229%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.560ns = ( 669.644 - 668.083 ) 
    Source Clock Delay      (SCD):    1.733ns = ( 668.338 - 666.605 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                    666.605   666.605 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   666.605 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806   668.411    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793   664.618 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889   666.507    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   666.608 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.730   668.338    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X79Y10         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y10         FDRE (Prop_fdre_C_Q)         0.456   668.794 r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=28, routed)          0.991   669.785    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/rst_n
    SLICE_X78Y12         LUT1 (Prop_lut1_I0_O)        0.124   669.909 f  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/htiming[0]_i_1/O
                         net (fo=575, routed)         1.093   671.002    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/SR[0]
    SLICE_X86Y11         FDPE                                         f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/mnemonic_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    668.083   668.083 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   668.083 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612   669.696    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   666.270 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   667.995    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   668.086 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         1.557   669.644    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/soundclk
    SLICE_X86Y11         FDPE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/mnemonic_q_reg[3]/C
                         clock pessimism             -0.174   669.470    
                         clock uncertainty           -0.482   668.988    
    SLICE_X86Y11         FDPE (Recov_fdpe_C_PRE)     -0.361   668.627    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/mnemonic_q_reg[3]
  -------------------------------------------------------------------
                         required time                        668.627    
                         arrival time                        -671.002    
  -------------------------------------------------------------------
                         slack                                 -2.375    

Slack (VIOLATED) :        -2.371ns  (required time - arrival time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/accumulator_q_reg[0]/CLR
                            (recovery check against rising-edge clock soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            1.478ns  (soundclk_dkong_clk_wiz_0_0 rise@668.083ns - coreclk_dkong_clk_wiz_0_0 rise@666.605ns)
  Data Path Delay:        2.612ns  (logic 0.580ns (22.203%)  route 2.032ns (77.797%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.556ns = ( 669.640 - 668.083 ) 
    Source Clock Delay      (SCD):    1.733ns = ( 668.338 - 666.605 ) 
    Clock Pessimism Removal (CPR):    -0.174ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                    666.605   666.605 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   666.605 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.806   668.411    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793   664.618 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889   666.507    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   666.608 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=547, routed)         1.730   668.338    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X79Y10         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y10         FDRE (Prop_fdre_C_Q)         0.456   668.794 r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=28, routed)          0.991   669.785    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/rst_n
    SLICE_X78Y12         LUT1 (Prop_lut1_I0_O)        0.124   669.909 f  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/htiming[0]_i_1/O
                         net (fo=575, routed)         1.041   670.950    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/SR[0]
    SLICE_X79Y13         FDCE                                         f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/accumulator_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                    668.083   668.083 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   668.083 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.612   669.696    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.425   666.270 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   667.995    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   668.086 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         1.553   669.640    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/soundclk
    SLICE_X79Y13         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/accumulator_q_reg[0]/C
                         clock pessimism             -0.174   669.466    
                         clock uncertainty           -0.482   668.984    
    SLICE_X79Y13         FDCE (Recov_fdce_C_CLR)     -0.405   668.579    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/accumulator_q_reg[0]
  -------------------------------------------------------------------
                         required time                        668.579    
                         arrival time                        -670.950    
  -------------------------------------------------------------------
                         slack                                 -2.371    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/cond_branch_b/take_branch_q_reg/CLR
                            (removal check against rising-edge clock soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.186ns (21.006%)  route 0.699ns (78.994%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.584     0.586    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X79Y10         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y10         FDRE (Prop_fdre_C_Q)         0.141     0.727 r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=28, routed)          0.377     1.104    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/rst_n
    SLICE_X78Y12         LUT1 (Prop_lut1_I0_O)        0.045     1.149 f  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/htiming[0]_i_1/O
                         net (fo=575, routed)         0.323     1.471    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/cond_branch_b/SR[0]
    SLICE_X70Y11         FDCE                                         f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/cond_branch_b/take_branch_q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         0.850     0.852    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/cond_branch_b/soundclk
    SLICE_X70Y11         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/cond_branch_b/take_branch_q_reg/C
                         clock pessimism              0.050     0.902    
                         clock uncertainty            0.482     1.384    
    SLICE_X70Y11         FDCE (Remov_fdce_C_CLR)     -0.092     1.292    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/cond_branch_b/take_branch_q_reg
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           1.471    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/mnemonic_q_reg[4]/CLR
                            (removal check against rising-edge clock soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.922ns  (logic 0.186ns (20.166%)  route 0.736ns (79.834%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.584     0.586    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X79Y10         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y10         FDRE (Prop_fdre_C_Q)         0.141     0.727 r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=28, routed)          0.377     1.104    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/rst_n
    SLICE_X78Y12         LUT1 (Prop_lut1_I0_O)        0.045     1.149 f  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/htiming[0]_i_1/O
                         net (fo=575, routed)         0.359     1.508    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/SR[0]
    SLICE_X82Y9          FDCE                                         f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/mnemonic_q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         0.855     0.857    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/soundclk
    SLICE_X82Y9          FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/mnemonic_q_reg[4]/C
                         clock pessimism              0.050     0.907    
                         clock uncertainty            0.482     1.389    
    SLICE_X82Y9          FDCE (Remov_fdce_C_CLR)     -0.067     1.322    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/mnemonic_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.322    
                         arrival time                           1.508    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/counter_q_reg[4]/CLR
                            (removal check against rising-edge clock soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.896ns  (logic 0.186ns (20.760%)  route 0.710ns (79.240%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.584     0.586    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X79Y10         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y10         FDRE (Prop_fdre_C_Q)         0.141     0.727 r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=28, routed)          0.377     1.104    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/rst_n
    SLICE_X78Y12         LUT1 (Prop_lut1_I0_O)        0.045     1.149 f  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/htiming[0]_i_1/O
                         net (fo=575, routed)         0.333     1.482    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/SR[0]
    SLICE_X76Y13         FDCE                                         f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/counter_q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         0.850     0.852    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/soundclk
    SLICE_X76Y13         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/counter_q_reg[4]/C
                         clock pessimism              0.050     0.902    
                         clock uncertainty            0.482     1.384    
    SLICE_X76Y13         FDCE (Remov_fdce_C_CLR)     -0.092     1.292    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/counter_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           1.482    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/counter_q_reg[6]/CLR
                            (removal check against rising-edge clock soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.896ns  (logic 0.186ns (20.760%)  route 0.710ns (79.240%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.584     0.586    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X79Y10         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y10         FDRE (Prop_fdre_C_Q)         0.141     0.727 r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=28, routed)          0.377     1.104    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/rst_n
    SLICE_X78Y12         LUT1 (Prop_lut1_I0_O)        0.045     1.149 f  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/htiming[0]_i_1/O
                         net (fo=575, routed)         0.333     1.482    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/SR[0]
    SLICE_X76Y13         FDCE                                         f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/counter_q_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         0.850     0.852    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/soundclk
    SLICE_X76Y13         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/counter_q_reg[6]/C
                         clock pessimism              0.050     0.902    
                         clock uncertainty            0.482     1.384    
    SLICE_X76Y13         FDCE (Remov_fdce_C_CLR)     -0.092     1.292    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_timer.timer_b/counter_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           1.482    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/mnemonic_q_reg[2]/CLR
                            (removal check against rising-edge clock soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.930ns  (logic 0.186ns (20.007%)  route 0.744ns (79.993%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.584     0.586    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X79Y10         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y10         FDRE (Prop_fdre_C_Q)         0.141     0.727 r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=28, routed)          0.377     1.104    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/rst_n
    SLICE_X78Y12         LUT1 (Prop_lut1_I0_O)        0.045     1.149 f  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/htiming[0]_i_1/O
                         net (fo=575, routed)         0.367     1.515    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/SR[0]
    SLICE_X82Y10         FDCE                                         f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/mnemonic_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         0.854     0.856    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/soundclk
    SLICE_X82Y10         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/mnemonic_q_reg[2]/C
                         clock pessimism              0.050     0.906    
                         clock uncertainty            0.482     1.388    
    SLICE_X82Y10         FDCE (Remov_fdce_C_CLR)     -0.067     1.321    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/decoder_b/mnemonic_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.321    
                         arrival time                           1.515    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/program_counter_q_reg[2]/CLR
                            (removal check against rising-edge clock soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.186ns (20.549%)  route 0.719ns (79.451%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.584     0.586    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X79Y10         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y10         FDRE (Prop_fdre_C_Q)         0.141     0.727 r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=28, routed)          0.377     1.104    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/rst_n
    SLICE_X78Y12         LUT1 (Prop_lut1_I0_O)        0.045     1.149 f  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/htiming[0]_i_1/O
                         net (fo=575, routed)         0.342     1.491    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/SR[0]
    SLICE_X77Y14         FDCE                                         f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/program_counter_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         0.850     0.852    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/soundclk
    SLICE_X77Y14         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/program_counter_q_reg[2]/C
                         clock pessimism              0.050     0.902    
                         clock uncertainty            0.482     1.384    
    SLICE_X77Y14         FDCE (Remov_fdce_C_CLR)     -0.092     1.292    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/program_counter_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           1.491    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/program_counter_q_reg[7]/CLR
                            (removal check against rising-edge clock soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.186ns (20.549%)  route 0.719ns (79.451%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.584     0.586    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X79Y10         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y10         FDRE (Prop_fdre_C_Q)         0.141     0.727 r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=28, routed)          0.377     1.104    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/rst_n
    SLICE_X78Y12         LUT1 (Prop_lut1_I0_O)        0.045     1.149 f  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/htiming[0]_i_1/O
                         net (fo=575, routed)         0.342     1.491    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/SR[0]
    SLICE_X77Y14         FDCE                                         f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/program_counter_q_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         0.850     0.852    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/soundclk
    SLICE_X77Y14         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/program_counter_q_reg[7]/C
                         clock pessimism              0.050     0.902    
                         clock uncertainty            0.482     1.384    
    SLICE_X77Y14         FDCE (Remov_fdce_C_CLR)     -0.092     1.292    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/pmem_ctrl_b/program_counter_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           1.491    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/accu_shadow_q_reg[1]/CLR
                            (removal check against rising-edge clock soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.910ns  (logic 0.186ns (20.435%)  route 0.724ns (79.565%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.584     0.586    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X79Y10         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y10         FDRE (Prop_fdre_C_Q)         0.141     0.727 r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=28, routed)          0.377     1.104    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/rst_n
    SLICE_X78Y12         LUT1 (Prop_lut1_I0_O)        0.045     1.149 f  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/htiming[0]_i_1/O
                         net (fo=575, routed)         0.347     1.496    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/SR[0]
    SLICE_X75Y12         FDCE                                         f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/accu_shadow_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         0.849     0.851    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/soundclk
    SLICE_X75Y12         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/accu_shadow_q_reg[1]/C
                         clock pessimism              0.050     0.901    
                         clock uncertainty            0.482     1.383    
    SLICE_X75Y12         FDCE (Remov_fdce_C_CLR)     -0.092     1.291    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/accu_shadow_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.291    
                         arrival time                           1.496    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/accu_shadow_q_reg[5]/CLR
                            (removal check against rising-edge clock soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.910ns  (logic 0.186ns (20.435%)  route 0.724ns (79.565%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.584     0.586    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X79Y10         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y10         FDRE (Prop_fdre_C_Q)         0.141     0.727 r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=28, routed)          0.377     1.104    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/rst_n
    SLICE_X78Y12         LUT1 (Prop_lut1_I0_O)        0.045     1.149 f  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/htiming[0]_i_1/O
                         net (fo=575, routed)         0.347     1.496    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/SR[0]
    SLICE_X75Y12         FDCE                                         f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/accu_shadow_q_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         0.849     0.851    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/soundclk
    SLICE_X75Y12         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/accu_shadow_q_reg[5]/C
                         clock pessimism              0.050     0.901    
                         clock uncertainty            0.482     1.383    
    SLICE_X75Y12         FDCE (Remov_fdce_C_CLR)     -0.092     1.291    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/alu_b/accu_shadow_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.291    
                         arrival time                           1.496    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by coreclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@8.129ns period=16.259ns})
  Destination:            dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_db_bus.db_bus_b/bus_q_reg[0]/CLR
                            (removal check against rising-edge clock soundclk_dkong_clk_wiz_0_0  {rise@0.000ns fall@83.510ns period=167.021ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (soundclk_dkong_clk_wiz_0_0 rise@0.000ns - coreclk_dkong_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.912ns  (logic 0.186ns (20.388%)  route 0.726ns (79.612%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    -0.050ns
  Clock Uncertainty:      0.482ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.720ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock coreclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.597     0.597    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.150    -0.553 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    -0.024    dkong_i/clk_wiz_0/inst/coreclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  dkong_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=547, routed)         0.584     0.586    dkong_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X79Y10         FDRE                                         r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y10         FDRE (Prop_fdre_C_Q)         0.141     0.727 r  dkong_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=28, routed)          0.377     1.104    dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/rst_n
    SLICE_X78Y12         LUT1 (Prop_lut1_I0_O)        0.045     1.149 f  dkong_i/dkong_system_wrapper_0/inst/inst/mycpu/i_tv80_core/htiming[0]_i_1/O
                         net (fo=575, routed)         0.349     1.498    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_db_bus.db_bus_b/SR[0]
    SLICE_X79Y12         FDCE                                         f  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_db_bus.db_bus_b/bus_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock soundclk_dkong_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  dkong_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.864     0.864    dkong_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.467    -0.603 r  dkong_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    -0.027    dkong_i/clk_wiz_0/inst/soundclk_dkong_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  dkong_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=182, routed)         0.851     0.853    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_db_bus.db_bus_b/soundclk
    SLICE_X79Y12         FDCE                                         r  dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_db_bus.db_bus_b/bus_q_reg[0]/C
                         clock pessimism              0.050     0.903    
                         clock uncertainty            0.482     1.385    
    SLICE_X79Y12         FDCE (Remov_fdce_C_CLR)     -0.092     1.293    dkong_i/dkong_system_wrapper_0/inst/inst/sou/cpu/use_db_bus.db_bus_b/bus_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.293    
                         arrival time                           1.498    
  -------------------------------------------------------------------
                         slack                                  0.205    





