{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1640516287797 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1640516287798 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 26 18:58:07 2021 " "Processing started: Sun Dec 26 18:58:07 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1640516287798 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516287798 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mediKitVerilog -c mediKitVerilog " "Command: quartus_map --read_settings_files=on --write_settings_files=off mediKitVerilog -c mediKitVerilog" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516287798 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1640516289111 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1640516289111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "medikitverilog.v 1 1 " "Found 1 design units, including 1 entities, in source file medikitverilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 mediKitVerilog " "Found entity 1: mediKitVerilog" {  } { { "mediKitVerilog.v" "" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640516302181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302181 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "numkeyandsegdriver.v(47) " "Verilog HDL information at numkeyandsegdriver.v(47): always construct contains both blocking and non-blocking assignments" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 47 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1640516302183 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "numkeyandsegdriver.v(238) " "Verilog HDL information at numkeyandsegdriver.v(238): always construct contains both blocking and non-blocking assignments" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1640516302183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "numkeyandsegdriver.v 1 1 " "Found 1 design units, including 1 entities, in source file numkeyandsegdriver.v" { { "Info" "ISGN_ENTITY_NAME" "1 numKeyAndSegDriver " "Found entity 1: numKeyAndSegDriver" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640516302184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640516302186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leddriver.v 1 1 " "Found 1 design units, including 1 entities, in source file leddriver.v" { { "Info" "ISGN_ENTITY_NAME" "1 LEDdriver " "Found entity 1: LEDdriver" {  } { { "leddriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/leddriver.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640516302187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcddecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file lcddecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCDdecoder " "Found entity 1: LCDdecoder" {  } { { "lcddecoder.v" "" { Text "D:/works/FPGA/mediKitVerilog/lcddecoder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640516302189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302189 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lcd1602driver.v(43) " "Verilog HDL information at lcd1602driver.v(43): always construct contains both blocking and non-blocking assignments" {  } { { "lcd1602driver.v" "" { Text "D:/works/FPGA/mediKitVerilog/lcd1602driver.v" 43 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1640516302190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd1602driver.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd1602driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD1602driver " "Found entity 1: LCD1602driver" {  } { { "lcd1602driver.v" "" { Text "D:/works/FPGA/mediKitVerilog/lcd1602driver.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640516302190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latticedriver.v 1 1 " "Found 1 design units, including 1 entities, in source file latticedriver.v" { { "Info" "ISGN_ENTITY_NAME" "1 latticeDriver " "Found entity 1: latticeDriver" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640516302193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyinput.v 1 1 " "Found 1 design units, including 1 entities, in source file keyinput.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyInput " "Found entity 1: keyInput" {  } { { "keyinput.v" "" { Text "D:/works/FPGA/mediKitVerilog/keyinput.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640516302195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freqdiv_500.v 1 1 " "Found 1 design units, including 1 entities, in source file freqdiv_500.v" { { "Info" "ISGN_ENTITY_NAME" "1 freqDiv_500 " "Found entity 1: freqDiv_500" {  } { { "freqdiv_500.v" "" { Text "D:/works/FPGA/mediKitVerilog/freqdiv_500.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640516302196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freqdiv_250.v 1 1 " "Found 1 design units, including 1 entities, in source file freqdiv_250.v" { { "Info" "ISGN_ENTITY_NAME" "1 freqDiv_250 " "Found entity 1: freqDiv_250" {  } { { "freqdiv_250.v" "" { Text "D:/works/FPGA/mediKitVerilog/freqdiv_250.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640516302198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freqdiv_20.v 1 1 " "Found 1 design units, including 1 entities, in source file freqdiv_20.v" { { "Info" "ISGN_ENTITY_NAME" "1 freqDiv_20 " "Found entity 1: freqDiv_20" {  } { { "freqdiv_20.v" "" { Text "D:/works/FPGA/mediKitVerilog/freqdiv_20.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640516302199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freqdiv_125.v 1 1 " "Found 1 design units, including 1 entities, in source file freqdiv_125.v" { { "Info" "ISGN_ENTITY_NAME" "1 freqDiv_125 " "Found entity 1: freqDiv_125" {  } { { "freqdiv_125.v" "" { Text "D:/works/FPGA/mediKitVerilog/freqdiv_125.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640516302201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freqdiv_1000.v 1 1 " "Found 1 design units, including 1 entities, in source file freqdiv_1000.v" { { "Info" "ISGN_ENTITY_NAME" "1 freqDiv_1000 " "Found entity 1: freqDiv_1000" {  } { { "freqdiv_1000.v" "" { Text "D:/works/FPGA/mediKitVerilog/freqdiv_1000.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640516302202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302202 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "buzzerdriver.v(24) " "Verilog HDL information at buzzerdriver.v(24): always construct contains both blocking and non-blocking assignments" {  } { { "buzzerdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/buzzerdriver.v" 24 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1640516302203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buzzerdriver.v 1 1 " "Found 1 design units, including 1 entities, in source file buzzerdriver.v" { { "Info" "ISGN_ENTITY_NAME" "1 buzzerDriver " "Found entity 1: buzzerDriver" {  } { { "buzzerdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/buzzerdriver.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640516302203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302203 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mediKitVerilog " "Elaborating entity \"mediKitVerilog\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1640516302300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyInput keyInput:b2v_inst " "Elaborating entity \"keyInput\" for hierarchy \"keyInput:b2v_inst\"" {  } { { "mediKitVerilog.v" "b2v_inst" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640516302303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main main:b2v_inst14 " "Elaborating entity \"main\" for hierarchy \"main:b2v_inst14\"" {  } { { "mediKitVerilog.v" "b2v_inst14" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640516302304 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 main.v(63) " "Verilog HDL assignment warning at main.v(63): truncated value with size 32 to match size of target (4)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640516302309 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_b0 main.v(68) " "Verilog HDL Always Construct warning at main.v(68): variable \"cnt_b0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 68 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516302310 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_b1 main.v(72) " "Verilog HDL Always Construct warning at main.v(72): variable \"cnt_b1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 72 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516302310 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_b1 main.v(75) " "Verilog HDL Always Construct warning at main.v(75): variable \"cnt_b1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 75 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516302310 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 main.v(75) " "Verilog HDL assignment warning at main.v(75): truncated value with size 32 to match size of target (2)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640516302310 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cnt_b1 main.v(67) " "Verilog HDL Always Construct warning at main.v(67): inferring latch(es) for variable \"cnt_b1\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 67 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640516302310 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_b0 main.v(80) " "Verilog HDL Always Construct warning at main.v(80): variable \"cnt_b0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 80 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516302310 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_b4 main.v(84) " "Verilog HDL Always Construct warning at main.v(84): variable \"cnt_b4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 84 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516302311 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_b4 main.v(87) " "Verilog HDL Always Construct warning at main.v(87): variable \"cnt_b4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 87 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516302311 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 main.v(87) " "Verilog HDL assignment warning at main.v(87): truncated value with size 32 to match size of target (2)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640516302311 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cnt_b4 main.v(79) " "Verilog HDL Always Construct warning at main.v(79): inferring latch(es) for variable \"cnt_b4\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 79 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640516302311 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_b0 main.v(92) " "Verilog HDL Always Construct warning at main.v(92): variable \"cnt_b0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 92 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516302311 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_b5 main.v(96) " "Verilog HDL Always Construct warning at main.v(96): variable \"cnt_b5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 96 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516302311 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_b5 main.v(99) " "Verilog HDL Always Construct warning at main.v(99): variable \"cnt_b5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 99 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516302311 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 main.v(99) " "Verilog HDL assignment warning at main.v(99): truncated value with size 32 to match size of target (2)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640516302312 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cnt_b5 main.v(91) " "Verilog HDL Always Construct warning at main.v(91): inferring latch(es) for variable \"cnt_b5\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 91 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640516302312 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_b0 main.v(104) " "Verilog HDL Always Construct warning at main.v(104): variable \"cnt_b0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 104 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516302312 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_b2 main.v(108) " "Verilog HDL Always Construct warning at main.v(108): variable \"cnt_b2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 108 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516302312 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_b2 main.v(111) " "Verilog HDL Always Construct warning at main.v(111): variable \"cnt_b2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 111 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516302312 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 main.v(111) " "Verilog HDL assignment warning at main.v(111): truncated value with size 32 to match size of target (1)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640516302312 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cnt_b2 main.v(103) " "Verilog HDL Always Construct warning at main.v(103): inferring latch(es) for variable \"cnt_b2\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 103 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640516302312 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_b0 main.v(116) " "Verilog HDL Always Construct warning at main.v(116): variable \"cnt_b0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 116 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516302312 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_b6 main.v(120) " "Verilog HDL Always Construct warning at main.v(120): variable \"cnt_b6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 120 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516302312 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_b6 main.v(123) " "Verilog HDL Always Construct warning at main.v(123): variable \"cnt_b6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 123 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516302313 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 main.v(123) " "Verilog HDL assignment warning at main.v(123): truncated value with size 32 to match size of target (1)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640516302313 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cnt_b6 main.v(115) " "Verilog HDL Always Construct warning at main.v(115): inferring latch(es) for variable \"cnt_b6\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 115 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640516302313 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_b4 main.v(141) " "Verilog HDL Always Construct warning at main.v(141): variable \"cnt_b4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 141 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516302314 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_b4 main.v(146) " "Verilog HDL Always Construct warning at main.v(146): variable \"cnt_b4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 146 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516302314 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_b5 main.v(151) " "Verilog HDL Always Construct warning at main.v(151): variable \"cnt_b5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 151 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516302314 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_b4 main.v(153) " "Verilog HDL Always Construct warning at main.v(153): variable \"cnt_b4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 153 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516302314 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_b5 main.v(158) " "Verilog HDL Always Construct warning at main.v(158): variable \"cnt_b5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 158 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516302314 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_b5 main.v(163) " "Verilog HDL Always Construct warning at main.v(163): variable \"cnt_b5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 163 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516302314 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_b6 main.v(165) " "Verilog HDL Always Construct warning at main.v(165): variable \"cnt_b6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 165 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516302315 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_b6 main.v(170) " "Verilog HDL Always Construct warning at main.v(170): variable \"cnt_b6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 170 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516302315 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs1 main.v(180) " "Verilog HDL Always Construct warning at main.v(180): variable \"rs1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 180 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516302315 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rb1 main.v(180) " "Verilog HDL Always Construct warning at main.v(180): variable \"rb1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 180 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516302315 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs2 main.v(180) " "Verilog HDL Always Construct warning at main.v(180): variable \"rs2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 180 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516302316 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rb2 main.v(180) " "Verilog HDL Always Construct warning at main.v(180): variable \"rb2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 180 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516302316 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "gs1 main.v(182) " "Verilog HDL Always Construct warning at main.v(182): variable \"gs1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 182 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516302316 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "gb1 main.v(182) " "Verilog HDL Always Construct warning at main.v(182): variable \"gb1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 182 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516302316 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "gs2 main.v(182) " "Verilog HDL Always Construct warning at main.v(182): variable \"gs2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 182 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516302316 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "gb2 main.v(182) " "Verilog HDL Always Construct warning at main.v(182): variable \"gb2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 182 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516302316 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ys1 main.v(184) " "Verilog HDL Always Construct warning at main.v(184): variable \"ys1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 184 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516302316 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "yb1 main.v(184) " "Verilog HDL Always Construct warning at main.v(184): variable \"yb1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 184 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516302317 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ys2 main.v(184) " "Verilog HDL Always Construct warning at main.v(184): variable \"ys2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 184 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516302317 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "yb2 main.v(184) " "Verilog HDL Always Construct warning at main.v(184): variable \"yb2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 184 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516302317 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "gs1 main.v(191) " "Verilog HDL Always Construct warning at main.v(191): variable \"gs1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 191 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516302317 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "gb1 main.v(191) " "Verilog HDL Always Construct warning at main.v(191): variable \"gb1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 191 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516302317 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "gs2 main.v(191) " "Verilog HDL Always Construct warning at main.v(191): variable \"gs2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 191 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516302317 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "gb2 main.v(191) " "Verilog HDL Always Construct warning at main.v(191): variable \"gb2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 191 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516302317 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_u1 main.v(194) " "Verilog HDL Always Construct warning at main.v(194): variable \"cnt_u1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 194 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516302318 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 main.v(194) " "Verilog HDL assignment warning at main.v(194): truncated value with size 32 to match size of target (4)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640516302318 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ys1 main.v(196) " "Verilog HDL Always Construct warning at main.v(196): variable \"ys1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 196 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516302318 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "yb1 main.v(196) " "Verilog HDL Always Construct warning at main.v(196): variable \"yb1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 196 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516302318 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ys2 main.v(196) " "Verilog HDL Always Construct warning at main.v(196): variable \"ys2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 196 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516302318 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "yb2 main.v(196) " "Verilog HDL Always Construct warning at main.v(196): variable \"yb2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 196 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516302318 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_u1 main.v(199) " "Verilog HDL Always Construct warning at main.v(199): variable \"cnt_u1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 199 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516302318 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 main.v(199) " "Verilog HDL assignment warning at main.v(199): truncated value with size 32 to match size of target (4)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640516302319 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_u1 main.v(204) " "Verilog HDL Always Construct warning at main.v(204): variable \"cnt_u1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 204 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516302319 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 main.v(204) " "Verilog HDL assignment warning at main.v(204): truncated value with size 32 to match size of target (4)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640516302319 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp1 main.v(213) " "Verilog HDL Always Construct warning at main.v(213): variable \"temp1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 213 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516302319 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs1 main.v(218) " "Verilog HDL Always Construct warning at main.v(218): variable \"rs1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 218 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516302319 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rb1 main.v(218) " "Verilog HDL Always Construct warning at main.v(218): variable \"rb1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 218 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516302320 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs2 main.v(218) " "Verilog HDL Always Construct warning at main.v(218): variable \"rs2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 218 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516302320 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rb2 main.v(218) " "Verilog HDL Always Construct warning at main.v(218): variable \"rb2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 218 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516302320 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_u2 main.v(221) " "Verilog HDL Always Construct warning at main.v(221): variable \"cnt_u2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 221 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516302320 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 main.v(221) " "Verilog HDL assignment warning at main.v(221): truncated value with size 32 to match size of target (4)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640516302320 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ys1 main.v(223) " "Verilog HDL Always Construct warning at main.v(223): variable \"ys1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 223 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516302320 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "yb1 main.v(223) " "Verilog HDL Always Construct warning at main.v(223): variable \"yb1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 223 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516302320 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ys2 main.v(223) " "Verilog HDL Always Construct warning at main.v(223): variable \"ys2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 223 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516302320 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "yb2 main.v(223) " "Verilog HDL Always Construct warning at main.v(223): variable \"yb2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 223 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516302321 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_u2 main.v(226) " "Verilog HDL Always Construct warning at main.v(226): variable \"cnt_u2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 226 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516302321 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 main.v(226) " "Verilog HDL assignment warning at main.v(226): truncated value with size 32 to match size of target (4)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640516302321 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_u2 main.v(231) " "Verilog HDL Always Construct warning at main.v(231): variable \"cnt_u2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 231 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516302321 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 main.v(231) " "Verilog HDL assignment warning at main.v(231): truncated value with size 32 to match size of target (4)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640516302321 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp1 main.v(240) " "Verilog HDL Always Construct warning at main.v(240): variable \"temp1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 240 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516302321 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs1 main.v(245) " "Verilog HDL Always Construct warning at main.v(245): variable \"rs1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 245 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516302322 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rb1 main.v(245) " "Verilog HDL Always Construct warning at main.v(245): variable \"rb1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 245 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516302322 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rs2 main.v(245) " "Verilog HDL Always Construct warning at main.v(245): variable \"rs2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 245 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516302322 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "rb2 main.v(245) " "Verilog HDL Always Construct warning at main.v(245): variable \"rb2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 245 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516302322 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_u3 main.v(248) " "Verilog HDL Always Construct warning at main.v(248): variable \"cnt_u3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 248 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516302322 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 main.v(248) " "Verilog HDL assignment warning at main.v(248): truncated value with size 32 to match size of target (4)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640516302322 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "gs1 main.v(250) " "Verilog HDL Always Construct warning at main.v(250): variable \"gs1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 250 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516302322 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "gb1 main.v(250) " "Verilog HDL Always Construct warning at main.v(250): variable \"gb1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 250 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516302323 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "gs2 main.v(250) " "Verilog HDL Always Construct warning at main.v(250): variable \"gs2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 250 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516302323 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "gb2 main.v(250) " "Verilog HDL Always Construct warning at main.v(250): variable \"gb2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 250 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516302323 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_u3 main.v(253) " "Verilog HDL Always Construct warning at main.v(253): variable \"cnt_u3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 253 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516302323 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 main.v(253) " "Verilog HDL assignment warning at main.v(253): truncated value with size 32 to match size of target (4)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640516302323 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_u3 main.v(258) " "Verilog HDL Always Construct warning at main.v(258): variable \"cnt_u3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 258 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516302323 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 main.v(258) " "Verilog HDL assignment warning at main.v(258): truncated value with size 32 to match size of target (4)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640516302323 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "temp1 main.v(267) " "Verilog HDL Always Construct warning at main.v(267): variable \"temp1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 267 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516302324 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cur_state main.v(127) " "Verilog HDL Always Construct warning at main.v(127): inferring latch(es) for variable \"cur_state\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640516302325 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cnt_u1 main.v(127) " "Verilog HDL Always Construct warning at main.v(127): inferring latch(es) for variable \"cnt_u1\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640516302325 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cnt_u2 main.v(127) " "Verilog HDL Always Construct warning at main.v(127): inferring latch(es) for variable \"cnt_u2\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640516302325 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cnt_u3 main.v(127) " "Verilog HDL Always Construct warning at main.v(127): inferring latch(es) for variable \"cnt_u3\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640516302325 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp1 main.v(276) " "Verilog HDL Always Construct warning at main.v(276): inferring latch(es) for variable \"temp1\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 276 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640516302325 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "nums main.v(309) " "Verilog HDL Always Construct warning at main.v(309): variable \"nums\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 309 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516302326 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "numb main.v(310) " "Verilog HDL Always Construct warning at main.v(310): variable \"numb\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 310 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516302326 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "nums main.v(314) " "Verilog HDL Always Construct warning at main.v(314): variable \"nums\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 314 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516302326 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "numb main.v(315) " "Verilog HDL Always Construct warning at main.v(315): variable \"numb\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 315 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516302326 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "nums main.v(319) " "Verilog HDL Always Construct warning at main.v(319): variable \"nums\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 319 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516302326 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "numb main.v(320) " "Verilog HDL Always Construct warning at main.v(320): variable \"numb\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 320 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516302326 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "nums main.v(324) " "Verilog HDL Always Construct warning at main.v(324): variable \"nums\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 324 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516302327 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "numb main.v(325) " "Verilog HDL Always Construct warning at main.v(325): variable \"numb\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 325 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516302327 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "nums main.v(329) " "Verilog HDL Always Construct warning at main.v(329): variable \"nums\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 329 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516302327 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "numb main.v(330) " "Verilog HDL Always Construct warning at main.v(330): variable \"numb\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 330 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516302327 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "nums main.v(334) " "Verilog HDL Always Construct warning at main.v(334): variable \"nums\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 334 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516302327 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "numb main.v(335) " "Verilog HDL Always Construct warning at main.v(335): variable \"numb\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 335 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516302327 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "main.v(306) " "Verilog HDL Case Statement information at main.v(306): all case item expressions in this case statement are onehot" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 306 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1640516302327 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rs1 main.v(304) " "Verilog HDL Always Construct warning at main.v(304): inferring latch(es) for variable \"rs1\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640516302328 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rb1 main.v(304) " "Verilog HDL Always Construct warning at main.v(304): inferring latch(es) for variable \"rb1\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640516302328 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rs2 main.v(304) " "Verilog HDL Always Construct warning at main.v(304): inferring latch(es) for variable \"rs2\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640516302328 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rb2 main.v(304) " "Verilog HDL Always Construct warning at main.v(304): inferring latch(es) for variable \"rb2\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640516302328 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "gs1 main.v(304) " "Verilog HDL Always Construct warning at main.v(304): inferring latch(es) for variable \"gs1\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640516302328 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "gb1 main.v(304) " "Verilog HDL Always Construct warning at main.v(304): inferring latch(es) for variable \"gb1\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640516302329 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "gs2 main.v(304) " "Verilog HDL Always Construct warning at main.v(304): inferring latch(es) for variable \"gs2\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640516302329 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "gb2 main.v(304) " "Verilog HDL Always Construct warning at main.v(304): inferring latch(es) for variable \"gb2\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640516302329 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ys1 main.v(304) " "Verilog HDL Always Construct warning at main.v(304): inferring latch(es) for variable \"ys1\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640516302329 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "yb1 main.v(304) " "Verilog HDL Always Construct warning at main.v(304): inferring latch(es) for variable \"yb1\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640516302329 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ys2 main.v(304) " "Verilog HDL Always Construct warning at main.v(304): inferring latch(es) for variable \"ys2\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640516302329 "|mediKitVerilog|main:b2v_inst14"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "yb2 main.v(304) " "Verilog HDL Always Construct warning at main.v(304): inferring latch(es) for variable \"yb2\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640516302329 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yb2\[0\] main.v(304) " "Inferred latch for \"yb2\[0\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302334 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yb2\[1\] main.v(304) " "Inferred latch for \"yb2\[1\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302334 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yb2\[2\] main.v(304) " "Inferred latch for \"yb2\[2\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302334 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yb2\[3\] main.v(304) " "Inferred latch for \"yb2\[3\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302335 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yb2\[4\] main.v(304) " "Inferred latch for \"yb2\[4\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302335 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yb2\[5\] main.v(304) " "Inferred latch for \"yb2\[5\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302335 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yb2\[6\] main.v(304) " "Inferred latch for \"yb2\[6\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302335 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ys2\[0\] main.v(304) " "Inferred latch for \"ys2\[0\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302335 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ys2\[1\] main.v(304) " "Inferred latch for \"ys2\[1\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302335 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ys2\[2\] main.v(304) " "Inferred latch for \"ys2\[2\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302335 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ys2\[3\] main.v(304) " "Inferred latch for \"ys2\[3\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302335 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ys2\[4\] main.v(304) " "Inferred latch for \"ys2\[4\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302335 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ys2\[5\] main.v(304) " "Inferred latch for \"ys2\[5\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302335 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ys2\[6\] main.v(304) " "Inferred latch for \"ys2\[6\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302335 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yb1\[0\] main.v(304) " "Inferred latch for \"yb1\[0\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302336 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yb1\[1\] main.v(304) " "Inferred latch for \"yb1\[1\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302336 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yb1\[2\] main.v(304) " "Inferred latch for \"yb1\[2\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302336 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yb1\[3\] main.v(304) " "Inferred latch for \"yb1\[3\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302336 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yb1\[4\] main.v(304) " "Inferred latch for \"yb1\[4\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302336 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yb1\[5\] main.v(304) " "Inferred latch for \"yb1\[5\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302336 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "yb1\[6\] main.v(304) " "Inferred latch for \"yb1\[6\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302336 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ys1\[0\] main.v(304) " "Inferred latch for \"ys1\[0\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302336 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ys1\[1\] main.v(304) " "Inferred latch for \"ys1\[1\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302336 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ys1\[2\] main.v(304) " "Inferred latch for \"ys1\[2\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302336 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ys1\[3\] main.v(304) " "Inferred latch for \"ys1\[3\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302336 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ys1\[4\] main.v(304) " "Inferred latch for \"ys1\[4\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302337 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ys1\[5\] main.v(304) " "Inferred latch for \"ys1\[5\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302337 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ys1\[6\] main.v(304) " "Inferred latch for \"ys1\[6\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302337 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gb2\[0\] main.v(304) " "Inferred latch for \"gb2\[0\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302337 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gb2\[1\] main.v(304) " "Inferred latch for \"gb2\[1\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302337 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gb2\[2\] main.v(304) " "Inferred latch for \"gb2\[2\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302337 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gb2\[3\] main.v(304) " "Inferred latch for \"gb2\[3\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302337 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gb2\[4\] main.v(304) " "Inferred latch for \"gb2\[4\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302337 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gb2\[5\] main.v(304) " "Inferred latch for \"gb2\[5\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302337 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gb2\[6\] main.v(304) " "Inferred latch for \"gb2\[6\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302337 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gs2\[0\] main.v(304) " "Inferred latch for \"gs2\[0\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302337 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gs2\[1\] main.v(304) " "Inferred latch for \"gs2\[1\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302338 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gs2\[2\] main.v(304) " "Inferred latch for \"gs2\[2\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302338 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gs2\[3\] main.v(304) " "Inferred latch for \"gs2\[3\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302338 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gs2\[4\] main.v(304) " "Inferred latch for \"gs2\[4\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302338 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gs2\[5\] main.v(304) " "Inferred latch for \"gs2\[5\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302338 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gs2\[6\] main.v(304) " "Inferred latch for \"gs2\[6\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302338 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gb1\[0\] main.v(304) " "Inferred latch for \"gb1\[0\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302338 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gb1\[1\] main.v(304) " "Inferred latch for \"gb1\[1\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302338 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gb1\[2\] main.v(304) " "Inferred latch for \"gb1\[2\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302338 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gb1\[3\] main.v(304) " "Inferred latch for \"gb1\[3\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302338 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gb1\[4\] main.v(304) " "Inferred latch for \"gb1\[4\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302338 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gb1\[5\] main.v(304) " "Inferred latch for \"gb1\[5\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302339 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gb1\[6\] main.v(304) " "Inferred latch for \"gb1\[6\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302339 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gs1\[0\] main.v(304) " "Inferred latch for \"gs1\[0\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302339 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gs1\[1\] main.v(304) " "Inferred latch for \"gs1\[1\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302339 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gs1\[2\] main.v(304) " "Inferred latch for \"gs1\[2\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302339 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gs1\[3\] main.v(304) " "Inferred latch for \"gs1\[3\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302339 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gs1\[4\] main.v(304) " "Inferred latch for \"gs1\[4\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302339 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gs1\[5\] main.v(304) " "Inferred latch for \"gs1\[5\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302339 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gs1\[6\] main.v(304) " "Inferred latch for \"gs1\[6\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302339 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2\[0\] main.v(304) " "Inferred latch for \"rb2\[0\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302339 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2\[1\] main.v(304) " "Inferred latch for \"rb2\[1\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302339 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2\[2\] main.v(304) " "Inferred latch for \"rb2\[2\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302339 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2\[3\] main.v(304) " "Inferred latch for \"rb2\[3\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302340 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2\[4\] main.v(304) " "Inferred latch for \"rb2\[4\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302340 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2\[5\] main.v(304) " "Inferred latch for \"rb2\[5\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302340 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb2\[6\] main.v(304) " "Inferred latch for \"rb2\[6\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302340 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2\[0\] main.v(304) " "Inferred latch for \"rs2\[0\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302340 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2\[1\] main.v(304) " "Inferred latch for \"rs2\[1\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302340 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2\[2\] main.v(304) " "Inferred latch for \"rs2\[2\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302340 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2\[3\] main.v(304) " "Inferred latch for \"rs2\[3\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302340 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2\[4\] main.v(304) " "Inferred latch for \"rs2\[4\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302340 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2\[5\] main.v(304) " "Inferred latch for \"rs2\[5\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302340 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2\[6\] main.v(304) " "Inferred latch for \"rs2\[6\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302340 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1\[0\] main.v(304) " "Inferred latch for \"rb1\[0\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302340 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1\[1\] main.v(304) " "Inferred latch for \"rb1\[1\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302341 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1\[2\] main.v(304) " "Inferred latch for \"rb1\[2\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302341 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1\[3\] main.v(304) " "Inferred latch for \"rb1\[3\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302341 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1\[4\] main.v(304) " "Inferred latch for \"rb1\[4\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302341 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1\[5\] main.v(304) " "Inferred latch for \"rb1\[5\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302341 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rb1\[6\] main.v(304) " "Inferred latch for \"rb1\[6\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302341 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1\[0\] main.v(304) " "Inferred latch for \"rs1\[0\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302341 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1\[1\] main.v(304) " "Inferred latch for \"rs1\[1\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302341 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1\[2\] main.v(304) " "Inferred latch for \"rs1\[2\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302341 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1\[3\] main.v(304) " "Inferred latch for \"rs1\[3\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302341 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1\[4\] main.v(304) " "Inferred latch for \"rs1\[4\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302342 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1\[5\] main.v(304) " "Inferred latch for \"rs1\[5\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302342 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1\[6\] main.v(304) " "Inferred latch for \"rs1\[6\]\" at main.v(304)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302342 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp1.0101 main.v(276) " "Inferred latch for \"temp1.0101\" at main.v(276)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302342 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp1.0000 main.v(276) " "Inferred latch for \"temp1.0000\" at main.v(276)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 276 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302342 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_u3\[0\] main.v(127) " "Inferred latch for \"cnt_u3\[0\]\" at main.v(127)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302342 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_u3\[1\] main.v(127) " "Inferred latch for \"cnt_u3\[1\]\" at main.v(127)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302342 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_u3\[2\] main.v(127) " "Inferred latch for \"cnt_u3\[2\]\" at main.v(127)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302342 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_u3\[3\] main.v(127) " "Inferred latch for \"cnt_u3\[3\]\" at main.v(127)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302343 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_u2\[0\] main.v(127) " "Inferred latch for \"cnt_u2\[0\]\" at main.v(127)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302343 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_u2\[1\] main.v(127) " "Inferred latch for \"cnt_u2\[1\]\" at main.v(127)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302343 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_u2\[2\] main.v(127) " "Inferred latch for \"cnt_u2\[2\]\" at main.v(127)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302343 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_u2\[3\] main.v(127) " "Inferred latch for \"cnt_u2\[3\]\" at main.v(127)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302343 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_u1\[0\] main.v(127) " "Inferred latch for \"cnt_u1\[0\]\" at main.v(127)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302344 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_u1\[1\] main.v(127) " "Inferred latch for \"cnt_u1\[1\]\" at main.v(127)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302344 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_u1\[2\] main.v(127) " "Inferred latch for \"cnt_u1\[2\]\" at main.v(127)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302344 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_u1\[3\] main.v(127) " "Inferred latch for \"cnt_u1\[3\]\" at main.v(127)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302344 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_state.1111 main.v(127) " "Inferred latch for \"cur_state.1111\" at main.v(127)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302344 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_state.1100 main.v(127) " "Inferred latch for \"cur_state.1100\" at main.v(127)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302345 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_state.1011 main.v(127) " "Inferred latch for \"cur_state.1011\" at main.v(127)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302345 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_state.1010 main.v(127) " "Inferred latch for \"cur_state.1010\" at main.v(127)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302345 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_state.1000 main.v(127) " "Inferred latch for \"cur_state.1000\" at main.v(127)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302345 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_state.0111 main.v(127) " "Inferred latch for \"cur_state.0111\" at main.v(127)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302346 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_state.0110 main.v(127) " "Inferred latch for \"cur_state.0110\" at main.v(127)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302346 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_state.0101 main.v(127) " "Inferred latch for \"cur_state.0101\" at main.v(127)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302346 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_state.0100 main.v(127) " "Inferred latch for \"cur_state.0100\" at main.v(127)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302346 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_state.0011 main.v(127) " "Inferred latch for \"cur_state.0011\" at main.v(127)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302347 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_state.0010 main.v(127) " "Inferred latch for \"cur_state.0010\" at main.v(127)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302347 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_state.0001 main.v(127) " "Inferred latch for \"cur_state.0001\" at main.v(127)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302347 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cur_state.0000 main.v(127) " "Inferred latch for \"cur_state.0000\" at main.v(127)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302347 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_b6\[0\] main.v(115) " "Inferred latch for \"cnt_b6\[0\]\" at main.v(115)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 115 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302347 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_b2\[0\] main.v(103) " "Inferred latch for \"cnt_b2\[0\]\" at main.v(103)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 103 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302348 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_b5\[0\] main.v(91) " "Inferred latch for \"cnt_b5\[0\]\" at main.v(91)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302348 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_b5\[1\] main.v(91) " "Inferred latch for \"cnt_b5\[1\]\" at main.v(91)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 91 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302348 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_b4\[0\] main.v(79) " "Inferred latch for \"cnt_b4\[0\]\" at main.v(79)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302348 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_b4\[1\] main.v(79) " "Inferred latch for \"cnt_b4\[1\]\" at main.v(79)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 79 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302348 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_b1\[0\] main.v(67) " "Inferred latch for \"cnt_b1\[0\]\" at main.v(67)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302348 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cnt_b1\[1\] main.v(67) " "Inferred latch for \"cnt_b1\[1\]\" at main.v(67)" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302348 "|mediKitVerilog|main:b2v_inst14"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freqDiv_1000 freqDiv_1000:b2v_inst23 " "Elaborating entity \"freqDiv_1000\" for hierarchy \"freqDiv_1000:b2v_inst23\"" {  } { { "mediKitVerilog.v" "b2v_inst23" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640516302376 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 freqdiv_1000.v(18) " "Verilog HDL assignment warning at freqdiv_1000.v(18): truncated value with size 32 to match size of target (9)" {  } { { "freqdiv_1000.v" "" { Text "D:/works/FPGA/mediKitVerilog/freqdiv_1000.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640516302377 "|mediKitVerilog|freqDiv_1000:inst23"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freqDiv_500 freqDiv_500:b2v_inst26 " "Elaborating entity \"freqDiv_500\" for hierarchy \"freqDiv_500:b2v_inst26\"" {  } { { "mediKitVerilog.v" "b2v_inst26" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640516302377 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 freqdiv_500.v(18) " "Verilog HDL assignment warning at freqdiv_500.v(18): truncated value with size 32 to match size of target (8)" {  } { { "freqdiv_500.v" "" { Text "D:/works/FPGA/mediKitVerilog/freqdiv_500.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640516302378 "|mediKitVerilog|freqDiv_500:inst26"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freqDiv_250 freqDiv_250:b2v_inst28 " "Elaborating entity \"freqDiv_250\" for hierarchy \"freqDiv_250:b2v_inst28\"" {  } { { "mediKitVerilog.v" "b2v_inst28" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640516302379 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 freqdiv_250.v(19) " "Verilog HDL assignment warning at freqdiv_250.v(19): truncated value with size 32 to match size of target (7)" {  } { { "freqdiv_250.v" "" { Text "D:/works/FPGA/mediKitVerilog/freqdiv_250.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640516302380 "|mediKitVerilog|freqDiv_250:inst28"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freqDiv_125 freqDiv_125:b2v_inst29 " "Elaborating entity \"freqDiv_125\" for hierarchy \"freqDiv_125:b2v_inst29\"" {  } { { "mediKitVerilog.v" "b2v_inst29" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640516302381 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 freqdiv_125.v(18) " "Verilog HDL assignment warning at freqdiv_125.v(18): truncated value with size 32 to match size of target (6)" {  } { { "freqdiv_125.v" "" { Text "D:/works/FPGA/mediKitVerilog/freqdiv_125.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640516302382 "|mediKitVerilog|freqDiv_125:inst29"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latticeDriver latticeDriver:b2v_inst30 " "Elaborating entity \"latticeDriver\" for hierarchy \"latticeDriver:b2v_inst30\"" {  } { { "mediKitVerilog.v" "b2v_inst30" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640516302383 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 latticedriver.v(29) " "Verilog HDL assignment warning at latticedriver.v(29): truncated value with size 32 to match size of target (3)" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640516302385 "|mediKitVerilog|latticeDriver:inst30"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 latticedriver.v(36) " "Verilog HDL assignment warning at latticedriver.v(36): truncated value with size 32 to match size of target (1)" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640516302385 "|mediKitVerilog|latticeDriver:inst30"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 latticedriver.v(43) " "Verilog HDL assignment warning at latticedriver.v(43): truncated value with size 32 to match size of target (1)" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640516302385 "|mediKitVerilog|latticeDriver:inst30"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 latticedriver.v(50) " "Verilog HDL assignment warning at latticedriver.v(50): truncated value with size 32 to match size of target (1)" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640516302385 "|mediKitVerilog|latticeDriver:inst30"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 latticedriver.v(57) " "Verilog HDL assignment warning at latticedriver.v(57): truncated value with size 32 to match size of target (1)" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640516302385 "|mediKitVerilog|latticeDriver:inst30"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sel2_2 latticedriver.v(169) " "Verilog HDL Always Construct warning at latticedriver.v(169): variable \"sel2_2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 169 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516302385 "|mediKitVerilog|latticeDriver:inst30"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sel2_2 latticedriver.v(274) " "Verilog HDL Always Construct warning at latticedriver.v(274): variable \"sel2_2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 274 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516302385 "|mediKitVerilog|latticeDriver:inst30"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sel2_2 latticedriver.v(379) " "Verilog HDL Always Construct warning at latticedriver.v(379): variable \"sel2_2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 379 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516302385 "|mediKitVerilog|latticeDriver:inst30"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sel2_8 latticedriver.v(484) " "Verilog HDL Always Construct warning at latticedriver.v(484): variable \"sel2_8\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 484 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516302385 "|mediKitVerilog|latticeDriver:inst30"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sel2_8 latticedriver.v(590) " "Verilog HDL Always Construct warning at latticedriver.v(590): variable \"sel2_8\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 590 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516302385 "|mediKitVerilog|latticeDriver:inst30"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "sel2_8 latticedriver.v(695) " "Verilog HDL Always Construct warning at latticedriver.v(695): variable \"sel2_8\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 695 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516302385 "|mediKitVerilog|latticeDriver:inst30"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "col_r latticedriver.v(61) " "Verilog HDL Always Construct warning at latticedriver.v(61): inferring latch(es) for variable \"col_r\", which holds its previous value in one or more paths through the always construct" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640516302385 "|mediKitVerilog|latticeDriver:inst30"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "col_g latticedriver.v(61) " "Verilog HDL Always Construct warning at latticedriver.v(61): inferring latch(es) for variable \"col_g\", which holds its previous value in one or more paths through the always construct" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640516302385 "|mediKitVerilog|latticeDriver:inst30"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "row latticedriver.v(61) " "Verilog HDL Always Construct warning at latticedriver.v(61): inferring latch(es) for variable \"row\", which holds its previous value in one or more paths through the always construct" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 61 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640516302385 "|mediKitVerilog|latticeDriver:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row\[0\] latticedriver.v(61) " "Inferred latch for \"row\[0\]\" at latticedriver.v(61)" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302385 "|mediKitVerilog|latticeDriver:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row\[1\] latticedriver.v(61) " "Inferred latch for \"row\[1\]\" at latticedriver.v(61)" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302385 "|mediKitVerilog|latticeDriver:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row\[2\] latticedriver.v(61) " "Inferred latch for \"row\[2\]\" at latticedriver.v(61)" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302385 "|mediKitVerilog|latticeDriver:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row\[3\] latticedriver.v(61) " "Inferred latch for \"row\[3\]\" at latticedriver.v(61)" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302385 "|mediKitVerilog|latticeDriver:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row\[4\] latticedriver.v(61) " "Inferred latch for \"row\[4\]\" at latticedriver.v(61)" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302385 "|mediKitVerilog|latticeDriver:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row\[5\] latticedriver.v(61) " "Inferred latch for \"row\[5\]\" at latticedriver.v(61)" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302385 "|mediKitVerilog|latticeDriver:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row\[6\] latticedriver.v(61) " "Inferred latch for \"row\[6\]\" at latticedriver.v(61)" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302385 "|mediKitVerilog|latticeDriver:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "row\[7\] latticedriver.v(61) " "Inferred latch for \"row\[7\]\" at latticedriver.v(61)" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302385 "|mediKitVerilog|latticeDriver:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_g\[0\] latticedriver.v(61) " "Inferred latch for \"col_g\[0\]\" at latticedriver.v(61)" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302386 "|mediKitVerilog|latticeDriver:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_g\[1\] latticedriver.v(61) " "Inferred latch for \"col_g\[1\]\" at latticedriver.v(61)" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302386 "|mediKitVerilog|latticeDriver:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_g\[2\] latticedriver.v(61) " "Inferred latch for \"col_g\[2\]\" at latticedriver.v(61)" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302386 "|mediKitVerilog|latticeDriver:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_g\[3\] latticedriver.v(61) " "Inferred latch for \"col_g\[3\]\" at latticedriver.v(61)" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302386 "|mediKitVerilog|latticeDriver:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_g\[4\] latticedriver.v(61) " "Inferred latch for \"col_g\[4\]\" at latticedriver.v(61)" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302386 "|mediKitVerilog|latticeDriver:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_g\[5\] latticedriver.v(61) " "Inferred latch for \"col_g\[5\]\" at latticedriver.v(61)" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302386 "|mediKitVerilog|latticeDriver:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_g\[6\] latticedriver.v(61) " "Inferred latch for \"col_g\[6\]\" at latticedriver.v(61)" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302386 "|mediKitVerilog|latticeDriver:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_g\[7\] latticedriver.v(61) " "Inferred latch for \"col_g\[7\]\" at latticedriver.v(61)" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302386 "|mediKitVerilog|latticeDriver:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_r\[0\] latticedriver.v(61) " "Inferred latch for \"col_r\[0\]\" at latticedriver.v(61)" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302386 "|mediKitVerilog|latticeDriver:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_r\[1\] latticedriver.v(61) " "Inferred latch for \"col_r\[1\]\" at latticedriver.v(61)" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302386 "|mediKitVerilog|latticeDriver:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_r\[2\] latticedriver.v(61) " "Inferred latch for \"col_r\[2\]\" at latticedriver.v(61)" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302386 "|mediKitVerilog|latticeDriver:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_r\[3\] latticedriver.v(61) " "Inferred latch for \"col_r\[3\]\" at latticedriver.v(61)" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302386 "|mediKitVerilog|latticeDriver:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_r\[4\] latticedriver.v(61) " "Inferred latch for \"col_r\[4\]\" at latticedriver.v(61)" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302386 "|mediKitVerilog|latticeDriver:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_r\[5\] latticedriver.v(61) " "Inferred latch for \"col_r\[5\]\" at latticedriver.v(61)" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302386 "|mediKitVerilog|latticeDriver:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_r\[6\] latticedriver.v(61) " "Inferred latch for \"col_r\[6\]\" at latticedriver.v(61)" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302386 "|mediKitVerilog|latticeDriver:inst30"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "col_r\[7\] latticedriver.v(61) " "Inferred latch for \"col_r\[7\]\" at latticedriver.v(61)" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302386 "|mediKitVerilog|latticeDriver:inst30"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buzzerDriver buzzerDriver:b2v_inst31 " "Elaborating entity \"buzzerDriver\" for hierarchy \"buzzerDriver:b2v_inst31\"" {  } { { "mediKitVerilog.v" "b2v_inst31" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640516302387 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 buzzerdriver.v(19) " "Verilog HDL assignment warning at buzzerdriver.v(19): truncated value with size 32 to match size of target (1)" {  } { { "buzzerdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/buzzerdriver.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640516302388 "|mediKitVerilog|buzzerDriver:inst31"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 buzzerdriver.v(35) " "Verilog HDL assignment warning at buzzerdriver.v(35): truncated value with size 32 to match size of target (1)" {  } { { "buzzerdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/buzzerdriver.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640516302388 "|mediKitVerilog|buzzerDriver:inst31"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count buzzerdriver.v(43) " "Verilog HDL Always Construct warning at buzzerdriver.v(43): variable \"count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "buzzerdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/buzzerdriver.v" 43 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516302388 "|mediKitVerilog|buzzerDriver:inst31"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clk_base buzzerdriver.v(45) " "Verilog HDL Always Construct warning at buzzerdriver.v(45): variable \"clk_base\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "buzzerdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/buzzerdriver.v" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516302388 "|mediKitVerilog|buzzerDriver:inst31"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "buz0 buzzerdriver.v(47) " "Verilog HDL Always Construct warning at buzzerdriver.v(47): variable \"buz0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "buzzerdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/buzzerdriver.v" 47 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516302388 "|mediKitVerilog|buzzerDriver:inst31"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LEDdriver LEDdriver:b2v_inst32 " "Elaborating entity \"LEDdriver\" for hierarchy \"LEDdriver:b2v_inst32\"" {  } { { "mediKitVerilog.v" "b2v_inst32" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640516302389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "numKeyAndSegDriver numKeyAndSegDriver:b2v_inst34 " "Elaborating entity \"numKeyAndSegDriver\" for hierarchy \"numKeyAndSegDriver:b2v_inst34\"" {  } { { "mediKitVerilog.v" "b2v_inst34" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640516302390 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 numkeyandsegdriver.v(68) " "Verilog HDL assignment warning at numkeyandsegdriver.v(68): truncated value with size 32 to match size of target (2)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640516302397 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "state_in numkeyandsegdriver.v(79) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(79): variable \"state_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 79 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516302397 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C numkeyandsegdriver.v(94) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(94): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 94 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516302398 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C numkeyandsegdriver.v(107) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(107): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 107 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516302398 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C numkeyandsegdriver.v(120) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(120): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 120 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516302398 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C numkeyandsegdriver.v(133) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(133): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 133 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516302398 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C numkeyandsegdriver.v(136) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(136): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 136 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516302398 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "C numkeyandsegdriver.v(75) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(75): inferring latch(es) for variable \"C\", which holds its previous value in one or more paths through the always construct" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640516302398 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "numkeyandsegdriver.v(146) " "Verilog HDL Case Statement information at numkeyandsegdriver.v(146): all case item expressions in this case statement are onehot" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 146 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1640516302398 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count numkeyandsegdriver.v(246) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(246): variable \"count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 246 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516302398 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "seg_temp1 numkeyandsegdriver.v(252) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(252): variable \"seg_temp1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 252 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516302398 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "seg_temp3 numkeyandsegdriver.v(254) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(254): variable \"seg_temp3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 254 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516302398 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "seg_temp5 numkeyandsegdriver.v(256) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(256): variable \"seg_temp5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 256 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516302398 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "seg_temp9 numkeyandsegdriver.v(258) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(258): variable \"seg_temp9\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 258 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516302398 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "seg_temp11 numkeyandsegdriver.v(260) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(260): variable \"seg_temp11\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 260 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516302398 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "seg_temp13 numkeyandsegdriver.v(262) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(262): variable \"seg_temp13\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 262 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516302399 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "seg_temp7 numkeyandsegdriver.v(285) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(285): variable \"seg_temp7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 285 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516302399 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "seg_temp2 numkeyandsegdriver.v(293) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(293): variable \"seg_temp2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 293 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516302399 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "seg_temp4 numkeyandsegdriver.v(295) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(295): variable \"seg_temp4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 295 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516302399 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "seg_temp6 numkeyandsegdriver.v(297) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(297): variable \"seg_temp6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 297 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516302399 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "seg_temp10 numkeyandsegdriver.v(299) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(299): variable \"seg_temp10\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 299 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516302399 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "seg_temp12 numkeyandsegdriver.v(301) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(301): variable \"seg_temp12\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 301 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516302399 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "seg_temp14 numkeyandsegdriver.v(303) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(303): variable \"seg_temp14\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 303 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516302399 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "seg_temp8 numkeyandsegdriver.v(332) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(332): variable \"seg_temp8\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 332 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516302399 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_u2 numkeyandsegdriver.v(337) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(337): variable \"cnt_u2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 337 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516302399 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "seg_tempnb numkeyandsegdriver.v(362) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(362): variable \"seg_tempnb\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 362 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516302399 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_u2 numkeyandsegdriver.v(367) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(367): variable \"cnt_u2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 367 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516302399 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "seg_tempna numkeyandsegdriver.v(392) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(392): variable \"seg_tempna\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 392 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516302399 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_u3 numkeyandsegdriver.v(397) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(397): variable \"cnt_u3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 397 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516302400 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "seg_tempnb numkeyandsegdriver.v(422) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(422): variable \"seg_tempnb\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 422 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516302400 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_u3 numkeyandsegdriver.v(427) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(427): variable \"cnt_u3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 427 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516302400 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "seg_tempna numkeyandsegdriver.v(452) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(452): variable \"seg_tempna\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 452 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516302400 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_u1 numkeyandsegdriver.v(457) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(457): variable \"cnt_u1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 457 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516302400 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "seg_tempnb numkeyandsegdriver.v(482) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(482): variable \"seg_tempnb\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 482 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516302400 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "cnt_u1 numkeyandsegdriver.v(487) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(487): variable \"cnt_u1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 487 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516302400 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "seg_tempna numkeyandsegdriver.v(512) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(512): variable \"seg_tempna\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 512 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516302400 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "count numkeyandsegdriver.v(238) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(238): inferring latch(es) for variable \"count\", which holds its previous value in one or more paths through the always construct" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640516302400 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seg numkeyandsegdriver.v(238) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(238): inferring latch(es) for variable \"seg\", which holds its previous value in one or more paths through the always construct" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640516302400 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seg_temp7 numkeyandsegdriver.v(238) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(238): inferring latch(es) for variable \"seg_temp7\", which holds its previous value in one or more paths through the always construct" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640516302400 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seg_temp8 numkeyandsegdriver.v(238) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(238): inferring latch(es) for variable \"seg_temp8\", which holds its previous value in one or more paths through the always construct" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640516302400 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seg_tempnb numkeyandsegdriver.v(238) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(238): inferring latch(es) for variable \"seg_tempnb\", which holds its previous value in one or more paths through the always construct" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640516302400 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seg_tempna numkeyandsegdriver.v(238) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(238): inferring latch(es) for variable \"seg_tempna\", which holds its previous value in one or more paths through the always construct" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640516302401 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pre numkeyandsegdriver.v(524) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(524): variable \"pre\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 524 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516302401 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C numkeyandsegdriver.v(524) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(524): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 524 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516302401 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C numkeyandsegdriver.v(528) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(528): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 528 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516302401 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C numkeyandsegdriver.v(540) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(540): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 540 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516302401 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "numkeyandsegdriver.v(540) " "Verilog HDL Case Statement information at numkeyandsegdriver.v(540): all case item expressions in this case statement are onehot" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 540 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1640516302401 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C numkeyandsegdriver.v(578) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(578): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 578 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516302401 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "numkeyandsegdriver.v(578) " "Verilog HDL Case Statement information at numkeyandsegdriver.v(578): all case item expressions in this case statement are onehot" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 578 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1640516302401 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C numkeyandsegdriver.v(616) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(616): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 616 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516302401 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "numkeyandsegdriver.v(616) " "Verilog HDL Case Statement information at numkeyandsegdriver.v(616): all case item expressions in this case statement are onehot" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 616 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1640516302401 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C numkeyandsegdriver.v(654) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(654): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 654 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516302401 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "numkeyandsegdriver.v(654) " "Verilog HDL Case Statement information at numkeyandsegdriver.v(654): all case item expressions in this case statement are onehot" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 654 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1640516302401 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C numkeyandsegdriver.v(692) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(692): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 692 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516302401 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "numkeyandsegdriver.v(692) " "Verilog HDL Case Statement information at numkeyandsegdriver.v(692): all case item expressions in this case statement are onehot" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 692 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1640516302401 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "C numkeyandsegdriver.v(730) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(730): variable \"C\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 730 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1640516302401 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "numkeyandsegdriver.v(730) " "Verilog HDL Case Statement information at numkeyandsegdriver.v(730): all case item expressions in this case statement are onehot" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 730 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1640516302402 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pre numkeyandsegdriver.v(522) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(522): inferring latch(es) for variable \"pre\", which holds its previous value in one or more paths through the always construct" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640516302402 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seg_temp1 numkeyandsegdriver.v(522) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(522): inferring latch(es) for variable \"seg_temp1\", which holds its previous value in one or more paths through the always construct" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640516302402 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seg_temp2 numkeyandsegdriver.v(522) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(522): inferring latch(es) for variable \"seg_temp2\", which holds its previous value in one or more paths through the always construct" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640516302402 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seg_temp3 numkeyandsegdriver.v(522) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(522): inferring latch(es) for variable \"seg_temp3\", which holds its previous value in one or more paths through the always construct" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640516302402 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seg_temp4 numkeyandsegdriver.v(522) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(522): inferring latch(es) for variable \"seg_temp4\", which holds its previous value in one or more paths through the always construct" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640516302402 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seg_temp5 numkeyandsegdriver.v(522) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(522): inferring latch(es) for variable \"seg_temp5\", which holds its previous value in one or more paths through the always construct" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640516302402 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seg_temp6 numkeyandsegdriver.v(522) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(522): inferring latch(es) for variable \"seg_temp6\", which holds its previous value in one or more paths through the always construct" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640516302402 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seg_temp9 numkeyandsegdriver.v(522) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(522): inferring latch(es) for variable \"seg_temp9\", which holds its previous value in one or more paths through the always construct" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640516302402 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seg_temp10 numkeyandsegdriver.v(522) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(522): inferring latch(es) for variable \"seg_temp10\", which holds its previous value in one or more paths through the always construct" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640516302402 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seg_temp11 numkeyandsegdriver.v(522) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(522): inferring latch(es) for variable \"seg_temp11\", which holds its previous value in one or more paths through the always construct" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640516302402 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seg_temp12 numkeyandsegdriver.v(522) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(522): inferring latch(es) for variable \"seg_temp12\", which holds its previous value in one or more paths through the always construct" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640516302402 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seg_temp13 numkeyandsegdriver.v(522) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(522): inferring latch(es) for variable \"seg_temp13\", which holds its previous value in one or more paths through the always construct" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640516302402 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seg_temp14 numkeyandsegdriver.v(522) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(522): inferring latch(es) for variable \"seg_temp14\", which holds its previous value in one or more paths through the always construct" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640516302403 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 numkeyandsegdriver.v(779) " "Verilog HDL assignment warning at numkeyandsegdriver.v(779): truncated value with size 32 to match size of target (6)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 779 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640516302403 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sel61 numkeyandsegdriver.v(772) " "Verilog HDL Always Construct warning at numkeyandsegdriver.v(772): inferring latch(es) for variable \"sel61\", which holds its previous value in one or more paths through the always construct" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 772 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1640516302403 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel61\[0\] numkeyandsegdriver.v(772) " "Inferred latch for \"sel61\[0\]\" at numkeyandsegdriver.v(772)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 772 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302403 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel61\[1\] numkeyandsegdriver.v(772) " "Inferred latch for \"sel61\[1\]\" at numkeyandsegdriver.v(772)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 772 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302403 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel61\[2\] numkeyandsegdriver.v(772) " "Inferred latch for \"sel61\[2\]\" at numkeyandsegdriver.v(772)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 772 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302403 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel61\[3\] numkeyandsegdriver.v(772) " "Inferred latch for \"sel61\[3\]\" at numkeyandsegdriver.v(772)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 772 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302403 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel61\[4\] numkeyandsegdriver.v(772) " "Inferred latch for \"sel61\[4\]\" at numkeyandsegdriver.v(772)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 772 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302403 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel61\[5\] numkeyandsegdriver.v(772) " "Inferred latch for \"sel61\[5\]\" at numkeyandsegdriver.v(772)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 772 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302403 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp14\[0\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp14\[0\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302403 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp14\[1\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp14\[1\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302403 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp14\[2\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp14\[2\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302403 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp14\[3\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp14\[3\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302403 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp14\[4\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp14\[4\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302403 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp14\[5\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp14\[5\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302403 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp14\[6\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp14\[6\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302403 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp13\[0\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp13\[0\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302404 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp13\[1\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp13\[1\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302404 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp13\[2\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp13\[2\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302404 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp13\[3\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp13\[3\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302404 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp13\[4\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp13\[4\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302404 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp13\[5\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp13\[5\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302404 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp13\[6\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp13\[6\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302404 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp12\[0\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp12\[0\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302404 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp12\[1\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp12\[1\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302404 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp12\[2\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp12\[2\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302404 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp12\[3\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp12\[3\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302404 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp12\[4\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp12\[4\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302404 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp12\[5\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp12\[5\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302404 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp12\[6\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp12\[6\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302404 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp11\[0\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp11\[0\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302405 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp11\[1\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp11\[1\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302405 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp11\[2\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp11\[2\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302405 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp11\[3\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp11\[3\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302405 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp11\[4\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp11\[4\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302405 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp11\[5\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp11\[5\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302405 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp11\[6\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp11\[6\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302405 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp10\[0\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp10\[0\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302405 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp10\[1\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp10\[1\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302405 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp10\[2\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp10\[2\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302405 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp10\[3\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp10\[3\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302405 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp10\[4\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp10\[4\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302405 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp10\[5\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp10\[5\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302405 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp10\[6\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp10\[6\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302405 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp9\[0\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp9\[0\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302405 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp9\[1\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp9\[1\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302405 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp9\[2\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp9\[2\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302406 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp9\[3\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp9\[3\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302406 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp9\[4\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp9\[4\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302406 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp9\[5\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp9\[5\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302406 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp9\[6\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp9\[6\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302406 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp6\[0\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp6\[0\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302406 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp6\[1\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp6\[1\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302406 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp6\[2\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp6\[2\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302406 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp6\[3\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp6\[3\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302406 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp6\[4\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp6\[4\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302406 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp6\[5\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp6\[5\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302406 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp6\[6\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp6\[6\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302406 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp5\[0\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp5\[0\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302406 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp5\[1\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp5\[1\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302406 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp5\[2\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp5\[2\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302406 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp5\[3\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp5\[3\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302406 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp5\[4\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp5\[4\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302406 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp5\[5\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp5\[5\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302407 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp5\[6\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp5\[6\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302407 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp4\[0\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp4\[0\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302407 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp4\[1\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp4\[1\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302407 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp4\[2\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp4\[2\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302407 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp4\[3\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp4\[3\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302407 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp4\[4\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp4\[4\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302407 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp4\[5\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp4\[5\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302407 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp4\[6\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp4\[6\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302407 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp3\[0\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp3\[0\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302407 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp3\[1\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp3\[1\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302407 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp3\[2\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp3\[2\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302407 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp3\[3\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp3\[3\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302407 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp3\[4\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp3\[4\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302407 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp3\[5\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp3\[5\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302407 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp3\[6\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp3\[6\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302407 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp2\[0\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp2\[0\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302408 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp2\[1\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp2\[1\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302408 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp2\[2\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp2\[2\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302408 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp2\[3\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp2\[3\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302408 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp2\[4\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp2\[4\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302408 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp2\[5\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp2\[5\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302408 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp2\[6\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp2\[6\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302408 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp1\[0\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp1\[0\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302408 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp1\[1\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp1\[1\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302408 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp1\[2\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp1\[2\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302408 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp1\[3\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp1\[3\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302408 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp1\[4\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp1\[4\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302409 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp1\[5\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp1\[5\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302409 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp1\[6\] numkeyandsegdriver.v(522) " "Inferred latch for \"seg_temp1\[6\]\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302409 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pre.10000 numkeyandsegdriver.v(522) " "Inferred latch for \"pre.10000\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302409 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pre.01111 numkeyandsegdriver.v(522) " "Inferred latch for \"pre.01111\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302409 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pre.01110 numkeyandsegdriver.v(522) " "Inferred latch for \"pre.01110\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302409 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pre.01101 numkeyandsegdriver.v(522) " "Inferred latch for \"pre.01101\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302409 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pre.01100 numkeyandsegdriver.v(522) " "Inferred latch for \"pre.01100\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302409 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pre.01011 numkeyandsegdriver.v(522) " "Inferred latch for \"pre.01011\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302409 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pre.01010 numkeyandsegdriver.v(522) " "Inferred latch for \"pre.01010\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302409 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pre.01001 numkeyandsegdriver.v(522) " "Inferred latch for \"pre.01001\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302409 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pre.01000 numkeyandsegdriver.v(522) " "Inferred latch for \"pre.01000\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302409 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pre.00111 numkeyandsegdriver.v(522) " "Inferred latch for \"pre.00111\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302409 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pre.00110 numkeyandsegdriver.v(522) " "Inferred latch for \"pre.00110\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302409 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pre.00101 numkeyandsegdriver.v(522) " "Inferred latch for \"pre.00101\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302410 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pre.00100 numkeyandsegdriver.v(522) " "Inferred latch for \"pre.00100\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302410 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pre.00011 numkeyandsegdriver.v(522) " "Inferred latch for \"pre.00011\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302410 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pre.00010 numkeyandsegdriver.v(522) " "Inferred latch for \"pre.00010\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302410 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pre.00001 numkeyandsegdriver.v(522) " "Inferred latch for \"pre.00001\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302410 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pre.00000 numkeyandsegdriver.v(522) " "Inferred latch for \"pre.00000\" at numkeyandsegdriver.v(522)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302410 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_tempna\[0\] numkeyandsegdriver.v(238) " "Inferred latch for \"seg_tempna\[0\]\" at numkeyandsegdriver.v(238)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302410 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_tempna\[1\] numkeyandsegdriver.v(238) " "Inferred latch for \"seg_tempna\[1\]\" at numkeyandsegdriver.v(238)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302410 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_tempna\[2\] numkeyandsegdriver.v(238) " "Inferred latch for \"seg_tempna\[2\]\" at numkeyandsegdriver.v(238)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302410 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_tempna\[3\] numkeyandsegdriver.v(238) " "Inferred latch for \"seg_tempna\[3\]\" at numkeyandsegdriver.v(238)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302410 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_tempna\[4\] numkeyandsegdriver.v(238) " "Inferred latch for \"seg_tempna\[4\]\" at numkeyandsegdriver.v(238)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302410 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_tempna\[5\] numkeyandsegdriver.v(238) " "Inferred latch for \"seg_tempna\[5\]\" at numkeyandsegdriver.v(238)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302410 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_tempna\[6\] numkeyandsegdriver.v(238) " "Inferred latch for \"seg_tempna\[6\]\" at numkeyandsegdriver.v(238)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302410 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_tempnb\[0\] numkeyandsegdriver.v(238) " "Inferred latch for \"seg_tempnb\[0\]\" at numkeyandsegdriver.v(238)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302410 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_tempnb\[1\] numkeyandsegdriver.v(238) " "Inferred latch for \"seg_tempnb\[1\]\" at numkeyandsegdriver.v(238)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302410 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_tempnb\[2\] numkeyandsegdriver.v(238) " "Inferred latch for \"seg_tempnb\[2\]\" at numkeyandsegdriver.v(238)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302410 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_tempnb\[3\] numkeyandsegdriver.v(238) " "Inferred latch for \"seg_tempnb\[3\]\" at numkeyandsegdriver.v(238)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302410 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_tempnb\[4\] numkeyandsegdriver.v(238) " "Inferred latch for \"seg_tempnb\[4\]\" at numkeyandsegdriver.v(238)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302410 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_tempnb\[5\] numkeyandsegdriver.v(238) " "Inferred latch for \"seg_tempnb\[5\]\" at numkeyandsegdriver.v(238)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302410 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_tempnb\[6\] numkeyandsegdriver.v(238) " "Inferred latch for \"seg_tempnb\[6\]\" at numkeyandsegdriver.v(238)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302410 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp8\[0\] numkeyandsegdriver.v(238) " "Inferred latch for \"seg_temp8\[0\]\" at numkeyandsegdriver.v(238)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302411 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp8\[1\] numkeyandsegdriver.v(238) " "Inferred latch for \"seg_temp8\[1\]\" at numkeyandsegdriver.v(238)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302411 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp8\[2\] numkeyandsegdriver.v(238) " "Inferred latch for \"seg_temp8\[2\]\" at numkeyandsegdriver.v(238)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302411 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp8\[3\] numkeyandsegdriver.v(238) " "Inferred latch for \"seg_temp8\[3\]\" at numkeyandsegdriver.v(238)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302411 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp8\[4\] numkeyandsegdriver.v(238) " "Inferred latch for \"seg_temp8\[4\]\" at numkeyandsegdriver.v(238)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302411 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp8\[5\] numkeyandsegdriver.v(238) " "Inferred latch for \"seg_temp8\[5\]\" at numkeyandsegdriver.v(238)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302411 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp8\[6\] numkeyandsegdriver.v(238) " "Inferred latch for \"seg_temp8\[6\]\" at numkeyandsegdriver.v(238)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302411 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp7\[0\] numkeyandsegdriver.v(238) " "Inferred latch for \"seg_temp7\[0\]\" at numkeyandsegdriver.v(238)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302411 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp7\[1\] numkeyandsegdriver.v(238) " "Inferred latch for \"seg_temp7\[1\]\" at numkeyandsegdriver.v(238)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302411 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp7\[2\] numkeyandsegdriver.v(238) " "Inferred latch for \"seg_temp7\[2\]\" at numkeyandsegdriver.v(238)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302411 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp7\[3\] numkeyandsegdriver.v(238) " "Inferred latch for \"seg_temp7\[3\]\" at numkeyandsegdriver.v(238)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302411 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp7\[4\] numkeyandsegdriver.v(238) " "Inferred latch for \"seg_temp7\[4\]\" at numkeyandsegdriver.v(238)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302411 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp7\[5\] numkeyandsegdriver.v(238) " "Inferred latch for \"seg_temp7\[5\]\" at numkeyandsegdriver.v(238)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302411 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_temp7\[6\] numkeyandsegdriver.v(238) " "Inferred latch for \"seg_temp7\[6\]\" at numkeyandsegdriver.v(238)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302411 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[0\] numkeyandsegdriver.v(238) " "Inferred latch for \"seg\[0\]\" at numkeyandsegdriver.v(238)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302411 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[1\] numkeyandsegdriver.v(238) " "Inferred latch for \"seg\[1\]\" at numkeyandsegdriver.v(238)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302411 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[2\] numkeyandsegdriver.v(238) " "Inferred latch for \"seg\[2\]\" at numkeyandsegdriver.v(238)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302411 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[3\] numkeyandsegdriver.v(238) " "Inferred latch for \"seg\[3\]\" at numkeyandsegdriver.v(238)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302411 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[4\] numkeyandsegdriver.v(238) " "Inferred latch for \"seg\[4\]\" at numkeyandsegdriver.v(238)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302411 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[5\] numkeyandsegdriver.v(238) " "Inferred latch for \"seg\[5\]\" at numkeyandsegdriver.v(238)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302411 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg\[6\] numkeyandsegdriver.v(238) " "Inferred latch for \"seg\[6\]\" at numkeyandsegdriver.v(238)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302411 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2.count.111 numkeyandsegdriver.v(246) " "Inferred latch for \"p2.count.111\" at numkeyandsegdriver.v(246)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302411 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2.count.110 numkeyandsegdriver.v(246) " "Inferred latch for \"p2.count.110\" at numkeyandsegdriver.v(246)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302411 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2.count.101 numkeyandsegdriver.v(246) " "Inferred latch for \"p2.count.101\" at numkeyandsegdriver.v(246)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302411 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2.count.100 numkeyandsegdriver.v(246) " "Inferred latch for \"p2.count.100\" at numkeyandsegdriver.v(246)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302411 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2.count.011 numkeyandsegdriver.v(246) " "Inferred latch for \"p2.count.011\" at numkeyandsegdriver.v(246)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302412 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2.count.010 numkeyandsegdriver.v(246) " "Inferred latch for \"p2.count.010\" at numkeyandsegdriver.v(246)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302412 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2.count.001 numkeyandsegdriver.v(246) " "Inferred latch for \"p2.count.001\" at numkeyandsegdriver.v(246)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302412 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2.count.000 numkeyandsegdriver.v(246) " "Inferred latch for \"p2.count.000\" at numkeyandsegdriver.v(246)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 246 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302412 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C.10000 numkeyandsegdriver.v(75) " "Inferred latch for \"C.10000\" at numkeyandsegdriver.v(75)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302412 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C.01111 numkeyandsegdriver.v(75) " "Inferred latch for \"C.01111\" at numkeyandsegdriver.v(75)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302412 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C.01110 numkeyandsegdriver.v(75) " "Inferred latch for \"C.01110\" at numkeyandsegdriver.v(75)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302412 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C.01101 numkeyandsegdriver.v(75) " "Inferred latch for \"C.01101\" at numkeyandsegdriver.v(75)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302412 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C.01100 numkeyandsegdriver.v(75) " "Inferred latch for \"C.01100\" at numkeyandsegdriver.v(75)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302412 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C.01011 numkeyandsegdriver.v(75) " "Inferred latch for \"C.01011\" at numkeyandsegdriver.v(75)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302412 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C.01010 numkeyandsegdriver.v(75) " "Inferred latch for \"C.01010\" at numkeyandsegdriver.v(75)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302412 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C.01001 numkeyandsegdriver.v(75) " "Inferred latch for \"C.01001\" at numkeyandsegdriver.v(75)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302412 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C.01000 numkeyandsegdriver.v(75) " "Inferred latch for \"C.01000\" at numkeyandsegdriver.v(75)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302412 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C.00111 numkeyandsegdriver.v(75) " "Inferred latch for \"C.00111\" at numkeyandsegdriver.v(75)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302412 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C.00110 numkeyandsegdriver.v(75) " "Inferred latch for \"C.00110\" at numkeyandsegdriver.v(75)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302412 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C.00101 numkeyandsegdriver.v(75) " "Inferred latch for \"C.00101\" at numkeyandsegdriver.v(75)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302412 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C.00100 numkeyandsegdriver.v(75) " "Inferred latch for \"C.00100\" at numkeyandsegdriver.v(75)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302412 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C.00011 numkeyandsegdriver.v(75) " "Inferred latch for \"C.00011\" at numkeyandsegdriver.v(75)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302412 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C.00010 numkeyandsegdriver.v(75) " "Inferred latch for \"C.00010\" at numkeyandsegdriver.v(75)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302412 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C.00001 numkeyandsegdriver.v(75) " "Inferred latch for \"C.00001\" at numkeyandsegdriver.v(75)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302412 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "C.00000 numkeyandsegdriver.v(75) " "Inferred latch for \"C.00000\" at numkeyandsegdriver.v(75)" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516302412 "|mediKitVerilog|numKeyAndSegDriver:inst34"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD1602driver LCD1602driver:b2v_inst35 " "Elaborating entity \"LCD1602driver\" for hierarchy \"LCD1602driver:b2v_inst35\"" {  } { { "mediKitVerilog.v" "b2v_inst35" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640516302413 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 lcd1602driver.v(52) " "Verilog HDL assignment warning at lcd1602driver.v(52): truncated value with size 32 to match size of target (6)" {  } { { "lcd1602driver.v" "" { Text "D:/works/FPGA/mediKitVerilog/lcd1602driver.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640516302415 "|mediKitVerilog|LCD1602driver:inst35"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCDdecoder LCDdecoder:b2v_inst36 " "Elaborating entity \"LCDdecoder\" for hierarchy \"LCDdecoder:b2v_inst36\"" {  } { { "mediKitVerilog.v" "b2v_inst36" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640516302415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freqDiv_20 freqDiv_20:b2v_inst4 " "Elaborating entity \"freqDiv_20\" for hierarchy \"freqDiv_20:b2v_inst4\"" {  } { { "mediKitVerilog.v" "b2v_inst4" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640516302417 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 freqdiv_20.v(19) " "Verilog HDL assignment warning at freqdiv_20.v(19): truncated value with size 32 to match size of target (4)" {  } { { "freqdiv_20.v" "" { Text "D:/works/FPGA/mediKitVerilog/freqdiv_20.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1640516302418 "|mediKitVerilog|freqDiv_20:inst4"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "11 " "Inferred 11 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "numKeyAndSegDriver:b2v_inst34\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"numKeyAndSegDriver:b2v_inst34\|Div3\"" {  } { { "numkeyandsegdriver.v" "Div3" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 487 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640516303491 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "numKeyAndSegDriver:b2v_inst34\|Mod6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"numKeyAndSegDriver:b2v_inst34\|Mod6\"" {  } { { "numkeyandsegdriver.v" "Mod6" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 487 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640516303491 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "numKeyAndSegDriver:b2v_inst34\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"numKeyAndSegDriver:b2v_inst34\|Div2\"" {  } { { "numkeyandsegdriver.v" "Div2" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 427 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640516303491 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "numKeyAndSegDriver:b2v_inst34\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"numKeyAndSegDriver:b2v_inst34\|Mod4\"" {  } { { "numkeyandsegdriver.v" "Mod4" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 427 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640516303491 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "numKeyAndSegDriver:b2v_inst34\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"numKeyAndSegDriver:b2v_inst34\|Div1\"" {  } { { "numkeyandsegdriver.v" "Div1" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 367 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640516303491 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "numKeyAndSegDriver:b2v_inst34\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"numKeyAndSegDriver:b2v_inst34\|Mod2\"" {  } { { "numkeyandsegdriver.v" "Mod2" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 367 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640516303491 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "numKeyAndSegDriver:b2v_inst34\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"numKeyAndSegDriver:b2v_inst34\|Mod5\"" {  } { { "numkeyandsegdriver.v" "Mod5" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 457 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640516303491 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "numKeyAndSegDriver:b2v_inst34\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"numKeyAndSegDriver:b2v_inst34\|Mod3\"" {  } { { "numkeyandsegdriver.v" "Mod3" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 397 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640516303491 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "numKeyAndSegDriver:b2v_inst34\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"numKeyAndSegDriver:b2v_inst34\|Mod1\"" {  } { { "numkeyandsegdriver.v" "Mod1" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 337 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640516303491 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "numKeyAndSegDriver:b2v_inst34\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"numKeyAndSegDriver:b2v_inst34\|Mod0\"" {  } { { "numkeyandsegdriver.v" "Mod0" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 308 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640516303491 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "numKeyAndSegDriver:b2v_inst34\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"numKeyAndSegDriver:b2v_inst34\|Div0\"" {  } { { "numkeyandsegdriver.v" "Div0" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 267 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1640516303491 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1640516303491 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "numKeyAndSegDriver:b2v_inst34\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"numKeyAndSegDriver:b2v_inst34\|lpm_divide:Div3\"" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 487 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640516303582 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "numKeyAndSegDriver:b2v_inst34\|lpm_divide:Div3 " "Instantiated megafunction \"numKeyAndSegDriver:b2v_inst34\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640516303582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640516303582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640516303582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640516303582 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 487 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1640516303582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_nvl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_nvl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_nvl " "Found entity 1: lpm_divide_nvl" {  } { { "db/lpm_divide_nvl.tdf" "" { Text "D:/works/FPGA/mediKitVerilog/db/lpm_divide_nvl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640516303654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516303654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_8kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_8kh " "Found entity 1: sign_div_unsign_8kh" {  } { { "db/sign_div_unsign_8kh.tdf" "" { Text "D:/works/FPGA/mediKitVerilog/db/sign_div_unsign_8kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640516303683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516303683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_bie.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_bie.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_bie " "Found entity 1: alt_u_div_bie" {  } { { "db/alt_u_div_bie.tdf" "" { Text "D:/works/FPGA/mediKitVerilog/db/alt_u_div_bie.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640516303711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516303711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_e7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_e7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_e7c " "Found entity 1: add_sub_e7c" {  } { { "db/add_sub_e7c.tdf" "" { Text "D:/works/FPGA/mediKitVerilog/db/add_sub_e7c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640516303794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516303794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_f7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_f7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_f7c " "Found entity 1: add_sub_f7c" {  } { { "db/add_sub_f7c.tdf" "" { Text "D:/works/FPGA/mediKitVerilog/db/add_sub_f7c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640516303862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516303862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_g7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_g7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_g7c " "Found entity 1: add_sub_g7c" {  } { { "db/add_sub_g7c.tdf" "" { Text "D:/works/FPGA/mediKitVerilog/db/add_sub_g7c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640516303923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516303923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_h7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_h7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_h7c " "Found entity 1: add_sub_h7c" {  } { { "db/add_sub_h7c.tdf" "" { Text "D:/works/FPGA/mediKitVerilog/db/add_sub_h7c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640516303984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516303984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_i7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_i7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_i7c " "Found entity 1: add_sub_i7c" {  } { { "db/add_sub_i7c.tdf" "" { Text "D:/works/FPGA/mediKitVerilog/db/add_sub_i7c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640516304046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516304046 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "numKeyAndSegDriver:b2v_inst34\|lpm_divide:Mod6 " "Elaborated megafunction instantiation \"numKeyAndSegDriver:b2v_inst34\|lpm_divide:Mod6\"" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 487 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640516304056 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "numKeyAndSegDriver:b2v_inst34\|lpm_divide:Mod6 " "Instantiated megafunction \"numKeyAndSegDriver:b2v_inst34\|lpm_divide:Mod6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640516304056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640516304056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640516304056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640516304056 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 487 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1640516304056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_qnl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_qnl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_qnl " "Found entity 1: lpm_divide_qnl" {  } { { "db/lpm_divide_qnl.tdf" "" { Text "D:/works/FPGA/mediKitVerilog/db/lpm_divide_qnl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640516304120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516304120 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "numKeyAndSegDriver:b2v_inst34\|lpm_divide:Mod5 " "Elaborated megafunction instantiation \"numKeyAndSegDriver:b2v_inst34\|lpm_divide:Mod5\"" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 457 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640516304178 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "numKeyAndSegDriver:b2v_inst34\|lpm_divide:Mod5 " "Instantiated megafunction \"numKeyAndSegDriver:b2v_inst34\|lpm_divide:Mod5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640516304178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640516304178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640516304178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640516304178 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 457 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1640516304178 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "numKeyAndSegDriver:b2v_inst34\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"numKeyAndSegDriver:b2v_inst34\|lpm_divide:Mod0\"" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 308 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640516304207 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "numKeyAndSegDriver:b2v_inst34\|lpm_divide:Mod0 " "Instantiated megafunction \"numKeyAndSegDriver:b2v_inst34\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640516304207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640516304207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640516304207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640516304207 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 308 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1640516304207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_rnl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_rnl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_rnl " "Found entity 1: lpm_divide_rnl" {  } { { "db/lpm_divide_rnl.tdf" "" { Text "D:/works/FPGA/mediKitVerilog/db/lpm_divide_rnl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640516304278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516304278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "D:/works/FPGA/mediKitVerilog/db/sign_div_unsign_9kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640516304311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516304311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_die.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_die.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_die " "Found entity 1: alt_u_div_die" {  } { { "db/alt_u_div_die.tdf" "" { Text "D:/works/FPGA/mediKitVerilog/db/alt_u_div_die.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640516304345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516304345 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "numKeyAndSegDriver:b2v_inst34\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"numKeyAndSegDriver:b2v_inst34\|lpm_divide:Div0\"" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 267 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640516304358 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "numKeyAndSegDriver:b2v_inst34\|lpm_divide:Div0 " "Instantiated megafunction \"numKeyAndSegDriver:b2v_inst34\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640516304358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640516304358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640516304358 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1640516304358 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 267 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1640516304358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ovl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ovl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ovl " "Found entity 1: lpm_divide_ovl" {  } { { "db/lpm_divide_ovl.tdf" "" { Text "D:/works/FPGA/mediKitVerilog/db/lpm_divide_ovl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640516304434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516304434 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "latticeDriver:b2v_inst30\|col_g\[4\] latticeDriver:b2v_inst30\|col_g\[3\] " "Duplicate LATCH primitive \"latticeDriver:b2v_inst30\|col_g\[4\]\" merged with LATCH primitive \"latticeDriver:b2v_inst30\|col_g\[3\]\"" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 61 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1640516304639 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "latticeDriver:b2v_inst30\|col_g\[7\] latticeDriver:b2v_inst30\|col_g\[6\] " "Duplicate LATCH primitive \"latticeDriver:b2v_inst30\|col_g\[7\]\" merged with LATCH primitive \"latticeDriver:b2v_inst30\|col_g\[6\]\"" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 61 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1640516304639 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "latticeDriver:b2v_inst30\|col_r\[7\] latticeDriver:b2v_inst30\|col_g\[6\] " "Duplicate LATCH primitive \"latticeDriver:b2v_inst30\|col_r\[7\]\" merged with LATCH primitive \"latticeDriver:b2v_inst30\|col_g\[6\]\"" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 61 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1640516304639 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "latticeDriver:b2v_inst30\|col_r\[6\] latticeDriver:b2v_inst30\|col_g\[6\] " "Duplicate LATCH primitive \"latticeDriver:b2v_inst30\|col_r\[6\]\" merged with LATCH primitive \"latticeDriver:b2v_inst30\|col_g\[6\]\"" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 61 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1640516304639 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "latticeDriver:b2v_inst30\|col_r\[1\] latticeDriver:b2v_inst30\|col_r\[0\] " "Duplicate LATCH primitive \"latticeDriver:b2v_inst30\|col_r\[1\]\" merged with LATCH primitive \"latticeDriver:b2v_inst30\|col_r\[0\]\"" {  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 61 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1640516304639 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "main:b2v_inst14\|gs1\[6\] main:b2v_inst14\|gs1\[3\] " "Duplicate LATCH primitive \"main:b2v_inst14\|gs1\[6\]\" merged with LATCH primitive \"main:b2v_inst14\|gs1\[3\]\"" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1640516304639 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "main:b2v_inst14\|gs2\[6\] main:b2v_inst14\|gs2\[3\] " "Duplicate LATCH primitive \"main:b2v_inst14\|gs2\[6\]\" merged with LATCH primitive \"main:b2v_inst14\|gs2\[3\]\"" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1640516304639 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "main:b2v_inst14\|rs1\[6\] main:b2v_inst14\|rs1\[3\] " "Duplicate LATCH primitive \"main:b2v_inst14\|rs1\[6\]\" merged with LATCH primitive \"main:b2v_inst14\|rs1\[3\]\"" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1640516304639 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "main:b2v_inst14\|rs2\[6\] main:b2v_inst14\|rs2\[3\] " "Duplicate LATCH primitive \"main:b2v_inst14\|rs2\[6\]\" merged with LATCH primitive \"main:b2v_inst14\|rs2\[3\]\"" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1640516304639 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "main:b2v_inst14\|ys1\[6\] main:b2v_inst14\|ys1\[3\] " "Duplicate LATCH primitive \"main:b2v_inst14\|ys1\[6\]\" merged with LATCH primitive \"main:b2v_inst14\|ys1\[3\]\"" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1640516304639 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "main:b2v_inst14\|ys2\[6\] main:b2v_inst14\|ys2\[3\] " "Duplicate LATCH primitive \"main:b2v_inst14\|ys2\[6\]\" merged with LATCH primitive \"main:b2v_inst14\|ys2\[3\]\"" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1640516304639 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "numKeyAndSegDriver:b2v_inst34\|seg_tempna\[2\] numKeyAndSegDriver:b2v_inst34\|seg_tempna\[1\] " "Duplicate LATCH primitive \"numKeyAndSegDriver:b2v_inst34\|seg_tempna\[2\]\" merged with LATCH primitive \"numKeyAndSegDriver:b2v_inst34\|seg_tempna\[1\]\"" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1640516304639 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "numKeyAndSegDriver:b2v_inst34\|seg_tempna\[3\] numKeyAndSegDriver:b2v_inst34\|seg_tempna\[1\] " "Duplicate LATCH primitive \"numKeyAndSegDriver:b2v_inst34\|seg_tempna\[3\]\" merged with LATCH primitive \"numKeyAndSegDriver:b2v_inst34\|seg_tempna\[1\]\"" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1640516304639 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "numKeyAndSegDriver:b2v_inst34\|seg_tempna\[6\] numKeyAndSegDriver:b2v_inst34\|seg_tempna\[1\] " "Duplicate LATCH primitive \"numKeyAndSegDriver:b2v_inst34\|seg_tempna\[6\]\" merged with LATCH primitive \"numKeyAndSegDriver:b2v_inst34\|seg_tempna\[1\]\"" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1640516304639 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "numKeyAndSegDriver:b2v_inst34\|seg_temp5\[6\] numKeyAndSegDriver:b2v_inst34\|seg_temp5\[3\] " "Duplicate LATCH primitive \"numKeyAndSegDriver:b2v_inst34\|seg_temp5\[6\]\" merged with LATCH primitive \"numKeyAndSegDriver:b2v_inst34\|seg_temp5\[3\]\"" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1640516304639 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "numKeyAndSegDriver:b2v_inst34\|seg_temp13\[6\] numKeyAndSegDriver:b2v_inst34\|seg_temp13\[3\] " "Duplicate LATCH primitive \"numKeyAndSegDriver:b2v_inst34\|seg_temp13\[6\]\" merged with LATCH primitive \"numKeyAndSegDriver:b2v_inst34\|seg_temp13\[3\]\"" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1640516304639 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "numKeyAndSegDriver:b2v_inst34\|seg_temp3\[6\] numKeyAndSegDriver:b2v_inst34\|seg_temp3\[3\] " "Duplicate LATCH primitive \"numKeyAndSegDriver:b2v_inst34\|seg_temp3\[6\]\" merged with LATCH primitive \"numKeyAndSegDriver:b2v_inst34\|seg_temp3\[3\]\"" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1640516304639 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "numKeyAndSegDriver:b2v_inst34\|seg_temp9\[6\] numKeyAndSegDriver:b2v_inst34\|seg_temp9\[3\] " "Duplicate LATCH primitive \"numKeyAndSegDriver:b2v_inst34\|seg_temp9\[6\]\" merged with LATCH primitive \"numKeyAndSegDriver:b2v_inst34\|seg_temp9\[3\]\"" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1640516304639 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "numKeyAndSegDriver:b2v_inst34\|seg_temp1\[6\] numKeyAndSegDriver:b2v_inst34\|seg_temp1\[3\] " "Duplicate LATCH primitive \"numKeyAndSegDriver:b2v_inst34\|seg_temp1\[6\]\" merged with LATCH primitive \"numKeyAndSegDriver:b2v_inst34\|seg_temp1\[3\]\"" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1640516304639 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "numKeyAndSegDriver:b2v_inst34\|seg_temp11\[6\] numKeyAndSegDriver:b2v_inst34\|seg_temp11\[3\] " "Duplicate LATCH primitive \"numKeyAndSegDriver:b2v_inst34\|seg_temp11\[6\]\" merged with LATCH primitive \"numKeyAndSegDriver:b2v_inst34\|seg_temp11\[3\]\"" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1640516304639 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "numKeyAndSegDriver:b2v_inst34\|seg_temp7\[6\] numKeyAndSegDriver:b2v_inst34\|seg_temp7\[3\] " "Duplicate LATCH primitive \"numKeyAndSegDriver:b2v_inst34\|seg_temp7\[6\]\" merged with LATCH primitive \"numKeyAndSegDriver:b2v_inst34\|seg_temp7\[3\]\"" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1640516304639 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "numKeyAndSegDriver:b2v_inst34\|seg_tempna\[5\] numKeyAndSegDriver:b2v_inst34\|seg_tempna\[4\] " "Duplicate LATCH primitive \"numKeyAndSegDriver:b2v_inst34\|seg_tempna\[5\]\" merged with LATCH primitive \"numKeyAndSegDriver:b2v_inst34\|seg_tempna\[4\]\"" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1640516304639 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1640516304639 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|cur_state.1111_2489 " "Latch main:b2v_inst14\|cur_state.1111_2489 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.1100_2528 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.1100_2528" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304643 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|cur_state.1011_2567 " "Latch main:b2v_inst14\|cur_state.1011_2567 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0011_2840 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0011_2840" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304643 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|cur_state.0101_2762 " "Latch main:b2v_inst14\|cur_state.0101_2762 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cnt_b0\[0\] " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cnt_b0\[0\]" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304643 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|cur_state.0011_2840 " "Latch main:b2v_inst14\|cur_state.0011_2840 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.1010_2606 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.1010_2606" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304643 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304643 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|cur_state.0001_2918 " "Latch main:b2v_inst14\|cur_state.0001_2918 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304644 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|cur_state.1100_2528 " "Latch main:b2v_inst14\|cur_state.1100_2528 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0100_2801 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0100_2801" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304644 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|cur_state.0100_2801 " "Latch main:b2v_inst14\|cur_state.0100_2801 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.1011_2567 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.1011_2567" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304644 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|cur_state.0000_2957 " "Latch main:b2v_inst14\|cur_state.0000_2957 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cnt_b0\[0\] " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cnt_b0\[0\]" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 57 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304644 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|cur_state.1010_2606 " "Latch main:b2v_inst14\|cur_state.1010_2606 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0010_2879 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0010_2879" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304644 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "latticeDriver:b2v_inst30\|col_g\[3\] " "Latch latticeDriver:b2v_inst30\|col_g\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|WideOr3" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 298 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304644 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR main:b2v_inst14\|WideOr3 " "Ports ENA and CLR on the latch are fed by the same signal main:b2v_inst14\|WideOr3" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 298 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304644 ""}  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "latticeDriver:b2v_inst30\|col_g\[6\] " "Latch latticeDriver:b2v_inst30\|col_g\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|WideOr3 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|WideOr3" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 298 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304644 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR main:b2v_inst14\|WideOr3 " "Ports ENA and CLR on the latch are fed by the same signal main:b2v_inst14\|WideOr3" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 298 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304644 ""}  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "latticeDriver:b2v_inst30\|col_r\[0\] " "Latch latticeDriver:b2v_inst30\|col_r\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|WideOr5 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|WideOr5" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 298 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304644 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR main:b2v_inst14\|WideOr3 " "Ports ENA and CLR on the latch are fed by the same signal main:b2v_inst14\|WideOr3" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 298 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304644 ""}  } { { "latticedriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/latticedriver.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg\[0\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|p2.count.001_5492 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|p2.count.001_5492" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 246 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304644 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304644 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg\[1\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|WideOr4 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|WideOr4" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 298 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304645 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg\[2\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|p2.count.001_5492 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|p2.count.001_5492" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 246 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304645 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg\[3\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|WideOr4 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|WideOr4" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 298 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304645 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg\[4\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|p2.count.001_5492 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|p2.count.001_5492" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 246 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304645 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg\[5\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|WideOr4 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|WideOr4" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 298 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304645 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg\[6\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|p2.count.001_5492 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|p2.count.001_5492" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 246 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304645 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|cur_state.0010_2879 " "Latch main:b2v_inst14\|cur_state.0010_2879 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0001_2918 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0001_2918" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304645 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|gs1\[0\] " "Latch main:b2v_inst14\|gs1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304645 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|gs1\[1\] " "Latch main:b2v_inst14\|gs1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304645 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|gs1\[2\] " "Latch main:b2v_inst14\|gs1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304645 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304645 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|gs1\[3\] " "Latch main:b2v_inst14\|gs1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304646 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304646 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|gs1\[4\] " "Latch main:b2v_inst14\|gs1\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304646 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304646 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|gs1\[5\] " "Latch main:b2v_inst14\|gs1\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304646 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304646 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|gb1\[0\] " "Latch main:b2v_inst14\|gb1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304646 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304646 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|gb1\[1\] " "Latch main:b2v_inst14\|gb1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304646 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304646 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|gb1\[2\] " "Latch main:b2v_inst14\|gb1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304646 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304646 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|gb1\[3\] " "Latch main:b2v_inst14\|gb1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304646 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304646 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|gb1\[4\] " "Latch main:b2v_inst14\|gb1\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304646 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304646 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|gb1\[5\] " "Latch main:b2v_inst14\|gb1\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304646 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304646 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|gb1\[6\] " "Latch main:b2v_inst14\|gb1\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304646 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304646 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|gs2\[0\] " "Latch main:b2v_inst14\|gs2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304646 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304646 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|gs2\[1\] " "Latch main:b2v_inst14\|gs2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304646 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304646 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|gs2\[2\] " "Latch main:b2v_inst14\|gs2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304647 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|gs2\[3\] " "Latch main:b2v_inst14\|gs2\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304647 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|gs2\[4\] " "Latch main:b2v_inst14\|gs2\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304647 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|gs2\[5\] " "Latch main:b2v_inst14\|gs2\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304647 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|gb2\[0\] " "Latch main:b2v_inst14\|gb2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304647 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|gb2\[1\] " "Latch main:b2v_inst14\|gb2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304647 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|gb2\[2\] " "Latch main:b2v_inst14\|gb2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304647 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|gb2\[3\] " "Latch main:b2v_inst14\|gb2\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304647 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|gb2\[4\] " "Latch main:b2v_inst14\|gb2\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304647 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|gb2\[5\] " "Latch main:b2v_inst14\|gb2\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304647 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|gb2\[6\] " "Latch main:b2v_inst14\|gb2\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304647 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|rs1\[0\] " "Latch main:b2v_inst14\|rs1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304647 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|rs1\[1\] " "Latch main:b2v_inst14\|rs1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304648 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304648 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|rs1\[2\] " "Latch main:b2v_inst14\|rs1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304648 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304648 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|rs1\[3\] " "Latch main:b2v_inst14\|rs1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304648 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304648 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|rs1\[4\] " "Latch main:b2v_inst14\|rs1\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304648 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304648 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|rs1\[5\] " "Latch main:b2v_inst14\|rs1\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304648 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304648 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|rb1\[0\] " "Latch main:b2v_inst14\|rb1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304648 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304648 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|rb1\[1\] " "Latch main:b2v_inst14\|rb1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304648 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304648 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|rb1\[2\] " "Latch main:b2v_inst14\|rb1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304648 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304648 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|rb1\[3\] " "Latch main:b2v_inst14\|rb1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304648 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304648 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|rb1\[4\] " "Latch main:b2v_inst14\|rb1\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304648 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304648 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|rb1\[5\] " "Latch main:b2v_inst14\|rb1\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304648 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304648 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|rb1\[6\] " "Latch main:b2v_inst14\|rb1\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304649 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|rs2\[0\] " "Latch main:b2v_inst14\|rs2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304649 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|rs2\[1\] " "Latch main:b2v_inst14\|rs2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304649 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|rs2\[2\] " "Latch main:b2v_inst14\|rs2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304649 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|rs2\[3\] " "Latch main:b2v_inst14\|rs2\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304649 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|rs2\[4\] " "Latch main:b2v_inst14\|rs2\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304649 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|rs2\[5\] " "Latch main:b2v_inst14\|rs2\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304649 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|rb2\[0\] " "Latch main:b2v_inst14\|rb2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304649 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|rb2\[1\] " "Latch main:b2v_inst14\|rb2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304649 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|rb2\[2\] " "Latch main:b2v_inst14\|rb2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304649 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|rb2\[3\] " "Latch main:b2v_inst14\|rb2\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304649 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|rb2\[4\] " "Latch main:b2v_inst14\|rb2\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304649 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304649 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|rb2\[5\] " "Latch main:b2v_inst14\|rb2\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304650 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304650 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|rb2\[6\] " "Latch main:b2v_inst14\|rb2\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304650 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304650 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|ys1\[0\] " "Latch main:b2v_inst14\|ys1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304650 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304650 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|ys1\[1\] " "Latch main:b2v_inst14\|ys1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304650 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304650 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|ys1\[2\] " "Latch main:b2v_inst14\|ys1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304650 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304650 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|ys1\[3\] " "Latch main:b2v_inst14\|ys1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304650 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304650 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|ys1\[4\] " "Latch main:b2v_inst14\|ys1\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304650 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304650 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|ys1\[5\] " "Latch main:b2v_inst14\|ys1\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304650 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304650 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|yb1\[0\] " "Latch main:b2v_inst14\|yb1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304650 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304650 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|yb1\[1\] " "Latch main:b2v_inst14\|yb1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304650 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304650 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|yb1\[2\] " "Latch main:b2v_inst14\|yb1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304650 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304650 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|yb1\[3\] " "Latch main:b2v_inst14\|yb1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304650 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304650 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|yb1\[4\] " "Latch main:b2v_inst14\|yb1\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304651 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|yb1\[5\] " "Latch main:b2v_inst14\|yb1\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304651 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|yb1\[6\] " "Latch main:b2v_inst14\|yb1\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304651 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|ys2\[0\] " "Latch main:b2v_inst14\|ys2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304651 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|ys2\[1\] " "Latch main:b2v_inst14\|ys2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304651 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|ys2\[2\] " "Latch main:b2v_inst14\|ys2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304651 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|ys2\[3\] " "Latch main:b2v_inst14\|ys2\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304651 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|ys2\[4\] " "Latch main:b2v_inst14\|ys2\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304651 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|ys2\[5\] " "Latch main:b2v_inst14\|ys2\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304651 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|yb2\[0\] " "Latch main:b2v_inst14\|yb2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304651 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|yb2\[1\] " "Latch main:b2v_inst14\|yb2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304651 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|yb2\[2\] " "Latch main:b2v_inst14\|yb2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304652 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|yb2\[3\] " "Latch main:b2v_inst14\|yb2\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304652 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|yb2\[4\] " "Latch main:b2v_inst14\|yb2\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304652 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|yb2\[5\] " "Latch main:b2v_inst14\|yb2\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304652 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|yb2\[6\] " "Latch main:b2v_inst14\|yb2\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0000_2957 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0000_2957" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304652 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 304 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp5\[0\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp5\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.00110_5855 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.00110_5855" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304652 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp13\[0\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp13\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.00110_5855 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.00110_5855" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304652 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp9\[0\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp9\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.00110_5855 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.00110_5855" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304652 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp3\[0\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp3\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.00110_5855 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.00110_5855" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304652 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp1\[0\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.00110_5855 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.00110_5855" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304652 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp11\[0\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp11\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.00110_5855 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.00110_5855" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304653 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp7\[0\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp7\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|sel61\[5\] " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|sel61\[5\]" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 772 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304653 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_tempnb\[0\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_tempnb\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|p2.count.110_5457 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|p2.count.110_5457" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 246 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304653 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp6\[0\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp6\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.10000_5735 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.10000_5735" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304653 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp14\[0\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp14\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.10000_5735 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.10000_5735" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304653 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp10\[0\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp10\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.10000_5735 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.10000_5735" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304653 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp4\[0\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp4\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.10000_5735 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.10000_5735" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304653 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp2\[0\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.10000_5735 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.10000_5735" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304653 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp12\[0\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp12\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.10000_5735 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.10000_5735" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304653 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304653 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp8\[0\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp8\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|sel61\[1\] " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|sel61\[1\]" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 772 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304654 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp5\[1\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp5\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.00100_5879 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.00100_5879" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304654 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp13\[1\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp13\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.00100_5879 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.00100_5879" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304654 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp3\[1\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp3\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.00100_5879 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.00100_5879" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304654 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp9\[1\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp9\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.00100_5879 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.00100_5879" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304654 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp1\[1\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.00100_5879 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.00100_5879" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304654 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp11\[1\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp11\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.00100_5879 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.00100_5879" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304654 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp7\[1\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp7\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|sel61\[5\] " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|sel61\[5\]" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 772 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304654 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_tempna\[1\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_tempna\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|p2.count.111_5450 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|p2.count.111_5450" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 246 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304654 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_tempnb\[1\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_tempnb\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|p2.count.110_5457 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|p2.count.110_5457" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 246 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304654 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304654 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp6\[1\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp6\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.01110_5759 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.01110_5759" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304655 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304655 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp14\[1\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp14\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.01110_5759 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.01110_5759" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304655 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304655 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp10\[1\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp10\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.01110_5759 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.01110_5759" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304655 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304655 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp4\[1\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp4\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.01110_5759 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.01110_5759" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304655 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304655 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp2\[1\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.01110_5759 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.01110_5759" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304655 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304655 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp12\[1\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp12\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.01110_5759 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.01110_5759" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304655 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304655 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp8\[1\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp8\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|sel61\[1\] " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|sel61\[1\]" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 772 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304655 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304655 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp5\[2\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp5\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.00110_5855 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.00110_5855" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304656 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304656 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp13\[2\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp13\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.00110_5855 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.00110_5855" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304656 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304656 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp3\[2\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp3\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.00110_5855 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.00110_5855" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304656 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304656 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp9\[2\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp9\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.00110_5855 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.00110_5855" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304656 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304656 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp1\[2\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.00110_5855 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.00110_5855" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304656 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304656 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp11\[2\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp11\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.00110_5855 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.00110_5855" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304656 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304656 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp7\[2\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp7\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|sel61\[5\] " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|sel61\[5\]" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 772 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304656 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304656 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_tempnb\[2\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_tempnb\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|p2.count.110_5457 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|p2.count.110_5457" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 246 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304656 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304656 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp6\[2\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp6\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.10000_5735 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.10000_5735" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304656 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304656 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp14\[2\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp14\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.10000_5735 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.10000_5735" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304657 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304657 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp10\[2\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp10\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.10000_5735 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.10000_5735" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304657 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304657 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp4\[2\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp4\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.10000_5735 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.10000_5735" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304657 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304657 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp2\[2\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.10000_5735 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.10000_5735" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304657 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304657 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp12\[2\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp12\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.10000_5735 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.10000_5735" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304657 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304657 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp8\[2\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp8\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|sel61\[1\] " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|sel61\[1\]" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 772 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304657 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304657 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp5\[3\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp5\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.00101_5867 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.00101_5867" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304657 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304657 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp13\[3\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp13\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.00101_5867 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.00101_5867" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304657 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304657 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp3\[3\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp3\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.00101_5867 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.00101_5867" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304657 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304657 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp9\[3\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp9\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.00101_5867 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.00101_5867" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304657 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304657 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp1\[3\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.00101_5867 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.00101_5867" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304658 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304658 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp11\[3\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp11\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.00101_5867 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.00101_5867" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304658 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304658 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp7\[3\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp7\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|sel61\[5\] " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|sel61\[5\]" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 772 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304658 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304658 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_tempnb\[3\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_tempnb\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|p2.count.110_5457 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|p2.count.110_5457" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 246 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304658 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304658 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp6\[3\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp6\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.01110_5759 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.01110_5759" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304658 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304658 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp14\[3\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp14\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.01110_5759 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.01110_5759" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304658 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304658 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp10\[3\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp10\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.01110_5759 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.01110_5759" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304658 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304658 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp4\[3\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp4\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.01110_5759 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.01110_5759" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304658 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304658 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp2\[3\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp2\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.01110_5759 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.01110_5759" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304658 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304658 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp12\[3\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp12\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.01110_5759 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.01110_5759" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304659 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304659 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp8\[3\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp8\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|sel61\[1\] " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|sel61\[1\]" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 772 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304659 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304659 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_tempna\[4\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_tempna\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|WideOr12 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|WideOr12" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 246 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304659 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304659 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp5\[4\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp5\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.00011_5891 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.00011_5891" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304659 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304659 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp13\[4\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp13\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.00011_5891 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.00011_5891" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304659 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304659 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp3\[4\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp3\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.00011_5891 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.00011_5891" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304659 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304659 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp9\[4\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp9\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.00011_5891 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.00011_5891" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304659 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304659 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp1\[4\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp1\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.00011_5891 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.00011_5891" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304659 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304659 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp11\[4\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp11\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.00011_5891 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.00011_5891" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304659 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304659 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp7\[4\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp7\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|sel61\[5\] " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|sel61\[5\]" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 772 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304659 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304659 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_tempnb\[4\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_tempnb\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|p2.count.110_5457 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|p2.count.110_5457" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 246 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304660 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304660 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp6\[4\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp6\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.01001_5819 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.01001_5819" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304660 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304660 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp14\[4\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp14\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.01001_5819 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.01001_5819" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304660 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304660 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp10\[4\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp10\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.01001_5819 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.01001_5819" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304660 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304660 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp4\[4\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp4\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.01001_5819 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.01001_5819" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304660 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304660 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp2\[4\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp2\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.01001_5819 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.01001_5819" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304660 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304660 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp12\[4\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp12\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.01001_5819 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.01001_5819" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304660 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304660 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp8\[4\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp8\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|sel61\[1\] " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|sel61\[1\]" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 772 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304660 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304660 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp5\[5\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp5\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.00110_5855 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.00110_5855" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304660 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304660 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp13\[5\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp13\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.00110_5855 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.00110_5855" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304660 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304660 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp3\[5\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp3\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.00110_5855 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.00110_5855" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304661 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304661 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp9\[5\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp9\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.00110_5855 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.00110_5855" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304661 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304661 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp1\[5\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp1\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.00110_5855 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.00110_5855" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304661 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304661 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp11\[5\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp11\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.00110_5855 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.00110_5855" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304661 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304661 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp7\[5\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp7\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|sel61\[5\] " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|sel61\[5\]" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 772 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304661 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304661 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_tempnb\[5\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_tempnb\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|p2.count.110_5457 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|p2.count.110_5457" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 246 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304661 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304661 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp6\[5\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp6\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.01101_5771 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.01101_5771" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304661 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304661 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp14\[5\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp14\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.01101_5771 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.01101_5771" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304661 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304661 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp10\[5\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp10\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.01101_5771 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.01101_5771" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304661 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304661 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp4\[5\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp4\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.01101_5771 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.01101_5771" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304661 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304661 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp2\[5\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp2\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.01101_5771 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.01101_5771" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304662 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304662 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp12\[5\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp12\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.01101_5771 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.01101_5771" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304662 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304662 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp8\[5\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp8\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|sel61\[1\] " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|sel61\[1\]" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 772 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304662 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304662 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_tempnb\[6\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_tempnb\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|p2.count.110_5457 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|p2.count.110_5457" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 246 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304662 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304662 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp6\[6\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp6\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.01011_5795 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.01011_5795" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304662 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304662 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp14\[6\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp14\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.01011_5795 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.01011_5795" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304662 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304662 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp10\[6\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp10\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.01011_5795 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.01011_5795" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304662 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304662 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp4\[6\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp4\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.01011_5795 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.01011_5795" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304662 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304662 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp2\[6\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp2\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.01011_5795 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.01011_5795" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304662 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304662 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp12\[6\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp12\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.01011_5795 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.01011_5795" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304662 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304662 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|seg_temp8\[6\] " "Latch numKeyAndSegDriver:b2v_inst34\|seg_temp8\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|sel61\[1\] " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|sel61\[1\]" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 772 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304663 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 238 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304663 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|C.00110_5855 " "Latch numKeyAndSegDriver:b2v_inst34\|C.00110_5855 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key_row\[2\] " "Ports D and ENA on the latch are fed by the same signal key_row\[2\]" {  } { { "mediKitVerilog.v" "" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304663 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304663 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|C.00101_5867 " "Latch numKeyAndSegDriver:b2v_inst34\|C.00101_5867 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key_row\[2\] " "Ports D and ENA on the latch are fed by the same signal key_row\[2\]" {  } { { "mediKitVerilog.v" "" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304663 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304663 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|C.00100_5879 " "Latch numKeyAndSegDriver:b2v_inst34\|C.00100_5879 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key_row\[0\] " "Ports D and ENA on the latch are fed by the same signal key_row\[0\]" {  } { { "mediKitVerilog.v" "" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304663 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304663 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|C.00011_5891 " "Latch numKeyAndSegDriver:b2v_inst34\|C.00011_5891 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key_row\[0\] " "Ports D and ENA on the latch are fed by the same signal key_row\[0\]" {  } { { "mediKitVerilog.v" "" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304663 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304663 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|pre.10000_4279 " "Latch numKeyAndSegDriver:b2v_inst34\|pre.10000_4279 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.10000_5735 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.10000_5735" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304663 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304663 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|C.10000_5735 " "Latch numKeyAndSegDriver:b2v_inst34\|C.10000_5735 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key_row\[0\] " "Ports D and ENA on the latch are fed by the same signal key_row\[0\]" {  } { { "mediKitVerilog.v" "" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304663 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304663 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|pre.01111_4287 " "Latch numKeyAndSegDriver:b2v_inst34\|pre.01111_4287 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.01111_5747 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.01111_5747" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304663 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304663 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|C.01111_5747 " "Latch numKeyAndSegDriver:b2v_inst34\|C.01111_5747 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key_row\[0\] " "Ports D and ENA on the latch are fed by the same signal key_row\[0\]" {  } { { "mediKitVerilog.v" "" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304663 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304663 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|pre.01110_4295 " "Latch numKeyAndSegDriver:b2v_inst34\|pre.01110_4295 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.01110_5759 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.01110_5759" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304663 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304663 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|C.01110_5759 " "Latch numKeyAndSegDriver:b2v_inst34\|C.01110_5759 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key_row\[0\] " "Ports D and ENA on the latch are fed by the same signal key_row\[0\]" {  } { { "mediKitVerilog.v" "" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304663 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304663 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|pre.01101_4303 " "Latch numKeyAndSegDriver:b2v_inst34\|pre.01101_4303 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.01101_5771 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.01101_5771" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304664 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|C.01101_5771 " "Latch numKeyAndSegDriver:b2v_inst34\|C.01101_5771 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key_row\[0\] " "Ports D and ENA on the latch are fed by the same signal key_row\[0\]" {  } { { "mediKitVerilog.v" "" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304664 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|pre.01100_4311 " "Latch numKeyAndSegDriver:b2v_inst34\|pre.01100_4311 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.01100_5783 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.01100_5783" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304664 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|C.01100_5783 " "Latch numKeyAndSegDriver:b2v_inst34\|C.01100_5783 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key_row\[1\] " "Ports D and ENA on the latch are fed by the same signal key_row\[1\]" {  } { { "mediKitVerilog.v" "" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304664 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|pre.01011_4319 " "Latch numKeyAndSegDriver:b2v_inst34\|pre.01011_4319 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.01011_5795 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.01011_5795" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304664 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|C.01011_5795 " "Latch numKeyAndSegDriver:b2v_inst34\|C.01011_5795 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key_row\[1\] " "Ports D and ENA on the latch are fed by the same signal key_row\[1\]" {  } { { "mediKitVerilog.v" "" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304664 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|pre.01010_4327 " "Latch numKeyAndSegDriver:b2v_inst34\|pre.01010_4327 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.01010_5807 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.01010_5807" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304664 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|C.01010_5807 " "Latch numKeyAndSegDriver:b2v_inst34\|C.01010_5807 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key_row\[1\] " "Ports D and ENA on the latch are fed by the same signal key_row\[1\]" {  } { { "mediKitVerilog.v" "" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304664 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|pre.01001_4335 " "Latch numKeyAndSegDriver:b2v_inst34\|pre.01001_4335 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.01001_5819 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.01001_5819" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304664 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|C.01001_5819 " "Latch numKeyAndSegDriver:b2v_inst34\|C.01001_5819 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key_row\[1\] " "Ports D and ENA on the latch are fed by the same signal key_row\[1\]" {  } { { "mediKitVerilog.v" "" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304664 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304664 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|pre.01000_4343 " "Latch numKeyAndSegDriver:b2v_inst34\|pre.01000_4343 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.01000_5831 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.01000_5831" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304665 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304665 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|C.01000_5831 " "Latch numKeyAndSegDriver:b2v_inst34\|C.01000_5831 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key_row\[2\] " "Ports D and ENA on the latch are fed by the same signal key_row\[2\]" {  } { { "mediKitVerilog.v" "" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304665 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304665 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|pre.00111_4351 " "Latch numKeyAndSegDriver:b2v_inst34\|pre.00111_4351 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.00111_5843 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.00111_5843" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304665 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304665 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|C.00111_5843 " "Latch numKeyAndSegDriver:b2v_inst34\|C.00111_5843 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key_row\[2\] " "Ports D and ENA on the latch are fed by the same signal key_row\[2\]" {  } { { "mediKitVerilog.v" "" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304665 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304665 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|pre.00110_4359 " "Latch numKeyAndSegDriver:b2v_inst34\|pre.00110_4359 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.00110_5855 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.00110_5855" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304665 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304665 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|pre.00101_4367 " "Latch numKeyAndSegDriver:b2v_inst34\|pre.00101_4367 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.00101_5867 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.00101_5867" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304665 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304665 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|pre.00100_4375 " "Latch numKeyAndSegDriver:b2v_inst34\|pre.00100_4375 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.00100_5879 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.00100_5879" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304665 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304665 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|pre.00011_4383 " "Latch numKeyAndSegDriver:b2v_inst34\|pre.00011_4383 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.00011_5891 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.00011_5891" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304665 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304665 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|pre.00010_4391 " "Latch numKeyAndSegDriver:b2v_inst34\|pre.00010_4391 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.00010_5903 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.00010_5903" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304665 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304665 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|C.00010_5903 " "Latch numKeyAndSegDriver:b2v_inst34\|C.00010_5903 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key_row\[0\] " "Ports D and ENA on the latch are fed by the same signal key_row\[0\]" {  } { { "mediKitVerilog.v" "" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304665 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304665 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|pre.00001_4399 " "Latch numKeyAndSegDriver:b2v_inst34\|pre.00001_4399 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.00001_5915 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.00001_5915" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304665 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304665 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|C.00001_5915 " "Latch numKeyAndSegDriver:b2v_inst34\|C.00001_5915 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA key_row\[0\] " "Ports D and ENA on the latch are fed by the same signal key_row\[0\]" {  } { { "mediKitVerilog.v" "" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304666 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304666 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|pre.00000_4407 " "Latch numKeyAndSegDriver:b2v_inst34\|pre.00000_4407 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|C.00000_5925 " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|C.00000_5925" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304666 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304666 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|sel61\[5\] " "Latch numKeyAndSegDriver:b2v_inst34\|sel61\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|sel61\[5\] " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|sel61\[5\]" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 772 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304666 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR main:b2v_inst14\|WideOr5 " "Ports ENA and CLR on the latch are fed by the same signal main:b2v_inst14\|WideOr5" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 298 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304666 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 772 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304666 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|sel61\[4\] " "Latch numKeyAndSegDriver:b2v_inst34\|sel61\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|sel61\[5\] " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|sel61\[5\]" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 772 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304666 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR main:b2v_inst14\|WideOr5 " "Ports ENA and CLR on the latch are fed by the same signal main:b2v_inst14\|WideOr5" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 298 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304666 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 772 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304666 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|sel61\[3\] " "Latch numKeyAndSegDriver:b2v_inst34\|sel61\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|sel61\[5\] " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|sel61\[5\]" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 772 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304666 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR main:b2v_inst14\|WideOr5 " "Ports ENA and CLR on the latch are fed by the same signal main:b2v_inst14\|WideOr5" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 298 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304666 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 772 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304666 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|sel61\[1\] " "Latch numKeyAndSegDriver:b2v_inst34\|sel61\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|sel61\[5\] " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|sel61\[5\]" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 772 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304666 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR main:b2v_inst14\|WideOr5 " "Ports ENA and CLR on the latch are fed by the same signal main:b2v_inst14\|WideOr5" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 298 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304666 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 772 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304666 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|sel61\[0\] " "Latch numKeyAndSegDriver:b2v_inst34\|sel61\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|sel61\[5\] " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|sel61\[5\]" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 772 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304666 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR main:b2v_inst14\|WideOr5 " "Ports ENA and CLR on the latch are fed by the same signal main:b2v_inst14\|WideOr5" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 298 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304666 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 772 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304666 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "numKeyAndSegDriver:b2v_inst34\|sel61\[2\] " "Latch numKeyAndSegDriver:b2v_inst34\|sel61\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA numKeyAndSegDriver:b2v_inst34\|sel61\[5\] " "Ports D and ENA on the latch are fed by the same signal numKeyAndSegDriver:b2v_inst34\|sel61\[5\]" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 772 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304666 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR main:b2v_inst14\|WideOr5 " "Ports ENA and CLR on the latch are fed by the same signal main:b2v_inst14\|WideOr5" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 298 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304666 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 772 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304666 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|cnt_u1\[0\] " "Latch main:b2v_inst14\|cnt_u1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0110_2723 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0110_2723" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304667 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304667 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|cnt_u1\[1\] " "Latch main:b2v_inst14\|cnt_u1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0110_2723 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0110_2723" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304667 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304667 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|cnt_u1\[2\] " "Latch main:b2v_inst14\|cnt_u1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0110_2723 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0110_2723" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304667 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304667 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|cnt_u1\[3\] " "Latch main:b2v_inst14\|cnt_u1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0110_2723 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0110_2723" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304667 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304667 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|cnt_u3\[0\] " "Latch main:b2v_inst14\|cnt_u3\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.1000_2645 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.1000_2645" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304667 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304667 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|cnt_u3\[1\] " "Latch main:b2v_inst14\|cnt_u3\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.1000_2645 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.1000_2645" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304667 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304667 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|cnt_u3\[2\] " "Latch main:b2v_inst14\|cnt_u3\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.1000_2645 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.1000_2645" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304667 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304667 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|cnt_u3\[3\] " "Latch main:b2v_inst14\|cnt_u3\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.1000_2645 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.1000_2645" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304667 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304667 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|cnt_u2\[0\] " "Latch main:b2v_inst14\|cnt_u2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0111_2684 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0111_2684" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304668 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|cnt_u2\[1\] " "Latch main:b2v_inst14\|cnt_u2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0111_2684 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0111_2684" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304668 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|cnt_u2\[2\] " "Latch main:b2v_inst14\|cnt_u2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0111_2684 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0111_2684" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304668 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304668 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:b2v_inst14\|cnt_u2\[3\] " "Latch main:b2v_inst14\|cnt_u2\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:b2v_inst14\|cur_state.0111_2684 " "Ports D and ENA on the latch are fed by the same signal main:b2v_inst14\|cur_state.0111_2684" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1640516304668 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 127 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1640516304668 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "mediKitVerilog.v" "" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640516305753 "|mediKitVerilog|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "col_green\[0\] GND " "Pin \"col_green\[0\]\" is stuck at GND" {  } { { "mediKitVerilog.v" "" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640516305753 "|mediKitVerilog|col_green[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "col_green\[1\] GND " "Pin \"col_green\[1\]\" is stuck at GND" {  } { { "mediKitVerilog.v" "" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640516305753 "|mediKitVerilog|col_green[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "col_green\[2\] GND " "Pin \"col_green\[2\]\" is stuck at GND" {  } { { "mediKitVerilog.v" "" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640516305753 "|mediKitVerilog|col_green[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "col_green\[5\] GND " "Pin \"col_green\[5\]\" is stuck at GND" {  } { { "mediKitVerilog.v" "" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640516305753 "|mediKitVerilog|col_green[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "col_red\[2\] GND " "Pin \"col_red\[2\]\" is stuck at GND" {  } { { "mediKitVerilog.v" "" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640516305753 "|mediKitVerilog|col_red[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "col_red\[3\] GND " "Pin \"col_red\[3\]\" is stuck at GND" {  } { { "mediKitVerilog.v" "" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640516305753 "|mediKitVerilog|col_red[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "col_red\[4\] GND " "Pin \"col_red\[4\]\" is stuck at GND" {  } { { "mediKitVerilog.v" "" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640516305753 "|mediKitVerilog|col_red[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "col_red\[5\] GND " "Pin \"col_red\[5\]\" is stuck at GND" {  } { { "mediKitVerilog.v" "" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1640516305753 "|mediKitVerilog|col_red[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1640516305753 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 " "7 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1640516307110 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "btn3 " "No output dependent on input pin \"btn3\"" {  } { { "mediKitVerilog.v" "" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 32 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1640516307143 "|mediKitVerilog|btn3"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1640516307143 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1375 " "Implemented 1375 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1640516307144 ""} { "Info" "ICUT_CUT_TM_OPINS" "71 " "Implemented 71 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1640516307144 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1292 " "Implemented 1292 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1640516307144 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1640516307144 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/works/FPGA/mediKitVerilog/output_files/mediKitVerilog.map.smsg " "Generated suppressed messages file D:/works/FPGA/mediKitVerilog/output_files/mediKitVerilog.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516307296 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 730 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 730 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4717 " "Peak virtual memory: 4717 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1640516307325 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 26 18:58:27 2021 " "Processing ended: Sun Dec 26 18:58:27 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1640516307325 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1640516307325 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1640516307325 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1640516307325 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1640516309276 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1640516309276 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 26 18:58:28 2021 " "Processing started: Sun Dec 26 18:58:28 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1640516309276 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1640516309276 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off mediKitVerilog -c mediKitVerilog " "Command: quartus_fit --read_settings_files=off --write_settings_files=off mediKitVerilog -c mediKitVerilog" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1640516309277 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1640516309550 ""}
{ "Info" "0" "" "Project  = mediKitVerilog" {  } {  } 0 0 "Project  = mediKitVerilog" 0 0 "Fitter" 0 0 1640516309551 ""}
{ "Info" "0" "" "Revision = mediKitVerilog" {  } {  } 0 0 "Revision = mediKitVerilog" 0 0 "Fitter" 0 0 1640516309551 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1640516309977 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1640516309977 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "mediKitVerilog EPM1270T144C5 " "Selected device EPM1270T144C5 for design \"mediKitVerilog\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1640516309980 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1640516310024 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1640516310024 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1640516310082 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1640516310091 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144C5 " "Device EPM570T144C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1640516310431 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144I5 " "Device EPM570T144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1640516310431 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144A5 " "Device EPM570T144A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1640516310431 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144I5 " "Device EPM1270T144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1640516310431 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144A5 " "Device EPM1270T144A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1640516310431 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1640516310431 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "272 " "The Timing Analyzer is analyzing 272 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1640516310524 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "mediKitVerilog.sdc " "Synopsys Design Constraints File file not found: 'mediKitVerilog.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1640516310526 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1640516310526 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst14\|cnt_b2\[0\]~0\|combout " "Node \"b2v_inst14\|cnt_b2\[0\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640516310536 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst14\|cnt_b2\[0\]~0\|datab " "Node \"b2v_inst14\|cnt_b2\[0\]~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640516310536 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 103 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1640516310536 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst14\|cnt_b6\[0\]~0\|combout " "Node \"b2v_inst14\|cnt_b6\[0\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640516310537 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst14\|cnt_b6\[0\]~0\|datab " "Node \"b2v_inst14\|cnt_b6\[0\]~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640516310537 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 115 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1640516310537 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst14\|cnt_b1\[0\]~0\|combout " "Node \"b2v_inst14\|cnt_b1\[0\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640516310537 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst14\|cnt_b1\[0\]~0\|datac " "Node \"b2v_inst14\|cnt_b1\[0\]~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640516310537 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1640516310537 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst14\|cnt_b5\[0\]~0\|combout " "Node \"b2v_inst14\|cnt_b5\[0\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640516310537 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst14\|cnt_b5\[0\]~0\|datac " "Node \"b2v_inst14\|cnt_b5\[0\]~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640516310537 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 91 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1640516310537 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst14\|cnt_b4\[0\]~0\|combout " "Node \"b2v_inst14\|cnt_b4\[0\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640516310537 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst14\|cnt_b4\[0\]~0\|datac " "Node \"b2v_inst14\|cnt_b4\[0\]~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640516310537 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 79 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1640516310537 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "main:b2v_inst14\|cur_state.0000_2957 main:b2v_inst14\|cur_state.0000_2957 " "Clock target main:b2v_inst14\|cur_state.0000_2957 of clock main:b2v_inst14\|cur_state.0000_2957 is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Fitter" 0 -1 1640516310540 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1640516310550 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1640516310550 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 8 clocks " "Found 8 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1640516310550 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1640516310550 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000        clock " "   1.000        clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1640516310550 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 freqDiv_20:b2v_inst4\|clktmp " "   1.000 freqDiv_20:b2v_inst4\|clktmp" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1640516310550 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 freqDiv_125:b2v_inst29\|clktmp " "   1.000 freqDiv_125:b2v_inst29\|clktmp" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1640516310550 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 freqDiv_250:b2v_inst28\|clktmp " "   1.000 freqDiv_250:b2v_inst28\|clktmp" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1640516310550 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 freqDiv_500:b2v_inst26\|clktmp " "   1.000 freqDiv_500:b2v_inst26\|clktmp" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1640516310550 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000   key_row\[0\] " "   1.000   key_row\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1640516310550 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 main:b2v_inst14\|cnt_b0\[0\] " "   1.000 main:b2v_inst14\|cnt_b0\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1640516310550 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 main:b2v_inst14\|cur_state.0000_2957 " "   1.000 main:b2v_inst14\|cur_state.0000_2957" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1640516310550 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1640516310550 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1640516310570 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1640516310570 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1640516310585 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "clock Global clock in PIN 18 " "Automatically promoted some destinations of signal \"clock\" to use Global clock in PIN 18" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "LCD_EN " "Destination \"LCD_EN\" may be non-global or may not use global clock" {  } { { "mediKitVerilog.v" "" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 40 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1640516310625 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "buzzerDriver:b2v_inst31\|buzz_out~0 " "Destination \"buzzerDriver:b2v_inst31\|buzz_out~0\" may be non-global or may not use global clock" {  } { { "buzzerdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/buzzerdriver.v" 6 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1640516310625 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "keyInput:b2v_inst\|bout4~0 " "Destination \"keyInput:b2v_inst\|bout4~0\" may be non-global or may not use global clock" {  } { { "keyinput.v" "" { Text "D:/works/FPGA/mediKitVerilog/keyinput.v" 16 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1640516310625 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "keyInput:b2v_inst\|bout5~0 " "Destination \"keyInput:b2v_inst\|bout5~0\" may be non-global or may not use global clock" {  } { { "keyinput.v" "" { Text "D:/works/FPGA/mediKitVerilog/keyinput.v" 17 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1640516310625 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "main:b2v_inst14\|cnt_b6\[0\]~0 " "Destination \"main:b2v_inst14\|cnt_b6\[0\]~0\" may be non-global or may not use global clock" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 115 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1640516310625 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "main:b2v_inst14\|cnt_b2\[0\]~0 " "Destination \"main:b2v_inst14\|cnt_b2\[0\]~0\" may be non-global or may not use global clock" {  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 103 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1640516310625 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "keyInput:b2v_inst\|bout1~0 " "Destination \"keyInput:b2v_inst\|bout1~0\" may be non-global or may not use global clock" {  } { { "keyinput.v" "" { Text "D:/works/FPGA/mediKitVerilog/keyinput.v" 13 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1640516310625 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "numKeyAndSegDriver:b2v_inst34\|seg_temp14\[0\]~0 " "Destination \"numKeyAndSegDriver:b2v_inst34\|seg_temp14\[0\]~0\" may be non-global or may not use global clock" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1640516310625 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "keyInput:b2v_inst\|bout0 " "Destination \"keyInput:b2v_inst\|bout0\" may be non-global or may not use global clock" {  } { { "keyinput.v" "" { Text "D:/works/FPGA/mediKitVerilog/keyinput.v" 12 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1640516310625 ""}  } { { "mediKitVerilog.v" "" { Text "D:/works/FPGA/mediKitVerilog/mediKitVerilog.v" 28 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1640516310625 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "freqDiv_250:b2v_inst28\|clktmp Global clock " "Automatically promoted some destinations of signal \"freqDiv_250:b2v_inst28\|clktmp\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "freqDiv_250:b2v_inst28\|clktmp " "Destination \"freqDiv_250:b2v_inst28\|clktmp\" may be non-global or may not use global clock" {  } { { "freqdiv_250.v" "" { Text "D:/works/FPGA/mediKitVerilog/freqdiv_250.v" 10 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1640516310626 ""}  } { { "freqdiv_250.v" "" { Text "D:/works/FPGA/mediKitVerilog/freqdiv_250.v" 10 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1640516310626 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "numKeyAndSegDriver:b2v_inst34\|seg_temp14\[0\]~0 Global clock " "Automatically promoted some destinations of signal \"numKeyAndSegDriver:b2v_inst34\|seg_temp14\[0\]~0\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "numKeyAndSegDriver:b2v_inst34\|seg_temp5\[0\]~0 " "Destination \"numKeyAndSegDriver:b2v_inst34\|seg_temp5\[0\]~0\" may be non-global or may not use global clock" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1640516310626 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "numKeyAndSegDriver:b2v_inst34\|seg_temp13\[0\]~0 " "Destination \"numKeyAndSegDriver:b2v_inst34\|seg_temp13\[0\]~0\" may be non-global or may not use global clock" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1640516310626 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "numKeyAndSegDriver:b2v_inst34\|seg_temp9\[0\]~0 " "Destination \"numKeyAndSegDriver:b2v_inst34\|seg_temp9\[0\]~0\" may be non-global or may not use global clock" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1640516310626 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "numKeyAndSegDriver:b2v_inst34\|seg_temp3\[0\]~0 " "Destination \"numKeyAndSegDriver:b2v_inst34\|seg_temp3\[0\]~0\" may be non-global or may not use global clock" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1640516310626 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "numKeyAndSegDriver:b2v_inst34\|seg_temp1\[0\]~3 " "Destination \"numKeyAndSegDriver:b2v_inst34\|seg_temp1\[0\]~3\" may be non-global or may not use global clock" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1640516310626 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "numKeyAndSegDriver:b2v_inst34\|seg_temp11\[0\]~0 " "Destination \"numKeyAndSegDriver:b2v_inst34\|seg_temp11\[0\]~0\" may be non-global or may not use global clock" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1640516310626 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "numKeyAndSegDriver:b2v_inst34\|seg_temp6\[0\]~0 " "Destination \"numKeyAndSegDriver:b2v_inst34\|seg_temp6\[0\]~0\" may be non-global or may not use global clock" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1640516310626 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "numKeyAndSegDriver:b2v_inst34\|seg_temp14\[0\]~1 " "Destination \"numKeyAndSegDriver:b2v_inst34\|seg_temp14\[0\]~1\" may be non-global or may not use global clock" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1640516310626 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "numKeyAndSegDriver:b2v_inst34\|seg_temp10\[0\]~0 " "Destination \"numKeyAndSegDriver:b2v_inst34\|seg_temp10\[0\]~0\" may be non-global or may not use global clock" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1640516310626 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "numKeyAndSegDriver:b2v_inst34\|seg_temp4\[0\]~0 " "Destination \"numKeyAndSegDriver:b2v_inst34\|seg_temp4\[0\]~0\" may be non-global or may not use global clock" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1640516310626 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_LIMITED_TO_SUB" "10 " "Limited to 10 non-global destinations" {  } {  } 0 186218 "Limited to %1!d! non-global destinations" 0 0 "Design Software" 0 -1 1640516310626 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 522 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1640516310626 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "numKeyAndSegDriver:b2v_inst34\|WideOr0~0 Global clock " "Automatically promoted some destinations of signal \"numKeyAndSegDriver:b2v_inst34\|WideOr0~0\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "numKeyAndSegDriver:b2v_inst34\|C.00000_5925 " "Destination \"numKeyAndSegDriver:b2v_inst34\|C.00000_5925\" may be non-global or may not use global clock" {  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 75 0 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1640516310627 ""}  } { { "numkeyandsegdriver.v" "" { Text "D:/works/FPGA/mediKitVerilog/numkeyandsegdriver.v" 84 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1640516310627 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1640516310627 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1640516310640 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1640516310720 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1640516310888 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1640516310891 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1640516310891 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1640516310891 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1640516310936 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1640516310941 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1640516311117 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1640516312164 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1640516312184 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1640516315819 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1640516315819 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1640516315943 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "8e+02 ns 12.5% " "8e+02 ns of routing delay (approximately 12.5% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1640516317284 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "49 " "Router estimated average interconnect usage is 49% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "54 X0_Y0 X8_Y11 " "Router estimated peak interconnect usage is 54% of the available device resources in the region that extends from location X0_Y0 to location X8_Y11" {  } { { "loc" "" { Generic "D:/works/FPGA/mediKitVerilog/" { { 1 { 0 "Router estimated peak interconnect usage is 54% of the available device resources in the region that extends from location X0_Y0 to location X8_Y11"} { { 12 { 0 ""} 0 0 9 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1640516317527 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1640516317527 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1640516320772 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_NOT_USED" "" "The Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and routability requirements required full optimization." {  } {  } 0 170202 "The Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and routability requirements required full optimization." 0 0 "Fitter" 0 -1 1640516322969 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:07 " "Fitter routing operations ending: elapsed time is 00:00:07" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1640516322970 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.38 " "Total time spent on timing analysis during the Fitter is 2.38 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1640516323018 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1640516323033 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1640516323119 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/works/FPGA/mediKitVerilog/output_files/mediKitVerilog.fit.smsg " "Generated suppressed messages file D:/works/FPGA/mediKitVerilog/output_files/mediKitVerilog.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1640516323190 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 21 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5776 " "Peak virtual memory: 5776 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1640516323247 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 26 18:58:43 2021 " "Processing ended: Sun Dec 26 18:58:43 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1640516323247 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1640516323247 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1640516323247 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1640516323247 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1640516326000 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1640516326001 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 26 18:58:45 2021 " "Processing started: Sun Dec 26 18:58:45 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1640516326001 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1640516326001 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off mediKitVerilog -c mediKitVerilog " "Command: quartus_asm --read_settings_files=off --write_settings_files=off mediKitVerilog -c mediKitVerilog" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1640516326001 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1640516328081 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1640516328202 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1640516328209 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4668 " "Peak virtual memory: 4668 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1640516328379 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 26 18:58:48 2021 " "Processing ended: Sun Dec 26 18:58:48 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1640516328379 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1640516328379 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1640516328379 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1640516328379 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1640516329106 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1640516330363 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1640516330364 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 26 18:58:49 2021 " "Processing started: Sun Dec 26 18:58:49 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1640516330364 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1640516330364 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta mediKitVerilog -c mediKitVerilog " "Command: quartus_sta mediKitVerilog -c mediKitVerilog" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1640516330364 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1640516330677 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1640516331120 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1640516331120 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1640516331168 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1640516331168 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1640516331236 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1640516332903 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "272 " "The Timing Analyzer is analyzing 272 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1640516332967 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "mediKitVerilog.sdc " "Synopsys Design Constraints File file not found: 'mediKitVerilog.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1640516332999 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1640516333000 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1640516333005 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name main:b2v_inst14\|cur_state.0000_2957 main:b2v_inst14\|cur_state.0000_2957 " "create_clock -period 1.000 -name main:b2v_inst14\|cur_state.0000_2957 main:b2v_inst14\|cur_state.0000_2957" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1640516333005 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name freqDiv_250:b2v_inst28\|clktmp freqDiv_250:b2v_inst28\|clktmp " "create_clock -period 1.000 -name freqDiv_250:b2v_inst28\|clktmp freqDiv_250:b2v_inst28\|clktmp" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1640516333005 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name freqDiv_500:b2v_inst26\|clktmp freqDiv_500:b2v_inst26\|clktmp " "create_clock -period 1.000 -name freqDiv_500:b2v_inst26\|clktmp freqDiv_500:b2v_inst26\|clktmp" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1640516333005 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name freqDiv_125:b2v_inst29\|clktmp freqDiv_125:b2v_inst29\|clktmp " "create_clock -period 1.000 -name freqDiv_125:b2v_inst29\|clktmp freqDiv_125:b2v_inst29\|clktmp" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1640516333005 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name key_row\[0\] key_row\[0\] " "create_clock -period 1.000 -name key_row\[0\] key_row\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1640516333005 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name main:b2v_inst14\|cnt_b0\[0\] main:b2v_inst14\|cnt_b0\[0\] " "create_clock -period 1.000 -name main:b2v_inst14\|cnt_b0\[0\] main:b2v_inst14\|cnt_b0\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1640516333005 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name freqDiv_20:b2v_inst4\|clktmp freqDiv_20:b2v_inst4\|clktmp " "create_clock -period 1.000 -name freqDiv_20:b2v_inst4\|clktmp freqDiv_20:b2v_inst4\|clktmp" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1640516333005 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1640516333005 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst14\|cnt_b2\[0\]~0\|combout " "Node \"b2v_inst14\|cnt_b2\[0\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640516333007 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst14\|cnt_b2\[0\]~0\|dataa " "Node \"b2v_inst14\|cnt_b2\[0\]~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640516333007 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 103 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1640516333007 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst14\|cnt_b6\[0\]~0\|combout " "Node \"b2v_inst14\|cnt_b6\[0\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640516333007 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst14\|cnt_b6\[0\]~0\|datac " "Node \"b2v_inst14\|cnt_b6\[0\]~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640516333007 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 115 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1640516333007 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst14\|cnt_b1\[0\]~0\|combout " "Node \"b2v_inst14\|cnt_b1\[0\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640516333007 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst14\|cnt_b1\[0\]~0\|datab " "Node \"b2v_inst14\|cnt_b1\[0\]~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640516333007 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 67 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1640516333007 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst14\|cnt_b5\[0\]~0\|combout " "Node \"b2v_inst14\|cnt_b5\[0\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640516333007 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst14\|cnt_b5\[0\]~0\|datac " "Node \"b2v_inst14\|cnt_b5\[0\]~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640516333007 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 91 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1640516333007 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "b2v_inst14\|cnt_b4\[0\]~0\|combout " "Node \"b2v_inst14\|cnt_b4\[0\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640516333007 ""} { "Warning" "WSTA_SCC_NODE" "b2v_inst14\|cnt_b4\[0\]~0\|datab " "Node \"b2v_inst14\|cnt_b4\[0\]~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1640516333007 ""}  } { { "main.v" "" { Text "D:/works/FPGA/mediKitVerilog/main.v" 79 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1640516333007 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "main:b2v_inst14\|cur_state.0000_2957 main:b2v_inst14\|cur_state.0000_2957 " "Clock target main:b2v_inst14\|cur_state.0000_2957 of clock main:b2v_inst14\|cur_state.0000_2957 is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1640516333009 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1640516333016 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1640516333036 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1640516333044 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -29.373 " "Worst-case setup slack is -29.373" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640516333046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640516333046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -29.373           -1807.210 clock  " "  -29.373           -1807.210 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640516333046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -21.850            -430.401 main:b2v_inst14\|cnt_b0\[0\]  " "  -21.850            -430.401 main:b2v_inst14\|cnt_b0\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640516333046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -20.941           -1753.436 main:b2v_inst14\|cur_state.0000_2957  " "  -20.941           -1753.436 main:b2v_inst14\|cur_state.0000_2957 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640516333046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.800            -140.450 freqDiv_250:b2v_inst28\|clktmp  " "  -17.800            -140.450 freqDiv_250:b2v_inst28\|clktmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640516333046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.740             -18.834 key_row\[0\]  " "   -2.740             -18.834 key_row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640516333046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.247              -1.247 freqDiv_125:b2v_inst29\|clktmp  " "   -1.247              -1.247 freqDiv_125:b2v_inst29\|clktmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640516333046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.238              -1.238 freqDiv_500:b2v_inst26\|clktmp  " "   -1.238              -1.238 freqDiv_500:b2v_inst26\|clktmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640516333046 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1640516333046 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -17.857 " "Worst-case hold slack is -17.857" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640516333057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640516333057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.857            -454.421 main:b2v_inst14\|cur_state.0000_2957  " "  -17.857            -454.421 main:b2v_inst14\|cur_state.0000_2957 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640516333057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.645            -351.082 clock  " "  -14.645            -351.082 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640516333057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.783             -92.002 main:b2v_inst14\|cnt_b0\[0\]  " "  -11.783             -92.002 main:b2v_inst14\|cnt_b0\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640516333057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.471             -14.748 key_row\[0\]  " "   -2.471             -14.748 key_row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640516333057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.296              -1.296 freqDiv_250:b2v_inst28\|clktmp  " "   -1.296              -1.296 freqDiv_250:b2v_inst28\|clktmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640516333057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.684               0.000 freqDiv_500:b2v_inst26\|clktmp  " "    1.684               0.000 freqDiv_500:b2v_inst26\|clktmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640516333057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.693               0.000 freqDiv_125:b2v_inst29\|clktmp  " "    1.693               0.000 freqDiv_125:b2v_inst29\|clktmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640516333057 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1640516333057 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -22.654 " "Worst-case recovery slack is -22.654" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640516333060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640516333060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -22.654            -158.365 main:b2v_inst14\|cur_state.0000_2957  " "  -22.654            -158.365 main:b2v_inst14\|cur_state.0000_2957 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640516333060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -21.285            -305.621 key_row\[0\]  " "  -21.285            -305.621 key_row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640516333060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.139              -0.139 clock  " "   -0.139              -0.139 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640516333060 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1640516333060 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -16.891 " "Worst-case removal slack is -16.891" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640516333062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640516333062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.891             -67.485 main:b2v_inst14\|cur_state.0000_2957  " "  -16.891             -67.485 main:b2v_inst14\|cur_state.0000_2957 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640516333062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.376              -8.474 clock  " "   -3.376              -8.474 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640516333062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.323             -35.049 key_row\[0\]  " "   -3.323             -35.049 key_row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640516333062 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1640516333062 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -10.829 " "Worst-case minimum pulse width slack is -10.829" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640516333064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640516333064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.829            -764.010 main:b2v_inst14\|cur_state.0000_2957  " "  -10.829            -764.010 main:b2v_inst14\|cur_state.0000_2957 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640516333064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.156            -461.753 clock  " "   -8.156            -461.753 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640516333064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.636            -542.690 main:b2v_inst14\|cnt_b0\[0\]  " "   -7.636            -542.690 main:b2v_inst14\|cnt_b0\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640516333064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 key_row\[0\]  " "   -2.289              -2.289 key_row\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640516333064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 freqDiv_125:b2v_inst29\|clktmp  " "    0.234               0.000 freqDiv_125:b2v_inst29\|clktmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640516333064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 freqDiv_20:b2v_inst4\|clktmp  " "    0.234               0.000 freqDiv_20:b2v_inst4\|clktmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640516333064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 freqDiv_250:b2v_inst28\|clktmp  " "    0.234               0.000 freqDiv_250:b2v_inst28\|clktmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640516333064 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 freqDiv_500:b2v_inst26\|clktmp  " "    0.234               0.000 freqDiv_500:b2v_inst26\|clktmp " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1640516333064 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1640516333064 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Timing Analyzer" 0 -1 1640516333259 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1640516333283 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1640516333284 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 20 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4687 " "Peak virtual memory: 4687 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1640516333350 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 26 18:58:53 2021 " "Processing ended: Sun Dec 26 18:58:53 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1640516333350 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1640516333350 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1640516333350 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1640516333350 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1640516334759 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1640516334759 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 26 18:58:54 2021 " "Processing started: Sun Dec 26 18:58:54 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1640516334759 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1640516334759 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off mediKitVerilog -c mediKitVerilog " "Command: quartus_eda --read_settings_files=off --write_settings_files=off mediKitVerilog -c mediKitVerilog" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1640516334759 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1640516335994 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mediKitVerilog.vo D:/works/FPGA/mediKitVerilog/simulation/modelsim/ simulation " "Generated file mediKitVerilog.vo in folder \"D:/works/FPGA/mediKitVerilog/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1640516336370 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4628 " "Peak virtual memory: 4628 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1640516336402 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 26 18:58:56 2021 " "Processing ended: Sun Dec 26 18:58:56 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1640516336402 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1640516336402 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1640516336402 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1640516336402 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 773 s " "Quartus Prime Full Compilation was successful. 0 errors, 773 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1640516337117 ""}
