
ESTUDO_LoRa.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003578  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000234  08003684  08003684  00013684  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080038b8  080038b8  00020080  2**0
                  CONTENTS
  4 .ARM          00000000  080038b8  080038b8  00020080  2**0
                  CONTENTS
  5 .preinit_array 00000000  080038b8  080038b8  00020080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080038b8  080038b8  000138b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080038bc  080038bc  000138bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000080  20000000  080038c0  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000019c  20000080  08003940  00020080  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  2000021c  08003940  0002021c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020080  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008724  00000000  00000000  000200a9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001a32  00000000  00000000  000287cd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000708  00000000  00000000  0002a200  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000660  00000000  00000000  0002a908  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001746b  00000000  00000000  0002af68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00009410  00000000  00000000  000423d3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008284c  00000000  00000000  0004b7e3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000ce02f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002344  00000000  00000000  000ce080  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000080 	.word	0x20000080
 8000128:	00000000 	.word	0x00000000
 800012c:	0800366c 	.word	0x0800366c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000084 	.word	0x20000084
 8000148:	0800366c 	.word	0x0800366c

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <HAL_UARTEx_RxEventCallback>:
 * @param
 * @param
 * @retval ***NONE***
 */

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size) {
 800015c:	b580      	push	{r7, lr}
 800015e:	b084      	sub	sp, #16
 8000160:	af00      	add	r7, sp, #0
 8000162:	6078      	str	r0, [r7, #4]
 8000164:	460b      	mov	r3, r1
 8000166:	807b      	strh	r3, [r7, #2]
	/* Prevent unused argument(s) compilation warning */
	HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_4);
 8000168:	2110      	movs	r1, #16
 800016a:	481a      	ldr	r0, [pc, #104]	; (80001d4 <HAL_UARTEx_RxEventCallback+0x78>)
 800016c:	f001 f87a 	bl	8001264 <HAL_GPIO_TogglePin>
	if (huart->Instance == USART3) {
 8000170:	687b      	ldr	r3, [r7, #4]
 8000172:	681b      	ldr	r3, [r3, #0]
 8000174:	4a18      	ldr	r2, [pc, #96]	; (80001d8 <HAL_UARTEx_RxEventCallback+0x7c>)
 8000176:	4293      	cmp	r3, r2
 8000178:	d128      	bne.n	80001cc <HAL_UARTEx_RxEventCallback+0x70>
		if (!memcmp(DMA_RX_Buffer_3, "AT+", 3))
 800017a:	2203      	movs	r2, #3
 800017c:	4917      	ldr	r1, [pc, #92]	; (80001dc <HAL_UARTEx_RxEventCallback+0x80>)
 800017e:	4818      	ldr	r0, [pc, #96]	; (80001e0 <HAL_UARTEx_RxEventCallback+0x84>)
 8000180:	f002 f92e 	bl	80023e0 <memcmp>
 8000184:	4603      	mov	r3, r0
 8000186:	2b00      	cmp	r3, #0
 8000188:	d102      	bne.n	8000190 <HAL_UARTEx_RxEventCallback+0x34>
			LORA_Receive(DMA_RX_Buffer_3);
 800018a:	4815      	ldr	r0, [pc, #84]	; (80001e0 <HAL_UARTEx_RxEventCallback+0x84>)
 800018c:	f000 f846 	bl	800021c <LORA_Receive>
		for (int i = 0; i < DMA_RX_BUFFER_SIZE; i++)
 8000190:	2300      	movs	r3, #0
 8000192:	60fb      	str	r3, [r7, #12]
 8000194:	e007      	b.n	80001a6 <HAL_UARTEx_RxEventCallback+0x4a>
		{
			DMA_RX_Buffer_3[i] = '\000';
 8000196:	4a12      	ldr	r2, [pc, #72]	; (80001e0 <HAL_UARTEx_RxEventCallback+0x84>)
 8000198:	68fb      	ldr	r3, [r7, #12]
 800019a:	4413      	add	r3, r2
 800019c:	2200      	movs	r2, #0
 800019e:	701a      	strb	r2, [r3, #0]
		for (int i = 0; i < DMA_RX_BUFFER_SIZE; i++)
 80001a0:	68fb      	ldr	r3, [r7, #12]
 80001a2:	3301      	adds	r3, #1
 80001a4:	60fb      	str	r3, [r7, #12]
 80001a6:	68fb      	ldr	r3, [r7, #12]
 80001a8:	2b31      	cmp	r3, #49	; 0x31
 80001aa:	ddf4      	ble.n	8000196 <HAL_UARTEx_RxEventCallback+0x3a>
		}
		HAL_UARTEx_ReceiveToIdle_DMA(&huart3, &DMA_RX_Buffer_3[0], DMA_RX_BUFFER_SIZE);
 80001ac:	2232      	movs	r2, #50	; 0x32
 80001ae:	490c      	ldr	r1, [pc, #48]	; (80001e0 <HAL_UARTEx_RxEventCallback+0x84>)
 80001b0:	480c      	ldr	r0, [pc, #48]	; (80001e4 <HAL_UARTEx_RxEventCallback+0x88>)
 80001b2:	f001 fd54 	bl	8001c5e <HAL_UARTEx_ReceiveToIdle_DMA>
		huart3.pRxBuffPtr=&DMA_RX_Buffer_3[0];
 80001b6:	4b0b      	ldr	r3, [pc, #44]	; (80001e4 <HAL_UARTEx_RxEventCallback+0x88>)
 80001b8:	4a09      	ldr	r2, [pc, #36]	; (80001e0 <HAL_UARTEx_RxEventCallback+0x84>)
 80001ba:	629a      	str	r2, [r3, #40]	; 0x28
		__HAL_DMA_DISABLE_IT(&hdma_usart3_rx, DMA_IT_HT);
 80001bc:	4b0a      	ldr	r3, [pc, #40]	; (80001e8 <HAL_UARTEx_RxEventCallback+0x8c>)
 80001be:	681b      	ldr	r3, [r3, #0]
 80001c0:	681a      	ldr	r2, [r3, #0]
 80001c2:	4b09      	ldr	r3, [pc, #36]	; (80001e8 <HAL_UARTEx_RxEventCallback+0x8c>)
 80001c4:	681b      	ldr	r3, [r3, #0]
 80001c6:	f022 0204 	bic.w	r2, r2, #4
 80001ca:	601a      	str	r2, [r3, #0]

	}
}
 80001cc:	bf00      	nop
 80001ce:	3710      	adds	r7, #16
 80001d0:	46bd      	mov	sp, r7
 80001d2:	bd80      	pop	{r7, pc}
 80001d4:	40010800 	.word	0x40010800
 80001d8:	40004800 	.word	0x40004800
 80001dc:	08003684 	.word	0x08003684
 80001e0:	2000009c 	.word	0x2000009c
 80001e4:	20000178 	.word	0x20000178
 80001e8:	200001c0 	.word	0x200001c0

080001ec <USART_Init>:
 * @brief
 * @param
 * @param
 * @retval ***NONE***
 */
void USART_Init(void) {
 80001ec:	b580      	push	{r7, lr}
 80001ee:	af00      	add	r7, sp, #0
	HAL_UARTEx_ReceiveToIdle_DMA(&huart3, DMA_RX_Buffer_3, DMA_RX_BUFFER_SIZE);
 80001f0:	2232      	movs	r2, #50	; 0x32
 80001f2:	4907      	ldr	r1, [pc, #28]	; (8000210 <USART_Init+0x24>)
 80001f4:	4807      	ldr	r0, [pc, #28]	; (8000214 <USART_Init+0x28>)
 80001f6:	f001 fd32 	bl	8001c5e <HAL_UARTEx_ReceiveToIdle_DMA>
	__HAL_DMA_DISABLE_IT(&hdma_usart3_rx, DMA_IT_HT);
 80001fa:	4b07      	ldr	r3, [pc, #28]	; (8000218 <USART_Init+0x2c>)
 80001fc:	681b      	ldr	r3, [r3, #0]
 80001fe:	681a      	ldr	r2, [r3, #0]
 8000200:	4b05      	ldr	r3, [pc, #20]	; (8000218 <USART_Init+0x2c>)
 8000202:	681b      	ldr	r3, [r3, #0]
 8000204:	f022 0204 	bic.w	r2, r2, #4
 8000208:	601a      	str	r2, [r3, #0]
//	HAL_UARTEx_ReceiveToIdle_DMA(&huart2, DMA_RX_Buffer_2, DMA_RX_BUFFER_SIZE);
}
 800020a:	bf00      	nop
 800020c:	bd80      	pop	{r7, pc}
 800020e:	bf00      	nop
 8000210:	2000009c 	.word	0x2000009c
 8000214:	20000178 	.word	0x20000178
 8000218:	200001c0 	.word	0x200001c0

0800021c <LORA_Receive>:
LoRa_Id Identifier = 0;
/* USER CODE END PV */

/* Private functions ------------------------------------------------------------*/
/* USER CODE BEGIN PF */
void LORA_Receive(uint8_t buffer[50]) {
 800021c:	b580      	push	{r7, lr}
 800021e:	b086      	sub	sp, #24
 8000220:	af00      	add	r7, sp, #0
 8000222:	6078      	str	r0, [r7, #4]
	int posição = 0;
 8000224:	2300      	movs	r3, #0
 8000226:	617b      	str	r3, [r7, #20]
	for (int i = 0; i < 50; i++) {
 8000228:	2300      	movs	r3, #0
 800022a:	613b      	str	r3, [r7, #16]
 800022c:	e011      	b.n	8000252 <LORA_Receive+0x36>
		if (!memcmp(buffer + i, "<OK>", 4)) {
 800022e:	693b      	ldr	r3, [r7, #16]
 8000230:	687a      	ldr	r2, [r7, #4]
 8000232:	4413      	add	r3, r2
 8000234:	2204      	movs	r2, #4
 8000236:	491d      	ldr	r1, [pc, #116]	; (80002ac <LORA_Receive+0x90>)
 8000238:	4618      	mov	r0, r3
 800023a:	f002 f8d1 	bl	80023e0 <memcmp>
 800023e:	4603      	mov	r3, r0
 8000240:	2b00      	cmp	r3, #0
 8000242:	d103      	bne.n	800024c <LORA_Receive+0x30>
			posição = i + 4;
 8000244:	693b      	ldr	r3, [r7, #16]
 8000246:	3304      	adds	r3, #4
 8000248:	617b      	str	r3, [r7, #20]
			break;
 800024a:	e005      	b.n	8000258 <LORA_Receive+0x3c>
	for (int i = 0; i < 50; i++) {
 800024c:	693b      	ldr	r3, [r7, #16]
 800024e:	3301      	adds	r3, #1
 8000250:	613b      	str	r3, [r7, #16]
 8000252:	693b      	ldr	r3, [r7, #16]
 8000254:	2b31      	cmp	r3, #49	; 0x31
 8000256:	ddea      	ble.n	800022e <LORA_Receive+0x12>
		}
	}
	if (posição != 0) {
 8000258:	697b      	ldr	r3, [r7, #20]
 800025a:	2b00      	cmp	r3, #0
 800025c:	d01f      	beq.n	800029e <LORA_Receive+0x82>
		for (int i = 0; i < 100; i++) {
 800025e:	2300      	movs	r3, #0
 8000260:	60fb      	str	r3, [r7, #12]
 8000262:	e016      	b.n	8000292 <LORA_Receive+0x76>
			if (i <= posição + 1)
 8000264:	697b      	ldr	r3, [r7, #20]
 8000266:	3301      	adds	r3, #1
 8000268:	68fa      	ldr	r2, [r7, #12]
 800026a:	429a      	cmp	r2, r3
 800026c:	dc09      	bgt.n	8000282 <LORA_Receive+0x66>
				LORA_UART_BUFFER[i] = buffer[i];
 800026e:	68fb      	ldr	r3, [r7, #12]
 8000270:	687a      	ldr	r2, [r7, #4]
 8000272:	4413      	add	r3, r2
 8000274:	7819      	ldrb	r1, [r3, #0]
 8000276:	4a0e      	ldr	r2, [pc, #56]	; (80002b0 <LORA_Receive+0x94>)
 8000278:	68fb      	ldr	r3, [r7, #12]
 800027a:	4413      	add	r3, r2
 800027c:	460a      	mov	r2, r1
 800027e:	701a      	strb	r2, [r3, #0]
 8000280:	e004      	b.n	800028c <LORA_Receive+0x70>
			else
				LORA_UART_BUFFER[i] = '\000';
 8000282:	4a0b      	ldr	r2, [pc, #44]	; (80002b0 <LORA_Receive+0x94>)
 8000284:	68fb      	ldr	r3, [r7, #12]
 8000286:	4413      	add	r3, r2
 8000288:	2200      	movs	r2, #0
 800028a:	701a      	strb	r2, [r3, #0]
		for (int i = 0; i < 100; i++) {
 800028c:	68fb      	ldr	r3, [r7, #12]
 800028e:	3301      	adds	r3, #1
 8000290:	60fb      	str	r3, [r7, #12]
 8000292:	68fb      	ldr	r3, [r7, #12]
 8000294:	2b63      	cmp	r3, #99	; 0x63
 8000296:	dde5      	ble.n	8000264 <LORA_Receive+0x48>
		}
		LORA_STATUS_RECEIVE = LORA_OK;
 8000298:	4b06      	ldr	r3, [pc, #24]	; (80002b4 <LORA_Receive+0x98>)
 800029a:	2201      	movs	r2, #1
 800029c:	701a      	strb	r2, [r3, #0]
	}
	LORA_STATUS_RECEIVE = LORA_FAILED;
 800029e:	4b05      	ldr	r3, [pc, #20]	; (80002b4 <LORA_Receive+0x98>)
 80002a0:	2200      	movs	r2, #0
 80002a2:	701a      	strb	r2, [r3, #0]
}
 80002a4:	bf00      	nop
 80002a6:	3718      	adds	r7, #24
 80002a8:	46bd      	mov	sp, r7
 80002aa:	bd80      	pop	{r7, pc}
 80002ac:	08003688 	.word	0x08003688
 80002b0:	20000104 	.word	0x20000104
 80002b4:	20000168 	.word	0x20000168

080002b8 <LORA_WaitReceive>:

void LORA_WaitReceive(uint16_t _TimerWait) {
 80002b8:	b580      	push	{r7, lr}
 80002ba:	b084      	sub	sp, #16
 80002bc:	af00      	add	r7, sp, #0
 80002be:	4603      	mov	r3, r0
 80002c0:	80fb      	strh	r3, [r7, #6]
	uint32_t Timer_start = HAL_GetTick();
 80002c2:	f000 fb2d 	bl	8000920 <HAL_GetTick>
 80002c6:	60f8      	str	r0, [r7, #12]
	while (LORA_STATUS_RECEIVE != LORA_OK)
 80002c8:	e007      	b.n	80002da <LORA_WaitReceive+0x22>
		if (HAL_GetTick() - Timer_start > _TimerWait)
 80002ca:	f000 fb29 	bl	8000920 <HAL_GetTick>
 80002ce:	4602      	mov	r2, r0
 80002d0:	68fb      	ldr	r3, [r7, #12]
 80002d2:	1ad2      	subs	r2, r2, r3
 80002d4:	88fb      	ldrh	r3, [r7, #6]
 80002d6:	429a      	cmp	r2, r3
 80002d8:	d804      	bhi.n	80002e4 <LORA_WaitReceive+0x2c>
	while (LORA_STATUS_RECEIVE != LORA_OK)
 80002da:	4b05      	ldr	r3, [pc, #20]	; (80002f0 <LORA_WaitReceive+0x38>)
 80002dc:	781b      	ldrb	r3, [r3, #0]
 80002de:	2b01      	cmp	r3, #1
 80002e0:	d1f3      	bne.n	80002ca <LORA_WaitReceive+0x12>
			break;
}
 80002e2:	e000      	b.n	80002e6 <LORA_WaitReceive+0x2e>
			break;
 80002e4:	bf00      	nop
}
 80002e6:	bf00      	nop
 80002e8:	3710      	adds	r7, #16
 80002ea:	46bd      	mov	sp, r7
 80002ec:	bd80      	pop	{r7, pc}
 80002ee:	bf00      	nop
 80002f0:	20000168 	.word	0x20000168

080002f4 <LORA_TransmitCommand>:

void LORA_TransmitCommand(char *_Command, uint8_t _Size) {
 80002f4:	b580      	push	{r7, lr}
 80002f6:	b082      	sub	sp, #8
 80002f8:	af00      	add	r7, sp, #0
 80002fa:	6078      	str	r0, [r7, #4]
 80002fc:	460b      	mov	r3, r1
 80002fe:	70fb      	strb	r3, [r7, #3]
	HAL_UART_Transmit(LORA_HANDLER_UART, (uint8_t*) _Command, _Size, 100);
 8000300:	78fb      	ldrb	r3, [r7, #3]
 8000302:	b29a      	uxth	r2, r3
 8000304:	2364      	movs	r3, #100	; 0x64
 8000306:	6879      	ldr	r1, [r7, #4]
 8000308:	4803      	ldr	r0, [pc, #12]	; (8000318 <LORA_TransmitCommand+0x24>)
 800030a:	f001 fc25 	bl	8001b58 <HAL_UART_Transmit>
}
 800030e:	bf00      	nop
 8000310:	3708      	adds	r7, #8
 8000312:	46bd      	mov	sp, r7
 8000314:	bd80      	pop	{r7, pc}
 8000316:	bf00      	nop
 8000318:	20000178 	.word	0x20000178

0800031c <AT_EndDeviceIdentifier>:
 * @param _Identifier: Identificador de dispositivo final
 * @retval Status de execução do comando
 */

LoRa_StatusTypeDef AT_EndDeviceIdentifier(LoRa_OperationTypeDef _Operacao,
		LoRa_Id *_Identifier) {
 800031c:	b580      	push	{r7, lr}
 800031e:	b084      	sub	sp, #16
 8000320:	af02      	add	r7, sp, #8
 8000322:	4603      	mov	r3, r0
 8000324:	6039      	str	r1, [r7, #0]
 8000326:	71fb      	strb	r3, [r7, #7]
	switch (_Operacao) {
 8000328:	79fb      	ldrb	r3, [r7, #7]
 800032a:	2b00      	cmp	r3, #0
 800032c:	d002      	beq.n	8000334 <AT_EndDeviceIdentifier+0x18>
 800032e:	2b01      	cmp	r3, #1
 8000330:	d028      	beq.n	8000384 <AT_EndDeviceIdentifier+0x68>
				((uint16_t*) _Identifier)[3], ((uint16_t*) _Identifier)[2],
				((uint16_t*) _Identifier)[1], ((uint16_t*) _Identifier)[0]);
		LORA_TransmitCommand(AT_command, strlen(AT_command));
		break;
	default:
		break;
 8000332:	e047      	b.n	80003c4 <AT_EndDeviceIdentifier+0xa8>
		sprintf(AT_command, "AT+DEVEUI\r\n");
 8000334:	4926      	ldr	r1, [pc, #152]	; (80003d0 <AT_EndDeviceIdentifier+0xb4>)
 8000336:	4827      	ldr	r0, [pc, #156]	; (80003d4 <AT_EndDeviceIdentifier+0xb8>)
 8000338:	f002 f86a 	bl	8002410 <siprintf>
		LORA_TransmitCommand(AT_command, strlen(AT_command));
 800033c:	4825      	ldr	r0, [pc, #148]	; (80003d4 <AT_EndDeviceIdentifier+0xb8>)
 800033e:	f7ff ff05 	bl	800014c <strlen>
 8000342:	4603      	mov	r3, r0
 8000344:	b2db      	uxtb	r3, r3
 8000346:	4619      	mov	r1, r3
 8000348:	4822      	ldr	r0, [pc, #136]	; (80003d4 <AT_EndDeviceIdentifier+0xb8>)
 800034a:	f7ff ffd3 	bl	80002f4 <LORA_TransmitCommand>
		LORA_WaitReceive(100);
 800034e:	2064      	movs	r0, #100	; 0x64
 8000350:	f7ff ffb2 	bl	80002b8 <LORA_WaitReceive>
		_Identifier[0] = 0;
 8000354:	6839      	ldr	r1, [r7, #0]
 8000356:	f04f 0200 	mov.w	r2, #0
 800035a:	f04f 0300 	mov.w	r3, #0
 800035e:	e9c1 2300 	strd	r2, r3, [r1]
		sscanf(LORA_UART_BUFFER, "%s\r%8lx%8lx\r", AT_command,
 8000362:	683b      	ldr	r3, [r7, #0]
 8000364:	1d1a      	adds	r2, r3, #4
 8000366:	683b      	ldr	r3, [r7, #0]
 8000368:	9300      	str	r3, [sp, #0]
 800036a:	4613      	mov	r3, r2
 800036c:	4a19      	ldr	r2, [pc, #100]	; (80003d4 <AT_EndDeviceIdentifier+0xb8>)
 800036e:	491a      	ldr	r1, [pc, #104]	; (80003d8 <AT_EndDeviceIdentifier+0xbc>)
 8000370:	481a      	ldr	r0, [pc, #104]	; (80003dc <AT_EndDeviceIdentifier+0xc0>)
 8000372:	f002 f86d 	bl	8002450 <siscanf>
		Identifier = _Identifier[0];
 8000376:	683b      	ldr	r3, [r7, #0]
 8000378:	e9d3 2300 	ldrd	r2, r3, [r3]
 800037c:	4918      	ldr	r1, [pc, #96]	; (80003e0 <AT_EndDeviceIdentifier+0xc4>)
 800037e:	e9c1 2300 	strd	r2, r3, [r1]
		break;
 8000382:	e01f      	b.n	80003c4 <AT_EndDeviceIdentifier+0xa8>
				((uint16_t*) _Identifier)[3], ((uint16_t*) _Identifier)[2],
 8000384:	683b      	ldr	r3, [r7, #0]
 8000386:	3306      	adds	r3, #6
 8000388:	881b      	ldrh	r3, [r3, #0]
		sprintf(AT_command, "AT+DEVEUI %04X%04X%04X%04X\r\n",
 800038a:	4619      	mov	r1, r3
				((uint16_t*) _Identifier)[3], ((uint16_t*) _Identifier)[2],
 800038c:	683b      	ldr	r3, [r7, #0]
 800038e:	3304      	adds	r3, #4
 8000390:	881b      	ldrh	r3, [r3, #0]
		sprintf(AT_command, "AT+DEVEUI %04X%04X%04X%04X\r\n",
 8000392:	4618      	mov	r0, r3
				((uint16_t*) _Identifier)[1], ((uint16_t*) _Identifier)[0]);
 8000394:	683b      	ldr	r3, [r7, #0]
 8000396:	3302      	adds	r3, #2
 8000398:	881b      	ldrh	r3, [r3, #0]
		sprintf(AT_command, "AT+DEVEUI %04X%04X%04X%04X\r\n",
 800039a:	461a      	mov	r2, r3
				((uint16_t*) _Identifier)[1], ((uint16_t*) _Identifier)[0]);
 800039c:	683b      	ldr	r3, [r7, #0]
 800039e:	881b      	ldrh	r3, [r3, #0]
		sprintf(AT_command, "AT+DEVEUI %04X%04X%04X%04X\r\n",
 80003a0:	9301      	str	r3, [sp, #4]
 80003a2:	9200      	str	r2, [sp, #0]
 80003a4:	4603      	mov	r3, r0
 80003a6:	460a      	mov	r2, r1
 80003a8:	490e      	ldr	r1, [pc, #56]	; (80003e4 <AT_EndDeviceIdentifier+0xc8>)
 80003aa:	480a      	ldr	r0, [pc, #40]	; (80003d4 <AT_EndDeviceIdentifier+0xb8>)
 80003ac:	f002 f830 	bl	8002410 <siprintf>
		LORA_TransmitCommand(AT_command, strlen(AT_command));
 80003b0:	4808      	ldr	r0, [pc, #32]	; (80003d4 <AT_EndDeviceIdentifier+0xb8>)
 80003b2:	f7ff fecb 	bl	800014c <strlen>
 80003b6:	4603      	mov	r3, r0
 80003b8:	b2db      	uxtb	r3, r3
 80003ba:	4619      	mov	r1, r3
 80003bc:	4805      	ldr	r0, [pc, #20]	; (80003d4 <AT_EndDeviceIdentifier+0xb8>)
 80003be:	f7ff ff99 	bl	80002f4 <LORA_TransmitCommand>
		break;
 80003c2:	bf00      	nop
	}
	return LORA_OK;
 80003c4:	2301      	movs	r3, #1
}
 80003c6:	4618      	mov	r0, r3
 80003c8:	3708      	adds	r7, #8
 80003ca:	46bd      	mov	sp, r7
 80003cc:	bd80      	pop	{r7, pc}
 80003ce:	bf00      	nop
 80003d0:	08003690 	.word	0x08003690
 80003d4:	200000d0 	.word	0x200000d0
 80003d8:	0800369c 	.word	0x0800369c
 80003dc:	20000104 	.word	0x20000104
 80003e0:	20000170 	.word	0x20000170
 80003e4:	080036ac 	.word	0x080036ac

080003e8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80003e8:	b580      	push	{r7, lr}
 80003ea:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80003ec:	f000 fa40 	bl	8000870 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80003f0:	f000 f82c 	bl	800044c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80003f4:	f000 f8b8 	bl	8000568 <MX_GPIO_Init>
  MX_DMA_Init();
 80003f8:	f000 f898 	bl	800052c <MX_DMA_Init>
  MX_USART3_UART_Init();
 80003fc:	f000 f86c 	bl	80004d8 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  USART_Init();
 8000400:	f7ff fef4 	bl	80001ec <USART_Init>
  /* USER CODE BEGIN WHILE */

//  AT_EndDeviceIdentifier(AT_OPERATION_WRITE, &id);
  while (1)
  {
	  AT_EndDeviceIdentifier(AT_OPERATION_READ, &id);
 8000404:	490c      	ldr	r1, [pc, #48]	; (8000438 <main+0x50>)
 8000406:	2000      	movs	r0, #0
 8000408:	f7ff ff88 	bl	800031c <AT_EndDeviceIdentifier>
	  if(!memcmp(DMA_RX_Buffer_3, AT_BEGINTERM, 3))
 800040c:	2203      	movs	r2, #3
 800040e:	490b      	ldr	r1, [pc, #44]	; (800043c <main+0x54>)
 8000410:	480b      	ldr	r0, [pc, #44]	; (8000440 <main+0x58>)
 8000412:	f001 ffe5 	bl	80023e0 <memcmp>
 8000416:	4603      	mov	r3, r0
 8000418:	2b00      	cmp	r3, #0
 800041a:	d103      	bne.n	8000424 <main+0x3c>
		  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_0);
 800041c:	2101      	movs	r1, #1
 800041e:	4809      	ldr	r0, [pc, #36]	; (8000444 <main+0x5c>)
 8000420:	f000 ff20 	bl	8001264 <HAL_GPIO_TogglePin>
	  Send_STATUS = memcmp(DMA_RX_Buffer_3, AT_BEGINTERM, 3);
 8000424:	2203      	movs	r2, #3
 8000426:	4905      	ldr	r1, [pc, #20]	; (800043c <main+0x54>)
 8000428:	4805      	ldr	r0, [pc, #20]	; (8000440 <main+0x58>)
 800042a:	f001 ffd9 	bl	80023e0 <memcmp>
 800042e:	4603      	mov	r3, r0
 8000430:	b2da      	uxtb	r2, r3
 8000432:	4b05      	ldr	r3, [pc, #20]	; (8000448 <main+0x60>)
 8000434:	701a      	strb	r2, [r3, #0]
	  AT_EndDeviceIdentifier(AT_OPERATION_READ, &id);
 8000436:	e7e5      	b.n	8000404 <main+0x1c>
 8000438:	20000008 	.word	0x20000008
 800043c:	080036cc 	.word	0x080036cc
 8000440:	2000009c 	.word	0x2000009c
 8000444:	40010800 	.word	0x40010800
 8000448:	20000000 	.word	0x20000000

0800044c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800044c:	b580      	push	{r7, lr}
 800044e:	b090      	sub	sp, #64	; 0x40
 8000450:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000452:	f107 0318 	add.w	r3, r7, #24
 8000456:	2228      	movs	r2, #40	; 0x28
 8000458:	2100      	movs	r1, #0
 800045a:	4618      	mov	r0, r3
 800045c:	f001 ffd0 	bl	8002400 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000460:	1d3b      	adds	r3, r7, #4
 8000462:	2200      	movs	r2, #0
 8000464:	601a      	str	r2, [r3, #0]
 8000466:	605a      	str	r2, [r3, #4]
 8000468:	609a      	str	r2, [r3, #8]
 800046a:	60da      	str	r2, [r3, #12]
 800046c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800046e:	2301      	movs	r3, #1
 8000470:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000472:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000476:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000478:	2300      	movs	r3, #0
 800047a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800047c:	2301      	movs	r3, #1
 800047e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000480:	2302      	movs	r3, #2
 8000482:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000484:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000488:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800048a:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 800048e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000490:	f107 0318 	add.w	r3, r7, #24
 8000494:	4618      	mov	r0, r3
 8000496:	f000 feff 	bl	8001298 <HAL_RCC_OscConfig>
 800049a:	4603      	mov	r3, r0
 800049c:	2b00      	cmp	r3, #0
 800049e:	d001      	beq.n	80004a4 <SystemClock_Config+0x58>
  {
    Error_Handler();
 80004a0:	f000 f8ac 	bl	80005fc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80004a4:	230f      	movs	r3, #15
 80004a6:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80004a8:	2302      	movs	r3, #2
 80004aa:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80004ac:	2300      	movs	r3, #0
 80004ae:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80004b0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80004b4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80004b6:	2300      	movs	r3, #0
 80004b8:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80004ba:	1d3b      	adds	r3, r7, #4
 80004bc:	2102      	movs	r1, #2
 80004be:	4618      	mov	r0, r3
 80004c0:	f001 f96c 	bl	800179c <HAL_RCC_ClockConfig>
 80004c4:	4603      	mov	r3, r0
 80004c6:	2b00      	cmp	r3, #0
 80004c8:	d001      	beq.n	80004ce <SystemClock_Config+0x82>
  {
    Error_Handler();
 80004ca:	f000 f897 	bl	80005fc <Error_Handler>
  }
}
 80004ce:	bf00      	nop
 80004d0:	3740      	adds	r7, #64	; 0x40
 80004d2:	46bd      	mov	sp, r7
 80004d4:	bd80      	pop	{r7, pc}
	...

080004d8 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80004d8:	b580      	push	{r7, lr}
 80004da:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80004dc:	4b11      	ldr	r3, [pc, #68]	; (8000524 <MX_USART3_UART_Init+0x4c>)
 80004de:	4a12      	ldr	r2, [pc, #72]	; (8000528 <MX_USART3_UART_Init+0x50>)
 80004e0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80004e2:	4b10      	ldr	r3, [pc, #64]	; (8000524 <MX_USART3_UART_Init+0x4c>)
 80004e4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80004e8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80004ea:	4b0e      	ldr	r3, [pc, #56]	; (8000524 <MX_USART3_UART_Init+0x4c>)
 80004ec:	2200      	movs	r2, #0
 80004ee:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80004f0:	4b0c      	ldr	r3, [pc, #48]	; (8000524 <MX_USART3_UART_Init+0x4c>)
 80004f2:	2200      	movs	r2, #0
 80004f4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80004f6:	4b0b      	ldr	r3, [pc, #44]	; (8000524 <MX_USART3_UART_Init+0x4c>)
 80004f8:	2200      	movs	r2, #0
 80004fa:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80004fc:	4b09      	ldr	r3, [pc, #36]	; (8000524 <MX_USART3_UART_Init+0x4c>)
 80004fe:	220c      	movs	r2, #12
 8000500:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000502:	4b08      	ldr	r3, [pc, #32]	; (8000524 <MX_USART3_UART_Init+0x4c>)
 8000504:	2200      	movs	r2, #0
 8000506:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000508:	4b06      	ldr	r3, [pc, #24]	; (8000524 <MX_USART3_UART_Init+0x4c>)
 800050a:	2200      	movs	r2, #0
 800050c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800050e:	4805      	ldr	r0, [pc, #20]	; (8000524 <MX_USART3_UART_Init+0x4c>)
 8000510:	f001 fad2 	bl	8001ab8 <HAL_UART_Init>
 8000514:	4603      	mov	r3, r0
 8000516:	2b00      	cmp	r3, #0
 8000518:	d001      	beq.n	800051e <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800051a:	f000 f86f 	bl	80005fc <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800051e:	bf00      	nop
 8000520:	bd80      	pop	{r7, pc}
 8000522:	bf00      	nop
 8000524:	20000178 	.word	0x20000178
 8000528:	40004800 	.word	0x40004800

0800052c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800052c:	b580      	push	{r7, lr}
 800052e:	b082      	sub	sp, #8
 8000530:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000532:	4b0c      	ldr	r3, [pc, #48]	; (8000564 <MX_DMA_Init+0x38>)
 8000534:	695b      	ldr	r3, [r3, #20]
 8000536:	4a0b      	ldr	r2, [pc, #44]	; (8000564 <MX_DMA_Init+0x38>)
 8000538:	f043 0301 	orr.w	r3, r3, #1
 800053c:	6153      	str	r3, [r2, #20]
 800053e:	4b09      	ldr	r3, [pc, #36]	; (8000564 <MX_DMA_Init+0x38>)
 8000540:	695b      	ldr	r3, [r3, #20]
 8000542:	f003 0301 	and.w	r3, r3, #1
 8000546:	607b      	str	r3, [r7, #4]
 8000548:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 800054a:	2200      	movs	r2, #0
 800054c:	2100      	movs	r1, #0
 800054e:	200d      	movs	r0, #13
 8000550:	f000 fac7 	bl	8000ae2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8000554:	200d      	movs	r0, #13
 8000556:	f000 fae0 	bl	8000b1a <HAL_NVIC_EnableIRQ>

}
 800055a:	bf00      	nop
 800055c:	3708      	adds	r7, #8
 800055e:	46bd      	mov	sp, r7
 8000560:	bd80      	pop	{r7, pc}
 8000562:	bf00      	nop
 8000564:	40021000 	.word	0x40021000

08000568 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000568:	b580      	push	{r7, lr}
 800056a:	b088      	sub	sp, #32
 800056c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800056e:	f107 0310 	add.w	r3, r7, #16
 8000572:	2200      	movs	r2, #0
 8000574:	601a      	str	r2, [r3, #0]
 8000576:	605a      	str	r2, [r3, #4]
 8000578:	609a      	str	r2, [r3, #8]
 800057a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800057c:	4b1d      	ldr	r3, [pc, #116]	; (80005f4 <MX_GPIO_Init+0x8c>)
 800057e:	699b      	ldr	r3, [r3, #24]
 8000580:	4a1c      	ldr	r2, [pc, #112]	; (80005f4 <MX_GPIO_Init+0x8c>)
 8000582:	f043 0320 	orr.w	r3, r3, #32
 8000586:	6193      	str	r3, [r2, #24]
 8000588:	4b1a      	ldr	r3, [pc, #104]	; (80005f4 <MX_GPIO_Init+0x8c>)
 800058a:	699b      	ldr	r3, [r3, #24]
 800058c:	f003 0320 	and.w	r3, r3, #32
 8000590:	60fb      	str	r3, [r7, #12]
 8000592:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000594:	4b17      	ldr	r3, [pc, #92]	; (80005f4 <MX_GPIO_Init+0x8c>)
 8000596:	699b      	ldr	r3, [r3, #24]
 8000598:	4a16      	ldr	r2, [pc, #88]	; (80005f4 <MX_GPIO_Init+0x8c>)
 800059a:	f043 0304 	orr.w	r3, r3, #4
 800059e:	6193      	str	r3, [r2, #24]
 80005a0:	4b14      	ldr	r3, [pc, #80]	; (80005f4 <MX_GPIO_Init+0x8c>)
 80005a2:	699b      	ldr	r3, [r3, #24]
 80005a4:	f003 0304 	and.w	r3, r3, #4
 80005a8:	60bb      	str	r3, [r7, #8]
 80005aa:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80005ac:	4b11      	ldr	r3, [pc, #68]	; (80005f4 <MX_GPIO_Init+0x8c>)
 80005ae:	699b      	ldr	r3, [r3, #24]
 80005b0:	4a10      	ldr	r2, [pc, #64]	; (80005f4 <MX_GPIO_Init+0x8c>)
 80005b2:	f043 0308 	orr.w	r3, r3, #8
 80005b6:	6193      	str	r3, [r2, #24]
 80005b8:	4b0e      	ldr	r3, [pc, #56]	; (80005f4 <MX_GPIO_Init+0x8c>)
 80005ba:	699b      	ldr	r3, [r3, #24]
 80005bc:	f003 0308 	and.w	r3, r3, #8
 80005c0:	607b      	str	r3, [r7, #4]
 80005c2:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4, GPIO_PIN_RESET);
 80005c4:	2200      	movs	r2, #0
 80005c6:	2113      	movs	r1, #19
 80005c8:	480b      	ldr	r0, [pc, #44]	; (80005f8 <MX_GPIO_Init+0x90>)
 80005ca:	f000 fe33 	bl	8001234 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA0 PA1 PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4;
 80005ce:	2313      	movs	r3, #19
 80005d0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005d2:	2301      	movs	r3, #1
 80005d4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005d6:	2300      	movs	r3, #0
 80005d8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005da:	2302      	movs	r3, #2
 80005dc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005de:	f107 0310 	add.w	r3, r7, #16
 80005e2:	4619      	mov	r1, r3
 80005e4:	4804      	ldr	r0, [pc, #16]	; (80005f8 <MX_GPIO_Init+0x90>)
 80005e6:	f000 fca1 	bl	8000f2c <HAL_GPIO_Init>

}
 80005ea:	bf00      	nop
 80005ec:	3720      	adds	r7, #32
 80005ee:	46bd      	mov	sp, r7
 80005f0:	bd80      	pop	{r7, pc}
 80005f2:	bf00      	nop
 80005f4:	40021000 	.word	0x40021000
 80005f8:	40010800 	.word	0x40010800

080005fc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80005fc:	b480      	push	{r7}
 80005fe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000600:	b672      	cpsid	i
}
 8000602:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000604:	e7fe      	b.n	8000604 <Error_Handler+0x8>
	...

08000608 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000608:	b480      	push	{r7}
 800060a:	b085      	sub	sp, #20
 800060c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800060e:	4b15      	ldr	r3, [pc, #84]	; (8000664 <HAL_MspInit+0x5c>)
 8000610:	699b      	ldr	r3, [r3, #24]
 8000612:	4a14      	ldr	r2, [pc, #80]	; (8000664 <HAL_MspInit+0x5c>)
 8000614:	f043 0301 	orr.w	r3, r3, #1
 8000618:	6193      	str	r3, [r2, #24]
 800061a:	4b12      	ldr	r3, [pc, #72]	; (8000664 <HAL_MspInit+0x5c>)
 800061c:	699b      	ldr	r3, [r3, #24]
 800061e:	f003 0301 	and.w	r3, r3, #1
 8000622:	60bb      	str	r3, [r7, #8]
 8000624:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000626:	4b0f      	ldr	r3, [pc, #60]	; (8000664 <HAL_MspInit+0x5c>)
 8000628:	69db      	ldr	r3, [r3, #28]
 800062a:	4a0e      	ldr	r2, [pc, #56]	; (8000664 <HAL_MspInit+0x5c>)
 800062c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000630:	61d3      	str	r3, [r2, #28]
 8000632:	4b0c      	ldr	r3, [pc, #48]	; (8000664 <HAL_MspInit+0x5c>)
 8000634:	69db      	ldr	r3, [r3, #28]
 8000636:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800063a:	607b      	str	r3, [r7, #4]
 800063c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800063e:	4b0a      	ldr	r3, [pc, #40]	; (8000668 <HAL_MspInit+0x60>)
 8000640:	685b      	ldr	r3, [r3, #4]
 8000642:	60fb      	str	r3, [r7, #12]
 8000644:	68fb      	ldr	r3, [r7, #12]
 8000646:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800064a:	60fb      	str	r3, [r7, #12]
 800064c:	68fb      	ldr	r3, [r7, #12]
 800064e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000652:	60fb      	str	r3, [r7, #12]
 8000654:	4a04      	ldr	r2, [pc, #16]	; (8000668 <HAL_MspInit+0x60>)
 8000656:	68fb      	ldr	r3, [r7, #12]
 8000658:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800065a:	bf00      	nop
 800065c:	3714      	adds	r7, #20
 800065e:	46bd      	mov	sp, r7
 8000660:	bc80      	pop	{r7}
 8000662:	4770      	bx	lr
 8000664:	40021000 	.word	0x40021000
 8000668:	40010000 	.word	0x40010000

0800066c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800066c:	b580      	push	{r7, lr}
 800066e:	b088      	sub	sp, #32
 8000670:	af00      	add	r7, sp, #0
 8000672:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000674:	f107 0310 	add.w	r3, r7, #16
 8000678:	2200      	movs	r2, #0
 800067a:	601a      	str	r2, [r3, #0]
 800067c:	605a      	str	r2, [r3, #4]
 800067e:	609a      	str	r2, [r3, #8]
 8000680:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART3)
 8000682:	687b      	ldr	r3, [r7, #4]
 8000684:	681b      	ldr	r3, [r3, #0]
 8000686:	4a2f      	ldr	r2, [pc, #188]	; (8000744 <HAL_UART_MspInit+0xd8>)
 8000688:	4293      	cmp	r3, r2
 800068a:	d157      	bne.n	800073c <HAL_UART_MspInit+0xd0>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800068c:	4b2e      	ldr	r3, [pc, #184]	; (8000748 <HAL_UART_MspInit+0xdc>)
 800068e:	69db      	ldr	r3, [r3, #28]
 8000690:	4a2d      	ldr	r2, [pc, #180]	; (8000748 <HAL_UART_MspInit+0xdc>)
 8000692:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000696:	61d3      	str	r3, [r2, #28]
 8000698:	4b2b      	ldr	r3, [pc, #172]	; (8000748 <HAL_UART_MspInit+0xdc>)
 800069a:	69db      	ldr	r3, [r3, #28]
 800069c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80006a0:	60fb      	str	r3, [r7, #12]
 80006a2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80006a4:	4b28      	ldr	r3, [pc, #160]	; (8000748 <HAL_UART_MspInit+0xdc>)
 80006a6:	699b      	ldr	r3, [r3, #24]
 80006a8:	4a27      	ldr	r2, [pc, #156]	; (8000748 <HAL_UART_MspInit+0xdc>)
 80006aa:	f043 0308 	orr.w	r3, r3, #8
 80006ae:	6193      	str	r3, [r2, #24]
 80006b0:	4b25      	ldr	r3, [pc, #148]	; (8000748 <HAL_UART_MspInit+0xdc>)
 80006b2:	699b      	ldr	r3, [r3, #24]
 80006b4:	f003 0308 	and.w	r3, r3, #8
 80006b8:	60bb      	str	r3, [r7, #8]
 80006ba:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80006bc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80006c0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80006c2:	2302      	movs	r3, #2
 80006c4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80006c6:	2303      	movs	r3, #3
 80006c8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80006ca:	f107 0310 	add.w	r3, r7, #16
 80006ce:	4619      	mov	r1, r3
 80006d0:	481e      	ldr	r0, [pc, #120]	; (800074c <HAL_UART_MspInit+0xe0>)
 80006d2:	f000 fc2b 	bl	8000f2c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80006d6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80006da:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80006dc:	2300      	movs	r3, #0
 80006de:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006e0:	2300      	movs	r3, #0
 80006e2:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80006e4:	f107 0310 	add.w	r3, r7, #16
 80006e8:	4619      	mov	r1, r3
 80006ea:	4818      	ldr	r0, [pc, #96]	; (800074c <HAL_UART_MspInit+0xe0>)
 80006ec:	f000 fc1e 	bl	8000f2c <HAL_GPIO_Init>

    /* USART3 DMA Init */
    /* USART3_RX Init */
    hdma_usart3_rx.Instance = DMA1_Channel3;
 80006f0:	4b17      	ldr	r3, [pc, #92]	; (8000750 <HAL_UART_MspInit+0xe4>)
 80006f2:	4a18      	ldr	r2, [pc, #96]	; (8000754 <HAL_UART_MspInit+0xe8>)
 80006f4:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80006f6:	4b16      	ldr	r3, [pc, #88]	; (8000750 <HAL_UART_MspInit+0xe4>)
 80006f8:	2200      	movs	r2, #0
 80006fa:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80006fc:	4b14      	ldr	r3, [pc, #80]	; (8000750 <HAL_UART_MspInit+0xe4>)
 80006fe:	2200      	movs	r2, #0
 8000700:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000702:	4b13      	ldr	r3, [pc, #76]	; (8000750 <HAL_UART_MspInit+0xe4>)
 8000704:	2280      	movs	r2, #128	; 0x80
 8000706:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000708:	4b11      	ldr	r3, [pc, #68]	; (8000750 <HAL_UART_MspInit+0xe4>)
 800070a:	2200      	movs	r2, #0
 800070c:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800070e:	4b10      	ldr	r3, [pc, #64]	; (8000750 <HAL_UART_MspInit+0xe4>)
 8000710:	2200      	movs	r2, #0
 8000712:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 8000714:	4b0e      	ldr	r3, [pc, #56]	; (8000750 <HAL_UART_MspInit+0xe4>)
 8000716:	2220      	movs	r2, #32
 8000718:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 800071a:	4b0d      	ldr	r3, [pc, #52]	; (8000750 <HAL_UART_MspInit+0xe4>)
 800071c:	2200      	movs	r2, #0
 800071e:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8000720:	480b      	ldr	r0, [pc, #44]	; (8000750 <HAL_UART_MspInit+0xe4>)
 8000722:	f000 fa15 	bl	8000b50 <HAL_DMA_Init>
 8000726:	4603      	mov	r3, r0
 8000728:	2b00      	cmp	r3, #0
 800072a:	d001      	beq.n	8000730 <HAL_UART_MspInit+0xc4>
    {
      Error_Handler();
 800072c:	f7ff ff66 	bl	80005fc <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 8000730:	687b      	ldr	r3, [r7, #4]
 8000732:	4a07      	ldr	r2, [pc, #28]	; (8000750 <HAL_UART_MspInit+0xe4>)
 8000734:	63da      	str	r2, [r3, #60]	; 0x3c
 8000736:	4a06      	ldr	r2, [pc, #24]	; (8000750 <HAL_UART_MspInit+0xe4>)
 8000738:	687b      	ldr	r3, [r7, #4]
 800073a:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 800073c:	bf00      	nop
 800073e:	3720      	adds	r7, #32
 8000740:	46bd      	mov	sp, r7
 8000742:	bd80      	pop	{r7, pc}
 8000744:	40004800 	.word	0x40004800
 8000748:	40021000 	.word	0x40021000
 800074c:	40010c00 	.word	0x40010c00
 8000750:	200001c0 	.word	0x200001c0
 8000754:	40020030 	.word	0x40020030

08000758 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000758:	b480      	push	{r7}
 800075a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800075c:	e7fe      	b.n	800075c <NMI_Handler+0x4>

0800075e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800075e:	b480      	push	{r7}
 8000760:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000762:	e7fe      	b.n	8000762 <HardFault_Handler+0x4>

08000764 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000764:	b480      	push	{r7}
 8000766:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000768:	e7fe      	b.n	8000768 <MemManage_Handler+0x4>

0800076a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800076a:	b480      	push	{r7}
 800076c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800076e:	e7fe      	b.n	800076e <BusFault_Handler+0x4>

08000770 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000770:	b480      	push	{r7}
 8000772:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000774:	e7fe      	b.n	8000774 <UsageFault_Handler+0x4>

08000776 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000776:	b480      	push	{r7}
 8000778:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800077a:	bf00      	nop
 800077c:	46bd      	mov	sp, r7
 800077e:	bc80      	pop	{r7}
 8000780:	4770      	bx	lr

08000782 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000782:	b480      	push	{r7}
 8000784:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000786:	bf00      	nop
 8000788:	46bd      	mov	sp, r7
 800078a:	bc80      	pop	{r7}
 800078c:	4770      	bx	lr

0800078e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800078e:	b480      	push	{r7}
 8000790:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000792:	bf00      	nop
 8000794:	46bd      	mov	sp, r7
 8000796:	bc80      	pop	{r7}
 8000798:	4770      	bx	lr

0800079a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800079a:	b580      	push	{r7, lr}
 800079c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800079e:	f000 f8ad 	bl	80008fc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80007a2:	bf00      	nop
 80007a4:	bd80      	pop	{r7, pc}
	...

080007a8 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 80007a8:	b580      	push	{r7, lr}
 80007aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 80007ac:	4802      	ldr	r0, [pc, #8]	; (80007b8 <DMA1_Channel3_IRQHandler+0x10>)
 80007ae:	f000 fa89 	bl	8000cc4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 80007b2:	bf00      	nop
 80007b4:	bd80      	pop	{r7, pc}
 80007b6:	bf00      	nop
 80007b8:	200001c0 	.word	0x200001c0

080007bc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80007bc:	b580      	push	{r7, lr}
 80007be:	b086      	sub	sp, #24
 80007c0:	af00      	add	r7, sp, #0
 80007c2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80007c4:	4a14      	ldr	r2, [pc, #80]	; (8000818 <_sbrk+0x5c>)
 80007c6:	4b15      	ldr	r3, [pc, #84]	; (800081c <_sbrk+0x60>)
 80007c8:	1ad3      	subs	r3, r2, r3
 80007ca:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80007cc:	697b      	ldr	r3, [r7, #20]
 80007ce:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80007d0:	4b13      	ldr	r3, [pc, #76]	; (8000820 <_sbrk+0x64>)
 80007d2:	681b      	ldr	r3, [r3, #0]
 80007d4:	2b00      	cmp	r3, #0
 80007d6:	d102      	bne.n	80007de <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80007d8:	4b11      	ldr	r3, [pc, #68]	; (8000820 <_sbrk+0x64>)
 80007da:	4a12      	ldr	r2, [pc, #72]	; (8000824 <_sbrk+0x68>)
 80007dc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80007de:	4b10      	ldr	r3, [pc, #64]	; (8000820 <_sbrk+0x64>)
 80007e0:	681a      	ldr	r2, [r3, #0]
 80007e2:	687b      	ldr	r3, [r7, #4]
 80007e4:	4413      	add	r3, r2
 80007e6:	693a      	ldr	r2, [r7, #16]
 80007e8:	429a      	cmp	r2, r3
 80007ea:	d207      	bcs.n	80007fc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80007ec:	f001 fdce 	bl	800238c <__errno>
 80007f0:	4603      	mov	r3, r0
 80007f2:	220c      	movs	r2, #12
 80007f4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80007f6:	f04f 33ff 	mov.w	r3, #4294967295
 80007fa:	e009      	b.n	8000810 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80007fc:	4b08      	ldr	r3, [pc, #32]	; (8000820 <_sbrk+0x64>)
 80007fe:	681b      	ldr	r3, [r3, #0]
 8000800:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000802:	4b07      	ldr	r3, [pc, #28]	; (8000820 <_sbrk+0x64>)
 8000804:	681a      	ldr	r2, [r3, #0]
 8000806:	687b      	ldr	r3, [r7, #4]
 8000808:	4413      	add	r3, r2
 800080a:	4a05      	ldr	r2, [pc, #20]	; (8000820 <_sbrk+0x64>)
 800080c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800080e:	68fb      	ldr	r3, [r7, #12]
}
 8000810:	4618      	mov	r0, r3
 8000812:	3718      	adds	r7, #24
 8000814:	46bd      	mov	sp, r7
 8000816:	bd80      	pop	{r7, pc}
 8000818:	20005000 	.word	0x20005000
 800081c:	00000400 	.word	0x00000400
 8000820:	20000204 	.word	0x20000204
 8000824:	20000220 	.word	0x20000220

08000828 <Reset_Handler>:

/* Call the clock system initialization function.*/
#    bl  SystemInit

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000828:	480b      	ldr	r0, [pc, #44]	; (8000858 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800082a:	490c      	ldr	r1, [pc, #48]	; (800085c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 800082c:	4a0c      	ldr	r2, [pc, #48]	; (8000860 <LoopFillZerobss+0x16>)
  movs r3, #0
 800082e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000830:	e002      	b.n	8000838 <LoopCopyDataInit>

08000832 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000832:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000834:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000836:	3304      	adds	r3, #4

08000838 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000838:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800083a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800083c:	d3f9      	bcc.n	8000832 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800083e:	4a09      	ldr	r2, [pc, #36]	; (8000864 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000840:	4c09      	ldr	r4, [pc, #36]	; (8000868 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000842:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000844:	e001      	b.n	800084a <LoopFillZerobss>

08000846 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000846:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000848:	3204      	adds	r2, #4

0800084a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800084a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800084c:	d3fb      	bcc.n	8000846 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800084e:	f001 fda3 	bl	8002398 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000852:	f7ff fdc9 	bl	80003e8 <main>
  bx lr
 8000856:	4770      	bx	lr
  ldr r0, =_sdata
 8000858:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800085c:	20000080 	.word	0x20000080
  ldr r2, =_sidata
 8000860:	080038c0 	.word	0x080038c0
  ldr r2, =_sbss
 8000864:	20000080 	.word	0x20000080
  ldr r4, =_ebss
 8000868:	2000021c 	.word	0x2000021c

0800086c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800086c:	e7fe      	b.n	800086c <ADC1_2_IRQHandler>
	...

08000870 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000870:	b580      	push	{r7, lr}
 8000872:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000874:	4b08      	ldr	r3, [pc, #32]	; (8000898 <HAL_Init+0x28>)
 8000876:	681b      	ldr	r3, [r3, #0]
 8000878:	4a07      	ldr	r2, [pc, #28]	; (8000898 <HAL_Init+0x28>)
 800087a:	f043 0310 	orr.w	r3, r3, #16
 800087e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000880:	2003      	movs	r0, #3
 8000882:	f000 f923 	bl	8000acc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000886:	200f      	movs	r0, #15
 8000888:	f000 f808 	bl	800089c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800088c:	f7ff febc 	bl	8000608 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000890:	2300      	movs	r3, #0
}
 8000892:	4618      	mov	r0, r3
 8000894:	bd80      	pop	{r7, pc}
 8000896:	bf00      	nop
 8000898:	40022000 	.word	0x40022000

0800089c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800089c:	b580      	push	{r7, lr}
 800089e:	b082      	sub	sp, #8
 80008a0:	af00      	add	r7, sp, #0
 80008a2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80008a4:	4b12      	ldr	r3, [pc, #72]	; (80008f0 <HAL_InitTick+0x54>)
 80008a6:	681a      	ldr	r2, [r3, #0]
 80008a8:	4b12      	ldr	r3, [pc, #72]	; (80008f4 <HAL_InitTick+0x58>)
 80008aa:	781b      	ldrb	r3, [r3, #0]
 80008ac:	4619      	mov	r1, r3
 80008ae:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80008b2:	fbb3 f3f1 	udiv	r3, r3, r1
 80008b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80008ba:	4618      	mov	r0, r3
 80008bc:	f000 f93b 	bl	8000b36 <HAL_SYSTICK_Config>
 80008c0:	4603      	mov	r3, r0
 80008c2:	2b00      	cmp	r3, #0
 80008c4:	d001      	beq.n	80008ca <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80008c6:	2301      	movs	r3, #1
 80008c8:	e00e      	b.n	80008e8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80008ca:	687b      	ldr	r3, [r7, #4]
 80008cc:	2b0f      	cmp	r3, #15
 80008ce:	d80a      	bhi.n	80008e6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80008d0:	2200      	movs	r2, #0
 80008d2:	6879      	ldr	r1, [r7, #4]
 80008d4:	f04f 30ff 	mov.w	r0, #4294967295
 80008d8:	f000 f903 	bl	8000ae2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80008dc:	4a06      	ldr	r2, [pc, #24]	; (80008f8 <HAL_InitTick+0x5c>)
 80008de:	687b      	ldr	r3, [r7, #4]
 80008e0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80008e2:	2300      	movs	r3, #0
 80008e4:	e000      	b.n	80008e8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80008e6:	2301      	movs	r3, #1
}
 80008e8:	4618      	mov	r0, r3
 80008ea:	3708      	adds	r7, #8
 80008ec:	46bd      	mov	sp, r7
 80008ee:	bd80      	pop	{r7, pc}
 80008f0:	20000010 	.word	0x20000010
 80008f4:	20000018 	.word	0x20000018
 80008f8:	20000014 	.word	0x20000014

080008fc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80008fc:	b480      	push	{r7}
 80008fe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000900:	4b05      	ldr	r3, [pc, #20]	; (8000918 <HAL_IncTick+0x1c>)
 8000902:	781b      	ldrb	r3, [r3, #0]
 8000904:	461a      	mov	r2, r3
 8000906:	4b05      	ldr	r3, [pc, #20]	; (800091c <HAL_IncTick+0x20>)
 8000908:	681b      	ldr	r3, [r3, #0]
 800090a:	4413      	add	r3, r2
 800090c:	4a03      	ldr	r2, [pc, #12]	; (800091c <HAL_IncTick+0x20>)
 800090e:	6013      	str	r3, [r2, #0]
}
 8000910:	bf00      	nop
 8000912:	46bd      	mov	sp, r7
 8000914:	bc80      	pop	{r7}
 8000916:	4770      	bx	lr
 8000918:	20000018 	.word	0x20000018
 800091c:	20000208 	.word	0x20000208

08000920 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000920:	b480      	push	{r7}
 8000922:	af00      	add	r7, sp, #0
  return uwTick;
 8000924:	4b02      	ldr	r3, [pc, #8]	; (8000930 <HAL_GetTick+0x10>)
 8000926:	681b      	ldr	r3, [r3, #0]
}
 8000928:	4618      	mov	r0, r3
 800092a:	46bd      	mov	sp, r7
 800092c:	bc80      	pop	{r7}
 800092e:	4770      	bx	lr
 8000930:	20000208 	.word	0x20000208

08000934 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000934:	b480      	push	{r7}
 8000936:	b085      	sub	sp, #20
 8000938:	af00      	add	r7, sp, #0
 800093a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800093c:	687b      	ldr	r3, [r7, #4]
 800093e:	f003 0307 	and.w	r3, r3, #7
 8000942:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000944:	4b0c      	ldr	r3, [pc, #48]	; (8000978 <__NVIC_SetPriorityGrouping+0x44>)
 8000946:	68db      	ldr	r3, [r3, #12]
 8000948:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800094a:	68ba      	ldr	r2, [r7, #8]
 800094c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000950:	4013      	ands	r3, r2
 8000952:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000954:	68fb      	ldr	r3, [r7, #12]
 8000956:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000958:	68bb      	ldr	r3, [r7, #8]
 800095a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800095c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000960:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000964:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000966:	4a04      	ldr	r2, [pc, #16]	; (8000978 <__NVIC_SetPriorityGrouping+0x44>)
 8000968:	68bb      	ldr	r3, [r7, #8]
 800096a:	60d3      	str	r3, [r2, #12]
}
 800096c:	bf00      	nop
 800096e:	3714      	adds	r7, #20
 8000970:	46bd      	mov	sp, r7
 8000972:	bc80      	pop	{r7}
 8000974:	4770      	bx	lr
 8000976:	bf00      	nop
 8000978:	e000ed00 	.word	0xe000ed00

0800097c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800097c:	b480      	push	{r7}
 800097e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000980:	4b04      	ldr	r3, [pc, #16]	; (8000994 <__NVIC_GetPriorityGrouping+0x18>)
 8000982:	68db      	ldr	r3, [r3, #12]
 8000984:	0a1b      	lsrs	r3, r3, #8
 8000986:	f003 0307 	and.w	r3, r3, #7
}
 800098a:	4618      	mov	r0, r3
 800098c:	46bd      	mov	sp, r7
 800098e:	bc80      	pop	{r7}
 8000990:	4770      	bx	lr
 8000992:	bf00      	nop
 8000994:	e000ed00 	.word	0xe000ed00

08000998 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000998:	b480      	push	{r7}
 800099a:	b083      	sub	sp, #12
 800099c:	af00      	add	r7, sp, #0
 800099e:	4603      	mov	r3, r0
 80009a0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80009a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009a6:	2b00      	cmp	r3, #0
 80009a8:	db0b      	blt.n	80009c2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80009aa:	79fb      	ldrb	r3, [r7, #7]
 80009ac:	f003 021f 	and.w	r2, r3, #31
 80009b0:	4906      	ldr	r1, [pc, #24]	; (80009cc <__NVIC_EnableIRQ+0x34>)
 80009b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009b6:	095b      	lsrs	r3, r3, #5
 80009b8:	2001      	movs	r0, #1
 80009ba:	fa00 f202 	lsl.w	r2, r0, r2
 80009be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80009c2:	bf00      	nop
 80009c4:	370c      	adds	r7, #12
 80009c6:	46bd      	mov	sp, r7
 80009c8:	bc80      	pop	{r7}
 80009ca:	4770      	bx	lr
 80009cc:	e000e100 	.word	0xe000e100

080009d0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80009d0:	b480      	push	{r7}
 80009d2:	b083      	sub	sp, #12
 80009d4:	af00      	add	r7, sp, #0
 80009d6:	4603      	mov	r3, r0
 80009d8:	6039      	str	r1, [r7, #0]
 80009da:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80009dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009e0:	2b00      	cmp	r3, #0
 80009e2:	db0a      	blt.n	80009fa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80009e4:	683b      	ldr	r3, [r7, #0]
 80009e6:	b2da      	uxtb	r2, r3
 80009e8:	490c      	ldr	r1, [pc, #48]	; (8000a1c <__NVIC_SetPriority+0x4c>)
 80009ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009ee:	0112      	lsls	r2, r2, #4
 80009f0:	b2d2      	uxtb	r2, r2
 80009f2:	440b      	add	r3, r1
 80009f4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80009f8:	e00a      	b.n	8000a10 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80009fa:	683b      	ldr	r3, [r7, #0]
 80009fc:	b2da      	uxtb	r2, r3
 80009fe:	4908      	ldr	r1, [pc, #32]	; (8000a20 <__NVIC_SetPriority+0x50>)
 8000a00:	79fb      	ldrb	r3, [r7, #7]
 8000a02:	f003 030f 	and.w	r3, r3, #15
 8000a06:	3b04      	subs	r3, #4
 8000a08:	0112      	lsls	r2, r2, #4
 8000a0a:	b2d2      	uxtb	r2, r2
 8000a0c:	440b      	add	r3, r1
 8000a0e:	761a      	strb	r2, [r3, #24]
}
 8000a10:	bf00      	nop
 8000a12:	370c      	adds	r7, #12
 8000a14:	46bd      	mov	sp, r7
 8000a16:	bc80      	pop	{r7}
 8000a18:	4770      	bx	lr
 8000a1a:	bf00      	nop
 8000a1c:	e000e100 	.word	0xe000e100
 8000a20:	e000ed00 	.word	0xe000ed00

08000a24 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000a24:	b480      	push	{r7}
 8000a26:	b089      	sub	sp, #36	; 0x24
 8000a28:	af00      	add	r7, sp, #0
 8000a2a:	60f8      	str	r0, [r7, #12]
 8000a2c:	60b9      	str	r1, [r7, #8]
 8000a2e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000a30:	68fb      	ldr	r3, [r7, #12]
 8000a32:	f003 0307 	and.w	r3, r3, #7
 8000a36:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000a38:	69fb      	ldr	r3, [r7, #28]
 8000a3a:	f1c3 0307 	rsb	r3, r3, #7
 8000a3e:	2b04      	cmp	r3, #4
 8000a40:	bf28      	it	cs
 8000a42:	2304      	movcs	r3, #4
 8000a44:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000a46:	69fb      	ldr	r3, [r7, #28]
 8000a48:	3304      	adds	r3, #4
 8000a4a:	2b06      	cmp	r3, #6
 8000a4c:	d902      	bls.n	8000a54 <NVIC_EncodePriority+0x30>
 8000a4e:	69fb      	ldr	r3, [r7, #28]
 8000a50:	3b03      	subs	r3, #3
 8000a52:	e000      	b.n	8000a56 <NVIC_EncodePriority+0x32>
 8000a54:	2300      	movs	r3, #0
 8000a56:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a58:	f04f 32ff 	mov.w	r2, #4294967295
 8000a5c:	69bb      	ldr	r3, [r7, #24]
 8000a5e:	fa02 f303 	lsl.w	r3, r2, r3
 8000a62:	43da      	mvns	r2, r3
 8000a64:	68bb      	ldr	r3, [r7, #8]
 8000a66:	401a      	ands	r2, r3
 8000a68:	697b      	ldr	r3, [r7, #20]
 8000a6a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000a6c:	f04f 31ff 	mov.w	r1, #4294967295
 8000a70:	697b      	ldr	r3, [r7, #20]
 8000a72:	fa01 f303 	lsl.w	r3, r1, r3
 8000a76:	43d9      	mvns	r1, r3
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000a7c:	4313      	orrs	r3, r2
         );
}
 8000a7e:	4618      	mov	r0, r3
 8000a80:	3724      	adds	r7, #36	; 0x24
 8000a82:	46bd      	mov	sp, r7
 8000a84:	bc80      	pop	{r7}
 8000a86:	4770      	bx	lr

08000a88 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	b082      	sub	sp, #8
 8000a8c:	af00      	add	r7, sp, #0
 8000a8e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000a90:	687b      	ldr	r3, [r7, #4]
 8000a92:	3b01      	subs	r3, #1
 8000a94:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000a98:	d301      	bcc.n	8000a9e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000a9a:	2301      	movs	r3, #1
 8000a9c:	e00f      	b.n	8000abe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000a9e:	4a0a      	ldr	r2, [pc, #40]	; (8000ac8 <SysTick_Config+0x40>)
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	3b01      	subs	r3, #1
 8000aa4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000aa6:	210f      	movs	r1, #15
 8000aa8:	f04f 30ff 	mov.w	r0, #4294967295
 8000aac:	f7ff ff90 	bl	80009d0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000ab0:	4b05      	ldr	r3, [pc, #20]	; (8000ac8 <SysTick_Config+0x40>)
 8000ab2:	2200      	movs	r2, #0
 8000ab4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000ab6:	4b04      	ldr	r3, [pc, #16]	; (8000ac8 <SysTick_Config+0x40>)
 8000ab8:	2207      	movs	r2, #7
 8000aba:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000abc:	2300      	movs	r3, #0
}
 8000abe:	4618      	mov	r0, r3
 8000ac0:	3708      	adds	r7, #8
 8000ac2:	46bd      	mov	sp, r7
 8000ac4:	bd80      	pop	{r7, pc}
 8000ac6:	bf00      	nop
 8000ac8:	e000e010 	.word	0xe000e010

08000acc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000acc:	b580      	push	{r7, lr}
 8000ace:	b082      	sub	sp, #8
 8000ad0:	af00      	add	r7, sp, #0
 8000ad2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000ad4:	6878      	ldr	r0, [r7, #4]
 8000ad6:	f7ff ff2d 	bl	8000934 <__NVIC_SetPriorityGrouping>
}
 8000ada:	bf00      	nop
 8000adc:	3708      	adds	r7, #8
 8000ade:	46bd      	mov	sp, r7
 8000ae0:	bd80      	pop	{r7, pc}

08000ae2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000ae2:	b580      	push	{r7, lr}
 8000ae4:	b086      	sub	sp, #24
 8000ae6:	af00      	add	r7, sp, #0
 8000ae8:	4603      	mov	r3, r0
 8000aea:	60b9      	str	r1, [r7, #8]
 8000aec:	607a      	str	r2, [r7, #4]
 8000aee:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000af0:	2300      	movs	r3, #0
 8000af2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000af4:	f7ff ff42 	bl	800097c <__NVIC_GetPriorityGrouping>
 8000af8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000afa:	687a      	ldr	r2, [r7, #4]
 8000afc:	68b9      	ldr	r1, [r7, #8]
 8000afe:	6978      	ldr	r0, [r7, #20]
 8000b00:	f7ff ff90 	bl	8000a24 <NVIC_EncodePriority>
 8000b04:	4602      	mov	r2, r0
 8000b06:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000b0a:	4611      	mov	r1, r2
 8000b0c:	4618      	mov	r0, r3
 8000b0e:	f7ff ff5f 	bl	80009d0 <__NVIC_SetPriority>
}
 8000b12:	bf00      	nop
 8000b14:	3718      	adds	r7, #24
 8000b16:	46bd      	mov	sp, r7
 8000b18:	bd80      	pop	{r7, pc}

08000b1a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000b1a:	b580      	push	{r7, lr}
 8000b1c:	b082      	sub	sp, #8
 8000b1e:	af00      	add	r7, sp, #0
 8000b20:	4603      	mov	r3, r0
 8000b22:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000b24:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b28:	4618      	mov	r0, r3
 8000b2a:	f7ff ff35 	bl	8000998 <__NVIC_EnableIRQ>
}
 8000b2e:	bf00      	nop
 8000b30:	3708      	adds	r7, #8
 8000b32:	46bd      	mov	sp, r7
 8000b34:	bd80      	pop	{r7, pc}

08000b36 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000b36:	b580      	push	{r7, lr}
 8000b38:	b082      	sub	sp, #8
 8000b3a:	af00      	add	r7, sp, #0
 8000b3c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000b3e:	6878      	ldr	r0, [r7, #4]
 8000b40:	f7ff ffa2 	bl	8000a88 <SysTick_Config>
 8000b44:	4603      	mov	r3, r0
}
 8000b46:	4618      	mov	r0, r3
 8000b48:	3708      	adds	r7, #8
 8000b4a:	46bd      	mov	sp, r7
 8000b4c:	bd80      	pop	{r7, pc}
	...

08000b50 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8000b50:	b480      	push	{r7}
 8000b52:	b085      	sub	sp, #20
 8000b54:	af00      	add	r7, sp, #0
 8000b56:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8000b58:	2300      	movs	r3, #0
 8000b5a:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8000b5c:	687b      	ldr	r3, [r7, #4]
 8000b5e:	2b00      	cmp	r3, #0
 8000b60:	d101      	bne.n	8000b66 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8000b62:	2301      	movs	r3, #1
 8000b64:	e043      	b.n	8000bee <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8000b66:	687b      	ldr	r3, [r7, #4]
 8000b68:	681b      	ldr	r3, [r3, #0]
 8000b6a:	461a      	mov	r2, r3
 8000b6c:	4b22      	ldr	r3, [pc, #136]	; (8000bf8 <HAL_DMA_Init+0xa8>)
 8000b6e:	4413      	add	r3, r2
 8000b70:	4a22      	ldr	r2, [pc, #136]	; (8000bfc <HAL_DMA_Init+0xac>)
 8000b72:	fba2 2303 	umull	r2, r3, r2, r3
 8000b76:	091b      	lsrs	r3, r3, #4
 8000b78:	009a      	lsls	r2, r3, #2
 8000b7a:	687b      	ldr	r3, [r7, #4]
 8000b7c:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8000b7e:	687b      	ldr	r3, [r7, #4]
 8000b80:	4a1f      	ldr	r2, [pc, #124]	; (8000c00 <HAL_DMA_Init+0xb0>)
 8000b82:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8000b84:	687b      	ldr	r3, [r7, #4]
 8000b86:	2202      	movs	r2, #2
 8000b88:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8000b8c:	687b      	ldr	r3, [r7, #4]
 8000b8e:	681b      	ldr	r3, [r3, #0]
 8000b90:	681b      	ldr	r3, [r3, #0]
 8000b92:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8000b94:	68fb      	ldr	r3, [r7, #12]
 8000b96:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8000b9a:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8000b9e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000ba4:	687b      	ldr	r3, [r7, #4]
 8000ba6:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8000ba8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000baa:	687b      	ldr	r3, [r7, #4]
 8000bac:	68db      	ldr	r3, [r3, #12]
 8000bae:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000bb4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000bb6:	687b      	ldr	r3, [r7, #4]
 8000bb8:	695b      	ldr	r3, [r3, #20]
 8000bba:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000bbc:	687b      	ldr	r3, [r7, #4]
 8000bbe:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000bc0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000bc2:	687b      	ldr	r3, [r7, #4]
 8000bc4:	69db      	ldr	r3, [r3, #28]
 8000bc6:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8000bc8:	68fa      	ldr	r2, [r7, #12]
 8000bca:	4313      	orrs	r3, r2
 8000bcc:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8000bce:	687b      	ldr	r3, [r7, #4]
 8000bd0:	681b      	ldr	r3, [r3, #0]
 8000bd2:	68fa      	ldr	r2, [r7, #12]
 8000bd4:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	2200      	movs	r2, #0
 8000bda:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	2201      	movs	r2, #1
 8000be0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8000be4:	687b      	ldr	r3, [r7, #4]
 8000be6:	2200      	movs	r2, #0
 8000be8:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8000bec:	2300      	movs	r3, #0
}
 8000bee:	4618      	mov	r0, r3
 8000bf0:	3714      	adds	r7, #20
 8000bf2:	46bd      	mov	sp, r7
 8000bf4:	bc80      	pop	{r7}
 8000bf6:	4770      	bx	lr
 8000bf8:	bffdfff8 	.word	0xbffdfff8
 8000bfc:	cccccccd 	.word	0xcccccccd
 8000c00:	40020000 	.word	0x40020000

08000c04 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8000c04:	b580      	push	{r7, lr}
 8000c06:	b086      	sub	sp, #24
 8000c08:	af00      	add	r7, sp, #0
 8000c0a:	60f8      	str	r0, [r7, #12]
 8000c0c:	60b9      	str	r1, [r7, #8]
 8000c0e:	607a      	str	r2, [r7, #4]
 8000c10:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8000c12:	2300      	movs	r3, #0
 8000c14:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8000c16:	68fb      	ldr	r3, [r7, #12]
 8000c18:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000c1c:	2b01      	cmp	r3, #1
 8000c1e:	d101      	bne.n	8000c24 <HAL_DMA_Start_IT+0x20>
 8000c20:	2302      	movs	r3, #2
 8000c22:	e04b      	b.n	8000cbc <HAL_DMA_Start_IT+0xb8>
 8000c24:	68fb      	ldr	r3, [r7, #12]
 8000c26:	2201      	movs	r2, #1
 8000c28:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8000c2c:	68fb      	ldr	r3, [r7, #12]
 8000c2e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000c32:	b2db      	uxtb	r3, r3
 8000c34:	2b01      	cmp	r3, #1
 8000c36:	d13a      	bne.n	8000cae <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8000c38:	68fb      	ldr	r3, [r7, #12]
 8000c3a:	2202      	movs	r2, #2
 8000c3c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000c40:	68fb      	ldr	r3, [r7, #12]
 8000c42:	2200      	movs	r2, #0
 8000c44:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8000c46:	68fb      	ldr	r3, [r7, #12]
 8000c48:	681b      	ldr	r3, [r3, #0]
 8000c4a:	681a      	ldr	r2, [r3, #0]
 8000c4c:	68fb      	ldr	r3, [r7, #12]
 8000c4e:	681b      	ldr	r3, [r3, #0]
 8000c50:	f022 0201 	bic.w	r2, r2, #1
 8000c54:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8000c56:	683b      	ldr	r3, [r7, #0]
 8000c58:	687a      	ldr	r2, [r7, #4]
 8000c5a:	68b9      	ldr	r1, [r7, #8]
 8000c5c:	68f8      	ldr	r0, [r7, #12]
 8000c5e:	f000 f937 	bl	8000ed0 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8000c62:	68fb      	ldr	r3, [r7, #12]
 8000c64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000c66:	2b00      	cmp	r3, #0
 8000c68:	d008      	beq.n	8000c7c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000c6a:	68fb      	ldr	r3, [r7, #12]
 8000c6c:	681b      	ldr	r3, [r3, #0]
 8000c6e:	681a      	ldr	r2, [r3, #0]
 8000c70:	68fb      	ldr	r3, [r7, #12]
 8000c72:	681b      	ldr	r3, [r3, #0]
 8000c74:	f042 020e 	orr.w	r2, r2, #14
 8000c78:	601a      	str	r2, [r3, #0]
 8000c7a:	e00f      	b.n	8000c9c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8000c7c:	68fb      	ldr	r3, [r7, #12]
 8000c7e:	681b      	ldr	r3, [r3, #0]
 8000c80:	681a      	ldr	r2, [r3, #0]
 8000c82:	68fb      	ldr	r3, [r7, #12]
 8000c84:	681b      	ldr	r3, [r3, #0]
 8000c86:	f022 0204 	bic.w	r2, r2, #4
 8000c8a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8000c8c:	68fb      	ldr	r3, [r7, #12]
 8000c8e:	681b      	ldr	r3, [r3, #0]
 8000c90:	681a      	ldr	r2, [r3, #0]
 8000c92:	68fb      	ldr	r3, [r7, #12]
 8000c94:	681b      	ldr	r3, [r3, #0]
 8000c96:	f042 020a 	orr.w	r2, r2, #10
 8000c9a:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8000c9c:	68fb      	ldr	r3, [r7, #12]
 8000c9e:	681b      	ldr	r3, [r3, #0]
 8000ca0:	681a      	ldr	r2, [r3, #0]
 8000ca2:	68fb      	ldr	r3, [r7, #12]
 8000ca4:	681b      	ldr	r3, [r3, #0]
 8000ca6:	f042 0201 	orr.w	r2, r2, #1
 8000caa:	601a      	str	r2, [r3, #0]
 8000cac:	e005      	b.n	8000cba <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8000cae:	68fb      	ldr	r3, [r7, #12]
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8000cb6:	2302      	movs	r3, #2
 8000cb8:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8000cba:	7dfb      	ldrb	r3, [r7, #23]
}
 8000cbc:	4618      	mov	r0, r3
 8000cbe:	3718      	adds	r7, #24
 8000cc0:	46bd      	mov	sp, r7
 8000cc2:	bd80      	pop	{r7, pc}

08000cc4 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8000cc4:	b580      	push	{r7, lr}
 8000cc6:	b084      	sub	sp, #16
 8000cc8:	af00      	add	r7, sp, #0
 8000cca:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000cd0:	681b      	ldr	r3, [r3, #0]
 8000cd2:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	681b      	ldr	r3, [r3, #0]
 8000cd8:	681b      	ldr	r3, [r3, #0]
 8000cda:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ce0:	2204      	movs	r2, #4
 8000ce2:	409a      	lsls	r2, r3
 8000ce4:	68fb      	ldr	r3, [r7, #12]
 8000ce6:	4013      	ands	r3, r2
 8000ce8:	2b00      	cmp	r3, #0
 8000cea:	d04f      	beq.n	8000d8c <HAL_DMA_IRQHandler+0xc8>
 8000cec:	68bb      	ldr	r3, [r7, #8]
 8000cee:	f003 0304 	and.w	r3, r3, #4
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d04a      	beq.n	8000d8c <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	681b      	ldr	r3, [r3, #0]
 8000cfa:	681b      	ldr	r3, [r3, #0]
 8000cfc:	f003 0320 	and.w	r3, r3, #32
 8000d00:	2b00      	cmp	r3, #0
 8000d02:	d107      	bne.n	8000d14 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	681b      	ldr	r3, [r3, #0]
 8000d08:	681a      	ldr	r2, [r3, #0]
 8000d0a:	687b      	ldr	r3, [r7, #4]
 8000d0c:	681b      	ldr	r3, [r3, #0]
 8000d0e:	f022 0204 	bic.w	r2, r2, #4
 8000d12:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	681b      	ldr	r3, [r3, #0]
 8000d18:	4a66      	ldr	r2, [pc, #408]	; (8000eb4 <HAL_DMA_IRQHandler+0x1f0>)
 8000d1a:	4293      	cmp	r3, r2
 8000d1c:	d029      	beq.n	8000d72 <HAL_DMA_IRQHandler+0xae>
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	681b      	ldr	r3, [r3, #0]
 8000d22:	4a65      	ldr	r2, [pc, #404]	; (8000eb8 <HAL_DMA_IRQHandler+0x1f4>)
 8000d24:	4293      	cmp	r3, r2
 8000d26:	d022      	beq.n	8000d6e <HAL_DMA_IRQHandler+0xaa>
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	681b      	ldr	r3, [r3, #0]
 8000d2c:	4a63      	ldr	r2, [pc, #396]	; (8000ebc <HAL_DMA_IRQHandler+0x1f8>)
 8000d2e:	4293      	cmp	r3, r2
 8000d30:	d01a      	beq.n	8000d68 <HAL_DMA_IRQHandler+0xa4>
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	681b      	ldr	r3, [r3, #0]
 8000d36:	4a62      	ldr	r2, [pc, #392]	; (8000ec0 <HAL_DMA_IRQHandler+0x1fc>)
 8000d38:	4293      	cmp	r3, r2
 8000d3a:	d012      	beq.n	8000d62 <HAL_DMA_IRQHandler+0x9e>
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	681b      	ldr	r3, [r3, #0]
 8000d40:	4a60      	ldr	r2, [pc, #384]	; (8000ec4 <HAL_DMA_IRQHandler+0x200>)
 8000d42:	4293      	cmp	r3, r2
 8000d44:	d00a      	beq.n	8000d5c <HAL_DMA_IRQHandler+0x98>
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	681b      	ldr	r3, [r3, #0]
 8000d4a:	4a5f      	ldr	r2, [pc, #380]	; (8000ec8 <HAL_DMA_IRQHandler+0x204>)
 8000d4c:	4293      	cmp	r3, r2
 8000d4e:	d102      	bne.n	8000d56 <HAL_DMA_IRQHandler+0x92>
 8000d50:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000d54:	e00e      	b.n	8000d74 <HAL_DMA_IRQHandler+0xb0>
 8000d56:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8000d5a:	e00b      	b.n	8000d74 <HAL_DMA_IRQHandler+0xb0>
 8000d5c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8000d60:	e008      	b.n	8000d74 <HAL_DMA_IRQHandler+0xb0>
 8000d62:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8000d66:	e005      	b.n	8000d74 <HAL_DMA_IRQHandler+0xb0>
 8000d68:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000d6c:	e002      	b.n	8000d74 <HAL_DMA_IRQHandler+0xb0>
 8000d6e:	2340      	movs	r3, #64	; 0x40
 8000d70:	e000      	b.n	8000d74 <HAL_DMA_IRQHandler+0xb0>
 8000d72:	2304      	movs	r3, #4
 8000d74:	4a55      	ldr	r2, [pc, #340]	; (8000ecc <HAL_DMA_IRQHandler+0x208>)
 8000d76:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000d7c:	2b00      	cmp	r3, #0
 8000d7e:	f000 8094 	beq.w	8000eaa <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000d86:	6878      	ldr	r0, [r7, #4]
 8000d88:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8000d8a:	e08e      	b.n	8000eaa <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d90:	2202      	movs	r2, #2
 8000d92:	409a      	lsls	r2, r3
 8000d94:	68fb      	ldr	r3, [r7, #12]
 8000d96:	4013      	ands	r3, r2
 8000d98:	2b00      	cmp	r3, #0
 8000d9a:	d056      	beq.n	8000e4a <HAL_DMA_IRQHandler+0x186>
 8000d9c:	68bb      	ldr	r3, [r7, #8]
 8000d9e:	f003 0302 	and.w	r3, r3, #2
 8000da2:	2b00      	cmp	r3, #0
 8000da4:	d051      	beq.n	8000e4a <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	681b      	ldr	r3, [r3, #0]
 8000daa:	681b      	ldr	r3, [r3, #0]
 8000dac:	f003 0320 	and.w	r3, r3, #32
 8000db0:	2b00      	cmp	r3, #0
 8000db2:	d10b      	bne.n	8000dcc <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	681b      	ldr	r3, [r3, #0]
 8000db8:	681a      	ldr	r2, [r3, #0]
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	681b      	ldr	r3, [r3, #0]
 8000dbe:	f022 020a 	bic.w	r2, r2, #10
 8000dc2:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	2201      	movs	r2, #1
 8000dc8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	681b      	ldr	r3, [r3, #0]
 8000dd0:	4a38      	ldr	r2, [pc, #224]	; (8000eb4 <HAL_DMA_IRQHandler+0x1f0>)
 8000dd2:	4293      	cmp	r3, r2
 8000dd4:	d029      	beq.n	8000e2a <HAL_DMA_IRQHandler+0x166>
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	681b      	ldr	r3, [r3, #0]
 8000dda:	4a37      	ldr	r2, [pc, #220]	; (8000eb8 <HAL_DMA_IRQHandler+0x1f4>)
 8000ddc:	4293      	cmp	r3, r2
 8000dde:	d022      	beq.n	8000e26 <HAL_DMA_IRQHandler+0x162>
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	681b      	ldr	r3, [r3, #0]
 8000de4:	4a35      	ldr	r2, [pc, #212]	; (8000ebc <HAL_DMA_IRQHandler+0x1f8>)
 8000de6:	4293      	cmp	r3, r2
 8000de8:	d01a      	beq.n	8000e20 <HAL_DMA_IRQHandler+0x15c>
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	681b      	ldr	r3, [r3, #0]
 8000dee:	4a34      	ldr	r2, [pc, #208]	; (8000ec0 <HAL_DMA_IRQHandler+0x1fc>)
 8000df0:	4293      	cmp	r3, r2
 8000df2:	d012      	beq.n	8000e1a <HAL_DMA_IRQHandler+0x156>
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	681b      	ldr	r3, [r3, #0]
 8000df8:	4a32      	ldr	r2, [pc, #200]	; (8000ec4 <HAL_DMA_IRQHandler+0x200>)
 8000dfa:	4293      	cmp	r3, r2
 8000dfc:	d00a      	beq.n	8000e14 <HAL_DMA_IRQHandler+0x150>
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	681b      	ldr	r3, [r3, #0]
 8000e02:	4a31      	ldr	r2, [pc, #196]	; (8000ec8 <HAL_DMA_IRQHandler+0x204>)
 8000e04:	4293      	cmp	r3, r2
 8000e06:	d102      	bne.n	8000e0e <HAL_DMA_IRQHandler+0x14a>
 8000e08:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8000e0c:	e00e      	b.n	8000e2c <HAL_DMA_IRQHandler+0x168>
 8000e0e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8000e12:	e00b      	b.n	8000e2c <HAL_DMA_IRQHandler+0x168>
 8000e14:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000e18:	e008      	b.n	8000e2c <HAL_DMA_IRQHandler+0x168>
 8000e1a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000e1e:	e005      	b.n	8000e2c <HAL_DMA_IRQHandler+0x168>
 8000e20:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000e24:	e002      	b.n	8000e2c <HAL_DMA_IRQHandler+0x168>
 8000e26:	2320      	movs	r3, #32
 8000e28:	e000      	b.n	8000e2c <HAL_DMA_IRQHandler+0x168>
 8000e2a:	2302      	movs	r3, #2
 8000e2c:	4a27      	ldr	r2, [pc, #156]	; (8000ecc <HAL_DMA_IRQHandler+0x208>)
 8000e2e:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	2200      	movs	r2, #0
 8000e34:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000e3c:	2b00      	cmp	r3, #0
 8000e3e:	d034      	beq.n	8000eaa <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000e44:	6878      	ldr	r0, [r7, #4]
 8000e46:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8000e48:	e02f      	b.n	8000eaa <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e4e:	2208      	movs	r2, #8
 8000e50:	409a      	lsls	r2, r3
 8000e52:	68fb      	ldr	r3, [r7, #12]
 8000e54:	4013      	ands	r3, r2
 8000e56:	2b00      	cmp	r3, #0
 8000e58:	d028      	beq.n	8000eac <HAL_DMA_IRQHandler+0x1e8>
 8000e5a:	68bb      	ldr	r3, [r7, #8]
 8000e5c:	f003 0308 	and.w	r3, r3, #8
 8000e60:	2b00      	cmp	r3, #0
 8000e62:	d023      	beq.n	8000eac <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	681b      	ldr	r3, [r3, #0]
 8000e68:	681a      	ldr	r2, [r3, #0]
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	681b      	ldr	r3, [r3, #0]
 8000e6e:	f022 020e 	bic.w	r2, r2, #14
 8000e72:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000e7c:	2101      	movs	r1, #1
 8000e7e:	fa01 f202 	lsl.w	r2, r1, r2
 8000e82:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	2201      	movs	r2, #1
 8000e88:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	2201      	movs	r2, #1
 8000e8e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	2200      	movs	r2, #0
 8000e96:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e9e:	2b00      	cmp	r3, #0
 8000ea0:	d004      	beq.n	8000eac <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ea6:	6878      	ldr	r0, [r7, #4]
 8000ea8:	4798      	blx	r3
    }
  }
  return;
 8000eaa:	bf00      	nop
 8000eac:	bf00      	nop
}
 8000eae:	3710      	adds	r7, #16
 8000eb0:	46bd      	mov	sp, r7
 8000eb2:	bd80      	pop	{r7, pc}
 8000eb4:	40020008 	.word	0x40020008
 8000eb8:	4002001c 	.word	0x4002001c
 8000ebc:	40020030 	.word	0x40020030
 8000ec0:	40020044 	.word	0x40020044
 8000ec4:	40020058 	.word	0x40020058
 8000ec8:	4002006c 	.word	0x4002006c
 8000ecc:	40020000 	.word	0x40020000

08000ed0 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8000ed0:	b480      	push	{r7}
 8000ed2:	b085      	sub	sp, #20
 8000ed4:	af00      	add	r7, sp, #0
 8000ed6:	60f8      	str	r0, [r7, #12]
 8000ed8:	60b9      	str	r1, [r7, #8]
 8000eda:	607a      	str	r2, [r7, #4]
 8000edc:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8000ede:	68fb      	ldr	r3, [r7, #12]
 8000ee0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000ee2:	68fb      	ldr	r3, [r7, #12]
 8000ee4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000ee6:	2101      	movs	r1, #1
 8000ee8:	fa01 f202 	lsl.w	r2, r1, r2
 8000eec:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8000eee:	68fb      	ldr	r3, [r7, #12]
 8000ef0:	681b      	ldr	r3, [r3, #0]
 8000ef2:	683a      	ldr	r2, [r7, #0]
 8000ef4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8000ef6:	68fb      	ldr	r3, [r7, #12]
 8000ef8:	685b      	ldr	r3, [r3, #4]
 8000efa:	2b10      	cmp	r3, #16
 8000efc:	d108      	bne.n	8000f10 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8000efe:	68fb      	ldr	r3, [r7, #12]
 8000f00:	681b      	ldr	r3, [r3, #0]
 8000f02:	687a      	ldr	r2, [r7, #4]
 8000f04:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8000f06:	68fb      	ldr	r3, [r7, #12]
 8000f08:	681b      	ldr	r3, [r3, #0]
 8000f0a:	68ba      	ldr	r2, [r7, #8]
 8000f0c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8000f0e:	e007      	b.n	8000f20 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8000f10:	68fb      	ldr	r3, [r7, #12]
 8000f12:	681b      	ldr	r3, [r3, #0]
 8000f14:	68ba      	ldr	r2, [r7, #8]
 8000f16:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8000f18:	68fb      	ldr	r3, [r7, #12]
 8000f1a:	681b      	ldr	r3, [r3, #0]
 8000f1c:	687a      	ldr	r2, [r7, #4]
 8000f1e:	60da      	str	r2, [r3, #12]
}
 8000f20:	bf00      	nop
 8000f22:	3714      	adds	r7, #20
 8000f24:	46bd      	mov	sp, r7
 8000f26:	bc80      	pop	{r7}
 8000f28:	4770      	bx	lr
	...

08000f2c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000f2c:	b480      	push	{r7}
 8000f2e:	b08b      	sub	sp, #44	; 0x2c
 8000f30:	af00      	add	r7, sp, #0
 8000f32:	6078      	str	r0, [r7, #4]
 8000f34:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000f36:	2300      	movs	r3, #0
 8000f38:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000f3a:	2300      	movs	r3, #0
 8000f3c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000f3e:	e169      	b.n	8001214 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000f40:	2201      	movs	r2, #1
 8000f42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f44:	fa02 f303 	lsl.w	r3, r2, r3
 8000f48:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000f4a:	683b      	ldr	r3, [r7, #0]
 8000f4c:	681b      	ldr	r3, [r3, #0]
 8000f4e:	69fa      	ldr	r2, [r7, #28]
 8000f50:	4013      	ands	r3, r2
 8000f52:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000f54:	69ba      	ldr	r2, [r7, #24]
 8000f56:	69fb      	ldr	r3, [r7, #28]
 8000f58:	429a      	cmp	r2, r3
 8000f5a:	f040 8158 	bne.w	800120e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000f5e:	683b      	ldr	r3, [r7, #0]
 8000f60:	685b      	ldr	r3, [r3, #4]
 8000f62:	4a9a      	ldr	r2, [pc, #616]	; (80011cc <HAL_GPIO_Init+0x2a0>)
 8000f64:	4293      	cmp	r3, r2
 8000f66:	d05e      	beq.n	8001026 <HAL_GPIO_Init+0xfa>
 8000f68:	4a98      	ldr	r2, [pc, #608]	; (80011cc <HAL_GPIO_Init+0x2a0>)
 8000f6a:	4293      	cmp	r3, r2
 8000f6c:	d875      	bhi.n	800105a <HAL_GPIO_Init+0x12e>
 8000f6e:	4a98      	ldr	r2, [pc, #608]	; (80011d0 <HAL_GPIO_Init+0x2a4>)
 8000f70:	4293      	cmp	r3, r2
 8000f72:	d058      	beq.n	8001026 <HAL_GPIO_Init+0xfa>
 8000f74:	4a96      	ldr	r2, [pc, #600]	; (80011d0 <HAL_GPIO_Init+0x2a4>)
 8000f76:	4293      	cmp	r3, r2
 8000f78:	d86f      	bhi.n	800105a <HAL_GPIO_Init+0x12e>
 8000f7a:	4a96      	ldr	r2, [pc, #600]	; (80011d4 <HAL_GPIO_Init+0x2a8>)
 8000f7c:	4293      	cmp	r3, r2
 8000f7e:	d052      	beq.n	8001026 <HAL_GPIO_Init+0xfa>
 8000f80:	4a94      	ldr	r2, [pc, #592]	; (80011d4 <HAL_GPIO_Init+0x2a8>)
 8000f82:	4293      	cmp	r3, r2
 8000f84:	d869      	bhi.n	800105a <HAL_GPIO_Init+0x12e>
 8000f86:	4a94      	ldr	r2, [pc, #592]	; (80011d8 <HAL_GPIO_Init+0x2ac>)
 8000f88:	4293      	cmp	r3, r2
 8000f8a:	d04c      	beq.n	8001026 <HAL_GPIO_Init+0xfa>
 8000f8c:	4a92      	ldr	r2, [pc, #584]	; (80011d8 <HAL_GPIO_Init+0x2ac>)
 8000f8e:	4293      	cmp	r3, r2
 8000f90:	d863      	bhi.n	800105a <HAL_GPIO_Init+0x12e>
 8000f92:	4a92      	ldr	r2, [pc, #584]	; (80011dc <HAL_GPIO_Init+0x2b0>)
 8000f94:	4293      	cmp	r3, r2
 8000f96:	d046      	beq.n	8001026 <HAL_GPIO_Init+0xfa>
 8000f98:	4a90      	ldr	r2, [pc, #576]	; (80011dc <HAL_GPIO_Init+0x2b0>)
 8000f9a:	4293      	cmp	r3, r2
 8000f9c:	d85d      	bhi.n	800105a <HAL_GPIO_Init+0x12e>
 8000f9e:	2b12      	cmp	r3, #18
 8000fa0:	d82a      	bhi.n	8000ff8 <HAL_GPIO_Init+0xcc>
 8000fa2:	2b12      	cmp	r3, #18
 8000fa4:	d859      	bhi.n	800105a <HAL_GPIO_Init+0x12e>
 8000fa6:	a201      	add	r2, pc, #4	; (adr r2, 8000fac <HAL_GPIO_Init+0x80>)
 8000fa8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000fac:	08001027 	.word	0x08001027
 8000fb0:	08001001 	.word	0x08001001
 8000fb4:	08001013 	.word	0x08001013
 8000fb8:	08001055 	.word	0x08001055
 8000fbc:	0800105b 	.word	0x0800105b
 8000fc0:	0800105b 	.word	0x0800105b
 8000fc4:	0800105b 	.word	0x0800105b
 8000fc8:	0800105b 	.word	0x0800105b
 8000fcc:	0800105b 	.word	0x0800105b
 8000fd0:	0800105b 	.word	0x0800105b
 8000fd4:	0800105b 	.word	0x0800105b
 8000fd8:	0800105b 	.word	0x0800105b
 8000fdc:	0800105b 	.word	0x0800105b
 8000fe0:	0800105b 	.word	0x0800105b
 8000fe4:	0800105b 	.word	0x0800105b
 8000fe8:	0800105b 	.word	0x0800105b
 8000fec:	0800105b 	.word	0x0800105b
 8000ff0:	08001009 	.word	0x08001009
 8000ff4:	0800101d 	.word	0x0800101d
 8000ff8:	4a79      	ldr	r2, [pc, #484]	; (80011e0 <HAL_GPIO_Init+0x2b4>)
 8000ffa:	4293      	cmp	r3, r2
 8000ffc:	d013      	beq.n	8001026 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000ffe:	e02c      	b.n	800105a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001000:	683b      	ldr	r3, [r7, #0]
 8001002:	68db      	ldr	r3, [r3, #12]
 8001004:	623b      	str	r3, [r7, #32]
          break;
 8001006:	e029      	b.n	800105c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001008:	683b      	ldr	r3, [r7, #0]
 800100a:	68db      	ldr	r3, [r3, #12]
 800100c:	3304      	adds	r3, #4
 800100e:	623b      	str	r3, [r7, #32]
          break;
 8001010:	e024      	b.n	800105c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001012:	683b      	ldr	r3, [r7, #0]
 8001014:	68db      	ldr	r3, [r3, #12]
 8001016:	3308      	adds	r3, #8
 8001018:	623b      	str	r3, [r7, #32]
          break;
 800101a:	e01f      	b.n	800105c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800101c:	683b      	ldr	r3, [r7, #0]
 800101e:	68db      	ldr	r3, [r3, #12]
 8001020:	330c      	adds	r3, #12
 8001022:	623b      	str	r3, [r7, #32]
          break;
 8001024:	e01a      	b.n	800105c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001026:	683b      	ldr	r3, [r7, #0]
 8001028:	689b      	ldr	r3, [r3, #8]
 800102a:	2b00      	cmp	r3, #0
 800102c:	d102      	bne.n	8001034 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800102e:	2304      	movs	r3, #4
 8001030:	623b      	str	r3, [r7, #32]
          break;
 8001032:	e013      	b.n	800105c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001034:	683b      	ldr	r3, [r7, #0]
 8001036:	689b      	ldr	r3, [r3, #8]
 8001038:	2b01      	cmp	r3, #1
 800103a:	d105      	bne.n	8001048 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800103c:	2308      	movs	r3, #8
 800103e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	69fa      	ldr	r2, [r7, #28]
 8001044:	611a      	str	r2, [r3, #16]
          break;
 8001046:	e009      	b.n	800105c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001048:	2308      	movs	r3, #8
 800104a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	69fa      	ldr	r2, [r7, #28]
 8001050:	615a      	str	r2, [r3, #20]
          break;
 8001052:	e003      	b.n	800105c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001054:	2300      	movs	r3, #0
 8001056:	623b      	str	r3, [r7, #32]
          break;
 8001058:	e000      	b.n	800105c <HAL_GPIO_Init+0x130>
          break;
 800105a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800105c:	69bb      	ldr	r3, [r7, #24]
 800105e:	2bff      	cmp	r3, #255	; 0xff
 8001060:	d801      	bhi.n	8001066 <HAL_GPIO_Init+0x13a>
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	e001      	b.n	800106a <HAL_GPIO_Init+0x13e>
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	3304      	adds	r3, #4
 800106a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800106c:	69bb      	ldr	r3, [r7, #24]
 800106e:	2bff      	cmp	r3, #255	; 0xff
 8001070:	d802      	bhi.n	8001078 <HAL_GPIO_Init+0x14c>
 8001072:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001074:	009b      	lsls	r3, r3, #2
 8001076:	e002      	b.n	800107e <HAL_GPIO_Init+0x152>
 8001078:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800107a:	3b08      	subs	r3, #8
 800107c:	009b      	lsls	r3, r3, #2
 800107e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001080:	697b      	ldr	r3, [r7, #20]
 8001082:	681a      	ldr	r2, [r3, #0]
 8001084:	210f      	movs	r1, #15
 8001086:	693b      	ldr	r3, [r7, #16]
 8001088:	fa01 f303 	lsl.w	r3, r1, r3
 800108c:	43db      	mvns	r3, r3
 800108e:	401a      	ands	r2, r3
 8001090:	6a39      	ldr	r1, [r7, #32]
 8001092:	693b      	ldr	r3, [r7, #16]
 8001094:	fa01 f303 	lsl.w	r3, r1, r3
 8001098:	431a      	orrs	r2, r3
 800109a:	697b      	ldr	r3, [r7, #20]
 800109c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800109e:	683b      	ldr	r3, [r7, #0]
 80010a0:	685b      	ldr	r3, [r3, #4]
 80010a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	f000 80b1 	beq.w	800120e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80010ac:	4b4d      	ldr	r3, [pc, #308]	; (80011e4 <HAL_GPIO_Init+0x2b8>)
 80010ae:	699b      	ldr	r3, [r3, #24]
 80010b0:	4a4c      	ldr	r2, [pc, #304]	; (80011e4 <HAL_GPIO_Init+0x2b8>)
 80010b2:	f043 0301 	orr.w	r3, r3, #1
 80010b6:	6193      	str	r3, [r2, #24]
 80010b8:	4b4a      	ldr	r3, [pc, #296]	; (80011e4 <HAL_GPIO_Init+0x2b8>)
 80010ba:	699b      	ldr	r3, [r3, #24]
 80010bc:	f003 0301 	and.w	r3, r3, #1
 80010c0:	60bb      	str	r3, [r7, #8]
 80010c2:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80010c4:	4a48      	ldr	r2, [pc, #288]	; (80011e8 <HAL_GPIO_Init+0x2bc>)
 80010c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010c8:	089b      	lsrs	r3, r3, #2
 80010ca:	3302      	adds	r3, #2
 80010cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80010d0:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80010d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010d4:	f003 0303 	and.w	r3, r3, #3
 80010d8:	009b      	lsls	r3, r3, #2
 80010da:	220f      	movs	r2, #15
 80010dc:	fa02 f303 	lsl.w	r3, r2, r3
 80010e0:	43db      	mvns	r3, r3
 80010e2:	68fa      	ldr	r2, [r7, #12]
 80010e4:	4013      	ands	r3, r2
 80010e6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	4a40      	ldr	r2, [pc, #256]	; (80011ec <HAL_GPIO_Init+0x2c0>)
 80010ec:	4293      	cmp	r3, r2
 80010ee:	d013      	beq.n	8001118 <HAL_GPIO_Init+0x1ec>
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	4a3f      	ldr	r2, [pc, #252]	; (80011f0 <HAL_GPIO_Init+0x2c4>)
 80010f4:	4293      	cmp	r3, r2
 80010f6:	d00d      	beq.n	8001114 <HAL_GPIO_Init+0x1e8>
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	4a3e      	ldr	r2, [pc, #248]	; (80011f4 <HAL_GPIO_Init+0x2c8>)
 80010fc:	4293      	cmp	r3, r2
 80010fe:	d007      	beq.n	8001110 <HAL_GPIO_Init+0x1e4>
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	4a3d      	ldr	r2, [pc, #244]	; (80011f8 <HAL_GPIO_Init+0x2cc>)
 8001104:	4293      	cmp	r3, r2
 8001106:	d101      	bne.n	800110c <HAL_GPIO_Init+0x1e0>
 8001108:	2303      	movs	r3, #3
 800110a:	e006      	b.n	800111a <HAL_GPIO_Init+0x1ee>
 800110c:	2304      	movs	r3, #4
 800110e:	e004      	b.n	800111a <HAL_GPIO_Init+0x1ee>
 8001110:	2302      	movs	r3, #2
 8001112:	e002      	b.n	800111a <HAL_GPIO_Init+0x1ee>
 8001114:	2301      	movs	r3, #1
 8001116:	e000      	b.n	800111a <HAL_GPIO_Init+0x1ee>
 8001118:	2300      	movs	r3, #0
 800111a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800111c:	f002 0203 	and.w	r2, r2, #3
 8001120:	0092      	lsls	r2, r2, #2
 8001122:	4093      	lsls	r3, r2
 8001124:	68fa      	ldr	r2, [r7, #12]
 8001126:	4313      	orrs	r3, r2
 8001128:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800112a:	492f      	ldr	r1, [pc, #188]	; (80011e8 <HAL_GPIO_Init+0x2bc>)
 800112c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800112e:	089b      	lsrs	r3, r3, #2
 8001130:	3302      	adds	r3, #2
 8001132:	68fa      	ldr	r2, [r7, #12]
 8001134:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001138:	683b      	ldr	r3, [r7, #0]
 800113a:	685b      	ldr	r3, [r3, #4]
 800113c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001140:	2b00      	cmp	r3, #0
 8001142:	d006      	beq.n	8001152 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001144:	4b2d      	ldr	r3, [pc, #180]	; (80011fc <HAL_GPIO_Init+0x2d0>)
 8001146:	689a      	ldr	r2, [r3, #8]
 8001148:	492c      	ldr	r1, [pc, #176]	; (80011fc <HAL_GPIO_Init+0x2d0>)
 800114a:	69bb      	ldr	r3, [r7, #24]
 800114c:	4313      	orrs	r3, r2
 800114e:	608b      	str	r3, [r1, #8]
 8001150:	e006      	b.n	8001160 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001152:	4b2a      	ldr	r3, [pc, #168]	; (80011fc <HAL_GPIO_Init+0x2d0>)
 8001154:	689a      	ldr	r2, [r3, #8]
 8001156:	69bb      	ldr	r3, [r7, #24]
 8001158:	43db      	mvns	r3, r3
 800115a:	4928      	ldr	r1, [pc, #160]	; (80011fc <HAL_GPIO_Init+0x2d0>)
 800115c:	4013      	ands	r3, r2
 800115e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001160:	683b      	ldr	r3, [r7, #0]
 8001162:	685b      	ldr	r3, [r3, #4]
 8001164:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001168:	2b00      	cmp	r3, #0
 800116a:	d006      	beq.n	800117a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800116c:	4b23      	ldr	r3, [pc, #140]	; (80011fc <HAL_GPIO_Init+0x2d0>)
 800116e:	68da      	ldr	r2, [r3, #12]
 8001170:	4922      	ldr	r1, [pc, #136]	; (80011fc <HAL_GPIO_Init+0x2d0>)
 8001172:	69bb      	ldr	r3, [r7, #24]
 8001174:	4313      	orrs	r3, r2
 8001176:	60cb      	str	r3, [r1, #12]
 8001178:	e006      	b.n	8001188 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800117a:	4b20      	ldr	r3, [pc, #128]	; (80011fc <HAL_GPIO_Init+0x2d0>)
 800117c:	68da      	ldr	r2, [r3, #12]
 800117e:	69bb      	ldr	r3, [r7, #24]
 8001180:	43db      	mvns	r3, r3
 8001182:	491e      	ldr	r1, [pc, #120]	; (80011fc <HAL_GPIO_Init+0x2d0>)
 8001184:	4013      	ands	r3, r2
 8001186:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001188:	683b      	ldr	r3, [r7, #0]
 800118a:	685b      	ldr	r3, [r3, #4]
 800118c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001190:	2b00      	cmp	r3, #0
 8001192:	d006      	beq.n	80011a2 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001194:	4b19      	ldr	r3, [pc, #100]	; (80011fc <HAL_GPIO_Init+0x2d0>)
 8001196:	685a      	ldr	r2, [r3, #4]
 8001198:	4918      	ldr	r1, [pc, #96]	; (80011fc <HAL_GPIO_Init+0x2d0>)
 800119a:	69bb      	ldr	r3, [r7, #24]
 800119c:	4313      	orrs	r3, r2
 800119e:	604b      	str	r3, [r1, #4]
 80011a0:	e006      	b.n	80011b0 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80011a2:	4b16      	ldr	r3, [pc, #88]	; (80011fc <HAL_GPIO_Init+0x2d0>)
 80011a4:	685a      	ldr	r2, [r3, #4]
 80011a6:	69bb      	ldr	r3, [r7, #24]
 80011a8:	43db      	mvns	r3, r3
 80011aa:	4914      	ldr	r1, [pc, #80]	; (80011fc <HAL_GPIO_Init+0x2d0>)
 80011ac:	4013      	ands	r3, r2
 80011ae:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80011b0:	683b      	ldr	r3, [r7, #0]
 80011b2:	685b      	ldr	r3, [r3, #4]
 80011b4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	d021      	beq.n	8001200 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80011bc:	4b0f      	ldr	r3, [pc, #60]	; (80011fc <HAL_GPIO_Init+0x2d0>)
 80011be:	681a      	ldr	r2, [r3, #0]
 80011c0:	490e      	ldr	r1, [pc, #56]	; (80011fc <HAL_GPIO_Init+0x2d0>)
 80011c2:	69bb      	ldr	r3, [r7, #24]
 80011c4:	4313      	orrs	r3, r2
 80011c6:	600b      	str	r3, [r1, #0]
 80011c8:	e021      	b.n	800120e <HAL_GPIO_Init+0x2e2>
 80011ca:	bf00      	nop
 80011cc:	10320000 	.word	0x10320000
 80011d0:	10310000 	.word	0x10310000
 80011d4:	10220000 	.word	0x10220000
 80011d8:	10210000 	.word	0x10210000
 80011dc:	10120000 	.word	0x10120000
 80011e0:	10110000 	.word	0x10110000
 80011e4:	40021000 	.word	0x40021000
 80011e8:	40010000 	.word	0x40010000
 80011ec:	40010800 	.word	0x40010800
 80011f0:	40010c00 	.word	0x40010c00
 80011f4:	40011000 	.word	0x40011000
 80011f8:	40011400 	.word	0x40011400
 80011fc:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001200:	4b0b      	ldr	r3, [pc, #44]	; (8001230 <HAL_GPIO_Init+0x304>)
 8001202:	681a      	ldr	r2, [r3, #0]
 8001204:	69bb      	ldr	r3, [r7, #24]
 8001206:	43db      	mvns	r3, r3
 8001208:	4909      	ldr	r1, [pc, #36]	; (8001230 <HAL_GPIO_Init+0x304>)
 800120a:	4013      	ands	r3, r2
 800120c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800120e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001210:	3301      	adds	r3, #1
 8001212:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001214:	683b      	ldr	r3, [r7, #0]
 8001216:	681a      	ldr	r2, [r3, #0]
 8001218:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800121a:	fa22 f303 	lsr.w	r3, r2, r3
 800121e:	2b00      	cmp	r3, #0
 8001220:	f47f ae8e 	bne.w	8000f40 <HAL_GPIO_Init+0x14>
  }
}
 8001224:	bf00      	nop
 8001226:	bf00      	nop
 8001228:	372c      	adds	r7, #44	; 0x2c
 800122a:	46bd      	mov	sp, r7
 800122c:	bc80      	pop	{r7}
 800122e:	4770      	bx	lr
 8001230:	40010400 	.word	0x40010400

08001234 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001234:	b480      	push	{r7}
 8001236:	b083      	sub	sp, #12
 8001238:	af00      	add	r7, sp, #0
 800123a:	6078      	str	r0, [r7, #4]
 800123c:	460b      	mov	r3, r1
 800123e:	807b      	strh	r3, [r7, #2]
 8001240:	4613      	mov	r3, r2
 8001242:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001244:	787b      	ldrb	r3, [r7, #1]
 8001246:	2b00      	cmp	r3, #0
 8001248:	d003      	beq.n	8001252 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800124a:	887a      	ldrh	r2, [r7, #2]
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001250:	e003      	b.n	800125a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001252:	887b      	ldrh	r3, [r7, #2]
 8001254:	041a      	lsls	r2, r3, #16
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	611a      	str	r2, [r3, #16]
}
 800125a:	bf00      	nop
 800125c:	370c      	adds	r7, #12
 800125e:	46bd      	mov	sp, r7
 8001260:	bc80      	pop	{r7}
 8001262:	4770      	bx	lr

08001264 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001264:	b480      	push	{r7}
 8001266:	b085      	sub	sp, #20
 8001268:	af00      	add	r7, sp, #0
 800126a:	6078      	str	r0, [r7, #4]
 800126c:	460b      	mov	r3, r1
 800126e:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	68db      	ldr	r3, [r3, #12]
 8001274:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001276:	887a      	ldrh	r2, [r7, #2]
 8001278:	68fb      	ldr	r3, [r7, #12]
 800127a:	4013      	ands	r3, r2
 800127c:	041a      	lsls	r2, r3, #16
 800127e:	68fb      	ldr	r3, [r7, #12]
 8001280:	43d9      	mvns	r1, r3
 8001282:	887b      	ldrh	r3, [r7, #2]
 8001284:	400b      	ands	r3, r1
 8001286:	431a      	orrs	r2, r3
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	611a      	str	r2, [r3, #16]
}
 800128c:	bf00      	nop
 800128e:	3714      	adds	r7, #20
 8001290:	46bd      	mov	sp, r7
 8001292:	bc80      	pop	{r7}
 8001294:	4770      	bx	lr
	...

08001298 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001298:	b580      	push	{r7, lr}
 800129a:	b086      	sub	sp, #24
 800129c:	af00      	add	r7, sp, #0
 800129e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d101      	bne.n	80012aa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80012a6:	2301      	movs	r3, #1
 80012a8:	e272      	b.n	8001790 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	f003 0301 	and.w	r3, r3, #1
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	f000 8087 	beq.w	80013c6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80012b8:	4b92      	ldr	r3, [pc, #584]	; (8001504 <HAL_RCC_OscConfig+0x26c>)
 80012ba:	685b      	ldr	r3, [r3, #4]
 80012bc:	f003 030c 	and.w	r3, r3, #12
 80012c0:	2b04      	cmp	r3, #4
 80012c2:	d00c      	beq.n	80012de <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80012c4:	4b8f      	ldr	r3, [pc, #572]	; (8001504 <HAL_RCC_OscConfig+0x26c>)
 80012c6:	685b      	ldr	r3, [r3, #4]
 80012c8:	f003 030c 	and.w	r3, r3, #12
 80012cc:	2b08      	cmp	r3, #8
 80012ce:	d112      	bne.n	80012f6 <HAL_RCC_OscConfig+0x5e>
 80012d0:	4b8c      	ldr	r3, [pc, #560]	; (8001504 <HAL_RCC_OscConfig+0x26c>)
 80012d2:	685b      	ldr	r3, [r3, #4]
 80012d4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80012d8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80012dc:	d10b      	bne.n	80012f6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80012de:	4b89      	ldr	r3, [pc, #548]	; (8001504 <HAL_RCC_OscConfig+0x26c>)
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d06c      	beq.n	80013c4 <HAL_RCC_OscConfig+0x12c>
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	685b      	ldr	r3, [r3, #4]
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d168      	bne.n	80013c4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80012f2:	2301      	movs	r3, #1
 80012f4:	e24c      	b.n	8001790 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	685b      	ldr	r3, [r3, #4]
 80012fa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80012fe:	d106      	bne.n	800130e <HAL_RCC_OscConfig+0x76>
 8001300:	4b80      	ldr	r3, [pc, #512]	; (8001504 <HAL_RCC_OscConfig+0x26c>)
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	4a7f      	ldr	r2, [pc, #508]	; (8001504 <HAL_RCC_OscConfig+0x26c>)
 8001306:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800130a:	6013      	str	r3, [r2, #0]
 800130c:	e02e      	b.n	800136c <HAL_RCC_OscConfig+0xd4>
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	685b      	ldr	r3, [r3, #4]
 8001312:	2b00      	cmp	r3, #0
 8001314:	d10c      	bne.n	8001330 <HAL_RCC_OscConfig+0x98>
 8001316:	4b7b      	ldr	r3, [pc, #492]	; (8001504 <HAL_RCC_OscConfig+0x26c>)
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	4a7a      	ldr	r2, [pc, #488]	; (8001504 <HAL_RCC_OscConfig+0x26c>)
 800131c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001320:	6013      	str	r3, [r2, #0]
 8001322:	4b78      	ldr	r3, [pc, #480]	; (8001504 <HAL_RCC_OscConfig+0x26c>)
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	4a77      	ldr	r2, [pc, #476]	; (8001504 <HAL_RCC_OscConfig+0x26c>)
 8001328:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800132c:	6013      	str	r3, [r2, #0]
 800132e:	e01d      	b.n	800136c <HAL_RCC_OscConfig+0xd4>
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	685b      	ldr	r3, [r3, #4]
 8001334:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001338:	d10c      	bne.n	8001354 <HAL_RCC_OscConfig+0xbc>
 800133a:	4b72      	ldr	r3, [pc, #456]	; (8001504 <HAL_RCC_OscConfig+0x26c>)
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	4a71      	ldr	r2, [pc, #452]	; (8001504 <HAL_RCC_OscConfig+0x26c>)
 8001340:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001344:	6013      	str	r3, [r2, #0]
 8001346:	4b6f      	ldr	r3, [pc, #444]	; (8001504 <HAL_RCC_OscConfig+0x26c>)
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	4a6e      	ldr	r2, [pc, #440]	; (8001504 <HAL_RCC_OscConfig+0x26c>)
 800134c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001350:	6013      	str	r3, [r2, #0]
 8001352:	e00b      	b.n	800136c <HAL_RCC_OscConfig+0xd4>
 8001354:	4b6b      	ldr	r3, [pc, #428]	; (8001504 <HAL_RCC_OscConfig+0x26c>)
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	4a6a      	ldr	r2, [pc, #424]	; (8001504 <HAL_RCC_OscConfig+0x26c>)
 800135a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800135e:	6013      	str	r3, [r2, #0]
 8001360:	4b68      	ldr	r3, [pc, #416]	; (8001504 <HAL_RCC_OscConfig+0x26c>)
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	4a67      	ldr	r2, [pc, #412]	; (8001504 <HAL_RCC_OscConfig+0x26c>)
 8001366:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800136a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	685b      	ldr	r3, [r3, #4]
 8001370:	2b00      	cmp	r3, #0
 8001372:	d013      	beq.n	800139c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001374:	f7ff fad4 	bl	8000920 <HAL_GetTick>
 8001378:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800137a:	e008      	b.n	800138e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800137c:	f7ff fad0 	bl	8000920 <HAL_GetTick>
 8001380:	4602      	mov	r2, r0
 8001382:	693b      	ldr	r3, [r7, #16]
 8001384:	1ad3      	subs	r3, r2, r3
 8001386:	2b64      	cmp	r3, #100	; 0x64
 8001388:	d901      	bls.n	800138e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800138a:	2303      	movs	r3, #3
 800138c:	e200      	b.n	8001790 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800138e:	4b5d      	ldr	r3, [pc, #372]	; (8001504 <HAL_RCC_OscConfig+0x26c>)
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001396:	2b00      	cmp	r3, #0
 8001398:	d0f0      	beq.n	800137c <HAL_RCC_OscConfig+0xe4>
 800139a:	e014      	b.n	80013c6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800139c:	f7ff fac0 	bl	8000920 <HAL_GetTick>
 80013a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80013a2:	e008      	b.n	80013b6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80013a4:	f7ff fabc 	bl	8000920 <HAL_GetTick>
 80013a8:	4602      	mov	r2, r0
 80013aa:	693b      	ldr	r3, [r7, #16]
 80013ac:	1ad3      	subs	r3, r2, r3
 80013ae:	2b64      	cmp	r3, #100	; 0x64
 80013b0:	d901      	bls.n	80013b6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80013b2:	2303      	movs	r3, #3
 80013b4:	e1ec      	b.n	8001790 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80013b6:	4b53      	ldr	r3, [pc, #332]	; (8001504 <HAL_RCC_OscConfig+0x26c>)
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d1f0      	bne.n	80013a4 <HAL_RCC_OscConfig+0x10c>
 80013c2:	e000      	b.n	80013c6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80013c4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	f003 0302 	and.w	r3, r3, #2
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d063      	beq.n	800149a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80013d2:	4b4c      	ldr	r3, [pc, #304]	; (8001504 <HAL_RCC_OscConfig+0x26c>)
 80013d4:	685b      	ldr	r3, [r3, #4]
 80013d6:	f003 030c 	and.w	r3, r3, #12
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d00b      	beq.n	80013f6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80013de:	4b49      	ldr	r3, [pc, #292]	; (8001504 <HAL_RCC_OscConfig+0x26c>)
 80013e0:	685b      	ldr	r3, [r3, #4]
 80013e2:	f003 030c 	and.w	r3, r3, #12
 80013e6:	2b08      	cmp	r3, #8
 80013e8:	d11c      	bne.n	8001424 <HAL_RCC_OscConfig+0x18c>
 80013ea:	4b46      	ldr	r3, [pc, #280]	; (8001504 <HAL_RCC_OscConfig+0x26c>)
 80013ec:	685b      	ldr	r3, [r3, #4]
 80013ee:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d116      	bne.n	8001424 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80013f6:	4b43      	ldr	r3, [pc, #268]	; (8001504 <HAL_RCC_OscConfig+0x26c>)
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	f003 0302 	and.w	r3, r3, #2
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d005      	beq.n	800140e <HAL_RCC_OscConfig+0x176>
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	691b      	ldr	r3, [r3, #16]
 8001406:	2b01      	cmp	r3, #1
 8001408:	d001      	beq.n	800140e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800140a:	2301      	movs	r3, #1
 800140c:	e1c0      	b.n	8001790 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800140e:	4b3d      	ldr	r3, [pc, #244]	; (8001504 <HAL_RCC_OscConfig+0x26c>)
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	695b      	ldr	r3, [r3, #20]
 800141a:	00db      	lsls	r3, r3, #3
 800141c:	4939      	ldr	r1, [pc, #228]	; (8001504 <HAL_RCC_OscConfig+0x26c>)
 800141e:	4313      	orrs	r3, r2
 8001420:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001422:	e03a      	b.n	800149a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	691b      	ldr	r3, [r3, #16]
 8001428:	2b00      	cmp	r3, #0
 800142a:	d020      	beq.n	800146e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800142c:	4b36      	ldr	r3, [pc, #216]	; (8001508 <HAL_RCC_OscConfig+0x270>)
 800142e:	2201      	movs	r2, #1
 8001430:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001432:	f7ff fa75 	bl	8000920 <HAL_GetTick>
 8001436:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001438:	e008      	b.n	800144c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800143a:	f7ff fa71 	bl	8000920 <HAL_GetTick>
 800143e:	4602      	mov	r2, r0
 8001440:	693b      	ldr	r3, [r7, #16]
 8001442:	1ad3      	subs	r3, r2, r3
 8001444:	2b02      	cmp	r3, #2
 8001446:	d901      	bls.n	800144c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001448:	2303      	movs	r3, #3
 800144a:	e1a1      	b.n	8001790 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800144c:	4b2d      	ldr	r3, [pc, #180]	; (8001504 <HAL_RCC_OscConfig+0x26c>)
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	f003 0302 	and.w	r3, r3, #2
 8001454:	2b00      	cmp	r3, #0
 8001456:	d0f0      	beq.n	800143a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001458:	4b2a      	ldr	r3, [pc, #168]	; (8001504 <HAL_RCC_OscConfig+0x26c>)
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	695b      	ldr	r3, [r3, #20]
 8001464:	00db      	lsls	r3, r3, #3
 8001466:	4927      	ldr	r1, [pc, #156]	; (8001504 <HAL_RCC_OscConfig+0x26c>)
 8001468:	4313      	orrs	r3, r2
 800146a:	600b      	str	r3, [r1, #0]
 800146c:	e015      	b.n	800149a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800146e:	4b26      	ldr	r3, [pc, #152]	; (8001508 <HAL_RCC_OscConfig+0x270>)
 8001470:	2200      	movs	r2, #0
 8001472:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001474:	f7ff fa54 	bl	8000920 <HAL_GetTick>
 8001478:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800147a:	e008      	b.n	800148e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800147c:	f7ff fa50 	bl	8000920 <HAL_GetTick>
 8001480:	4602      	mov	r2, r0
 8001482:	693b      	ldr	r3, [r7, #16]
 8001484:	1ad3      	subs	r3, r2, r3
 8001486:	2b02      	cmp	r3, #2
 8001488:	d901      	bls.n	800148e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800148a:	2303      	movs	r3, #3
 800148c:	e180      	b.n	8001790 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800148e:	4b1d      	ldr	r3, [pc, #116]	; (8001504 <HAL_RCC_OscConfig+0x26c>)
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	f003 0302 	and.w	r3, r3, #2
 8001496:	2b00      	cmp	r3, #0
 8001498:	d1f0      	bne.n	800147c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	f003 0308 	and.w	r3, r3, #8
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d03a      	beq.n	800151c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	699b      	ldr	r3, [r3, #24]
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d019      	beq.n	80014e2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80014ae:	4b17      	ldr	r3, [pc, #92]	; (800150c <HAL_RCC_OscConfig+0x274>)
 80014b0:	2201      	movs	r2, #1
 80014b2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80014b4:	f7ff fa34 	bl	8000920 <HAL_GetTick>
 80014b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80014ba:	e008      	b.n	80014ce <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80014bc:	f7ff fa30 	bl	8000920 <HAL_GetTick>
 80014c0:	4602      	mov	r2, r0
 80014c2:	693b      	ldr	r3, [r7, #16]
 80014c4:	1ad3      	subs	r3, r2, r3
 80014c6:	2b02      	cmp	r3, #2
 80014c8:	d901      	bls.n	80014ce <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80014ca:	2303      	movs	r3, #3
 80014cc:	e160      	b.n	8001790 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80014ce:	4b0d      	ldr	r3, [pc, #52]	; (8001504 <HAL_RCC_OscConfig+0x26c>)
 80014d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014d2:	f003 0302 	and.w	r3, r3, #2
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d0f0      	beq.n	80014bc <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80014da:	2001      	movs	r0, #1
 80014dc:	f000 face 	bl	8001a7c <RCC_Delay>
 80014e0:	e01c      	b.n	800151c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80014e2:	4b0a      	ldr	r3, [pc, #40]	; (800150c <HAL_RCC_OscConfig+0x274>)
 80014e4:	2200      	movs	r2, #0
 80014e6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80014e8:	f7ff fa1a 	bl	8000920 <HAL_GetTick>
 80014ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80014ee:	e00f      	b.n	8001510 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80014f0:	f7ff fa16 	bl	8000920 <HAL_GetTick>
 80014f4:	4602      	mov	r2, r0
 80014f6:	693b      	ldr	r3, [r7, #16]
 80014f8:	1ad3      	subs	r3, r2, r3
 80014fa:	2b02      	cmp	r3, #2
 80014fc:	d908      	bls.n	8001510 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80014fe:	2303      	movs	r3, #3
 8001500:	e146      	b.n	8001790 <HAL_RCC_OscConfig+0x4f8>
 8001502:	bf00      	nop
 8001504:	40021000 	.word	0x40021000
 8001508:	42420000 	.word	0x42420000
 800150c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001510:	4b92      	ldr	r3, [pc, #584]	; (800175c <HAL_RCC_OscConfig+0x4c4>)
 8001512:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001514:	f003 0302 	and.w	r3, r3, #2
 8001518:	2b00      	cmp	r3, #0
 800151a:	d1e9      	bne.n	80014f0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	f003 0304 	and.w	r3, r3, #4
 8001524:	2b00      	cmp	r3, #0
 8001526:	f000 80a6 	beq.w	8001676 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800152a:	2300      	movs	r3, #0
 800152c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800152e:	4b8b      	ldr	r3, [pc, #556]	; (800175c <HAL_RCC_OscConfig+0x4c4>)
 8001530:	69db      	ldr	r3, [r3, #28]
 8001532:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001536:	2b00      	cmp	r3, #0
 8001538:	d10d      	bne.n	8001556 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800153a:	4b88      	ldr	r3, [pc, #544]	; (800175c <HAL_RCC_OscConfig+0x4c4>)
 800153c:	69db      	ldr	r3, [r3, #28]
 800153e:	4a87      	ldr	r2, [pc, #540]	; (800175c <HAL_RCC_OscConfig+0x4c4>)
 8001540:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001544:	61d3      	str	r3, [r2, #28]
 8001546:	4b85      	ldr	r3, [pc, #532]	; (800175c <HAL_RCC_OscConfig+0x4c4>)
 8001548:	69db      	ldr	r3, [r3, #28]
 800154a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800154e:	60bb      	str	r3, [r7, #8]
 8001550:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001552:	2301      	movs	r3, #1
 8001554:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001556:	4b82      	ldr	r3, [pc, #520]	; (8001760 <HAL_RCC_OscConfig+0x4c8>)
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800155e:	2b00      	cmp	r3, #0
 8001560:	d118      	bne.n	8001594 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001562:	4b7f      	ldr	r3, [pc, #508]	; (8001760 <HAL_RCC_OscConfig+0x4c8>)
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	4a7e      	ldr	r2, [pc, #504]	; (8001760 <HAL_RCC_OscConfig+0x4c8>)
 8001568:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800156c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800156e:	f7ff f9d7 	bl	8000920 <HAL_GetTick>
 8001572:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001574:	e008      	b.n	8001588 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001576:	f7ff f9d3 	bl	8000920 <HAL_GetTick>
 800157a:	4602      	mov	r2, r0
 800157c:	693b      	ldr	r3, [r7, #16]
 800157e:	1ad3      	subs	r3, r2, r3
 8001580:	2b64      	cmp	r3, #100	; 0x64
 8001582:	d901      	bls.n	8001588 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001584:	2303      	movs	r3, #3
 8001586:	e103      	b.n	8001790 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001588:	4b75      	ldr	r3, [pc, #468]	; (8001760 <HAL_RCC_OscConfig+0x4c8>)
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001590:	2b00      	cmp	r3, #0
 8001592:	d0f0      	beq.n	8001576 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	68db      	ldr	r3, [r3, #12]
 8001598:	2b01      	cmp	r3, #1
 800159a:	d106      	bne.n	80015aa <HAL_RCC_OscConfig+0x312>
 800159c:	4b6f      	ldr	r3, [pc, #444]	; (800175c <HAL_RCC_OscConfig+0x4c4>)
 800159e:	6a1b      	ldr	r3, [r3, #32]
 80015a0:	4a6e      	ldr	r2, [pc, #440]	; (800175c <HAL_RCC_OscConfig+0x4c4>)
 80015a2:	f043 0301 	orr.w	r3, r3, #1
 80015a6:	6213      	str	r3, [r2, #32]
 80015a8:	e02d      	b.n	8001606 <HAL_RCC_OscConfig+0x36e>
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	68db      	ldr	r3, [r3, #12]
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d10c      	bne.n	80015cc <HAL_RCC_OscConfig+0x334>
 80015b2:	4b6a      	ldr	r3, [pc, #424]	; (800175c <HAL_RCC_OscConfig+0x4c4>)
 80015b4:	6a1b      	ldr	r3, [r3, #32]
 80015b6:	4a69      	ldr	r2, [pc, #420]	; (800175c <HAL_RCC_OscConfig+0x4c4>)
 80015b8:	f023 0301 	bic.w	r3, r3, #1
 80015bc:	6213      	str	r3, [r2, #32]
 80015be:	4b67      	ldr	r3, [pc, #412]	; (800175c <HAL_RCC_OscConfig+0x4c4>)
 80015c0:	6a1b      	ldr	r3, [r3, #32]
 80015c2:	4a66      	ldr	r2, [pc, #408]	; (800175c <HAL_RCC_OscConfig+0x4c4>)
 80015c4:	f023 0304 	bic.w	r3, r3, #4
 80015c8:	6213      	str	r3, [r2, #32]
 80015ca:	e01c      	b.n	8001606 <HAL_RCC_OscConfig+0x36e>
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	68db      	ldr	r3, [r3, #12]
 80015d0:	2b05      	cmp	r3, #5
 80015d2:	d10c      	bne.n	80015ee <HAL_RCC_OscConfig+0x356>
 80015d4:	4b61      	ldr	r3, [pc, #388]	; (800175c <HAL_RCC_OscConfig+0x4c4>)
 80015d6:	6a1b      	ldr	r3, [r3, #32]
 80015d8:	4a60      	ldr	r2, [pc, #384]	; (800175c <HAL_RCC_OscConfig+0x4c4>)
 80015da:	f043 0304 	orr.w	r3, r3, #4
 80015de:	6213      	str	r3, [r2, #32]
 80015e0:	4b5e      	ldr	r3, [pc, #376]	; (800175c <HAL_RCC_OscConfig+0x4c4>)
 80015e2:	6a1b      	ldr	r3, [r3, #32]
 80015e4:	4a5d      	ldr	r2, [pc, #372]	; (800175c <HAL_RCC_OscConfig+0x4c4>)
 80015e6:	f043 0301 	orr.w	r3, r3, #1
 80015ea:	6213      	str	r3, [r2, #32]
 80015ec:	e00b      	b.n	8001606 <HAL_RCC_OscConfig+0x36e>
 80015ee:	4b5b      	ldr	r3, [pc, #364]	; (800175c <HAL_RCC_OscConfig+0x4c4>)
 80015f0:	6a1b      	ldr	r3, [r3, #32]
 80015f2:	4a5a      	ldr	r2, [pc, #360]	; (800175c <HAL_RCC_OscConfig+0x4c4>)
 80015f4:	f023 0301 	bic.w	r3, r3, #1
 80015f8:	6213      	str	r3, [r2, #32]
 80015fa:	4b58      	ldr	r3, [pc, #352]	; (800175c <HAL_RCC_OscConfig+0x4c4>)
 80015fc:	6a1b      	ldr	r3, [r3, #32]
 80015fe:	4a57      	ldr	r2, [pc, #348]	; (800175c <HAL_RCC_OscConfig+0x4c4>)
 8001600:	f023 0304 	bic.w	r3, r3, #4
 8001604:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	68db      	ldr	r3, [r3, #12]
 800160a:	2b00      	cmp	r3, #0
 800160c:	d015      	beq.n	800163a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800160e:	f7ff f987 	bl	8000920 <HAL_GetTick>
 8001612:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001614:	e00a      	b.n	800162c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001616:	f7ff f983 	bl	8000920 <HAL_GetTick>
 800161a:	4602      	mov	r2, r0
 800161c:	693b      	ldr	r3, [r7, #16]
 800161e:	1ad3      	subs	r3, r2, r3
 8001620:	f241 3288 	movw	r2, #5000	; 0x1388
 8001624:	4293      	cmp	r3, r2
 8001626:	d901      	bls.n	800162c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001628:	2303      	movs	r3, #3
 800162a:	e0b1      	b.n	8001790 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800162c:	4b4b      	ldr	r3, [pc, #300]	; (800175c <HAL_RCC_OscConfig+0x4c4>)
 800162e:	6a1b      	ldr	r3, [r3, #32]
 8001630:	f003 0302 	and.w	r3, r3, #2
 8001634:	2b00      	cmp	r3, #0
 8001636:	d0ee      	beq.n	8001616 <HAL_RCC_OscConfig+0x37e>
 8001638:	e014      	b.n	8001664 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800163a:	f7ff f971 	bl	8000920 <HAL_GetTick>
 800163e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001640:	e00a      	b.n	8001658 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001642:	f7ff f96d 	bl	8000920 <HAL_GetTick>
 8001646:	4602      	mov	r2, r0
 8001648:	693b      	ldr	r3, [r7, #16]
 800164a:	1ad3      	subs	r3, r2, r3
 800164c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001650:	4293      	cmp	r3, r2
 8001652:	d901      	bls.n	8001658 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001654:	2303      	movs	r3, #3
 8001656:	e09b      	b.n	8001790 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001658:	4b40      	ldr	r3, [pc, #256]	; (800175c <HAL_RCC_OscConfig+0x4c4>)
 800165a:	6a1b      	ldr	r3, [r3, #32]
 800165c:	f003 0302 	and.w	r3, r3, #2
 8001660:	2b00      	cmp	r3, #0
 8001662:	d1ee      	bne.n	8001642 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001664:	7dfb      	ldrb	r3, [r7, #23]
 8001666:	2b01      	cmp	r3, #1
 8001668:	d105      	bne.n	8001676 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800166a:	4b3c      	ldr	r3, [pc, #240]	; (800175c <HAL_RCC_OscConfig+0x4c4>)
 800166c:	69db      	ldr	r3, [r3, #28]
 800166e:	4a3b      	ldr	r2, [pc, #236]	; (800175c <HAL_RCC_OscConfig+0x4c4>)
 8001670:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001674:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	69db      	ldr	r3, [r3, #28]
 800167a:	2b00      	cmp	r3, #0
 800167c:	f000 8087 	beq.w	800178e <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001680:	4b36      	ldr	r3, [pc, #216]	; (800175c <HAL_RCC_OscConfig+0x4c4>)
 8001682:	685b      	ldr	r3, [r3, #4]
 8001684:	f003 030c 	and.w	r3, r3, #12
 8001688:	2b08      	cmp	r3, #8
 800168a:	d061      	beq.n	8001750 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	69db      	ldr	r3, [r3, #28]
 8001690:	2b02      	cmp	r3, #2
 8001692:	d146      	bne.n	8001722 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001694:	4b33      	ldr	r3, [pc, #204]	; (8001764 <HAL_RCC_OscConfig+0x4cc>)
 8001696:	2200      	movs	r2, #0
 8001698:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800169a:	f7ff f941 	bl	8000920 <HAL_GetTick>
 800169e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80016a0:	e008      	b.n	80016b4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80016a2:	f7ff f93d 	bl	8000920 <HAL_GetTick>
 80016a6:	4602      	mov	r2, r0
 80016a8:	693b      	ldr	r3, [r7, #16]
 80016aa:	1ad3      	subs	r3, r2, r3
 80016ac:	2b02      	cmp	r3, #2
 80016ae:	d901      	bls.n	80016b4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80016b0:	2303      	movs	r3, #3
 80016b2:	e06d      	b.n	8001790 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80016b4:	4b29      	ldr	r3, [pc, #164]	; (800175c <HAL_RCC_OscConfig+0x4c4>)
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80016bc:	2b00      	cmp	r3, #0
 80016be:	d1f0      	bne.n	80016a2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	6a1b      	ldr	r3, [r3, #32]
 80016c4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80016c8:	d108      	bne.n	80016dc <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80016ca:	4b24      	ldr	r3, [pc, #144]	; (800175c <HAL_RCC_OscConfig+0x4c4>)
 80016cc:	685b      	ldr	r3, [r3, #4]
 80016ce:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	689b      	ldr	r3, [r3, #8]
 80016d6:	4921      	ldr	r1, [pc, #132]	; (800175c <HAL_RCC_OscConfig+0x4c4>)
 80016d8:	4313      	orrs	r3, r2
 80016da:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80016dc:	4b1f      	ldr	r3, [pc, #124]	; (800175c <HAL_RCC_OscConfig+0x4c4>)
 80016de:	685b      	ldr	r3, [r3, #4]
 80016e0:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	6a19      	ldr	r1, [r3, #32]
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016ec:	430b      	orrs	r3, r1
 80016ee:	491b      	ldr	r1, [pc, #108]	; (800175c <HAL_RCC_OscConfig+0x4c4>)
 80016f0:	4313      	orrs	r3, r2
 80016f2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80016f4:	4b1b      	ldr	r3, [pc, #108]	; (8001764 <HAL_RCC_OscConfig+0x4cc>)
 80016f6:	2201      	movs	r2, #1
 80016f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016fa:	f7ff f911 	bl	8000920 <HAL_GetTick>
 80016fe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001700:	e008      	b.n	8001714 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001702:	f7ff f90d 	bl	8000920 <HAL_GetTick>
 8001706:	4602      	mov	r2, r0
 8001708:	693b      	ldr	r3, [r7, #16]
 800170a:	1ad3      	subs	r3, r2, r3
 800170c:	2b02      	cmp	r3, #2
 800170e:	d901      	bls.n	8001714 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001710:	2303      	movs	r3, #3
 8001712:	e03d      	b.n	8001790 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001714:	4b11      	ldr	r3, [pc, #68]	; (800175c <HAL_RCC_OscConfig+0x4c4>)
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800171c:	2b00      	cmp	r3, #0
 800171e:	d0f0      	beq.n	8001702 <HAL_RCC_OscConfig+0x46a>
 8001720:	e035      	b.n	800178e <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001722:	4b10      	ldr	r3, [pc, #64]	; (8001764 <HAL_RCC_OscConfig+0x4cc>)
 8001724:	2200      	movs	r2, #0
 8001726:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001728:	f7ff f8fa 	bl	8000920 <HAL_GetTick>
 800172c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800172e:	e008      	b.n	8001742 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001730:	f7ff f8f6 	bl	8000920 <HAL_GetTick>
 8001734:	4602      	mov	r2, r0
 8001736:	693b      	ldr	r3, [r7, #16]
 8001738:	1ad3      	subs	r3, r2, r3
 800173a:	2b02      	cmp	r3, #2
 800173c:	d901      	bls.n	8001742 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800173e:	2303      	movs	r3, #3
 8001740:	e026      	b.n	8001790 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001742:	4b06      	ldr	r3, [pc, #24]	; (800175c <HAL_RCC_OscConfig+0x4c4>)
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800174a:	2b00      	cmp	r3, #0
 800174c:	d1f0      	bne.n	8001730 <HAL_RCC_OscConfig+0x498>
 800174e:	e01e      	b.n	800178e <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	69db      	ldr	r3, [r3, #28]
 8001754:	2b01      	cmp	r3, #1
 8001756:	d107      	bne.n	8001768 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001758:	2301      	movs	r3, #1
 800175a:	e019      	b.n	8001790 <HAL_RCC_OscConfig+0x4f8>
 800175c:	40021000 	.word	0x40021000
 8001760:	40007000 	.word	0x40007000
 8001764:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001768:	4b0b      	ldr	r3, [pc, #44]	; (8001798 <HAL_RCC_OscConfig+0x500>)
 800176a:	685b      	ldr	r3, [r3, #4]
 800176c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800176e:	68fb      	ldr	r3, [r7, #12]
 8001770:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	6a1b      	ldr	r3, [r3, #32]
 8001778:	429a      	cmp	r2, r3
 800177a:	d106      	bne.n	800178a <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800177c:	68fb      	ldr	r3, [r7, #12]
 800177e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001786:	429a      	cmp	r2, r3
 8001788:	d001      	beq.n	800178e <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800178a:	2301      	movs	r3, #1
 800178c:	e000      	b.n	8001790 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800178e:	2300      	movs	r3, #0
}
 8001790:	4618      	mov	r0, r3
 8001792:	3718      	adds	r7, #24
 8001794:	46bd      	mov	sp, r7
 8001796:	bd80      	pop	{r7, pc}
 8001798:	40021000 	.word	0x40021000

0800179c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800179c:	b580      	push	{r7, lr}
 800179e:	b084      	sub	sp, #16
 80017a0:	af00      	add	r7, sp, #0
 80017a2:	6078      	str	r0, [r7, #4]
 80017a4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	d101      	bne.n	80017b0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80017ac:	2301      	movs	r3, #1
 80017ae:	e0d0      	b.n	8001952 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80017b0:	4b6a      	ldr	r3, [pc, #424]	; (800195c <HAL_RCC_ClockConfig+0x1c0>)
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	f003 0307 	and.w	r3, r3, #7
 80017b8:	683a      	ldr	r2, [r7, #0]
 80017ba:	429a      	cmp	r2, r3
 80017bc:	d910      	bls.n	80017e0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80017be:	4b67      	ldr	r3, [pc, #412]	; (800195c <HAL_RCC_ClockConfig+0x1c0>)
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	f023 0207 	bic.w	r2, r3, #7
 80017c6:	4965      	ldr	r1, [pc, #404]	; (800195c <HAL_RCC_ClockConfig+0x1c0>)
 80017c8:	683b      	ldr	r3, [r7, #0]
 80017ca:	4313      	orrs	r3, r2
 80017cc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80017ce:	4b63      	ldr	r3, [pc, #396]	; (800195c <HAL_RCC_ClockConfig+0x1c0>)
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	f003 0307 	and.w	r3, r3, #7
 80017d6:	683a      	ldr	r2, [r7, #0]
 80017d8:	429a      	cmp	r2, r3
 80017da:	d001      	beq.n	80017e0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80017dc:	2301      	movs	r3, #1
 80017de:	e0b8      	b.n	8001952 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	f003 0302 	and.w	r3, r3, #2
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d020      	beq.n	800182e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	f003 0304 	and.w	r3, r3, #4
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d005      	beq.n	8001804 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80017f8:	4b59      	ldr	r3, [pc, #356]	; (8001960 <HAL_RCC_ClockConfig+0x1c4>)
 80017fa:	685b      	ldr	r3, [r3, #4]
 80017fc:	4a58      	ldr	r2, [pc, #352]	; (8001960 <HAL_RCC_ClockConfig+0x1c4>)
 80017fe:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001802:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	f003 0308 	and.w	r3, r3, #8
 800180c:	2b00      	cmp	r3, #0
 800180e:	d005      	beq.n	800181c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001810:	4b53      	ldr	r3, [pc, #332]	; (8001960 <HAL_RCC_ClockConfig+0x1c4>)
 8001812:	685b      	ldr	r3, [r3, #4]
 8001814:	4a52      	ldr	r2, [pc, #328]	; (8001960 <HAL_RCC_ClockConfig+0x1c4>)
 8001816:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800181a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800181c:	4b50      	ldr	r3, [pc, #320]	; (8001960 <HAL_RCC_ClockConfig+0x1c4>)
 800181e:	685b      	ldr	r3, [r3, #4]
 8001820:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	689b      	ldr	r3, [r3, #8]
 8001828:	494d      	ldr	r1, [pc, #308]	; (8001960 <HAL_RCC_ClockConfig+0x1c4>)
 800182a:	4313      	orrs	r3, r2
 800182c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	f003 0301 	and.w	r3, r3, #1
 8001836:	2b00      	cmp	r3, #0
 8001838:	d040      	beq.n	80018bc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	685b      	ldr	r3, [r3, #4]
 800183e:	2b01      	cmp	r3, #1
 8001840:	d107      	bne.n	8001852 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001842:	4b47      	ldr	r3, [pc, #284]	; (8001960 <HAL_RCC_ClockConfig+0x1c4>)
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800184a:	2b00      	cmp	r3, #0
 800184c:	d115      	bne.n	800187a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800184e:	2301      	movs	r3, #1
 8001850:	e07f      	b.n	8001952 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	685b      	ldr	r3, [r3, #4]
 8001856:	2b02      	cmp	r3, #2
 8001858:	d107      	bne.n	800186a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800185a:	4b41      	ldr	r3, [pc, #260]	; (8001960 <HAL_RCC_ClockConfig+0x1c4>)
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001862:	2b00      	cmp	r3, #0
 8001864:	d109      	bne.n	800187a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001866:	2301      	movs	r3, #1
 8001868:	e073      	b.n	8001952 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800186a:	4b3d      	ldr	r3, [pc, #244]	; (8001960 <HAL_RCC_ClockConfig+0x1c4>)
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	f003 0302 	and.w	r3, r3, #2
 8001872:	2b00      	cmp	r3, #0
 8001874:	d101      	bne.n	800187a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001876:	2301      	movs	r3, #1
 8001878:	e06b      	b.n	8001952 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800187a:	4b39      	ldr	r3, [pc, #228]	; (8001960 <HAL_RCC_ClockConfig+0x1c4>)
 800187c:	685b      	ldr	r3, [r3, #4]
 800187e:	f023 0203 	bic.w	r2, r3, #3
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	685b      	ldr	r3, [r3, #4]
 8001886:	4936      	ldr	r1, [pc, #216]	; (8001960 <HAL_RCC_ClockConfig+0x1c4>)
 8001888:	4313      	orrs	r3, r2
 800188a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800188c:	f7ff f848 	bl	8000920 <HAL_GetTick>
 8001890:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001892:	e00a      	b.n	80018aa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001894:	f7ff f844 	bl	8000920 <HAL_GetTick>
 8001898:	4602      	mov	r2, r0
 800189a:	68fb      	ldr	r3, [r7, #12]
 800189c:	1ad3      	subs	r3, r2, r3
 800189e:	f241 3288 	movw	r2, #5000	; 0x1388
 80018a2:	4293      	cmp	r3, r2
 80018a4:	d901      	bls.n	80018aa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80018a6:	2303      	movs	r3, #3
 80018a8:	e053      	b.n	8001952 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80018aa:	4b2d      	ldr	r3, [pc, #180]	; (8001960 <HAL_RCC_ClockConfig+0x1c4>)
 80018ac:	685b      	ldr	r3, [r3, #4]
 80018ae:	f003 020c 	and.w	r2, r3, #12
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	685b      	ldr	r3, [r3, #4]
 80018b6:	009b      	lsls	r3, r3, #2
 80018b8:	429a      	cmp	r2, r3
 80018ba:	d1eb      	bne.n	8001894 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80018bc:	4b27      	ldr	r3, [pc, #156]	; (800195c <HAL_RCC_ClockConfig+0x1c0>)
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	f003 0307 	and.w	r3, r3, #7
 80018c4:	683a      	ldr	r2, [r7, #0]
 80018c6:	429a      	cmp	r2, r3
 80018c8:	d210      	bcs.n	80018ec <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80018ca:	4b24      	ldr	r3, [pc, #144]	; (800195c <HAL_RCC_ClockConfig+0x1c0>)
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	f023 0207 	bic.w	r2, r3, #7
 80018d2:	4922      	ldr	r1, [pc, #136]	; (800195c <HAL_RCC_ClockConfig+0x1c0>)
 80018d4:	683b      	ldr	r3, [r7, #0]
 80018d6:	4313      	orrs	r3, r2
 80018d8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80018da:	4b20      	ldr	r3, [pc, #128]	; (800195c <HAL_RCC_ClockConfig+0x1c0>)
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	f003 0307 	and.w	r3, r3, #7
 80018e2:	683a      	ldr	r2, [r7, #0]
 80018e4:	429a      	cmp	r2, r3
 80018e6:	d001      	beq.n	80018ec <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80018e8:	2301      	movs	r3, #1
 80018ea:	e032      	b.n	8001952 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	f003 0304 	and.w	r3, r3, #4
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d008      	beq.n	800190a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80018f8:	4b19      	ldr	r3, [pc, #100]	; (8001960 <HAL_RCC_ClockConfig+0x1c4>)
 80018fa:	685b      	ldr	r3, [r3, #4]
 80018fc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	68db      	ldr	r3, [r3, #12]
 8001904:	4916      	ldr	r1, [pc, #88]	; (8001960 <HAL_RCC_ClockConfig+0x1c4>)
 8001906:	4313      	orrs	r3, r2
 8001908:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	f003 0308 	and.w	r3, r3, #8
 8001912:	2b00      	cmp	r3, #0
 8001914:	d009      	beq.n	800192a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001916:	4b12      	ldr	r3, [pc, #72]	; (8001960 <HAL_RCC_ClockConfig+0x1c4>)
 8001918:	685b      	ldr	r3, [r3, #4]
 800191a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	691b      	ldr	r3, [r3, #16]
 8001922:	00db      	lsls	r3, r3, #3
 8001924:	490e      	ldr	r1, [pc, #56]	; (8001960 <HAL_RCC_ClockConfig+0x1c4>)
 8001926:	4313      	orrs	r3, r2
 8001928:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800192a:	f000 f821 	bl	8001970 <HAL_RCC_GetSysClockFreq>
 800192e:	4602      	mov	r2, r0
 8001930:	4b0b      	ldr	r3, [pc, #44]	; (8001960 <HAL_RCC_ClockConfig+0x1c4>)
 8001932:	685b      	ldr	r3, [r3, #4]
 8001934:	091b      	lsrs	r3, r3, #4
 8001936:	f003 030f 	and.w	r3, r3, #15
 800193a:	490a      	ldr	r1, [pc, #40]	; (8001964 <HAL_RCC_ClockConfig+0x1c8>)
 800193c:	5ccb      	ldrb	r3, [r1, r3]
 800193e:	fa22 f303 	lsr.w	r3, r2, r3
 8001942:	4a09      	ldr	r2, [pc, #36]	; (8001968 <HAL_RCC_ClockConfig+0x1cc>)
 8001944:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001946:	4b09      	ldr	r3, [pc, #36]	; (800196c <HAL_RCC_ClockConfig+0x1d0>)
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	4618      	mov	r0, r3
 800194c:	f7fe ffa6 	bl	800089c <HAL_InitTick>

  return HAL_OK;
 8001950:	2300      	movs	r3, #0
}
 8001952:	4618      	mov	r0, r3
 8001954:	3710      	adds	r7, #16
 8001956:	46bd      	mov	sp, r7
 8001958:	bd80      	pop	{r7, pc}
 800195a:	bf00      	nop
 800195c:	40022000 	.word	0x40022000
 8001960:	40021000 	.word	0x40021000
 8001964:	080036dc 	.word	0x080036dc
 8001968:	20000010 	.word	0x20000010
 800196c:	20000014 	.word	0x20000014

08001970 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001970:	b480      	push	{r7}
 8001972:	b087      	sub	sp, #28
 8001974:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001976:	2300      	movs	r3, #0
 8001978:	60fb      	str	r3, [r7, #12]
 800197a:	2300      	movs	r3, #0
 800197c:	60bb      	str	r3, [r7, #8]
 800197e:	2300      	movs	r3, #0
 8001980:	617b      	str	r3, [r7, #20]
 8001982:	2300      	movs	r3, #0
 8001984:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001986:	2300      	movs	r3, #0
 8001988:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800198a:	4b1e      	ldr	r3, [pc, #120]	; (8001a04 <HAL_RCC_GetSysClockFreq+0x94>)
 800198c:	685b      	ldr	r3, [r3, #4]
 800198e:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001990:	68fb      	ldr	r3, [r7, #12]
 8001992:	f003 030c 	and.w	r3, r3, #12
 8001996:	2b04      	cmp	r3, #4
 8001998:	d002      	beq.n	80019a0 <HAL_RCC_GetSysClockFreq+0x30>
 800199a:	2b08      	cmp	r3, #8
 800199c:	d003      	beq.n	80019a6 <HAL_RCC_GetSysClockFreq+0x36>
 800199e:	e027      	b.n	80019f0 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80019a0:	4b19      	ldr	r3, [pc, #100]	; (8001a08 <HAL_RCC_GetSysClockFreq+0x98>)
 80019a2:	613b      	str	r3, [r7, #16]
      break;
 80019a4:	e027      	b.n	80019f6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80019a6:	68fb      	ldr	r3, [r7, #12]
 80019a8:	0c9b      	lsrs	r3, r3, #18
 80019aa:	f003 030f 	and.w	r3, r3, #15
 80019ae:	4a17      	ldr	r2, [pc, #92]	; (8001a0c <HAL_RCC_GetSysClockFreq+0x9c>)
 80019b0:	5cd3      	ldrb	r3, [r2, r3]
 80019b2:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80019b4:	68fb      	ldr	r3, [r7, #12]
 80019b6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d010      	beq.n	80019e0 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80019be:	4b11      	ldr	r3, [pc, #68]	; (8001a04 <HAL_RCC_GetSysClockFreq+0x94>)
 80019c0:	685b      	ldr	r3, [r3, #4]
 80019c2:	0c5b      	lsrs	r3, r3, #17
 80019c4:	f003 0301 	and.w	r3, r3, #1
 80019c8:	4a11      	ldr	r2, [pc, #68]	; (8001a10 <HAL_RCC_GetSysClockFreq+0xa0>)
 80019ca:	5cd3      	ldrb	r3, [r2, r3]
 80019cc:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	4a0d      	ldr	r2, [pc, #52]	; (8001a08 <HAL_RCC_GetSysClockFreq+0x98>)
 80019d2:	fb03 f202 	mul.w	r2, r3, r2
 80019d6:	68bb      	ldr	r3, [r7, #8]
 80019d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80019dc:	617b      	str	r3, [r7, #20]
 80019de:	e004      	b.n	80019ea <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	4a0c      	ldr	r2, [pc, #48]	; (8001a14 <HAL_RCC_GetSysClockFreq+0xa4>)
 80019e4:	fb02 f303 	mul.w	r3, r2, r3
 80019e8:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80019ea:	697b      	ldr	r3, [r7, #20]
 80019ec:	613b      	str	r3, [r7, #16]
      break;
 80019ee:	e002      	b.n	80019f6 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80019f0:	4b05      	ldr	r3, [pc, #20]	; (8001a08 <HAL_RCC_GetSysClockFreq+0x98>)
 80019f2:	613b      	str	r3, [r7, #16]
      break;
 80019f4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80019f6:	693b      	ldr	r3, [r7, #16]
}
 80019f8:	4618      	mov	r0, r3
 80019fa:	371c      	adds	r7, #28
 80019fc:	46bd      	mov	sp, r7
 80019fe:	bc80      	pop	{r7}
 8001a00:	4770      	bx	lr
 8001a02:	bf00      	nop
 8001a04:	40021000 	.word	0x40021000
 8001a08:	007a1200 	.word	0x007a1200
 8001a0c:	080036f4 	.word	0x080036f4
 8001a10:	08003704 	.word	0x08003704
 8001a14:	003d0900 	.word	0x003d0900

08001a18 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001a18:	b480      	push	{r7}
 8001a1a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001a1c:	4b02      	ldr	r3, [pc, #8]	; (8001a28 <HAL_RCC_GetHCLKFreq+0x10>)
 8001a1e:	681b      	ldr	r3, [r3, #0]
}
 8001a20:	4618      	mov	r0, r3
 8001a22:	46bd      	mov	sp, r7
 8001a24:	bc80      	pop	{r7}
 8001a26:	4770      	bx	lr
 8001a28:	20000010 	.word	0x20000010

08001a2c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001a30:	f7ff fff2 	bl	8001a18 <HAL_RCC_GetHCLKFreq>
 8001a34:	4602      	mov	r2, r0
 8001a36:	4b05      	ldr	r3, [pc, #20]	; (8001a4c <HAL_RCC_GetPCLK1Freq+0x20>)
 8001a38:	685b      	ldr	r3, [r3, #4]
 8001a3a:	0a1b      	lsrs	r3, r3, #8
 8001a3c:	f003 0307 	and.w	r3, r3, #7
 8001a40:	4903      	ldr	r1, [pc, #12]	; (8001a50 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001a42:	5ccb      	ldrb	r3, [r1, r3]
 8001a44:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001a48:	4618      	mov	r0, r3
 8001a4a:	bd80      	pop	{r7, pc}
 8001a4c:	40021000 	.word	0x40021000
 8001a50:	080036ec 	.word	0x080036ec

08001a54 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001a54:	b580      	push	{r7, lr}
 8001a56:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001a58:	f7ff ffde 	bl	8001a18 <HAL_RCC_GetHCLKFreq>
 8001a5c:	4602      	mov	r2, r0
 8001a5e:	4b05      	ldr	r3, [pc, #20]	; (8001a74 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001a60:	685b      	ldr	r3, [r3, #4]
 8001a62:	0adb      	lsrs	r3, r3, #11
 8001a64:	f003 0307 	and.w	r3, r3, #7
 8001a68:	4903      	ldr	r1, [pc, #12]	; (8001a78 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001a6a:	5ccb      	ldrb	r3, [r1, r3]
 8001a6c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001a70:	4618      	mov	r0, r3
 8001a72:	bd80      	pop	{r7, pc}
 8001a74:	40021000 	.word	0x40021000
 8001a78:	080036ec 	.word	0x080036ec

08001a7c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001a7c:	b480      	push	{r7}
 8001a7e:	b085      	sub	sp, #20
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001a84:	4b0a      	ldr	r3, [pc, #40]	; (8001ab0 <RCC_Delay+0x34>)
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	4a0a      	ldr	r2, [pc, #40]	; (8001ab4 <RCC_Delay+0x38>)
 8001a8a:	fba2 2303 	umull	r2, r3, r2, r3
 8001a8e:	0a5b      	lsrs	r3, r3, #9
 8001a90:	687a      	ldr	r2, [r7, #4]
 8001a92:	fb02 f303 	mul.w	r3, r2, r3
 8001a96:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001a98:	bf00      	nop
  }
  while (Delay --);
 8001a9a:	68fb      	ldr	r3, [r7, #12]
 8001a9c:	1e5a      	subs	r2, r3, #1
 8001a9e:	60fa      	str	r2, [r7, #12]
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d1f9      	bne.n	8001a98 <RCC_Delay+0x1c>
}
 8001aa4:	bf00      	nop
 8001aa6:	bf00      	nop
 8001aa8:	3714      	adds	r7, #20
 8001aaa:	46bd      	mov	sp, r7
 8001aac:	bc80      	pop	{r7}
 8001aae:	4770      	bx	lr
 8001ab0:	20000010 	.word	0x20000010
 8001ab4:	10624dd3 	.word	0x10624dd3

08001ab8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	b082      	sub	sp, #8
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d101      	bne.n	8001aca <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001ac6:	2301      	movs	r3, #1
 8001ac8:	e042      	b.n	8001b50 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001ad0:	b2db      	uxtb	r3, r3
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d106      	bne.n	8001ae4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	2200      	movs	r2, #0
 8001ada:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001ade:	6878      	ldr	r0, [r7, #4]
 8001ae0:	f7fe fdc4 	bl	800066c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	2224      	movs	r2, #36	; 0x24
 8001ae8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	68da      	ldr	r2, [r3, #12]
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001afa:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001afc:	6878      	ldr	r0, [r7, #4]
 8001afe:	f000 fbb7 	bl	8002270 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	691a      	ldr	r2, [r3, #16]
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001b10:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	695a      	ldr	r2, [r3, #20]
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001b20:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	68da      	ldr	r2, [r3, #12]
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001b30:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	2200      	movs	r2, #0
 8001b36:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	2220      	movs	r2, #32
 8001b3c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	2220      	movs	r2, #32
 8001b44:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	2200      	movs	r2, #0
 8001b4c:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8001b4e:	2300      	movs	r3, #0
}
 8001b50:	4618      	mov	r0, r3
 8001b52:	3708      	adds	r7, #8
 8001b54:	46bd      	mov	sp, r7
 8001b56:	bd80      	pop	{r7, pc}

08001b58 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	b08a      	sub	sp, #40	; 0x28
 8001b5c:	af02      	add	r7, sp, #8
 8001b5e:	60f8      	str	r0, [r7, #12]
 8001b60:	60b9      	str	r1, [r7, #8]
 8001b62:	603b      	str	r3, [r7, #0]
 8001b64:	4613      	mov	r3, r2
 8001b66:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8001b68:	2300      	movs	r3, #0
 8001b6a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001b6c:	68fb      	ldr	r3, [r7, #12]
 8001b6e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001b72:	b2db      	uxtb	r3, r3
 8001b74:	2b20      	cmp	r3, #32
 8001b76:	d16d      	bne.n	8001c54 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8001b78:	68bb      	ldr	r3, [r7, #8]
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d002      	beq.n	8001b84 <HAL_UART_Transmit+0x2c>
 8001b7e:	88fb      	ldrh	r3, [r7, #6]
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d101      	bne.n	8001b88 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8001b84:	2301      	movs	r3, #1
 8001b86:	e066      	b.n	8001c56 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001b88:	68fb      	ldr	r3, [r7, #12]
 8001b8a:	2200      	movs	r2, #0
 8001b8c:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001b8e:	68fb      	ldr	r3, [r7, #12]
 8001b90:	2221      	movs	r2, #33	; 0x21
 8001b92:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001b96:	f7fe fec3 	bl	8000920 <HAL_GetTick>
 8001b9a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8001b9c:	68fb      	ldr	r3, [r7, #12]
 8001b9e:	88fa      	ldrh	r2, [r7, #6]
 8001ba0:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8001ba2:	68fb      	ldr	r3, [r7, #12]
 8001ba4:	88fa      	ldrh	r2, [r7, #6]
 8001ba6:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001ba8:	68fb      	ldr	r3, [r7, #12]
 8001baa:	689b      	ldr	r3, [r3, #8]
 8001bac:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001bb0:	d108      	bne.n	8001bc4 <HAL_UART_Transmit+0x6c>
 8001bb2:	68fb      	ldr	r3, [r7, #12]
 8001bb4:	691b      	ldr	r3, [r3, #16]
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d104      	bne.n	8001bc4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8001bba:	2300      	movs	r3, #0
 8001bbc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8001bbe:	68bb      	ldr	r3, [r7, #8]
 8001bc0:	61bb      	str	r3, [r7, #24]
 8001bc2:	e003      	b.n	8001bcc <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8001bc4:	68bb      	ldr	r3, [r7, #8]
 8001bc6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001bc8:	2300      	movs	r3, #0
 8001bca:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8001bcc:	e02a      	b.n	8001c24 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001bce:	683b      	ldr	r3, [r7, #0]
 8001bd0:	9300      	str	r3, [sp, #0]
 8001bd2:	697b      	ldr	r3, [r7, #20]
 8001bd4:	2200      	movs	r2, #0
 8001bd6:	2180      	movs	r1, #128	; 0x80
 8001bd8:	68f8      	ldr	r0, [r7, #12]
 8001bda:	f000 f9b6 	bl	8001f4a <UART_WaitOnFlagUntilTimeout>
 8001bde:	4603      	mov	r3, r0
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d001      	beq.n	8001be8 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 8001be4:	2303      	movs	r3, #3
 8001be6:	e036      	b.n	8001c56 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8001be8:	69fb      	ldr	r3, [r7, #28]
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d10b      	bne.n	8001c06 <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001bee:	69bb      	ldr	r3, [r7, #24]
 8001bf0:	881b      	ldrh	r3, [r3, #0]
 8001bf2:	461a      	mov	r2, r3
 8001bf4:	68fb      	ldr	r3, [r7, #12]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001bfc:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8001bfe:	69bb      	ldr	r3, [r7, #24]
 8001c00:	3302      	adds	r3, #2
 8001c02:	61bb      	str	r3, [r7, #24]
 8001c04:	e007      	b.n	8001c16 <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8001c06:	69fb      	ldr	r3, [r7, #28]
 8001c08:	781a      	ldrb	r2, [r3, #0]
 8001c0a:	68fb      	ldr	r3, [r7, #12]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8001c10:	69fb      	ldr	r3, [r7, #28]
 8001c12:	3301      	adds	r3, #1
 8001c14:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8001c16:	68fb      	ldr	r3, [r7, #12]
 8001c18:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001c1a:	b29b      	uxth	r3, r3
 8001c1c:	3b01      	subs	r3, #1
 8001c1e:	b29a      	uxth	r2, r3
 8001c20:	68fb      	ldr	r3, [r7, #12]
 8001c22:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001c28:	b29b      	uxth	r3, r3
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d1cf      	bne.n	8001bce <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001c2e:	683b      	ldr	r3, [r7, #0]
 8001c30:	9300      	str	r3, [sp, #0]
 8001c32:	697b      	ldr	r3, [r7, #20]
 8001c34:	2200      	movs	r2, #0
 8001c36:	2140      	movs	r1, #64	; 0x40
 8001c38:	68f8      	ldr	r0, [r7, #12]
 8001c3a:	f000 f986 	bl	8001f4a <UART_WaitOnFlagUntilTimeout>
 8001c3e:	4603      	mov	r3, r0
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d001      	beq.n	8001c48 <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 8001c44:	2303      	movs	r3, #3
 8001c46:	e006      	b.n	8001c56 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001c48:	68fb      	ldr	r3, [r7, #12]
 8001c4a:	2220      	movs	r2, #32
 8001c4c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8001c50:	2300      	movs	r3, #0
 8001c52:	e000      	b.n	8001c56 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8001c54:	2302      	movs	r3, #2
  }
}
 8001c56:	4618      	mov	r0, r3
 8001c58:	3720      	adds	r7, #32
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	bd80      	pop	{r7, pc}

08001c5e <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8001c5e:	b580      	push	{r7, lr}
 8001c60:	b08c      	sub	sp, #48	; 0x30
 8001c62:	af00      	add	r7, sp, #0
 8001c64:	60f8      	str	r0, [r7, #12]
 8001c66:	60b9      	str	r1, [r7, #8]
 8001c68:	4613      	mov	r3, r2
 8001c6a:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8001c6c:	68fb      	ldr	r3, [r7, #12]
 8001c6e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8001c72:	b2db      	uxtb	r3, r3
 8001c74:	2b20      	cmp	r3, #32
 8001c76:	d14a      	bne.n	8001d0e <HAL_UARTEx_ReceiveToIdle_DMA+0xb0>
  {
    if ((pData == NULL) || (Size == 0U))
 8001c78:	68bb      	ldr	r3, [r7, #8]
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d002      	beq.n	8001c84 <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 8001c7e:	88fb      	ldrh	r3, [r7, #6]
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d101      	bne.n	8001c88 <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 8001c84:	2301      	movs	r3, #1
 8001c86:	e043      	b.n	8001d10 <HAL_UARTEx_ReceiveToIdle_DMA+0xb2>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8001c88:	68fb      	ldr	r3, [r7, #12]
 8001c8a:	2201      	movs	r2, #1
 8001c8c:	631a      	str	r2, [r3, #48]	; 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8001c8e:	68fb      	ldr	r3, [r7, #12]
 8001c90:	2200      	movs	r2, #0
 8001c92:	635a      	str	r2, [r3, #52]	; 0x34

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8001c94:	88fb      	ldrh	r3, [r7, #6]
 8001c96:	461a      	mov	r2, r3
 8001c98:	68b9      	ldr	r1, [r7, #8]
 8001c9a:	68f8      	ldr	r0, [r7, #12]
 8001c9c:	f000 f9c4 	bl	8002028 <UART_Start_Receive_DMA>
 8001ca0:	4603      	mov	r3, r0
 8001ca2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8001ca6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d12c      	bne.n	8001d08 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8001cae:	68fb      	ldr	r3, [r7, #12]
 8001cb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cb2:	2b01      	cmp	r3, #1
 8001cb4:	d125      	bne.n	8001d02 <HAL_UARTEx_ReceiveToIdle_DMA+0xa4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 8001cb6:	2300      	movs	r3, #0
 8001cb8:	613b      	str	r3, [r7, #16]
 8001cba:	68fb      	ldr	r3, [r7, #12]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	613b      	str	r3, [r7, #16]
 8001cc2:	68fb      	ldr	r3, [r7, #12]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	685b      	ldr	r3, [r3, #4]
 8001cc8:	613b      	str	r3, [r7, #16]
 8001cca:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8001ccc:	68fb      	ldr	r3, [r7, #12]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	330c      	adds	r3, #12
 8001cd2:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001cd4:	69bb      	ldr	r3, [r7, #24]
 8001cd6:	e853 3f00 	ldrex	r3, [r3]
 8001cda:	617b      	str	r3, [r7, #20]
   return(result);
 8001cdc:	697b      	ldr	r3, [r7, #20]
 8001cde:	f043 0310 	orr.w	r3, r3, #16
 8001ce2:	62bb      	str	r3, [r7, #40]	; 0x28
 8001ce4:	68fb      	ldr	r3, [r7, #12]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	330c      	adds	r3, #12
 8001cea:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001cec:	627a      	str	r2, [r7, #36]	; 0x24
 8001cee:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001cf0:	6a39      	ldr	r1, [r7, #32]
 8001cf2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001cf4:	e841 2300 	strex	r3, r2, [r1]
 8001cf8:	61fb      	str	r3, [r7, #28]
   return(result);
 8001cfa:	69fb      	ldr	r3, [r7, #28]
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d1e5      	bne.n	8001ccc <HAL_UARTEx_ReceiveToIdle_DMA+0x6e>
 8001d00:	e002      	b.n	8001d08 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8001d02:	2301      	movs	r3, #1
 8001d04:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }

    return status;
 8001d08:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001d0c:	e000      	b.n	8001d10 <HAL_UARTEx_ReceiveToIdle_DMA+0xb2>
  }
  else
  {
    return HAL_BUSY;
 8001d0e:	2302      	movs	r3, #2
  }
}
 8001d10:	4618      	mov	r0, r3
 8001d12:	3730      	adds	r7, #48	; 0x30
 8001d14:	46bd      	mov	sp, r7
 8001d16:	bd80      	pop	{r7, pc}

08001d18 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001d18:	b480      	push	{r7}
 8001d1a:	b083      	sub	sp, #12
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8001d20:	bf00      	nop
 8001d22:	370c      	adds	r7, #12
 8001d24:	46bd      	mov	sp, r7
 8001d26:	bc80      	pop	{r7}
 8001d28:	4770      	bx	lr

08001d2a <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8001d2a:	b480      	push	{r7}
 8001d2c:	b083      	sub	sp, #12
 8001d2e:	af00      	add	r7, sp, #0
 8001d30:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8001d32:	bf00      	nop
 8001d34:	370c      	adds	r7, #12
 8001d36:	46bd      	mov	sp, r7
 8001d38:	bc80      	pop	{r7}
 8001d3a:	4770      	bx	lr

08001d3c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8001d3c:	b480      	push	{r7}
 8001d3e:	b083      	sub	sp, #12
 8001d40:	af00      	add	r7, sp, #0
 8001d42:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8001d44:	bf00      	nop
 8001d46:	370c      	adds	r7, #12
 8001d48:	46bd      	mov	sp, r7
 8001d4a:	bc80      	pop	{r7}
 8001d4c:	4770      	bx	lr

08001d4e <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8001d4e:	b580      	push	{r7, lr}
 8001d50:	b09c      	sub	sp, #112	; 0x70
 8001d52:	af00      	add	r7, sp, #0
 8001d54:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d5a:	66fb      	str	r3, [r7, #108]	; 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	f003 0320 	and.w	r3, r3, #32
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d172      	bne.n	8001e50 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8001d6a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8001d70:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	330c      	adds	r3, #12
 8001d76:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001d78:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001d7a:	e853 3f00 	ldrex	r3, [r3]
 8001d7e:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8001d80:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001d82:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001d86:	66bb      	str	r3, [r7, #104]	; 0x68
 8001d88:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	330c      	adds	r3, #12
 8001d8e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8001d90:	65ba      	str	r2, [r7, #88]	; 0x58
 8001d92:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001d94:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8001d96:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8001d98:	e841 2300 	strex	r3, r2, [r1]
 8001d9c:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8001d9e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d1e5      	bne.n	8001d70 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001da4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	3314      	adds	r3, #20
 8001daa:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001dac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001dae:	e853 3f00 	ldrex	r3, [r3]
 8001db2:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8001db4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001db6:	f023 0301 	bic.w	r3, r3, #1
 8001dba:	667b      	str	r3, [r7, #100]	; 0x64
 8001dbc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	3314      	adds	r3, #20
 8001dc2:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8001dc4:	647a      	str	r2, [r7, #68]	; 0x44
 8001dc6:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001dc8:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8001dca:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8001dcc:	e841 2300 	strex	r3, r2, [r1]
 8001dd0:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8001dd2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d1e5      	bne.n	8001da4 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001dd8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	3314      	adds	r3, #20
 8001dde:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001de0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001de2:	e853 3f00 	ldrex	r3, [r3]
 8001de6:	623b      	str	r3, [r7, #32]
   return(result);
 8001de8:	6a3b      	ldr	r3, [r7, #32]
 8001dea:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001dee:	663b      	str	r3, [r7, #96]	; 0x60
 8001df0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	3314      	adds	r3, #20
 8001df6:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001df8:	633a      	str	r2, [r7, #48]	; 0x30
 8001dfa:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001dfc:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8001dfe:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001e00:	e841 2300 	strex	r3, r2, [r1]
 8001e04:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8001e06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d1e5      	bne.n	8001dd8 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8001e0c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001e0e:	2220      	movs	r2, #32
 8001e10:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8001e14:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001e16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e18:	2b01      	cmp	r3, #1
 8001e1a:	d119      	bne.n	8001e50 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8001e1c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	330c      	adds	r3, #12
 8001e22:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001e24:	693b      	ldr	r3, [r7, #16]
 8001e26:	e853 3f00 	ldrex	r3, [r3]
 8001e2a:	60fb      	str	r3, [r7, #12]
   return(result);
 8001e2c:	68fb      	ldr	r3, [r7, #12]
 8001e2e:	f023 0310 	bic.w	r3, r3, #16
 8001e32:	65fb      	str	r3, [r7, #92]	; 0x5c
 8001e34:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	330c      	adds	r3, #12
 8001e3a:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8001e3c:	61fa      	str	r2, [r7, #28]
 8001e3e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001e40:	69b9      	ldr	r1, [r7, #24]
 8001e42:	69fa      	ldr	r2, [r7, #28]
 8001e44:	e841 2300 	strex	r3, r2, [r1]
 8001e48:	617b      	str	r3, [r7, #20]
   return(result);
 8001e4a:	697b      	ldr	r3, [r7, #20]
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d1e5      	bne.n	8001e1c <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8001e50:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001e52:	2200      	movs	r2, #0
 8001e54:	635a      	str	r2, [r3, #52]	; 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8001e56:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001e58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e5a:	2b01      	cmp	r3, #1
 8001e5c:	d106      	bne.n	8001e6c <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8001e5e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001e60:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8001e62:	4619      	mov	r1, r3
 8001e64:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8001e66:	f7fe f979 	bl	800015c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8001e6a:	e002      	b.n	8001e72 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8001e6c:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8001e6e:	f7ff ff53 	bl	8001d18 <HAL_UART_RxCpltCallback>
}
 8001e72:	bf00      	nop
 8001e74:	3770      	adds	r7, #112	; 0x70
 8001e76:	46bd      	mov	sp, r7
 8001e78:	bd80      	pop	{r7, pc}

08001e7a <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8001e7a:	b580      	push	{r7, lr}
 8001e7c:	b084      	sub	sp, #16
 8001e7e:	af00      	add	r7, sp, #0
 8001e80:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e86:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	2201      	movs	r2, #1
 8001e8c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8001e8e:	68fb      	ldr	r3, [r7, #12]
 8001e90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e92:	2b01      	cmp	r3, #1
 8001e94:	d108      	bne.n	8001ea8 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8001e96:	68fb      	ldr	r3, [r7, #12]
 8001e98:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8001e9a:	085b      	lsrs	r3, r3, #1
 8001e9c:	b29b      	uxth	r3, r3
 8001e9e:	4619      	mov	r1, r3
 8001ea0:	68f8      	ldr	r0, [r7, #12]
 8001ea2:	f7fe f95b 	bl	800015c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8001ea6:	e002      	b.n	8001eae <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8001ea8:	68f8      	ldr	r0, [r7, #12]
 8001eaa:	f7ff ff3e 	bl	8001d2a <HAL_UART_RxHalfCpltCallback>
}
 8001eae:	bf00      	nop
 8001eb0:	3710      	adds	r7, #16
 8001eb2:	46bd      	mov	sp, r7
 8001eb4:	bd80      	pop	{r7, pc}

08001eb6 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8001eb6:	b580      	push	{r7, lr}
 8001eb8:	b084      	sub	sp, #16
 8001eba:	af00      	add	r7, sp, #0
 8001ebc:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8001ebe:	2300      	movs	r3, #0
 8001ec0:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ec6:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8001ec8:	68bb      	ldr	r3, [r7, #8]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	695b      	ldr	r3, [r3, #20]
 8001ece:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	bf14      	ite	ne
 8001ed6:	2301      	movne	r3, #1
 8001ed8:	2300      	moveq	r3, #0
 8001eda:	b2db      	uxtb	r3, r3
 8001edc:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8001ede:	68bb      	ldr	r3, [r7, #8]
 8001ee0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001ee4:	b2db      	uxtb	r3, r3
 8001ee6:	2b21      	cmp	r3, #33	; 0x21
 8001ee8:	d108      	bne.n	8001efc <UART_DMAError+0x46>
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	d005      	beq.n	8001efc <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8001ef0:	68bb      	ldr	r3, [r7, #8]
 8001ef2:	2200      	movs	r2, #0
 8001ef4:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8001ef6:	68b8      	ldr	r0, [r7, #8]
 8001ef8:	f000 f930 	bl	800215c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8001efc:	68bb      	ldr	r3, [r7, #8]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	695b      	ldr	r3, [r3, #20]
 8001f02:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	bf14      	ite	ne
 8001f0a:	2301      	movne	r3, #1
 8001f0c:	2300      	moveq	r3, #0
 8001f0e:	b2db      	uxtb	r3, r3
 8001f10:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8001f12:	68bb      	ldr	r3, [r7, #8]
 8001f14:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8001f18:	b2db      	uxtb	r3, r3
 8001f1a:	2b22      	cmp	r3, #34	; 0x22
 8001f1c:	d108      	bne.n	8001f30 <UART_DMAError+0x7a>
 8001f1e:	68fb      	ldr	r3, [r7, #12]
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d005      	beq.n	8001f30 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8001f24:	68bb      	ldr	r3, [r7, #8]
 8001f26:	2200      	movs	r2, #0
 8001f28:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8001f2a:	68b8      	ldr	r0, [r7, #8]
 8001f2c:	f000 f93d 	bl	80021aa <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8001f30:	68bb      	ldr	r3, [r7, #8]
 8001f32:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f34:	f043 0210 	orr.w	r2, r3, #16
 8001f38:	68bb      	ldr	r3, [r7, #8]
 8001f3a:	645a      	str	r2, [r3, #68]	; 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8001f3c:	68b8      	ldr	r0, [r7, #8]
 8001f3e:	f7ff fefd 	bl	8001d3c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8001f42:	bf00      	nop
 8001f44:	3710      	adds	r7, #16
 8001f46:	46bd      	mov	sp, r7
 8001f48:	bd80      	pop	{r7, pc}

08001f4a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8001f4a:	b580      	push	{r7, lr}
 8001f4c:	b090      	sub	sp, #64	; 0x40
 8001f4e:	af00      	add	r7, sp, #0
 8001f50:	60f8      	str	r0, [r7, #12]
 8001f52:	60b9      	str	r1, [r7, #8]
 8001f54:	603b      	str	r3, [r7, #0]
 8001f56:	4613      	mov	r3, r2
 8001f58:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001f5a:	e050      	b.n	8001ffe <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001f5c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001f5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f62:	d04c      	beq.n	8001ffe <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8001f64:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d007      	beq.n	8001f7a <UART_WaitOnFlagUntilTimeout+0x30>
 8001f6a:	f7fe fcd9 	bl	8000920 <HAL_GetTick>
 8001f6e:	4602      	mov	r2, r0
 8001f70:	683b      	ldr	r3, [r7, #0]
 8001f72:	1ad3      	subs	r3, r2, r3
 8001f74:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8001f76:	429a      	cmp	r2, r3
 8001f78:	d241      	bcs.n	8001ffe <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001f7a:	68fb      	ldr	r3, [r7, #12]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	330c      	adds	r3, #12
 8001f80:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001f82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001f84:	e853 3f00 	ldrex	r3, [r3]
 8001f88:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8001f8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f8c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8001f90:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001f92:	68fb      	ldr	r3, [r7, #12]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	330c      	adds	r3, #12
 8001f98:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001f9a:	637a      	str	r2, [r7, #52]	; 0x34
 8001f9c:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001f9e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001fa0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001fa2:	e841 2300 	strex	r3, r2, [r1]
 8001fa6:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8001fa8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d1e5      	bne.n	8001f7a <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001fae:	68fb      	ldr	r3, [r7, #12]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	3314      	adds	r3, #20
 8001fb4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001fb6:	697b      	ldr	r3, [r7, #20]
 8001fb8:	e853 3f00 	ldrex	r3, [r3]
 8001fbc:	613b      	str	r3, [r7, #16]
   return(result);
 8001fbe:	693b      	ldr	r3, [r7, #16]
 8001fc0:	f023 0301 	bic.w	r3, r3, #1
 8001fc4:	63bb      	str	r3, [r7, #56]	; 0x38
 8001fc6:	68fb      	ldr	r3, [r7, #12]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	3314      	adds	r3, #20
 8001fcc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001fce:	623a      	str	r2, [r7, #32]
 8001fd0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001fd2:	69f9      	ldr	r1, [r7, #28]
 8001fd4:	6a3a      	ldr	r2, [r7, #32]
 8001fd6:	e841 2300 	strex	r3, r2, [r1]
 8001fda:	61bb      	str	r3, [r7, #24]
   return(result);
 8001fdc:	69bb      	ldr	r3, [r7, #24]
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d1e5      	bne.n	8001fae <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8001fe2:	68fb      	ldr	r3, [r7, #12]
 8001fe4:	2220      	movs	r2, #32
 8001fe6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 8001fea:	68fb      	ldr	r3, [r7, #12]
 8001fec:	2220      	movs	r2, #32
 8001fee:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8001ff2:	68fb      	ldr	r3, [r7, #12]
 8001ff4:	2200      	movs	r2, #0
 8001ff6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 8001ffa:	2303      	movs	r3, #3
 8001ffc:	e00f      	b.n	800201e <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001ffe:	68fb      	ldr	r3, [r7, #12]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	681a      	ldr	r2, [r3, #0]
 8002004:	68bb      	ldr	r3, [r7, #8]
 8002006:	4013      	ands	r3, r2
 8002008:	68ba      	ldr	r2, [r7, #8]
 800200a:	429a      	cmp	r2, r3
 800200c:	bf0c      	ite	eq
 800200e:	2301      	moveq	r3, #1
 8002010:	2300      	movne	r3, #0
 8002012:	b2db      	uxtb	r3, r3
 8002014:	461a      	mov	r2, r3
 8002016:	79fb      	ldrb	r3, [r7, #7]
 8002018:	429a      	cmp	r2, r3
 800201a:	d09f      	beq.n	8001f5c <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800201c:	2300      	movs	r3, #0
}
 800201e:	4618      	mov	r0, r3
 8002020:	3740      	adds	r7, #64	; 0x40
 8002022:	46bd      	mov	sp, r7
 8002024:	bd80      	pop	{r7, pc}
	...

08002028 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002028:	b580      	push	{r7, lr}
 800202a:	b098      	sub	sp, #96	; 0x60
 800202c:	af00      	add	r7, sp, #0
 800202e:	60f8      	str	r0, [r7, #12]
 8002030:	60b9      	str	r1, [r7, #8]
 8002032:	4613      	mov	r3, r2
 8002034:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8002036:	68ba      	ldr	r2, [r7, #8]
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	88fa      	ldrh	r2, [r7, #6]
 8002040:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002042:	68fb      	ldr	r3, [r7, #12]
 8002044:	2200      	movs	r2, #0
 8002046:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	2222      	movs	r2, #34	; 0x22
 800204c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002054:	4a3e      	ldr	r2, [pc, #248]	; (8002150 <UART_Start_Receive_DMA+0x128>)
 8002056:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8002058:	68fb      	ldr	r3, [r7, #12]
 800205a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800205c:	4a3d      	ldr	r2, [pc, #244]	; (8002154 <UART_Start_Receive_DMA+0x12c>)
 800205e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8002060:	68fb      	ldr	r3, [r7, #12]
 8002062:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002064:	4a3c      	ldr	r2, [pc, #240]	; (8002158 <UART_Start_Receive_DMA+0x130>)
 8002066:	631a      	str	r2, [r3, #48]	; 0x30

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800206c:	2200      	movs	r2, #0
 800206e:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8002070:	f107 0308 	add.w	r3, r7, #8
 8002074:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8002076:	68fb      	ldr	r3, [r7, #12]
 8002078:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	3304      	adds	r3, #4
 8002080:	4619      	mov	r1, r3
 8002082:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002084:	681a      	ldr	r2, [r3, #0]
 8002086:	88fb      	ldrh	r3, [r7, #6]
 8002088:	f7fe fdbc 	bl	8000c04 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 800208c:	2300      	movs	r3, #0
 800208e:	613b      	str	r3, [r7, #16]
 8002090:	68fb      	ldr	r3, [r7, #12]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	613b      	str	r3, [r7, #16]
 8002098:	68fb      	ldr	r3, [r7, #12]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	685b      	ldr	r3, [r3, #4]
 800209e:	613b      	str	r3, [r7, #16]
 80020a0:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	691b      	ldr	r3, [r3, #16]
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d019      	beq.n	80020de <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80020aa:	68fb      	ldr	r3, [r7, #12]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	330c      	adds	r3, #12
 80020b0:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80020b2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80020b4:	e853 3f00 	ldrex	r3, [r3]
 80020b8:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80020ba:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80020bc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80020c0:	65bb      	str	r3, [r7, #88]	; 0x58
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	330c      	adds	r3, #12
 80020c8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80020ca:	64fa      	str	r2, [r7, #76]	; 0x4c
 80020cc:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80020ce:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 80020d0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80020d2:	e841 2300 	strex	r3, r2, [r1]
 80020d6:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 80020d8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d1e5      	bne.n	80020aa <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80020de:	68fb      	ldr	r3, [r7, #12]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	3314      	adds	r3, #20
 80020e4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80020e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80020e8:	e853 3f00 	ldrex	r3, [r3]
 80020ec:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80020ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80020f0:	f043 0301 	orr.w	r3, r3, #1
 80020f4:	657b      	str	r3, [r7, #84]	; 0x54
 80020f6:	68fb      	ldr	r3, [r7, #12]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	3314      	adds	r3, #20
 80020fc:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80020fe:	63ba      	str	r2, [r7, #56]	; 0x38
 8002100:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002102:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8002104:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002106:	e841 2300 	strex	r3, r2, [r1]
 800210a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800210c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800210e:	2b00      	cmp	r3, #0
 8002110:	d1e5      	bne.n	80020de <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002112:	68fb      	ldr	r3, [r7, #12]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	3314      	adds	r3, #20
 8002118:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800211a:	69bb      	ldr	r3, [r7, #24]
 800211c:	e853 3f00 	ldrex	r3, [r3]
 8002120:	617b      	str	r3, [r7, #20]
   return(result);
 8002122:	697b      	ldr	r3, [r7, #20]
 8002124:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002128:	653b      	str	r3, [r7, #80]	; 0x50
 800212a:	68fb      	ldr	r3, [r7, #12]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	3314      	adds	r3, #20
 8002130:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8002132:	627a      	str	r2, [r7, #36]	; 0x24
 8002134:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002136:	6a39      	ldr	r1, [r7, #32]
 8002138:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800213a:	e841 2300 	strex	r3, r2, [r1]
 800213e:	61fb      	str	r3, [r7, #28]
   return(result);
 8002140:	69fb      	ldr	r3, [r7, #28]
 8002142:	2b00      	cmp	r3, #0
 8002144:	d1e5      	bne.n	8002112 <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 8002146:	2300      	movs	r3, #0
}
 8002148:	4618      	mov	r0, r3
 800214a:	3760      	adds	r7, #96	; 0x60
 800214c:	46bd      	mov	sp, r7
 800214e:	bd80      	pop	{r7, pc}
 8002150:	08001d4f 	.word	0x08001d4f
 8002154:	08001e7b 	.word	0x08001e7b
 8002158:	08001eb7 	.word	0x08001eb7

0800215c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800215c:	b480      	push	{r7}
 800215e:	b089      	sub	sp, #36	; 0x24
 8002160:	af00      	add	r7, sp, #0
 8002162:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	330c      	adds	r3, #12
 800216a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	e853 3f00 	ldrex	r3, [r3]
 8002172:	60bb      	str	r3, [r7, #8]
   return(result);
 8002174:	68bb      	ldr	r3, [r7, #8]
 8002176:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800217a:	61fb      	str	r3, [r7, #28]
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	330c      	adds	r3, #12
 8002182:	69fa      	ldr	r2, [r7, #28]
 8002184:	61ba      	str	r2, [r7, #24]
 8002186:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002188:	6979      	ldr	r1, [r7, #20]
 800218a:	69ba      	ldr	r2, [r7, #24]
 800218c:	e841 2300 	strex	r3, r2, [r1]
 8002190:	613b      	str	r3, [r7, #16]
   return(result);
 8002192:	693b      	ldr	r3, [r7, #16]
 8002194:	2b00      	cmp	r3, #0
 8002196:	d1e5      	bne.n	8002164 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	2220      	movs	r2, #32
 800219c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
}
 80021a0:	bf00      	nop
 80021a2:	3724      	adds	r7, #36	; 0x24
 80021a4:	46bd      	mov	sp, r7
 80021a6:	bc80      	pop	{r7}
 80021a8:	4770      	bx	lr

080021aa <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80021aa:	b480      	push	{r7}
 80021ac:	b095      	sub	sp, #84	; 0x54
 80021ae:	af00      	add	r7, sp, #0
 80021b0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	330c      	adds	r3, #12
 80021b8:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80021ba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80021bc:	e853 3f00 	ldrex	r3, [r3]
 80021c0:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80021c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80021c4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80021c8:	64fb      	str	r3, [r7, #76]	; 0x4c
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	330c      	adds	r3, #12
 80021d0:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80021d2:	643a      	str	r2, [r7, #64]	; 0x40
 80021d4:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80021d6:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80021d8:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80021da:	e841 2300 	strex	r3, r2, [r1]
 80021de:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80021e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d1e5      	bne.n	80021b2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	3314      	adds	r3, #20
 80021ec:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80021ee:	6a3b      	ldr	r3, [r7, #32]
 80021f0:	e853 3f00 	ldrex	r3, [r3]
 80021f4:	61fb      	str	r3, [r7, #28]
   return(result);
 80021f6:	69fb      	ldr	r3, [r7, #28]
 80021f8:	f023 0301 	bic.w	r3, r3, #1
 80021fc:	64bb      	str	r3, [r7, #72]	; 0x48
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	3314      	adds	r3, #20
 8002204:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002206:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002208:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800220a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800220c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800220e:	e841 2300 	strex	r3, r2, [r1]
 8002212:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002214:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002216:	2b00      	cmp	r3, #0
 8002218:	d1e5      	bne.n	80021e6 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800221e:	2b01      	cmp	r3, #1
 8002220:	d119      	bne.n	8002256 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	330c      	adds	r3, #12
 8002228:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800222a:	68fb      	ldr	r3, [r7, #12]
 800222c:	e853 3f00 	ldrex	r3, [r3]
 8002230:	60bb      	str	r3, [r7, #8]
   return(result);
 8002232:	68bb      	ldr	r3, [r7, #8]
 8002234:	f023 0310 	bic.w	r3, r3, #16
 8002238:	647b      	str	r3, [r7, #68]	; 0x44
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	330c      	adds	r3, #12
 8002240:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002242:	61ba      	str	r2, [r7, #24]
 8002244:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002246:	6979      	ldr	r1, [r7, #20]
 8002248:	69ba      	ldr	r2, [r7, #24]
 800224a:	e841 2300 	strex	r3, r2, [r1]
 800224e:	613b      	str	r3, [r7, #16]
   return(result);
 8002250:	693b      	ldr	r3, [r7, #16]
 8002252:	2b00      	cmp	r3, #0
 8002254:	d1e5      	bne.n	8002222 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	2220      	movs	r2, #32
 800225a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	2200      	movs	r2, #0
 8002262:	631a      	str	r2, [r3, #48]	; 0x30
}
 8002264:	bf00      	nop
 8002266:	3754      	adds	r7, #84	; 0x54
 8002268:	46bd      	mov	sp, r7
 800226a:	bc80      	pop	{r7}
 800226c:	4770      	bx	lr
	...

08002270 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002270:	b580      	push	{r7, lr}
 8002272:	b084      	sub	sp, #16
 8002274:	af00      	add	r7, sp, #0
 8002276:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	691b      	ldr	r3, [r3, #16]
 800227e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	68da      	ldr	r2, [r3, #12]
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	430a      	orrs	r2, r1
 800228c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	689a      	ldr	r2, [r3, #8]
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	691b      	ldr	r3, [r3, #16]
 8002296:	431a      	orrs	r2, r3
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	695b      	ldr	r3, [r3, #20]
 800229c:	4313      	orrs	r3, r2
 800229e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	68db      	ldr	r3, [r3, #12]
 80022a6:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80022aa:	f023 030c 	bic.w	r3, r3, #12
 80022ae:	687a      	ldr	r2, [r7, #4]
 80022b0:	6812      	ldr	r2, [r2, #0]
 80022b2:	68b9      	ldr	r1, [r7, #8]
 80022b4:	430b      	orrs	r3, r1
 80022b6:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	695b      	ldr	r3, [r3, #20]
 80022be:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	699a      	ldr	r2, [r3, #24]
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	430a      	orrs	r2, r1
 80022cc:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	4a2c      	ldr	r2, [pc, #176]	; (8002384 <UART_SetConfig+0x114>)
 80022d4:	4293      	cmp	r3, r2
 80022d6:	d103      	bne.n	80022e0 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80022d8:	f7ff fbbc 	bl	8001a54 <HAL_RCC_GetPCLK2Freq>
 80022dc:	60f8      	str	r0, [r7, #12]
 80022de:	e002      	b.n	80022e6 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80022e0:	f7ff fba4 	bl	8001a2c <HAL_RCC_GetPCLK1Freq>
 80022e4:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80022e6:	68fa      	ldr	r2, [r7, #12]
 80022e8:	4613      	mov	r3, r2
 80022ea:	009b      	lsls	r3, r3, #2
 80022ec:	4413      	add	r3, r2
 80022ee:	009a      	lsls	r2, r3, #2
 80022f0:	441a      	add	r2, r3
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	685b      	ldr	r3, [r3, #4]
 80022f6:	009b      	lsls	r3, r3, #2
 80022f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80022fc:	4a22      	ldr	r2, [pc, #136]	; (8002388 <UART_SetConfig+0x118>)
 80022fe:	fba2 2303 	umull	r2, r3, r2, r3
 8002302:	095b      	lsrs	r3, r3, #5
 8002304:	0119      	lsls	r1, r3, #4
 8002306:	68fa      	ldr	r2, [r7, #12]
 8002308:	4613      	mov	r3, r2
 800230a:	009b      	lsls	r3, r3, #2
 800230c:	4413      	add	r3, r2
 800230e:	009a      	lsls	r2, r3, #2
 8002310:	441a      	add	r2, r3
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	685b      	ldr	r3, [r3, #4]
 8002316:	009b      	lsls	r3, r3, #2
 8002318:	fbb2 f2f3 	udiv	r2, r2, r3
 800231c:	4b1a      	ldr	r3, [pc, #104]	; (8002388 <UART_SetConfig+0x118>)
 800231e:	fba3 0302 	umull	r0, r3, r3, r2
 8002322:	095b      	lsrs	r3, r3, #5
 8002324:	2064      	movs	r0, #100	; 0x64
 8002326:	fb00 f303 	mul.w	r3, r0, r3
 800232a:	1ad3      	subs	r3, r2, r3
 800232c:	011b      	lsls	r3, r3, #4
 800232e:	3332      	adds	r3, #50	; 0x32
 8002330:	4a15      	ldr	r2, [pc, #84]	; (8002388 <UART_SetConfig+0x118>)
 8002332:	fba2 2303 	umull	r2, r3, r2, r3
 8002336:	095b      	lsrs	r3, r3, #5
 8002338:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800233c:	4419      	add	r1, r3
 800233e:	68fa      	ldr	r2, [r7, #12]
 8002340:	4613      	mov	r3, r2
 8002342:	009b      	lsls	r3, r3, #2
 8002344:	4413      	add	r3, r2
 8002346:	009a      	lsls	r2, r3, #2
 8002348:	441a      	add	r2, r3
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	685b      	ldr	r3, [r3, #4]
 800234e:	009b      	lsls	r3, r3, #2
 8002350:	fbb2 f2f3 	udiv	r2, r2, r3
 8002354:	4b0c      	ldr	r3, [pc, #48]	; (8002388 <UART_SetConfig+0x118>)
 8002356:	fba3 0302 	umull	r0, r3, r3, r2
 800235a:	095b      	lsrs	r3, r3, #5
 800235c:	2064      	movs	r0, #100	; 0x64
 800235e:	fb00 f303 	mul.w	r3, r0, r3
 8002362:	1ad3      	subs	r3, r2, r3
 8002364:	011b      	lsls	r3, r3, #4
 8002366:	3332      	adds	r3, #50	; 0x32
 8002368:	4a07      	ldr	r2, [pc, #28]	; (8002388 <UART_SetConfig+0x118>)
 800236a:	fba2 2303 	umull	r2, r3, r2, r3
 800236e:	095b      	lsrs	r3, r3, #5
 8002370:	f003 020f 	and.w	r2, r3, #15
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	440a      	add	r2, r1
 800237a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 800237c:	bf00      	nop
 800237e:	3710      	adds	r7, #16
 8002380:	46bd      	mov	sp, r7
 8002382:	bd80      	pop	{r7, pc}
 8002384:	40013800 	.word	0x40013800
 8002388:	51eb851f 	.word	0x51eb851f

0800238c <__errno>:
 800238c:	4b01      	ldr	r3, [pc, #4]	; (8002394 <__errno+0x8>)
 800238e:	6818      	ldr	r0, [r3, #0]
 8002390:	4770      	bx	lr
 8002392:	bf00      	nop
 8002394:	2000001c 	.word	0x2000001c

08002398 <__libc_init_array>:
 8002398:	b570      	push	{r4, r5, r6, lr}
 800239a:	2600      	movs	r6, #0
 800239c:	4d0c      	ldr	r5, [pc, #48]	; (80023d0 <__libc_init_array+0x38>)
 800239e:	4c0d      	ldr	r4, [pc, #52]	; (80023d4 <__libc_init_array+0x3c>)
 80023a0:	1b64      	subs	r4, r4, r5
 80023a2:	10a4      	asrs	r4, r4, #2
 80023a4:	42a6      	cmp	r6, r4
 80023a6:	d109      	bne.n	80023bc <__libc_init_array+0x24>
 80023a8:	f001 f960 	bl	800366c <_init>
 80023ac:	2600      	movs	r6, #0
 80023ae:	4d0a      	ldr	r5, [pc, #40]	; (80023d8 <__libc_init_array+0x40>)
 80023b0:	4c0a      	ldr	r4, [pc, #40]	; (80023dc <__libc_init_array+0x44>)
 80023b2:	1b64      	subs	r4, r4, r5
 80023b4:	10a4      	asrs	r4, r4, #2
 80023b6:	42a6      	cmp	r6, r4
 80023b8:	d105      	bne.n	80023c6 <__libc_init_array+0x2e>
 80023ba:	bd70      	pop	{r4, r5, r6, pc}
 80023bc:	f855 3b04 	ldr.w	r3, [r5], #4
 80023c0:	4798      	blx	r3
 80023c2:	3601      	adds	r6, #1
 80023c4:	e7ee      	b.n	80023a4 <__libc_init_array+0xc>
 80023c6:	f855 3b04 	ldr.w	r3, [r5], #4
 80023ca:	4798      	blx	r3
 80023cc:	3601      	adds	r6, #1
 80023ce:	e7f2      	b.n	80023b6 <__libc_init_array+0x1e>
 80023d0:	080038b8 	.word	0x080038b8
 80023d4:	080038b8 	.word	0x080038b8
 80023d8:	080038b8 	.word	0x080038b8
 80023dc:	080038bc 	.word	0x080038bc

080023e0 <memcmp>:
 80023e0:	b510      	push	{r4, lr}
 80023e2:	3901      	subs	r1, #1
 80023e4:	4402      	add	r2, r0
 80023e6:	4290      	cmp	r0, r2
 80023e8:	d101      	bne.n	80023ee <memcmp+0xe>
 80023ea:	2000      	movs	r0, #0
 80023ec:	e005      	b.n	80023fa <memcmp+0x1a>
 80023ee:	7803      	ldrb	r3, [r0, #0]
 80023f0:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80023f4:	42a3      	cmp	r3, r4
 80023f6:	d001      	beq.n	80023fc <memcmp+0x1c>
 80023f8:	1b18      	subs	r0, r3, r4
 80023fa:	bd10      	pop	{r4, pc}
 80023fc:	3001      	adds	r0, #1
 80023fe:	e7f2      	b.n	80023e6 <memcmp+0x6>

08002400 <memset>:
 8002400:	4603      	mov	r3, r0
 8002402:	4402      	add	r2, r0
 8002404:	4293      	cmp	r3, r2
 8002406:	d100      	bne.n	800240a <memset+0xa>
 8002408:	4770      	bx	lr
 800240a:	f803 1b01 	strb.w	r1, [r3], #1
 800240e:	e7f9      	b.n	8002404 <memset+0x4>

08002410 <siprintf>:
 8002410:	b40e      	push	{r1, r2, r3}
 8002412:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8002416:	b500      	push	{lr}
 8002418:	b09c      	sub	sp, #112	; 0x70
 800241a:	ab1d      	add	r3, sp, #116	; 0x74
 800241c:	9002      	str	r0, [sp, #8]
 800241e:	9006      	str	r0, [sp, #24]
 8002420:	9107      	str	r1, [sp, #28]
 8002422:	9104      	str	r1, [sp, #16]
 8002424:	4808      	ldr	r0, [pc, #32]	; (8002448 <siprintf+0x38>)
 8002426:	4909      	ldr	r1, [pc, #36]	; (800244c <siprintf+0x3c>)
 8002428:	f853 2b04 	ldr.w	r2, [r3], #4
 800242c:	9105      	str	r1, [sp, #20]
 800242e:	6800      	ldr	r0, [r0, #0]
 8002430:	a902      	add	r1, sp, #8
 8002432:	9301      	str	r3, [sp, #4]
 8002434:	f000 f894 	bl	8002560 <_svfiprintf_r>
 8002438:	2200      	movs	r2, #0
 800243a:	9b02      	ldr	r3, [sp, #8]
 800243c:	701a      	strb	r2, [r3, #0]
 800243e:	b01c      	add	sp, #112	; 0x70
 8002440:	f85d eb04 	ldr.w	lr, [sp], #4
 8002444:	b003      	add	sp, #12
 8002446:	4770      	bx	lr
 8002448:	2000001c 	.word	0x2000001c
 800244c:	ffff0208 	.word	0xffff0208

08002450 <siscanf>:
 8002450:	b40e      	push	{r1, r2, r3}
 8002452:	f44f 7201 	mov.w	r2, #516	; 0x204
 8002456:	b530      	push	{r4, r5, lr}
 8002458:	b09c      	sub	sp, #112	; 0x70
 800245a:	ac1f      	add	r4, sp, #124	; 0x7c
 800245c:	f854 5b04 	ldr.w	r5, [r4], #4
 8002460:	f8ad 2014 	strh.w	r2, [sp, #20]
 8002464:	9002      	str	r0, [sp, #8]
 8002466:	9006      	str	r0, [sp, #24]
 8002468:	f7fd fe70 	bl	800014c <strlen>
 800246c:	4b0b      	ldr	r3, [pc, #44]	; (800249c <siscanf+0x4c>)
 800246e:	9003      	str	r0, [sp, #12]
 8002470:	930b      	str	r3, [sp, #44]	; 0x2c
 8002472:	2300      	movs	r3, #0
 8002474:	930f      	str	r3, [sp, #60]	; 0x3c
 8002476:	9314      	str	r3, [sp, #80]	; 0x50
 8002478:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800247c:	9007      	str	r0, [sp, #28]
 800247e:	4808      	ldr	r0, [pc, #32]	; (80024a0 <siscanf+0x50>)
 8002480:	f8ad 3016 	strh.w	r3, [sp, #22]
 8002484:	462a      	mov	r2, r5
 8002486:	4623      	mov	r3, r4
 8002488:	a902      	add	r1, sp, #8
 800248a:	6800      	ldr	r0, [r0, #0]
 800248c:	9401      	str	r4, [sp, #4]
 800248e:	f000 f9c1 	bl	8002814 <__ssvfiscanf_r>
 8002492:	b01c      	add	sp, #112	; 0x70
 8002494:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8002498:	b003      	add	sp, #12
 800249a:	4770      	bx	lr
 800249c:	080024a5 	.word	0x080024a5
 80024a0:	2000001c 	.word	0x2000001c

080024a4 <__seofread>:
 80024a4:	2000      	movs	r0, #0
 80024a6:	4770      	bx	lr

080024a8 <__ssputs_r>:
 80024a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80024ac:	688e      	ldr	r6, [r1, #8]
 80024ae:	4682      	mov	sl, r0
 80024b0:	429e      	cmp	r6, r3
 80024b2:	460c      	mov	r4, r1
 80024b4:	4690      	mov	r8, r2
 80024b6:	461f      	mov	r7, r3
 80024b8:	d838      	bhi.n	800252c <__ssputs_r+0x84>
 80024ba:	898a      	ldrh	r2, [r1, #12]
 80024bc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80024c0:	d032      	beq.n	8002528 <__ssputs_r+0x80>
 80024c2:	6825      	ldr	r5, [r4, #0]
 80024c4:	6909      	ldr	r1, [r1, #16]
 80024c6:	3301      	adds	r3, #1
 80024c8:	eba5 0901 	sub.w	r9, r5, r1
 80024cc:	6965      	ldr	r5, [r4, #20]
 80024ce:	444b      	add	r3, r9
 80024d0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80024d4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80024d8:	106d      	asrs	r5, r5, #1
 80024da:	429d      	cmp	r5, r3
 80024dc:	bf38      	it	cc
 80024de:	461d      	movcc	r5, r3
 80024e0:	0553      	lsls	r3, r2, #21
 80024e2:	d531      	bpl.n	8002548 <__ssputs_r+0xa0>
 80024e4:	4629      	mov	r1, r5
 80024e6:	f000 fff9 	bl	80034dc <_malloc_r>
 80024ea:	4606      	mov	r6, r0
 80024ec:	b950      	cbnz	r0, 8002504 <__ssputs_r+0x5c>
 80024ee:	230c      	movs	r3, #12
 80024f0:	f04f 30ff 	mov.w	r0, #4294967295
 80024f4:	f8ca 3000 	str.w	r3, [sl]
 80024f8:	89a3      	ldrh	r3, [r4, #12]
 80024fa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80024fe:	81a3      	strh	r3, [r4, #12]
 8002500:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002504:	464a      	mov	r2, r9
 8002506:	6921      	ldr	r1, [r4, #16]
 8002508:	f000 ff58 	bl	80033bc <memcpy>
 800250c:	89a3      	ldrh	r3, [r4, #12]
 800250e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8002512:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002516:	81a3      	strh	r3, [r4, #12]
 8002518:	6126      	str	r6, [r4, #16]
 800251a:	444e      	add	r6, r9
 800251c:	6026      	str	r6, [r4, #0]
 800251e:	463e      	mov	r6, r7
 8002520:	6165      	str	r5, [r4, #20]
 8002522:	eba5 0509 	sub.w	r5, r5, r9
 8002526:	60a5      	str	r5, [r4, #8]
 8002528:	42be      	cmp	r6, r7
 800252a:	d900      	bls.n	800252e <__ssputs_r+0x86>
 800252c:	463e      	mov	r6, r7
 800252e:	4632      	mov	r2, r6
 8002530:	4641      	mov	r1, r8
 8002532:	6820      	ldr	r0, [r4, #0]
 8002534:	f000 ff50 	bl	80033d8 <memmove>
 8002538:	68a3      	ldr	r3, [r4, #8]
 800253a:	2000      	movs	r0, #0
 800253c:	1b9b      	subs	r3, r3, r6
 800253e:	60a3      	str	r3, [r4, #8]
 8002540:	6823      	ldr	r3, [r4, #0]
 8002542:	4433      	add	r3, r6
 8002544:	6023      	str	r3, [r4, #0]
 8002546:	e7db      	b.n	8002500 <__ssputs_r+0x58>
 8002548:	462a      	mov	r2, r5
 800254a:	f001 f83b 	bl	80035c4 <_realloc_r>
 800254e:	4606      	mov	r6, r0
 8002550:	2800      	cmp	r0, #0
 8002552:	d1e1      	bne.n	8002518 <__ssputs_r+0x70>
 8002554:	4650      	mov	r0, sl
 8002556:	6921      	ldr	r1, [r4, #16]
 8002558:	f000 ff58 	bl	800340c <_free_r>
 800255c:	e7c7      	b.n	80024ee <__ssputs_r+0x46>
	...

08002560 <_svfiprintf_r>:
 8002560:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002564:	4698      	mov	r8, r3
 8002566:	898b      	ldrh	r3, [r1, #12]
 8002568:	4607      	mov	r7, r0
 800256a:	061b      	lsls	r3, r3, #24
 800256c:	460d      	mov	r5, r1
 800256e:	4614      	mov	r4, r2
 8002570:	b09d      	sub	sp, #116	; 0x74
 8002572:	d50e      	bpl.n	8002592 <_svfiprintf_r+0x32>
 8002574:	690b      	ldr	r3, [r1, #16]
 8002576:	b963      	cbnz	r3, 8002592 <_svfiprintf_r+0x32>
 8002578:	2140      	movs	r1, #64	; 0x40
 800257a:	f000 ffaf 	bl	80034dc <_malloc_r>
 800257e:	6028      	str	r0, [r5, #0]
 8002580:	6128      	str	r0, [r5, #16]
 8002582:	b920      	cbnz	r0, 800258e <_svfiprintf_r+0x2e>
 8002584:	230c      	movs	r3, #12
 8002586:	603b      	str	r3, [r7, #0]
 8002588:	f04f 30ff 	mov.w	r0, #4294967295
 800258c:	e0d1      	b.n	8002732 <_svfiprintf_r+0x1d2>
 800258e:	2340      	movs	r3, #64	; 0x40
 8002590:	616b      	str	r3, [r5, #20]
 8002592:	2300      	movs	r3, #0
 8002594:	9309      	str	r3, [sp, #36]	; 0x24
 8002596:	2320      	movs	r3, #32
 8002598:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800259c:	2330      	movs	r3, #48	; 0x30
 800259e:	f04f 0901 	mov.w	r9, #1
 80025a2:	f8cd 800c 	str.w	r8, [sp, #12]
 80025a6:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800274c <_svfiprintf_r+0x1ec>
 80025aa:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80025ae:	4623      	mov	r3, r4
 80025b0:	469a      	mov	sl, r3
 80025b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80025b6:	b10a      	cbz	r2, 80025bc <_svfiprintf_r+0x5c>
 80025b8:	2a25      	cmp	r2, #37	; 0x25
 80025ba:	d1f9      	bne.n	80025b0 <_svfiprintf_r+0x50>
 80025bc:	ebba 0b04 	subs.w	fp, sl, r4
 80025c0:	d00b      	beq.n	80025da <_svfiprintf_r+0x7a>
 80025c2:	465b      	mov	r3, fp
 80025c4:	4622      	mov	r2, r4
 80025c6:	4629      	mov	r1, r5
 80025c8:	4638      	mov	r0, r7
 80025ca:	f7ff ff6d 	bl	80024a8 <__ssputs_r>
 80025ce:	3001      	adds	r0, #1
 80025d0:	f000 80aa 	beq.w	8002728 <_svfiprintf_r+0x1c8>
 80025d4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80025d6:	445a      	add	r2, fp
 80025d8:	9209      	str	r2, [sp, #36]	; 0x24
 80025da:	f89a 3000 	ldrb.w	r3, [sl]
 80025de:	2b00      	cmp	r3, #0
 80025e0:	f000 80a2 	beq.w	8002728 <_svfiprintf_r+0x1c8>
 80025e4:	2300      	movs	r3, #0
 80025e6:	f04f 32ff 	mov.w	r2, #4294967295
 80025ea:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80025ee:	f10a 0a01 	add.w	sl, sl, #1
 80025f2:	9304      	str	r3, [sp, #16]
 80025f4:	9307      	str	r3, [sp, #28]
 80025f6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80025fa:	931a      	str	r3, [sp, #104]	; 0x68
 80025fc:	4654      	mov	r4, sl
 80025fe:	2205      	movs	r2, #5
 8002600:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002604:	4851      	ldr	r0, [pc, #324]	; (800274c <_svfiprintf_r+0x1ec>)
 8002606:	f000 fecb 	bl	80033a0 <memchr>
 800260a:	9a04      	ldr	r2, [sp, #16]
 800260c:	b9d8      	cbnz	r0, 8002646 <_svfiprintf_r+0xe6>
 800260e:	06d0      	lsls	r0, r2, #27
 8002610:	bf44      	itt	mi
 8002612:	2320      	movmi	r3, #32
 8002614:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002618:	0711      	lsls	r1, r2, #28
 800261a:	bf44      	itt	mi
 800261c:	232b      	movmi	r3, #43	; 0x2b
 800261e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002622:	f89a 3000 	ldrb.w	r3, [sl]
 8002626:	2b2a      	cmp	r3, #42	; 0x2a
 8002628:	d015      	beq.n	8002656 <_svfiprintf_r+0xf6>
 800262a:	4654      	mov	r4, sl
 800262c:	2000      	movs	r0, #0
 800262e:	f04f 0c0a 	mov.w	ip, #10
 8002632:	9a07      	ldr	r2, [sp, #28]
 8002634:	4621      	mov	r1, r4
 8002636:	f811 3b01 	ldrb.w	r3, [r1], #1
 800263a:	3b30      	subs	r3, #48	; 0x30
 800263c:	2b09      	cmp	r3, #9
 800263e:	d94e      	bls.n	80026de <_svfiprintf_r+0x17e>
 8002640:	b1b0      	cbz	r0, 8002670 <_svfiprintf_r+0x110>
 8002642:	9207      	str	r2, [sp, #28]
 8002644:	e014      	b.n	8002670 <_svfiprintf_r+0x110>
 8002646:	eba0 0308 	sub.w	r3, r0, r8
 800264a:	fa09 f303 	lsl.w	r3, r9, r3
 800264e:	4313      	orrs	r3, r2
 8002650:	46a2      	mov	sl, r4
 8002652:	9304      	str	r3, [sp, #16]
 8002654:	e7d2      	b.n	80025fc <_svfiprintf_r+0x9c>
 8002656:	9b03      	ldr	r3, [sp, #12]
 8002658:	1d19      	adds	r1, r3, #4
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	9103      	str	r1, [sp, #12]
 800265e:	2b00      	cmp	r3, #0
 8002660:	bfbb      	ittet	lt
 8002662:	425b      	neglt	r3, r3
 8002664:	f042 0202 	orrlt.w	r2, r2, #2
 8002668:	9307      	strge	r3, [sp, #28]
 800266a:	9307      	strlt	r3, [sp, #28]
 800266c:	bfb8      	it	lt
 800266e:	9204      	strlt	r2, [sp, #16]
 8002670:	7823      	ldrb	r3, [r4, #0]
 8002672:	2b2e      	cmp	r3, #46	; 0x2e
 8002674:	d10c      	bne.n	8002690 <_svfiprintf_r+0x130>
 8002676:	7863      	ldrb	r3, [r4, #1]
 8002678:	2b2a      	cmp	r3, #42	; 0x2a
 800267a:	d135      	bne.n	80026e8 <_svfiprintf_r+0x188>
 800267c:	9b03      	ldr	r3, [sp, #12]
 800267e:	3402      	adds	r4, #2
 8002680:	1d1a      	adds	r2, r3, #4
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	9203      	str	r2, [sp, #12]
 8002686:	2b00      	cmp	r3, #0
 8002688:	bfb8      	it	lt
 800268a:	f04f 33ff 	movlt.w	r3, #4294967295
 800268e:	9305      	str	r3, [sp, #20]
 8002690:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 8002750 <_svfiprintf_r+0x1f0>
 8002694:	2203      	movs	r2, #3
 8002696:	4650      	mov	r0, sl
 8002698:	7821      	ldrb	r1, [r4, #0]
 800269a:	f000 fe81 	bl	80033a0 <memchr>
 800269e:	b140      	cbz	r0, 80026b2 <_svfiprintf_r+0x152>
 80026a0:	2340      	movs	r3, #64	; 0x40
 80026a2:	eba0 000a 	sub.w	r0, r0, sl
 80026a6:	fa03 f000 	lsl.w	r0, r3, r0
 80026aa:	9b04      	ldr	r3, [sp, #16]
 80026ac:	3401      	adds	r4, #1
 80026ae:	4303      	orrs	r3, r0
 80026b0:	9304      	str	r3, [sp, #16]
 80026b2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80026b6:	2206      	movs	r2, #6
 80026b8:	4826      	ldr	r0, [pc, #152]	; (8002754 <_svfiprintf_r+0x1f4>)
 80026ba:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80026be:	f000 fe6f 	bl	80033a0 <memchr>
 80026c2:	2800      	cmp	r0, #0
 80026c4:	d038      	beq.n	8002738 <_svfiprintf_r+0x1d8>
 80026c6:	4b24      	ldr	r3, [pc, #144]	; (8002758 <_svfiprintf_r+0x1f8>)
 80026c8:	bb1b      	cbnz	r3, 8002712 <_svfiprintf_r+0x1b2>
 80026ca:	9b03      	ldr	r3, [sp, #12]
 80026cc:	3307      	adds	r3, #7
 80026ce:	f023 0307 	bic.w	r3, r3, #7
 80026d2:	3308      	adds	r3, #8
 80026d4:	9303      	str	r3, [sp, #12]
 80026d6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80026d8:	4433      	add	r3, r6
 80026da:	9309      	str	r3, [sp, #36]	; 0x24
 80026dc:	e767      	b.n	80025ae <_svfiprintf_r+0x4e>
 80026de:	460c      	mov	r4, r1
 80026e0:	2001      	movs	r0, #1
 80026e2:	fb0c 3202 	mla	r2, ip, r2, r3
 80026e6:	e7a5      	b.n	8002634 <_svfiprintf_r+0xd4>
 80026e8:	2300      	movs	r3, #0
 80026ea:	f04f 0c0a 	mov.w	ip, #10
 80026ee:	4619      	mov	r1, r3
 80026f0:	3401      	adds	r4, #1
 80026f2:	9305      	str	r3, [sp, #20]
 80026f4:	4620      	mov	r0, r4
 80026f6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80026fa:	3a30      	subs	r2, #48	; 0x30
 80026fc:	2a09      	cmp	r2, #9
 80026fe:	d903      	bls.n	8002708 <_svfiprintf_r+0x1a8>
 8002700:	2b00      	cmp	r3, #0
 8002702:	d0c5      	beq.n	8002690 <_svfiprintf_r+0x130>
 8002704:	9105      	str	r1, [sp, #20]
 8002706:	e7c3      	b.n	8002690 <_svfiprintf_r+0x130>
 8002708:	4604      	mov	r4, r0
 800270a:	2301      	movs	r3, #1
 800270c:	fb0c 2101 	mla	r1, ip, r1, r2
 8002710:	e7f0      	b.n	80026f4 <_svfiprintf_r+0x194>
 8002712:	ab03      	add	r3, sp, #12
 8002714:	9300      	str	r3, [sp, #0]
 8002716:	462a      	mov	r2, r5
 8002718:	4638      	mov	r0, r7
 800271a:	4b10      	ldr	r3, [pc, #64]	; (800275c <_svfiprintf_r+0x1fc>)
 800271c:	a904      	add	r1, sp, #16
 800271e:	f3af 8000 	nop.w
 8002722:	1c42      	adds	r2, r0, #1
 8002724:	4606      	mov	r6, r0
 8002726:	d1d6      	bne.n	80026d6 <_svfiprintf_r+0x176>
 8002728:	89ab      	ldrh	r3, [r5, #12]
 800272a:	065b      	lsls	r3, r3, #25
 800272c:	f53f af2c 	bmi.w	8002588 <_svfiprintf_r+0x28>
 8002730:	9809      	ldr	r0, [sp, #36]	; 0x24
 8002732:	b01d      	add	sp, #116	; 0x74
 8002734:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002738:	ab03      	add	r3, sp, #12
 800273a:	9300      	str	r3, [sp, #0]
 800273c:	462a      	mov	r2, r5
 800273e:	4638      	mov	r0, r7
 8002740:	4b06      	ldr	r3, [pc, #24]	; (800275c <_svfiprintf_r+0x1fc>)
 8002742:	a904      	add	r1, sp, #16
 8002744:	f000 fa50 	bl	8002be8 <_printf_i>
 8002748:	e7eb      	b.n	8002722 <_svfiprintf_r+0x1c2>
 800274a:	bf00      	nop
 800274c:	08003706 	.word	0x08003706
 8002750:	0800370c 	.word	0x0800370c
 8002754:	08003710 	.word	0x08003710
 8002758:	00000000 	.word	0x00000000
 800275c:	080024a9 	.word	0x080024a9

08002760 <_sungetc_r>:
 8002760:	b538      	push	{r3, r4, r5, lr}
 8002762:	1c4b      	adds	r3, r1, #1
 8002764:	4614      	mov	r4, r2
 8002766:	d103      	bne.n	8002770 <_sungetc_r+0x10>
 8002768:	f04f 35ff 	mov.w	r5, #4294967295
 800276c:	4628      	mov	r0, r5
 800276e:	bd38      	pop	{r3, r4, r5, pc}
 8002770:	8993      	ldrh	r3, [r2, #12]
 8002772:	b2cd      	uxtb	r5, r1
 8002774:	f023 0320 	bic.w	r3, r3, #32
 8002778:	8193      	strh	r3, [r2, #12]
 800277a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800277c:	6852      	ldr	r2, [r2, #4]
 800277e:	b18b      	cbz	r3, 80027a4 <_sungetc_r+0x44>
 8002780:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002782:	4293      	cmp	r3, r2
 8002784:	dd08      	ble.n	8002798 <_sungetc_r+0x38>
 8002786:	6823      	ldr	r3, [r4, #0]
 8002788:	1e5a      	subs	r2, r3, #1
 800278a:	6022      	str	r2, [r4, #0]
 800278c:	f803 5c01 	strb.w	r5, [r3, #-1]
 8002790:	6863      	ldr	r3, [r4, #4]
 8002792:	3301      	adds	r3, #1
 8002794:	6063      	str	r3, [r4, #4]
 8002796:	e7e9      	b.n	800276c <_sungetc_r+0xc>
 8002798:	4621      	mov	r1, r4
 800279a:	f000 fdc7 	bl	800332c <__submore>
 800279e:	2800      	cmp	r0, #0
 80027a0:	d0f1      	beq.n	8002786 <_sungetc_r+0x26>
 80027a2:	e7e1      	b.n	8002768 <_sungetc_r+0x8>
 80027a4:	6921      	ldr	r1, [r4, #16]
 80027a6:	6823      	ldr	r3, [r4, #0]
 80027a8:	b151      	cbz	r1, 80027c0 <_sungetc_r+0x60>
 80027aa:	4299      	cmp	r1, r3
 80027ac:	d208      	bcs.n	80027c0 <_sungetc_r+0x60>
 80027ae:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 80027b2:	42a9      	cmp	r1, r5
 80027b4:	d104      	bne.n	80027c0 <_sungetc_r+0x60>
 80027b6:	3b01      	subs	r3, #1
 80027b8:	3201      	adds	r2, #1
 80027ba:	6023      	str	r3, [r4, #0]
 80027bc:	6062      	str	r2, [r4, #4]
 80027be:	e7d5      	b.n	800276c <_sungetc_r+0xc>
 80027c0:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 80027c4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80027c8:	6363      	str	r3, [r4, #52]	; 0x34
 80027ca:	2303      	movs	r3, #3
 80027cc:	63a3      	str	r3, [r4, #56]	; 0x38
 80027ce:	4623      	mov	r3, r4
 80027d0:	f803 5f46 	strb.w	r5, [r3, #70]!
 80027d4:	6023      	str	r3, [r4, #0]
 80027d6:	2301      	movs	r3, #1
 80027d8:	e7dc      	b.n	8002794 <_sungetc_r+0x34>

080027da <__ssrefill_r>:
 80027da:	b510      	push	{r4, lr}
 80027dc:	460c      	mov	r4, r1
 80027de:	6b49      	ldr	r1, [r1, #52]	; 0x34
 80027e0:	b169      	cbz	r1, 80027fe <__ssrefill_r+0x24>
 80027e2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80027e6:	4299      	cmp	r1, r3
 80027e8:	d001      	beq.n	80027ee <__ssrefill_r+0x14>
 80027ea:	f000 fe0f 	bl	800340c <_free_r>
 80027ee:	2000      	movs	r0, #0
 80027f0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80027f2:	6360      	str	r0, [r4, #52]	; 0x34
 80027f4:	6063      	str	r3, [r4, #4]
 80027f6:	b113      	cbz	r3, 80027fe <__ssrefill_r+0x24>
 80027f8:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80027fa:	6023      	str	r3, [r4, #0]
 80027fc:	bd10      	pop	{r4, pc}
 80027fe:	6923      	ldr	r3, [r4, #16]
 8002800:	f04f 30ff 	mov.w	r0, #4294967295
 8002804:	6023      	str	r3, [r4, #0]
 8002806:	2300      	movs	r3, #0
 8002808:	6063      	str	r3, [r4, #4]
 800280a:	89a3      	ldrh	r3, [r4, #12]
 800280c:	f043 0320 	orr.w	r3, r3, #32
 8002810:	81a3      	strh	r3, [r4, #12]
 8002812:	e7f3      	b.n	80027fc <__ssrefill_r+0x22>

08002814 <__ssvfiscanf_r>:
 8002814:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002818:	460c      	mov	r4, r1
 800281a:	2100      	movs	r1, #0
 800281c:	4606      	mov	r6, r0
 800281e:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 8002822:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 8002826:	49a7      	ldr	r1, [pc, #668]	; (8002ac4 <__ssvfiscanf_r+0x2b0>)
 8002828:	f10d 0804 	add.w	r8, sp, #4
 800282c:	91a0      	str	r1, [sp, #640]	; 0x280
 800282e:	49a6      	ldr	r1, [pc, #664]	; (8002ac8 <__ssvfiscanf_r+0x2b4>)
 8002830:	4fa6      	ldr	r7, [pc, #664]	; (8002acc <__ssvfiscanf_r+0x2b8>)
 8002832:	f8df 929c 	ldr.w	r9, [pc, #668]	; 8002ad0 <__ssvfiscanf_r+0x2bc>
 8002836:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 800283a:	91a1      	str	r1, [sp, #644]	; 0x284
 800283c:	9300      	str	r3, [sp, #0]
 800283e:	7813      	ldrb	r3, [r2, #0]
 8002840:	2b00      	cmp	r3, #0
 8002842:	f000 815c 	beq.w	8002afe <__ssvfiscanf_r+0x2ea>
 8002846:	5dd9      	ldrb	r1, [r3, r7]
 8002848:	1c55      	adds	r5, r2, #1
 800284a:	f011 0108 	ands.w	r1, r1, #8
 800284e:	d019      	beq.n	8002884 <__ssvfiscanf_r+0x70>
 8002850:	6863      	ldr	r3, [r4, #4]
 8002852:	2b00      	cmp	r3, #0
 8002854:	dd0f      	ble.n	8002876 <__ssvfiscanf_r+0x62>
 8002856:	6823      	ldr	r3, [r4, #0]
 8002858:	781a      	ldrb	r2, [r3, #0]
 800285a:	5cba      	ldrb	r2, [r7, r2]
 800285c:	0712      	lsls	r2, r2, #28
 800285e:	d401      	bmi.n	8002864 <__ssvfiscanf_r+0x50>
 8002860:	462a      	mov	r2, r5
 8002862:	e7ec      	b.n	800283e <__ssvfiscanf_r+0x2a>
 8002864:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8002866:	3301      	adds	r3, #1
 8002868:	3201      	adds	r2, #1
 800286a:	9245      	str	r2, [sp, #276]	; 0x114
 800286c:	6862      	ldr	r2, [r4, #4]
 800286e:	6023      	str	r3, [r4, #0]
 8002870:	3a01      	subs	r2, #1
 8002872:	6062      	str	r2, [r4, #4]
 8002874:	e7ec      	b.n	8002850 <__ssvfiscanf_r+0x3c>
 8002876:	4621      	mov	r1, r4
 8002878:	4630      	mov	r0, r6
 800287a:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800287c:	4798      	blx	r3
 800287e:	2800      	cmp	r0, #0
 8002880:	d0e9      	beq.n	8002856 <__ssvfiscanf_r+0x42>
 8002882:	e7ed      	b.n	8002860 <__ssvfiscanf_r+0x4c>
 8002884:	2b25      	cmp	r3, #37	; 0x25
 8002886:	d012      	beq.n	80028ae <__ssvfiscanf_r+0x9a>
 8002888:	469a      	mov	sl, r3
 800288a:	6863      	ldr	r3, [r4, #4]
 800288c:	2b00      	cmp	r3, #0
 800288e:	f340 8094 	ble.w	80029ba <__ssvfiscanf_r+0x1a6>
 8002892:	6822      	ldr	r2, [r4, #0]
 8002894:	7813      	ldrb	r3, [r2, #0]
 8002896:	4553      	cmp	r3, sl
 8002898:	f040 8131 	bne.w	8002afe <__ssvfiscanf_r+0x2ea>
 800289c:	6863      	ldr	r3, [r4, #4]
 800289e:	3201      	adds	r2, #1
 80028a0:	3b01      	subs	r3, #1
 80028a2:	6063      	str	r3, [r4, #4]
 80028a4:	9b45      	ldr	r3, [sp, #276]	; 0x114
 80028a6:	6022      	str	r2, [r4, #0]
 80028a8:	3301      	adds	r3, #1
 80028aa:	9345      	str	r3, [sp, #276]	; 0x114
 80028ac:	e7d8      	b.n	8002860 <__ssvfiscanf_r+0x4c>
 80028ae:	9141      	str	r1, [sp, #260]	; 0x104
 80028b0:	9143      	str	r1, [sp, #268]	; 0x10c
 80028b2:	7853      	ldrb	r3, [r2, #1]
 80028b4:	2b2a      	cmp	r3, #42	; 0x2a
 80028b6:	bf04      	itt	eq
 80028b8:	2310      	moveq	r3, #16
 80028ba:	1c95      	addeq	r5, r2, #2
 80028bc:	f04f 020a 	mov.w	r2, #10
 80028c0:	bf08      	it	eq
 80028c2:	9341      	streq	r3, [sp, #260]	; 0x104
 80028c4:	46aa      	mov	sl, r5
 80028c6:	f81a 1b01 	ldrb.w	r1, [sl], #1
 80028ca:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 80028ce:	2b09      	cmp	r3, #9
 80028d0:	d91d      	bls.n	800290e <__ssvfiscanf_r+0xfa>
 80028d2:	2203      	movs	r2, #3
 80028d4:	487e      	ldr	r0, [pc, #504]	; (8002ad0 <__ssvfiscanf_r+0x2bc>)
 80028d6:	f000 fd63 	bl	80033a0 <memchr>
 80028da:	b140      	cbz	r0, 80028ee <__ssvfiscanf_r+0xda>
 80028dc:	2301      	movs	r3, #1
 80028de:	4655      	mov	r5, sl
 80028e0:	eba0 0009 	sub.w	r0, r0, r9
 80028e4:	fa03 f000 	lsl.w	r0, r3, r0
 80028e8:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80028ea:	4318      	orrs	r0, r3
 80028ec:	9041      	str	r0, [sp, #260]	; 0x104
 80028ee:	f815 3b01 	ldrb.w	r3, [r5], #1
 80028f2:	2b78      	cmp	r3, #120	; 0x78
 80028f4:	d806      	bhi.n	8002904 <__ssvfiscanf_r+0xf0>
 80028f6:	2b57      	cmp	r3, #87	; 0x57
 80028f8:	d810      	bhi.n	800291c <__ssvfiscanf_r+0x108>
 80028fa:	2b25      	cmp	r3, #37	; 0x25
 80028fc:	d0c4      	beq.n	8002888 <__ssvfiscanf_r+0x74>
 80028fe:	d857      	bhi.n	80029b0 <__ssvfiscanf_r+0x19c>
 8002900:	2b00      	cmp	r3, #0
 8002902:	d065      	beq.n	80029d0 <__ssvfiscanf_r+0x1bc>
 8002904:	2303      	movs	r3, #3
 8002906:	9347      	str	r3, [sp, #284]	; 0x11c
 8002908:	230a      	movs	r3, #10
 800290a:	9342      	str	r3, [sp, #264]	; 0x108
 800290c:	e072      	b.n	80029f4 <__ssvfiscanf_r+0x1e0>
 800290e:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 8002910:	4655      	mov	r5, sl
 8002912:	fb02 1103 	mla	r1, r2, r3, r1
 8002916:	3930      	subs	r1, #48	; 0x30
 8002918:	9143      	str	r1, [sp, #268]	; 0x10c
 800291a:	e7d3      	b.n	80028c4 <__ssvfiscanf_r+0xb0>
 800291c:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 8002920:	2a20      	cmp	r2, #32
 8002922:	d8ef      	bhi.n	8002904 <__ssvfiscanf_r+0xf0>
 8002924:	a101      	add	r1, pc, #4	; (adr r1, 800292c <__ssvfiscanf_r+0x118>)
 8002926:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800292a:	bf00      	nop
 800292c:	080029df 	.word	0x080029df
 8002930:	08002905 	.word	0x08002905
 8002934:	08002905 	.word	0x08002905
 8002938:	08002a3d 	.word	0x08002a3d
 800293c:	08002905 	.word	0x08002905
 8002940:	08002905 	.word	0x08002905
 8002944:	08002905 	.word	0x08002905
 8002948:	08002905 	.word	0x08002905
 800294c:	08002905 	.word	0x08002905
 8002950:	08002905 	.word	0x08002905
 8002954:	08002905 	.word	0x08002905
 8002958:	08002a53 	.word	0x08002a53
 800295c:	08002a29 	.word	0x08002a29
 8002960:	080029b7 	.word	0x080029b7
 8002964:	080029b7 	.word	0x080029b7
 8002968:	080029b7 	.word	0x080029b7
 800296c:	08002905 	.word	0x08002905
 8002970:	08002a2d 	.word	0x08002a2d
 8002974:	08002905 	.word	0x08002905
 8002978:	08002905 	.word	0x08002905
 800297c:	08002905 	.word	0x08002905
 8002980:	08002905 	.word	0x08002905
 8002984:	08002a63 	.word	0x08002a63
 8002988:	08002a35 	.word	0x08002a35
 800298c:	080029d7 	.word	0x080029d7
 8002990:	08002905 	.word	0x08002905
 8002994:	08002905 	.word	0x08002905
 8002998:	08002a5f 	.word	0x08002a5f
 800299c:	08002905 	.word	0x08002905
 80029a0:	08002a29 	.word	0x08002a29
 80029a4:	08002905 	.word	0x08002905
 80029a8:	08002905 	.word	0x08002905
 80029ac:	080029df 	.word	0x080029df
 80029b0:	3b45      	subs	r3, #69	; 0x45
 80029b2:	2b02      	cmp	r3, #2
 80029b4:	d8a6      	bhi.n	8002904 <__ssvfiscanf_r+0xf0>
 80029b6:	2305      	movs	r3, #5
 80029b8:	e01b      	b.n	80029f2 <__ssvfiscanf_r+0x1de>
 80029ba:	4621      	mov	r1, r4
 80029bc:	4630      	mov	r0, r6
 80029be:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80029c0:	4798      	blx	r3
 80029c2:	2800      	cmp	r0, #0
 80029c4:	f43f af65 	beq.w	8002892 <__ssvfiscanf_r+0x7e>
 80029c8:	9844      	ldr	r0, [sp, #272]	; 0x110
 80029ca:	2800      	cmp	r0, #0
 80029cc:	f040 808d 	bne.w	8002aea <__ssvfiscanf_r+0x2d6>
 80029d0:	f04f 30ff 	mov.w	r0, #4294967295
 80029d4:	e08f      	b.n	8002af6 <__ssvfiscanf_r+0x2e2>
 80029d6:	9a41      	ldr	r2, [sp, #260]	; 0x104
 80029d8:	f042 0220 	orr.w	r2, r2, #32
 80029dc:	9241      	str	r2, [sp, #260]	; 0x104
 80029de:	9a41      	ldr	r2, [sp, #260]	; 0x104
 80029e0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80029e4:	9241      	str	r2, [sp, #260]	; 0x104
 80029e6:	2210      	movs	r2, #16
 80029e8:	2b6f      	cmp	r3, #111	; 0x6f
 80029ea:	bf34      	ite	cc
 80029ec:	2303      	movcc	r3, #3
 80029ee:	2304      	movcs	r3, #4
 80029f0:	9242      	str	r2, [sp, #264]	; 0x108
 80029f2:	9347      	str	r3, [sp, #284]	; 0x11c
 80029f4:	6863      	ldr	r3, [r4, #4]
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	dd42      	ble.n	8002a80 <__ssvfiscanf_r+0x26c>
 80029fa:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80029fc:	0659      	lsls	r1, r3, #25
 80029fe:	d404      	bmi.n	8002a0a <__ssvfiscanf_r+0x1f6>
 8002a00:	6823      	ldr	r3, [r4, #0]
 8002a02:	781a      	ldrb	r2, [r3, #0]
 8002a04:	5cba      	ldrb	r2, [r7, r2]
 8002a06:	0712      	lsls	r2, r2, #28
 8002a08:	d441      	bmi.n	8002a8e <__ssvfiscanf_r+0x27a>
 8002a0a:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 8002a0c:	2b02      	cmp	r3, #2
 8002a0e:	dc50      	bgt.n	8002ab2 <__ssvfiscanf_r+0x29e>
 8002a10:	466b      	mov	r3, sp
 8002a12:	4622      	mov	r2, r4
 8002a14:	4630      	mov	r0, r6
 8002a16:	a941      	add	r1, sp, #260	; 0x104
 8002a18:	f000 fa0c 	bl	8002e34 <_scanf_chars>
 8002a1c:	2801      	cmp	r0, #1
 8002a1e:	d06e      	beq.n	8002afe <__ssvfiscanf_r+0x2ea>
 8002a20:	2802      	cmp	r0, #2
 8002a22:	f47f af1d 	bne.w	8002860 <__ssvfiscanf_r+0x4c>
 8002a26:	e7cf      	b.n	80029c8 <__ssvfiscanf_r+0x1b4>
 8002a28:	220a      	movs	r2, #10
 8002a2a:	e7dd      	b.n	80029e8 <__ssvfiscanf_r+0x1d4>
 8002a2c:	2300      	movs	r3, #0
 8002a2e:	9342      	str	r3, [sp, #264]	; 0x108
 8002a30:	2303      	movs	r3, #3
 8002a32:	e7de      	b.n	80029f2 <__ssvfiscanf_r+0x1de>
 8002a34:	2308      	movs	r3, #8
 8002a36:	9342      	str	r3, [sp, #264]	; 0x108
 8002a38:	2304      	movs	r3, #4
 8002a3a:	e7da      	b.n	80029f2 <__ssvfiscanf_r+0x1de>
 8002a3c:	4629      	mov	r1, r5
 8002a3e:	4640      	mov	r0, r8
 8002a40:	f000 fb4a 	bl	80030d8 <__sccl>
 8002a44:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8002a46:	4605      	mov	r5, r0
 8002a48:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002a4c:	9341      	str	r3, [sp, #260]	; 0x104
 8002a4e:	2301      	movs	r3, #1
 8002a50:	e7cf      	b.n	80029f2 <__ssvfiscanf_r+0x1de>
 8002a52:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8002a54:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002a58:	9341      	str	r3, [sp, #260]	; 0x104
 8002a5a:	2300      	movs	r3, #0
 8002a5c:	e7c9      	b.n	80029f2 <__ssvfiscanf_r+0x1de>
 8002a5e:	2302      	movs	r3, #2
 8002a60:	e7c7      	b.n	80029f2 <__ssvfiscanf_r+0x1de>
 8002a62:	9841      	ldr	r0, [sp, #260]	; 0x104
 8002a64:	06c3      	lsls	r3, r0, #27
 8002a66:	f53f aefb 	bmi.w	8002860 <__ssvfiscanf_r+0x4c>
 8002a6a:	9b00      	ldr	r3, [sp, #0]
 8002a6c:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8002a6e:	1d19      	adds	r1, r3, #4
 8002a70:	9100      	str	r1, [sp, #0]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	f010 0f01 	tst.w	r0, #1
 8002a78:	bf14      	ite	ne
 8002a7a:	801a      	strhne	r2, [r3, #0]
 8002a7c:	601a      	streq	r2, [r3, #0]
 8002a7e:	e6ef      	b.n	8002860 <__ssvfiscanf_r+0x4c>
 8002a80:	4621      	mov	r1, r4
 8002a82:	4630      	mov	r0, r6
 8002a84:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8002a86:	4798      	blx	r3
 8002a88:	2800      	cmp	r0, #0
 8002a8a:	d0b6      	beq.n	80029fa <__ssvfiscanf_r+0x1e6>
 8002a8c:	e79c      	b.n	80029c8 <__ssvfiscanf_r+0x1b4>
 8002a8e:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8002a90:	3201      	adds	r2, #1
 8002a92:	9245      	str	r2, [sp, #276]	; 0x114
 8002a94:	6862      	ldr	r2, [r4, #4]
 8002a96:	3a01      	subs	r2, #1
 8002a98:	2a00      	cmp	r2, #0
 8002a9a:	6062      	str	r2, [r4, #4]
 8002a9c:	dd02      	ble.n	8002aa4 <__ssvfiscanf_r+0x290>
 8002a9e:	3301      	adds	r3, #1
 8002aa0:	6023      	str	r3, [r4, #0]
 8002aa2:	e7ad      	b.n	8002a00 <__ssvfiscanf_r+0x1ec>
 8002aa4:	4621      	mov	r1, r4
 8002aa6:	4630      	mov	r0, r6
 8002aa8:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8002aaa:	4798      	blx	r3
 8002aac:	2800      	cmp	r0, #0
 8002aae:	d0a7      	beq.n	8002a00 <__ssvfiscanf_r+0x1ec>
 8002ab0:	e78a      	b.n	80029c8 <__ssvfiscanf_r+0x1b4>
 8002ab2:	2b04      	cmp	r3, #4
 8002ab4:	dc0e      	bgt.n	8002ad4 <__ssvfiscanf_r+0x2c0>
 8002ab6:	466b      	mov	r3, sp
 8002ab8:	4622      	mov	r2, r4
 8002aba:	4630      	mov	r0, r6
 8002abc:	a941      	add	r1, sp, #260	; 0x104
 8002abe:	f000 fa13 	bl	8002ee8 <_scanf_i>
 8002ac2:	e7ab      	b.n	8002a1c <__ssvfiscanf_r+0x208>
 8002ac4:	08002761 	.word	0x08002761
 8002ac8:	080027db 	.word	0x080027db
 8002acc:	08003755 	.word	0x08003755
 8002ad0:	0800370c 	.word	0x0800370c
 8002ad4:	4b0b      	ldr	r3, [pc, #44]	; (8002b04 <__ssvfiscanf_r+0x2f0>)
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	f43f aec2 	beq.w	8002860 <__ssvfiscanf_r+0x4c>
 8002adc:	466b      	mov	r3, sp
 8002ade:	4622      	mov	r2, r4
 8002ae0:	4630      	mov	r0, r6
 8002ae2:	a941      	add	r1, sp, #260	; 0x104
 8002ae4:	f3af 8000 	nop.w
 8002ae8:	e798      	b.n	8002a1c <__ssvfiscanf_r+0x208>
 8002aea:	89a3      	ldrh	r3, [r4, #12]
 8002aec:	f013 0f40 	tst.w	r3, #64	; 0x40
 8002af0:	bf18      	it	ne
 8002af2:	f04f 30ff 	movne.w	r0, #4294967295
 8002af6:	f50d 7d22 	add.w	sp, sp, #648	; 0x288
 8002afa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002afe:	9844      	ldr	r0, [sp, #272]	; 0x110
 8002b00:	e7f9      	b.n	8002af6 <__ssvfiscanf_r+0x2e2>
 8002b02:	bf00      	nop
 8002b04:	00000000 	.word	0x00000000

08002b08 <_printf_common>:
 8002b08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002b0c:	4616      	mov	r6, r2
 8002b0e:	4699      	mov	r9, r3
 8002b10:	688a      	ldr	r2, [r1, #8]
 8002b12:	690b      	ldr	r3, [r1, #16]
 8002b14:	4607      	mov	r7, r0
 8002b16:	4293      	cmp	r3, r2
 8002b18:	bfb8      	it	lt
 8002b1a:	4613      	movlt	r3, r2
 8002b1c:	6033      	str	r3, [r6, #0]
 8002b1e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002b22:	460c      	mov	r4, r1
 8002b24:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002b28:	b10a      	cbz	r2, 8002b2e <_printf_common+0x26>
 8002b2a:	3301      	adds	r3, #1
 8002b2c:	6033      	str	r3, [r6, #0]
 8002b2e:	6823      	ldr	r3, [r4, #0]
 8002b30:	0699      	lsls	r1, r3, #26
 8002b32:	bf42      	ittt	mi
 8002b34:	6833      	ldrmi	r3, [r6, #0]
 8002b36:	3302      	addmi	r3, #2
 8002b38:	6033      	strmi	r3, [r6, #0]
 8002b3a:	6825      	ldr	r5, [r4, #0]
 8002b3c:	f015 0506 	ands.w	r5, r5, #6
 8002b40:	d106      	bne.n	8002b50 <_printf_common+0x48>
 8002b42:	f104 0a19 	add.w	sl, r4, #25
 8002b46:	68e3      	ldr	r3, [r4, #12]
 8002b48:	6832      	ldr	r2, [r6, #0]
 8002b4a:	1a9b      	subs	r3, r3, r2
 8002b4c:	42ab      	cmp	r3, r5
 8002b4e:	dc28      	bgt.n	8002ba2 <_printf_common+0x9a>
 8002b50:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8002b54:	1e13      	subs	r3, r2, #0
 8002b56:	6822      	ldr	r2, [r4, #0]
 8002b58:	bf18      	it	ne
 8002b5a:	2301      	movne	r3, #1
 8002b5c:	0692      	lsls	r2, r2, #26
 8002b5e:	d42d      	bmi.n	8002bbc <_printf_common+0xb4>
 8002b60:	4649      	mov	r1, r9
 8002b62:	4638      	mov	r0, r7
 8002b64:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002b68:	47c0      	blx	r8
 8002b6a:	3001      	adds	r0, #1
 8002b6c:	d020      	beq.n	8002bb0 <_printf_common+0xa8>
 8002b6e:	6823      	ldr	r3, [r4, #0]
 8002b70:	68e5      	ldr	r5, [r4, #12]
 8002b72:	f003 0306 	and.w	r3, r3, #6
 8002b76:	2b04      	cmp	r3, #4
 8002b78:	bf18      	it	ne
 8002b7a:	2500      	movne	r5, #0
 8002b7c:	6832      	ldr	r2, [r6, #0]
 8002b7e:	f04f 0600 	mov.w	r6, #0
 8002b82:	68a3      	ldr	r3, [r4, #8]
 8002b84:	bf08      	it	eq
 8002b86:	1aad      	subeq	r5, r5, r2
 8002b88:	6922      	ldr	r2, [r4, #16]
 8002b8a:	bf08      	it	eq
 8002b8c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002b90:	4293      	cmp	r3, r2
 8002b92:	bfc4      	itt	gt
 8002b94:	1a9b      	subgt	r3, r3, r2
 8002b96:	18ed      	addgt	r5, r5, r3
 8002b98:	341a      	adds	r4, #26
 8002b9a:	42b5      	cmp	r5, r6
 8002b9c:	d11a      	bne.n	8002bd4 <_printf_common+0xcc>
 8002b9e:	2000      	movs	r0, #0
 8002ba0:	e008      	b.n	8002bb4 <_printf_common+0xac>
 8002ba2:	2301      	movs	r3, #1
 8002ba4:	4652      	mov	r2, sl
 8002ba6:	4649      	mov	r1, r9
 8002ba8:	4638      	mov	r0, r7
 8002baa:	47c0      	blx	r8
 8002bac:	3001      	adds	r0, #1
 8002bae:	d103      	bne.n	8002bb8 <_printf_common+0xb0>
 8002bb0:	f04f 30ff 	mov.w	r0, #4294967295
 8002bb4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002bb8:	3501      	adds	r5, #1
 8002bba:	e7c4      	b.n	8002b46 <_printf_common+0x3e>
 8002bbc:	2030      	movs	r0, #48	; 0x30
 8002bbe:	18e1      	adds	r1, r4, r3
 8002bc0:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002bc4:	1c5a      	adds	r2, r3, #1
 8002bc6:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002bca:	4422      	add	r2, r4
 8002bcc:	3302      	adds	r3, #2
 8002bce:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002bd2:	e7c5      	b.n	8002b60 <_printf_common+0x58>
 8002bd4:	2301      	movs	r3, #1
 8002bd6:	4622      	mov	r2, r4
 8002bd8:	4649      	mov	r1, r9
 8002bda:	4638      	mov	r0, r7
 8002bdc:	47c0      	blx	r8
 8002bde:	3001      	adds	r0, #1
 8002be0:	d0e6      	beq.n	8002bb0 <_printf_common+0xa8>
 8002be2:	3601      	adds	r6, #1
 8002be4:	e7d9      	b.n	8002b9a <_printf_common+0x92>
	...

08002be8 <_printf_i>:
 8002be8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002bec:	7e0f      	ldrb	r7, [r1, #24]
 8002bee:	4691      	mov	r9, r2
 8002bf0:	2f78      	cmp	r7, #120	; 0x78
 8002bf2:	4680      	mov	r8, r0
 8002bf4:	460c      	mov	r4, r1
 8002bf6:	469a      	mov	sl, r3
 8002bf8:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8002bfa:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8002bfe:	d807      	bhi.n	8002c10 <_printf_i+0x28>
 8002c00:	2f62      	cmp	r7, #98	; 0x62
 8002c02:	d80a      	bhi.n	8002c1a <_printf_i+0x32>
 8002c04:	2f00      	cmp	r7, #0
 8002c06:	f000 80d9 	beq.w	8002dbc <_printf_i+0x1d4>
 8002c0a:	2f58      	cmp	r7, #88	; 0x58
 8002c0c:	f000 80a4 	beq.w	8002d58 <_printf_i+0x170>
 8002c10:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002c14:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8002c18:	e03a      	b.n	8002c90 <_printf_i+0xa8>
 8002c1a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8002c1e:	2b15      	cmp	r3, #21
 8002c20:	d8f6      	bhi.n	8002c10 <_printf_i+0x28>
 8002c22:	a101      	add	r1, pc, #4	; (adr r1, 8002c28 <_printf_i+0x40>)
 8002c24:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002c28:	08002c81 	.word	0x08002c81
 8002c2c:	08002c95 	.word	0x08002c95
 8002c30:	08002c11 	.word	0x08002c11
 8002c34:	08002c11 	.word	0x08002c11
 8002c38:	08002c11 	.word	0x08002c11
 8002c3c:	08002c11 	.word	0x08002c11
 8002c40:	08002c95 	.word	0x08002c95
 8002c44:	08002c11 	.word	0x08002c11
 8002c48:	08002c11 	.word	0x08002c11
 8002c4c:	08002c11 	.word	0x08002c11
 8002c50:	08002c11 	.word	0x08002c11
 8002c54:	08002da3 	.word	0x08002da3
 8002c58:	08002cc5 	.word	0x08002cc5
 8002c5c:	08002d85 	.word	0x08002d85
 8002c60:	08002c11 	.word	0x08002c11
 8002c64:	08002c11 	.word	0x08002c11
 8002c68:	08002dc5 	.word	0x08002dc5
 8002c6c:	08002c11 	.word	0x08002c11
 8002c70:	08002cc5 	.word	0x08002cc5
 8002c74:	08002c11 	.word	0x08002c11
 8002c78:	08002c11 	.word	0x08002c11
 8002c7c:	08002d8d 	.word	0x08002d8d
 8002c80:	682b      	ldr	r3, [r5, #0]
 8002c82:	1d1a      	adds	r2, r3, #4
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	602a      	str	r2, [r5, #0]
 8002c88:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002c8c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002c90:	2301      	movs	r3, #1
 8002c92:	e0a4      	b.n	8002dde <_printf_i+0x1f6>
 8002c94:	6820      	ldr	r0, [r4, #0]
 8002c96:	6829      	ldr	r1, [r5, #0]
 8002c98:	0606      	lsls	r6, r0, #24
 8002c9a:	f101 0304 	add.w	r3, r1, #4
 8002c9e:	d50a      	bpl.n	8002cb6 <_printf_i+0xce>
 8002ca0:	680e      	ldr	r6, [r1, #0]
 8002ca2:	602b      	str	r3, [r5, #0]
 8002ca4:	2e00      	cmp	r6, #0
 8002ca6:	da03      	bge.n	8002cb0 <_printf_i+0xc8>
 8002ca8:	232d      	movs	r3, #45	; 0x2d
 8002caa:	4276      	negs	r6, r6
 8002cac:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002cb0:	230a      	movs	r3, #10
 8002cb2:	485e      	ldr	r0, [pc, #376]	; (8002e2c <_printf_i+0x244>)
 8002cb4:	e019      	b.n	8002cea <_printf_i+0x102>
 8002cb6:	680e      	ldr	r6, [r1, #0]
 8002cb8:	f010 0f40 	tst.w	r0, #64	; 0x40
 8002cbc:	602b      	str	r3, [r5, #0]
 8002cbe:	bf18      	it	ne
 8002cc0:	b236      	sxthne	r6, r6
 8002cc2:	e7ef      	b.n	8002ca4 <_printf_i+0xbc>
 8002cc4:	682b      	ldr	r3, [r5, #0]
 8002cc6:	6820      	ldr	r0, [r4, #0]
 8002cc8:	1d19      	adds	r1, r3, #4
 8002cca:	6029      	str	r1, [r5, #0]
 8002ccc:	0601      	lsls	r1, r0, #24
 8002cce:	d501      	bpl.n	8002cd4 <_printf_i+0xec>
 8002cd0:	681e      	ldr	r6, [r3, #0]
 8002cd2:	e002      	b.n	8002cda <_printf_i+0xf2>
 8002cd4:	0646      	lsls	r6, r0, #25
 8002cd6:	d5fb      	bpl.n	8002cd0 <_printf_i+0xe8>
 8002cd8:	881e      	ldrh	r6, [r3, #0]
 8002cda:	2f6f      	cmp	r7, #111	; 0x6f
 8002cdc:	bf0c      	ite	eq
 8002cde:	2308      	moveq	r3, #8
 8002ce0:	230a      	movne	r3, #10
 8002ce2:	4852      	ldr	r0, [pc, #328]	; (8002e2c <_printf_i+0x244>)
 8002ce4:	2100      	movs	r1, #0
 8002ce6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8002cea:	6865      	ldr	r5, [r4, #4]
 8002cec:	2d00      	cmp	r5, #0
 8002cee:	bfa8      	it	ge
 8002cf0:	6821      	ldrge	r1, [r4, #0]
 8002cf2:	60a5      	str	r5, [r4, #8]
 8002cf4:	bfa4      	itt	ge
 8002cf6:	f021 0104 	bicge.w	r1, r1, #4
 8002cfa:	6021      	strge	r1, [r4, #0]
 8002cfc:	b90e      	cbnz	r6, 8002d02 <_printf_i+0x11a>
 8002cfe:	2d00      	cmp	r5, #0
 8002d00:	d04d      	beq.n	8002d9e <_printf_i+0x1b6>
 8002d02:	4615      	mov	r5, r2
 8002d04:	fbb6 f1f3 	udiv	r1, r6, r3
 8002d08:	fb03 6711 	mls	r7, r3, r1, r6
 8002d0c:	5dc7      	ldrb	r7, [r0, r7]
 8002d0e:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8002d12:	4637      	mov	r7, r6
 8002d14:	42bb      	cmp	r3, r7
 8002d16:	460e      	mov	r6, r1
 8002d18:	d9f4      	bls.n	8002d04 <_printf_i+0x11c>
 8002d1a:	2b08      	cmp	r3, #8
 8002d1c:	d10b      	bne.n	8002d36 <_printf_i+0x14e>
 8002d1e:	6823      	ldr	r3, [r4, #0]
 8002d20:	07de      	lsls	r6, r3, #31
 8002d22:	d508      	bpl.n	8002d36 <_printf_i+0x14e>
 8002d24:	6923      	ldr	r3, [r4, #16]
 8002d26:	6861      	ldr	r1, [r4, #4]
 8002d28:	4299      	cmp	r1, r3
 8002d2a:	bfde      	ittt	le
 8002d2c:	2330      	movle	r3, #48	; 0x30
 8002d2e:	f805 3c01 	strble.w	r3, [r5, #-1]
 8002d32:	f105 35ff 	addle.w	r5, r5, #4294967295
 8002d36:	1b52      	subs	r2, r2, r5
 8002d38:	6122      	str	r2, [r4, #16]
 8002d3a:	464b      	mov	r3, r9
 8002d3c:	4621      	mov	r1, r4
 8002d3e:	4640      	mov	r0, r8
 8002d40:	f8cd a000 	str.w	sl, [sp]
 8002d44:	aa03      	add	r2, sp, #12
 8002d46:	f7ff fedf 	bl	8002b08 <_printf_common>
 8002d4a:	3001      	adds	r0, #1
 8002d4c:	d14c      	bne.n	8002de8 <_printf_i+0x200>
 8002d4e:	f04f 30ff 	mov.w	r0, #4294967295
 8002d52:	b004      	add	sp, #16
 8002d54:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002d58:	4834      	ldr	r0, [pc, #208]	; (8002e2c <_printf_i+0x244>)
 8002d5a:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8002d5e:	6829      	ldr	r1, [r5, #0]
 8002d60:	6823      	ldr	r3, [r4, #0]
 8002d62:	f851 6b04 	ldr.w	r6, [r1], #4
 8002d66:	6029      	str	r1, [r5, #0]
 8002d68:	061d      	lsls	r5, r3, #24
 8002d6a:	d514      	bpl.n	8002d96 <_printf_i+0x1ae>
 8002d6c:	07df      	lsls	r7, r3, #31
 8002d6e:	bf44      	itt	mi
 8002d70:	f043 0320 	orrmi.w	r3, r3, #32
 8002d74:	6023      	strmi	r3, [r4, #0]
 8002d76:	b91e      	cbnz	r6, 8002d80 <_printf_i+0x198>
 8002d78:	6823      	ldr	r3, [r4, #0]
 8002d7a:	f023 0320 	bic.w	r3, r3, #32
 8002d7e:	6023      	str	r3, [r4, #0]
 8002d80:	2310      	movs	r3, #16
 8002d82:	e7af      	b.n	8002ce4 <_printf_i+0xfc>
 8002d84:	6823      	ldr	r3, [r4, #0]
 8002d86:	f043 0320 	orr.w	r3, r3, #32
 8002d8a:	6023      	str	r3, [r4, #0]
 8002d8c:	2378      	movs	r3, #120	; 0x78
 8002d8e:	4828      	ldr	r0, [pc, #160]	; (8002e30 <_printf_i+0x248>)
 8002d90:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8002d94:	e7e3      	b.n	8002d5e <_printf_i+0x176>
 8002d96:	0659      	lsls	r1, r3, #25
 8002d98:	bf48      	it	mi
 8002d9a:	b2b6      	uxthmi	r6, r6
 8002d9c:	e7e6      	b.n	8002d6c <_printf_i+0x184>
 8002d9e:	4615      	mov	r5, r2
 8002da0:	e7bb      	b.n	8002d1a <_printf_i+0x132>
 8002da2:	682b      	ldr	r3, [r5, #0]
 8002da4:	6826      	ldr	r6, [r4, #0]
 8002da6:	1d18      	adds	r0, r3, #4
 8002da8:	6961      	ldr	r1, [r4, #20]
 8002daa:	6028      	str	r0, [r5, #0]
 8002dac:	0635      	lsls	r5, r6, #24
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	d501      	bpl.n	8002db6 <_printf_i+0x1ce>
 8002db2:	6019      	str	r1, [r3, #0]
 8002db4:	e002      	b.n	8002dbc <_printf_i+0x1d4>
 8002db6:	0670      	lsls	r0, r6, #25
 8002db8:	d5fb      	bpl.n	8002db2 <_printf_i+0x1ca>
 8002dba:	8019      	strh	r1, [r3, #0]
 8002dbc:	2300      	movs	r3, #0
 8002dbe:	4615      	mov	r5, r2
 8002dc0:	6123      	str	r3, [r4, #16]
 8002dc2:	e7ba      	b.n	8002d3a <_printf_i+0x152>
 8002dc4:	682b      	ldr	r3, [r5, #0]
 8002dc6:	2100      	movs	r1, #0
 8002dc8:	1d1a      	adds	r2, r3, #4
 8002dca:	602a      	str	r2, [r5, #0]
 8002dcc:	681d      	ldr	r5, [r3, #0]
 8002dce:	6862      	ldr	r2, [r4, #4]
 8002dd0:	4628      	mov	r0, r5
 8002dd2:	f000 fae5 	bl	80033a0 <memchr>
 8002dd6:	b108      	cbz	r0, 8002ddc <_printf_i+0x1f4>
 8002dd8:	1b40      	subs	r0, r0, r5
 8002dda:	6060      	str	r0, [r4, #4]
 8002ddc:	6863      	ldr	r3, [r4, #4]
 8002dde:	6123      	str	r3, [r4, #16]
 8002de0:	2300      	movs	r3, #0
 8002de2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002de6:	e7a8      	b.n	8002d3a <_printf_i+0x152>
 8002de8:	462a      	mov	r2, r5
 8002dea:	4649      	mov	r1, r9
 8002dec:	4640      	mov	r0, r8
 8002dee:	6923      	ldr	r3, [r4, #16]
 8002df0:	47d0      	blx	sl
 8002df2:	3001      	adds	r0, #1
 8002df4:	d0ab      	beq.n	8002d4e <_printf_i+0x166>
 8002df6:	6823      	ldr	r3, [r4, #0]
 8002df8:	079b      	lsls	r3, r3, #30
 8002dfa:	d413      	bmi.n	8002e24 <_printf_i+0x23c>
 8002dfc:	68e0      	ldr	r0, [r4, #12]
 8002dfe:	9b03      	ldr	r3, [sp, #12]
 8002e00:	4298      	cmp	r0, r3
 8002e02:	bfb8      	it	lt
 8002e04:	4618      	movlt	r0, r3
 8002e06:	e7a4      	b.n	8002d52 <_printf_i+0x16a>
 8002e08:	2301      	movs	r3, #1
 8002e0a:	4632      	mov	r2, r6
 8002e0c:	4649      	mov	r1, r9
 8002e0e:	4640      	mov	r0, r8
 8002e10:	47d0      	blx	sl
 8002e12:	3001      	adds	r0, #1
 8002e14:	d09b      	beq.n	8002d4e <_printf_i+0x166>
 8002e16:	3501      	adds	r5, #1
 8002e18:	68e3      	ldr	r3, [r4, #12]
 8002e1a:	9903      	ldr	r1, [sp, #12]
 8002e1c:	1a5b      	subs	r3, r3, r1
 8002e1e:	42ab      	cmp	r3, r5
 8002e20:	dcf2      	bgt.n	8002e08 <_printf_i+0x220>
 8002e22:	e7eb      	b.n	8002dfc <_printf_i+0x214>
 8002e24:	2500      	movs	r5, #0
 8002e26:	f104 0619 	add.w	r6, r4, #25
 8002e2a:	e7f5      	b.n	8002e18 <_printf_i+0x230>
 8002e2c:	08003717 	.word	0x08003717
 8002e30:	08003728 	.word	0x08003728

08002e34 <_scanf_chars>:
 8002e34:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002e38:	4615      	mov	r5, r2
 8002e3a:	688a      	ldr	r2, [r1, #8]
 8002e3c:	4680      	mov	r8, r0
 8002e3e:	460c      	mov	r4, r1
 8002e40:	b932      	cbnz	r2, 8002e50 <_scanf_chars+0x1c>
 8002e42:	698a      	ldr	r2, [r1, #24]
 8002e44:	2a00      	cmp	r2, #0
 8002e46:	bf0c      	ite	eq
 8002e48:	2201      	moveq	r2, #1
 8002e4a:	f04f 32ff 	movne.w	r2, #4294967295
 8002e4e:	608a      	str	r2, [r1, #8]
 8002e50:	2700      	movs	r7, #0
 8002e52:	6822      	ldr	r2, [r4, #0]
 8002e54:	f8df 908c 	ldr.w	r9, [pc, #140]	; 8002ee4 <_scanf_chars+0xb0>
 8002e58:	06d1      	lsls	r1, r2, #27
 8002e5a:	bf5f      	itttt	pl
 8002e5c:	681a      	ldrpl	r2, [r3, #0]
 8002e5e:	1d11      	addpl	r1, r2, #4
 8002e60:	6019      	strpl	r1, [r3, #0]
 8002e62:	6816      	ldrpl	r6, [r2, #0]
 8002e64:	69a0      	ldr	r0, [r4, #24]
 8002e66:	b188      	cbz	r0, 8002e8c <_scanf_chars+0x58>
 8002e68:	2801      	cmp	r0, #1
 8002e6a:	d107      	bne.n	8002e7c <_scanf_chars+0x48>
 8002e6c:	682b      	ldr	r3, [r5, #0]
 8002e6e:	781a      	ldrb	r2, [r3, #0]
 8002e70:	6963      	ldr	r3, [r4, #20]
 8002e72:	5c9b      	ldrb	r3, [r3, r2]
 8002e74:	b953      	cbnz	r3, 8002e8c <_scanf_chars+0x58>
 8002e76:	2f00      	cmp	r7, #0
 8002e78:	d031      	beq.n	8002ede <_scanf_chars+0xaa>
 8002e7a:	e022      	b.n	8002ec2 <_scanf_chars+0x8e>
 8002e7c:	2802      	cmp	r0, #2
 8002e7e:	d120      	bne.n	8002ec2 <_scanf_chars+0x8e>
 8002e80:	682b      	ldr	r3, [r5, #0]
 8002e82:	781b      	ldrb	r3, [r3, #0]
 8002e84:	f813 3009 	ldrb.w	r3, [r3, r9]
 8002e88:	071b      	lsls	r3, r3, #28
 8002e8a:	d41a      	bmi.n	8002ec2 <_scanf_chars+0x8e>
 8002e8c:	6823      	ldr	r3, [r4, #0]
 8002e8e:	3701      	adds	r7, #1
 8002e90:	06da      	lsls	r2, r3, #27
 8002e92:	bf5e      	ittt	pl
 8002e94:	682b      	ldrpl	r3, [r5, #0]
 8002e96:	781b      	ldrbpl	r3, [r3, #0]
 8002e98:	f806 3b01 	strbpl.w	r3, [r6], #1
 8002e9c:	682a      	ldr	r2, [r5, #0]
 8002e9e:	686b      	ldr	r3, [r5, #4]
 8002ea0:	3201      	adds	r2, #1
 8002ea2:	602a      	str	r2, [r5, #0]
 8002ea4:	68a2      	ldr	r2, [r4, #8]
 8002ea6:	3b01      	subs	r3, #1
 8002ea8:	3a01      	subs	r2, #1
 8002eaa:	606b      	str	r3, [r5, #4]
 8002eac:	60a2      	str	r2, [r4, #8]
 8002eae:	b142      	cbz	r2, 8002ec2 <_scanf_chars+0x8e>
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	dcd7      	bgt.n	8002e64 <_scanf_chars+0x30>
 8002eb4:	4629      	mov	r1, r5
 8002eb6:	4640      	mov	r0, r8
 8002eb8:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8002ebc:	4798      	blx	r3
 8002ebe:	2800      	cmp	r0, #0
 8002ec0:	d0d0      	beq.n	8002e64 <_scanf_chars+0x30>
 8002ec2:	6823      	ldr	r3, [r4, #0]
 8002ec4:	f013 0310 	ands.w	r3, r3, #16
 8002ec8:	d105      	bne.n	8002ed6 <_scanf_chars+0xa2>
 8002eca:	68e2      	ldr	r2, [r4, #12]
 8002ecc:	3201      	adds	r2, #1
 8002ece:	60e2      	str	r2, [r4, #12]
 8002ed0:	69a2      	ldr	r2, [r4, #24]
 8002ed2:	b102      	cbz	r2, 8002ed6 <_scanf_chars+0xa2>
 8002ed4:	7033      	strb	r3, [r6, #0]
 8002ed6:	2000      	movs	r0, #0
 8002ed8:	6923      	ldr	r3, [r4, #16]
 8002eda:	443b      	add	r3, r7
 8002edc:	6123      	str	r3, [r4, #16]
 8002ede:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002ee2:	bf00      	nop
 8002ee4:	08003755 	.word	0x08003755

08002ee8 <_scanf_i>:
 8002ee8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002eec:	460c      	mov	r4, r1
 8002eee:	4698      	mov	r8, r3
 8002ef0:	4b75      	ldr	r3, [pc, #468]	; (80030c8 <_scanf_i+0x1e0>)
 8002ef2:	b087      	sub	sp, #28
 8002ef4:	4682      	mov	sl, r0
 8002ef6:	4616      	mov	r6, r2
 8002ef8:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8002efc:	ab03      	add	r3, sp, #12
 8002efe:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8002f02:	4b72      	ldr	r3, [pc, #456]	; (80030cc <_scanf_i+0x1e4>)
 8002f04:	69a1      	ldr	r1, [r4, #24]
 8002f06:	4a72      	ldr	r2, [pc, #456]	; (80030d0 <_scanf_i+0x1e8>)
 8002f08:	4627      	mov	r7, r4
 8002f0a:	2903      	cmp	r1, #3
 8002f0c:	bf18      	it	ne
 8002f0e:	461a      	movne	r2, r3
 8002f10:	68a3      	ldr	r3, [r4, #8]
 8002f12:	9201      	str	r2, [sp, #4]
 8002f14:	1e5a      	subs	r2, r3, #1
 8002f16:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8002f1a:	bf81      	itttt	hi
 8002f1c:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8002f20:	eb03 0905 	addhi.w	r9, r3, r5
 8002f24:	f240 135d 	movwhi	r3, #349	; 0x15d
 8002f28:	60a3      	strhi	r3, [r4, #8]
 8002f2a:	f857 3b1c 	ldr.w	r3, [r7], #28
 8002f2e:	bf98      	it	ls
 8002f30:	f04f 0900 	movls.w	r9, #0
 8002f34:	463d      	mov	r5, r7
 8002f36:	f04f 0b00 	mov.w	fp, #0
 8002f3a:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 8002f3e:	6023      	str	r3, [r4, #0]
 8002f40:	6831      	ldr	r1, [r6, #0]
 8002f42:	ab03      	add	r3, sp, #12
 8002f44:	2202      	movs	r2, #2
 8002f46:	7809      	ldrb	r1, [r1, #0]
 8002f48:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8002f4c:	f000 fa28 	bl	80033a0 <memchr>
 8002f50:	b328      	cbz	r0, 8002f9e <_scanf_i+0xb6>
 8002f52:	f1bb 0f01 	cmp.w	fp, #1
 8002f56:	d159      	bne.n	800300c <_scanf_i+0x124>
 8002f58:	6862      	ldr	r2, [r4, #4]
 8002f5a:	b92a      	cbnz	r2, 8002f68 <_scanf_i+0x80>
 8002f5c:	2308      	movs	r3, #8
 8002f5e:	6822      	ldr	r2, [r4, #0]
 8002f60:	6063      	str	r3, [r4, #4]
 8002f62:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002f66:	6022      	str	r2, [r4, #0]
 8002f68:	6822      	ldr	r2, [r4, #0]
 8002f6a:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 8002f6e:	6022      	str	r2, [r4, #0]
 8002f70:	68a2      	ldr	r2, [r4, #8]
 8002f72:	1e51      	subs	r1, r2, #1
 8002f74:	60a1      	str	r1, [r4, #8]
 8002f76:	b192      	cbz	r2, 8002f9e <_scanf_i+0xb6>
 8002f78:	6832      	ldr	r2, [r6, #0]
 8002f7a:	1c51      	adds	r1, r2, #1
 8002f7c:	6031      	str	r1, [r6, #0]
 8002f7e:	7812      	ldrb	r2, [r2, #0]
 8002f80:	f805 2b01 	strb.w	r2, [r5], #1
 8002f84:	6872      	ldr	r2, [r6, #4]
 8002f86:	3a01      	subs	r2, #1
 8002f88:	2a00      	cmp	r2, #0
 8002f8a:	6072      	str	r2, [r6, #4]
 8002f8c:	dc07      	bgt.n	8002f9e <_scanf_i+0xb6>
 8002f8e:	4631      	mov	r1, r6
 8002f90:	4650      	mov	r0, sl
 8002f92:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 8002f96:	4790      	blx	r2
 8002f98:	2800      	cmp	r0, #0
 8002f9a:	f040 8085 	bne.w	80030a8 <_scanf_i+0x1c0>
 8002f9e:	f10b 0b01 	add.w	fp, fp, #1
 8002fa2:	f1bb 0f03 	cmp.w	fp, #3
 8002fa6:	d1cb      	bne.n	8002f40 <_scanf_i+0x58>
 8002fa8:	6863      	ldr	r3, [r4, #4]
 8002faa:	b90b      	cbnz	r3, 8002fb0 <_scanf_i+0xc8>
 8002fac:	230a      	movs	r3, #10
 8002fae:	6063      	str	r3, [r4, #4]
 8002fb0:	6863      	ldr	r3, [r4, #4]
 8002fb2:	4948      	ldr	r1, [pc, #288]	; (80030d4 <_scanf_i+0x1ec>)
 8002fb4:	6960      	ldr	r0, [r4, #20]
 8002fb6:	1ac9      	subs	r1, r1, r3
 8002fb8:	f000 f88e 	bl	80030d8 <__sccl>
 8002fbc:	f04f 0b00 	mov.w	fp, #0
 8002fc0:	68a3      	ldr	r3, [r4, #8]
 8002fc2:	6822      	ldr	r2, [r4, #0]
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d03d      	beq.n	8003044 <_scanf_i+0x15c>
 8002fc8:	6831      	ldr	r1, [r6, #0]
 8002fca:	6960      	ldr	r0, [r4, #20]
 8002fcc:	f891 c000 	ldrb.w	ip, [r1]
 8002fd0:	f810 000c 	ldrb.w	r0, [r0, ip]
 8002fd4:	2800      	cmp	r0, #0
 8002fd6:	d035      	beq.n	8003044 <_scanf_i+0x15c>
 8002fd8:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 8002fdc:	d124      	bne.n	8003028 <_scanf_i+0x140>
 8002fde:	0510      	lsls	r0, r2, #20
 8002fe0:	d522      	bpl.n	8003028 <_scanf_i+0x140>
 8002fe2:	f10b 0b01 	add.w	fp, fp, #1
 8002fe6:	f1b9 0f00 	cmp.w	r9, #0
 8002fea:	d003      	beq.n	8002ff4 <_scanf_i+0x10c>
 8002fec:	3301      	adds	r3, #1
 8002fee:	f109 39ff 	add.w	r9, r9, #4294967295
 8002ff2:	60a3      	str	r3, [r4, #8]
 8002ff4:	6873      	ldr	r3, [r6, #4]
 8002ff6:	3b01      	subs	r3, #1
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	6073      	str	r3, [r6, #4]
 8002ffc:	dd1b      	ble.n	8003036 <_scanf_i+0x14e>
 8002ffe:	6833      	ldr	r3, [r6, #0]
 8003000:	3301      	adds	r3, #1
 8003002:	6033      	str	r3, [r6, #0]
 8003004:	68a3      	ldr	r3, [r4, #8]
 8003006:	3b01      	subs	r3, #1
 8003008:	60a3      	str	r3, [r4, #8]
 800300a:	e7d9      	b.n	8002fc0 <_scanf_i+0xd8>
 800300c:	f1bb 0f02 	cmp.w	fp, #2
 8003010:	d1ae      	bne.n	8002f70 <_scanf_i+0x88>
 8003012:	6822      	ldr	r2, [r4, #0]
 8003014:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 8003018:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800301c:	d1bf      	bne.n	8002f9e <_scanf_i+0xb6>
 800301e:	2310      	movs	r3, #16
 8003020:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003024:	6063      	str	r3, [r4, #4]
 8003026:	e7a2      	b.n	8002f6e <_scanf_i+0x86>
 8003028:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 800302c:	6022      	str	r2, [r4, #0]
 800302e:	780b      	ldrb	r3, [r1, #0]
 8003030:	f805 3b01 	strb.w	r3, [r5], #1
 8003034:	e7de      	b.n	8002ff4 <_scanf_i+0x10c>
 8003036:	4631      	mov	r1, r6
 8003038:	4650      	mov	r0, sl
 800303a:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800303e:	4798      	blx	r3
 8003040:	2800      	cmp	r0, #0
 8003042:	d0df      	beq.n	8003004 <_scanf_i+0x11c>
 8003044:	6823      	ldr	r3, [r4, #0]
 8003046:	05db      	lsls	r3, r3, #23
 8003048:	d50d      	bpl.n	8003066 <_scanf_i+0x17e>
 800304a:	42bd      	cmp	r5, r7
 800304c:	d909      	bls.n	8003062 <_scanf_i+0x17a>
 800304e:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8003052:	4632      	mov	r2, r6
 8003054:	4650      	mov	r0, sl
 8003056:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800305a:	f105 39ff 	add.w	r9, r5, #4294967295
 800305e:	4798      	blx	r3
 8003060:	464d      	mov	r5, r9
 8003062:	42bd      	cmp	r5, r7
 8003064:	d02d      	beq.n	80030c2 <_scanf_i+0x1da>
 8003066:	6822      	ldr	r2, [r4, #0]
 8003068:	f012 0210 	ands.w	r2, r2, #16
 800306c:	d113      	bne.n	8003096 <_scanf_i+0x1ae>
 800306e:	702a      	strb	r2, [r5, #0]
 8003070:	4639      	mov	r1, r7
 8003072:	6863      	ldr	r3, [r4, #4]
 8003074:	4650      	mov	r0, sl
 8003076:	9e01      	ldr	r6, [sp, #4]
 8003078:	47b0      	blx	r6
 800307a:	6821      	ldr	r1, [r4, #0]
 800307c:	f8d8 3000 	ldr.w	r3, [r8]
 8003080:	f011 0f20 	tst.w	r1, #32
 8003084:	d013      	beq.n	80030ae <_scanf_i+0x1c6>
 8003086:	1d1a      	adds	r2, r3, #4
 8003088:	f8c8 2000 	str.w	r2, [r8]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	6018      	str	r0, [r3, #0]
 8003090:	68e3      	ldr	r3, [r4, #12]
 8003092:	3301      	adds	r3, #1
 8003094:	60e3      	str	r3, [r4, #12]
 8003096:	2000      	movs	r0, #0
 8003098:	1bed      	subs	r5, r5, r7
 800309a:	44ab      	add	fp, r5
 800309c:	6925      	ldr	r5, [r4, #16]
 800309e:	445d      	add	r5, fp
 80030a0:	6125      	str	r5, [r4, #16]
 80030a2:	b007      	add	sp, #28
 80030a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80030a8:	f04f 0b00 	mov.w	fp, #0
 80030ac:	e7ca      	b.n	8003044 <_scanf_i+0x15c>
 80030ae:	1d1a      	adds	r2, r3, #4
 80030b0:	f8c8 2000 	str.w	r2, [r8]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	f011 0f01 	tst.w	r1, #1
 80030ba:	bf14      	ite	ne
 80030bc:	8018      	strhne	r0, [r3, #0]
 80030be:	6018      	streq	r0, [r3, #0]
 80030c0:	e7e6      	b.n	8003090 <_scanf_i+0x1a8>
 80030c2:	2001      	movs	r0, #1
 80030c4:	e7ed      	b.n	80030a2 <_scanf_i+0x1ba>
 80030c6:	bf00      	nop
 80030c8:	080036d0 	.word	0x080036d0
 80030cc:	08003329 	.word	0x08003329
 80030d0:	08003241 	.word	0x08003241
 80030d4:	08003752 	.word	0x08003752

080030d8 <__sccl>:
 80030d8:	b570      	push	{r4, r5, r6, lr}
 80030da:	780b      	ldrb	r3, [r1, #0]
 80030dc:	4604      	mov	r4, r0
 80030de:	2b5e      	cmp	r3, #94	; 0x5e
 80030e0:	bf13      	iteet	ne
 80030e2:	2200      	movne	r2, #0
 80030e4:	2201      	moveq	r2, #1
 80030e6:	784b      	ldrbeq	r3, [r1, #1]
 80030e8:	1c48      	addne	r0, r1, #1
 80030ea:	bf08      	it	eq
 80030ec:	1c88      	addeq	r0, r1, #2
 80030ee:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 80030f2:	1e61      	subs	r1, r4, #1
 80030f4:	f801 2f01 	strb.w	r2, [r1, #1]!
 80030f8:	42a9      	cmp	r1, r5
 80030fa:	d1fb      	bne.n	80030f4 <__sccl+0x1c>
 80030fc:	b90b      	cbnz	r3, 8003102 <__sccl+0x2a>
 80030fe:	3801      	subs	r0, #1
 8003100:	bd70      	pop	{r4, r5, r6, pc}
 8003102:	f082 0201 	eor.w	r2, r2, #1
 8003106:	4605      	mov	r5, r0
 8003108:	54e2      	strb	r2, [r4, r3]
 800310a:	4628      	mov	r0, r5
 800310c:	f810 1b01 	ldrb.w	r1, [r0], #1
 8003110:	292d      	cmp	r1, #45	; 0x2d
 8003112:	d006      	beq.n	8003122 <__sccl+0x4a>
 8003114:	295d      	cmp	r1, #93	; 0x5d
 8003116:	d0f3      	beq.n	8003100 <__sccl+0x28>
 8003118:	b909      	cbnz	r1, 800311e <__sccl+0x46>
 800311a:	4628      	mov	r0, r5
 800311c:	e7f0      	b.n	8003100 <__sccl+0x28>
 800311e:	460b      	mov	r3, r1
 8003120:	e7f1      	b.n	8003106 <__sccl+0x2e>
 8003122:	786e      	ldrb	r6, [r5, #1]
 8003124:	2e5d      	cmp	r6, #93	; 0x5d
 8003126:	d0fa      	beq.n	800311e <__sccl+0x46>
 8003128:	42b3      	cmp	r3, r6
 800312a:	dcf8      	bgt.n	800311e <__sccl+0x46>
 800312c:	4619      	mov	r1, r3
 800312e:	3502      	adds	r5, #2
 8003130:	3101      	adds	r1, #1
 8003132:	428e      	cmp	r6, r1
 8003134:	5462      	strb	r2, [r4, r1]
 8003136:	dcfb      	bgt.n	8003130 <__sccl+0x58>
 8003138:	1af1      	subs	r1, r6, r3
 800313a:	3901      	subs	r1, #1
 800313c:	42b3      	cmp	r3, r6
 800313e:	bfa8      	it	ge
 8003140:	2100      	movge	r1, #0
 8003142:	1c58      	adds	r0, r3, #1
 8003144:	1843      	adds	r3, r0, r1
 8003146:	e7e0      	b.n	800310a <__sccl+0x32>

08003148 <_strtol_l.constprop.0>:
 8003148:	2b01      	cmp	r3, #1
 800314a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800314e:	4680      	mov	r8, r0
 8003150:	d001      	beq.n	8003156 <_strtol_l.constprop.0+0xe>
 8003152:	2b24      	cmp	r3, #36	; 0x24
 8003154:	d906      	bls.n	8003164 <_strtol_l.constprop.0+0x1c>
 8003156:	f7ff f919 	bl	800238c <__errno>
 800315a:	2316      	movs	r3, #22
 800315c:	6003      	str	r3, [r0, #0]
 800315e:	2000      	movs	r0, #0
 8003160:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003164:	460d      	mov	r5, r1
 8003166:	4f35      	ldr	r7, [pc, #212]	; (800323c <_strtol_l.constprop.0+0xf4>)
 8003168:	4628      	mov	r0, r5
 800316a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800316e:	5de6      	ldrb	r6, [r4, r7]
 8003170:	f016 0608 	ands.w	r6, r6, #8
 8003174:	d1f8      	bne.n	8003168 <_strtol_l.constprop.0+0x20>
 8003176:	2c2d      	cmp	r4, #45	; 0x2d
 8003178:	d12f      	bne.n	80031da <_strtol_l.constprop.0+0x92>
 800317a:	2601      	movs	r6, #1
 800317c:	782c      	ldrb	r4, [r5, #0]
 800317e:	1c85      	adds	r5, r0, #2
 8003180:	2b00      	cmp	r3, #0
 8003182:	d057      	beq.n	8003234 <_strtol_l.constprop.0+0xec>
 8003184:	2b10      	cmp	r3, #16
 8003186:	d109      	bne.n	800319c <_strtol_l.constprop.0+0x54>
 8003188:	2c30      	cmp	r4, #48	; 0x30
 800318a:	d107      	bne.n	800319c <_strtol_l.constprop.0+0x54>
 800318c:	7828      	ldrb	r0, [r5, #0]
 800318e:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 8003192:	2858      	cmp	r0, #88	; 0x58
 8003194:	d149      	bne.n	800322a <_strtol_l.constprop.0+0xe2>
 8003196:	2310      	movs	r3, #16
 8003198:	786c      	ldrb	r4, [r5, #1]
 800319a:	3502      	adds	r5, #2
 800319c:	2700      	movs	r7, #0
 800319e:	f106 4e00 	add.w	lr, r6, #2147483648	; 0x80000000
 80031a2:	f10e 3eff 	add.w	lr, lr, #4294967295
 80031a6:	fbbe f9f3 	udiv	r9, lr, r3
 80031aa:	4638      	mov	r0, r7
 80031ac:	fb03 ea19 	mls	sl, r3, r9, lr
 80031b0:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 80031b4:	f1bc 0f09 	cmp.w	ip, #9
 80031b8:	d814      	bhi.n	80031e4 <_strtol_l.constprop.0+0x9c>
 80031ba:	4664      	mov	r4, ip
 80031bc:	42a3      	cmp	r3, r4
 80031be:	dd22      	ble.n	8003206 <_strtol_l.constprop.0+0xbe>
 80031c0:	2f00      	cmp	r7, #0
 80031c2:	db1d      	blt.n	8003200 <_strtol_l.constprop.0+0xb8>
 80031c4:	4581      	cmp	r9, r0
 80031c6:	d31b      	bcc.n	8003200 <_strtol_l.constprop.0+0xb8>
 80031c8:	d101      	bne.n	80031ce <_strtol_l.constprop.0+0x86>
 80031ca:	45a2      	cmp	sl, r4
 80031cc:	db18      	blt.n	8003200 <_strtol_l.constprop.0+0xb8>
 80031ce:	2701      	movs	r7, #1
 80031d0:	fb00 4003 	mla	r0, r0, r3, r4
 80031d4:	f815 4b01 	ldrb.w	r4, [r5], #1
 80031d8:	e7ea      	b.n	80031b0 <_strtol_l.constprop.0+0x68>
 80031da:	2c2b      	cmp	r4, #43	; 0x2b
 80031dc:	bf04      	itt	eq
 80031de:	782c      	ldrbeq	r4, [r5, #0]
 80031e0:	1c85      	addeq	r5, r0, #2
 80031e2:	e7cd      	b.n	8003180 <_strtol_l.constprop.0+0x38>
 80031e4:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 80031e8:	f1bc 0f19 	cmp.w	ip, #25
 80031ec:	d801      	bhi.n	80031f2 <_strtol_l.constprop.0+0xaa>
 80031ee:	3c37      	subs	r4, #55	; 0x37
 80031f0:	e7e4      	b.n	80031bc <_strtol_l.constprop.0+0x74>
 80031f2:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 80031f6:	f1bc 0f19 	cmp.w	ip, #25
 80031fa:	d804      	bhi.n	8003206 <_strtol_l.constprop.0+0xbe>
 80031fc:	3c57      	subs	r4, #87	; 0x57
 80031fe:	e7dd      	b.n	80031bc <_strtol_l.constprop.0+0x74>
 8003200:	f04f 37ff 	mov.w	r7, #4294967295
 8003204:	e7e6      	b.n	80031d4 <_strtol_l.constprop.0+0x8c>
 8003206:	2f00      	cmp	r7, #0
 8003208:	da07      	bge.n	800321a <_strtol_l.constprop.0+0xd2>
 800320a:	2322      	movs	r3, #34	; 0x22
 800320c:	4670      	mov	r0, lr
 800320e:	f8c8 3000 	str.w	r3, [r8]
 8003212:	2a00      	cmp	r2, #0
 8003214:	d0a4      	beq.n	8003160 <_strtol_l.constprop.0+0x18>
 8003216:	1e69      	subs	r1, r5, #1
 8003218:	e005      	b.n	8003226 <_strtol_l.constprop.0+0xde>
 800321a:	b106      	cbz	r6, 800321e <_strtol_l.constprop.0+0xd6>
 800321c:	4240      	negs	r0, r0
 800321e:	2a00      	cmp	r2, #0
 8003220:	d09e      	beq.n	8003160 <_strtol_l.constprop.0+0x18>
 8003222:	2f00      	cmp	r7, #0
 8003224:	d1f7      	bne.n	8003216 <_strtol_l.constprop.0+0xce>
 8003226:	6011      	str	r1, [r2, #0]
 8003228:	e79a      	b.n	8003160 <_strtol_l.constprop.0+0x18>
 800322a:	2430      	movs	r4, #48	; 0x30
 800322c:	2b00      	cmp	r3, #0
 800322e:	d1b5      	bne.n	800319c <_strtol_l.constprop.0+0x54>
 8003230:	2308      	movs	r3, #8
 8003232:	e7b3      	b.n	800319c <_strtol_l.constprop.0+0x54>
 8003234:	2c30      	cmp	r4, #48	; 0x30
 8003236:	d0a9      	beq.n	800318c <_strtol_l.constprop.0+0x44>
 8003238:	230a      	movs	r3, #10
 800323a:	e7af      	b.n	800319c <_strtol_l.constprop.0+0x54>
 800323c:	08003755 	.word	0x08003755

08003240 <_strtol_r>:
 8003240:	f7ff bf82 	b.w	8003148 <_strtol_l.constprop.0>

08003244 <_strtoul_l.constprop.0>:
 8003244:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003248:	4686      	mov	lr, r0
 800324a:	460d      	mov	r5, r1
 800324c:	4f35      	ldr	r7, [pc, #212]	; (8003324 <_strtoul_l.constprop.0+0xe0>)
 800324e:	4628      	mov	r0, r5
 8003250:	f815 4b01 	ldrb.w	r4, [r5], #1
 8003254:	5de6      	ldrb	r6, [r4, r7]
 8003256:	f016 0608 	ands.w	r6, r6, #8
 800325a:	d1f8      	bne.n	800324e <_strtoul_l.constprop.0+0xa>
 800325c:	2c2d      	cmp	r4, #45	; 0x2d
 800325e:	d12f      	bne.n	80032c0 <_strtoul_l.constprop.0+0x7c>
 8003260:	2601      	movs	r6, #1
 8003262:	782c      	ldrb	r4, [r5, #0]
 8003264:	1c85      	adds	r5, r0, #2
 8003266:	2b00      	cmp	r3, #0
 8003268:	d057      	beq.n	800331a <_strtoul_l.constprop.0+0xd6>
 800326a:	2b10      	cmp	r3, #16
 800326c:	d109      	bne.n	8003282 <_strtoul_l.constprop.0+0x3e>
 800326e:	2c30      	cmp	r4, #48	; 0x30
 8003270:	d107      	bne.n	8003282 <_strtoul_l.constprop.0+0x3e>
 8003272:	7828      	ldrb	r0, [r5, #0]
 8003274:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 8003278:	2858      	cmp	r0, #88	; 0x58
 800327a:	d149      	bne.n	8003310 <_strtoul_l.constprop.0+0xcc>
 800327c:	2310      	movs	r3, #16
 800327e:	786c      	ldrb	r4, [r5, #1]
 8003280:	3502      	adds	r5, #2
 8003282:	f04f 38ff 	mov.w	r8, #4294967295
 8003286:	fbb8 f8f3 	udiv	r8, r8, r3
 800328a:	2700      	movs	r7, #0
 800328c:	fb03 f908 	mul.w	r9, r3, r8
 8003290:	4638      	mov	r0, r7
 8003292:	ea6f 0909 	mvn.w	r9, r9
 8003296:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800329a:	f1bc 0f09 	cmp.w	ip, #9
 800329e:	d814      	bhi.n	80032ca <_strtoul_l.constprop.0+0x86>
 80032a0:	4664      	mov	r4, ip
 80032a2:	42a3      	cmp	r3, r4
 80032a4:	dd22      	ble.n	80032ec <_strtoul_l.constprop.0+0xa8>
 80032a6:	2f00      	cmp	r7, #0
 80032a8:	db1d      	blt.n	80032e6 <_strtoul_l.constprop.0+0xa2>
 80032aa:	4580      	cmp	r8, r0
 80032ac:	d31b      	bcc.n	80032e6 <_strtoul_l.constprop.0+0xa2>
 80032ae:	d101      	bne.n	80032b4 <_strtoul_l.constprop.0+0x70>
 80032b0:	45a1      	cmp	r9, r4
 80032b2:	db18      	blt.n	80032e6 <_strtoul_l.constprop.0+0xa2>
 80032b4:	2701      	movs	r7, #1
 80032b6:	fb00 4003 	mla	r0, r0, r3, r4
 80032ba:	f815 4b01 	ldrb.w	r4, [r5], #1
 80032be:	e7ea      	b.n	8003296 <_strtoul_l.constprop.0+0x52>
 80032c0:	2c2b      	cmp	r4, #43	; 0x2b
 80032c2:	bf04      	itt	eq
 80032c4:	782c      	ldrbeq	r4, [r5, #0]
 80032c6:	1c85      	addeq	r5, r0, #2
 80032c8:	e7cd      	b.n	8003266 <_strtoul_l.constprop.0+0x22>
 80032ca:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 80032ce:	f1bc 0f19 	cmp.w	ip, #25
 80032d2:	d801      	bhi.n	80032d8 <_strtoul_l.constprop.0+0x94>
 80032d4:	3c37      	subs	r4, #55	; 0x37
 80032d6:	e7e4      	b.n	80032a2 <_strtoul_l.constprop.0+0x5e>
 80032d8:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 80032dc:	f1bc 0f19 	cmp.w	ip, #25
 80032e0:	d804      	bhi.n	80032ec <_strtoul_l.constprop.0+0xa8>
 80032e2:	3c57      	subs	r4, #87	; 0x57
 80032e4:	e7dd      	b.n	80032a2 <_strtoul_l.constprop.0+0x5e>
 80032e6:	f04f 37ff 	mov.w	r7, #4294967295
 80032ea:	e7e6      	b.n	80032ba <_strtoul_l.constprop.0+0x76>
 80032ec:	2f00      	cmp	r7, #0
 80032ee:	da07      	bge.n	8003300 <_strtoul_l.constprop.0+0xbc>
 80032f0:	2322      	movs	r3, #34	; 0x22
 80032f2:	f04f 30ff 	mov.w	r0, #4294967295
 80032f6:	f8ce 3000 	str.w	r3, [lr]
 80032fa:	b932      	cbnz	r2, 800330a <_strtoul_l.constprop.0+0xc6>
 80032fc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003300:	b106      	cbz	r6, 8003304 <_strtoul_l.constprop.0+0xc0>
 8003302:	4240      	negs	r0, r0
 8003304:	2a00      	cmp	r2, #0
 8003306:	d0f9      	beq.n	80032fc <_strtoul_l.constprop.0+0xb8>
 8003308:	b107      	cbz	r7, 800330c <_strtoul_l.constprop.0+0xc8>
 800330a:	1e69      	subs	r1, r5, #1
 800330c:	6011      	str	r1, [r2, #0]
 800330e:	e7f5      	b.n	80032fc <_strtoul_l.constprop.0+0xb8>
 8003310:	2430      	movs	r4, #48	; 0x30
 8003312:	2b00      	cmp	r3, #0
 8003314:	d1b5      	bne.n	8003282 <_strtoul_l.constprop.0+0x3e>
 8003316:	2308      	movs	r3, #8
 8003318:	e7b3      	b.n	8003282 <_strtoul_l.constprop.0+0x3e>
 800331a:	2c30      	cmp	r4, #48	; 0x30
 800331c:	d0a9      	beq.n	8003272 <_strtoul_l.constprop.0+0x2e>
 800331e:	230a      	movs	r3, #10
 8003320:	e7af      	b.n	8003282 <_strtoul_l.constprop.0+0x3e>
 8003322:	bf00      	nop
 8003324:	08003755 	.word	0x08003755

08003328 <_strtoul_r>:
 8003328:	f7ff bf8c 	b.w	8003244 <_strtoul_l.constprop.0>

0800332c <__submore>:
 800332c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003330:	460c      	mov	r4, r1
 8003332:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8003334:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003338:	4299      	cmp	r1, r3
 800333a:	d11b      	bne.n	8003374 <__submore+0x48>
 800333c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003340:	f000 f8cc 	bl	80034dc <_malloc_r>
 8003344:	b918      	cbnz	r0, 800334e <__submore+0x22>
 8003346:	f04f 30ff 	mov.w	r0, #4294967295
 800334a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800334e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003352:	63a3      	str	r3, [r4, #56]	; 0x38
 8003354:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 8003358:	6360      	str	r0, [r4, #52]	; 0x34
 800335a:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 800335e:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8003362:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 8003366:	7043      	strb	r3, [r0, #1]
 8003368:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800336c:	7003      	strb	r3, [r0, #0]
 800336e:	6020      	str	r0, [r4, #0]
 8003370:	2000      	movs	r0, #0
 8003372:	e7ea      	b.n	800334a <__submore+0x1e>
 8003374:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 8003376:	0077      	lsls	r7, r6, #1
 8003378:	463a      	mov	r2, r7
 800337a:	f000 f923 	bl	80035c4 <_realloc_r>
 800337e:	4605      	mov	r5, r0
 8003380:	2800      	cmp	r0, #0
 8003382:	d0e0      	beq.n	8003346 <__submore+0x1a>
 8003384:	eb00 0806 	add.w	r8, r0, r6
 8003388:	4601      	mov	r1, r0
 800338a:	4632      	mov	r2, r6
 800338c:	4640      	mov	r0, r8
 800338e:	f000 f815 	bl	80033bc <memcpy>
 8003392:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 8003396:	f8c4 8000 	str.w	r8, [r4]
 800339a:	e7e9      	b.n	8003370 <__submore+0x44>

0800339c <__retarget_lock_acquire_recursive>:
 800339c:	4770      	bx	lr

0800339e <__retarget_lock_release_recursive>:
 800339e:	4770      	bx	lr

080033a0 <memchr>:
 80033a0:	4603      	mov	r3, r0
 80033a2:	b510      	push	{r4, lr}
 80033a4:	b2c9      	uxtb	r1, r1
 80033a6:	4402      	add	r2, r0
 80033a8:	4293      	cmp	r3, r2
 80033aa:	4618      	mov	r0, r3
 80033ac:	d101      	bne.n	80033b2 <memchr+0x12>
 80033ae:	2000      	movs	r0, #0
 80033b0:	e003      	b.n	80033ba <memchr+0x1a>
 80033b2:	7804      	ldrb	r4, [r0, #0]
 80033b4:	3301      	adds	r3, #1
 80033b6:	428c      	cmp	r4, r1
 80033b8:	d1f6      	bne.n	80033a8 <memchr+0x8>
 80033ba:	bd10      	pop	{r4, pc}

080033bc <memcpy>:
 80033bc:	440a      	add	r2, r1
 80033be:	4291      	cmp	r1, r2
 80033c0:	f100 33ff 	add.w	r3, r0, #4294967295
 80033c4:	d100      	bne.n	80033c8 <memcpy+0xc>
 80033c6:	4770      	bx	lr
 80033c8:	b510      	push	{r4, lr}
 80033ca:	f811 4b01 	ldrb.w	r4, [r1], #1
 80033ce:	4291      	cmp	r1, r2
 80033d0:	f803 4f01 	strb.w	r4, [r3, #1]!
 80033d4:	d1f9      	bne.n	80033ca <memcpy+0xe>
 80033d6:	bd10      	pop	{r4, pc}

080033d8 <memmove>:
 80033d8:	4288      	cmp	r0, r1
 80033da:	b510      	push	{r4, lr}
 80033dc:	eb01 0402 	add.w	r4, r1, r2
 80033e0:	d902      	bls.n	80033e8 <memmove+0x10>
 80033e2:	4284      	cmp	r4, r0
 80033e4:	4623      	mov	r3, r4
 80033e6:	d807      	bhi.n	80033f8 <memmove+0x20>
 80033e8:	1e43      	subs	r3, r0, #1
 80033ea:	42a1      	cmp	r1, r4
 80033ec:	d008      	beq.n	8003400 <memmove+0x28>
 80033ee:	f811 2b01 	ldrb.w	r2, [r1], #1
 80033f2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80033f6:	e7f8      	b.n	80033ea <memmove+0x12>
 80033f8:	4601      	mov	r1, r0
 80033fa:	4402      	add	r2, r0
 80033fc:	428a      	cmp	r2, r1
 80033fe:	d100      	bne.n	8003402 <memmove+0x2a>
 8003400:	bd10      	pop	{r4, pc}
 8003402:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003406:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800340a:	e7f7      	b.n	80033fc <memmove+0x24>

0800340c <_free_r>:
 800340c:	b538      	push	{r3, r4, r5, lr}
 800340e:	4605      	mov	r5, r0
 8003410:	2900      	cmp	r1, #0
 8003412:	d040      	beq.n	8003496 <_free_r+0x8a>
 8003414:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003418:	1f0c      	subs	r4, r1, #4
 800341a:	2b00      	cmp	r3, #0
 800341c:	bfb8      	it	lt
 800341e:	18e4      	addlt	r4, r4, r3
 8003420:	f000 f910 	bl	8003644 <__malloc_lock>
 8003424:	4a1c      	ldr	r2, [pc, #112]	; (8003498 <_free_r+0x8c>)
 8003426:	6813      	ldr	r3, [r2, #0]
 8003428:	b933      	cbnz	r3, 8003438 <_free_r+0x2c>
 800342a:	6063      	str	r3, [r4, #4]
 800342c:	6014      	str	r4, [r2, #0]
 800342e:	4628      	mov	r0, r5
 8003430:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003434:	f000 b90c 	b.w	8003650 <__malloc_unlock>
 8003438:	42a3      	cmp	r3, r4
 800343a:	d908      	bls.n	800344e <_free_r+0x42>
 800343c:	6820      	ldr	r0, [r4, #0]
 800343e:	1821      	adds	r1, r4, r0
 8003440:	428b      	cmp	r3, r1
 8003442:	bf01      	itttt	eq
 8003444:	6819      	ldreq	r1, [r3, #0]
 8003446:	685b      	ldreq	r3, [r3, #4]
 8003448:	1809      	addeq	r1, r1, r0
 800344a:	6021      	streq	r1, [r4, #0]
 800344c:	e7ed      	b.n	800342a <_free_r+0x1e>
 800344e:	461a      	mov	r2, r3
 8003450:	685b      	ldr	r3, [r3, #4]
 8003452:	b10b      	cbz	r3, 8003458 <_free_r+0x4c>
 8003454:	42a3      	cmp	r3, r4
 8003456:	d9fa      	bls.n	800344e <_free_r+0x42>
 8003458:	6811      	ldr	r1, [r2, #0]
 800345a:	1850      	adds	r0, r2, r1
 800345c:	42a0      	cmp	r0, r4
 800345e:	d10b      	bne.n	8003478 <_free_r+0x6c>
 8003460:	6820      	ldr	r0, [r4, #0]
 8003462:	4401      	add	r1, r0
 8003464:	1850      	adds	r0, r2, r1
 8003466:	4283      	cmp	r3, r0
 8003468:	6011      	str	r1, [r2, #0]
 800346a:	d1e0      	bne.n	800342e <_free_r+0x22>
 800346c:	6818      	ldr	r0, [r3, #0]
 800346e:	685b      	ldr	r3, [r3, #4]
 8003470:	4401      	add	r1, r0
 8003472:	6011      	str	r1, [r2, #0]
 8003474:	6053      	str	r3, [r2, #4]
 8003476:	e7da      	b.n	800342e <_free_r+0x22>
 8003478:	d902      	bls.n	8003480 <_free_r+0x74>
 800347a:	230c      	movs	r3, #12
 800347c:	602b      	str	r3, [r5, #0]
 800347e:	e7d6      	b.n	800342e <_free_r+0x22>
 8003480:	6820      	ldr	r0, [r4, #0]
 8003482:	1821      	adds	r1, r4, r0
 8003484:	428b      	cmp	r3, r1
 8003486:	bf01      	itttt	eq
 8003488:	6819      	ldreq	r1, [r3, #0]
 800348a:	685b      	ldreq	r3, [r3, #4]
 800348c:	1809      	addeq	r1, r1, r0
 800348e:	6021      	streq	r1, [r4, #0]
 8003490:	6063      	str	r3, [r4, #4]
 8003492:	6054      	str	r4, [r2, #4]
 8003494:	e7cb      	b.n	800342e <_free_r+0x22>
 8003496:	bd38      	pop	{r3, r4, r5, pc}
 8003498:	20000214 	.word	0x20000214

0800349c <sbrk_aligned>:
 800349c:	b570      	push	{r4, r5, r6, lr}
 800349e:	4e0e      	ldr	r6, [pc, #56]	; (80034d8 <sbrk_aligned+0x3c>)
 80034a0:	460c      	mov	r4, r1
 80034a2:	6831      	ldr	r1, [r6, #0]
 80034a4:	4605      	mov	r5, r0
 80034a6:	b911      	cbnz	r1, 80034ae <sbrk_aligned+0x12>
 80034a8:	f000 f8bc 	bl	8003624 <_sbrk_r>
 80034ac:	6030      	str	r0, [r6, #0]
 80034ae:	4621      	mov	r1, r4
 80034b0:	4628      	mov	r0, r5
 80034b2:	f000 f8b7 	bl	8003624 <_sbrk_r>
 80034b6:	1c43      	adds	r3, r0, #1
 80034b8:	d00a      	beq.n	80034d0 <sbrk_aligned+0x34>
 80034ba:	1cc4      	adds	r4, r0, #3
 80034bc:	f024 0403 	bic.w	r4, r4, #3
 80034c0:	42a0      	cmp	r0, r4
 80034c2:	d007      	beq.n	80034d4 <sbrk_aligned+0x38>
 80034c4:	1a21      	subs	r1, r4, r0
 80034c6:	4628      	mov	r0, r5
 80034c8:	f000 f8ac 	bl	8003624 <_sbrk_r>
 80034cc:	3001      	adds	r0, #1
 80034ce:	d101      	bne.n	80034d4 <sbrk_aligned+0x38>
 80034d0:	f04f 34ff 	mov.w	r4, #4294967295
 80034d4:	4620      	mov	r0, r4
 80034d6:	bd70      	pop	{r4, r5, r6, pc}
 80034d8:	20000218 	.word	0x20000218

080034dc <_malloc_r>:
 80034dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80034e0:	1ccd      	adds	r5, r1, #3
 80034e2:	f025 0503 	bic.w	r5, r5, #3
 80034e6:	3508      	adds	r5, #8
 80034e8:	2d0c      	cmp	r5, #12
 80034ea:	bf38      	it	cc
 80034ec:	250c      	movcc	r5, #12
 80034ee:	2d00      	cmp	r5, #0
 80034f0:	4607      	mov	r7, r0
 80034f2:	db01      	blt.n	80034f8 <_malloc_r+0x1c>
 80034f4:	42a9      	cmp	r1, r5
 80034f6:	d905      	bls.n	8003504 <_malloc_r+0x28>
 80034f8:	230c      	movs	r3, #12
 80034fa:	2600      	movs	r6, #0
 80034fc:	603b      	str	r3, [r7, #0]
 80034fe:	4630      	mov	r0, r6
 8003500:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003504:	4e2e      	ldr	r6, [pc, #184]	; (80035c0 <_malloc_r+0xe4>)
 8003506:	f000 f89d 	bl	8003644 <__malloc_lock>
 800350a:	6833      	ldr	r3, [r6, #0]
 800350c:	461c      	mov	r4, r3
 800350e:	bb34      	cbnz	r4, 800355e <_malloc_r+0x82>
 8003510:	4629      	mov	r1, r5
 8003512:	4638      	mov	r0, r7
 8003514:	f7ff ffc2 	bl	800349c <sbrk_aligned>
 8003518:	1c43      	adds	r3, r0, #1
 800351a:	4604      	mov	r4, r0
 800351c:	d14d      	bne.n	80035ba <_malloc_r+0xde>
 800351e:	6834      	ldr	r4, [r6, #0]
 8003520:	4626      	mov	r6, r4
 8003522:	2e00      	cmp	r6, #0
 8003524:	d140      	bne.n	80035a8 <_malloc_r+0xcc>
 8003526:	6823      	ldr	r3, [r4, #0]
 8003528:	4631      	mov	r1, r6
 800352a:	4638      	mov	r0, r7
 800352c:	eb04 0803 	add.w	r8, r4, r3
 8003530:	f000 f878 	bl	8003624 <_sbrk_r>
 8003534:	4580      	cmp	r8, r0
 8003536:	d13a      	bne.n	80035ae <_malloc_r+0xd2>
 8003538:	6821      	ldr	r1, [r4, #0]
 800353a:	3503      	adds	r5, #3
 800353c:	1a6d      	subs	r5, r5, r1
 800353e:	f025 0503 	bic.w	r5, r5, #3
 8003542:	3508      	adds	r5, #8
 8003544:	2d0c      	cmp	r5, #12
 8003546:	bf38      	it	cc
 8003548:	250c      	movcc	r5, #12
 800354a:	4638      	mov	r0, r7
 800354c:	4629      	mov	r1, r5
 800354e:	f7ff ffa5 	bl	800349c <sbrk_aligned>
 8003552:	3001      	adds	r0, #1
 8003554:	d02b      	beq.n	80035ae <_malloc_r+0xd2>
 8003556:	6823      	ldr	r3, [r4, #0]
 8003558:	442b      	add	r3, r5
 800355a:	6023      	str	r3, [r4, #0]
 800355c:	e00e      	b.n	800357c <_malloc_r+0xa0>
 800355e:	6822      	ldr	r2, [r4, #0]
 8003560:	1b52      	subs	r2, r2, r5
 8003562:	d41e      	bmi.n	80035a2 <_malloc_r+0xc6>
 8003564:	2a0b      	cmp	r2, #11
 8003566:	d916      	bls.n	8003596 <_malloc_r+0xba>
 8003568:	1961      	adds	r1, r4, r5
 800356a:	42a3      	cmp	r3, r4
 800356c:	6025      	str	r5, [r4, #0]
 800356e:	bf18      	it	ne
 8003570:	6059      	strne	r1, [r3, #4]
 8003572:	6863      	ldr	r3, [r4, #4]
 8003574:	bf08      	it	eq
 8003576:	6031      	streq	r1, [r6, #0]
 8003578:	5162      	str	r2, [r4, r5]
 800357a:	604b      	str	r3, [r1, #4]
 800357c:	4638      	mov	r0, r7
 800357e:	f104 060b 	add.w	r6, r4, #11
 8003582:	f000 f865 	bl	8003650 <__malloc_unlock>
 8003586:	f026 0607 	bic.w	r6, r6, #7
 800358a:	1d23      	adds	r3, r4, #4
 800358c:	1af2      	subs	r2, r6, r3
 800358e:	d0b6      	beq.n	80034fe <_malloc_r+0x22>
 8003590:	1b9b      	subs	r3, r3, r6
 8003592:	50a3      	str	r3, [r4, r2]
 8003594:	e7b3      	b.n	80034fe <_malloc_r+0x22>
 8003596:	6862      	ldr	r2, [r4, #4]
 8003598:	42a3      	cmp	r3, r4
 800359a:	bf0c      	ite	eq
 800359c:	6032      	streq	r2, [r6, #0]
 800359e:	605a      	strne	r2, [r3, #4]
 80035a0:	e7ec      	b.n	800357c <_malloc_r+0xa0>
 80035a2:	4623      	mov	r3, r4
 80035a4:	6864      	ldr	r4, [r4, #4]
 80035a6:	e7b2      	b.n	800350e <_malloc_r+0x32>
 80035a8:	4634      	mov	r4, r6
 80035aa:	6876      	ldr	r6, [r6, #4]
 80035ac:	e7b9      	b.n	8003522 <_malloc_r+0x46>
 80035ae:	230c      	movs	r3, #12
 80035b0:	4638      	mov	r0, r7
 80035b2:	603b      	str	r3, [r7, #0]
 80035b4:	f000 f84c 	bl	8003650 <__malloc_unlock>
 80035b8:	e7a1      	b.n	80034fe <_malloc_r+0x22>
 80035ba:	6025      	str	r5, [r4, #0]
 80035bc:	e7de      	b.n	800357c <_malloc_r+0xa0>
 80035be:	bf00      	nop
 80035c0:	20000214 	.word	0x20000214

080035c4 <_realloc_r>:
 80035c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80035c8:	4680      	mov	r8, r0
 80035ca:	4614      	mov	r4, r2
 80035cc:	460e      	mov	r6, r1
 80035ce:	b921      	cbnz	r1, 80035da <_realloc_r+0x16>
 80035d0:	4611      	mov	r1, r2
 80035d2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80035d6:	f7ff bf81 	b.w	80034dc <_malloc_r>
 80035da:	b92a      	cbnz	r2, 80035e8 <_realloc_r+0x24>
 80035dc:	f7ff ff16 	bl	800340c <_free_r>
 80035e0:	4625      	mov	r5, r4
 80035e2:	4628      	mov	r0, r5
 80035e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80035e8:	f000 f838 	bl	800365c <_malloc_usable_size_r>
 80035ec:	4284      	cmp	r4, r0
 80035ee:	4607      	mov	r7, r0
 80035f0:	d802      	bhi.n	80035f8 <_realloc_r+0x34>
 80035f2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80035f6:	d812      	bhi.n	800361e <_realloc_r+0x5a>
 80035f8:	4621      	mov	r1, r4
 80035fa:	4640      	mov	r0, r8
 80035fc:	f7ff ff6e 	bl	80034dc <_malloc_r>
 8003600:	4605      	mov	r5, r0
 8003602:	2800      	cmp	r0, #0
 8003604:	d0ed      	beq.n	80035e2 <_realloc_r+0x1e>
 8003606:	42bc      	cmp	r4, r7
 8003608:	4622      	mov	r2, r4
 800360a:	4631      	mov	r1, r6
 800360c:	bf28      	it	cs
 800360e:	463a      	movcs	r2, r7
 8003610:	f7ff fed4 	bl	80033bc <memcpy>
 8003614:	4631      	mov	r1, r6
 8003616:	4640      	mov	r0, r8
 8003618:	f7ff fef8 	bl	800340c <_free_r>
 800361c:	e7e1      	b.n	80035e2 <_realloc_r+0x1e>
 800361e:	4635      	mov	r5, r6
 8003620:	e7df      	b.n	80035e2 <_realloc_r+0x1e>
	...

08003624 <_sbrk_r>:
 8003624:	b538      	push	{r3, r4, r5, lr}
 8003626:	2300      	movs	r3, #0
 8003628:	4d05      	ldr	r5, [pc, #20]	; (8003640 <_sbrk_r+0x1c>)
 800362a:	4604      	mov	r4, r0
 800362c:	4608      	mov	r0, r1
 800362e:	602b      	str	r3, [r5, #0]
 8003630:	f7fd f8c4 	bl	80007bc <_sbrk>
 8003634:	1c43      	adds	r3, r0, #1
 8003636:	d102      	bne.n	800363e <_sbrk_r+0x1a>
 8003638:	682b      	ldr	r3, [r5, #0]
 800363a:	b103      	cbz	r3, 800363e <_sbrk_r+0x1a>
 800363c:	6023      	str	r3, [r4, #0]
 800363e:	bd38      	pop	{r3, r4, r5, pc}
 8003640:	2000020c 	.word	0x2000020c

08003644 <__malloc_lock>:
 8003644:	4801      	ldr	r0, [pc, #4]	; (800364c <__malloc_lock+0x8>)
 8003646:	f7ff bea9 	b.w	800339c <__retarget_lock_acquire_recursive>
 800364a:	bf00      	nop
 800364c:	20000210 	.word	0x20000210

08003650 <__malloc_unlock>:
 8003650:	4801      	ldr	r0, [pc, #4]	; (8003658 <__malloc_unlock+0x8>)
 8003652:	f7ff bea4 	b.w	800339e <__retarget_lock_release_recursive>
 8003656:	bf00      	nop
 8003658:	20000210 	.word	0x20000210

0800365c <_malloc_usable_size_r>:
 800365c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003660:	1f18      	subs	r0, r3, #4
 8003662:	2b00      	cmp	r3, #0
 8003664:	bfbc      	itt	lt
 8003666:	580b      	ldrlt	r3, [r1, r0]
 8003668:	18c0      	addlt	r0, r0, r3
 800366a:	4770      	bx	lr

0800366c <_init>:
 800366c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800366e:	bf00      	nop
 8003670:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003672:	bc08      	pop	{r3}
 8003674:	469e      	mov	lr, r3
 8003676:	4770      	bx	lr

08003678 <_fini>:
 8003678:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800367a:	bf00      	nop
 800367c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800367e:	bc08      	pop	{r3}
 8003680:	469e      	mov	lr, r3
 8003682:	4770      	bx	lr
