

================================================================
== Vivado HLS Report for 'stream_in_row_1'
================================================================
* Date:           Tue May 10 21:16:08 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        ultra_core
* Solution:       ultracore_125
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 3.159 ns |   0.50 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|      171| 4.000 ns | 0.684 us |    1|  171|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      169|      169|         3|          1|          1|   168|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      0|       0|    171|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    129|    -|
|Register         |        -|      -|     213|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     213|    300|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |mul_ln321_fu_191_p2               |     *    |      0|  0|  40|           2|           8|
    |add_ln28_fu_203_p2                |     +    |      0|  0|  15|           8|           1|
    |add_ln321_fu_287_p2               |     +    |      0|  0|  17|          10|          10|
    |add_ln42_fu_277_p2                |     +    |      0|  0|  16|           9|           9|
    |peIdx_fu_235_p2                   |     +    |      0|  0|  12|           4|           1|
    |w_fu_229_p2                       |     +    |      0|  0|  15|           5|           1|
    |ap_block_pp0_stage0_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_112                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_97                   |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op29_read_state3     |    and   |      0|  0|   2|           1|           1|
    |icmp_ln28_fu_197_p2               |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln29_fu_209_p2               |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln33_fu_223_p2               |   icmp   |      0|  0|  11|           5|           5|
    |select_ln28_2_fu_241_p3           |  select  |      0|  0|   4|           1|           4|
    |select_ln28_fu_215_p3             |  select  |      0|  0|   5|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 171|          66|          61|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                           |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2             |   9|          2|    1|          2|
    |ap_phi_mux_peIdx_0_phi_fu_132_p4    |   9|          2|    4|          8|
    |ap_phi_reg_pp0_iter1_reg_V_reg_163  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter1_v1_V_reg_176   |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter2_reg_V_reg_163  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter2_v1_V_reg_176   |   9|          2|   32|         64|
    |in_V_V_blk_n                        |   9|          2|    1|          2|
    |indvar_flatten_reg_117              |   9|          2|    8|         16|
    |peIdx_0_reg_128                     |   9|          2|    4|          8|
    |v2_V_reg_140                        |   9|          2|   32|         64|
    |w_0_reg_152                         |   9|          2|    5|         10|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               | 129|         28|  185|        372|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |add_ln321_reg_357                   |  10|   0|   10|          0|
    |ap_CS_fsm                           |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_reg_V_reg_163  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_v1_V_reg_176   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_reg_V_reg_163  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_v1_V_reg_176   |  32|   0|   32|          0|
    |icmp_ln28_reg_314                   |   1|   0|    1|          0|
    |icmp_ln28_reg_314_pp0_iter1_reg     |   1|   0|    1|          0|
    |icmp_ln29_reg_323                   |   1|   0|    1|          0|
    |icmp_ln33_reg_333                   |   1|   0|    1|          0|
    |indvar_flatten_reg_117              |   8|   0|    8|          0|
    |mul_ln321_reg_309                   |   7|   0|   10|          3|
    |peIdx_0_reg_128                     |   4|   0|    4|          0|
    |select_ln28_2_reg_342               |   4|   0|    4|          0|
    |select_ln28_reg_328                 |   5|   0|    5|          0|
    |v2_V_reg_140                        |  32|   0|   32|          0|
    |w_0_reg_152                         |   5|   0|    5|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 213|   0|  216|          3|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-----------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-----------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs | stream_in_row.1 | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs | stream_in_row.1 | return value |
|ap_start               |  in |    1| ap_ctrl_hs | stream_in_row.1 | return value |
|ap_done                | out |    1| ap_ctrl_hs | stream_in_row.1 | return value |
|ap_idle                | out |    1| ap_ctrl_hs | stream_in_row.1 | return value |
|ap_ready               | out |    1| ap_ctrl_hs | stream_in_row.1 | return value |
|in_V_V_dout            |  in |   64|   ap_fifo  |      in_V_V     |    pointer   |
|in_V_V_empty_n         |  in |    1|   ap_fifo  |      in_V_V     |    pointer   |
|in_V_V_read            | out |    1|   ap_fifo  |      in_V_V     |    pointer   |
|row_buffer_V_address1  | out |   10|  ap_memory |   row_buffer_V  |     array    |
|row_buffer_V_ce1       | out |    1|  ap_memory |   row_buffer_V  |     array    |
|row_buffer_V_we1       | out |    1|  ap_memory |   row_buffer_V  |     array    |
|row_buffer_V_d1        | out |   64|  ap_memory |   row_buffer_V  |     array    |
|skip_flag              |  in |    1|   ap_none  |    skip_flag    |    scalar    |
|rowBufferIdx_V         |  in |    2|   ap_none  |  rowBufferIdx_V |    scalar    |
+-----------------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 5 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.08>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([672 x i64]* %row_buffer_V, [1 x i8]* @p_str49942, [13 x i8]* @p_str49978, [1 x i8]* @p_str49942, i32 -1, [1 x i8]* @p_str49942, [1 x i8]* @p_str49942, [1 x i8]* @p_str49942, [1 x i8]* @p_str49942, [1 x i8]* @p_str49942)"   --->   Operation 7 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%rowBufferIdx_V_read = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %rowBufferIdx_V)"   --->   Operation 8 'read' 'rowBufferIdx_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%skip_flag_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %skip_flag)"   --->   Operation 9 'read' 'skip_flag_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "br i1 %skip_flag_read, label %.loopexit, label %.preheader119.preheader" [./src/conv2d_DSPopt.hpp:24]   --->   Operation 10 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln321 = zext i2 %rowBufferIdx_V_read to i10" [./src/conv2d_DSPopt.hpp:42]   --->   Operation 11 'zext' 'zext_ln321' <Predicate = (!skip_flag_read)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (2.08ns)   --->   "%mul_ln321 = mul i10 %zext_ln321, 168" [./src/conv2d_DSPopt.hpp:42]   --->   Operation 12 'mul' 'mul_ln321' <Predicate = (!skip_flag_read)> <Delay = 2.08> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 2.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.75ns)   --->   "br label %.preheader" [./src/conv2d_DSPopt.hpp:28]   --->   Operation 13 'br' <Predicate = (!skip_flag_read)> <Delay = 0.75>

State 2 <SV = 1> <Delay = 2.98>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i8 [ 0, %.preheader119.preheader ], [ %add_ln28, %hls_label_42_end ]" [./src/conv2d_DSPopt.hpp:28]   --->   Operation 14 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%peIdx_0 = phi i4 [ 0, %.preheader119.preheader ], [ %select_ln28_2, %hls_label_42_end ]" [./src/conv2d_DSPopt.hpp:28]   --->   Operation 15 'phi' 'peIdx_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%v2_V = phi i32 [ 0, %.preheader119.preheader ], [ %reg_V, %hls_label_42_end ]"   --->   Operation 16 'phi' 'v2_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%w_0 = phi i5 [ 0, %.preheader119.preheader ], [ %w, %hls_label_42_end ]"   --->   Operation 17 'phi' 'w_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.85ns)   --->   "%icmp_ln28 = icmp eq i8 %indvar_flatten, -88" [./src/conv2d_DSPopt.hpp:28]   --->   Operation 18 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.90ns)   --->   "%add_ln28 = add i8 %indvar_flatten, 1" [./src/conv2d_DSPopt.hpp:28]   --->   Operation 19 'add' 'add_ln28' <Predicate = true> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "br i1 %icmp_ln28, label %.loopexit.loopexit, label %hls_label_42_begin" [./src/conv2d_DSPopt.hpp:28]   --->   Operation 20 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.87ns)   --->   "%icmp_ln29 = icmp eq i5 %w_0, -11" [./src/conv2d_DSPopt.hpp:29]   --->   Operation 21 'icmp' 'icmp_ln29' <Predicate = (!icmp_ln28)> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.48ns)   --->   "%select_ln28 = select i1 %icmp_ln29, i5 0, i5 %w_0" [./src/conv2d_DSPopt.hpp:28]   --->   Operation 22 'select' 'select_ln28' <Predicate = (!icmp_ln28)> <Delay = 0.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.87ns)   --->   "%icmp_ln33 = icmp eq i5 %select_ln28, -12" [./src/conv2d_DSPopt.hpp:33]   --->   Operation 23 'icmp' 'icmp_ln33' <Predicate = (!icmp_ln28)> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.75ns)   --->   "br i1 %icmp_ln33, label %hls_label_42_end, label %1" [./src/conv2d_DSPopt.hpp:33]   --->   Operation 24 'br' <Predicate = (!icmp_ln28)> <Delay = 0.75>
ST_2 : Operation 25 [1/1] (0.87ns)   --->   "%w = add i5 %select_ln28, 1" [./src/conv2d_DSPopt.hpp:29]   --->   Operation 25 'add' 'w' <Predicate = (!icmp_ln28)> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.15>
ST_3 : Operation 26 [1/1] (0.86ns)   --->   "%peIdx = add i4 %peIdx_0, 1" [./src/conv2d_DSPopt.hpp:28]   --->   Operation 26 'add' 'peIdx' <Predicate = (!icmp_ln28 & icmp_ln29)> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.45ns)   --->   "%select_ln28_2 = select i1 %icmp_ln29, i4 %peIdx, i4 %peIdx_0" [./src/conv2d_DSPopt.hpp:28]   --->   Operation 27 'select' 'select_ln28_2' <Predicate = (!icmp_ln28)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i4 %select_ln28_2 to i9" [./src/conv2d_DSPopt.hpp:28]   --->   Operation 28 'zext' 'zext_ln28' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (1.75ns)   --->   "%tmp_V = call i64 @_ssdm_op_Read.ap_fifo.volatile.i64P(i64* %in_V_V)" [./src/conv2d_DSPopt.hpp:34]   --->   Operation 29 'read' 'tmp_V' <Predicate = (!icmp_ln28 & !icmp_ln33)> <Delay = 1.75> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%Part1_V = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %tmp_V, i32 32, i32 63)" [./src/conv2d_DSPopt.hpp:34]   --->   Operation 30 'partselect' 'Part1_V' <Predicate = (!icmp_ln28 & !icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%Part2_V = trunc i64 %tmp_V to i32" [./src/conv2d_DSPopt.hpp:34]   --->   Operation 31 'trunc' 'Part2_V' <Predicate = (!icmp_ln28 & !icmp_ln33)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.75ns)   --->   "br label %hls_label_42_end" [./src/conv2d_DSPopt.hpp:35]   --->   Operation 32 'br' <Predicate = (!icmp_ln28 & !icmp_ln33)> <Delay = 0.75>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%shl_ln = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %select_ln28, i3 0)" [./src/conv2d_DSPopt.hpp:42]   --->   Operation 33 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i8 %shl_ln to i9" [./src/conv2d_DSPopt.hpp:42]   --->   Operation 34 'zext' 'zext_ln42' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.90ns)   --->   "%add_ln42 = add i9 %zext_ln42, %zext_ln28" [./src/conv2d_DSPopt.hpp:42]   --->   Operation 35 'add' 'add_ln42' <Predicate = (!icmp_ln28)> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln321_8 = zext i9 %add_ln42 to i10" [./src/conv2d_DSPopt.hpp:42]   --->   Operation 36 'zext' 'zext_ln321_8' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.93ns)   --->   "%add_ln321 = add i10 %zext_ln321_8, %mul_ln321" [./src/conv2d_DSPopt.hpp:42]   --->   Operation 37 'add' 'add_ln321' <Predicate = (!icmp_ln28)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.35>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%empty_87 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 168, i64 168, i64 168)"   --->   Operation 38 'speclooptripcount' 'empty_87' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str50004)" [./src/conv2d_DSPopt.hpp:29]   --->   Operation 39 'specregionbegin' 'tmp' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str49942) nounwind" [./src/conv2d_DSPopt.hpp:30]   --->   Operation 40 'specpipeline' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%reg_V = phi i32 [ %Part1_V, %1 ], [ 0, %hls_label_42_begin ]"   --->   Operation 41 'phi' 'reg_V' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%v1_V = phi i32 [ %Part2_V, %1 ], [ 0, %hls_label_42_begin ]"   --->   Operation 42 'phi' 'v1_V' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%p_Result_s = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %v1_V, i32 %v2_V)" [./src/conv2d_DSPopt.hpp:39]   --->   Operation 43 'bitconcatenate' 'p_Result_s' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln321_9 = zext i10 %add_ln321 to i64" [./src/conv2d_DSPopt.hpp:42]   --->   Operation 44 'zext' 'zext_ln321_9' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%row_buffer_V_addr = getelementptr [672 x i64]* %row_buffer_V, i64 0, i64 %zext_ln321_9" [./src/conv2d_DSPopt.hpp:42]   --->   Operation 45 'getelementptr' 'row_buffer_V_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (1.35ns)   --->   "store i64 %p_Result_s, i64* %row_buffer_V_addr, align 8" [./src/conv2d_DSPopt.hpp:42]   --->   Operation 46 'store' <Predicate = (!icmp_ln28)> <Delay = 1.35> <Core = "RAM_S2P_BRAM">   --->   Core 48 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 656> <RAM>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str50004, i32 %tmp)" [./src/conv2d_DSPopt.hpp:44]   --->   Operation 47 'specregionend' 'empty' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "br label %.preheader" [./src/conv2d_DSPopt.hpp:29]   --->   Operation 48 'br' <Predicate = (!icmp_ln28)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 49 'br' <Predicate = (!skip_flag_read)> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "ret void" [./src/conv2d_DSPopt.hpp:45]   --->   Operation 50 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ row_buffer_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ skip_flag]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rowBufferIdx_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0   (specinterface    ) [ 000000]
specmemcore_ln0     (specmemcore      ) [ 000000]
rowBufferIdx_V_read (read             ) [ 000000]
skip_flag_read      (read             ) [ 011111]
br_ln24             (br               ) [ 000000]
zext_ln321          (zext             ) [ 000000]
mul_ln321           (mul              ) [ 001110]
br_ln28             (br               ) [ 011110]
indvar_flatten      (phi              ) [ 001000]
peIdx_0             (phi              ) [ 001100]
v2_V                (phi              ) [ 001110]
w_0                 (phi              ) [ 001000]
icmp_ln28           (icmp             ) [ 001110]
add_ln28            (add              ) [ 011110]
br_ln28             (br               ) [ 000000]
icmp_ln29           (icmp             ) [ 001100]
select_ln28         (select           ) [ 001100]
icmp_ln33           (icmp             ) [ 001110]
br_ln33             (br               ) [ 001110]
w                   (add              ) [ 011110]
peIdx               (add              ) [ 000000]
select_ln28_2       (select           ) [ 011010]
zext_ln28           (zext             ) [ 000000]
tmp_V               (read             ) [ 000000]
Part1_V             (partselect       ) [ 001110]
Part2_V             (trunc            ) [ 001110]
br_ln35             (br               ) [ 001110]
shl_ln              (bitconcatenate   ) [ 000000]
zext_ln42           (zext             ) [ 000000]
add_ln42            (add              ) [ 000000]
zext_ln321_8        (zext             ) [ 000000]
add_ln321           (add              ) [ 001010]
empty_87            (speclooptripcount) [ 000000]
tmp                 (specregionbegin  ) [ 000000]
specpipeline_ln30   (specpipeline     ) [ 000000]
reg_V               (phi              ) [ 011010]
v1_V                (phi              ) [ 001010]
p_Result_s          (bitconcatenate   ) [ 000000]
zext_ln321_9        (zext             ) [ 000000]
row_buffer_V_addr   (getelementptr    ) [ 000000]
store_ln42          (store            ) [ 000000]
empty               (specregionend    ) [ 000000]
br_ln29             (br               ) [ 011110]
br_ln0              (br               ) [ 000000]
ret_ln45            (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="row_buffer_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="row_buffer_V"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="skip_flag">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="skip_flag"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="rowBufferIdx_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rowBufferIdx_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str49942"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str49978"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i64P"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str50004"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="rowBufferIdx_V_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="2" slack="0"/>
<pin id="84" dir="0" index="1" bw="2" slack="0"/>
<pin id="85" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rowBufferIdx_V_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="skip_flag_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="skip_flag_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="tmp_V_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="64" slack="0"/>
<pin id="96" dir="0" index="1" bw="64" slack="0"/>
<pin id="97" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/3 "/>
</bind>
</comp>

<comp id="100" class="1004" name="row_buffer_V_addr_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="64" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="10" slack="0"/>
<pin id="104" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="row_buffer_V_addr/4 "/>
</bind>
</comp>

<comp id="107" class="1004" name="store_ln42_access_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="109" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="110" dir="0" index="2" bw="0" slack="0"/>
<pin id="112" dir="0" index="4" bw="10" slack="0"/>
<pin id="113" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="114" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="111" dir="1" index="3" bw="64" slack="2147483647"/>
<pin id="115" dir="1" index="7" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln42/4 "/>
</bind>
</comp>

<comp id="117" class="1005" name="indvar_flatten_reg_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="8" slack="1"/>
<pin id="119" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="121" class="1004" name="indvar_flatten_phi_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="1" slack="1"/>
<pin id="123" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="124" dir="0" index="2" bw="8" slack="0"/>
<pin id="125" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="128" class="1005" name="peIdx_0_reg_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="4" slack="1"/>
<pin id="130" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="peIdx_0 (phireg) "/>
</bind>
</comp>

<comp id="132" class="1004" name="peIdx_0_phi_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="1"/>
<pin id="134" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="135" dir="0" index="2" bw="4" slack="1"/>
<pin id="136" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="137" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="peIdx_0/2 "/>
</bind>
</comp>

<comp id="140" class="1005" name="v2_V_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="1"/>
<pin id="142" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v2_V (phireg) "/>
</bind>
</comp>

<comp id="144" class="1004" name="v2_V_phi_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="1"/>
<pin id="146" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="147" dir="0" index="2" bw="32" slack="1"/>
<pin id="148" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="149" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="v2_V/2 "/>
</bind>
</comp>

<comp id="152" class="1005" name="w_0_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="5" slack="1"/>
<pin id="154" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="w_0 (phireg) "/>
</bind>
</comp>

<comp id="156" class="1004" name="w_0_phi_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="1"/>
<pin id="158" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="159" dir="0" index="2" bw="5" slack="0"/>
<pin id="160" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_0/2 "/>
</bind>
</comp>

<comp id="163" class="1005" name="reg_V_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="1"/>
<pin id="165" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="reg_V (phireg) "/>
</bind>
</comp>

<comp id="168" class="1004" name="reg_V_phi_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="1"/>
<pin id="170" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="171" dir="0" index="2" bw="1" slack="2"/>
<pin id="172" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="reg_V/4 "/>
</bind>
</comp>

<comp id="176" class="1005" name="v1_V_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="2"/>
<pin id="178" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="v1_V (phireg) "/>
</bind>
</comp>

<comp id="180" class="1004" name="v1_V_phi_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="1"/>
<pin id="182" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="183" dir="0" index="2" bw="1" slack="2"/>
<pin id="184" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="185" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="v1_V/4 "/>
</bind>
</comp>

<comp id="187" class="1004" name="zext_ln321_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="2" slack="0"/>
<pin id="189" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln321/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="mul_ln321_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="2" slack="0"/>
<pin id="193" dir="0" index="1" bw="9" slack="0"/>
<pin id="194" dir="1" index="2" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln321/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="icmp_ln28_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="8" slack="0"/>
<pin id="199" dir="0" index="1" bw="8" slack="0"/>
<pin id="200" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="add_ln28_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="8" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="icmp_ln29_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="5" slack="0"/>
<pin id="211" dir="0" index="1" bw="5" slack="0"/>
<pin id="212" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="select_ln28_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="0"/>
<pin id="217" dir="0" index="1" bw="5" slack="0"/>
<pin id="218" dir="0" index="2" bw="5" slack="0"/>
<pin id="219" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="icmp_ln33_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="5" slack="0"/>
<pin id="225" dir="0" index="1" bw="5" slack="0"/>
<pin id="226" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="w_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="5" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="w/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="peIdx_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="4" slack="1"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="peIdx/3 "/>
</bind>
</comp>

<comp id="241" class="1004" name="select_ln28_2_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="1"/>
<pin id="243" dir="0" index="1" bw="4" slack="0"/>
<pin id="244" dir="0" index="2" bw="4" slack="1"/>
<pin id="245" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_2/3 "/>
</bind>
</comp>

<comp id="248" class="1004" name="zext_ln28_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="4" slack="0"/>
<pin id="250" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/3 "/>
</bind>
</comp>

<comp id="252" class="1004" name="Part1_V_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="0"/>
<pin id="254" dir="0" index="1" bw="64" slack="0"/>
<pin id="255" dir="0" index="2" bw="7" slack="0"/>
<pin id="256" dir="0" index="3" bw="7" slack="0"/>
<pin id="257" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="Part1_V/3 "/>
</bind>
</comp>

<comp id="262" class="1004" name="Part2_V_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="64" slack="0"/>
<pin id="264" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="Part2_V/3 "/>
</bind>
</comp>

<comp id="266" class="1004" name="shl_ln_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="8" slack="0"/>
<pin id="268" dir="0" index="1" bw="5" slack="1"/>
<pin id="269" dir="0" index="2" bw="1" slack="0"/>
<pin id="270" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="273" class="1004" name="zext_ln42_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="8" slack="0"/>
<pin id="275" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln42/3 "/>
</bind>
</comp>

<comp id="277" class="1004" name="add_ln42_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="8" slack="0"/>
<pin id="279" dir="0" index="1" bw="4" slack="0"/>
<pin id="280" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln42/3 "/>
</bind>
</comp>

<comp id="283" class="1004" name="zext_ln321_8_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="9" slack="0"/>
<pin id="285" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln321_8/3 "/>
</bind>
</comp>

<comp id="287" class="1004" name="add_ln321_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="9" slack="0"/>
<pin id="289" dir="0" index="1" bw="10" slack="2"/>
<pin id="290" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln321/3 "/>
</bind>
</comp>

<comp id="292" class="1004" name="p_Result_s_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="64" slack="0"/>
<pin id="294" dir="0" index="1" bw="32" slack="0"/>
<pin id="295" dir="0" index="2" bw="32" slack="2"/>
<pin id="296" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/4 "/>
</bind>
</comp>

<comp id="301" class="1004" name="zext_ln321_9_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="10" slack="1"/>
<pin id="303" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln321_9/4 "/>
</bind>
</comp>

<comp id="305" class="1005" name="skip_flag_read_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1" slack="1"/>
<pin id="307" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="skip_flag_read "/>
</bind>
</comp>

<comp id="309" class="1005" name="mul_ln321_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="10" slack="2"/>
<pin id="311" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln321 "/>
</bind>
</comp>

<comp id="314" class="1005" name="icmp_ln28_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="1"/>
<pin id="316" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln28 "/>
</bind>
</comp>

<comp id="318" class="1005" name="add_ln28_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="8" slack="0"/>
<pin id="320" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln28 "/>
</bind>
</comp>

<comp id="323" class="1005" name="icmp_ln29_reg_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="1"/>
<pin id="325" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln29 "/>
</bind>
</comp>

<comp id="328" class="1005" name="select_ln28_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="5" slack="1"/>
<pin id="330" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln28 "/>
</bind>
</comp>

<comp id="333" class="1005" name="icmp_ln33_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1" slack="1"/>
<pin id="335" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln33 "/>
</bind>
</comp>

<comp id="337" class="1005" name="w_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="5" slack="0"/>
<pin id="339" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="w "/>
</bind>
</comp>

<comp id="342" class="1005" name="select_ln28_2_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="4" slack="1"/>
<pin id="344" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln28_2 "/>
</bind>
</comp>

<comp id="347" class="1005" name="Part1_V_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="32" slack="1"/>
<pin id="349" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Part1_V "/>
</bind>
</comp>

<comp id="352" class="1005" name="Part2_V_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="1"/>
<pin id="354" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Part2_V "/>
</bind>
</comp>

<comp id="357" class="1005" name="add_ln321_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="10" slack="1"/>
<pin id="359" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln321 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="86"><net_src comp="28" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="6" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="30" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="4" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="52" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="0" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="105"><net_src comp="2" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="78" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="116"><net_src comp="100" pin="3"/><net_sink comp="107" pin=2"/></net>

<net id="120"><net_src comp="34" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="127"><net_src comp="117" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="131"><net_src comp="36" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="138"><net_src comp="128" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="132" pin="4"/><net_sink comp="128" pin=0"/></net>

<net id="143"><net_src comp="12" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="150"><net_src comp="140" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="144" pin="4"/><net_sink comp="140" pin=0"/></net>

<net id="155"><net_src comp="38" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="162"><net_src comp="152" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="166"><net_src comp="12" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="167"><net_src comp="163" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="174"><net_src comp="163" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="175"><net_src comp="168" pin="4"/><net_sink comp="163" pin=0"/></net>

<net id="179"><net_src comp="12" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="186"><net_src comp="176" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="190"><net_src comp="82" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="195"><net_src comp="187" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="32" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="201"><net_src comp="121" pin="4"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="40" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="207"><net_src comp="121" pin="4"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="42" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="213"><net_src comp="156" pin="4"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="44" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="220"><net_src comp="209" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="38" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="222"><net_src comp="156" pin="4"/><net_sink comp="215" pin=2"/></net>

<net id="227"><net_src comp="215" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="46" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="233"><net_src comp="215" pin="3"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="48" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="239"><net_src comp="128" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="50" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="246"><net_src comp="235" pin="2"/><net_sink comp="241" pin=1"/></net>

<net id="247"><net_src comp="128" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="251"><net_src comp="241" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="258"><net_src comp="54" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="94" pin="2"/><net_sink comp="252" pin=1"/></net>

<net id="260"><net_src comp="56" pin="0"/><net_sink comp="252" pin=2"/></net>

<net id="261"><net_src comp="58" pin="0"/><net_sink comp="252" pin=3"/></net>

<net id="265"><net_src comp="94" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="271"><net_src comp="60" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="272"><net_src comp="62" pin="0"/><net_sink comp="266" pin=2"/></net>

<net id="276"><net_src comp="266" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="281"><net_src comp="273" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="248" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="286"><net_src comp="277" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="291"><net_src comp="283" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="297"><net_src comp="76" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="298"><net_src comp="180" pin="4"/><net_sink comp="292" pin=1"/></net>

<net id="299"><net_src comp="140" pin="1"/><net_sink comp="292" pin=2"/></net>

<net id="300"><net_src comp="292" pin="3"/><net_sink comp="107" pin=4"/></net>

<net id="304"><net_src comp="301" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="308"><net_src comp="88" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="312"><net_src comp="191" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="317"><net_src comp="197" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="321"><net_src comp="203" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="326"><net_src comp="209" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="327"><net_src comp="323" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="331"><net_src comp="215" pin="3"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="336"><net_src comp="223" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="340"><net_src comp="229" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="345"><net_src comp="241" pin="3"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="350"><net_src comp="252" pin="4"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="355"><net_src comp="262" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="360"><net_src comp="287" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="301" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: in_V_V | {}
	Port: row_buffer_V | {4 }
 - Input state : 
	Port: stream_in_row.1 : in_V_V | {3 }
	Port: stream_in_row.1 : skip_flag | {1 }
	Port: stream_in_row.1 : rowBufferIdx_V | {1 }
  - Chain level:
	State 1
		mul_ln321 : 1
	State 2
		icmp_ln28 : 1
		add_ln28 : 1
		br_ln28 : 2
		icmp_ln29 : 1
		select_ln28 : 2
		icmp_ln33 : 3
		br_ln33 : 4
		w : 3
	State 3
		select_ln28_2 : 1
		zext_ln28 : 2
		zext_ln42 : 1
		add_ln42 : 3
		zext_ln321_8 : 4
		add_ln321 : 5
	State 4
		p_Result_s : 1
		row_buffer_V_addr : 1
		store_ln42 : 2
		empty : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|
| Operation|         Functional Unit        |  DSP48E |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|
|          |         add_ln28_fu_203        |    0    |    0    |    15   |
|          |            w_fu_229            |    0    |    0    |    15   |
|    add   |          peIdx_fu_235          |    0    |    0    |    12   |
|          |         add_ln42_fu_277        |    0    |    0    |    15   |
|          |        add_ln321_fu_287        |    0    |    0    |    17   |
|----------|--------------------------------|---------|---------|---------|
|    mul   |        mul_ln321_fu_191        |    0    |    0    |    50   |
|----------|--------------------------------|---------|---------|---------|
|          |        icmp_ln28_fu_197        |    0    |    0    |    11   |
|   icmp   |        icmp_ln29_fu_209        |    0    |    0    |    11   |
|          |        icmp_ln33_fu_223        |    0    |    0    |    11   |
|----------|--------------------------------|---------|---------|---------|
|  select  |       select_ln28_fu_215       |    0    |    0    |    5    |
|          |      select_ln28_2_fu_241      |    0    |    0    |    4    |
|----------|--------------------------------|---------|---------|---------|
|          | rowBufferIdx_V_read_read_fu_82 |    0    |    0    |    0    |
|   read   |    skip_flag_read_read_fu_88   |    0    |    0    |    0    |
|          |        tmp_V_read_fu_94        |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |        zext_ln321_fu_187       |    0    |    0    |    0    |
|          |        zext_ln28_fu_248        |    0    |    0    |    0    |
|   zext   |        zext_ln42_fu_273        |    0    |    0    |    0    |
|          |       zext_ln321_8_fu_283      |    0    |    0    |    0    |
|          |       zext_ln321_9_fu_301      |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|partselect|         Part1_V_fu_252         |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   trunc  |         Part2_V_fu_262         |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|bitconcatenate|          shl_ln_fu_266         |    0    |    0    |    0    |
|          |        p_Result_s_fu_292       |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   Total  |                                |    0    |    0    |   166   |
|----------|--------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|    Part1_V_reg_347   |   32   |
|    Part2_V_reg_352   |   32   |
|   add_ln28_reg_318   |    8   |
|   add_ln321_reg_357  |   10   |
|   icmp_ln28_reg_314  |    1   |
|   icmp_ln29_reg_323  |    1   |
|   icmp_ln33_reg_333  |    1   |
|indvar_flatten_reg_117|    8   |
|   mul_ln321_reg_309  |   10   |
|    peIdx_0_reg_128   |    4   |
|     reg_V_reg_163    |   32   |
| select_ln28_2_reg_342|    4   |
|  select_ln28_reg_328 |    5   |
|skip_flag_read_reg_305|    1   |
|     v1_V_reg_176     |   32   |
|     v2_V_reg_140     |   32   |
|      w_0_reg_152     |    5   |
|       w_reg_337      |    5   |
+----------------------+--------+
|         Total        |   223  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| peIdx_0_reg_128 |  p0  |   2  |   4  |    8   ||    9    |
|   v2_V_reg_140  |  p0  |   2  |  32  |   64   ||    9    |
|  reg_V_reg_163  |  p0  |   2  |  32  |   64   ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   136  ||  2.265  ||    27   |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |    0   |   166  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   27   |
|  Register |    -   |    -   |   223  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    2   |   223  |   193  |
+-----------+--------+--------+--------+--------+
