static inline void neo_pci_posting_flush(struct jsm_board *bd)\r\n{\r\nreadb(bd->re_map_membase + 0x8D);\r\n}\r\nstatic void neo_set_cts_flow_control(struct jsm_channel *ch)\r\n{\r\nu8 ier, efr;\r\nier = readb(&ch->ch_neo_uart->ier);\r\nefr = readb(&ch->ch_neo_uart->efr);\r\njsm_printk(PARAM, INFO, &ch->ch_bd->pci_dev, "Setting CTSFLOW\n");\r\nier |= (UART_17158_IER_CTSDSR);\r\nefr |= (UART_17158_EFR_ECB | UART_17158_EFR_CTSDSR);\r\nefr &= ~(UART_17158_EFR_IXON);\r\nwriteb(0, &ch->ch_neo_uart->efr);\r\nwriteb(efr, &ch->ch_neo_uart->efr);\r\nwriteb((UART_17158_FCTR_TRGD | UART_17158_FCTR_RTS_4DELAY), &ch->ch_neo_uart->fctr);\r\nwriteb(8, &ch->ch_neo_uart->tfifo);\r\nch->ch_t_tlevel = 8;\r\nwriteb(ier, &ch->ch_neo_uart->ier);\r\n}\r\nstatic void neo_set_rts_flow_control(struct jsm_channel *ch)\r\n{\r\nu8 ier, efr;\r\nier = readb(&ch->ch_neo_uart->ier);\r\nefr = readb(&ch->ch_neo_uart->efr);\r\njsm_printk(PARAM, INFO, &ch->ch_bd->pci_dev, "Setting RTSFLOW\n");\r\nier |= (UART_17158_IER_RTSDTR);\r\nefr |= (UART_17158_EFR_ECB | UART_17158_EFR_RTSDTR);\r\nier &= ~(UART_17158_IER_XOFF);\r\nefr &= ~(UART_17158_EFR_IXOFF);\r\nwriteb(0, &ch->ch_neo_uart->efr);\r\nwriteb(efr, &ch->ch_neo_uart->efr);\r\nwriteb((UART_17158_FCTR_TRGD | UART_17158_FCTR_RTS_4DELAY), &ch->ch_neo_uart->fctr);\r\nch->ch_r_watermark = 4;\r\nwriteb(56, &ch->ch_neo_uart->rfifo);\r\nch->ch_r_tlevel = 56;\r\nwriteb(ier, &ch->ch_neo_uart->ier);\r\nch->ch_mostat |= (UART_MCR_RTS);\r\n}\r\nstatic void neo_set_ixon_flow_control(struct jsm_channel *ch)\r\n{\r\nu8 ier, efr;\r\nier = readb(&ch->ch_neo_uart->ier);\r\nefr = readb(&ch->ch_neo_uart->efr);\r\njsm_printk(PARAM, INFO, &ch->ch_bd->pci_dev, "Setting IXON FLOW\n");\r\nier &= ~(UART_17158_IER_CTSDSR);\r\nefr &= ~(UART_17158_EFR_CTSDSR);\r\nefr |= (UART_17158_EFR_ECB | UART_17158_EFR_IXON);\r\nwriteb(0, &ch->ch_neo_uart->efr);\r\nwriteb(efr, &ch->ch_neo_uart->efr);\r\nwriteb((UART_17158_FCTR_TRGD | UART_17158_FCTR_RTS_8DELAY), &ch->ch_neo_uart->fctr);\r\nch->ch_r_watermark = 4;\r\nwriteb(32, &ch->ch_neo_uart->rfifo);\r\nch->ch_r_tlevel = 32;\r\nwriteb(ch->ch_startc, &ch->ch_neo_uart->xonchar1);\r\nwriteb(0, &ch->ch_neo_uart->xonchar2);\r\nwriteb(ch->ch_stopc, &ch->ch_neo_uart->xoffchar1);\r\nwriteb(0, &ch->ch_neo_uart->xoffchar2);\r\nwriteb(ier, &ch->ch_neo_uart->ier);\r\n}\r\nstatic void neo_set_ixoff_flow_control(struct jsm_channel *ch)\r\n{\r\nu8 ier, efr;\r\nier = readb(&ch->ch_neo_uart->ier);\r\nefr = readb(&ch->ch_neo_uart->efr);\r\njsm_printk(PARAM, INFO, &ch->ch_bd->pci_dev, "Setting IXOFF FLOW\n");\r\nier &= ~(UART_17158_IER_RTSDTR);\r\nefr &= ~(UART_17158_EFR_RTSDTR);\r\nier |= (UART_17158_IER_XOFF);\r\nefr |= (UART_17158_EFR_ECB | UART_17158_EFR_IXOFF);\r\nwriteb(0, &ch->ch_neo_uart->efr);\r\nwriteb(efr, &ch->ch_neo_uart->efr);\r\nwriteb((UART_17158_FCTR_TRGD | UART_17158_FCTR_RTS_8DELAY), &ch->ch_neo_uart->fctr);\r\nwriteb(8, &ch->ch_neo_uart->tfifo);\r\nch->ch_t_tlevel = 8;\r\nwriteb(ch->ch_startc, &ch->ch_neo_uart->xonchar1);\r\nwriteb(0, &ch->ch_neo_uart->xonchar2);\r\nwriteb(ch->ch_stopc, &ch->ch_neo_uart->xoffchar1);\r\nwriteb(0, &ch->ch_neo_uart->xoffchar2);\r\nwriteb(ier, &ch->ch_neo_uart->ier);\r\n}\r\nstatic void neo_set_no_input_flow_control(struct jsm_channel *ch)\r\n{\r\nu8 ier, efr;\r\nier = readb(&ch->ch_neo_uart->ier);\r\nefr = readb(&ch->ch_neo_uart->efr);\r\njsm_printk(PARAM, INFO, &ch->ch_bd->pci_dev, "Unsetting Input FLOW\n");\r\nier &= ~(UART_17158_IER_RTSDTR);\r\nefr &= ~(UART_17158_EFR_RTSDTR);\r\nier &= ~(UART_17158_IER_XOFF);\r\nif (ch->ch_c_iflag & IXON)\r\nefr &= ~(UART_17158_EFR_IXOFF);\r\nelse\r\nefr &= ~(UART_17158_EFR_ECB | UART_17158_EFR_IXOFF);\r\nwriteb(0, &ch->ch_neo_uart->efr);\r\nwriteb(efr, &ch->ch_neo_uart->efr);\r\nwriteb((UART_17158_FCTR_TRGD | UART_17158_FCTR_RTS_8DELAY), &ch->ch_neo_uart->fctr);\r\nch->ch_r_watermark = 0;\r\nwriteb(16, &ch->ch_neo_uart->tfifo);\r\nch->ch_t_tlevel = 16;\r\nwriteb(16, &ch->ch_neo_uart->rfifo);\r\nch->ch_r_tlevel = 16;\r\nwriteb(ier, &ch->ch_neo_uart->ier);\r\n}\r\nstatic void neo_set_no_output_flow_control(struct jsm_channel *ch)\r\n{\r\nu8 ier, efr;\r\nier = readb(&ch->ch_neo_uart->ier);\r\nefr = readb(&ch->ch_neo_uart->efr);\r\njsm_printk(PARAM, INFO, &ch->ch_bd->pci_dev, "Unsetting Output FLOW\n");\r\nier &= ~(UART_17158_IER_CTSDSR);\r\nefr &= ~(UART_17158_EFR_CTSDSR);\r\nif (ch->ch_c_iflag & IXOFF)\r\nefr &= ~(UART_17158_EFR_IXON);\r\nelse\r\nefr &= ~(UART_17158_EFR_ECB | UART_17158_EFR_IXON);\r\nwriteb(0, &ch->ch_neo_uart->efr);\r\nwriteb(efr, &ch->ch_neo_uart->efr);\r\nwriteb((UART_17158_FCTR_TRGD | UART_17158_FCTR_RTS_8DELAY), &ch->ch_neo_uart->fctr);\r\nch->ch_r_watermark = 0;\r\nwriteb(16, &ch->ch_neo_uart->tfifo);\r\nch->ch_t_tlevel = 16;\r\nwriteb(16, &ch->ch_neo_uart->rfifo);\r\nch->ch_r_tlevel = 16;\r\nwriteb(ier, &ch->ch_neo_uart->ier);\r\n}\r\nstatic inline void neo_set_new_start_stop_chars(struct jsm_channel *ch)\r\n{\r\nif (ch->ch_c_cflag & CRTSCTS)\r\nreturn;\r\njsm_printk(PARAM, INFO, &ch->ch_bd->pci_dev, "start\n");\r\nwriteb(ch->ch_startc, &ch->ch_neo_uart->xonchar1);\r\nwriteb(0, &ch->ch_neo_uart->xonchar2);\r\nwriteb(ch->ch_stopc, &ch->ch_neo_uart->xoffchar1);\r\nwriteb(0, &ch->ch_neo_uart->xoffchar2);\r\n}\r\nstatic void neo_copy_data_from_uart_to_queue(struct jsm_channel *ch)\r\n{\r\nint qleft = 0;\r\nu8 linestatus = 0;\r\nu8 error_mask = 0;\r\nint n = 0;\r\nint total = 0;\r\nu16 head;\r\nu16 tail;\r\nif (!ch)\r\nreturn;\r\nhead = ch->ch_r_head & RQUEUEMASK;\r\ntail = ch->ch_r_tail & RQUEUEMASK;\r\nlinestatus = ch->ch_cached_lsr;\r\nch->ch_cached_lsr = 0;\r\nif ((qleft = tail - head - 1) < 0)\r\nqleft += RQUEUEMASK + 1;\r\nif (!(ch->ch_flags & CH_FIFO_ENABLED))\r\ntotal = 0;\r\nelse {\r\ntotal = readb(&ch->ch_neo_uart->rfifo);\r\ntotal -= 3;\r\n}\r\ntotal = min(total, qleft);\r\nwhile (total > 0) {\r\nlinestatus = readb(&ch->ch_neo_uart->lsr);\r\nif (linestatus & UART_17158_RX_FIFO_DATA_ERROR)\r\nbreak;\r\nn = min(((u32) total), (RQUEUESIZE - (u32) head));\r\nn = min((u32) n, (u32) 12);\r\nif (linestatus & (UART_LSR_THRE | UART_17158_TX_AND_FIFO_CLR))\r\nch->ch_flags |= (CH_TX_FIFO_EMPTY | CH_TX_FIFO_LWM);\r\nlinestatus = 0;\r\nmemcpy_fromio(ch->ch_rqueue + head, &ch->ch_neo_uart->txrxburst, n);\r\nmemset(ch->ch_equeue + head, 0, n);\r\nhead = (head + n) & RQUEUEMASK;\r\ntotal -= n;\r\nqleft -= n;\r\nch->ch_rxcount += n;\r\n}\r\nif (ch->ch_c_iflag & IGNBRK)\r\nerror_mask |= UART_LSR_BI;\r\nwhile (1) {\r\nlinestatus |= readb(&ch->ch_neo_uart->lsr);\r\nif (!(linestatus & UART_LSR_DR)) {\r\nch->ch_cached_lsr = linestatus;\r\nbreak;\r\n}\r\nlinestatus &= ~UART_LSR_DR;\r\nif (linestatus & (UART_LSR_THRE | UART_17158_TX_AND_FIFO_CLR)) {\r\nlinestatus &= ~(UART_LSR_THRE | UART_17158_TX_AND_FIFO_CLR);\r\nch->ch_flags |= (CH_TX_FIFO_EMPTY | CH_TX_FIFO_LWM);\r\n}\r\nif (linestatus & error_mask) {\r\nu8 discard;\r\nlinestatus = 0;\r\nmemcpy_fromio(&discard, &ch->ch_neo_uart->txrxburst, 1);\r\ncontinue;\r\n}\r\nwhile (qleft < 1) {\r\njsm_printk(READ, INFO, &ch->ch_bd->pci_dev,\r\n"Queue full, dropping DATA:%x LSR:%x\n",\r\nch->ch_rqueue[tail], ch->ch_equeue[tail]);\r\nch->ch_r_tail = tail = (tail + 1) & RQUEUEMASK;\r\nch->ch_err_overrun++;\r\nqleft++;\r\n}\r\nmemcpy_fromio(ch->ch_rqueue + head, &ch->ch_neo_uart->txrxburst, 1);\r\nch->ch_equeue[head] = (u8) linestatus;\r\njsm_printk(READ, INFO, &ch->ch_bd->pci_dev,\r\n"DATA/LSR pair: %x %x\n", ch->ch_rqueue[head], ch->ch_equeue[head]);\r\nlinestatus = 0;\r\nhead = (head + 1) & RQUEUEMASK;\r\nqleft--;\r\nch->ch_rxcount++;\r\n}\r\nch->ch_r_head = head & RQUEUEMASK;\r\nch->ch_e_head = head & EQUEUEMASK;\r\njsm_input(ch);\r\n}\r\nstatic void neo_copy_data_from_queue_to_uart(struct jsm_channel *ch)\r\n{\r\nu16 head;\r\nu16 tail;\r\nint n;\r\nint s;\r\nint qlen;\r\nu32 len_written = 0;\r\nif (!ch)\r\nreturn;\r\nif (ch->ch_w_tail == ch->ch_w_head)\r\nreturn;\r\nif ((ch->ch_flags & CH_STOP) || (ch->ch_flags & CH_BREAK_SENDING))\r\nreturn;\r\nif (!(ch->ch_flags & CH_FIFO_ENABLED)) {\r\nu8 lsrbits = readb(&ch->ch_neo_uart->lsr);\r\nch->ch_cached_lsr |= lsrbits;\r\nif (ch->ch_cached_lsr & UART_LSR_THRE) {\r\nch->ch_cached_lsr &= ~(UART_LSR_THRE);\r\nwriteb(ch->ch_wqueue[ch->ch_w_tail], &ch->ch_neo_uart->txrx);\r\njsm_printk(WRITE, INFO, &ch->ch_bd->pci_dev,\r\n"Tx data: %x\n", ch->ch_wqueue[ch->ch_w_head]);\r\nch->ch_w_tail++;\r\nch->ch_w_tail &= WQUEUEMASK;\r\nch->ch_txcount++;\r\n}\r\nreturn;\r\n}\r\nif (!(ch->ch_flags & (CH_TX_FIFO_EMPTY | CH_TX_FIFO_LWM)))\r\nreturn;\r\nn = UART_17158_TX_FIFOSIZE - ch->ch_t_tlevel;\r\nhead = ch->ch_w_head & WQUEUEMASK;\r\ntail = ch->ch_w_tail & WQUEUEMASK;\r\nqlen = (head - tail) & WQUEUEMASK;\r\nn = min(n, qlen);\r\nwhile (n > 0) {\r\ns = ((head >= tail) ? head : WQUEUESIZE) - tail;\r\ns = min(s, n);\r\nif (s <= 0)\r\nbreak;\r\nmemcpy_toio(&ch->ch_neo_uart->txrxburst, ch->ch_wqueue + tail, s);\r\ntail = (tail + s) & WQUEUEMASK;\r\nn -= s;\r\nch->ch_txcount += s;\r\nlen_written += s;\r\n}\r\nch->ch_w_tail = tail & WQUEUEMASK;\r\nif (len_written >= ch->ch_t_tlevel)\r\nch->ch_flags &= ~(CH_TX_FIFO_EMPTY | CH_TX_FIFO_LWM);\r\nif (!jsm_tty_write(&ch->uart_port))\r\nuart_write_wakeup(&ch->uart_port);\r\n}\r\nstatic void neo_parse_modem(struct jsm_channel *ch, u8 signals)\r\n{\r\nu8 msignals = signals;\r\njsm_printk(MSIGS, INFO, &ch->ch_bd->pci_dev,\r\n"neo_parse_modem: port: %d msignals: %x\n", ch->ch_portnum, msignals);\r\nmsignals &= 0xf8;\r\nif (msignals & UART_MSR_DDCD)\r\nuart_handle_dcd_change(&ch->uart_port, msignals & UART_MSR_DCD);\r\nif (msignals & UART_MSR_DDSR)\r\nuart_handle_cts_change(&ch->uart_port, msignals & UART_MSR_CTS);\r\nif (msignals & UART_MSR_DCD)\r\nch->ch_mistat |= UART_MSR_DCD;\r\nelse\r\nch->ch_mistat &= ~UART_MSR_DCD;\r\nif (msignals & UART_MSR_DSR)\r\nch->ch_mistat |= UART_MSR_DSR;\r\nelse\r\nch->ch_mistat &= ~UART_MSR_DSR;\r\nif (msignals & UART_MSR_RI)\r\nch->ch_mistat |= UART_MSR_RI;\r\nelse\r\nch->ch_mistat &= ~UART_MSR_RI;\r\nif (msignals & UART_MSR_CTS)\r\nch->ch_mistat |= UART_MSR_CTS;\r\nelse\r\nch->ch_mistat &= ~UART_MSR_CTS;\r\njsm_printk(MSIGS, INFO, &ch->ch_bd->pci_dev,\r\n"Port: %d DTR: %d RTS: %d CTS: %d DSR: %d " "RI: %d CD: %d\n",\r\nch->ch_portnum,\r\n!!((ch->ch_mistat | ch->ch_mostat) & UART_MCR_DTR),\r\n!!((ch->ch_mistat | ch->ch_mostat) & UART_MCR_RTS),\r\n!!((ch->ch_mistat | ch->ch_mostat) & UART_MSR_CTS),\r\n!!((ch->ch_mistat | ch->ch_mostat) & UART_MSR_DSR),\r\n!!((ch->ch_mistat | ch->ch_mostat) & UART_MSR_RI),\r\n!!((ch->ch_mistat | ch->ch_mostat) & UART_MSR_DCD));\r\n}\r\nstatic void neo_assert_modem_signals(struct jsm_channel *ch)\r\n{\r\nif (!ch)\r\nreturn;\r\nwriteb(ch->ch_mostat, &ch->ch_neo_uart->mcr);\r\nneo_pci_posting_flush(ch->ch_bd);\r\n}\r\nstatic void neo_flush_uart_write(struct jsm_channel *ch)\r\n{\r\nu8 tmp = 0;\r\nint i = 0;\r\nif (!ch)\r\nreturn;\r\nwriteb((UART_FCR_ENABLE_FIFO | UART_FCR_CLEAR_XMIT), &ch->ch_neo_uart->isr_fcr);\r\nfor (i = 0; i < 10; i++) {\r\ntmp = readb(&ch->ch_neo_uart->isr_fcr);\r\nif (tmp & 4) {\r\njsm_printk(IOCTL, INFO, &ch->ch_bd->pci_dev,\r\n"Still flushing TX UART... i: %d\n", i);\r\nudelay(10);\r\n}\r\nelse\r\nbreak;\r\n}\r\nch->ch_flags |= (CH_TX_FIFO_EMPTY | CH_TX_FIFO_LWM);\r\n}\r\nstatic void neo_flush_uart_read(struct jsm_channel *ch)\r\n{\r\nu8 tmp = 0;\r\nint i = 0;\r\nif (!ch)\r\nreturn;\r\nwriteb((UART_FCR_ENABLE_FIFO | UART_FCR_CLEAR_RCVR), &ch->ch_neo_uart->isr_fcr);\r\nfor (i = 0; i < 10; i++) {\r\ntmp = readb(&ch->ch_neo_uart->isr_fcr);\r\nif (tmp & 2) {\r\njsm_printk(IOCTL, INFO, &ch->ch_bd->pci_dev,\r\n"Still flushing RX UART... i: %d\n", i);\r\nudelay(10);\r\n}\r\nelse\r\nbreak;\r\n}\r\n}\r\nstatic void neo_clear_break(struct jsm_channel *ch, int force)\r\n{\r\nunsigned long lock_flags;\r\nspin_lock_irqsave(&ch->ch_lock, lock_flags);\r\nif (ch->ch_flags & CH_BREAK_SENDING) {\r\nu8 temp = readb(&ch->ch_neo_uart->lcr);\r\nwriteb((temp & ~UART_LCR_SBC), &ch->ch_neo_uart->lcr);\r\nch->ch_flags &= ~(CH_BREAK_SENDING);\r\njsm_printk(IOCTL, INFO, &ch->ch_bd->pci_dev,\r\n"clear break Finishing UART_LCR_SBC! finished: %lx\n", jiffies);\r\nneo_pci_posting_flush(ch->ch_bd);\r\n}\r\nspin_unlock_irqrestore(&ch->ch_lock, lock_flags);\r\n}\r\nstatic inline void neo_parse_isr(struct jsm_board *brd, u32 port)\r\n{\r\nstruct jsm_channel *ch;\r\nu8 isr;\r\nu8 cause;\r\nunsigned long lock_flags;\r\nif (!brd)\r\nreturn;\r\nif (port > brd->maxports)\r\nreturn;\r\nch = brd->channels[port];\r\nif (!ch)\r\nreturn;\r\nwhile (1) {\r\nisr = readb(&ch->ch_neo_uart->isr_fcr);\r\nif (isr & UART_IIR_NO_INT)\r\nbreak;\r\nisr &= ~(UART_17158_IIR_FIFO_ENABLED);\r\njsm_printk(INTR, INFO, &ch->ch_bd->pci_dev,\r\n"%s:%d isr: %x\n", __FILE__, __LINE__, isr);\r\nif (isr & (UART_17158_IIR_RDI_TIMEOUT | UART_IIR_RDI)) {\r\nneo_copy_data_from_uart_to_queue(ch);\r\nspin_lock_irqsave(&ch->ch_lock, lock_flags);\r\njsm_check_queue_flow_control(ch);\r\nspin_unlock_irqrestore(&ch->ch_lock, lock_flags);\r\n}\r\nif (isr & UART_IIR_THRI) {\r\nspin_lock_irqsave(&ch->ch_lock, lock_flags);\r\nch->ch_flags |= (CH_TX_FIFO_EMPTY | CH_TX_FIFO_LWM);\r\nspin_unlock_irqrestore(&ch->ch_lock, lock_flags);\r\nneo_copy_data_from_queue_to_uart(ch);\r\n}\r\nif (isr & UART_17158_IIR_XONXOFF) {\r\ncause = readb(&ch->ch_neo_uart->xoffchar1);\r\njsm_printk(INTR, INFO, &ch->ch_bd->pci_dev,\r\n"Port %d. Got ISR_XONXOFF: cause:%x\n", port, cause);\r\nspin_lock_irqsave(&ch->ch_lock, lock_flags);\r\nif (cause == UART_17158_XON_DETECT) {\r\nif (brd->channels[port]->ch_flags & CH_STOP) {\r\nch->ch_flags &= ~(CH_STOP);\r\n}\r\njsm_printk(INTR, INFO, &ch->ch_bd->pci_dev,\r\n"Port %d. XON detected in incoming data\n", port);\r\n}\r\nelse if (cause == UART_17158_XOFF_DETECT) {\r\nif (!(brd->channels[port]->ch_flags & CH_STOP)) {\r\nch->ch_flags |= CH_STOP;\r\njsm_printk(INTR, INFO, &ch->ch_bd->pci_dev,\r\n"Setting CH_STOP\n");\r\n}\r\njsm_printk(INTR, INFO, &ch->ch_bd->pci_dev,\r\n"Port: %d. XOFF detected in incoming data\n", port);\r\n}\r\nspin_unlock_irqrestore(&ch->ch_lock, lock_flags);\r\n}\r\nif (isr & UART_17158_IIR_HWFLOW_STATE_CHANGE) {\r\ncause = readb(&ch->ch_neo_uart->mcr);\r\nspin_lock_irqsave(&ch->ch_lock, lock_flags);\r\nif ((cause & 0x4) == 0) {\r\nif (cause & UART_MCR_RTS)\r\nch->ch_mostat |= UART_MCR_RTS;\r\nelse\r\nch->ch_mostat &= ~(UART_MCR_RTS);\r\n} else {\r\nif (cause & UART_MCR_DTR)\r\nch->ch_mostat |= UART_MCR_DTR;\r\nelse\r\nch->ch_mostat &= ~(UART_MCR_DTR);\r\n}\r\nspin_unlock_irqrestore(&ch->ch_lock, lock_flags);\r\n}\r\njsm_printk(INTR, INFO, &ch->ch_bd->pci_dev,\r\n"MOD_STAT: sending to parse_modem_sigs\n");\r\nneo_parse_modem(ch, readb(&ch->ch_neo_uart->msr));\r\n}\r\n}\r\nstatic inline void neo_parse_lsr(struct jsm_board *brd, u32 port)\r\n{\r\nstruct jsm_channel *ch;\r\nint linestatus;\r\nunsigned long lock_flags;\r\nif (!brd)\r\nreturn;\r\nif (port > brd->maxports)\r\nreturn;\r\nch = brd->channels[port];\r\nif (!ch)\r\nreturn;\r\nlinestatus = readb(&ch->ch_neo_uart->lsr);\r\njsm_printk(INTR, INFO, &ch->ch_bd->pci_dev,\r\n"%s:%d port: %d linestatus: %x\n", __FILE__, __LINE__, port, linestatus);\r\nch->ch_cached_lsr |= linestatus;\r\nif (ch->ch_cached_lsr & UART_LSR_DR) {\r\nneo_copy_data_from_uart_to_queue(ch);\r\nspin_lock_irqsave(&ch->ch_lock, lock_flags);\r\njsm_check_queue_flow_control(ch);\r\nspin_unlock_irqrestore(&ch->ch_lock, lock_flags);\r\n}\r\nif (linestatus & UART_17158_RX_FIFO_DATA_ERROR)\r\njsm_printk(INTR, DEBUG, &ch->ch_bd->pci_dev,\r\n"%s:%d Port: %d Got an RX error, need to parse LSR\n",\r\n__FILE__, __LINE__, port);\r\nif (linestatus & UART_LSR_PE) {\r\nch->ch_err_parity++;\r\njsm_printk(INTR, DEBUG, &ch->ch_bd->pci_dev,\r\n"%s:%d Port: %d. PAR ERR!\n", __FILE__, __LINE__, port);\r\n}\r\nif (linestatus & UART_LSR_FE) {\r\nch->ch_err_frame++;\r\njsm_printk(INTR, DEBUG, &ch->ch_bd->pci_dev,\r\n"%s:%d Port: %d. FRM ERR!\n", __FILE__, __LINE__, port);\r\n}\r\nif (linestatus & UART_LSR_BI) {\r\nch->ch_err_break++;\r\njsm_printk(INTR, DEBUG, &ch->ch_bd->pci_dev,\r\n"%s:%d Port: %d. BRK INTR!\n", __FILE__, __LINE__, port);\r\n}\r\nif (linestatus & UART_LSR_OE) {\r\nch->ch_err_overrun++;\r\njsm_printk(INTR, DEBUG, &ch->ch_bd->pci_dev,\r\n"%s:%d Port: %d. Rx Overrun!\n", __FILE__, __LINE__, port);\r\n}\r\nif (linestatus & UART_LSR_THRE) {\r\nspin_lock_irqsave(&ch->ch_lock, lock_flags);\r\nch->ch_flags |= (CH_TX_FIFO_EMPTY | CH_TX_FIFO_LWM);\r\nspin_unlock_irqrestore(&ch->ch_lock, lock_flags);\r\nneo_copy_data_from_queue_to_uart(ch);\r\n}\r\nelse if (linestatus & UART_17158_TX_AND_FIFO_CLR) {\r\nspin_lock_irqsave(&ch->ch_lock, lock_flags);\r\nch->ch_flags |= (CH_TX_FIFO_EMPTY | CH_TX_FIFO_LWM);\r\nspin_unlock_irqrestore(&ch->ch_lock, lock_flags);\r\nneo_copy_data_from_queue_to_uart(ch);\r\n}\r\n}\r\nstatic void neo_param(struct jsm_channel *ch)\r\n{\r\nu8 lcr = 0;\r\nu8 uart_lcr, ier;\r\nu32 baud;\r\nint quot;\r\nstruct jsm_board *bd;\r\nbd = ch->ch_bd;\r\nif (!bd)\r\nreturn;\r\nif ((ch->ch_c_cflag & (CBAUD)) == 0) {\r\nch->ch_r_head = ch->ch_r_tail = 0;\r\nch->ch_e_head = ch->ch_e_tail = 0;\r\nch->ch_w_head = ch->ch_w_tail = 0;\r\nneo_flush_uart_write(ch);\r\nneo_flush_uart_read(ch);\r\nch->ch_flags |= (CH_BAUD0);\r\nch->ch_mostat &= ~(UART_MCR_RTS | UART_MCR_DTR);\r\nneo_assert_modem_signals(ch);\r\nreturn;\r\n} else {\r\nint i;\r\nunsigned int cflag;\r\nstatic struct {\r\nunsigned int rate;\r\nunsigned int cflag;\r\n} baud_rates[] = {\r\n{ 921600, B921600 },\r\n{ 460800, B460800 },\r\n{ 230400, B230400 },\r\n{ 115200, B115200 },\r\n{ 57600, B57600 },\r\n{ 38400, B38400 },\r\n{ 19200, B19200 },\r\n{ 9600, B9600 },\r\n{ 4800, B4800 },\r\n{ 2400, B2400 },\r\n{ 1200, B1200 },\r\n{ 600, B600 },\r\n{ 300, B300 },\r\n{ 200, B200 },\r\n{ 150, B150 },\r\n{ 134, B134 },\r\n{ 110, B110 },\r\n{ 75, B75 },\r\n{ 50, B50 },\r\n};\r\ncflag = C_BAUD(ch->uart_port.state->port.tty);\r\nbaud = 9600;\r\nfor (i = 0; i < ARRAY_SIZE(baud_rates); i++) {\r\nif (baud_rates[i].cflag == cflag) {\r\nbaud = baud_rates[i].rate;\r\nbreak;\r\n}\r\n}\r\nif (ch->ch_flags & CH_BAUD0)\r\nch->ch_flags &= ~(CH_BAUD0);\r\n}\r\nif (ch->ch_c_cflag & PARENB)\r\nlcr |= UART_LCR_PARITY;\r\nif (!(ch->ch_c_cflag & PARODD))\r\nlcr |= UART_LCR_EPAR;\r\n#ifdef CMSPAR\r\nif (ch->ch_c_cflag & CMSPAR)\r\nlcr |= UART_LCR_SPAR;\r\n#endif\r\nif (ch->ch_c_cflag & CSTOPB)\r\nlcr |= UART_LCR_STOP;\r\nswitch (ch->ch_c_cflag & CSIZE) {\r\ncase CS5:\r\nlcr |= UART_LCR_WLEN5;\r\nbreak;\r\ncase CS6:\r\nlcr |= UART_LCR_WLEN6;\r\nbreak;\r\ncase CS7:\r\nlcr |= UART_LCR_WLEN7;\r\nbreak;\r\ncase CS8:\r\ndefault:\r\nlcr |= UART_LCR_WLEN8;\r\nbreak;\r\n}\r\nier = readb(&ch->ch_neo_uart->ier);\r\nuart_lcr = readb(&ch->ch_neo_uart->lcr);\r\nif (baud == 0)\r\nbaud = 9600;\r\nquot = ch->ch_bd->bd_dividend / baud;\r\nif (quot != 0) {\r\nwriteb(UART_LCR_DLAB, &ch->ch_neo_uart->lcr);\r\nwriteb((quot & 0xff), &ch->ch_neo_uart->txrx);\r\nwriteb((quot >> 8), &ch->ch_neo_uart->ier);\r\nwriteb(lcr, &ch->ch_neo_uart->lcr);\r\n}\r\nif (uart_lcr != lcr)\r\nwriteb(lcr, &ch->ch_neo_uart->lcr);\r\nif (ch->ch_c_cflag & CREAD)\r\nier |= (UART_IER_RDI | UART_IER_RLSI);\r\nier |= (UART_IER_THRI | UART_IER_MSI);\r\nwriteb(ier, &ch->ch_neo_uart->ier);\r\nneo_set_new_start_stop_chars(ch);\r\nif (ch->ch_c_cflag & CRTSCTS)\r\nneo_set_cts_flow_control(ch);\r\nelse if (ch->ch_c_iflag & IXON) {\r\nif ((ch->ch_startc == __DISABLED_CHAR) || (ch->ch_stopc == __DISABLED_CHAR))\r\nneo_set_no_output_flow_control(ch);\r\nelse\r\nneo_set_ixon_flow_control(ch);\r\n}\r\nelse\r\nneo_set_no_output_flow_control(ch);\r\nif (ch->ch_c_cflag & CRTSCTS)\r\nneo_set_rts_flow_control(ch);\r\nelse if (ch->ch_c_iflag & IXOFF) {\r\nif ((ch->ch_startc == __DISABLED_CHAR) || (ch->ch_stopc == __DISABLED_CHAR))\r\nneo_set_no_input_flow_control(ch);\r\nelse\r\nneo_set_ixoff_flow_control(ch);\r\n}\r\nelse\r\nneo_set_no_input_flow_control(ch);\r\nif (baud < 9600) {\r\nwriteb(1, &ch->ch_neo_uart->rfifo);\r\nch->ch_r_tlevel = 1;\r\n}\r\nneo_assert_modem_signals(ch);\r\nneo_parse_modem(ch, readb(&ch->ch_neo_uart->msr));\r\nreturn;\r\n}\r\nstatic irqreturn_t neo_intr(int irq, void *voidbrd)\r\n{\r\nstruct jsm_board *brd = voidbrd;\r\nstruct jsm_channel *ch;\r\nint port = 0;\r\nint type = 0;\r\nint current_port;\r\nu32 tmp;\r\nu32 uart_poll;\r\nunsigned long lock_flags;\r\nunsigned long lock_flags2;\r\nint outofloop_count = 0;\r\nspin_lock_irqsave(&brd->bd_intr_lock, lock_flags);\r\nuart_poll = readl(brd->re_map_membase + UART_17158_POLL_ADDR_OFFSET);\r\njsm_printk(INTR, INFO, &brd->pci_dev,\r\n"%s:%d uart_poll: %x\n", __FILE__, __LINE__, uart_poll);\r\nif (!uart_poll) {\r\njsm_printk(INTR, INFO, &brd->pci_dev,\r\n"Kernel interrupted to me, but no pending interrupts...\n");\r\nspin_unlock_irqrestore(&brd->bd_intr_lock, lock_flags);\r\nreturn IRQ_NONE;\r\n}\r\ncurrent_port = 0;\r\nwhile (((uart_poll & 0xff) != 0) && (outofloop_count < 0xff)){\r\ntmp = uart_poll;\r\noutofloop_count++;\r\nif ((tmp & jsm_offset_table[current_port]) != 0) {\r\nport = current_port;\r\ntype = tmp >> (8 + (port * 3));\r\ntype &= 0x7;\r\n} else {\r\ncurrent_port++;\r\ncontinue;\r\n}\r\njsm_printk(INTR, INFO, &brd->pci_dev,\r\n"%s:%d port: %x type: %x\n", __FILE__, __LINE__, port, type);\r\nuart_poll &= ~(jsm_offset_table[port]);\r\nif (!type) {\r\njsm_printk(INTR, ERR, &brd->pci_dev,\r\n"Interrupt with no type! port: %d\n", port);\r\ncontinue;\r\n}\r\nswitch (type) {\r\ncase UART_17158_RXRDY_TIMEOUT:\r\nif (port > brd->nasync)\r\ncontinue;\r\nch = brd->channels[port];\r\nneo_copy_data_from_uart_to_queue(ch);\r\nspin_lock_irqsave(&ch->ch_lock, lock_flags2);\r\njsm_check_queue_flow_control(ch);\r\nspin_unlock_irqrestore(&ch->ch_lock, lock_flags2);\r\ncontinue;\r\ncase UART_17158_RX_LINE_STATUS:\r\nneo_parse_lsr(brd, port);\r\ncontinue;\r\ncase UART_17158_TXRDY:\r\nneo_parse_isr(brd, port);\r\ncontinue;\r\ncase UART_17158_MSR:\r\nneo_parse_isr(brd, port);\r\ncontinue;\r\ndefault:\r\njsm_printk(INTR, ERR, &brd->pci_dev,\r\n"%s:%d Unknown Interrupt type: %x\n", __FILE__, __LINE__, type);\r\ncontinue;\r\n}\r\n}\r\nspin_unlock_irqrestore(&brd->bd_intr_lock, lock_flags);\r\njsm_printk(INTR, INFO, &brd->pci_dev, "finish.\n");\r\nreturn IRQ_HANDLED;\r\n}\r\nstatic void neo_disable_receiver(struct jsm_channel *ch)\r\n{\r\nu8 tmp = readb(&ch->ch_neo_uart->ier);\r\ntmp &= ~(UART_IER_RDI);\r\nwriteb(tmp, &ch->ch_neo_uart->ier);\r\nneo_pci_posting_flush(ch->ch_bd);\r\n}\r\nstatic void neo_enable_receiver(struct jsm_channel *ch)\r\n{\r\nu8 tmp = readb(&ch->ch_neo_uart->ier);\r\ntmp |= (UART_IER_RDI);\r\nwriteb(tmp, &ch->ch_neo_uart->ier);\r\nneo_pci_posting_flush(ch->ch_bd);\r\n}\r\nstatic void neo_send_start_character(struct jsm_channel *ch)\r\n{\r\nif (!ch)\r\nreturn;\r\nif (ch->ch_startc != __DISABLED_CHAR) {\r\nch->ch_xon_sends++;\r\nwriteb(ch->ch_startc, &ch->ch_neo_uart->txrx);\r\nneo_pci_posting_flush(ch->ch_bd);\r\n}\r\n}\r\nstatic void neo_send_stop_character(struct jsm_channel *ch)\r\n{\r\nif (!ch)\r\nreturn;\r\nif (ch->ch_stopc != __DISABLED_CHAR) {\r\nch->ch_xoff_sends++;\r\nwriteb(ch->ch_stopc, &ch->ch_neo_uart->txrx);\r\nneo_pci_posting_flush(ch->ch_bd);\r\n}\r\n}\r\nstatic void neo_uart_init(struct jsm_channel *ch)\r\n{\r\nwriteb(0, &ch->ch_neo_uart->ier);\r\nwriteb(0, &ch->ch_neo_uart->efr);\r\nwriteb(UART_EFR_ECB, &ch->ch_neo_uart->efr);\r\nreadb(&ch->ch_neo_uart->txrx);\r\nwriteb((UART_FCR_ENABLE_FIFO|UART_FCR_CLEAR_RCVR|UART_FCR_CLEAR_XMIT), &ch->ch_neo_uart->isr_fcr);\r\nreadb(&ch->ch_neo_uart->lsr);\r\nreadb(&ch->ch_neo_uart->msr);\r\nch->ch_flags |= CH_FIFO_ENABLED;\r\nwriteb(ch->ch_mostat, &ch->ch_neo_uart->mcr);\r\n}\r\nstatic void neo_uart_off(struct jsm_channel *ch)\r\n{\r\nwriteb(0, &ch->ch_neo_uart->efr);\r\nwriteb(0, &ch->ch_neo_uart->ier);\r\n}\r\nstatic u32 neo_get_uart_bytes_left(struct jsm_channel *ch)\r\n{\r\nu8 left = 0;\r\nu8 lsr = readb(&ch->ch_neo_uart->lsr);\r\nch->ch_cached_lsr |= lsr;\r\nif (!(lsr & UART_LSR_TEMT))\r\nleft = 1;\r\nelse {\r\nch->ch_flags |= (CH_TX_FIFO_EMPTY | CH_TX_FIFO_LWM);\r\nleft = 0;\r\n}\r\nreturn left;\r\n}\r\nstatic void neo_send_break(struct jsm_channel *ch)\r\n{\r\nif (!(ch->ch_flags & CH_BREAK_SENDING)) {\r\nu8 temp = readb(&ch->ch_neo_uart->lcr);\r\nwriteb((temp | UART_LCR_SBC), &ch->ch_neo_uart->lcr);\r\nch->ch_flags |= (CH_BREAK_SENDING);\r\nneo_pci_posting_flush(ch->ch_bd);\r\n}\r\n}\r\nstatic void neo_send_immediate_char(struct jsm_channel *ch, unsigned char c)\r\n{\r\nif (!ch)\r\nreturn;\r\nwriteb(c, &ch->ch_neo_uart->txrx);\r\nneo_pci_posting_flush(ch->ch_bd);\r\n}
