 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 4
Design : my_div
Version: R-2020.09-SP5
Date   : Thu Nov 18 00:10:01 2021
****************************************

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: divisor[2] (input port clocked by clk)
  Endpoint: quotient_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  my_div             8000                  saed32hvt_ss0p95v125c
  inverse_table_DIVISOR_WIDTH5_WIDTH_INVERSE17_WIDTH_SHIFT5
                     ForQA                 saed32hvt_ss0p95v125c
  mul_and_shift_DIVIDEND_WIDTH16_WIDTH_INVERSE17_WIDTH_SHIFT5
                     8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    1.00       1.00 f
  divisor[2] (in)                                         0.00       1.00 f
  U0/divisor[2] (inverse_table_DIVISOR_WIDTH5_WIDTH_INVERSE17_WIDTH_SHIFT5)
                                                          0.00       1.00 f
  U0/U9/Y (INVX0_HVT)                                     0.07       1.07 r
  U0/U11/Y (NAND2X0_HVT)                                  0.14       1.20 f
  U0/U7/Y (INVX0_HVT)                                     0.10       1.30 r
  U0/U39/Y (NAND2X0_HVT)                                  0.15       1.45 f
  U0/U53/Y (OA22X1_HVT)                                   0.18       1.63 f
  U0/U62/Y (AND2X1_HVT)                                   0.10       1.74 f
  U0/U63/Y (OA21X1_HVT)                                   0.11       1.85 f
  U0/U77/Y (NAND2X0_HVT)                                  0.15       1.99 r
  U0/div_inverse_0_ (inverse_table_DIVISOR_WIDTH5_WIDTH_INVERSE17_WIDTH_SHIFT5)
                                                          0.00       1.99 r
  U1/div_inverse_0_ (mul_and_shift_DIVIDEND_WIDTH16_WIDTH_INVERSE17_WIDTH_SHIFT5)
                                                          0.00       1.99 r
  U1/U55/Y (OA21X1_HVT)                                   0.16       2.16 r
  U1/intadd_1_U14/S (FADDX1_HVT)                          0.20       2.36 f
  U1/U219/Y (INVX0_HVT)                                   0.06       2.42 r
  U1/U499/Y (OR2X1_HVT)                                   0.09       2.51 r
  U1/U501/Y (AND2X1_HVT)                                  0.08       2.59 r
  U1/U504/Y (AND2X1_HVT)                                  0.07       2.66 r
  U1/U505/Y (OR3X1_HVT)                                   0.08       2.74 r
  U1/U507/Y (AO22X1_HVT)                                  0.10       2.84 r
  U1/U514/Y (OA22X1_HVT)                                  0.11       2.95 r
  U1/U516/Y (AO22X1_HVT)                                  0.10       3.04 r
  U1/U521/Y (OA22X1_HVT)                                  0.10       3.15 r
  U1/U523/Y (AO22X1_HVT)                                  0.10       3.25 r
  U1/U528/Y (OA22X1_HVT)                                  0.10       3.35 r
  U1/U530/Y (AO22X1_HVT)                                  0.10       3.45 r
  U1/U535/Y (AO222X1_HVT)                                 0.20       3.64 r
  U1/U539/Y (OA22X1_HVT)                                  0.11       3.76 r
  U1/U541/Y (AO22X1_HVT)                                  0.10       3.85 r
  U1/U545/Y (OA22X1_HVT)                                  0.10       3.96 r
  U1/U547/Y (AO22X1_HVT)                                  0.10       4.06 r
  U1/U551/Y (OA22X1_HVT)                                  0.10       4.16 r
  U1/U553/Y (AO22X1_HVT)                                  0.10       4.26 r
  U1/U557/Y (OA22X1_HVT)                                  0.10       4.36 r
  U1/U559/Y (AO22X1_HVT)                                  0.10       4.46 r
  U1/U564/Y (AO222X1_HVT)                                 0.20       4.66 r
  U1/U569/Y (AO222X1_HVT)                                 0.21       4.86 r
  U1/U573/Y (OA22X1_HVT)                                  0.11       4.98 r
  U1/U575/Y (AO22X1_HVT)                                  0.10       5.07 r
  U1/U579/Y (OA22X1_HVT)                                  0.10       5.18 r
  U1/U581/Y (AO22X1_HVT)                                  0.11       5.28 r
  U1/U600/CO (FADDX1_HVT)                                 0.15       5.44 r
  U1/U585/CO (FADDX1_HVT)                                 0.16       5.60 r
  U1/intadd_0_U15/CO (FADDX1_HVT)                         0.17       5.76 r
  U1/intadd_0_U14/CO (FADDX1_HVT)                         0.14       5.91 r
  U1/intadd_0_U13/CO (FADDX1_HVT)                         0.14       6.05 r
  U1/intadd_0_U12/CO (FADDX1_HVT)                         0.14       6.19 r
  U1/intadd_0_U11/CO (FADDX1_HVT)                         0.14       6.33 r
  U1/intadd_0_U10/CO (FADDX1_HVT)                         0.14       6.47 r
  U1/intadd_0_U9/CO (FADDX1_HVT)                          0.14       6.62 r
  U1/intadd_0_U8/CO (FADDX1_HVT)                          0.14       6.76 r
  U1/intadd_0_U7/CO (FADDX1_HVT)                          0.14       6.90 r
  U1/intadd_0_U6/CO (FADDX1_HVT)                          0.14       7.04 r
  U1/intadd_0_U5/CO (FADDX1_HVT)                          0.14       7.18 r
  U1/intadd_0_U4/CO (FADDX1_HVT)                          0.14       7.33 r
  U1/intadd_0_U3/CO (FADDX1_HVT)                          0.14       7.47 r
  U1/intadd_0_U2/CO (FADDX1_HVT)                          0.16       7.63 r
  U1/U444/Y (MUX41X1_HVT)                                 0.19       7.82 f
  U1/U592/Y (OAI222X1_HVT)                                0.19       8.01 r
  U1/U598/Y (AO22X1_HVT)                                  0.12       8.13 r
  U1/quotient[10] (mul_and_shift_DIVIDEND_WIDTH16_WIDTH_INVERSE17_WIDTH_SHIFT5)
                                                          0.00       8.13 r
  quotient_reg_10_/D (DFFX1_HVT)                          0.00       8.13 r
  data arrival time                                                  8.13

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  quotient_reg_10_/CLK (DFFX1_HVT)                        0.00      10.00 r
  library setup time                                     -0.09       9.91
  data required time                                                 9.91
  --------------------------------------------------------------------------
  data required time                                                 9.91
  data arrival time                                                 -8.13
  --------------------------------------------------------------------------
  slack (MET)                                                        1.77


  Startpoint: divisor[2] (input port clocked by clk)
  Endpoint: quotient_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  my_div             8000                  saed32hvt_ss0p95v125c
  inverse_table_DIVISOR_WIDTH5_WIDTH_INVERSE17_WIDTH_SHIFT5
                     ForQA                 saed32hvt_ss0p95v125c
  mul_and_shift_DIVIDEND_WIDTH16_WIDTH_INVERSE17_WIDTH_SHIFT5
                     8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    1.00       1.00 f
  divisor[2] (in)                                         0.00       1.00 f
  U0/divisor[2] (inverse_table_DIVISOR_WIDTH5_WIDTH_INVERSE17_WIDTH_SHIFT5)
                                                          0.00       1.00 f
  U0/U9/Y (INVX0_HVT)                                     0.07       1.07 r
  U0/U11/Y (NAND2X0_HVT)                                  0.14       1.20 f
  U0/U7/Y (INVX0_HVT)                                     0.10       1.30 r
  U0/U39/Y (NAND2X0_HVT)                                  0.15       1.45 f
  U0/U53/Y (OA22X1_HVT)                                   0.18       1.63 f
  U0/U62/Y (AND2X1_HVT)                                   0.10       1.74 f
  U0/U63/Y (OA21X1_HVT)                                   0.11       1.85 f
  U0/U77/Y (NAND2X0_HVT)                                  0.15       1.99 r
  U0/div_inverse_0_ (inverse_table_DIVISOR_WIDTH5_WIDTH_INVERSE17_WIDTH_SHIFT5)
                                                          0.00       1.99 r
  U1/div_inverse_0_ (mul_and_shift_DIVIDEND_WIDTH16_WIDTH_INVERSE17_WIDTH_SHIFT5)
                                                          0.00       1.99 r
  U1/U55/Y (OA21X1_HVT)                                   0.16       2.16 r
  U1/intadd_1_U14/S (FADDX1_HVT)                          0.20       2.36 f
  U1/U219/Y (INVX0_HVT)                                   0.06       2.42 r
  U1/U499/Y (OR2X1_HVT)                                   0.09       2.51 r
  U1/U501/Y (AND2X1_HVT)                                  0.08       2.59 r
  U1/U504/Y (AND2X1_HVT)                                  0.07       2.66 r
  U1/U505/Y (OR3X1_HVT)                                   0.08       2.74 r
  U1/U507/Y (AO22X1_HVT)                                  0.10       2.84 r
  U1/U514/Y (OA22X1_HVT)                                  0.11       2.95 r
  U1/U516/Y (AO22X1_HVT)                                  0.10       3.04 r
  U1/U521/Y (OA22X1_HVT)                                  0.10       3.15 r
  U1/U523/Y (AO22X1_HVT)                                  0.10       3.25 r
  U1/U528/Y (OA22X1_HVT)                                  0.10       3.35 r
  U1/U530/Y (AO22X1_HVT)                                  0.10       3.45 r
  U1/U535/Y (AO222X1_HVT)                                 0.20       3.64 r
  U1/U539/Y (OA22X1_HVT)                                  0.11       3.76 r
  U1/U541/Y (AO22X1_HVT)                                  0.10       3.85 r
  U1/U545/Y (OA22X1_HVT)                                  0.10       3.96 r
  U1/U547/Y (AO22X1_HVT)                                  0.10       4.06 r
  U1/U551/Y (OA22X1_HVT)                                  0.10       4.16 r
  U1/U553/Y (AO22X1_HVT)                                  0.10       4.26 r
  U1/U557/Y (OA22X1_HVT)                                  0.10       4.36 r
  U1/U559/Y (AO22X1_HVT)                                  0.10       4.46 r
  U1/U564/Y (AO222X1_HVT)                                 0.20       4.66 r
  U1/U569/Y (AO222X1_HVT)                                 0.21       4.86 r
  U1/U573/Y (OA22X1_HVT)                                  0.11       4.98 r
  U1/U575/Y (AO22X1_HVT)                                  0.10       5.07 r
  U1/U579/Y (OA22X1_HVT)                                  0.10       5.18 r
  U1/U581/Y (AO22X1_HVT)                                  0.11       5.28 r
  U1/U600/CO (FADDX1_HVT)                                 0.15       5.44 r
  U1/U585/CO (FADDX1_HVT)                                 0.16       5.60 r
  U1/intadd_0_U15/CO (FADDX1_HVT)                         0.17       5.76 r
  U1/intadd_0_U14/CO (FADDX1_HVT)                         0.14       5.91 r
  U1/intadd_0_U13/CO (FADDX1_HVT)                         0.14       6.05 r
  U1/intadd_0_U12/CO (FADDX1_HVT)                         0.14       6.19 r
  U1/intadd_0_U11/CO (FADDX1_HVT)                         0.14       6.33 r
  U1/intadd_0_U10/CO (FADDX1_HVT)                         0.14       6.47 r
  U1/intadd_0_U9/CO (FADDX1_HVT)                          0.14       6.62 r
  U1/intadd_0_U8/CO (FADDX1_HVT)                          0.14       6.76 r
  U1/intadd_0_U7/CO (FADDX1_HVT)                          0.14       6.90 r
  U1/intadd_0_U6/CO (FADDX1_HVT)                          0.14       7.04 r
  U1/intadd_0_U5/CO (FADDX1_HVT)                          0.14       7.18 r
  U1/intadd_0_U4/CO (FADDX1_HVT)                          0.14       7.33 r
  U1/intadd_0_U3/CO (FADDX1_HVT)                          0.14       7.47 r
  U1/intadd_0_U2/CO (FADDX1_HVT)                          0.16       7.63 r
  U1/U444/Y (MUX41X1_HVT)                                 0.19       7.82 f
  U1/U445/Y (OA22X1_HVT)                                  0.10       7.91 f
  U1/U449/Y (NAND2X0_HVT)                                 0.07       7.98 r
  U1/U453/Y (AO22X1_HVT)                                  0.13       8.11 r
  U1/quotient[9] (mul_and_shift_DIVIDEND_WIDTH16_WIDTH_INVERSE17_WIDTH_SHIFT5)
                                                          0.00       8.11 r
  quotient_reg_9_/D (DFFX1_HVT)                           0.00       8.11 r
  data arrival time                                                  8.11

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  quotient_reg_9_/CLK (DFFX1_HVT)                         0.00      10.00 r
  library setup time                                     -0.09       9.91
  data required time                                                 9.91
  --------------------------------------------------------------------------
  data required time                                                 9.91
  data arrival time                                                 -8.11
  --------------------------------------------------------------------------
  slack (MET)                                                        1.79


  Startpoint: divisor[2] (input port clocked by clk)
  Endpoint: quotient_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  my_div             8000                  saed32hvt_ss0p95v125c
  inverse_table_DIVISOR_WIDTH5_WIDTH_INVERSE17_WIDTH_SHIFT5
                     ForQA                 saed32hvt_ss0p95v125c
  mul_and_shift_DIVIDEND_WIDTH16_WIDTH_INVERSE17_WIDTH_SHIFT5
                     8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    1.00       1.00 f
  divisor[2] (in)                                         0.00       1.00 f
  U0/divisor[2] (inverse_table_DIVISOR_WIDTH5_WIDTH_INVERSE17_WIDTH_SHIFT5)
                                                          0.00       1.00 f
  U0/U9/Y (INVX0_HVT)                                     0.07       1.07 r
  U0/U11/Y (NAND2X0_HVT)                                  0.14       1.20 f
  U0/U7/Y (INVX0_HVT)                                     0.10       1.30 r
  U0/U39/Y (NAND2X0_HVT)                                  0.15       1.45 f
  U0/U53/Y (OA22X1_HVT)                                   0.18       1.63 f
  U0/U62/Y (AND2X1_HVT)                                   0.10       1.74 f
  U0/U63/Y (OA21X1_HVT)                                   0.11       1.85 f
  U0/U77/Y (NAND2X0_HVT)                                  0.15       1.99 r
  U0/div_inverse_0_ (inverse_table_DIVISOR_WIDTH5_WIDTH_INVERSE17_WIDTH_SHIFT5)
                                                          0.00       1.99 r
  U1/div_inverse_0_ (mul_and_shift_DIVIDEND_WIDTH16_WIDTH_INVERSE17_WIDTH_SHIFT5)
                                                          0.00       1.99 r
  U1/U55/Y (OA21X1_HVT)                                   0.16       2.16 r
  U1/intadd_1_U14/S (FADDX1_HVT)                          0.20       2.36 f
  U1/U219/Y (INVX0_HVT)                                   0.06       2.42 r
  U1/U499/Y (OR2X1_HVT)                                   0.09       2.51 r
  U1/U501/Y (AND2X1_HVT)                                  0.08       2.59 r
  U1/U504/Y (AND2X1_HVT)                                  0.07       2.66 r
  U1/U505/Y (OR3X1_HVT)                                   0.08       2.74 r
  U1/U507/Y (AO22X1_HVT)                                  0.10       2.84 r
  U1/U514/Y (OA22X1_HVT)                                  0.11       2.95 r
  U1/U516/Y (AO22X1_HVT)                                  0.10       3.04 r
  U1/U521/Y (OA22X1_HVT)                                  0.10       3.15 r
  U1/U523/Y (AO22X1_HVT)                                  0.10       3.25 r
  U1/U528/Y (OA22X1_HVT)                                  0.10       3.35 r
  U1/U530/Y (AO22X1_HVT)                                  0.10       3.45 r
  U1/U535/Y (AO222X1_HVT)                                 0.20       3.64 r
  U1/U539/Y (OA22X1_HVT)                                  0.11       3.76 r
  U1/U541/Y (AO22X1_HVT)                                  0.10       3.85 r
  U1/U545/Y (OA22X1_HVT)                                  0.10       3.96 r
  U1/U547/Y (AO22X1_HVT)                                  0.10       4.06 r
  U1/U551/Y (OA22X1_HVT)                                  0.10       4.16 r
  U1/U553/Y (AO22X1_HVT)                                  0.10       4.26 r
  U1/U557/Y (OA22X1_HVT)                                  0.10       4.36 r
  U1/U559/Y (AO22X1_HVT)                                  0.10       4.46 r
  U1/U564/Y (AO222X1_HVT)                                 0.20       4.66 r
  U1/U569/Y (AO222X1_HVT)                                 0.21       4.86 r
  U1/U573/Y (OA22X1_HVT)                                  0.11       4.98 r
  U1/U575/Y (AO22X1_HVT)                                  0.10       5.07 r
  U1/U579/Y (OA22X1_HVT)                                  0.10       5.18 r
  U1/U581/Y (AO22X1_HVT)                                  0.11       5.28 r
  U1/U600/CO (FADDX1_HVT)                                 0.15       5.44 r
  U1/U585/CO (FADDX1_HVT)                                 0.16       5.60 r
  U1/intadd_0_U15/CO (FADDX1_HVT)                         0.17       5.76 r
  U1/intadd_0_U14/CO (FADDX1_HVT)                         0.14       5.91 r
  U1/intadd_0_U13/CO (FADDX1_HVT)                         0.14       6.05 r
  U1/intadd_0_U12/CO (FADDX1_HVT)                         0.14       6.19 r
  U1/intadd_0_U11/CO (FADDX1_HVT)                         0.14       6.33 r
  U1/intadd_0_U10/CO (FADDX1_HVT)                         0.14       6.47 r
  U1/intadd_0_U9/CO (FADDX1_HVT)                          0.14       6.62 r
  U1/intadd_0_U8/CO (FADDX1_HVT)                          0.14       6.76 r
  U1/intadd_0_U7/CO (FADDX1_HVT)                          0.14       6.90 r
  U1/intadd_0_U6/CO (FADDX1_HVT)                          0.14       7.04 r
  U1/intadd_0_U5/CO (FADDX1_HVT)                          0.14       7.18 r
  U1/intadd_0_U4/CO (FADDX1_HVT)                          0.14       7.33 r
  U1/intadd_0_U3/CO (FADDX1_HVT)                          0.14       7.47 r
  U1/intadd_0_U2/CO (FADDX1_HVT)                          0.16       7.63 r
  U1/U444/Y (MUX41X1_HVT)                                 0.20       7.83 r
  U1/U592/Y (OAI222X1_HVT)                                0.21       8.04 f
  U1/U593/Y (AND2X1_HVT)                                  0.07       8.11 f
  U1/quotient[14] (mul_and_shift_DIVIDEND_WIDTH16_WIDTH_INVERSE17_WIDTH_SHIFT5)
                                                          0.00       8.11 f
  quotient_reg_14_/D (DFFX1_HVT)                          0.00       8.11 f
  data arrival time                                                  8.11

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  quotient_reg_14_/CLK (DFFX1_HVT)                        0.00      10.00 r
  library setup time                                     -0.07       9.93
  data required time                                                 9.93
  --------------------------------------------------------------------------
  data required time                                                 9.93
  data arrival time                                                 -8.11
  --------------------------------------------------------------------------
  slack (MET)                                                        1.82


  Startpoint: divisor[2] (input port clocked by clk)
  Endpoint: quotient_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  my_div             8000                  saed32hvt_ss0p95v125c
  inverse_table_DIVISOR_WIDTH5_WIDTH_INVERSE17_WIDTH_SHIFT5
                     ForQA                 saed32hvt_ss0p95v125c
  mul_and_shift_DIVIDEND_WIDTH16_WIDTH_INVERSE17_WIDTH_SHIFT5
                     8000                  saed32hvt_ss0p95v125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    1.00       1.00 f
  divisor[2] (in)                                         0.00       1.00 f
  U0/divisor[2] (inverse_table_DIVISOR_WIDTH5_WIDTH_INVERSE17_WIDTH_SHIFT5)
                                                          0.00       1.00 f
  U0/U9/Y (INVX0_HVT)                                     0.07       1.07 r
  U0/U11/Y (NAND2X0_HVT)                                  0.14       1.20 f
  U0/U7/Y (INVX0_HVT)                                     0.10       1.30 r
  U0/U39/Y (NAND2X0_HVT)                                  0.15       1.45 f
  U0/U53/Y (OA22X1_HVT)                                   0.18       1.63 f
  U0/U62/Y (AND2X1_HVT)                                   0.10       1.74 f
  U0/U63/Y (OA21X1_HVT)                                   0.11       1.85 f
  U0/U77/Y (NAND2X0_HVT)                                  0.15       1.99 r
  U0/div_inverse_0_ (inverse_table_DIVISOR_WIDTH5_WIDTH_INVERSE17_WIDTH_SHIFT5)
                                                          0.00       1.99 r
  U1/div_inverse_0_ (mul_and_shift_DIVIDEND_WIDTH16_WIDTH_INVERSE17_WIDTH_SHIFT5)
                                                          0.00       1.99 r
  U1/U55/Y (OA21X1_HVT)                                   0.16       2.16 r
  U1/intadd_1_U14/S (FADDX1_HVT)                          0.20       2.36 f
  U1/U219/Y (INVX0_HVT)                                   0.06       2.42 r
  U1/U499/Y (OR2X1_HVT)                                   0.09       2.51 r
  U1/U501/Y (AND2X1_HVT)                                  0.08       2.59 r
  U1/U504/Y (AND2X1_HVT)                                  0.07       2.66 r
  U1/U505/Y (OR3X1_HVT)                                   0.08       2.74 r
  U1/U507/Y (AO22X1_HVT)                                  0.10       2.84 r
  U1/U514/Y (OA22X1_HVT)                                  0.11       2.95 r
  U1/U516/Y (AO22X1_HVT)                                  0.10       3.04 r
  U1/U521/Y (OA22X1_HVT)                                  0.10       3.15 r
  U1/U523/Y (AO22X1_HVT)                                  0.10       3.25 r
  U1/U528/Y (OA22X1_HVT)                                  0.10       3.35 r
  U1/U530/Y (AO22X1_HVT)                                  0.10       3.45 r
  U1/U535/Y (AO222X1_HVT)                                 0.20       3.64 r
  U1/U539/Y (OA22X1_HVT)                                  0.11       3.76 r
  U1/U541/Y (AO22X1_HVT)                                  0.10       3.85 r
  U1/U545/Y (OA22X1_HVT)                                  0.10       3.96 r
  U1/U547/Y (AO22X1_HVT)                                  0.10       4.06 r
  U1/U551/Y (OA22X1_HVT)                                  0.10       4.16 r
  U1/U553/Y (AO22X1_HVT)                                  0.10       4.26 r
  U1/U557/Y (OA22X1_HVT)                                  0.10       4.36 r
  U1/U559/Y (AO22X1_HVT)                                  0.10       4.46 r
  U1/U564/Y (AO222X1_HVT)                                 0.20       4.66 r
  U1/U569/Y (AO222X1_HVT)                                 0.21       4.86 r
  U1/U573/Y (OA22X1_HVT)                                  0.11       4.98 r
  U1/U575/Y (AO22X1_HVT)                                  0.10       5.07 r
  U1/U579/Y (OA22X1_HVT)                                  0.10       5.18 r
  U1/U581/Y (AO22X1_HVT)                                  0.11       5.28 r
  U1/U600/CO (FADDX1_HVT)                                 0.15       5.44 r
  U1/U585/CO (FADDX1_HVT)                                 0.16       5.60 r
  U1/intadd_0_U15/CO (FADDX1_HVT)                         0.17       5.76 r
  U1/intadd_0_U14/CO (FADDX1_HVT)                         0.14       5.91 r
  U1/intadd_0_U13/CO (FADDX1_HVT)                         0.14       6.05 r
  U1/intadd_0_U12/CO (FADDX1_HVT)                         0.14       6.19 r
  U1/intadd_0_U11/CO (FADDX1_HVT)                         0.14       6.33 r
  U1/intadd_0_U10/CO (FADDX1_HVT)                         0.14       6.47 r
  U1/intadd_0_U9/CO (FADDX1_HVT)                          0.14       6.62 r
  U1/intadd_0_U8/CO (FADDX1_HVT)                          0.14       6.76 r
  U1/intadd_0_U7/CO (FADDX1_HVT)                          0.14       6.90 r
  U1/intadd_0_U6/CO (FADDX1_HVT)                          0.14       7.04 r
  U1/intadd_0_U5/CO (FADDX1_HVT)                          0.14       7.18 r
  U1/intadd_0_U4/CO (FADDX1_HVT)                          0.14       7.33 r
  U1/intadd_0_U3/CO (FADDX1_HVT)                          0.14       7.47 r
  U1/intadd_0_U2/CO (FADDX1_HVT)                          0.16       7.63 r
  U1/U444/Y (MUX41X1_HVT)                                 0.19       7.82 f
  U1/U445/Y (OA22X1_HVT)                                  0.10       7.91 f
  U1/U449/Y (NAND2X0_HVT)                                 0.07       7.98 r
  U1/U594/Y (AND2X1_HVT)                                  0.09       8.07 r
  U1/quotient[13] (mul_and_shift_DIVIDEND_WIDTH16_WIDTH_INVERSE17_WIDTH_SHIFT5)
                                                          0.00       8.07 r
  quotient_reg_13_/D (DFFX1_HVT)                          0.00       8.07 r
  data arrival time                                                  8.07

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  quotient_reg_13_/CLK (DFFX1_HVT)                        0.00      10.00 r
  library setup time                                     -0.09       9.91
  data required time                                                 9.91
  --------------------------------------------------------------------------
  data required time                                                 9.91
  data arrival time                                                 -8.07
  --------------------------------------------------------------------------
  slack (MET)                                                        1.84


1
