#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000269a06e2d10 .scope module, "ram_tb" "ram_tb" 2 4;
 .timescale 0 0;
v00000269a078aec0_0 .var "adr", 2 0;
v00000269a07895c0_0 .var "inp", 7 0;
v00000269a0788ee0_0 .var "op", 0 0;
RS_00000269a06eed68 .resolv tri, L_00000269a078a060, L_00000269a078d580, L_00000269a078c4a0, L_00000269a078d120, L_00000269a078c860, L_00000269a078de40, L_00000269a078e2a0, L_00000269a078d760;
v00000269a0789660_0 .net8 "outp", 7 0, RS_00000269a06eed68;  8 drivers
v00000269a0788f80_0 .var "sel", 0 0;
S_00000269a05c4d00 .scope module, "ram_inst1" "ram" 2 11, 3 4 0, S_00000269a06e2d10;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 3 "adr";
    .port_info 2 /INPUT 1 "op";
    .port_info 3 /INPUT 1 "sel";
    .port_info 4 /OUTPUT 8 "outp";
L_00000269a07babe0 .functor NOT 1, L_00000269a078d800, C4<0>, C4<0>, C4<0>;
L_00000269a07bac50 .functor NOT 1, L_00000269a078f6a0, C4<0>, C4<0>, C4<0>;
L_00000269a07bad30 .functor NOT 1, L_00000269a078f880, C4<0>, C4<0>, C4<0>;
L_00000269a07bb120 .functor NOT 1, L_00000269a078db20, C4<0>, C4<0>, C4<0>;
L_00000269a07bc700 .functor NOT 1, L_00000269a078eb60, C4<0>, C4<0>, C4<0>;
L_00000269a07bb270 .functor NOT 1, L_00000269a078ee80, C4<0>, C4<0>, C4<0>;
L_00000269a07bc380 .functor NOT 1, L_00000269a078ef20, C4<0>, C4<0>, C4<0>;
L_00000269a07bb9e0 .functor NOT 1, L_00000269a078f060, C4<0>, C4<0>, C4<0>;
v00000269a078a560_0 .net *"_ivl_12", 0 0, L_00000269a078d800;  1 drivers
v00000269a078a600_0 .net *"_ivl_14", 0 0, L_00000269a07bac50;  1 drivers
v00000269a0789200_0 .net *"_ivl_17", 0 0, L_00000269a078f6a0;  1 drivers
v00000269a078aba0_0 .net *"_ivl_19", 0 0, L_00000269a07bad30;  1 drivers
v00000269a0789de0_0 .net *"_ivl_22", 0 0, L_00000269a078f880;  1 drivers
v00000269a0789b60_0 .net *"_ivl_24", 0 0, L_00000269a07bb120;  1 drivers
v00000269a078ab00_0 .net *"_ivl_27", 0 0, L_00000269a078db20;  1 drivers
v00000269a0788c60_0 .net *"_ivl_29", 0 0, L_00000269a07bc700;  1 drivers
v00000269a07893e0_0 .net *"_ivl_32", 0 0, L_00000269a078eb60;  1 drivers
v00000269a0789020_0 .net *"_ivl_34", 0 0, L_00000269a07bb270;  1 drivers
v00000269a0789980_0 .net *"_ivl_37", 0 0, L_00000269a078ee80;  1 drivers
v00000269a0789a20_0 .net *"_ivl_39", 0 0, L_00000269a07bc380;  1 drivers
v00000269a0788940_0 .net *"_ivl_42", 0 0, L_00000269a078ef20;  1 drivers
v00000269a078a9c0_0 .net *"_ivl_44", 0 0, L_00000269a07bb9e0;  1 drivers
v00000269a0788d00_0 .net *"_ivl_48", 0 0, L_00000269a078f060;  1 drivers
v00000269a0788da0_0 .net *"_ivl_9", 0 0, L_00000269a07babe0;  1 drivers
v00000269a0789520_0 .net "adr", 2 0, v00000269a078aec0_0;  1 drivers
v00000269a0789ac0_0 .net "inp", 7 0, v00000269a07895c0_0;  1 drivers
v00000269a0788e40_0 .net "inpn", 7 0, L_00000269a078efc0;  1 drivers
v00000269a07890c0_0 .net "op", 0 0, v00000269a0788ee0_0;  1 drivers
v00000269a07892a0_0 .net8 "outp", 7 0, RS_00000269a06eed68;  alias, 8 drivers
v00000269a0789340_0 .net "outp_demux", 7 0, L_00000269a0791540;  1 drivers
v00000269a0789480_0 .net "sel", 0 0, v00000269a0788f80_0;  1 drivers
L_00000269a078a240 .part L_00000269a0791540, 0, 1;
L_00000269a078d620 .part L_00000269a0791540, 1, 1;
L_00000269a078cea0 .part L_00000269a0791540, 2, 1;
L_00000269a078b1e0 .part L_00000269a0791540, 3, 1;
L_00000269a078ca40 .part L_00000269a0791540, 4, 1;
L_00000269a078df80 .part L_00000269a0791540, 5, 1;
L_00000269a078f600 .part L_00000269a0791540, 6, 1;
L_00000269a078ede0 .part L_00000269a0791540, 7, 1;
L_00000269a078d800 .part v00000269a07895c0_0, 0, 1;
L_00000269a078f6a0 .part v00000269a07895c0_0, 1, 1;
L_00000269a078f880 .part v00000269a07895c0_0, 2, 1;
L_00000269a078db20 .part v00000269a07895c0_0, 3, 1;
L_00000269a078eb60 .part v00000269a07895c0_0, 4, 1;
L_00000269a078ee80 .part v00000269a07895c0_0, 5, 1;
L_00000269a078ef20 .part v00000269a07895c0_0, 6, 1;
LS_00000269a078efc0_0_0 .concat8 [ 1 1 1 1], L_00000269a07babe0, L_00000269a07bac50, L_00000269a07bad30, L_00000269a07bb120;
LS_00000269a078efc0_0_4 .concat8 [ 1 1 1 1], L_00000269a07bc700, L_00000269a07bb270, L_00000269a07bc380, L_00000269a07bb9e0;
L_00000269a078efc0 .concat8 [ 4 4 0 0], LS_00000269a078efc0_0_0, LS_00000269a078efc0_0_4;
L_00000269a078f060 .part v00000269a07895c0_0, 7, 1;
S_00000269a05c4e90 .scope generate, "bytecell_insts1[0]" "bytecell_insts1[0]" 3 34, 3 34 0, S_00000269a05c4d00;
 .timescale 0 0;
P_00000269a06e33a0 .param/l "i" 0 3 34, +C4<00>;
S_00000269a05c1260 .scope module, "bytecell_inst" "bytecell" 3 35, 4 12 0, S_00000269a05c4e90;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "inpn";
    .port_info 2 /INPUT 1 "op";
    .port_info 3 /INPUT 1 "sel";
    .port_info 4 /OUTPUT 8 "outp";
L_00000269a079ea10 .functor NOT 1, v00000269a0788ee0_0, C4<0>, C4<0>, C4<0>;
L_00000269a079e4d0 .functor AND 1, L_00000269a078a240, v00000269a0788ee0_0, C4<1>, C4<1>;
L_00000269a079f500 .functor NAND 1, L_00000269a078a240, L_00000269a079ea10, C4<1>, C4<1>;
L_00000269a079f570 .functor NOT 1, L_00000269a079f500, C4<0>, C4<0>, C4<0>;
v00000269a07479d0_0 .net "inp", 7 0, v00000269a07895c0_0;  alias, 1 drivers
v00000269a07481f0_0 .net "inpn", 7 0, L_00000269a078efc0;  alias, 1 drivers
v00000269a0747a70_0 .net "op", 0 0, v00000269a0788ee0_0;  alias, 1 drivers
v00000269a0747cf0_0 .net "opn", 0 0, L_00000269a079ea10;  1 drivers
v00000269a0747f70_0 .net8 "outp", 7 0, RS_00000269a06eed68;  alias, 8 drivers
v00000269a0746990_0 .net "re", 0 0, L_00000269a079f570;  1 drivers
v00000269a0748330_0 .net "ren", 0 0, L_00000269a079f500;  1 drivers
v00000269a0748470_0 .net "sel", 0 0, L_00000269a078a240;  1 drivers
v00000269a07485b0_0 .net "we", 0 0, L_00000269a079e4d0;  1 drivers
L_00000269a078ae20 .part v00000269a07895c0_0, 0, 1;
L_00000269a0789700 .part L_00000269a078efc0, 0, 1;
L_00000269a078aa60 .part v00000269a07895c0_0, 1, 1;
L_00000269a07898e0 .part L_00000269a078efc0, 1, 1;
L_00000269a07897a0 .part v00000269a07895c0_0, 2, 1;
L_00000269a078ac40 .part L_00000269a078efc0, 2, 1;
L_00000269a0789840 .part v00000269a07895c0_0, 3, 1;
L_00000269a0789d40 .part L_00000269a078efc0, 3, 1;
L_00000269a0789c00 .part v00000269a07895c0_0, 4, 1;
L_00000269a0789e80 .part L_00000269a078efc0, 4, 1;
L_00000269a0789f20 .part v00000269a07895c0_0, 5, 1;
L_00000269a078a6a0 .part L_00000269a078efc0, 5, 1;
L_00000269a0788760 .part v00000269a07895c0_0, 6, 1;
L_00000269a078a740 .part L_00000269a078efc0, 6, 1;
L_00000269a0788800 .part v00000269a07895c0_0, 7, 1;
L_00000269a0789fc0 .part L_00000269a078efc0, 7, 1;
RS_00000269a06ed478 .resolv tri, L_00000269a079b9e0, L_00000269a079c540;
RS_00000269a06ed838 .resolv tri, L_00000269a079ce70, L_00000269a079cf50;
RS_00000269a06edb68 .resolv tri, L_00000269a079ba50, L_00000269a079b660;
RS_00000269a06ede98 .resolv tri, L_00000269a079bf90, L_00000269a079c070;
LS_00000269a078a060_0_0 .concat8 [ 1 1 1 1], RS_00000269a06ed478, RS_00000269a06ed838, RS_00000269a06edb68, RS_00000269a06ede98;
RS_00000269a06ee1c8 .resolv tri, L_00000269a079d500, L_00000269a079d260;
RS_00000269a06ee4f8 .resolv tri, L_00000269a079d420, L_00000269a079d650;
RS_00000269a06ee828 .resolv tri, L_00000269a079e8c0, L_00000269a079f650;
RS_00000269a06eeb58 .resolv tri, L_00000269a079e9a0, L_00000269a079f260;
LS_00000269a078a060_0_4 .concat8 [ 1 1 1 1], RS_00000269a06ee1c8, RS_00000269a06ee4f8, RS_00000269a06ee828, RS_00000269a06eeb58;
L_00000269a078a060 .concat8 [ 4 4 0 0], LS_00000269a078a060_0_0, LS_00000269a078a060_0_4;
S_00000269a05c13f0 .scope generate, "bitcell_insts_i[0]" "bitcell_insts_i[0]" 4 34, 4 34 0, S_00000269a05c1260;
 .timescale 0 0;
P_00000269a06e4b60 .param/l "i" 0 4 34, +C4<00>;
S_00000269a05ba330 .scope module, "bitcells" "bitcell" 4 35, 5 6 0, S_00000269a05c13f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_00000269a079c7e0 .functor NAND 1, L_00000269a078ae20, L_00000269a079e4d0, C4<1>, C4<1>;
L_00000269a079b580 .functor NAND 1, L_00000269a0789700, L_00000269a079e4d0, C4<1>, C4<1>;
L_00000269a079b820 .functor NAND 1, L_00000269a079c7e0, L_00000269a079c4d0, C4<1>, C4<1>;
L_00000269a079c4d0 .functor NAND 1, L_00000269a079b580, L_00000269a079b820, C4<1>, C4<1>;
L_00000269a06caae0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_00000269a079bc10 .functor PMOS 1, L_00000269a06caae0, L_00000269a079c4d0, C4<0>, C4<0>;
L_00000269a06cc1a0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_00000269a079caf0 .functor NMOS 1, L_00000269a06cc1a0, L_00000269a079c4d0, C4<0>, C4<0>;
L_00000269a079b9e0 .functor PMOS 1, L_00000269a079bc10, L_00000269a079f500, C4<0>, C4<0>;
L_00000269a079c540 .functor NMOS 1, L_00000269a079caf0, L_00000269a079f570, C4<0>, C4<0>;
v00000269a06d4b40_0 .net8 "GND", 0 0, L_00000269a06cc1a0;  1 drivers, strength-aware
v00000269a06d4f00_0 .net "Q0", 0 0, L_00000269a079c7e0;  1 drivers
v00000269a06d3100_0 .net "Q0n", 0 0, L_00000269a079b580;  1 drivers
v00000269a06d3a60_0 .net "Q1", 0 0, L_00000269a079b820;  1 drivers
v00000269a06d39c0_0 .net "Q1n", 0 0, L_00000269a079c4d0;  1 drivers
v00000269a06d48c0_0 .net8 "T0", 0 0, L_00000269a079bc10;  1 drivers, strength-aware
v00000269a06d3ba0_0 .net8 "T1", 0 0, L_00000269a079caf0;  1 drivers, strength-aware
v00000269a06d36a0_0 .net8 "VDD", 0 0, L_00000269a06caae0;  1 drivers, strength-aware
v00000269a06d4140_0 .net "inp", 0 0, L_00000269a078ae20;  1 drivers
v00000269a06d2d40_0 .net "inpn", 0 0, L_00000269a0789700;  1 drivers
v00000269a06d52c0_0 .net8 "outp", 0 0, RS_00000269a06ed478;  2 drivers, strength-aware
v00000269a06d4500_0 .net "re", 0 0, L_00000269a079f570;  alias, 1 drivers
v00000269a06d32e0_0 .net "ren", 0 0, L_00000269a079f500;  alias, 1 drivers
v00000269a06d3060_0 .net "we", 0 0, L_00000269a079e4d0;  alias, 1 drivers
S_00000269a05ba4c0 .scope generate, "bitcell_insts_i[1]" "bitcell_insts_i[1]" 4 34, 4 34 0, S_00000269a05c1260;
 .timescale 0 0;
P_00000269a06e4920 .param/l "i" 0 4 34, +C4<01>;
S_00000269a04f68b0 .scope module, "bitcells" "bitcell" 4 35, 5 6 0, S_00000269a05ba4c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_00000269a079c850 .functor NAND 1, L_00000269a078aa60, L_00000269a079e4d0, C4<1>, C4<1>;
L_00000269a079cbd0 .functor NAND 1, L_00000269a07898e0, L_00000269a079e4d0, C4<1>, C4<1>;
L_00000269a079b5f0 .functor NAND 1, L_00000269a079c850, L_00000269a079beb0, C4<1>, C4<1>;
L_00000269a079beb0 .functor NAND 1, L_00000269a079cbd0, L_00000269a079b5f0, C4<1>, C4<1>;
L_00000269a06cadf0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_00000269a079c5b0 .functor PMOS 1, L_00000269a06cadf0, L_00000269a079beb0, C4<0>, C4<0>;
L_00000269a06cbfe0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_00000269a079ccb0 .functor NMOS 1, L_00000269a06cbfe0, L_00000269a079beb0, C4<0>, C4<0>;
L_00000269a079ce70 .functor PMOS 1, L_00000269a079c5b0, L_00000269a079f500, C4<0>, C4<0>;
L_00000269a079cf50 .functor NMOS 1, L_00000269a079ccb0, L_00000269a079f570, C4<0>, C4<0>;
v00000269a06d40a0_0 .net8 "GND", 0 0, L_00000269a06cbfe0;  1 drivers, strength-aware
v00000269a06d3740_0 .net "Q0", 0 0, L_00000269a079c850;  1 drivers
v00000269a06d3240_0 .net "Q0n", 0 0, L_00000269a079cbd0;  1 drivers
v00000269a06d3f60_0 .net "Q1", 0 0, L_00000269a079b5f0;  1 drivers
v00000269a06d3c40_0 .net "Q1n", 0 0, L_00000269a079beb0;  1 drivers
v00000269a06d3ce0_0 .net8 "T0", 0 0, L_00000269a079c5b0;  1 drivers, strength-aware
v00000269a06d4be0_0 .net8 "T1", 0 0, L_00000269a079ccb0;  1 drivers, strength-aware
v00000269a06d3380_0 .net8 "VDD", 0 0, L_00000269a06cadf0;  1 drivers, strength-aware
v00000269a06d2ca0_0 .net "inp", 0 0, L_00000269a078aa60;  1 drivers
v00000269a06d5180_0 .net "inpn", 0 0, L_00000269a07898e0;  1 drivers
v00000269a06d31a0_0 .net8 "outp", 0 0, RS_00000269a06ed838;  2 drivers, strength-aware
v00000269a06d3560_0 .net "re", 0 0, L_00000269a079f570;  alias, 1 drivers
v00000269a06d3ec0_0 .net "ren", 0 0, L_00000269a079f500;  alias, 1 drivers
v00000269a06d3d80_0 .net "we", 0 0, L_00000269a079e4d0;  alias, 1 drivers
S_00000269a04f6a40 .scope generate, "bitcell_insts_i[2]" "bitcell_insts_i[2]" 4 34, 4 34 0, S_00000269a05c1260;
 .timescale 0 0;
P_00000269a06e47e0 .param/l "i" 0 4 34, +C4<010>;
S_00000269a0746020 .scope module, "bitcells" "bitcell" 4 35, 5 6 0, S_00000269a04f6a40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_00000269a079c310 .functor NAND 1, L_00000269a07897a0, L_00000269a079e4d0, C4<1>, C4<1>;
L_00000269a079c8c0 .functor NAND 1, L_00000269a078ac40, L_00000269a079e4d0, C4<1>, C4<1>;
L_00000269a079c380 .functor NAND 1, L_00000269a079c310, L_00000269a079be40, C4<1>, C4<1>;
L_00000269a079be40 .functor NAND 1, L_00000269a079c8c0, L_00000269a079c380, C4<1>, C4<1>;
L_00000269a06cbaa0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_00000269a079c150 .functor PMOS 1, L_00000269a06cbaa0, L_00000269a079be40, C4<0>, C4<0>;
L_00000269a06cab50 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_00000269a079ca80 .functor NMOS 1, L_00000269a06cab50, L_00000269a079be40, C4<0>, C4<0>;
L_00000269a079ba50 .functor PMOS 1, L_00000269a079c150, L_00000269a079f500, C4<0>, C4<0>;
L_00000269a079b660 .functor NMOS 1, L_00000269a079ca80, L_00000269a079f570, C4<0>, C4<0>;
v00000269a06d4c80_0 .net8 "GND", 0 0, L_00000269a06cab50;  1 drivers, strength-aware
v00000269a06d4d20_0 .net "Q0", 0 0, L_00000269a079c310;  1 drivers
v00000269a06d3e20_0 .net "Q0n", 0 0, L_00000269a079c8c0;  1 drivers
v00000269a06d4fa0_0 .net "Q1", 0 0, L_00000269a079c380;  1 drivers
v00000269a06d4960_0 .net "Q1n", 0 0, L_00000269a079be40;  1 drivers
v00000269a06d4aa0_0 .net8 "T0", 0 0, L_00000269a079c150;  1 drivers, strength-aware
v00000269a06d3420_0 .net8 "T1", 0 0, L_00000269a079ca80;  1 drivers, strength-aware
v00000269a06d3600_0 .net8 "VDD", 0 0, L_00000269a06cbaa0;  1 drivers, strength-aware
v00000269a06d45a0_0 .net "inp", 0 0, L_00000269a07897a0;  1 drivers
v00000269a06d34c0_0 .net "inpn", 0 0, L_00000269a078ac40;  1 drivers
v00000269a06d43c0_0 .net8 "outp", 0 0, RS_00000269a06edb68;  2 drivers, strength-aware
v00000269a06d5360_0 .net "re", 0 0, L_00000269a079f570;  alias, 1 drivers
v00000269a06d4000_0 .net "ren", 0 0, L_00000269a079f500;  alias, 1 drivers
v00000269a06d4640_0 .net "we", 0 0, L_00000269a079e4d0;  alias, 1 drivers
S_00000269a07461b0 .scope generate, "bitcell_insts_i[3]" "bitcell_insts_i[3]" 4 34, 4 34 0, S_00000269a05c1260;
 .timescale 0 0;
P_00000269a06e4820 .param/l "i" 0 4 34, +C4<011>;
S_00000269a0746340 .scope module, "bitcells" "bitcell" 4 35, 5 6 0, S_00000269a07461b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_00000269a079b7b0 .functor NAND 1, L_00000269a0789840, L_00000269a079e4d0, C4<1>, C4<1>;
L_00000269a079b890 .functor NAND 1, L_00000269a0789d40, L_00000269a079e4d0, C4<1>, C4<1>;
L_00000269a079bc80 .functor NAND 1, L_00000269a079b7b0, L_00000269a079b970, C4<1>, C4<1>;
L_00000269a079b970 .functor NAND 1, L_00000269a079b890, L_00000269a079bc80, C4<1>, C4<1>;
L_00000269a06cb090 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_00000269a079bac0 .functor PMOS 1, L_00000269a06cb090, L_00000269a079b970, C4<0>, C4<0>;
L_00000269a06cb4f0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_00000269a079bcf0 .functor NMOS 1, L_00000269a06cb4f0, L_00000269a079b970, C4<0>, C4<0>;
L_00000269a079bf90 .functor PMOS 1, L_00000269a079bac0, L_00000269a079f500, C4<0>, C4<0>;
L_00000269a079c070 .functor NMOS 1, L_00000269a079bcf0, L_00000269a079f570, C4<0>, C4<0>;
v00000269a06d4280_0 .net8 "GND", 0 0, L_00000269a06cb4f0;  1 drivers, strength-aware
v00000269a06d4460_0 .net "Q0", 0 0, L_00000269a079b7b0;  1 drivers
v00000269a06d2de0_0 .net "Q0n", 0 0, L_00000269a079b890;  1 drivers
v00000269a06d5040_0 .net "Q1", 0 0, L_00000269a079bc80;  1 drivers
v00000269a06d4320_0 .net "Q1n", 0 0, L_00000269a079b970;  1 drivers
v00000269a06d46e0_0 .net8 "T0", 0 0, L_00000269a079bac0;  1 drivers, strength-aware
v00000269a06d4820_0 .net8 "T1", 0 0, L_00000269a079bcf0;  1 drivers, strength-aware
v00000269a06d4a00_0 .net8 "VDD", 0 0, L_00000269a06cb090;  1 drivers, strength-aware
v00000269a06d64e0_0 .net "inp", 0 0, L_00000269a0789840;  1 drivers
v00000269a06d5b80_0 .net "inpn", 0 0, L_00000269a0789d40;  1 drivers
v00000269a06d6620_0 .net8 "outp", 0 0, RS_00000269a06ede98;  2 drivers, strength-aware
v00000269a06d55e0_0 .net "re", 0 0, L_00000269a079f570;  alias, 1 drivers
v00000269a06d57c0_0 .net "ren", 0 0, L_00000269a079f500;  alias, 1 drivers
v00000269a06cf450_0 .net "we", 0 0, L_00000269a079e4d0;  alias, 1 drivers
S_00000269a07464d0 .scope generate, "bitcell_insts_i[4]" "bitcell_insts_i[4]" 4 34, 4 34 0, S_00000269a05c1260;
 .timescale 0 0;
P_00000269a06e4ca0 .param/l "i" 0 4 34, +C4<0100>;
S_00000269a0746660 .scope module, "bitcells" "bitcell" 4 35, 5 6 0, S_00000269a07464d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_00000269a079c1c0 .functor NAND 1, L_00000269a0789c00, L_00000269a079e4d0, C4<1>, C4<1>;
L_00000269a079d570 .functor NAND 1, L_00000269a0789e80, L_00000269a079e4d0, C4<1>, C4<1>;
L_00000269a079d2d0 .functor NAND 1, L_00000269a079c1c0, L_00000269a079d730, C4<1>, C4<1>;
L_00000269a079d730 .functor NAND 1, L_00000269a079d570, L_00000269a079d2d0, C4<1>, C4<1>;
L_00000269a06cc050 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_00000269a079d340 .functor PMOS 1, L_00000269a06cc050, L_00000269a079d730, C4<0>, C4<0>;
L_00000269a06cad10 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_00000269a079d490 .functor NMOS 1, L_00000269a06cad10, L_00000269a079d730, C4<0>, C4<0>;
L_00000269a079d500 .functor PMOS 1, L_00000269a079d340, L_00000269a079f500, C4<0>, C4<0>;
L_00000269a079d260 .functor NMOS 1, L_00000269a079d490, L_00000269a079f570, C4<0>, C4<0>;
v00000269a06d0210_0 .net8 "GND", 0 0, L_00000269a06cad10;  1 drivers, strength-aware
v00000269a06ce870_0 .net "Q0", 0 0, L_00000269a079c1c0;  1 drivers
v00000269a06b60d0_0 .net "Q0n", 0 0, L_00000269a079d570;  1 drivers
v00000269a0748ab0_0 .net "Q1", 0 0, L_00000269a079d2d0;  1 drivers
v00000269a0748290_0 .net "Q1n", 0 0, L_00000269a079d730;  1 drivers
v00000269a0747250_0 .net8 "T0", 0 0, L_00000269a079d340;  1 drivers, strength-aware
v00000269a07477f0_0 .net8 "T1", 0 0, L_00000269a079d490;  1 drivers, strength-aware
v00000269a0746f30_0 .net8 "VDD", 0 0, L_00000269a06cc050;  1 drivers, strength-aware
v00000269a0746df0_0 .net "inp", 0 0, L_00000269a0789c00;  1 drivers
v00000269a0746c10_0 .net "inpn", 0 0, L_00000269a0789e80;  1 drivers
v00000269a0746d50_0 .net8 "outp", 0 0, RS_00000269a06ee1c8;  2 drivers, strength-aware
v00000269a0748830_0 .net "re", 0 0, L_00000269a079f570;  alias, 1 drivers
v00000269a0747e30_0 .net "ren", 0 0, L_00000269a079f500;  alias, 1 drivers
v00000269a0746e90_0 .net "we", 0 0, L_00000269a079e4d0;  alias, 1 drivers
S_00000269a074e800 .scope generate, "bitcell_insts_i[5]" "bitcell_insts_i[5]" 4 34, 4 34 0, S_00000269a05c1260;
 .timescale 0 0;
P_00000269a06e45e0 .param/l "i" 0 4 34, +C4<0101>;
S_00000269a074e990 .scope module, "bitcells" "bitcell" 4 35, 5 6 0, S_00000269a074e800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_00000269a079d1f0 .functor NAND 1, L_00000269a0789f20, L_00000269a079e4d0, C4<1>, C4<1>;
L_00000269a079d7a0 .functor NAND 1, L_00000269a078a6a0, L_00000269a079e4d0, C4<1>, C4<1>;
L_00000269a079d3b0 .functor NAND 1, L_00000269a079d1f0, L_00000269a079d180, C4<1>, C4<1>;
L_00000269a079d180 .functor NAND 1, L_00000269a079d7a0, L_00000269a079d3b0, C4<1>, C4<1>;
L_00000269a06caed0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_00000269a079d5e0 .functor PMOS 1, L_00000269a06caed0, L_00000269a079d180, C4<0>, C4<0>;
L_00000269a06cb100 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_00000269a079d810 .functor NMOS 1, L_00000269a06cb100, L_00000269a079d180, C4<0>, C4<0>;
L_00000269a079d420 .functor PMOS 1, L_00000269a079d5e0, L_00000269a079f500, C4<0>, C4<0>;
L_00000269a079d650 .functor NMOS 1, L_00000269a079d810, L_00000269a079f570, C4<0>, C4<0>;
v00000269a0747d90_0 .net8 "GND", 0 0, L_00000269a06cb100;  1 drivers, strength-aware
v00000269a0746cb0_0 .net "Q0", 0 0, L_00000269a079d1f0;  1 drivers
v00000269a0748b50_0 .net "Q0n", 0 0, L_00000269a079d7a0;  1 drivers
v00000269a0748a10_0 .net "Q1", 0 0, L_00000269a079d3b0;  1 drivers
v00000269a07480b0_0 .net "Q1n", 0 0, L_00000269a079d180;  1 drivers
v00000269a0746fd0_0 .net8 "T0", 0 0, L_00000269a079d5e0;  1 drivers, strength-aware
v00000269a0747890_0 .net8 "T1", 0 0, L_00000269a079d810;  1 drivers, strength-aware
v00000269a0747bb0_0 .net8 "VDD", 0 0, L_00000269a06caed0;  1 drivers, strength-aware
v00000269a0747070_0 .net "inp", 0 0, L_00000269a0789f20;  1 drivers
v00000269a07488d0_0 .net "inpn", 0 0, L_00000269a078a6a0;  1 drivers
v00000269a0747610_0 .net8 "outp", 0 0, RS_00000269a06ee4f8;  2 drivers, strength-aware
v00000269a0748150_0 .net "re", 0 0, L_00000269a079f570;  alias, 1 drivers
v00000269a0748d30_0 .net "ren", 0 0, L_00000269a079f500;  alias, 1 drivers
v00000269a07474d0_0 .net "we", 0 0, L_00000269a079e4d0;  alias, 1 drivers
S_00000269a074eb20 .scope generate, "bitcell_insts_i[6]" "bitcell_insts_i[6]" 4 34, 4 34 0, S_00000269a05c1260;
 .timescale 0 0;
P_00000269a06e4ce0 .param/l "i" 0 4 34, +C4<0110>;
S_00000269a074ed00 .scope module, "bitcells" "bitcell" 4 35, 5 6 0, S_00000269a074eb20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_00000269a079d6c0 .functor NAND 1, L_00000269a0788760, L_00000269a079e4d0, C4<1>, C4<1>;
L_00000269a079e0e0 .functor NAND 1, L_00000269a078a740, L_00000269a079e4d0, C4<1>, C4<1>;
L_00000269a079f490 .functor NAND 1, L_00000269a079d6c0, L_00000269a079ef50, C4<1>, C4<1>;
L_00000269a079ef50 .functor NAND 1, L_00000269a079e0e0, L_00000269a079f490, C4<1>, C4<1>;
L_00000269a06cb170 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_00000269a079e3f0 .functor PMOS 1, L_00000269a06cb170, L_00000269a079ef50, C4<0>, C4<0>;
L_00000269a06caf40 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_00000269a079ec40 .functor NMOS 1, L_00000269a06caf40, L_00000269a079ef50, C4<0>, C4<0>;
L_00000269a079e8c0 .functor PMOS 1, L_00000269a079e3f0, L_00000269a079f500, C4<0>, C4<0>;
L_00000269a079f650 .functor NMOS 1, L_00000269a079ec40, L_00000269a079f570, C4<0>, C4<0>;
v00000269a0748010_0 .net8 "GND", 0 0, L_00000269a06caf40;  1 drivers, strength-aware
v00000269a0747110_0 .net "Q0", 0 0, L_00000269a079d6c0;  1 drivers
v00000269a0747b10_0 .net "Q0n", 0 0, L_00000269a079e0e0;  1 drivers
v00000269a07476b0_0 .net "Q1", 0 0, L_00000269a079f490;  1 drivers
v00000269a0748e70_0 .net "Q1n", 0 0, L_00000269a079ef50;  1 drivers
v00000269a07483d0_0 .net8 "T0", 0 0, L_00000269a079e3f0;  1 drivers, strength-aware
v00000269a0748c90_0 .net8 "T1", 0 0, L_00000269a079ec40;  1 drivers, strength-aware
v00000269a0748f10_0 .net8 "VDD", 0 0, L_00000269a06cb170;  1 drivers, strength-aware
v00000269a0748510_0 .net "inp", 0 0, L_00000269a0788760;  1 drivers
v00000269a07471b0_0 .net "inpn", 0 0, L_00000269a078a740;  1 drivers
v00000269a07472f0_0 .net8 "outp", 0 0, RS_00000269a06ee828;  2 drivers, strength-aware
v00000269a0748970_0 .net "re", 0 0, L_00000269a079f570;  alias, 1 drivers
v00000269a0747390_0 .net "ren", 0 0, L_00000269a079f500;  alias, 1 drivers
v00000269a0747ed0_0 .net "we", 0 0, L_00000269a079e4d0;  alias, 1 drivers
S_00000269a074f980 .scope generate, "bitcell_insts_i[7]" "bitcell_insts_i[7]" 4 34, 4 34 0, S_00000269a05c1260;
 .timescale 0 0;
P_00000269a06e4de0 .param/l "i" 0 4 34, +C4<0111>;
S_00000269a074f1b0 .scope module, "bitcells" "bitcell" 4 35, 5 6 0, S_00000269a074f980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_00000269a079e2a0 .functor NAND 1, L_00000269a0788800, L_00000269a079e4d0, C4<1>, C4<1>;
L_00000269a079f1f0 .functor NAND 1, L_00000269a0789fc0, L_00000269a079e4d0, C4<1>, C4<1>;
L_00000269a079e930 .functor NAND 1, L_00000269a079e2a0, L_00000269a079dd60, C4<1>, C4<1>;
L_00000269a079dd60 .functor NAND 1, L_00000269a079f1f0, L_00000269a079e930, C4<1>, C4<1>;
L_00000269a06cb250 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_00000269a079e310 .functor PMOS 1, L_00000269a06cb250, L_00000269a079dd60, C4<0>, C4<0>;
L_00000269a06cb1e0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_00000269a079f030 .functor NMOS 1, L_00000269a06cb1e0, L_00000269a079dd60, C4<0>, C4<0>;
L_00000269a079e9a0 .functor PMOS 1, L_00000269a079e310, L_00000269a079f500, C4<0>, C4<0>;
L_00000269a079f260 .functor NMOS 1, L_00000269a079f030, L_00000269a079f570, C4<0>, C4<0>;
v00000269a0748bf0_0 .net8 "GND", 0 0, L_00000269a06cb1e0;  1 drivers, strength-aware
v00000269a0748dd0_0 .net "Q0", 0 0, L_00000269a079e2a0;  1 drivers
v00000269a07486f0_0 .net "Q0n", 0 0, L_00000269a079f1f0;  1 drivers
v00000269a0747430_0 .net "Q1", 0 0, L_00000269a079e930;  1 drivers
v00000269a0746850_0 .net "Q1n", 0 0, L_00000269a079dd60;  1 drivers
v00000269a0747570_0 .net8 "T0", 0 0, L_00000269a079e310;  1 drivers, strength-aware
v00000269a0748fb0_0 .net8 "T1", 0 0, L_00000269a079f030;  1 drivers, strength-aware
v00000269a0748790_0 .net8 "VDD", 0 0, L_00000269a06cb250;  1 drivers, strength-aware
v00000269a0746ad0_0 .net "inp", 0 0, L_00000269a0788800;  1 drivers
v00000269a07468f0_0 .net "inpn", 0 0, L_00000269a0789fc0;  1 drivers
v00000269a0747c50_0 .net8 "outp", 0 0, RS_00000269a06eeb58;  2 drivers, strength-aware
v00000269a0747750_0 .net "re", 0 0, L_00000269a079f570;  alias, 1 drivers
v00000269a0746a30_0 .net "ren", 0 0, L_00000269a079f500;  alias, 1 drivers
v00000269a0747930_0 .net "we", 0 0, L_00000269a079e4d0;  alias, 1 drivers
S_00000269a074f340 .scope generate, "bytecell_insts1[1]" "bytecell_insts1[1]" 3 34, 3 34 0, S_00000269a05c4d00;
 .timescale 0 0;
P_00000269a06e4420 .param/l "i" 0 3 34, +C4<01>;
S_00000269a074fb10 .scope module, "bytecell_inst" "bytecell" 3 35, 4 12 0, S_00000269a074f340;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "inpn";
    .port_info 2 /INPUT 1 "op";
    .port_info 3 /INPUT 1 "sel";
    .port_info 4 /OUTPUT 8 "outp";
L_00000269a07a0d80 .functor NOT 1, v00000269a0788ee0_0, C4<0>, C4<0>, C4<0>;
L_00000269a079ff10 .functor AND 1, L_00000269a078d620, v00000269a0788ee0_0, C4<1>, C4<1>;
L_00000269a07a1100 .functor NAND 1, L_00000269a078d620, L_00000269a07a0d80, C4<1>, C4<1>;
L_00000269a07a0610 .functor NOT 1, L_00000269a07a1100, C4<0>, C4<0>, C4<0>;
v00000269a074c930_0 .net "inp", 7 0, v00000269a07895c0_0;  alias, 1 drivers
v00000269a074d650_0 .net "inpn", 7 0, L_00000269a078efc0;  alias, 1 drivers
v00000269a074ba30_0 .net "op", 0 0, v00000269a0788ee0_0;  alias, 1 drivers
v00000269a074c9d0_0 .net "opn", 0 0, L_00000269a07a0d80;  1 drivers
v00000269a074d010_0 .net8 "outp", 7 0, RS_00000269a06eed68;  alias, 8 drivers
v00000269a074d970_0 .net "re", 0 0, L_00000269a07a0610;  1 drivers
v00000269a074de70_0 .net "ren", 0 0, L_00000269a07a1100;  1 drivers
v00000269a074b850_0 .net "sel", 0 0, L_00000269a078d620;  1 drivers
v00000269a074b8f0_0 .net "we", 0 0, L_00000269a079ff10;  1 drivers
L_00000269a078a1a0 .part v00000269a07895c0_0, 0, 1;
L_00000269a0788a80 .part L_00000269a078efc0, 0, 1;
L_00000269a078a7e0 .part v00000269a07895c0_0, 1, 1;
L_00000269a078a2e0 .part L_00000269a078efc0, 1, 1;
L_00000269a07889e0 .part v00000269a07895c0_0, 2, 1;
L_00000269a078a380 .part L_00000269a078efc0, 2, 1;
L_00000269a078a920 .part v00000269a07895c0_0, 3, 1;
L_00000269a0788b20 .part L_00000269a078efc0, 3, 1;
L_00000269a078a420 .part v00000269a07895c0_0, 4, 1;
L_00000269a07888a0 .part L_00000269a078efc0, 4, 1;
L_00000269a0788bc0 .part v00000269a07895c0_0, 5, 1;
L_00000269a078d3a0 .part L_00000269a078efc0, 5, 1;
L_00000269a078d300 .part v00000269a07895c0_0, 6, 1;
L_00000269a078bdc0 .part L_00000269a078efc0, 6, 1;
L_00000269a078bb40 .part v00000269a07895c0_0, 7, 1;
L_00000269a078b3c0 .part L_00000269a078efc0, 7, 1;
RS_00000269a06ef098 .resolv tri, L_00000269a079ea80, L_00000269a079dba0;
RS_00000269a06ef458 .resolv tri, L_00000269a079f2d0, L_00000269a079e5b0;
RS_00000269a06ef788 .resolv tri, L_00000269a079ee00, L_00000269a079dcf0;
RS_00000269a06efab8 .resolv tri, L_00000269a079f340, L_00000269a079eaf0;
LS_00000269a078d580_0_0 .concat8 [ 1 1 1 1], RS_00000269a06ef098, RS_00000269a06ef458, RS_00000269a06ef788, RS_00000269a06efab8;
RS_00000269a06efde8 .resolv tri, L_00000269a079f180, L_00000269a079f3b0;
RS_00000269a06f0118 .resolv tri, L_00000269a079fd50, L_00000269a07a0450;
RS_00000269a06f0448 .resolv tri, L_00000269a07a0140, L_00000269a07a0a70;
RS_00000269a06f0778 .resolv tri, L_00000269a07a11e0, L_00000269a07a0ed0;
LS_00000269a078d580_0_4 .concat8 [ 1 1 1 1], RS_00000269a06efde8, RS_00000269a06f0118, RS_00000269a06f0448, RS_00000269a06f0778;
L_00000269a078d580 .concat8 [ 4 4 0 0], LS_00000269a078d580_0_0, LS_00000269a078d580_0_4;
S_00000269a074ee90 .scope generate, "bitcell_insts_i[0]" "bitcell_insts_i[0]" 4 34, 4 34 0, S_00000269a074fb10;
 .timescale 0 0;
P_00000269a06e4620 .param/l "i" 0 4 34, +C4<00>;
S_00000269a074f020 .scope module, "bitcells" "bitcell" 4 35, 5 6 0, S_00000269a074ee90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_00000269a079f6c0 .functor NAND 1, L_00000269a078a1a0, L_00000269a079ff10, C4<1>, C4<1>;
L_00000269a079f0a0 .functor NAND 1, L_00000269a0788a80, L_00000269a079ff10, C4<1>, C4<1>;
L_00000269a079f730 .functor NAND 1, L_00000269a079f6c0, L_00000269a079ed90, C4<1>, C4<1>;
L_00000269a079ed90 .functor NAND 1, L_00000269a079f0a0, L_00000269a079f730, C4<1>, C4<1>;
L_00000269a06cb3a0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_00000269a079e460 .functor PMOS 1, L_00000269a06cb3a0, L_00000269a079ed90, C4<0>, C4<0>;
L_00000269a06cb330 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_00000269a079f5e0 .functor NMOS 1, L_00000269a06cb330, L_00000269a079ed90, C4<0>, C4<0>;
L_00000269a079ea80 .functor PMOS 1, L_00000269a079e460, L_00000269a07a1100, C4<0>, C4<0>;
L_00000269a079dba0 .functor NMOS 1, L_00000269a079f5e0, L_00000269a07a0610, C4<0>, C4<0>;
v00000269a0746b70_0 .net8 "GND", 0 0, L_00000269a06cb330;  1 drivers, strength-aware
v00000269a0748650_0 .net "Q0", 0 0, L_00000269a079f6c0;  1 drivers
v00000269a07497d0_0 .net "Q0n", 0 0, L_00000269a079f0a0;  1 drivers
v00000269a074aef0_0 .net "Q1", 0 0, L_00000269a079f730;  1 drivers
v00000269a074b5d0_0 .net "Q1n", 0 0, L_00000269a079ed90;  1 drivers
v00000269a0749c30_0 .net8 "T0", 0 0, L_00000269a079e460;  1 drivers, strength-aware
v00000269a074b350_0 .net8 "T1", 0 0, L_00000269a079f5e0;  1 drivers, strength-aware
v00000269a074a450_0 .net8 "VDD", 0 0, L_00000269a06cb3a0;  1 drivers, strength-aware
v00000269a074b2b0_0 .net "inp", 0 0, L_00000269a078a1a0;  1 drivers
v00000269a07495f0_0 .net "inpn", 0 0, L_00000269a0788a80;  1 drivers
v00000269a0749a50_0 .net8 "outp", 0 0, RS_00000269a06ef098;  2 drivers, strength-aware
v00000269a0749ff0_0 .net "re", 0 0, L_00000269a07a0610;  alias, 1 drivers
v00000269a0749730_0 .net "ren", 0 0, L_00000269a07a1100;  alias, 1 drivers
v00000269a0749690_0 .net "we", 0 0, L_00000269a079ff10;  alias, 1 drivers
S_00000269a074f4d0 .scope generate, "bitcell_insts_i[1]" "bitcell_insts_i[1]" 4 34, 4 34 0, S_00000269a074fb10;
 .timescale 0 0;
P_00000269a06e4f20 .param/l "i" 0 4 34, +C4<01>;
S_00000269a074f660 .scope module, "bitcells" "bitcell" 4 35, 5 6 0, S_00000269a074f4d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_00000269a079e620 .functor NAND 1, L_00000269a078a7e0, L_00000269a079ff10, C4<1>, C4<1>;
L_00000269a079e230 .functor NAND 1, L_00000269a078a2e0, L_00000269a079ff10, C4<1>, C4<1>;
L_00000269a079dc10 .functor NAND 1, L_00000269a079e620, L_00000269a079eb60, C4<1>, C4<1>;
L_00000269a079eb60 .functor NAND 1, L_00000269a079e230, L_00000269a079dc10, C4<1>, C4<1>;
L_00000269a06cbf70 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_00000269a079e380 .functor PMOS 1, L_00000269a06cbf70, L_00000269a079eb60, C4<0>, C4<0>;
L_00000269a06cb720 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_00000269a079e540 .functor NMOS 1, L_00000269a06cb720, L_00000269a079eb60, C4<0>, C4<0>;
L_00000269a079f2d0 .functor PMOS 1, L_00000269a079e380, L_00000269a07a1100, C4<0>, C4<0>;
L_00000269a079e5b0 .functor NMOS 1, L_00000269a079e540, L_00000269a07a0610, C4<0>, C4<0>;
v00000269a0749af0_0 .net8 "GND", 0 0, L_00000269a06cb720;  1 drivers, strength-aware
v00000269a074a270_0 .net "Q0", 0 0, L_00000269a079e620;  1 drivers
v00000269a0749870_0 .net "Q0n", 0 0, L_00000269a079e230;  1 drivers
v00000269a074b670_0 .net "Q1", 0 0, L_00000269a079dc10;  1 drivers
v00000269a0749410_0 .net "Q1n", 0 0, L_00000269a079eb60;  1 drivers
v00000269a074b3f0_0 .net8 "T0", 0 0, L_00000269a079e380;  1 drivers, strength-aware
v00000269a0749550_0 .net8 "T1", 0 0, L_00000269a079e540;  1 drivers, strength-aware
v00000269a0749910_0 .net8 "VDD", 0 0, L_00000269a06cbf70;  1 drivers, strength-aware
v00000269a0749b90_0 .net "inp", 0 0, L_00000269a078a7e0;  1 drivers
v00000269a074a6d0_0 .net "inpn", 0 0, L_00000269a078a2e0;  1 drivers
v00000269a074a3b0_0 .net8 "outp", 0 0, RS_00000269a06ef458;  2 drivers, strength-aware
v00000269a074af90_0 .net "re", 0 0, L_00000269a07a0610;  alias, 1 drivers
v00000269a0749cd0_0 .net "ren", 0 0, L_00000269a07a1100;  alias, 1 drivers
v00000269a074b030_0 .net "we", 0 0, L_00000269a079ff10;  alias, 1 drivers
S_00000269a074f7f0 .scope generate, "bitcell_insts_i[2]" "bitcell_insts_i[2]" 4 34, 4 34 0, S_00000269a074fb10;
 .timescale 0 0;
P_00000269a06e4860 .param/l "i" 0 4 34, +C4<010>;
S_00000269a0754040 .scope module, "bitcells" "bitcell" 4 35, 5 6 0, S_00000269a074f7f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_00000269a079dc80 .functor NAND 1, L_00000269a07889e0, L_00000269a079ff10, C4<1>, C4<1>;
L_00000269a079e690 .functor NAND 1, L_00000269a078a380, L_00000269a079ff10, C4<1>, C4<1>;
L_00000269a079f420 .functor NAND 1, L_00000269a079dc80, L_00000269a079eee0, C4<1>, C4<1>;
L_00000269a079eee0 .functor NAND 1, L_00000269a079e690, L_00000269a079f420, C4<1>, C4<1>;
L_00000269a06cb410 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_00000269a079e700 .functor PMOS 1, L_00000269a06cb410, L_00000269a079eee0, C4<0>, C4<0>;
L_00000269a06cbb10 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_00000269a079e770 .functor NMOS 1, L_00000269a06cbb10, L_00000269a079eee0, C4<0>, C4<0>;
L_00000269a079ee00 .functor PMOS 1, L_00000269a079e700, L_00000269a07a1100, C4<0>, C4<0>;
L_00000269a079dcf0 .functor NMOS 1, L_00000269a079e770, L_00000269a07a0610, C4<0>, C4<0>;
v00000269a074a310_0 .net8 "GND", 0 0, L_00000269a06cbb10;  1 drivers, strength-aware
v00000269a07499b0_0 .net "Q0", 0 0, L_00000269a079dc80;  1 drivers
v00000269a0749d70_0 .net "Q0n", 0 0, L_00000269a079e690;  1 drivers
v00000269a074a4f0_0 .net "Q1", 0 0, L_00000269a079f420;  1 drivers
v00000269a074b210_0 .net "Q1n", 0 0, L_00000269a079eee0;  1 drivers
v00000269a0749e10_0 .net8 "T0", 0 0, L_00000269a079e700;  1 drivers, strength-aware
v00000269a074adb0_0 .net8 "T1", 0 0, L_00000269a079e770;  1 drivers, strength-aware
v00000269a074abd0_0 .net8 "VDD", 0 0, L_00000269a06cb410;  1 drivers, strength-aware
v00000269a074b490_0 .net "inp", 0 0, L_00000269a07889e0;  1 drivers
v00000269a074b0d0_0 .net "inpn", 0 0, L_00000269a078a380;  1 drivers
v00000269a074b710_0 .net8 "outp", 0 0, RS_00000269a06ef788;  2 drivers, strength-aware
v00000269a07494b0_0 .net "re", 0 0, L_00000269a07a0610;  alias, 1 drivers
v00000269a0749eb0_0 .net "ren", 0 0, L_00000269a07a1100;  alias, 1 drivers
v00000269a074b170_0 .net "we", 0 0, L_00000269a079ff10;  alias, 1 drivers
S_00000269a07557b0 .scope generate, "bitcell_insts_i[3]" "bitcell_insts_i[3]" 4 34, 4 34 0, S_00000269a074fb10;
 .timescale 0 0;
P_00000269a06e42a0 .param/l "i" 0 4 34, +C4<011>;
S_00000269a0754cc0 .scope module, "bitcells" "bitcell" 4 35, 5 6 0, S_00000269a07557b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_00000269a079e7e0 .functor NAND 1, L_00000269a078a920, L_00000269a079ff10, C4<1>, C4<1>;
L_00000269a079ddd0 .functor NAND 1, L_00000269a0788b20, L_00000269a079ff10, C4<1>, C4<1>;
L_00000269a079deb0 .functor NAND 1, L_00000269a079e7e0, L_00000269a079e850, C4<1>, C4<1>;
L_00000269a079e850 .functor NAND 1, L_00000269a079ddd0, L_00000269a079deb0, C4<1>, C4<1>;
L_00000269a06cb790 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_00000269a079ee70 .functor PMOS 1, L_00000269a06cb790, L_00000269a079e850, C4<0>, C4<0>;
L_00000269a06cb560 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_00000269a079efc0 .functor NMOS 1, L_00000269a06cb560, L_00000269a079e850, C4<0>, C4<0>;
L_00000269a079f340 .functor PMOS 1, L_00000269a079ee70, L_00000269a07a1100, C4<0>, C4<0>;
L_00000269a079eaf0 .functor NMOS 1, L_00000269a079efc0, L_00000269a07a0610, C4<0>, C4<0>;
v00000269a0749f50_0 .net8 "GND", 0 0, L_00000269a06cb560;  1 drivers, strength-aware
v00000269a074b7b0_0 .net "Q0", 0 0, L_00000269a079e7e0;  1 drivers
v00000269a07490f0_0 .net "Q0n", 0 0, L_00000269a079ddd0;  1 drivers
v00000269a074a090_0 .net "Q1", 0 0, L_00000269a079deb0;  1 drivers
v00000269a074b530_0 .net "Q1n", 0 0, L_00000269a079e850;  1 drivers
v00000269a074ab30_0 .net8 "T0", 0 0, L_00000269a079ee70;  1 drivers, strength-aware
v00000269a074a130_0 .net8 "T1", 0 0, L_00000269a079efc0;  1 drivers, strength-aware
v00000269a074a1d0_0 .net8 "VDD", 0 0, L_00000269a06cb790;  1 drivers, strength-aware
v00000269a074a590_0 .net "inp", 0 0, L_00000269a078a920;  1 drivers
v00000269a074a630_0 .net "inpn", 0 0, L_00000269a0788b20;  1 drivers
v00000269a074a810_0 .net8 "outp", 0 0, RS_00000269a06efab8;  2 drivers, strength-aware
v00000269a074a770_0 .net "re", 0 0, L_00000269a07a0610;  alias, 1 drivers
v00000269a074a8b0_0 .net "ren", 0 0, L_00000269a07a1100;  alias, 1 drivers
v00000269a0749230_0 .net "we", 0 0, L_00000269a079ff10;  alias, 1 drivers
S_00000269a0754360 .scope generate, "bitcell_insts_i[4]" "bitcell_insts_i[4]" 4 34, 4 34 0, S_00000269a074fb10;
 .timescale 0 0;
P_00000269a06e4760 .param/l "i" 0 4 34, +C4<0100>;
S_00000269a0754b30 .scope module, "bitcells" "bitcell" 4 35, 5 6 0, S_00000269a0754360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_00000269a079ebd0 .functor NAND 1, L_00000269a078a420, L_00000269a079ff10, C4<1>, C4<1>;
L_00000269a079ecb0 .functor NAND 1, L_00000269a07888a0, L_00000269a079ff10, C4<1>, C4<1>;
L_00000269a079ed20 .functor NAND 1, L_00000269a079ebd0, L_00000269a079de40, C4<1>, C4<1>;
L_00000269a079de40 .functor NAND 1, L_00000269a079ecb0, L_00000269a079ed20, C4<1>, C4<1>;
L_00000269a06cb870 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_00000269a079f110 .functor PMOS 1, L_00000269a06cb870, L_00000269a079de40, C4<0>, C4<0>;
L_00000269a06cb800 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_00000269a079df20 .functor NMOS 1, L_00000269a06cb800, L_00000269a079de40, C4<0>, C4<0>;
L_00000269a079f180 .functor PMOS 1, L_00000269a079f110, L_00000269a07a1100, C4<0>, C4<0>;
L_00000269a079f3b0 .functor NMOS 1, L_00000269a079df20, L_00000269a07a0610, C4<0>, C4<0>;
v00000269a074a950_0 .net8 "GND", 0 0, L_00000269a06cb800;  1 drivers, strength-aware
v00000269a0749190_0 .net "Q0", 0 0, L_00000269a079ebd0;  1 drivers
v00000269a074a9f0_0 .net "Q0n", 0 0, L_00000269a079ecb0;  1 drivers
v00000269a074aa90_0 .net "Q1", 0 0, L_00000269a079ed20;  1 drivers
v00000269a0749370_0 .net "Q1n", 0 0, L_00000269a079de40;  1 drivers
v00000269a074ac70_0 .net8 "T0", 0 0, L_00000269a079f110;  1 drivers, strength-aware
v00000269a074ad10_0 .net8 "T1", 0 0, L_00000269a079df20;  1 drivers, strength-aware
v00000269a074ae50_0 .net8 "VDD", 0 0, L_00000269a06cb870;  1 drivers, strength-aware
v00000269a0749050_0 .net "inp", 0 0, L_00000269a078a420;  1 drivers
v00000269a07492d0_0 .net "inpn", 0 0, L_00000269a07888a0;  1 drivers
v00000269a074db50_0 .net8 "outp", 0 0, RS_00000269a06efde8;  2 drivers, strength-aware
v00000269a074d470_0 .net "re", 0 0, L_00000269a07a0610;  alias, 1 drivers
v00000269a074d330_0 .net "ren", 0 0, L_00000269a07a1100;  alias, 1 drivers
v00000269a074ccf0_0 .net "we", 0 0, L_00000269a079ff10;  alias, 1 drivers
S_00000269a0754e50 .scope generate, "bitcell_insts_i[5]" "bitcell_insts_i[5]" 4 34, 4 34 0, S_00000269a074fb10;
 .timescale 0 0;
P_00000269a06e4f60 .param/l "i" 0 4 34, +C4<0101>;
S_00000269a0755490 .scope module, "bitcells" "bitcell" 4 35, 5 6 0, S_00000269a0754e50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_00000269a079df90 .functor NAND 1, L_00000269a0788bc0, L_00000269a079ff10, C4<1>, C4<1>;
L_00000269a079e070 .functor NAND 1, L_00000269a078d3a0, L_00000269a079ff10, C4<1>, C4<1>;
L_00000269a079e000 .functor NAND 1, L_00000269a079df90, L_00000269a079e150, C4<1>, C4<1>;
L_00000269a079e150 .functor NAND 1, L_00000269a079e070, L_00000269a079e000, C4<1>, C4<1>;
L_00000269a06cbb80 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_00000269a079e1c0 .functor PMOS 1, L_00000269a06cbb80, L_00000269a079e150, C4<0>, C4<0>;
L_00000269a06cbc60 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_00000269a079fb90 .functor NMOS 1, L_00000269a06cbc60, L_00000269a079e150, C4<0>, C4<0>;
L_00000269a079fd50 .functor PMOS 1, L_00000269a079e1c0, L_00000269a07a1100, C4<0>, C4<0>;
L_00000269a07a0450 .functor NMOS 1, L_00000269a079fb90, L_00000269a07a0610, C4<0>, C4<0>;
v00000269a074d6f0_0 .net8 "GND", 0 0, L_00000269a06cbc60;  1 drivers, strength-aware
v00000269a074df10_0 .net "Q0", 0 0, L_00000269a079df90;  1 drivers
v00000269a074c1b0_0 .net "Q0n", 0 0, L_00000269a079e070;  1 drivers
v00000269a074ce30_0 .net "Q1", 0 0, L_00000269a079e000;  1 drivers
v00000269a074dab0_0 .net "Q1n", 0 0, L_00000269a079e150;  1 drivers
v00000269a074bdf0_0 .net8 "T0", 0 0, L_00000269a079e1c0;  1 drivers, strength-aware
v00000269a074c250_0 .net8 "T1", 0 0, L_00000269a079fb90;  1 drivers, strength-aware
v00000269a074c7f0_0 .net8 "VDD", 0 0, L_00000269a06cbb80;  1 drivers, strength-aware
v00000269a074bf30_0 .net "inp", 0 0, L_00000269a0788bc0;  1 drivers
v00000269a074c570_0 .net "inpn", 0 0, L_00000269a078d3a0;  1 drivers
v00000269a074bc10_0 .net8 "outp", 0 0, RS_00000269a06f0118;  2 drivers, strength-aware
v00000269a074bd50_0 .net "re", 0 0, L_00000269a07a0610;  alias, 1 drivers
v00000269a074bcb0_0 .net "ren", 0 0, L_00000269a07a1100;  alias, 1 drivers
v00000269a074d830_0 .net "we", 0 0, L_00000269a079ff10;  alias, 1 drivers
S_00000269a0755300 .scope generate, "bitcell_insts_i[6]" "bitcell_insts_i[6]" 4 34, 4 34 0, S_00000269a074fb10;
 .timescale 0 0;
P_00000269a06e4e20 .param/l "i" 0 4 34, +C4<0110>;
S_00000269a07544f0 .scope module, "bitcells" "bitcell" 4 35, 5 6 0, S_00000269a0755300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_00000269a07a0290 .functor NAND 1, L_00000269a078d300, L_00000269a079ff10, C4<1>, C4<1>;
L_00000269a07a04c0 .functor NAND 1, L_00000269a078bdc0, L_00000269a079ff10, C4<1>, C4<1>;
L_00000269a07a0d10 .functor NAND 1, L_00000269a07a0290, L_00000269a079fe30, C4<1>, C4<1>;
L_00000269a079fe30 .functor NAND 1, L_00000269a07a04c0, L_00000269a07a0d10, C4<1>, C4<1>;
L_00000269a06cbcd0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_00000269a07a01b0 .functor PMOS 1, L_00000269a06cbcd0, L_00000269a079fe30, C4<0>, C4<0>;
L_00000269a06cbbf0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_00000269a07a0a00 .functor NMOS 1, L_00000269a06cbbf0, L_00000269a079fe30, C4<0>, C4<0>;
L_00000269a07a0140 .functor PMOS 1, L_00000269a07a01b0, L_00000269a07a1100, C4<0>, C4<0>;
L_00000269a07a0a70 .functor NMOS 1, L_00000269a07a0a00, L_00000269a07a0610, C4<0>, C4<0>;
v00000269a074c110_0 .net8 "GND", 0 0, L_00000269a06cbbf0;  1 drivers, strength-aware
v00000269a074cd90_0 .net "Q0", 0 0, L_00000269a07a0290;  1 drivers
v00000269a074be90_0 .net "Q0n", 0 0, L_00000269a07a04c0;  1 drivers
v00000269a074dbf0_0 .net "Q1", 0 0, L_00000269a07a0d10;  1 drivers
v00000269a074bfd0_0 .net "Q1n", 0 0, L_00000269a079fe30;  1 drivers
v00000269a074d0b0_0 .net8 "T0", 0 0, L_00000269a07a01b0;  1 drivers, strength-aware
v00000269a074bad0_0 .net8 "T1", 0 0, L_00000269a07a0a00;  1 drivers, strength-aware
v00000269a074ced0_0 .net8 "VDD", 0 0, L_00000269a06cbcd0;  1 drivers, strength-aware
v00000269a074cbb0_0 .net "inp", 0 0, L_00000269a078d300;  1 drivers
v00000269a074c070_0 .net "inpn", 0 0, L_00000269a078bdc0;  1 drivers
v00000269a074dfb0_0 .net8 "outp", 0 0, RS_00000269a06f0448;  2 drivers, strength-aware
v00000269a074c2f0_0 .net "re", 0 0, L_00000269a07a0610;  alias, 1 drivers
v00000269a074c610_0 .net "ren", 0 0, L_00000269a07a1100;  alias, 1 drivers
v00000269a074dc90_0 .net "we", 0 0, L_00000269a079ff10;  alias, 1 drivers
S_00000269a0755620 .scope generate, "bitcell_insts_i[7]" "bitcell_insts_i[7]" 4 34, 4 34 0, S_00000269a074fb10;
 .timescale 0 0;
P_00000269a06e4320 .param/l "i" 0 4 34, +C4<0111>;
S_00000269a07541d0 .scope module, "bitcells" "bitcell" 4 35, 5 6 0, S_00000269a0755620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_00000269a079fc00 .functor NAND 1, L_00000269a078bb40, L_00000269a079ff10, C4<1>, C4<1>;
L_00000269a079ff80 .functor NAND 1, L_00000269a078b3c0, L_00000269a079ff10, C4<1>, C4<1>;
L_00000269a079f880 .functor NAND 1, L_00000269a079fc00, L_00000269a07a0300, C4<1>, C4<1>;
L_00000269a07a0300 .functor NAND 1, L_00000269a079ff80, L_00000269a079f880, C4<1>, C4<1>;
L_00000269a06cbe20 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_00000269a07a0220 .functor PMOS 1, L_00000269a06cbe20, L_00000269a07a0300, C4<0>, C4<0>;
L_00000269a06cbdb0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_00000269a07a0990 .functor NMOS 1, L_00000269a06cbdb0, L_00000269a07a0300, C4<0>, C4<0>;
L_00000269a07a11e0 .functor PMOS 1, L_00000269a07a0220, L_00000269a07a1100, C4<0>, C4<0>;
L_00000269a07a0ed0 .functor NMOS 1, L_00000269a07a0990, L_00000269a07a0610, C4<0>, C4<0>;
v00000269a074ca70_0 .net8 "GND", 0 0, L_00000269a06cbdb0;  1 drivers, strength-aware
v00000269a074c390_0 .net "Q0", 0 0, L_00000269a079fc00;  1 drivers
v00000269a074c430_0 .net "Q0n", 0 0, L_00000269a079ff80;  1 drivers
v00000269a074cf70_0 .net "Q1", 0 0, L_00000269a079f880;  1 drivers
v00000269a074da10_0 .net "Q1n", 0 0, L_00000269a07a0300;  1 drivers
v00000269a074c6b0_0 .net8 "T0", 0 0, L_00000269a07a0220;  1 drivers, strength-aware
v00000269a074d5b0_0 .net8 "T1", 0 0, L_00000269a07a0990;  1 drivers, strength-aware
v00000269a074d3d0_0 .net8 "VDD", 0 0, L_00000269a06cbe20;  1 drivers, strength-aware
v00000269a074dd30_0 .net "inp", 0 0, L_00000269a078bb40;  1 drivers
v00000269a074d8d0_0 .net "inpn", 0 0, L_00000269a078b3c0;  1 drivers
v00000269a074ddd0_0 .net8 "outp", 0 0, RS_00000269a06f0778;  2 drivers, strength-aware
v00000269a074c4d0_0 .net "re", 0 0, L_00000269a07a0610;  alias, 1 drivers
v00000269a074c750_0 .net "ren", 0 0, L_00000269a07a1100;  alias, 1 drivers
v00000269a074c890_0 .net "we", 0 0, L_00000269a079ff10;  alias, 1 drivers
S_00000269a0755170 .scope generate, "bytecell_insts1[2]" "bytecell_insts1[2]" 3 34, 3 34 0, S_00000269a05c4d00;
 .timescale 0 0;
P_00000269a06e47a0 .param/l "i" 0 3 34, +C4<010>;
S_00000269a0753eb0 .scope module, "bytecell_inst" "bytecell" 3 35, 4 12 0, S_00000269a0755170;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "inpn";
    .port_info 2 /INPUT 1 "op";
    .port_info 3 /INPUT 1 "sel";
    .port_info 4 /OUTPUT 8 "outp";
L_00000269a07a9160 .functor NOT 1, v00000269a0788ee0_0, C4<0>, C4<0>, C4<0>;
L_00000269a07a9c50 .functor AND 1, L_00000269a078cea0, v00000269a0788ee0_0, C4<1>, C4<1>;
L_00000269a07a9e80 .functor NAND 1, L_00000269a078cea0, L_00000269a07a9160, C4<1>, C4<1>;
L_00000269a07a99b0 .functor NOT 1, L_00000269a07a9e80, C4<0>, C4<0>, C4<0>;
v00000269a075b000_0 .net "inp", 7 0, v00000269a07895c0_0;  alias, 1 drivers
v00000269a075ccc0_0 .net "inpn", 7 0, L_00000269a078efc0;  alias, 1 drivers
v00000269a075b820_0 .net "op", 0 0, v00000269a0788ee0_0;  alias, 1 drivers
v00000269a075c5e0_0 .net "opn", 0 0, L_00000269a07a9160;  1 drivers
v00000269a075c360_0 .net8 "outp", 7 0, RS_00000269a06eed68;  alias, 8 drivers
v00000269a075d300_0 .net "re", 0 0, L_00000269a07a99b0;  1 drivers
v00000269a075c400_0 .net "ren", 0 0, L_00000269a07a9e80;  1 drivers
v00000269a075b8c0_0 .net "sel", 0 0, L_00000269a078cea0;  1 drivers
v00000269a075b960_0 .net "we", 0 0, L_00000269a07a9c50;  1 drivers
L_00000269a078baa0 .part v00000269a07895c0_0, 0, 1;
L_00000269a078bbe0 .part L_00000269a078efc0, 0, 1;
L_00000269a078b820 .part v00000269a07895c0_0, 1, 1;
L_00000269a078b500 .part L_00000269a078efc0, 1, 1;
L_00000269a078af60 .part v00000269a07895c0_0, 2, 1;
L_00000269a078b5a0 .part L_00000269a078efc0, 2, 1;
L_00000269a078b460 .part v00000269a07895c0_0, 3, 1;
L_00000269a078c220 .part L_00000269a078efc0, 3, 1;
L_00000269a078b8c0 .part v00000269a07895c0_0, 4, 1;
L_00000269a078c360 .part L_00000269a078efc0, 4, 1;
L_00000269a078bc80 .part v00000269a07895c0_0, 5, 1;
L_00000269a078bd20 .part L_00000269a078efc0, 5, 1;
L_00000269a078ce00 .part v00000269a07895c0_0, 6, 1;
L_00000269a078d6c0 .part L_00000269a078efc0, 6, 1;
L_00000269a078b000 .part v00000269a07895c0_0, 7, 1;
L_00000269a078b640 .part L_00000269a078efc0, 7, 1;
RS_00000269a06f0bf8 .resolv tri, L_00000269a079f8f0, L_00000269a079fce0;
RS_00000269a06f0fb8 .resolv tri, L_00000269a07a03e0, L_00000269a07a06f0;
RS_00000269a06f12e8 .resolv tri, L_00000269a07a0840, L_00000269a079f810;
RS_00000269a06f1618 .resolv tri, L_00000269a079fb20, L_00000269a079f960;
LS_00000269a078c4a0_0_0 .concat8 [ 1 1 1 1], RS_00000269a06f0bf8, RS_00000269a06f0fb8, RS_00000269a06f12e8, RS_00000269a06f1618;
RS_00000269a06f1948 .resolv tri, L_00000269a079f7a0, L_00000269a079f9d0;
RS_00000269a06f1c78 .resolv tri, L_00000269a07a13a0, L_00000269a07a15d0;
RS_00000269a06f1fa8 .resolv tri, L_00000269a07a1950, L_00000269a07a1a30;
RS_00000269a06f22d8 .resolv tri, L_00000269a07a98d0, L_00000269a07a8ec0;
LS_00000269a078c4a0_0_4 .concat8 [ 1 1 1 1], RS_00000269a06f1948, RS_00000269a06f1c78, RS_00000269a06f1fa8, RS_00000269a06f22d8;
L_00000269a078c4a0 .concat8 [ 4 4 0 0], LS_00000269a078c4a0_0_0, LS_00000269a078c4a0_0_4;
S_00000269a0754fe0 .scope generate, "bitcell_insts_i[0]" "bitcell_insts_i[0]" 4 34, 4 34 0, S_00000269a0753eb0;
 .timescale 0 0;
P_00000269a06e44a0 .param/l "i" 0 4 34, +C4<00>;
S_00000269a0754680 .scope module, "bitcells" "bitcell" 4 35, 5 6 0, S_00000269a0754fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_00000269a07a1090 .functor NAND 1, L_00000269a078baa0, L_00000269a07a9c50, C4<1>, C4<1>;
L_00000269a079fc70 .functor NAND 1, L_00000269a078bbe0, L_00000269a07a9c50, C4<1>, C4<1>;
L_00000269a079fdc0 .functor NAND 1, L_00000269a07a1090, L_00000269a07a0530, C4<1>, C4<1>;
L_00000269a07a0530 .functor NAND 1, L_00000269a079fc70, L_00000269a079fdc0, C4<1>, C4<1>;
L_00000269a0799980 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_00000269a07a0fb0 .functor PMOS 1, L_00000269a0799980, L_00000269a07a0530, C4<0>, C4<0>;
L_00000269a06cc0c0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_00000269a079fea0 .functor NMOS 1, L_00000269a06cc0c0, L_00000269a07a0530, C4<0>, C4<0>;
L_00000269a079f8f0 .functor PMOS 1, L_00000269a07a0fb0, L_00000269a07a9e80, C4<0>, C4<0>;
L_00000269a079fce0 .functor NMOS 1, L_00000269a079fea0, L_00000269a07a99b0, C4<0>, C4<0>;
v00000269a074b990_0 .net8 "GND", 0 0, L_00000269a06cc0c0;  1 drivers, strength-aware
v00000269a074d150_0 .net "Q0", 0 0, L_00000269a07a1090;  1 drivers
v00000269a074cb10_0 .net "Q0n", 0 0, L_00000269a079fc70;  1 drivers
v00000269a074cc50_0 .net "Q1", 0 0, L_00000269a079fdc0;  1 drivers
v00000269a074d1f0_0 .net "Q1n", 0 0, L_00000269a07a0530;  1 drivers
v00000269a074d290_0 .net8 "T0", 0 0, L_00000269a07a0fb0;  1 drivers, strength-aware
v00000269a074d510_0 .net8 "T1", 0 0, L_00000269a079fea0;  1 drivers, strength-aware
v00000269a074d790_0 .net8 "VDD", 0 0, L_00000269a0799980;  1 drivers, strength-aware
v00000269a074bb70_0 .net "inp", 0 0, L_00000269a078baa0;  1 drivers
v00000269a074e370_0 .net "inpn", 0 0, L_00000269a078bbe0;  1 drivers
v00000269a074e690_0 .net8 "outp", 0 0, RS_00000269a06f0bf8;  2 drivers, strength-aware
v00000269a074e230_0 .net "re", 0 0, L_00000269a07a99b0;  alias, 1 drivers
v00000269a074e410_0 .net "ren", 0 0, L_00000269a07a9e80;  alias, 1 drivers
v00000269a074e0f0_0 .net "we", 0 0, L_00000269a07a9c50;  alias, 1 drivers
S_00000269a0755940 .scope generate, "bitcell_insts_i[1]" "bitcell_insts_i[1]" 4 34, 4 34 0, S_00000269a0753eb0;
 .timescale 0 0;
P_00000269a06e46a0 .param/l "i" 0 4 34, +C4<01>;
S_00000269a0755ad0 .scope module, "bitcells" "bitcell" 4 35, 5 6 0, S_00000269a0755940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_00000269a07a0ae0 .functor NAND 1, L_00000269a078b820, L_00000269a07a9c50, C4<1>, C4<1>;
L_00000269a079fff0 .functor NAND 1, L_00000269a078b500, L_00000269a07a9c50, C4<1>, C4<1>;
L_00000269a07a0680 .functor NAND 1, L_00000269a07a0ae0, L_00000269a07a1020, C4<1>, C4<1>;
L_00000269a07a1020 .functor NAND 1, L_00000269a079fff0, L_00000269a07a0680, C4<1>, C4<1>;
L_00000269a079b510 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_00000269a07a05a0 .functor PMOS 1, L_00000269a079b510, L_00000269a07a1020, C4<0>, C4<0>;
L_00000269a079a710 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_00000269a07a0370 .functor NMOS 1, L_00000269a079a710, L_00000269a07a1020, C4<0>, C4<0>;
L_00000269a07a03e0 .functor PMOS 1, L_00000269a07a05a0, L_00000269a07a9e80, C4<0>, C4<0>;
L_00000269a07a06f0 .functor NMOS 1, L_00000269a07a0370, L_00000269a07a99b0, C4<0>, C4<0>;
v00000269a074e5f0_0 .net8 "GND", 0 0, L_00000269a079a710;  1 drivers, strength-aware
v00000269a074e550_0 .net "Q0", 0 0, L_00000269a07a0ae0;  1 drivers
v00000269a074e190_0 .net "Q0n", 0 0, L_00000269a079fff0;  1 drivers
v00000269a074e730_0 .net "Q1", 0 0, L_00000269a07a0680;  1 drivers
v00000269a074e050_0 .net "Q1n", 0 0, L_00000269a07a1020;  1 drivers
v00000269a074e4b0_0 .net8 "T0", 0 0, L_00000269a07a05a0;  1 drivers, strength-aware
v00000269a074e2d0_0 .net8 "T1", 0 0, L_00000269a07a0370;  1 drivers, strength-aware
v00000269a075a240_0 .net8 "VDD", 0 0, L_00000269a079b510;  1 drivers, strength-aware
v00000269a0759980_0 .net "inp", 0 0, L_00000269a078b820;  1 drivers
v00000269a075aa60_0 .net "inpn", 0 0, L_00000269a078b500;  1 drivers
v00000269a0758c60_0 .net8 "outp", 0 0, RS_00000269a06f0fb8;  2 drivers, strength-aware
v00000269a0759020_0 .net "re", 0 0, L_00000269a07a99b0;  alias, 1 drivers
v00000269a07592a0_0 .net "ren", 0 0, L_00000269a07a9e80;  alias, 1 drivers
v00000269a0758da0_0 .net "we", 0 0, L_00000269a07a9c50;  alias, 1 drivers
S_00000269a0753d20 .scope generate, "bitcell_insts_i[2]" "bitcell_insts_i[2]" 4 34, 4 34 0, S_00000269a0753eb0;
 .timescale 0 0;
P_00000269a06e4be0 .param/l "i" 0 4 34, +C4<010>;
S_00000269a0754810 .scope module, "bitcells" "bitcell" 4 35, 5 6 0, S_00000269a0753d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_00000269a07a1170 .functor NAND 1, L_00000269a078af60, L_00000269a07a9c50, C4<1>, C4<1>;
L_00000269a07a0760 .functor NAND 1, L_00000269a078b5a0, L_00000269a07a9c50, C4<1>, C4<1>;
L_00000269a07a0b50 .functor NAND 1, L_00000269a07a1170, L_00000269a07a07d0, C4<1>, C4<1>;
L_00000269a07a07d0 .functor NAND 1, L_00000269a07a0760, L_00000269a07a0b50, C4<1>, C4<1>;
L_00000269a079a630 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_00000269a079fa40 .functor PMOS 1, L_00000269a079a630, L_00000269a07a07d0, C4<0>, C4<0>;
L_00000269a079b200 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_00000269a07a0e60 .functor NMOS 1, L_00000269a079b200, L_00000269a07a07d0, C4<0>, C4<0>;
L_00000269a07a0840 .functor PMOS 1, L_00000269a079fa40, L_00000269a07a9e80, C4<0>, C4<0>;
L_00000269a079f810 .functor NMOS 1, L_00000269a07a0e60, L_00000269a07a99b0, C4<0>, C4<0>;
v00000269a07597a0_0 .net8 "GND", 0 0, L_00000269a079b200;  1 drivers, strength-aware
v00000269a075a380_0 .net "Q0", 0 0, L_00000269a07a1170;  1 drivers
v00000269a0759200_0 .net "Q0n", 0 0, L_00000269a07a0760;  1 drivers
v00000269a0759340_0 .net "Q1", 0 0, L_00000269a07a0b50;  1 drivers
v00000269a0759fc0_0 .net "Q1n", 0 0, L_00000269a07a07d0;  1 drivers
v00000269a0759f20_0 .net8 "T0", 0 0, L_00000269a079fa40;  1 drivers, strength-aware
v00000269a07593e0_0 .net8 "T1", 0 0, L_00000269a07a0e60;  1 drivers, strength-aware
v00000269a0759ca0_0 .net8 "VDD", 0 0, L_00000269a079a630;  1 drivers, strength-aware
v00000269a0759a20_0 .net "inp", 0 0, L_00000269a078af60;  1 drivers
v00000269a0759520_0 .net "inpn", 0 0, L_00000269a078b5a0;  1 drivers
v00000269a075ad80_0 .net8 "outp", 0 0, RS_00000269a06f12e8;  2 drivers, strength-aware
v00000269a075a060_0 .net "re", 0 0, L_00000269a07a99b0;  alias, 1 drivers
v00000269a075a100_0 .net "ren", 0 0, L_00000269a07a9e80;  alias, 1 drivers
v00000269a0758e40_0 .net "we", 0 0, L_00000269a07a9c50;  alias, 1 drivers
S_00000269a07549a0 .scope generate, "bitcell_insts_i[3]" "bitcell_insts_i[3]" 4 34, 4 34 0, S_00000269a0753eb0;
 .timescale 0 0;
P_00000269a06e4aa0 .param/l "i" 0 4 34, +C4<011>;
S_00000269a075e280 .scope module, "bitcells" "bitcell" 4 35, 5 6 0, S_00000269a07549a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_00000269a07a08b0 .functor NAND 1, L_00000269a078b460, L_00000269a07a9c50, C4<1>, C4<1>;
L_00000269a07a0920 .functor NAND 1, L_00000269a078c220, L_00000269a07a9c50, C4<1>, C4<1>;
L_00000269a07a0bc0 .functor NAND 1, L_00000269a07a08b0, L_00000269a07a0c30, C4<1>, C4<1>;
L_00000269a07a0c30 .functor NAND 1, L_00000269a07a0920, L_00000269a07a0bc0, C4<1>, C4<1>;
L_00000269a0799d70 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_00000269a07a1330 .functor PMOS 1, L_00000269a0799d70, L_00000269a07a0c30, C4<0>, C4<0>;
L_00000269a079ada0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_00000269a07a0ca0 .functor NMOS 1, L_00000269a079ada0, L_00000269a07a0c30, C4<0>, C4<0>;
L_00000269a079fb20 .functor PMOS 1, L_00000269a07a1330, L_00000269a07a9e80, C4<0>, C4<0>;
L_00000269a079f960 .functor NMOS 1, L_00000269a07a0ca0, L_00000269a07a99b0, C4<0>, C4<0>;
v00000269a07589e0_0 .net8 "GND", 0 0, L_00000269a079ada0;  1 drivers, strength-aware
v00000269a0759ac0_0 .net "Q0", 0 0, L_00000269a07a08b0;  1 drivers
v00000269a0758f80_0 .net "Q0n", 0 0, L_00000269a07a0920;  1 drivers
v00000269a07595c0_0 .net "Q1", 0 0, L_00000269a07a0bc0;  1 drivers
v00000269a075a7e0_0 .net "Q1n", 0 0, L_00000269a07a0c30;  1 drivers
v00000269a0758ee0_0 .net8 "T0", 0 0, L_00000269a07a1330;  1 drivers, strength-aware
v00000269a075a600_0 .net8 "T1", 0 0, L_00000269a07a0ca0;  1 drivers, strength-aware
v00000269a0759700_0 .net8 "VDD", 0 0, L_00000269a0799d70;  1 drivers, strength-aware
v00000269a075a920_0 .net "inp", 0 0, L_00000269a078b460;  1 drivers
v00000269a075a2e0_0 .net "inpn", 0 0, L_00000269a078c220;  1 drivers
v00000269a0759480_0 .net8 "outp", 0 0, RS_00000269a06f1618;  2 drivers, strength-aware
v00000269a0759660_0 .net "re", 0 0, L_00000269a07a99b0;  alias, 1 drivers
v00000269a075a6a0_0 .net "ren", 0 0, L_00000269a07a9e80;  alias, 1 drivers
v00000269a07590c0_0 .net "we", 0 0, L_00000269a07a9c50;  alias, 1 drivers
S_00000269a075e5a0 .scope generate, "bitcell_insts_i[4]" "bitcell_insts_i[4]" 4 34, 4 34 0, S_00000269a0753eb0;
 .timescale 0 0;
P_00000269a06e5020 .param/l "i" 0 4 34, +C4<0100>;
S_00000269a075ef00 .scope module, "bitcells" "bitcell" 4 35, 5 6 0, S_00000269a075e5a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_00000269a07a0df0 .functor NAND 1, L_00000269a078b8c0, L_00000269a07a9c50, C4<1>, C4<1>;
L_00000269a07a0f40 .functor NAND 1, L_00000269a078c360, L_00000269a07a9c50, C4<1>, C4<1>;
L_00000269a07a1250 .functor NAND 1, L_00000269a07a0df0, L_00000269a07a0060, C4<1>, C4<1>;
L_00000269a07a0060 .functor NAND 1, L_00000269a07a0f40, L_00000269a07a1250, C4<1>, C4<1>;
L_00000269a079a6a0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_00000269a07a00d0 .functor PMOS 1, L_00000269a079a6a0, L_00000269a07a0060, C4<0>, C4<0>;
L_00000269a079a0f0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_00000269a07a12c0 .functor NMOS 1, L_00000269a079a0f0, L_00000269a07a0060, C4<0>, C4<0>;
L_00000269a079f7a0 .functor PMOS 1, L_00000269a07a00d0, L_00000269a07a9e80, C4<0>, C4<0>;
L_00000269a079f9d0 .functor NMOS 1, L_00000269a07a12c0, L_00000269a07a99b0, C4<0>, C4<0>;
v00000269a0759840_0 .net8 "GND", 0 0, L_00000269a079a0f0;  1 drivers, strength-aware
v00000269a0759de0_0 .net "Q0", 0 0, L_00000269a07a0df0;  1 drivers
v00000269a075a420_0 .net "Q0n", 0 0, L_00000269a07a0f40;  1 drivers
v00000269a0759d40_0 .net "Q1", 0 0, L_00000269a07a1250;  1 drivers
v00000269a075a1a0_0 .net "Q1n", 0 0, L_00000269a07a0060;  1 drivers
v00000269a075ae20_0 .net8 "T0", 0 0, L_00000269a07a00d0;  1 drivers, strength-aware
v00000269a075a4c0_0 .net8 "T1", 0 0, L_00000269a07a12c0;  1 drivers, strength-aware
v00000269a0759160_0 .net8 "VDD", 0 0, L_00000269a079a6a0;  1 drivers, strength-aware
v00000269a0758a80_0 .net "inp", 0 0, L_00000269a078b8c0;  1 drivers
v00000269a07598e0_0 .net "inpn", 0 0, L_00000269a078c360;  1 drivers
v00000269a0759b60_0 .net8 "outp", 0 0, RS_00000269a06f1948;  2 drivers, strength-aware
v00000269a0759e80_0 .net "re", 0 0, L_00000269a07a99b0;  alias, 1 drivers
v00000269a0758d00_0 .net "ren", 0 0, L_00000269a07a9e80;  alias, 1 drivers
v00000269a075ab00_0 .net "we", 0 0, L_00000269a07a9c50;  alias, 1 drivers
S_00000269a075f090 .scope generate, "bitcell_insts_i[5]" "bitcell_insts_i[5]" 4 34, 4 34 0, S_00000269a0753eb0;
 .timescale 0 0;
P_00000269a06e49e0 .param/l "i" 0 4 34, +C4<0101>;
S_00000269a075f3b0 .scope module, "bitcells" "bitcell" 4 35, 5 6 0, S_00000269a075f090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_00000269a079fab0 .functor NAND 1, L_00000269a078bc80, L_00000269a07a9c50, C4<1>, C4<1>;
L_00000269a07a1480 .functor NAND 1, L_00000269a078bd20, L_00000269a07a9c50, C4<1>, C4<1>;
L_00000269a07a14f0 .functor NAND 1, L_00000269a079fab0, L_00000269a07a16b0, C4<1>, C4<1>;
L_00000269a07a16b0 .functor NAND 1, L_00000269a07a1480, L_00000269a07a14f0, C4<1>, C4<1>;
L_00000269a079a470 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_00000269a07a19c0 .functor PMOS 1, L_00000269a079a470, L_00000269a07a16b0, C4<0>, C4<0>;
L_00000269a079aa20 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_00000269a07a1560 .functor NMOS 1, L_00000269a079aa20, L_00000269a07a16b0, C4<0>, C4<0>;
L_00000269a07a13a0 .functor PMOS 1, L_00000269a07a19c0, L_00000269a07a9e80, C4<0>, C4<0>;
L_00000269a07a15d0 .functor NMOS 1, L_00000269a07a1560, L_00000269a07a99b0, C4<0>, C4<0>;
v00000269a075a880_0 .net8 "GND", 0 0, L_00000269a079aa20;  1 drivers, strength-aware
v00000269a075a560_0 .net "Q0", 0 0, L_00000269a079fab0;  1 drivers
v00000269a0759c00_0 .net "Q0n", 0 0, L_00000269a07a1480;  1 drivers
v00000269a075a740_0 .net "Q1", 0 0, L_00000269a07a14f0;  1 drivers
v00000269a075ace0_0 .net "Q1n", 0 0, L_00000269a07a16b0;  1 drivers
v00000269a075a9c0_0 .net8 "T0", 0 0, L_00000269a07a19c0;  1 drivers, strength-aware
v00000269a075aba0_0 .net8 "T1", 0 0, L_00000269a07a1560;  1 drivers, strength-aware
v00000269a075aec0_0 .net8 "VDD", 0 0, L_00000269a079a470;  1 drivers, strength-aware
v00000269a075ac40_0 .net "inp", 0 0, L_00000269a078bc80;  1 drivers
v00000269a0758760_0 .net "inpn", 0 0, L_00000269a078bd20;  1 drivers
v00000269a0758800_0 .net8 "outp", 0 0, RS_00000269a06f1c78;  2 drivers, strength-aware
v00000269a07588a0_0 .net "re", 0 0, L_00000269a07a99b0;  alias, 1 drivers
v00000269a0758940_0 .net "ren", 0 0, L_00000269a07a9e80;  alias, 1 drivers
v00000269a0758b20_0 .net "we", 0 0, L_00000269a07a9c50;  alias, 1 drivers
S_00000269a075e730 .scope generate, "bitcell_insts_i[6]" "bitcell_insts_i[6]" 4 34, 4 34 0, S_00000269a0753eb0;
 .timescale 0 0;
P_00000269a06e43a0 .param/l "i" 0 4 34, +C4<0110>;
S_00000269a075f220 .scope module, "bitcells" "bitcell" 4 35, 5 6 0, S_00000269a075e730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_00000269a07a1640 .functor NAND 1, L_00000269a078ce00, L_00000269a07a9c50, C4<1>, C4<1>;
L_00000269a07a1870 .functor NAND 1, L_00000269a078d6c0, L_00000269a07a9c50, C4<1>, C4<1>;
L_00000269a07a1720 .functor NAND 1, L_00000269a07a1640, L_00000269a07a1790, C4<1>, C4<1>;
L_00000269a07a1790 .functor NAND 1, L_00000269a07a1870, L_00000269a07a1720, C4<1>, C4<1>;
L_00000269a079ae10 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_00000269a07a1800 .functor PMOS 1, L_00000269a079ae10, L_00000269a07a1790, C4<0>, C4<0>;
L_00000269a079b2e0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_00000269a07a18e0 .functor NMOS 1, L_00000269a079b2e0, L_00000269a07a1790, C4<0>, C4<0>;
L_00000269a07a1950 .functor PMOS 1, L_00000269a07a1800, L_00000269a07a9e80, C4<0>, C4<0>;
L_00000269a07a1a30 .functor NMOS 1, L_00000269a07a18e0, L_00000269a07a99b0, C4<0>, C4<0>;
v00000269a0758bc0_0 .net8 "GND", 0 0, L_00000269a079b2e0;  1 drivers, strength-aware
v00000269a075cae0_0 .net "Q0", 0 0, L_00000269a07a1640;  1 drivers
v00000269a075b3c0_0 .net "Q0n", 0 0, L_00000269a07a1870;  1 drivers
v00000269a075c900_0 .net "Q1", 0 0, L_00000269a07a1720;  1 drivers
v00000269a075c180_0 .net "Q1n", 0 0, L_00000269a07a1790;  1 drivers
v00000269a075b5a0_0 .net8 "T0", 0 0, L_00000269a07a1800;  1 drivers, strength-aware
v00000269a075c4a0_0 .net8 "T1", 0 0, L_00000269a07a18e0;  1 drivers, strength-aware
v00000269a075c220_0 .net8 "VDD", 0 0, L_00000269a079ae10;  1 drivers, strength-aware
v00000269a075d260_0 .net "inp", 0 0, L_00000269a078ce00;  1 drivers
v00000269a075ba00_0 .net "inpn", 0 0, L_00000269a078d6c0;  1 drivers
v00000269a075be60_0 .net8 "outp", 0 0, RS_00000269a06f1fa8;  2 drivers, strength-aware
v00000269a075c9a0_0 .net "re", 0 0, L_00000269a07a99b0;  alias, 1 drivers
v00000269a075d3a0_0 .net "ren", 0 0, L_00000269a07a9e80;  alias, 1 drivers
v00000269a075c2c0_0 .net "we", 0 0, L_00000269a07a9c50;  alias, 1 drivers
S_00000269a075df60 .scope generate, "bitcell_insts_i[7]" "bitcell_insts_i[7]" 4 34, 4 34 0, S_00000269a0753eb0;
 .timescale 0 0;
P_00000269a06e41a0 .param/l "i" 0 4 34, +C4<0111>;
S_00000269a075e0f0 .scope module, "bitcells" "bitcell" 4 35, 5 6 0, S_00000269a075df60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_00000269a07a1aa0 .functor NAND 1, L_00000269a078b000, L_00000269a07a9c50, C4<1>, C4<1>;
L_00000269a07a1410 .functor NAND 1, L_00000269a078b640, L_00000269a07a9c50, C4<1>, C4<1>;
L_00000269a079d880 .functor NAND 1, L_00000269a07a1aa0, L_00000269a07a9e10, C4<1>, C4<1>;
L_00000269a07a9e10 .functor NAND 1, L_00000269a07a1410, L_00000269a079d880, C4<1>, C4<1>;
L_00000269a079ae80 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_00000269a07a90f0 .functor PMOS 1, L_00000269a079ae80, L_00000269a07a9e10, C4<0>, C4<0>;
L_00000269a079b350 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_00000269a07aa510 .functor NMOS 1, L_00000269a079b350, L_00000269a07a9e10, C4<0>, C4<0>;
L_00000269a07a98d0 .functor PMOS 1, L_00000269a07a90f0, L_00000269a07a9e80, C4<0>, C4<0>;
L_00000269a07a8ec0 .functor NMOS 1, L_00000269a07aa510, L_00000269a07a99b0, C4<0>, C4<0>;
v00000269a075c720_0 .net8 "GND", 0 0, L_00000269a079b350;  1 drivers, strength-aware
v00000269a075cb80_0 .net "Q0", 0 0, L_00000269a07a1aa0;  1 drivers
v00000269a075b460_0 .net "Q0n", 0 0, L_00000269a07a1410;  1 drivers
v00000269a075ca40_0 .net "Q1", 0 0, L_00000269a079d880;  1 drivers
v00000269a075cc20_0 .net "Q1n", 0 0, L_00000269a07a9e10;  1 drivers
v00000269a075bf00_0 .net8 "T0", 0 0, L_00000269a07a90f0;  1 drivers, strength-aware
v00000269a075b640_0 .net8 "T1", 0 0, L_00000269a07aa510;  1 drivers, strength-aware
v00000269a075b500_0 .net8 "VDD", 0 0, L_00000269a079ae80;  1 drivers, strength-aware
v00000269a075bb40_0 .net "inp", 0 0, L_00000269a078b000;  1 drivers
v00000269a075b6e0_0 .net "inpn", 0 0, L_00000269a078b640;  1 drivers
v00000269a075cf40_0 .net8 "outp", 0 0, RS_00000269a06f22d8;  2 drivers, strength-aware
v00000269a075c540_0 .net "re", 0 0, L_00000269a07a99b0;  alias, 1 drivers
v00000269a075bdc0_0 .net "ren", 0 0, L_00000269a07a9e80;  alias, 1 drivers
v00000269a075b780_0 .net "we", 0 0, L_00000269a07a9c50;  alias, 1 drivers
S_00000269a075f540 .scope generate, "bytecell_insts1[3]" "bytecell_insts1[3]" 3 34, 3 34 0, S_00000269a05c4d00;
 .timescale 0 0;
P_00000269a06e4ae0 .param/l "i" 0 3 34, +C4<011>;
S_00000269a075ed70 .scope module, "bytecell_inst" "bytecell" 3 35, 4 12 0, S_00000269a075f540;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "inpn";
    .port_info 2 /INPUT 1 "op";
    .port_info 3 /INPUT 1 "sel";
    .port_info 4 /OUTPUT 8 "outp";
L_00000269a07ab930 .functor NOT 1, v00000269a0788ee0_0, C4<0>, C4<0>, C4<0>;
L_00000269a07ac340 .functor AND 1, L_00000269a078b1e0, v00000269a0788ee0_0, C4<1>, C4<1>;
L_00000269a07ab000 .functor NAND 1, L_00000269a078b1e0, L_00000269a07ab930, C4<1>, C4<1>;
L_00000269a07ab700 .functor NOT 1, L_00000269a07ab000, C4<0>, C4<0>, C4<0>;
v00000269a0764910_0 .net "inp", 7 0, v00000269a07895c0_0;  alias, 1 drivers
v00000269a0765630_0 .net "inpn", 7 0, L_00000269a078efc0;  alias, 1 drivers
v00000269a0764730_0 .net "op", 0 0, v00000269a0788ee0_0;  alias, 1 drivers
v00000269a07642d0_0 .net "opn", 0 0, L_00000269a07ab930;  1 drivers
v00000269a0764d70_0 .net8 "outp", 7 0, RS_00000269a06eed68;  alias, 8 drivers
v00000269a0765b30_0 .net "re", 0 0, L_00000269a07ab700;  1 drivers
v00000269a07654f0_0 .net "ren", 0 0, L_00000269a07ab000;  1 drivers
v00000269a0766670_0 .net "sel", 0 0, L_00000269a078b1e0;  1 drivers
v00000269a0765f90_0 .net "we", 0 0, L_00000269a07ac340;  1 drivers
L_00000269a078b6e0 .part v00000269a07895c0_0, 0, 1;
L_00000269a078cf40 .part L_00000269a078efc0, 0, 1;
L_00000269a078bf00 .part v00000269a07895c0_0, 1, 1;
L_00000269a078be60 .part L_00000269a078efc0, 1, 1;
L_00000269a078b140 .part v00000269a07895c0_0, 2, 1;
L_00000269a078d1c0 .part L_00000269a078efc0, 2, 1;
L_00000269a078c540 .part v00000269a07895c0_0, 3, 1;
L_00000269a078c180 .part L_00000269a078efc0, 3, 1;
L_00000269a078d4e0 .part v00000269a07895c0_0, 4, 1;
L_00000269a078bfa0 .part L_00000269a078efc0, 4, 1;
L_00000269a078c040 .part v00000269a07895c0_0, 5, 1;
L_00000269a078ccc0 .part L_00000269a078efc0, 5, 1;
L_00000269a078d440 .part v00000269a07895c0_0, 6, 1;
L_00000269a078b780 .part L_00000269a078efc0, 6, 1;
L_00000269a078c9a0 .part v00000269a07895c0_0, 7, 1;
L_00000269a078b0a0 .part L_00000269a078efc0, 7, 1;
RS_00000269a06f2758 .resolv tri, L_00000269a07a9be0, L_00000269a07aa4a0;
RS_00000269a06f2b18 .resolv tri, L_00000269a07a9320, L_00000269a07a9550;
RS_00000269a06f2e48 .resolv tri, L_00000269a07aa3c0, L_00000269a07a8fa0;
RS_00000269a06f3178 .resolv tri, L_00000269a07a9d30, L_00000269a07a9b00;
LS_00000269a078d120_0_0 .concat8 [ 1 1 1 1], RS_00000269a06f2758, RS_00000269a06f2b18, RS_00000269a06f2e48, RS_00000269a06f3178;
RS_00000269a06f34a8 .resolv tri, L_00000269a07aa580, L_00000269a07aa350;
RS_00000269a06f37d8 .resolv tri, L_00000269a07aa120, L_00000269a07a9a20;
RS_00000269a06f3b08 .resolv tri, L_00000269a07ac3b0, L_00000269a07ab8c0;
RS_00000269a06f3e38 .resolv tri, L_00000269a07ac2d0, L_00000269a07aae40;
LS_00000269a078d120_0_4 .concat8 [ 1 1 1 1], RS_00000269a06f34a8, RS_00000269a06f37d8, RS_00000269a06f3b08, RS_00000269a06f3e38;
L_00000269a078d120 .concat8 [ 4 4 0 0], LS_00000269a078d120_0_0, LS_00000269a078d120_0_4;
S_00000269a075e410 .scope generate, "bitcell_insts_i[0]" "bitcell_insts_i[0]" 4 34, 4 34 0, S_00000269a075ed70;
 .timescale 0 0;
P_00000269a06e4d20 .param/l "i" 0 4 34, +C4<00>;
S_00000269a075ebe0 .scope module, "bitcells" "bitcell" 4 35, 5 6 0, S_00000269a075e410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_00000269a07aa9e0 .functor NAND 1, L_00000269a078b6e0, L_00000269a07ac340, C4<1>, C4<1>;
L_00000269a07aa0b0 .functor NAND 1, L_00000269a078cf40, L_00000269a07ac340, C4<1>, C4<1>;
L_00000269a07aa740 .functor NAND 1, L_00000269a07aa9e0, L_00000269a07aa900, C4<1>, C4<1>;
L_00000269a07aa900 .functor NAND 1, L_00000269a07aa0b0, L_00000269a07aa740, C4<1>, C4<1>;
L_00000269a0799e50 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_00000269a07a9cc0 .functor PMOS 1, L_00000269a0799e50, L_00000269a07aa900, C4<0>, C4<0>;
L_00000269a079a080 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_00000269a07a8f30 .functor NMOS 1, L_00000269a079a080, L_00000269a07aa900, C4<0>, C4<0>;
L_00000269a07a9be0 .functor PMOS 1, L_00000269a07a9cc0, L_00000269a07ab000, C4<0>, C4<0>;
L_00000269a07aa4a0 .functor NMOS 1, L_00000269a07a8f30, L_00000269a07ab700, C4<0>, C4<0>;
v00000269a075baa0_0 .net8 "GND", 0 0, L_00000269a079a080;  1 drivers, strength-aware
v00000269a075c680_0 .net "Q0", 0 0, L_00000269a07aa9e0;  1 drivers
v00000269a075bbe0_0 .net "Q0n", 0 0, L_00000269a07aa0b0;  1 drivers
v00000269a075bc80_0 .net "Q1", 0 0, L_00000269a07aa740;  1 drivers
v00000269a075c7c0_0 .net "Q1n", 0 0, L_00000269a07aa900;  1 drivers
v00000269a075d120_0 .net8 "T0", 0 0, L_00000269a07a9cc0;  1 drivers, strength-aware
v00000269a075bd20_0 .net8 "T1", 0 0, L_00000269a07a8f30;  1 drivers, strength-aware
v00000269a075d580_0 .net8 "VDD", 0 0, L_00000269a0799e50;  1 drivers, strength-aware
v00000269a075c860_0 .net "inp", 0 0, L_00000269a078b6e0;  1 drivers
v00000269a075d440_0 .net "inpn", 0 0, L_00000269a078cf40;  1 drivers
v00000269a075d620_0 .net8 "outp", 0 0, RS_00000269a06f2758;  2 drivers, strength-aware
v00000269a075cd60_0 .net "re", 0 0, L_00000269a07ab700;  alias, 1 drivers
v00000269a075bfa0_0 .net "ren", 0 0, L_00000269a07ab000;  alias, 1 drivers
v00000269a075c040_0 .net "we", 0 0, L_00000269a07ac340;  alias, 1 drivers
S_00000269a075fb80 .scope generate, "bitcell_insts_i[1]" "bitcell_insts_i[1]" 4 34, 4 34 0, S_00000269a075ed70;
 .timescale 0 0;
P_00000269a06e41e0 .param/l "i" 0 4 34, +C4<01>;
S_00000269a075e8c0 .scope module, "bitcells" "bitcell" 4 35, 5 6 0, S_00000269a075fb80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_00000269a07aa270 .functor NAND 1, L_00000269a078bf00, L_00000269a07ac340, C4<1>, C4<1>;
L_00000269a07aa200 .functor NAND 1, L_00000269a078be60, L_00000269a07ac340, C4<1>, C4<1>;
L_00000269a07aa2e0 .functor NAND 1, L_00000269a07aa270, L_00000269a07a9ef0, C4<1>, C4<1>;
L_00000269a07a9ef0 .functor NAND 1, L_00000269a07aa200, L_00000269a07aa2e0, C4<1>, C4<1>;
L_00000269a079aef0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_00000269a07a9b70 .functor PMOS 1, L_00000269a079aef0, L_00000269a07a9ef0, C4<0>, C4<0>;
L_00000269a079a780 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_00000269a07aa970 .functor NMOS 1, L_00000269a079a780, L_00000269a07a9ef0, C4<0>, C4<0>;
L_00000269a07a9320 .functor PMOS 1, L_00000269a07a9b70, L_00000269a07ab000, C4<0>, C4<0>;
L_00000269a07a9550 .functor NMOS 1, L_00000269a07aa970, L_00000269a07ab700, C4<0>, C4<0>;
v00000269a075ce00_0 .net8 "GND", 0 0, L_00000269a079a780;  1 drivers, strength-aware
v00000269a075cfe0_0 .net "Q0", 0 0, L_00000269a07aa270;  1 drivers
v00000269a075d4e0_0 .net "Q0n", 0 0, L_00000269a07aa200;  1 drivers
v00000269a075cea0_0 .net "Q1", 0 0, L_00000269a07aa2e0;  1 drivers
v00000269a075c0e0_0 .net "Q1n", 0 0, L_00000269a07a9ef0;  1 drivers
v00000269a075af60_0 .net8 "T0", 0 0, L_00000269a07a9b70;  1 drivers, strength-aware
v00000269a075d080_0 .net8 "T1", 0 0, L_00000269a07aa970;  1 drivers, strength-aware
v00000269a075d1c0_0 .net8 "VDD", 0 0, L_00000269a079aef0;  1 drivers, strength-aware
v00000269a075d6c0_0 .net "inp", 0 0, L_00000269a078bf00;  1 drivers
v00000269a075b1e0_0 .net "inpn", 0 0, L_00000269a078be60;  1 drivers
v00000269a075b0a0_0 .net8 "outp", 0 0, RS_00000269a06f2b18;  2 drivers, strength-aware
v00000269a075b140_0 .net "re", 0 0, L_00000269a07ab700;  alias, 1 drivers
v00000269a075b280_0 .net "ren", 0 0, L_00000269a07ab000;  alias, 1 drivers
v00000269a075b320_0 .net "we", 0 0, L_00000269a07ac340;  alias, 1 drivers
S_00000269a075f6d0 .scope generate, "bitcell_insts_i[2]" "bitcell_insts_i[2]" 4 34, 4 34 0, S_00000269a075ed70;
 .timescale 0 0;
P_00000269a06e4c20 .param/l "i" 0 4 34, +C4<010>;
S_00000269a075f860 .scope module, "bitcells" "bitcell" 4 35, 5 6 0, S_00000269a075f6d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_00000269a07a91d0 .functor NAND 1, L_00000269a078b140, L_00000269a07ac340, C4<1>, C4<1>;
L_00000269a07a9010 .functor NAND 1, L_00000269a078d1c0, L_00000269a07ac340, C4<1>, C4<1>;
L_00000269a07a95c0 .functor NAND 1, L_00000269a07a91d0, L_00000269a07a9390, C4<1>, C4<1>;
L_00000269a07a9390 .functor NAND 1, L_00000269a07a9010, L_00000269a07a95c0, C4<1>, C4<1>;
L_00000269a079a160 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_00000269a07a8e50 .functor PMOS 1, L_00000269a079a160, L_00000269a07a9390, C4<0>, C4<0>;
L_00000269a079af60 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_00000269a07a9240 .functor NMOS 1, L_00000269a079af60, L_00000269a07a9390, C4<0>, C4<0>;
L_00000269a07aa3c0 .functor PMOS 1, L_00000269a07a8e50, L_00000269a07ab000, C4<0>, C4<0>;
L_00000269a07a8fa0 .functor NMOS 1, L_00000269a07a9240, L_00000269a07ab700, C4<0>, C4<0>;
v00000269a075db20_0 .net8 "GND", 0 0, L_00000269a079af60;  1 drivers, strength-aware
v00000269a075d9e0_0 .net "Q0", 0 0, L_00000269a07a91d0;  1 drivers
v00000269a075dbc0_0 .net "Q0n", 0 0, L_00000269a07a9010;  1 drivers
v00000269a075dd00_0 .net "Q1", 0 0, L_00000269a07a95c0;  1 drivers
v00000269a075de40_0 .net "Q1n", 0 0, L_00000269a07a9390;  1 drivers
v00000269a075dda0_0 .net8 "T0", 0 0, L_00000269a07a8e50;  1 drivers, strength-aware
v00000269a075d940_0 .net8 "T1", 0 0, L_00000269a07a9240;  1 drivers, strength-aware
v00000269a075dc60_0 .net8 "VDD", 0 0, L_00000269a079a160;  1 drivers, strength-aware
v00000269a075d800_0 .net "inp", 0 0, L_00000269a078b140;  1 drivers
v00000269a075d8a0_0 .net "inpn", 0 0, L_00000269a078d1c0;  1 drivers
v00000269a075da80_0 .net8 "outp", 0 0, RS_00000269a06f2e48;  2 drivers, strength-aware
v00000269a075d760_0 .net "re", 0 0, L_00000269a07ab700;  alias, 1 drivers
v00000269a07583a0_0 .net "ren", 0 0, L_00000269a07ab000;  alias, 1 drivers
v00000269a07584e0_0 .net "we", 0 0, L_00000269a07ac340;  alias, 1 drivers
S_00000269a075ea50 .scope generate, "bitcell_insts_i[3]" "bitcell_insts_i[3]" 4 34, 4 34 0, S_00000269a075ed70;
 .timescale 0 0;
P_00000269a06e4220 .param/l "i" 0 4 34, +C4<011>;
S_00000269a075f9f0 .scope module, "bitcells" "bitcell" 4 35, 5 6 0, S_00000269a075ea50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_00000269a07a92b0 .functor NAND 1, L_00000269a078c540, L_00000269a07ac340, C4<1>, C4<1>;
L_00000269a07a9f60 .functor NAND 1, L_00000269a078c180, L_00000269a07ac340, C4<1>, C4<1>;
L_00000269a07a9080 .functor NAND 1, L_00000269a07a92b0, L_00000269a07a9470, C4<1>, C4<1>;
L_00000269a07a9470 .functor NAND 1, L_00000269a07a9f60, L_00000269a07a9080, C4<1>, C4<1>;
L_00000269a079a010 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_00000269a07aa6d0 .functor PMOS 1, L_00000269a079a010, L_00000269a07a9470, C4<0>, C4<0>;
L_00000269a079b3c0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_00000269a07aa890 .functor NMOS 1, L_00000269a079b3c0, L_00000269a07a9470, C4<0>, C4<0>;
L_00000269a07a9d30 .functor PMOS 1, L_00000269a07aa6d0, L_00000269a07ab000, C4<0>, C4<0>;
L_00000269a07a9b00 .functor NMOS 1, L_00000269a07aa890, L_00000269a07ab700, C4<0>, C4<0>;
v00000269a0756f00_0 .net8 "GND", 0 0, L_00000269a079b3c0;  1 drivers, strength-aware
v00000269a0756e60_0 .net "Q0", 0 0, L_00000269a07a92b0;  1 drivers
v00000269a0755f60_0 .net "Q0n", 0 0, L_00000269a07a9f60;  1 drivers
v00000269a0756000_0 .net "Q1", 0 0, L_00000269a07a9080;  1 drivers
v00000269a0756820_0 .net "Q1n", 0 0, L_00000269a07a9470;  1 drivers
v00000269a0756500_0 .net8 "T0", 0 0, L_00000269a07aa6d0;  1 drivers, strength-aware
v00000269a07568c0_0 .net8 "T1", 0 0, L_00000269a07aa890;  1 drivers, strength-aware
v00000269a0757720_0 .net8 "VDD", 0 0, L_00000269a079a010;  1 drivers, strength-aware
v00000269a0757a40_0 .net "inp", 0 0, L_00000269a078c540;  1 drivers
v00000269a0756140_0 .net "inpn", 0 0, L_00000269a078c180;  1 drivers
v00000269a0757900_0 .net8 "outp", 0 0, RS_00000269a06f3178;  2 drivers, strength-aware
v00000269a07579a0_0 .net "re", 0 0, L_00000269a07ab700;  alias, 1 drivers
v00000269a07565a0_0 .net "ren", 0 0, L_00000269a07ab000;  alias, 1 drivers
v00000269a0757ae0_0 .net "we", 0 0, L_00000269a07ac340;  alias, 1 drivers
S_00000269a075fd10 .scope generate, "bitcell_insts_i[4]" "bitcell_insts_i[4]" 4 34, 4 34 0, S_00000269a075ed70;
 .timescale 0 0;
P_00000269a06e4560 .param/l "i" 0 4 34, +C4<0100>;
S_00000269a0761880 .scope module, "bitcells" "bitcell" 4 35, 5 6 0, S_00000269a075fd10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_00000269a07a9400 .functor NAND 1, L_00000269a078d4e0, L_00000269a07ac340, C4<1>, C4<1>;
L_00000269a07a9860 .functor NAND 1, L_00000269a078bfa0, L_00000269a07ac340, C4<1>, C4<1>;
L_00000269a07a9940 .functor NAND 1, L_00000269a07a9400, L_00000269a07a9da0, C4<1>, C4<1>;
L_00000269a07a9da0 .functor NAND 1, L_00000269a07a9860, L_00000269a07a9940, C4<1>, C4<1>;
L_00000269a079afd0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_00000269a07a94e0 .functor PMOS 1, L_00000269a079afd0, L_00000269a07a9da0, C4<0>, C4<0>;
L_00000269a079b430 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_00000269a07a9fd0 .functor NMOS 1, L_00000269a079b430, L_00000269a07a9da0, C4<0>, C4<0>;
L_00000269a07aa580 .functor PMOS 1, L_00000269a07a94e0, L_00000269a07ab000, C4<0>, C4<0>;
L_00000269a07aa350 .functor NMOS 1, L_00000269a07a9fd0, L_00000269a07ab700, C4<0>, C4<0>;
v00000269a0757cc0_0 .net8 "GND", 0 0, L_00000269a079b430;  1 drivers, strength-aware
v00000269a0757e00_0 .net "Q0", 0 0, L_00000269a07a9400;  1 drivers
v00000269a0757540_0 .net "Q0n", 0 0, L_00000269a07a9860;  1 drivers
v00000269a0757860_0 .net "Q1", 0 0, L_00000269a07a9940;  1 drivers
v00000269a07560a0_0 .net "Q1n", 0 0, L_00000269a07a9da0;  1 drivers
v00000269a07577c0_0 .net8 "T0", 0 0, L_00000269a07a94e0;  1 drivers, strength-aware
v00000269a0758580_0 .net8 "T1", 0 0, L_00000269a07a9fd0;  1 drivers, strength-aware
v00000269a0756320_0 .net8 "VDD", 0 0, L_00000269a079afd0;  1 drivers, strength-aware
v00000269a0757b80_0 .net "inp", 0 0, L_00000269a078d4e0;  1 drivers
v00000269a0756460_0 .net "inpn", 0 0, L_00000269a078bfa0;  1 drivers
v00000269a0756960_0 .net8 "outp", 0 0, RS_00000269a06f34a8;  2 drivers, strength-aware
v00000269a0756aa0_0 .net "re", 0 0, L_00000269a07ab700;  alias, 1 drivers
v00000269a0756640_0 .net "ren", 0 0, L_00000269a07ab000;  alias, 1 drivers
v00000269a0756fa0_0 .net "we", 0 0, L_00000269a07ac340;  alias, 1 drivers
S_00000269a0760c00 .scope generate, "bitcell_insts_i[5]" "bitcell_insts_i[5]" 4 34, 4 34 0, S_00000269a075ed70;
 .timescale 0 0;
P_00000269a06e4260 .param/l "i" 0 4 34, +C4<0101>;
S_00000269a0761d30 .scope module, "bitcells" "bitcell" 4 35, 5 6 0, S_00000269a0760c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_00000269a07a9630 .functor NAND 1, L_00000269a078c040, L_00000269a07ac340, C4<1>, C4<1>;
L_00000269a07aa430 .functor NAND 1, L_00000269a078ccc0, L_00000269a07ac340, C4<1>, C4<1>;
L_00000269a07aa5f0 .functor NAND 1, L_00000269a07a9630, L_00000269a07aa040, C4<1>, C4<1>;
L_00000269a07aa040 .functor NAND 1, L_00000269a07aa430, L_00000269a07aa5f0, C4<1>, C4<1>;
L_00000269a079aa90 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_00000269a07a96a0 .functor PMOS 1, L_00000269a079aa90, L_00000269a07aa040, C4<0>, C4<0>;
L_00000269a079a7f0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_00000269a07a9710 .functor NMOS 1, L_00000269a079a7f0, L_00000269a07aa040, C4<0>, C4<0>;
L_00000269a07aa120 .functor PMOS 1, L_00000269a07a96a0, L_00000269a07ab000, C4<0>, C4<0>;
L_00000269a07a9a20 .functor NMOS 1, L_00000269a07a9710, L_00000269a07ab700, C4<0>, C4<0>;
v00000269a07561e0_0 .net8 "GND", 0 0, L_00000269a079a7f0;  1 drivers, strength-aware
v00000269a0757400_0 .net "Q0", 0 0, L_00000269a07a9630;  1 drivers
v00000269a0756b40_0 .net "Q0n", 0 0, L_00000269a07aa430;  1 drivers
v00000269a0757180_0 .net "Q1", 0 0, L_00000269a07aa5f0;  1 drivers
v00000269a07566e0_0 .net "Q1n", 0 0, L_00000269a07aa040;  1 drivers
v00000269a07572c0_0 .net8 "T0", 0 0, L_00000269a07a96a0;  1 drivers, strength-aware
v00000269a07563c0_0 .net8 "T1", 0 0, L_00000269a07a9710;  1 drivers, strength-aware
v00000269a07574a0_0 .net8 "VDD", 0 0, L_00000269a079aa90;  1 drivers, strength-aware
v00000269a0758120_0 .net "inp", 0 0, L_00000269a078c040;  1 drivers
v00000269a0756d20_0 .net "inpn", 0 0, L_00000269a078ccc0;  1 drivers
v00000269a0757d60_0 .net8 "outp", 0 0, RS_00000269a06f37d8;  2 drivers, strength-aware
v00000269a0757c20_0 .net "re", 0 0, L_00000269a07ab700;  alias, 1 drivers
v00000269a0757ea0_0 .net "ren", 0 0, L_00000269a07ab000;  alias, 1 drivers
v00000269a0758440_0 .net "we", 0 0, L_00000269a07ac340;  alias, 1 drivers
S_00000269a0760a70 .scope generate, "bitcell_insts_i[6]" "bitcell_insts_i[6]" 4 34, 4 34 0, S_00000269a075ed70;
 .timescale 0 0;
P_00000269a06e4b20 .param/l "i" 0 4 34, +C4<0110>;
S_00000269a0760d90 .scope module, "bitcells" "bitcell" 4 35, 5 6 0, S_00000269a0760a70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_00000269a07aa660 .functor NAND 1, L_00000269a078d440, L_00000269a07ac340, C4<1>, C4<1>;
L_00000269a07aa7b0 .functor NAND 1, L_00000269a078b780, L_00000269a07ac340, C4<1>, C4<1>;
L_00000269a07a97f0 .functor NAND 1, L_00000269a07aa660, L_00000269a07a9780, C4<1>, C4<1>;
L_00000269a07a9780 .functor NAND 1, L_00000269a07aa7b0, L_00000269a07a97f0, C4<1>, C4<1>;
L_00000269a079b270 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_00000269a07a9a90 .functor PMOS 1, L_00000269a079b270, L_00000269a07a9780, C4<0>, C4<0>;
L_00000269a079b4a0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_00000269a07aa820 .functor NMOS 1, L_00000269a079b4a0, L_00000269a07a9780, C4<0>, C4<0>;
L_00000269a07ac3b0 .functor PMOS 1, L_00000269a07a9a90, L_00000269a07ab000, C4<0>, C4<0>;
L_00000269a07ab8c0 .functor NMOS 1, L_00000269a07aa820, L_00000269a07ab700, C4<0>, C4<0>;
v00000269a0757f40_0 .net8 "GND", 0 0, L_00000269a079b4a0;  1 drivers, strength-aware
v00000269a0756280_0 .net "Q0", 0 0, L_00000269a07aa660;  1 drivers
v00000269a0757220_0 .net "Q0n", 0 0, L_00000269a07aa7b0;  1 drivers
v00000269a0756780_0 .net "Q1", 0 0, L_00000269a07a97f0;  1 drivers
v00000269a0756c80_0 .net "Q1n", 0 0, L_00000269a07a9780;  1 drivers
v00000269a0757fe0_0 .net8 "T0", 0 0, L_00000269a07a9a90;  1 drivers, strength-aware
v00000269a0758260_0 .net8 "T1", 0 0, L_00000269a07aa820;  1 drivers, strength-aware
v00000269a0756a00_0 .net8 "VDD", 0 0, L_00000269a079b270;  1 drivers, strength-aware
v00000269a0756be0_0 .net "inp", 0 0, L_00000269a078d440;  1 drivers
v00000269a0758080_0 .net "inpn", 0 0, L_00000269a078b780;  1 drivers
v00000269a07581c0_0 .net8 "outp", 0 0, RS_00000269a06f3b08;  2 drivers, strength-aware
v00000269a0756dc0_0 .net "re", 0 0, L_00000269a07ab700;  alias, 1 drivers
v00000269a0758620_0 .net "ren", 0 0, L_00000269a07ab000;  alias, 1 drivers
v00000269a0757040_0 .net "we", 0 0, L_00000269a07ac340;  alias, 1 drivers
S_00000269a07610b0 .scope generate, "bitcell_insts_i[7]" "bitcell_insts_i[7]" 4 34, 4 34 0, S_00000269a075ed70;
 .timescale 0 0;
P_00000269a06e5260 .param/l "i" 0 4 34, +C4<0111>;
S_00000269a0760f20 .scope module, "bitcells" "bitcell" 4 35, 5 6 0, S_00000269a07610b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_00000269a07ab310 .functor NAND 1, L_00000269a078c9a0, L_00000269a07ac340, C4<1>, C4<1>;
L_00000269a07aac10 .functor NAND 1, L_00000269a078b0a0, L_00000269a07ac340, C4<1>, C4<1>;
L_00000269a07ab770 .functor NAND 1, L_00000269a07ab310, L_00000269a07ac260, C4<1>, C4<1>;
L_00000269a07ac260 .functor NAND 1, L_00000269a07aac10, L_00000269a07ab770, C4<1>, C4<1>;
L_00000269a079b0b0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_00000269a07abaf0 .functor PMOS 1, L_00000269a079b0b0, L_00000269a07ac260, C4<0>, C4<0>;
L_00000269a079a860 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_00000269a07aab30 .functor NMOS 1, L_00000269a079a860, L_00000269a07ac260, C4<0>, C4<0>;
L_00000269a07ac2d0 .functor PMOS 1, L_00000269a07abaf0, L_00000269a07ab000, C4<0>, C4<0>;
L_00000269a07aae40 .functor NMOS 1, L_00000269a07aab30, L_00000269a07ab700, C4<0>, C4<0>;
v00000269a07570e0_0 .net8 "GND", 0 0, L_00000269a079a860;  1 drivers, strength-aware
v00000269a0757360_0 .net "Q0", 0 0, L_00000269a07ab310;  1 drivers
v00000269a07575e0_0 .net "Q0n", 0 0, L_00000269a07aac10;  1 drivers
v00000269a0758300_0 .net "Q1", 0 0, L_00000269a07ab770;  1 drivers
v00000269a0757680_0 .net "Q1n", 0 0, L_00000269a07ac260;  1 drivers
v00000269a07586c0_0 .net8 "T0", 0 0, L_00000269a07abaf0;  1 drivers, strength-aware
v00000269a0766a30_0 .net8 "T1", 0 0, L_00000269a07aab30;  1 drivers, strength-aware
v00000269a07665d0_0 .net8 "VDD", 0 0, L_00000269a079b0b0;  1 drivers, strength-aware
v00000269a0765d10_0 .net "inp", 0 0, L_00000269a078c9a0;  1 drivers
v00000269a0766850_0 .net "inpn", 0 0, L_00000269a078b0a0;  1 drivers
v00000269a0764af0_0 .net8 "outp", 0 0, RS_00000269a06f3e38;  2 drivers, strength-aware
v00000269a0764cd0_0 .net "re", 0 0, L_00000269a07ab700;  alias, 1 drivers
v00000269a0764f50_0 .net "ren", 0 0, L_00000269a07ab000;  alias, 1 drivers
v00000269a0765810_0 .net "we", 0 0, L_00000269a07ac340;  alias, 1 drivers
S_00000269a0761240 .scope generate, "bytecell_insts1[4]" "bytecell_insts1[4]" 3 34, 3 34 0, S_00000269a05c4d00;
 .timescale 0 0;
P_00000269a06e5b60 .param/l "i" 0 3 34, +C4<0100>;
S_00000269a07613d0 .scope module, "bytecell_inst" "bytecell" 3 35, 4 12 0, S_00000269a0761240;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "inpn";
    .port_info 2 /INPUT 1 "op";
    .port_info 3 /INPUT 1 "sel";
    .port_info 4 /OUTPUT 8 "outp";
L_00000269a07ac730 .functor NOT 1, v00000269a0788ee0_0, C4<0>, C4<0>, C4<0>;
L_00000269a07ac810 .functor AND 1, L_00000269a078ca40, v00000269a0788ee0_0, C4<1>, C4<1>;
L_00000269a07aa190 .functor NAND 1, L_00000269a078ca40, L_00000269a07ac730, C4<1>, C4<1>;
L_00000269a07abcb0 .functor NOT 1, L_00000269a07aa190, C4<0>, C4<0>, C4<0>;
v00000269a076af90_0 .net "inp", 7 0, v00000269a07895c0_0;  alias, 1 drivers
v00000269a0769870_0 .net "inpn", 7 0, L_00000269a078efc0;  alias, 1 drivers
v00000269a0769d70_0 .net "op", 0 0, v00000269a0788ee0_0;  alias, 1 drivers
v00000269a0769eb0_0 .net "opn", 0 0, L_00000269a07ac730;  1 drivers
v00000269a076ab30_0 .net8 "outp", 7 0, RS_00000269a06eed68;  alias, 8 drivers
v00000269a076a630_0 .net "re", 0 0, L_00000269a07abcb0;  1 drivers
v00000269a0769690_0 .net "ren", 0 0, L_00000269a07aa190;  1 drivers
v00000269a076a770_0 .net "sel", 0 0, L_00000269a078ca40;  1 drivers
v00000269a076b490_0 .net "we", 0 0, L_00000269a07ac810;  1 drivers
L_00000269a078c0e0 .part v00000269a07895c0_0, 0, 1;
L_00000269a078cfe0 .part L_00000269a078efc0, 0, 1;
L_00000269a078b960 .part v00000269a07895c0_0, 1, 1;
L_00000269a078d080 .part L_00000269a078efc0, 1, 1;
L_00000269a078c400 .part v00000269a07895c0_0, 2, 1;
L_00000269a078cae0 .part L_00000269a078efc0, 2, 1;
L_00000269a078b280 .part v00000269a07895c0_0, 3, 1;
L_00000269a078b320 .part L_00000269a078efc0, 3, 1;
L_00000269a078ba00 .part v00000269a07895c0_0, 4, 1;
L_00000269a078d260 .part L_00000269a078efc0, 4, 1;
L_00000269a078c2c0 .part v00000269a07895c0_0, 5, 1;
L_00000269a078c900 .part L_00000269a078efc0, 5, 1;
L_00000269a078c5e0 .part v00000269a07895c0_0, 6, 1;
L_00000269a078c680 .part L_00000269a078efc0, 6, 1;
L_00000269a078c720 .part v00000269a07895c0_0, 7, 1;
L_00000269a078c7c0 .part L_00000269a078efc0, 7, 1;
RS_00000269a06f42b8 .resolv tri, L_00000269a07ab9a0, L_00000269a07ab7e0;
RS_00000269a06f4678 .resolv tri, L_00000269a07abe00, L_00000269a07ac500;
RS_00000269a06f49a8 .resolv tri, L_00000269a07aaeb0, L_00000269a07abb60;
RS_00000269a06f4cd8 .resolv tri, L_00000269a07aaba0, L_00000269a07aad60;
LS_00000269a078c860_0_0 .concat8 [ 1 1 1 1], RS_00000269a06f42b8, RS_00000269a06f4678, RS_00000269a06f49a8, RS_00000269a06f4cd8;
RS_00000269a06f5008 .resolv tri, L_00000269a07ab230, L_00000269a07ab2a0;
RS_00000269a06f5338 .resolv tri, L_00000269a07ab540, L_00000269a07ab690;
RS_00000269a06f5668 .resolv tri, L_00000269a07ac960, L_00000269a07acce0;
RS_00000269a06f5998 .resolv tri, L_00000269a07ac650, L_00000269a07ac6c0;
LS_00000269a078c860_0_4 .concat8 [ 1 1 1 1], RS_00000269a06f5008, RS_00000269a06f5338, RS_00000269a06f5668, RS_00000269a06f5998;
L_00000269a078c860 .concat8 [ 4 4 0 0], LS_00000269a078c860_0_0, LS_00000269a078c860_0_4;
S_00000269a0761560 .scope generate, "bitcell_insts_i[0]" "bitcell_insts_i[0]" 4 34, 4 34 0, S_00000269a07613d0;
 .timescale 0 0;
P_00000269a06e5720 .param/l "i" 0 4 34, +C4<00>;
S_00000269a07616f0 .scope module, "bitcells" "bitcell" 4 35, 5 6 0, S_00000269a0761560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_00000269a07ac0a0 .functor NAND 1, L_00000269a078c0e0, L_00000269a07ac810, C4<1>, C4<1>;
L_00000269a07ac030 .functor NAND 1, L_00000269a078cfe0, L_00000269a07ac810, C4<1>, C4<1>;
L_00000269a07aaf20 .functor NAND 1, L_00000269a07ac0a0, L_00000269a07abfc0, C4<1>, C4<1>;
L_00000269a07abfc0 .functor NAND 1, L_00000269a07ac030, L_00000269a07aaf20, C4<1>, C4<1>;
L_00000269a079a320 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_00000269a07ab0e0 .functor PMOS 1, L_00000269a079a320, L_00000269a07abfc0, C4<0>, C4<0>;
L_00000269a079ac50 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_00000269a07ab850 .functor NMOS 1, L_00000269a079ac50, L_00000269a07abfc0, C4<0>, C4<0>;
L_00000269a07ab9a0 .functor PMOS 1, L_00000269a07ab0e0, L_00000269a07aa190, C4<0>, C4<0>;
L_00000269a07ab7e0 .functor NMOS 1, L_00000269a07ab850, L_00000269a07abcb0, C4<0>, C4<0>;
v00000269a07662b0_0 .net8 "GND", 0 0, L_00000269a079ac50;  1 drivers, strength-aware
v00000269a0764e10_0 .net "Q0", 0 0, L_00000269a07ac0a0;  1 drivers
v00000269a07649b0_0 .net "Q0n", 0 0, L_00000269a07ac030;  1 drivers
v00000269a0764a50_0 .net "Q1", 0 0, L_00000269a07aaf20;  1 drivers
v00000269a07647d0_0 .net "Q1n", 0 0, L_00000269a07abfc0;  1 drivers
v00000269a0765bd0_0 .net8 "T0", 0 0, L_00000269a07ab0e0;  1 drivers, strength-aware
v00000269a0764b90_0 .net8 "T1", 0 0, L_00000269a07ab850;  1 drivers, strength-aware
v00000269a07668f0_0 .net8 "VDD", 0 0, L_00000269a079a320;  1 drivers, strength-aware
v00000269a0764550_0 .net "inp", 0 0, L_00000269a078c0e0;  1 drivers
v00000269a0765590_0 .net "inpn", 0 0, L_00000269a078cfe0;  1 drivers
v00000269a0764eb0_0 .net8 "outp", 0 0, RS_00000269a06f42b8;  2 drivers, strength-aware
v00000269a07659f0_0 .net "re", 0 0, L_00000269a07abcb0;  alias, 1 drivers
v00000269a0765090_0 .net "ren", 0 0, L_00000269a07aa190;  alias, 1 drivers
v00000269a0766350_0 .net "we", 0 0, L_00000269a07ac810;  alias, 1 drivers
S_00000269a0760750 .scope generate, "bitcell_insts_i[1]" "bitcell_insts_i[1]" 4 34, 4 34 0, S_00000269a07613d0;
 .timescale 0 0;
P_00000269a06e5420 .param/l "i" 0 4 34, +C4<01>;
S_00000269a0761a10 .scope module, "bitcells" "bitcell" 4 35, 5 6 0, S_00000269a0760750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_00000269a07ac420 .functor NAND 1, L_00000269a078b960, L_00000269a07ac810, C4<1>, C4<1>;
L_00000269a07aba10 .functor NAND 1, L_00000269a078d080, L_00000269a07ac810, C4<1>, C4<1>;
L_00000269a07abd90 .functor NAND 1, L_00000269a07ac420, L_00000269a07ab5b0, C4<1>, C4<1>;
L_00000269a07ab5b0 .functor NAND 1, L_00000269a07aba10, L_00000269a07abd90, C4<1>, C4<1>;
L_00000269a0799d00 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_00000269a07ab150 .functor PMOS 1, L_00000269a0799d00, L_00000269a07ab5b0, C4<0>, C4<0>;
L_00000269a079a2b0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_00000269a07ac490 .functor NMOS 1, L_00000269a079a2b0, L_00000269a07ab5b0, C4<0>, C4<0>;
L_00000269a07abe00 .functor PMOS 1, L_00000269a07ab150, L_00000269a07aa190, C4<0>, C4<0>;
L_00000269a07ac500 .functor NMOS 1, L_00000269a07ac490, L_00000269a07abcb0, C4<0>, C4<0>;
v00000269a0764370_0 .net8 "GND", 0 0, L_00000269a079a2b0;  1 drivers, strength-aware
v00000269a0765950_0 .net "Q0", 0 0, L_00000269a07ac420;  1 drivers
v00000269a0764ff0_0 .net "Q0n", 0 0, L_00000269a07aba10;  1 drivers
v00000269a07651d0_0 .net "Q1", 0 0, L_00000269a07abd90;  1 drivers
v00000269a0764870_0 .net "Q1n", 0 0, L_00000269a07ab5b0;  1 drivers
v00000269a0764c30_0 .net8 "T0", 0 0, L_00000269a07ab150;  1 drivers, strength-aware
v00000269a0766530_0 .net8 "T1", 0 0, L_00000269a07ac490;  1 drivers, strength-aware
v00000269a0765c70_0 .net8 "VDD", 0 0, L_00000269a0799d00;  1 drivers, strength-aware
v00000269a0765a90_0 .net "inp", 0 0, L_00000269a078b960;  1 drivers
v00000269a0766030_0 .net "inpn", 0 0, L_00000269a078d080;  1 drivers
v00000269a0765130_0 .net8 "outp", 0 0, RS_00000269a06f4678;  2 drivers, strength-aware
v00000269a07656d0_0 .net "re", 0 0, L_00000269a07abcb0;  alias, 1 drivers
v00000269a0764410_0 .net "ren", 0 0, L_00000269a07aa190;  alias, 1 drivers
v00000269a07644b0_0 .net "we", 0 0, L_00000269a07ac810;  alias, 1 drivers
S_00000269a07608e0 .scope generate, "bitcell_insts_i[2]" "bitcell_insts_i[2]" 4 34, 4 34 0, S_00000269a07613d0;
 .timescale 0 0;
P_00000269a06e5a60 .param/l "i" 0 4 34, +C4<010>;
S_00000269a0761ec0 .scope module, "bitcells" "bitcell" 4 35, 5 6 0, S_00000269a07608e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_00000269a07ac110 .functor NAND 1, L_00000269a078c400, L_00000269a07ac810, C4<1>, C4<1>;
L_00000269a07ac180 .functor NAND 1, L_00000269a078cae0, L_00000269a07ac810, C4<1>, C4<1>;
L_00000269a07ab620 .functor NAND 1, L_00000269a07ac110, L_00000269a07abee0, C4<1>, C4<1>;
L_00000269a07abee0 .functor NAND 1, L_00000269a07ac180, L_00000269a07ab620, C4<1>, C4<1>;
L_00000269a079a390 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_00000269a07ab1c0 .functor PMOS 1, L_00000269a079a390, L_00000269a07abee0, C4<0>, C4<0>;
L_00000269a07999f0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_00000269a07aba80 .functor NMOS 1, L_00000269a07999f0, L_00000269a07abee0, C4<0>, C4<0>;
L_00000269a07aaeb0 .functor PMOS 1, L_00000269a07ab1c0, L_00000269a07aa190, C4<0>, C4<0>;
L_00000269a07abb60 .functor NMOS 1, L_00000269a07aba80, L_00000269a07abcb0, C4<0>, C4<0>;
v00000269a0765ef0_0 .net8 "GND", 0 0, L_00000269a07999f0;  1 drivers, strength-aware
v00000269a0766710_0 .net "Q0", 0 0, L_00000269a07ac110;  1 drivers
v00000269a0766990_0 .net "Q0n", 0 0, L_00000269a07ac180;  1 drivers
v00000269a0765270_0 .net "Q1", 0 0, L_00000269a07ab620;  1 drivers
v00000269a0765db0_0 .net "Q1n", 0 0, L_00000269a07abee0;  1 drivers
v00000269a07645f0_0 .net8 "T0", 0 0, L_00000269a07ab1c0;  1 drivers, strength-aware
v00000269a07663f0_0 .net8 "T1", 0 0, L_00000269a07aba80;  1 drivers, strength-aware
v00000269a0765310_0 .net8 "VDD", 0 0, L_00000269a079a390;  1 drivers, strength-aware
v00000269a0766490_0 .net "inp", 0 0, L_00000269a078c400;  1 drivers
v00000269a07653b0_0 .net "inpn", 0 0, L_00000269a078cae0;  1 drivers
v00000269a0766170_0 .net8 "outp", 0 0, RS_00000269a06f49a8;  2 drivers, strength-aware
v00000269a0764690_0 .net "re", 0 0, L_00000269a07abcb0;  alias, 1 drivers
v00000269a0765450_0 .net "ren", 0 0, L_00000269a07aa190;  alias, 1 drivers
v00000269a0765770_0 .net "we", 0 0, L_00000269a07ac810;  alias, 1 drivers
S_00000269a0761ba0 .scope generate, "bitcell_insts_i[3]" "bitcell_insts_i[3]" 4 34, 4 34 0, S_00000269a07613d0;
 .timescale 0 0;
P_00000269a06e53e0 .param/l "i" 0 4 34, +C4<011>;
S_00000269a0762050 .scope module, "bitcells" "bitcell" 4 35, 5 6 0, S_00000269a0761ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_00000269a07ab070 .functor NAND 1, L_00000269a078b280, L_00000269a07ac810, C4<1>, C4<1>;
L_00000269a07abbd0 .functor NAND 1, L_00000269a078b320, L_00000269a07ac810, C4<1>, C4<1>;
L_00000269a07aac80 .functor NAND 1, L_00000269a07ab070, L_00000269a07ac1f0, C4<1>, C4<1>;
L_00000269a07ac1f0 .functor NAND 1, L_00000269a07abbd0, L_00000269a07aac80, C4<1>, C4<1>;
L_00000269a079a8d0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_00000269a07aacf0 .functor PMOS 1, L_00000269a079a8d0, L_00000269a07ac1f0, C4<0>, C4<0>;
L_00000269a079acc0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_00000269a07abe70 .functor NMOS 1, L_00000269a079acc0, L_00000269a07ac1f0, C4<0>, C4<0>;
L_00000269a07aaba0 .functor PMOS 1, L_00000269a07aacf0, L_00000269a07aa190, C4<0>, C4<0>;
L_00000269a07aad60 .functor NMOS 1, L_00000269a07abe70, L_00000269a07abcb0, C4<0>, C4<0>;
v00000269a07658b0_0 .net8 "GND", 0 0, L_00000269a079acc0;  1 drivers, strength-aware
v00000269a07667b0_0 .net "Q0", 0 0, L_00000269a07ab070;  1 drivers
v00000269a0765e50_0 .net "Q0n", 0 0, L_00000269a07abbd0;  1 drivers
v00000269a07660d0_0 .net "Q1", 0 0, L_00000269a07aac80;  1 drivers
v00000269a0766210_0 .net "Q1n", 0 0, L_00000269a07ac1f0;  1 drivers
v00000269a0768830_0 .net8 "T0", 0 0, L_00000269a07aacf0;  1 drivers, strength-aware
v00000269a0768650_0 .net8 "T1", 0 0, L_00000269a07abe70;  1 drivers, strength-aware
v00000269a0766b70_0 .net8 "VDD", 0 0, L_00000269a079a8d0;  1 drivers, strength-aware
v00000269a07680b0_0 .net "inp", 0 0, L_00000269a078b280;  1 drivers
v00000269a07683d0_0 .net "inpn", 0 0, L_00000269a078b320;  1 drivers
v00000269a0766c10_0 .net8 "outp", 0 0, RS_00000269a06f4cd8;  2 drivers, strength-aware
v00000269a0767110_0 .net "re", 0 0, L_00000269a07abcb0;  alias, 1 drivers
v00000269a0768290_0 .net "ren", 0 0, L_00000269a07aa190;  alias, 1 drivers
v00000269a0768010_0 .net "we", 0 0, L_00000269a07ac810;  alias, 1 drivers
S_00000269a07605c0 .scope generate, "bitcell_insts_i[4]" "bitcell_insts_i[4]" 4 34, 4 34 0, S_00000269a07613d0;
 .timescale 0 0;
P_00000269a06e5aa0 .param/l "i" 0 4 34, +C4<0100>;
S_00000269a07602a0 .scope module, "bitcells" "bitcell" 4 35, 5 6 0, S_00000269a07605c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_00000269a07abf50 .functor NAND 1, L_00000269a078ba00, L_00000269a07ac810, C4<1>, C4<1>;
L_00000269a07ac570 .functor NAND 1, L_00000269a078d260, L_00000269a07ac810, C4<1>, C4<1>;
L_00000269a07ac5e0 .functor NAND 1, L_00000269a07abf50, L_00000269a07aadd0, C4<1>, C4<1>;
L_00000269a07aadd0 .functor NAND 1, L_00000269a07ac570, L_00000269a07ac5e0, C4<1>, C4<1>;
L_00000269a079a1d0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_00000269a07aaa50 .functor PMOS 1, L_00000269a079a1d0, L_00000269a07aadd0, C4<0>, C4<0>;
L_00000269a0799f30 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_00000269a07aaf90 .functor NMOS 1, L_00000269a0799f30, L_00000269a07aadd0, C4<0>, C4<0>;
L_00000269a07ab230 .functor PMOS 1, L_00000269a07aaa50, L_00000269a07aa190, C4<0>, C4<0>;
L_00000269a07ab2a0 .functor NMOS 1, L_00000269a07aaf90, L_00000269a07abcb0, C4<0>, C4<0>;
v00000269a0768dd0_0 .net8 "GND", 0 0, L_00000269a0799f30;  1 drivers, strength-aware
v00000269a0767ed0_0 .net "Q0", 0 0, L_00000269a07abf50;  1 drivers
v00000269a0768e70_0 .net "Q0n", 0 0, L_00000269a07ac570;  1 drivers
v00000269a0766fd0_0 .net "Q1", 0 0, L_00000269a07ac5e0;  1 drivers
v00000269a07671b0_0 .net "Q1n", 0 0, L_00000269a07aadd0;  1 drivers
v00000269a0767930_0 .net8 "T0", 0 0, L_00000269a07aaa50;  1 drivers, strength-aware
v00000269a0767390_0 .net8 "T1", 0 0, L_00000269a07aaf90;  1 drivers, strength-aware
v00000269a0766d50_0 .net8 "VDD", 0 0, L_00000269a079a1d0;  1 drivers, strength-aware
v00000269a0769230_0 .net "inp", 0 0, L_00000269a078ba00;  1 drivers
v00000269a0768150_0 .net "inpn", 0 0, L_00000269a078d260;  1 drivers
v00000269a0766cb0_0 .net8 "outp", 0 0, RS_00000269a06f5008;  2 drivers, strength-aware
v00000269a0767250_0 .net "re", 0 0, L_00000269a07abcb0;  alias, 1 drivers
v00000269a07679d0_0 .net "ren", 0 0, L_00000269a07aa190;  alias, 1 drivers
v00000269a0767070_0 .net "we", 0 0, L_00000269a07ac810;  alias, 1 drivers
S_00000269a0760430 .scope generate, "bitcell_insts_i[5]" "bitcell_insts_i[5]" 4 34, 4 34 0, S_00000269a07613d0;
 .timescale 0 0;
P_00000269a06e5d20 .param/l "i" 0 4 34, +C4<0101>;
S_00000269a076ebe0 .scope module, "bitcells" "bitcell" 4 35, 5 6 0, S_00000269a0760430;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_00000269a07ab380 .functor NAND 1, L_00000269a078c2c0, L_00000269a07ac810, C4<1>, C4<1>;
L_00000269a07ab3f0 .functor NAND 1, L_00000269a078c900, L_00000269a07ac810, C4<1>, C4<1>;
L_00000269a07abc40 .functor NAND 1, L_00000269a07ab380, L_00000269a07ab460, C4<1>, C4<1>;
L_00000269a07ab460 .functor NAND 1, L_00000269a07ab3f0, L_00000269a07abc40, C4<1>, C4<1>;
L_00000269a079a940 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_00000269a07ab4d0 .functor PMOS 1, L_00000269a079a940, L_00000269a07ab460, C4<0>, C4<0>;
L_00000269a0799c20 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_00000269a07abd20 .functor NMOS 1, L_00000269a0799c20, L_00000269a07ab460, C4<0>, C4<0>;
L_00000269a07ab540 .functor PMOS 1, L_00000269a07ab4d0, L_00000269a07aa190, C4<0>, C4<0>;
L_00000269a07ab690 .functor NMOS 1, L_00000269a07abd20, L_00000269a07abcb0, C4<0>, C4<0>;
v00000269a0768f10_0 .net8 "GND", 0 0, L_00000269a0799c20;  1 drivers, strength-aware
v00000269a0767c50_0 .net "Q0", 0 0, L_00000269a07ab380;  1 drivers
v00000269a0767cf0_0 .net "Q0n", 0 0, L_00000269a07ab3f0;  1 drivers
v00000269a07674d0_0 .net "Q1", 0 0, L_00000269a07abc40;  1 drivers
v00000269a07681f0_0 .net "Q1n", 0 0, L_00000269a07ab460;  1 drivers
v00000269a07672f0_0 .net8 "T0", 0 0, L_00000269a07ab4d0;  1 drivers, strength-aware
v00000269a0767d90_0 .net8 "T1", 0 0, L_00000269a07abd20;  1 drivers, strength-aware
v00000269a0768fb0_0 .net8 "VDD", 0 0, L_00000269a079a940;  1 drivers, strength-aware
v00000269a07686f0_0 .net "inp", 0 0, L_00000269a078c2c0;  1 drivers
v00000269a0769050_0 .net "inpn", 0 0, L_00000269a078c900;  1 drivers
v00000269a07690f0_0 .net8 "outp", 0 0, RS_00000269a06f5338;  2 drivers, strength-aware
v00000269a0767570_0 .net "re", 0 0, L_00000269a07abcb0;  alias, 1 drivers
v00000269a0768330_0 .net "ren", 0 0, L_00000269a07aa190;  alias, 1 drivers
v00000269a0767a70_0 .net "we", 0 0, L_00000269a07ac810;  alias, 1 drivers
S_00000269a076d600 .scope generate, "bitcell_insts_i[6]" "bitcell_insts_i[6]" 4 34, 4 34 0, S_00000269a07613d0;
 .timescale 0 0;
P_00000269a06e5e60 .param/l "i" 0 4 34, +C4<0110>;
S_00000269a076d2e0 .scope module, "bitcells" "bitcell" 4 35, 5 6 0, S_00000269a076d600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_00000269a07aaac0 .functor NAND 1, L_00000269a078c5e0, L_00000269a07ac810, C4<1>, C4<1>;
L_00000269a07aca40 .functor NAND 1, L_00000269a078c680, L_00000269a07ac810, C4<1>, C4<1>;
L_00000269a07ac7a0 .functor NAND 1, L_00000269a07aaac0, L_00000269a07acd50, C4<1>, C4<1>;
L_00000269a07acd50 .functor NAND 1, L_00000269a07aca40, L_00000269a07ac7a0, C4<1>, C4<1>;
L_00000269a0799a60 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_00000269a07acc00 .functor PMOS 1, L_00000269a0799a60, L_00000269a07acd50, C4<0>, C4<0>;
L_00000269a079a9b0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_00000269a07acc70 .functor NMOS 1, L_00000269a079a9b0, L_00000269a07acd50, C4<0>, C4<0>;
L_00000269a07ac960 .functor PMOS 1, L_00000269a07acc00, L_00000269a07aa190, C4<0>, C4<0>;
L_00000269a07acce0 .functor NMOS 1, L_00000269a07acc70, L_00000269a07abcb0, C4<0>, C4<0>;
v00000269a0767430_0 .net8 "GND", 0 0, L_00000269a079a9b0;  1 drivers, strength-aware
v00000269a0769190_0 .net "Q0", 0 0, L_00000269a07aaac0;  1 drivers
v00000269a07685b0_0 .net "Q0n", 0 0, L_00000269a07aca40;  1 drivers
v00000269a0766df0_0 .net "Q1", 0 0, L_00000269a07ac7a0;  1 drivers
v00000269a0768470_0 .net "Q1n", 0 0, L_00000269a07acd50;  1 drivers
v00000269a0767610_0 .net8 "T0", 0 0, L_00000269a07acc00;  1 drivers, strength-aware
v00000269a07676b0_0 .net8 "T1", 0 0, L_00000269a07acc70;  1 drivers, strength-aware
v00000269a0767b10_0 .net8 "VDD", 0 0, L_00000269a0799a60;  1 drivers, strength-aware
v00000269a0767750_0 .net "inp", 0 0, L_00000269a078c5e0;  1 drivers
v00000269a07677f0_0 .net "inpn", 0 0, L_00000269a078c680;  1 drivers
v00000269a0766e90_0 .net8 "outp", 0 0, RS_00000269a06f5668;  2 drivers, strength-aware
v00000269a0767890_0 .net "re", 0 0, L_00000269a07abcb0;  alias, 1 drivers
v00000269a0768510_0 .net "ren", 0 0, L_00000269a07aa190;  alias, 1 drivers
v00000269a0766ad0_0 .net "we", 0 0, L_00000269a07ac810;  alias, 1 drivers
S_00000269a076ea50 .scope generate, "bitcell_insts_i[7]" "bitcell_insts_i[7]" 4 34, 4 34 0, S_00000269a07613d0;
 .timescale 0 0;
P_00000269a06e5e20 .param/l "i" 0 4 34, +C4<0111>;
S_00000269a076dc40 .scope module, "bitcells" "bitcell" 4 35, 5 6 0, S_00000269a076ea50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_00000269a07ac9d0 .functor NAND 1, L_00000269a078c720, L_00000269a07ac810, C4<1>, C4<1>;
L_00000269a07acb20 .functor NAND 1, L_00000269a078c7c0, L_00000269a07ac810, C4<1>, C4<1>;
L_00000269a07ac880 .functor NAND 1, L_00000269a07ac9d0, L_00000269a07ac8f0, C4<1>, C4<1>;
L_00000269a07ac8f0 .functor NAND 1, L_00000269a07acb20, L_00000269a07ac880, C4<1>, C4<1>;
L_00000269a079b120 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_00000269a07acb90 .functor PMOS 1, L_00000269a079b120, L_00000269a07ac8f0, C4<0>, C4<0>;
L_00000269a079b040 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_00000269a07acab0 .functor NMOS 1, L_00000269a079b040, L_00000269a07ac8f0, C4<0>, C4<0>;
L_00000269a07ac650 .functor PMOS 1, L_00000269a07acb90, L_00000269a07aa190, C4<0>, C4<0>;
L_00000269a07ac6c0 .functor NMOS 1, L_00000269a07acab0, L_00000269a07abcb0, C4<0>, C4<0>;
v00000269a0767bb0_0 .net8 "GND", 0 0, L_00000269a079b040;  1 drivers, strength-aware
v00000269a0768790_0 .net "Q0", 0 0, L_00000269a07ac9d0;  1 drivers
v00000269a0766f30_0 .net "Q0n", 0 0, L_00000269a07acb20;  1 drivers
v00000269a0767e30_0 .net "Q1", 0 0, L_00000269a07ac880;  1 drivers
v00000269a0767f70_0 .net "Q1n", 0 0, L_00000269a07ac8f0;  1 drivers
v00000269a07688d0_0 .net8 "T0", 0 0, L_00000269a07acb90;  1 drivers, strength-aware
v00000269a0768970_0 .net8 "T1", 0 0, L_00000269a07acab0;  1 drivers, strength-aware
v00000269a0768a10_0 .net8 "VDD", 0 0, L_00000269a079b120;  1 drivers, strength-aware
v00000269a0768ab0_0 .net "inp", 0 0, L_00000269a078c720;  1 drivers
v00000269a0768b50_0 .net "inpn", 0 0, L_00000269a078c7c0;  1 drivers
v00000269a0768bf0_0 .net8 "outp", 0 0, RS_00000269a06f5998;  2 drivers, strength-aware
v00000269a0768c90_0 .net "re", 0 0, L_00000269a07abcb0;  alias, 1 drivers
v00000269a0768d30_0 .net "ren", 0 0, L_00000269a07aa190;  alias, 1 drivers
v00000269a076b5d0_0 .net "we", 0 0, L_00000269a07ac810;  alias, 1 drivers
S_00000269a076f090 .scope generate, "bytecell_insts1[5]" "bytecell_insts1[5]" 3 34, 3 34 0, S_00000269a05c4d00;
 .timescale 0 0;
P_00000269a06e5ee0 .param/l "i" 0 3 34, +C4<0101>;
S_00000269a076d790 .scope module, "bytecell_inst" "bytecell" 3 35, 4 12 0, S_00000269a076f090;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "inpn";
    .port_info 2 /INPUT 1 "op";
    .port_info 3 /INPUT 1 "sel";
    .port_info 4 /OUTPUT 8 "outp";
L_00000269a07b8290 .functor NOT 1, v00000269a0788ee0_0, C4<0>, C4<0>, C4<0>;
L_00000269a07b8220 .functor AND 1, L_00000269a078df80, v00000269a0788ee0_0, C4<1>, C4<1>;
L_00000269a07b8300 .functor NAND 1, L_00000269a078df80, L_00000269a07b8290, C4<1>, C4<1>;
L_00000269a07b84c0 .functor NOT 1, L_00000269a07b8300, C4<0>, C4<0>, C4<0>;
v00000269a07705c0_0 .net "inp", 7 0, v00000269a07895c0_0;  alias, 1 drivers
v00000269a0770700_0 .net "inpn", 7 0, L_00000269a078efc0;  alias, 1 drivers
v00000269a0770840_0 .net "op", 0 0, v00000269a0788ee0_0;  alias, 1 drivers
v00000269a07714c0_0 .net "opn", 0 0, L_00000269a07b8290;  1 drivers
v00000269a0770a20_0 .net8 "outp", 7 0, RS_00000269a06eed68;  alias, 8 drivers
v00000269a0771100_0 .net "re", 0 0, L_00000269a07b84c0;  1 drivers
v00000269a0770e80_0 .net "ren", 0 0, L_00000269a07b8300;  1 drivers
v00000269a076f3a0_0 .net "sel", 0 0, L_00000269a078df80;  1 drivers
v00000269a076f440_0 .net "we", 0 0, L_00000269a07b8220;  1 drivers
L_00000269a078cb80 .part v00000269a07895c0_0, 0, 1;
L_00000269a078cc20 .part L_00000269a078efc0, 0, 1;
L_00000269a078cd60 .part v00000269a07895c0_0, 1, 1;
L_00000269a078fd80 .part L_00000269a078efc0, 1, 1;
L_00000269a078dd00 .part v00000269a07895c0_0, 2, 1;
L_00000269a078fa60 .part L_00000269a078efc0, 2, 1;
L_00000269a078fce0 .part v00000269a07895c0_0, 3, 1;
L_00000269a078e340 .part L_00000269a078efc0, 3, 1;
L_00000269a078f380 .part v00000269a07895c0_0, 4, 1;
L_00000269a078f420 .part L_00000269a078efc0, 4, 1;
L_00000269a078d9e0 .part v00000269a07895c0_0, 5, 1;
L_00000269a078d940 .part L_00000269a078efc0, 5, 1;
L_00000269a078fc40 .part v00000269a07895c0_0, 6, 1;
L_00000269a078f240 .part L_00000269a078efc0, 6, 1;
L_00000269a078fb00 .part v00000269a07895c0_0, 7, 1;
L_00000269a078e7a0 .part L_00000269a078efc0, 7, 1;
RS_00000269a06f5e18 .resolv tri, L_00000269a07b7880, L_00000269a07b7420;
RS_00000269a06f61d8 .resolv tri, L_00000269a07b7490, L_00000269a07b7f10;
RS_00000269a06f6508 .resolv tri, L_00000269a07b75e0, L_00000269a07b7ce0;
RS_00000269a06f6838 .resolv tri, L_00000269a07b6fc0, L_00000269a07b6b60;
LS_00000269a078de40_0_0 .concat8 [ 1 1 1 1], RS_00000269a06f5e18, RS_00000269a06f61d8, RS_00000269a06f6508, RS_00000269a06f6838;
RS_00000269a06f6b68 .resolv tri, L_00000269a07b8060, L_00000269a07b79d0;
RS_00000269a06f6e98 .resolv tri, L_00000269a07b7030, L_00000269a07b7b20;
RS_00000269a06f71c8 .resolv tri, L_00000269a07b6700, L_00000269a07b6770;
RS_00000269a06f74f8 .resolv tri, L_00000269a07b73b0, L_00000269a07b6d20;
LS_00000269a078de40_0_4 .concat8 [ 1 1 1 1], RS_00000269a06f6b68, RS_00000269a06f6e98, RS_00000269a06f71c8, RS_00000269a06f74f8;
L_00000269a078de40 .concat8 [ 4 4 0 0], LS_00000269a078de40_0_0, LS_00000269a078de40_0_4;
S_00000269a076d920 .scope generate, "bitcell_insts_i[0]" "bitcell_insts_i[0]" 4 34, 4 34 0, S_00000269a076d790;
 .timescale 0 0;
P_00000269a06e5960 .param/l "i" 0 4 34, +C4<00>;
S_00000269a076ed70 .scope module, "bitcells" "bitcell" 4 35, 5 6 0, S_00000269a076d920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_00000269a07b7dc0 .functor NAND 1, L_00000269a078cb80, L_00000269a07b8220, C4<1>, C4<1>;
L_00000269a07b6c40 .functor NAND 1, L_00000269a078cc20, L_00000269a07b8220, C4<1>, C4<1>;
L_00000269a07b6e70 .functor NAND 1, L_00000269a07b7dc0, L_00000269a07b7730, C4<1>, C4<1>;
L_00000269a07b7730 .functor NAND 1, L_00000269a07b6c40, L_00000269a07b6e70, C4<1>, C4<1>;
L_00000269a079b190 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_00000269a07b7e30 .functor PMOS 1, L_00000269a079b190, L_00000269a07b7730, C4<0>, C4<0>;
L_00000269a079a4e0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_00000269a07b68c0 .functor NMOS 1, L_00000269a079a4e0, L_00000269a07b7730, C4<0>, C4<0>;
L_00000269a07b7880 .functor PMOS 1, L_00000269a07b7e30, L_00000269a07b8300, C4<0>, C4<0>;
L_00000269a07b7420 .functor NMOS 1, L_00000269a07b68c0, L_00000269a07b84c0, C4<0>, C4<0>;
v00000269a0769f50_0 .net8 "GND", 0 0, L_00000269a079a4e0;  1 drivers, strength-aware
v00000269a076aa90_0 .net "Q0", 0 0, L_00000269a07b7dc0;  1 drivers
v00000269a076aef0_0 .net "Q0n", 0 0, L_00000269a07b6c40;  1 drivers
v00000269a07697d0_0 .net "Q1", 0 0, L_00000269a07b6e70;  1 drivers
v00000269a0769910_0 .net "Q1n", 0 0, L_00000269a07b7730;  1 drivers
v00000269a076adb0_0 .net8 "T0", 0 0, L_00000269a07b7e30;  1 drivers, strength-aware
v00000269a076b710_0 .net8 "T1", 0 0, L_00000269a07b68c0;  1 drivers, strength-aware
v00000269a076a090_0 .net8 "VDD", 0 0, L_00000269a079b190;  1 drivers, strength-aware
v00000269a076b850_0 .net "inp", 0 0, L_00000269a078cb80;  1 drivers
v00000269a0769ff0_0 .net "inpn", 0 0, L_00000269a078cc20;  1 drivers
v00000269a076b350_0 .net8 "outp", 0 0, RS_00000269a06f5e18;  2 drivers, strength-aware
v00000269a076a950_0 .net "re", 0 0, L_00000269a07b84c0;  alias, 1 drivers
v00000269a076b3f0_0 .net "ren", 0 0, L_00000269a07b8300;  alias, 1 drivers
v00000269a076b030_0 .net "we", 0 0, L_00000269a07b8220;  alias, 1 drivers
S_00000269a076d470 .scope generate, "bitcell_insts_i[1]" "bitcell_insts_i[1]" 4 34, 4 34 0, S_00000269a076d790;
 .timescale 0 0;
P_00000269a06e5be0 .param/l "i" 0 4 34, +C4<01>;
S_00000269a076e0f0 .scope module, "bitcells" "bitcell" 4 35, 5 6 0, S_00000269a076d470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_00000269a07b6ee0 .functor NAND 1, L_00000269a078cd60, L_00000269a07b8220, C4<1>, C4<1>;
L_00000269a07b76c0 .functor NAND 1, L_00000269a078fd80, L_00000269a07b8220, C4<1>, C4<1>;
L_00000269a07b78f0 .functor NAND 1, L_00000269a07b6ee0, L_00000269a07b7ea0, C4<1>, C4<1>;
L_00000269a07b7ea0 .functor NAND 1, L_00000269a07b76c0, L_00000269a07b78f0, C4<1>, C4<1>;
L_00000269a079ad30 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_00000269a07b7260 .functor PMOS 1, L_00000269a079ad30, L_00000269a07b7ea0, C4<0>, C4<0>;
L_00000269a079a400 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_00000269a07b7f80 .functor NMOS 1, L_00000269a079a400, L_00000269a07b7ea0, C4<0>, C4<0>;
L_00000269a07b7490 .functor PMOS 1, L_00000269a07b7260, L_00000269a07b8300, C4<0>, C4<0>;
L_00000269a07b7f10 .functor NMOS 1, L_00000269a07b7f80, L_00000269a07b84c0, C4<0>, C4<0>;
v00000269a076a590_0 .net8 "GND", 0 0, L_00000269a079a400;  1 drivers, strength-aware
v00000269a076abd0_0 .net "Q0", 0 0, L_00000269a07b6ee0;  1 drivers
v00000269a07699b0_0 .net "Q0n", 0 0, L_00000269a07b76c0;  1 drivers
v00000269a076ac70_0 .net "Q1", 0 0, L_00000269a07b78f0;  1 drivers
v00000269a0769550_0 .net "Q1n", 0 0, L_00000269a07b7ea0;  1 drivers
v00000269a076a310_0 .net8 "T0", 0 0, L_00000269a07b7260;  1 drivers, strength-aware
v00000269a076a6d0_0 .net8 "T1", 0 0, L_00000269a07b7f80;  1 drivers, strength-aware
v00000269a0769730_0 .net8 "VDD", 0 0, L_00000269a079ad30;  1 drivers, strength-aware
v00000269a076ba30_0 .net "inp", 0 0, L_00000269a078cd60;  1 drivers
v00000269a0769a50_0 .net "inpn", 0 0, L_00000269a078fd80;  1 drivers
v00000269a076a270_0 .net8 "outp", 0 0, RS_00000269a06f61d8;  2 drivers, strength-aware
v00000269a076b670_0 .net "re", 0 0, L_00000269a07b84c0;  alias, 1 drivers
v00000269a076b530_0 .net "ren", 0 0, L_00000269a07b8300;  alias, 1 drivers
v00000269a076b7b0_0 .net "we", 0 0, L_00000269a07b8220;  alias, 1 drivers
S_00000269a076e280 .scope generate, "bitcell_insts_i[2]" "bitcell_insts_i[2]" 4 34, 4 34 0, S_00000269a076d790;
 .timescale 0 0;
P_00000269a06e58e0 .param/l "i" 0 4 34, +C4<010>;
S_00000269a076ef00 .scope module, "bitcells" "bitcell" 4 35, 5 6 0, S_00000269a076e280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_00000269a07b69a0 .functor NAND 1, L_00000269a078dd00, L_00000269a07b8220, C4<1>, C4<1>;
L_00000269a07b6d90 .functor NAND 1, L_00000269a078fa60, L_00000269a07b8220, C4<1>, C4<1>;
L_00000269a07b6690 .functor NAND 1, L_00000269a07b69a0, L_00000269a07b7500, C4<1>, C4<1>;
L_00000269a07b7500 .functor NAND 1, L_00000269a07b6d90, L_00000269a07b6690, C4<1>, C4<1>;
L_00000269a079ab00 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_00000269a07b6f50 .functor PMOS 1, L_00000269a079ab00, L_00000269a07b7500, C4<0>, C4<0>;
L_00000269a079a240 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_00000269a07b7570 .functor NMOS 1, L_00000269a079a240, L_00000269a07b7500, C4<0>, C4<0>;
L_00000269a07b75e0 .functor PMOS 1, L_00000269a07b6f50, L_00000269a07b8300, C4<0>, C4<0>;
L_00000269a07b7ce0 .functor NMOS 1, L_00000269a07b7570, L_00000269a07b84c0, C4<0>, C4<0>;
v00000269a076a810_0 .net8 "GND", 0 0, L_00000269a079a240;  1 drivers, strength-aware
v00000269a076b8f0_0 .net "Q0", 0 0, L_00000269a07b69a0;  1 drivers
v00000269a076b990_0 .net "Q0n", 0 0, L_00000269a07b6d90;  1 drivers
v00000269a076ae50_0 .net "Q1", 0 0, L_00000269a07b6690;  1 drivers
v00000269a07692d0_0 .net "Q1n", 0 0, L_00000269a07b7500;  1 drivers
v00000269a076b2b0_0 .net8 "T0", 0 0, L_00000269a07b6f50;  1 drivers, strength-aware
v00000269a0769370_0 .net8 "T1", 0 0, L_00000269a07b7570;  1 drivers, strength-aware
v00000269a0769af0_0 .net8 "VDD", 0 0, L_00000269a079ab00;  1 drivers, strength-aware
v00000269a0769b90_0 .net "inp", 0 0, L_00000269a078dd00;  1 drivers
v00000269a0769c30_0 .net "inpn", 0 0, L_00000269a078fa60;  1 drivers
v00000269a0769cd0_0 .net8 "outp", 0 0, RS_00000269a06f6508;  2 drivers, strength-aware
v00000269a076a8b0_0 .net "re", 0 0, L_00000269a07b84c0;  alias, 1 drivers
v00000269a0769e10_0 .net "ren", 0 0, L_00000269a07b8300;  alias, 1 drivers
v00000269a076b0d0_0 .net "we", 0 0, L_00000269a07b8220;  alias, 1 drivers
S_00000269a076e410 .scope generate, "bitcell_insts_i[3]" "bitcell_insts_i[3]" 4 34, 4 34 0, S_00000269a076d790;
 .timescale 0 0;
P_00000269a06e57a0 .param/l "i" 0 4 34, +C4<011>;
S_00000269a076dab0 .scope module, "bitcells" "bitcell" 4 35, 5 6 0, S_00000269a076e410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_00000269a07b7110 .functor NAND 1, L_00000269a078fce0, L_00000269a07b8220, C4<1>, C4<1>;
L_00000269a07b7c70 .functor NAND 1, L_00000269a078e340, L_00000269a07b8220, C4<1>, C4<1>;
L_00000269a07b6930 .functor NAND 1, L_00000269a07b7110, L_00000269a07b7960, C4<1>, C4<1>;
L_00000269a07b7960 .functor NAND 1, L_00000269a07b7c70, L_00000269a07b6930, C4<1>, C4<1>;
L_00000269a079ab70 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_00000269a07b64d0 .functor PMOS 1, L_00000269a079ab70, L_00000269a07b7960, C4<0>, C4<0>;
L_00000269a0799ad0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_00000269a07b6e00 .functor NMOS 1, L_00000269a0799ad0, L_00000269a07b7960, C4<0>, C4<0>;
L_00000269a07b6fc0 .functor PMOS 1, L_00000269a07b64d0, L_00000269a07b8300, C4<0>, C4<0>;
L_00000269a07b6b60 .functor NMOS 1, L_00000269a07b6e00, L_00000269a07b84c0, C4<0>, C4<0>;
v00000269a0769410_0 .net8 "GND", 0 0, L_00000269a0799ad0;  1 drivers, strength-aware
v00000269a07694b0_0 .net "Q0", 0 0, L_00000269a07b7110;  1 drivers
v00000269a076a130_0 .net "Q0n", 0 0, L_00000269a07b7c70;  1 drivers
v00000269a076a1d0_0 .net "Q1", 0 0, L_00000269a07b6930;  1 drivers
v00000269a076a3b0_0 .net "Q1n", 0 0, L_00000269a07b7960;  1 drivers
v00000269a076a4f0_0 .net8 "T0", 0 0, L_00000269a07b64d0;  1 drivers, strength-aware
v00000269a076ad10_0 .net8 "T1", 0 0, L_00000269a07b6e00;  1 drivers, strength-aware
v00000269a076a9f0_0 .net8 "VDD", 0 0, L_00000269a079ab70;  1 drivers, strength-aware
v00000269a07695f0_0 .net "inp", 0 0, L_00000269a078fce0;  1 drivers
v00000269a076a450_0 .net "inpn", 0 0, L_00000269a078e340;  1 drivers
v00000269a076b170_0 .net8 "outp", 0 0, RS_00000269a06f6838;  2 drivers, strength-aware
v00000269a076b210_0 .net "re", 0 0, L_00000269a07b84c0;  alias, 1 drivers
v00000269a076bc10_0 .net "ren", 0 0, L_00000269a07b8300;  alias, 1 drivers
v00000269a076bb70_0 .net "we", 0 0, L_00000269a07b8220;  alias, 1 drivers
S_00000269a076e5a0 .scope generate, "bitcell_insts_i[4]" "bitcell_insts_i[4]" 4 34, 4 34 0, S_00000269a076d790;
 .timescale 0 0;
P_00000269a06e5da0 .param/l "i" 0 4 34, +C4<0100>;
S_00000269a076e730 .scope module, "bitcells" "bitcell" 4 35, 5 6 0, S_00000269a076e5a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_00000269a07b7650 .functor NAND 1, L_00000269a078f380, L_00000269a07b8220, C4<1>, C4<1>;
L_00000269a07b7ff0 .functor NAND 1, L_00000269a078f420, L_00000269a07b8220, C4<1>, C4<1>;
L_00000269a07b7d50 .functor NAND 1, L_00000269a07b7650, L_00000269a07b65b0, C4<1>, C4<1>;
L_00000269a07b65b0 .functor NAND 1, L_00000269a07b7ff0, L_00000269a07b7d50, C4<1>, C4<1>;
L_00000269a079abe0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_00000269a07b77a0 .functor PMOS 1, L_00000269a079abe0, L_00000269a07b65b0, C4<0>, C4<0>;
L_00000269a079a550 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_00000269a07b71f0 .functor NMOS 1, L_00000269a079a550, L_00000269a07b65b0, C4<0>, C4<0>;
L_00000269a07b8060 .functor PMOS 1, L_00000269a07b77a0, L_00000269a07b8300, C4<0>, C4<0>;
L_00000269a07b79d0 .functor NMOS 1, L_00000269a07b71f0, L_00000269a07b84c0, C4<0>, C4<0>;
v00000269a076bf30_0 .net8 "GND", 0 0, L_00000269a079a550;  1 drivers, strength-aware
v00000269a076c1b0_0 .net "Q0", 0 0, L_00000269a07b7650;  1 drivers
v00000269a076c110_0 .net "Q0n", 0 0, L_00000269a07b7ff0;  1 drivers
v00000269a076be90_0 .net "Q1", 0 0, L_00000269a07b7d50;  1 drivers
v00000269a076bcb0_0 .net "Q1n", 0 0, L_00000269a07b65b0;  1 drivers
v00000269a076bdf0_0 .net8 "T0", 0 0, L_00000269a07b77a0;  1 drivers, strength-aware
v00000269a076bad0_0 .net8 "T1", 0 0, L_00000269a07b71f0;  1 drivers, strength-aware
v00000269a076bd50_0 .net8 "VDD", 0 0, L_00000269a079abe0;  1 drivers, strength-aware
v00000269a076bfd0_0 .net "inp", 0 0, L_00000269a078f380;  1 drivers
v00000269a076c070_0 .net "inpn", 0 0, L_00000269a078f420;  1 drivers
v00000269a0770340_0 .net8 "outp", 0 0, RS_00000269a06f6b68;  2 drivers, strength-aware
v00000269a076f940_0 .net "re", 0 0, L_00000269a07b84c0;  alias, 1 drivers
v00000269a0771740_0 .net "ren", 0 0, L_00000269a07b8300;  alias, 1 drivers
v00000269a076f620_0 .net "we", 0 0, L_00000269a07b8220;  alias, 1 drivers
S_00000269a076e8c0 .scope generate, "bitcell_insts_i[5]" "bitcell_insts_i[5]" 4 34, 4 34 0, S_00000269a076d790;
 .timescale 0 0;
P_00000269a06e5520 .param/l "i" 0 4 34, +C4<0101>;
S_00000269a076ddd0 .scope module, "bitcells" "bitcell" 4 35, 5 6 0, S_00000269a076e8c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_00000269a07b70a0 .functor NAND 1, L_00000269a078d9e0, L_00000269a07b8220, C4<1>, C4<1>;
L_00000269a07b7810 .functor NAND 1, L_00000269a078d940, L_00000269a07b8220, C4<1>, C4<1>;
L_00000269a07b7a40 .functor NAND 1, L_00000269a07b70a0, L_00000269a07b6540, C4<1>, C4<1>;
L_00000269a07b6540 .functor NAND 1, L_00000269a07b7810, L_00000269a07b7a40, C4<1>, C4<1>;
L_00000269a0799b40 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_00000269a07b6a10 .functor PMOS 1, L_00000269a0799b40, L_00000269a07b6540, C4<0>, C4<0>;
L_00000269a0799ec0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_00000269a07b7ab0 .functor NMOS 1, L_00000269a0799ec0, L_00000269a07b6540, C4<0>, C4<0>;
L_00000269a07b7030 .functor PMOS 1, L_00000269a07b6a10, L_00000269a07b8300, C4<0>, C4<0>;
L_00000269a07b7b20 .functor NMOS 1, L_00000269a07b7ab0, L_00000269a07b84c0, C4<0>, C4<0>;
v00000269a076f9e0_0 .net8 "GND", 0 0, L_00000269a0799ec0;  1 drivers, strength-aware
v00000269a076fb20_0 .net "Q0", 0 0, L_00000269a07b70a0;  1 drivers
v00000269a0770f20_0 .net "Q0n", 0 0, L_00000269a07b7810;  1 drivers
v00000269a07719c0_0 .net "Q1", 0 0, L_00000269a07b7a40;  1 drivers
v00000269a076fbc0_0 .net "Q1n", 0 0, L_00000269a07b6540;  1 drivers
v00000269a07703e0_0 .net8 "T0", 0 0, L_00000269a07b6a10;  1 drivers, strength-aware
v00000269a076fa80_0 .net8 "T1", 0 0, L_00000269a07b7ab0;  1 drivers, strength-aware
v00000269a07717e0_0 .net8 "VDD", 0 0, L_00000269a0799b40;  1 drivers, strength-aware
v00000269a076f6c0_0 .net "inp", 0 0, L_00000269a078d9e0;  1 drivers
v00000269a076f760_0 .net "inpn", 0 0, L_00000269a078d940;  1 drivers
v00000269a0770fc0_0 .net8 "outp", 0 0, RS_00000269a06f6e98;  2 drivers, strength-aware
v00000269a076f300_0 .net "re", 0 0, L_00000269a07b84c0;  alias, 1 drivers
v00000269a076fc60_0 .net "ren", 0 0, L_00000269a07b8300;  alias, 1 drivers
v00000269a076fda0_0 .net "we", 0 0, L_00000269a07b8220;  alias, 1 drivers
S_00000269a076df60 .scope generate, "bitcell_insts_i[6]" "bitcell_insts_i[6]" 4 34, 4 34 0, S_00000269a076d790;
 .timescale 0 0;
P_00000269a06e6160 .param/l "i" 0 4 34, +C4<0110>;
S_00000269a0777ad0 .scope module, "bitcells" "bitcell" 4 35, 5 6 0, S_00000269a076df60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_00000269a07b6cb0 .functor NAND 1, L_00000269a078fc40, L_00000269a07b8220, C4<1>, C4<1>;
L_00000269a07b7c00 .functor NAND 1, L_00000269a078f240, L_00000269a07b8220, C4<1>, C4<1>;
L_00000269a07b6850 .functor NAND 1, L_00000269a07b6cb0, L_00000269a07b6620, C4<1>, C4<1>;
L_00000269a07b6620 .functor NAND 1, L_00000269a07b7c00, L_00000269a07b6850, C4<1>, C4<1>;
L_00000269a0799bb0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_00000269a07b7180 .functor PMOS 1, L_00000269a0799bb0, L_00000269a07b6620, C4<0>, C4<0>;
L_00000269a0799de0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_00000269a07b72d0 .functor NMOS 1, L_00000269a0799de0, L_00000269a07b6620, C4<0>, C4<0>;
L_00000269a07b6700 .functor PMOS 1, L_00000269a07b7180, L_00000269a07b8300, C4<0>, C4<0>;
L_00000269a07b6770 .functor NMOS 1, L_00000269a07b72d0, L_00000269a07b84c0, C4<0>, C4<0>;
v00000269a0770de0_0 .net8 "GND", 0 0, L_00000269a0799de0;  1 drivers, strength-aware
v00000269a07702a0_0 .net "Q0", 0 0, L_00000269a07b6cb0;  1 drivers
v00000269a0771880_0 .net "Q0n", 0 0, L_00000269a07b7c00;  1 drivers
v00000269a076fee0_0 .net "Q1", 0 0, L_00000269a07b6850;  1 drivers
v00000269a0771380_0 .net "Q1n", 0 0, L_00000269a07b6620;  1 drivers
v00000269a0771920_0 .net8 "T0", 0 0, L_00000269a07b7180;  1 drivers, strength-aware
v00000269a0771a60_0 .net8 "T1", 0 0, L_00000269a07b72d0;  1 drivers, strength-aware
v00000269a076fd00_0 .net8 "VDD", 0 0, L_00000269a0799bb0;  1 drivers, strength-aware
v00000269a0770020_0 .net "inp", 0 0, L_00000269a078fc40;  1 drivers
v00000269a076fe40_0 .net "inpn", 0 0, L_00000269a078f240;  1 drivers
v00000269a07711a0_0 .net8 "outp", 0 0, RS_00000269a06f71c8;  2 drivers, strength-aware
v00000269a076f800_0 .net "re", 0 0, L_00000269a07b84c0;  alias, 1 drivers
v00000269a07708e0_0 .net "ren", 0 0, L_00000269a07b8300;  alias, 1 drivers
v00000269a076ff80_0 .net "we", 0 0, L_00000269a07b8220;  alias, 1 drivers
S_00000269a07782a0 .scope generate, "bitcell_insts_i[7]" "bitcell_insts_i[7]" 4 34, 4 34 0, S_00000269a076d790;
 .timescale 0 0;
P_00000269a06e5320 .param/l "i" 0 4 34, +C4<0111>;
S_00000269a0778430 .scope module, "bitcells" "bitcell" 4 35, 5 6 0, S_00000269a07782a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_00000269a07b67e0 .functor NAND 1, L_00000269a078fb00, L_00000269a07b8220, C4<1>, C4<1>;
L_00000269a07b7b90 .functor NAND 1, L_00000269a078e7a0, L_00000269a07b8220, C4<1>, C4<1>;
L_00000269a07b6a80 .functor NAND 1, L_00000269a07b67e0, L_00000269a07b6af0, C4<1>, C4<1>;
L_00000269a07b6af0 .functor NAND 1, L_00000269a07b7b90, L_00000269a07b6a80, C4<1>, C4<1>;
L_00000269a0799fa0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_00000269a07b7340 .functor PMOS 1, L_00000269a0799fa0, L_00000269a07b6af0, C4<0>, C4<0>;
L_00000269a0799c90 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_00000269a07b6bd0 .functor NMOS 1, L_00000269a0799c90, L_00000269a07b6af0, C4<0>, C4<0>;
L_00000269a07b73b0 .functor PMOS 1, L_00000269a07b7340, L_00000269a07b8300, C4<0>, C4<0>;
L_00000269a07b6d20 .functor NMOS 1, L_00000269a07b6bd0, L_00000269a07b84c0, C4<0>, C4<0>;
v00000269a07700c0_0 .net8 "GND", 0 0, L_00000269a0799c90;  1 drivers, strength-aware
v00000269a0770980_0 .net "Q0", 0 0, L_00000269a07b67e0;  1 drivers
v00000269a0770660_0 .net "Q0n", 0 0, L_00000269a07b7b90;  1 drivers
v00000269a0770160_0 .net "Q1", 0 0, L_00000269a07b6a80;  1 drivers
v00000269a07712e0_0 .net "Q1n", 0 0, L_00000269a07b6af0;  1 drivers
v00000269a0771600_0 .net8 "T0", 0 0, L_00000269a07b7340;  1 drivers, strength-aware
v00000269a0770200_0 .net8 "T1", 0 0, L_00000269a07b6bd0;  1 drivers, strength-aware
v00000269a0770520_0 .net8 "VDD", 0 0, L_00000269a0799fa0;  1 drivers, strength-aware
v00000269a07716a0_0 .net "inp", 0 0, L_00000269a078fb00;  1 drivers
v00000269a0770480_0 .net "inpn", 0 0, L_00000269a078e7a0;  1 drivers
v00000269a076f580_0 .net8 "outp", 0 0, RS_00000269a06f74f8;  2 drivers, strength-aware
v00000269a0771060_0 .net "re", 0 0, L_00000269a07b84c0;  alias, 1 drivers
v00000269a07707a0_0 .net "ren", 0 0, L_00000269a07b8300;  alias, 1 drivers
v00000269a076f8a0_0 .net "we", 0 0, L_00000269a07b8220;  alias, 1 drivers
S_00000269a0778a70 .scope generate, "bytecell_insts1[6]" "bytecell_insts1[6]" 3 34, 3 34 0, S_00000269a05c4d00;
 .timescale 0 0;
P_00000269a06e53a0 .param/l "i" 0 3 34, +C4<0110>;
S_00000269a0777620 .scope module, "bytecell_inst" "bytecell" 3 35, 4 12 0, S_00000269a0778a70;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "inpn";
    .port_info 2 /INPUT 1 "op";
    .port_info 3 /INPUT 1 "sel";
    .port_info 4 /OUTPUT 8 "outp";
L_00000269a07b5ac0 .functor NOT 1, v00000269a0788ee0_0, C4<0>, C4<0>, C4<0>;
L_00000269a07b5b30 .functor AND 1, L_00000269a078f600, v00000269a0788ee0_0, C4<1>, C4<1>;
L_00000269a07b5120 .functor NAND 1, L_00000269a078f600, L_00000269a07b5ac0, C4<1>, C4<1>;
L_00000269a07b5270 .functor NOT 1, L_00000269a07b5120, C4<0>, C4<0>, C4<0>;
v00000269a0774ee0_0 .net "inp", 7 0, v00000269a07895c0_0;  alias, 1 drivers
v00000269a07766a0_0 .net "inpn", 7 0, L_00000269a078efc0;  alias, 1 drivers
v00000269a07764c0_0 .net "op", 0 0, v00000269a0788ee0_0;  alias, 1 drivers
v00000269a0774f80_0 .net "opn", 0 0, L_00000269a07b5ac0;  1 drivers
v00000269a0775020_0 .net8 "outp", 7 0, RS_00000269a06eed68;  alias, 8 drivers
v00000269a0775de0_0 .net "re", 0 0, L_00000269a07b5270;  1 drivers
v00000269a0775ca0_0 .net "ren", 0 0, L_00000269a07b5120;  1 drivers
v00000269a07755c0_0 .net "sel", 0 0, L_00000269a078f600;  1 drivers
v00000269a0774440_0 .net "we", 0 0, L_00000269a07b5b30;  1 drivers
L_00000269a078dc60 .part v00000269a07895c0_0, 0, 1;
L_00000269a078f4c0 .part L_00000269a078efc0, 0, 1;
L_00000269a078ea20 .part v00000269a07895c0_0, 1, 1;
L_00000269a078e020 .part L_00000269a078efc0, 1, 1;
L_00000269a078d8a0 .part v00000269a07895c0_0, 2, 1;
L_00000269a078dee0 .part L_00000269a078efc0, 2, 1;
L_00000269a078e840 .part v00000269a07895c0_0, 3, 1;
L_00000269a078e0c0 .part L_00000269a078efc0, 3, 1;
L_00000269a078e660 .part v00000269a07895c0_0, 4, 1;
L_00000269a078f2e0 .part L_00000269a078efc0, 4, 1;
L_00000269a078fba0 .part v00000269a07895c0_0, 5, 1;
L_00000269a078e8e0 .part L_00000269a078efc0, 5, 1;
L_00000269a078e980 .part v00000269a07895c0_0, 6, 1;
L_00000269a078dda0 .part L_00000269a078efc0, 6, 1;
L_00000269a078da80 .part v00000269a07895c0_0, 7, 1;
L_00000269a078e200 .part L_00000269a078efc0, 7, 1;
RS_00000269a06f7978 .resolv tri, L_00000269a07b8680, L_00000269a07b8450;
RS_00000269a06f7d38 .resolv tri, L_00000269a07b5660, L_00000269a07b6380;
RS_00000269a06f8068 .resolv tri, L_00000269a07b5350, L_00000269a07b5970;
RS_00000269a06f8398 .resolv tri, L_00000269a07b48d0, L_00000269a07b5200;
LS_00000269a078e2a0_0_0 .concat8 [ 1 1 1 1], RS_00000269a06f7978, RS_00000269a06f7d38, RS_00000269a06f8068, RS_00000269a06f8398;
RS_00000269a06f86c8 .resolv tri, L_00000269a07b5f90, L_00000269a07b6460;
RS_00000269a06f89f8 .resolv tri, L_00000269a07b55f0, L_00000269a07b4e10;
RS_00000269a06f8d28 .resolv tri, L_00000269a07b5040, L_00000269a07b52e0;
RS_00000269a06f9058 .resolv tri, L_00000269a07b5e40, L_00000269a07b50b0;
LS_00000269a078e2a0_0_4 .concat8 [ 1 1 1 1], RS_00000269a06f86c8, RS_00000269a06f89f8, RS_00000269a06f8d28, RS_00000269a06f9058;
L_00000269a078e2a0 .concat8 [ 4 4 0 0], LS_00000269a078e2a0_0_0, LS_00000269a078e2a0_0_4;
S_00000269a0777490 .scope generate, "bitcell_insts_i[0]" "bitcell_insts_i[0]" 4 34, 4 34 0, S_00000269a0777620;
 .timescale 0 0;
P_00000269a06e5ba0 .param/l "i" 0 4 34, +C4<00>;
S_00000269a0777c60 .scope module, "bitcells" "bitcell" 4 35, 5 6 0, S_00000269a0777490;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_00000269a07b8140 .functor NAND 1, L_00000269a078dc60, L_00000269a07b5b30, C4<1>, C4<1>;
L_00000269a07b8610 .functor NAND 1, L_00000269a078f4c0, L_00000269a07b5b30, C4<1>, C4<1>;
L_00000269a07b8760 .functor NAND 1, L_00000269a07b8140, L_00000269a07b81b0, C4<1>, C4<1>;
L_00000269a07b81b0 .functor NAND 1, L_00000269a07b8610, L_00000269a07b8760, C4<1>, C4<1>;
L_00000269a079bb30 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_00000269a07b8370 .functor PMOS 1, L_00000269a079bb30, L_00000269a07b81b0, C4<0>, C4<0>;
L_00000269a079a5c0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_00000269a07b83e0 .functor NMOS 1, L_00000269a079a5c0, L_00000269a07b81b0, C4<0>, C4<0>;
L_00000269a07b8680 .functor PMOS 1, L_00000269a07b8370, L_00000269a07b5120, C4<0>, C4<0>;
L_00000269a07b8450 .functor NMOS 1, L_00000269a07b83e0, L_00000269a07b5270, C4<0>, C4<0>;
v00000269a076f4e0_0 .net8 "GND", 0 0, L_00000269a079a5c0;  1 drivers, strength-aware
v00000269a0770ac0_0 .net "Q0", 0 0, L_00000269a07b8140;  1 drivers
v00000269a0770b60_0 .net "Q0n", 0 0, L_00000269a07b8610;  1 drivers
v00000269a0770c00_0 .net "Q1", 0 0, L_00000269a07b8760;  1 drivers
v00000269a0770ca0_0 .net "Q1n", 0 0, L_00000269a07b81b0;  1 drivers
v00000269a0770d40_0 .net8 "T0", 0 0, L_00000269a07b8370;  1 drivers, strength-aware
v00000269a0771240_0 .net8 "T1", 0 0, L_00000269a07b83e0;  1 drivers, strength-aware
v00000269a0771420_0 .net8 "VDD", 0 0, L_00000269a079bb30;  1 drivers, strength-aware
v00000269a0771560_0 .net "inp", 0 0, L_00000269a078dc60;  1 drivers
v00000269a0773180_0 .net "inpn", 0 0, L_00000269a078f4c0;  1 drivers
v00000269a0771ce0_0 .net8 "outp", 0 0, RS_00000269a06f7978;  2 drivers, strength-aware
v00000269a07721e0_0 .net "re", 0 0, L_00000269a07b5270;  alias, 1 drivers
v00000269a0772a00_0 .net "ren", 0 0, L_00000269a07b5120;  alias, 1 drivers
v00000269a0772000_0 .net "we", 0 0, L_00000269a07b5b30;  alias, 1 drivers
S_00000269a07785c0 .scope generate, "bitcell_insts_i[1]" "bitcell_insts_i[1]" 4 34, 4 34 0, S_00000269a0777620;
 .timescale 0 0;
P_00000269a06e55a0 .param/l "i" 0 4 34, +C4<01>;
S_00000269a0778c00 .scope module, "bitcells" "bitcell" 4 35, 5 6 0, S_00000269a07785c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_00000269a07b8530 .functor NAND 1, L_00000269a078ea20, L_00000269a07b5b30, C4<1>, C4<1>;
L_00000269a07b85a0 .functor NAND 1, L_00000269a078e020, L_00000269a07b5b30, C4<1>, C4<1>;
L_00000269a07b86f0 .functor NAND 1, L_00000269a07b8530, L_00000269a07b87d0, C4<1>, C4<1>;
L_00000269a07b87d0 .functor NAND 1, L_00000269a07b85a0, L_00000269a07b86f0, C4<1>, C4<1>;
L_00000269a079c3f0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_00000269a07b80d0 .functor PMOS 1, L_00000269a079c3f0, L_00000269a07b87d0, C4<0>, C4<0>;
L_00000269a079ca10 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_00000269a07b61c0 .functor NMOS 1, L_00000269a079ca10, L_00000269a07b87d0, C4<0>, C4<0>;
L_00000269a07b5660 .functor PMOS 1, L_00000269a07b80d0, L_00000269a07b5120, C4<0>, C4<0>;
L_00000269a07b6380 .functor NMOS 1, L_00000269a07b61c0, L_00000269a07b5270, C4<0>, C4<0>;
v00000269a0773e00_0 .net8 "GND", 0 0, L_00000269a079ca10;  1 drivers, strength-aware
v00000269a0772c80_0 .net "Q0", 0 0, L_00000269a07b8530;  1 drivers
v00000269a0772d20_0 .net "Q0n", 0 0, L_00000269a07b85a0;  1 drivers
v00000269a0772140_0 .net "Q1", 0 0, L_00000269a07b86f0;  1 drivers
v00000269a07720a0_0 .net "Q1n", 0 0, L_00000269a07b87d0;  1 drivers
v00000269a0773f40_0 .net8 "T0", 0 0, L_00000269a07b80d0;  1 drivers, strength-aware
v00000269a07728c0_0 .net8 "T1", 0 0, L_00000269a07b61c0;  1 drivers, strength-aware
v00000269a0774080_0 .net8 "VDD", 0 0, L_00000269a079c3f0;  1 drivers, strength-aware
v00000269a0772820_0 .net "inp", 0 0, L_00000269a078ea20;  1 drivers
v00000269a0773b80_0 .net "inpn", 0 0, L_00000269a078e020;  1 drivers
v00000269a0773220_0 .net8 "outp", 0 0, RS_00000269a06f7d38;  2 drivers, strength-aware
v00000269a0773c20_0 .net "re", 0 0, L_00000269a07b5270;  alias, 1 drivers
v00000269a0773860_0 .net "ren", 0 0, L_00000269a07b5120;  alias, 1 drivers
v00000269a07730e0_0 .net "we", 0 0, L_00000269a07b5b30;  alias, 1 drivers
S_00000269a0778750 .scope generate, "bitcell_insts_i[2]" "bitcell_insts_i[2]" 4 34, 4 34 0, S_00000269a0777620;
 .timescale 0 0;
P_00000269a06e5920 .param/l "i" 0 4 34, +C4<010>;
S_00000269a07788e0 .scope module, "bitcells" "bitcell" 4 35, 5 6 0, S_00000269a0778750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_00000269a07b6230 .functor NAND 1, L_00000269a078d8a0, L_00000269a07b5b30, C4<1>, C4<1>;
L_00000269a07b5740 .functor NAND 1, L_00000269a078dee0, L_00000269a07b5b30, C4<1>, C4<1>;
L_00000269a07b62a0 .functor NAND 1, L_00000269a07b6230, L_00000269a07b5190, C4<1>, C4<1>;
L_00000269a07b5190 .functor NAND 1, L_00000269a07b5740, L_00000269a07b62a0, C4<1>, C4<1>;
L_00000269a079b900 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_00000269a07b4a90 .functor PMOS 1, L_00000269a079b900, L_00000269a07b5190, C4<0>, C4<0>;
L_00000269a079cfc0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_00000269a07b5890 .functor NMOS 1, L_00000269a079cfc0, L_00000269a07b5190, C4<0>, C4<0>;
L_00000269a07b5350 .functor PMOS 1, L_00000269a07b4a90, L_00000269a07b5120, C4<0>, C4<0>;
L_00000269a07b5970 .functor NMOS 1, L_00000269a07b5890, L_00000269a07b5270, C4<0>, C4<0>;
v00000269a0773ea0_0 .net8 "GND", 0 0, L_00000269a079cfc0;  1 drivers, strength-aware
v00000269a0772f00_0 .net "Q0", 0 0, L_00000269a07b6230;  1 drivers
v00000269a07723c0_0 .net "Q0n", 0 0, L_00000269a07b5740;  1 drivers
v00000269a0771d80_0 .net "Q1", 0 0, L_00000269a07b62a0;  1 drivers
v00000269a07732c0_0 .net "Q1n", 0 0, L_00000269a07b5190;  1 drivers
v00000269a0772e60_0 .net8 "T0", 0 0, L_00000269a07b4a90;  1 drivers, strength-aware
v00000269a0771f60_0 .net8 "T1", 0 0, L_00000269a07b5890;  1 drivers, strength-aware
v00000269a0774260_0 .net8 "VDD", 0 0, L_00000269a079b900;  1 drivers, strength-aware
v00000269a0772be0_0 .net "inp", 0 0, L_00000269a078d8a0;  1 drivers
v00000269a0772aa0_0 .net "inpn", 0 0, L_00000269a078dee0;  1 drivers
v00000269a0773fe0_0 .net8 "outp", 0 0, RS_00000269a06f8068;  2 drivers, strength-aware
v00000269a0773cc0_0 .net "re", 0 0, L_00000269a07b5270;  alias, 1 drivers
v00000269a0774120_0 .net "ren", 0 0, L_00000269a07b5120;  alias, 1 drivers
v00000269a0772960_0 .net "we", 0 0, L_00000269a07b5b30;  alias, 1 drivers
S_00000269a0777f80 .scope generate, "bitcell_insts_i[3]" "bitcell_insts_i[3]" 4 34, 4 34 0, S_00000269a0777620;
 .timescale 0 0;
P_00000269a06e5c20 .param/l "i" 0 4 34, +C4<011>;
S_00000269a0778110 .scope module, "bitcells" "bitcell" 4 35, 5 6 0, S_00000269a0777f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_00000269a07b60e0 .functor NAND 1, L_00000269a078e840, L_00000269a07b5b30, C4<1>, C4<1>;
L_00000269a07b4cc0 .functor NAND 1, L_00000269a078e0c0, L_00000269a07b5b30, C4<1>, C4<1>;
L_00000269a07b5510 .functor NAND 1, L_00000269a07b60e0, L_00000269a07b4fd0, C4<1>, C4<1>;
L_00000269a07b4fd0 .functor NAND 1, L_00000269a07b4cc0, L_00000269a07b5510, C4<1>, C4<1>;
L_00000269a079b740 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_00000269a07b6310 .functor PMOS 1, L_00000269a079b740, L_00000269a07b4fd0, C4<0>, C4<0>;
L_00000269a079d0a0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_00000269a07b5c80 .functor NMOS 1, L_00000269a079d0a0, L_00000269a07b4fd0, C4<0>, C4<0>;
L_00000269a07b48d0 .functor PMOS 1, L_00000269a07b6310, L_00000269a07b5120, C4<0>, C4<0>;
L_00000269a07b5200 .functor NMOS 1, L_00000269a07b5c80, L_00000269a07b5270, C4<0>, C4<0>;
v00000269a0772dc0_0 .net8 "GND", 0 0, L_00000269a079d0a0;  1 drivers, strength-aware
v00000269a0772b40_0 .net "Q0", 0 0, L_00000269a07b60e0;  1 drivers
v00000269a0773900_0 .net "Q0n", 0 0, L_00000269a07b4cc0;  1 drivers
v00000269a07734a0_0 .net "Q1", 0 0, L_00000269a07b5510;  1 drivers
v00000269a0772280_0 .net "Q1n", 0 0, L_00000269a07b4fd0;  1 drivers
v00000269a07737c0_0 .net8 "T0", 0 0, L_00000269a07b6310;  1 drivers, strength-aware
v00000269a0772500_0 .net8 "T1", 0 0, L_00000269a07b5c80;  1 drivers, strength-aware
v00000269a07725a0_0 .net8 "VDD", 0 0, L_00000269a079b740;  1 drivers, strength-aware
v00000269a0773d60_0 .net "inp", 0 0, L_00000269a078e840;  1 drivers
v00000269a0773040_0 .net "inpn", 0 0, L_00000269a078e0c0;  1 drivers
v00000269a07726e0_0 .net8 "outp", 0 0, RS_00000269a06f8398;  2 drivers, strength-aware
v00000269a0773400_0 .net "re", 0 0, L_00000269a07b5270;  alias, 1 drivers
v00000269a0772320_0 .net "ren", 0 0, L_00000269a07b5120;  alias, 1 drivers
v00000269a0772460_0 .net "we", 0 0, L_00000269a07b5b30;  alias, 1 drivers
S_00000269a0778d90 .scope generate, "bitcell_insts_i[4]" "bitcell_insts_i[4]" 4 34, 4 34 0, S_00000269a0777620;
 .timescale 0 0;
P_00000269a06e56e0 .param/l "i" 0 4 34, +C4<0100>;
S_00000269a07790b0 .scope module, "bitcells" "bitcell" 4 35, 5 6 0, S_00000269a0778d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_00000269a07b4f60 .functor NAND 1, L_00000269a078e660, L_00000269a07b5b30, C4<1>, C4<1>;
L_00000269a07b63f0 .functor NAND 1, L_00000269a078f2e0, L_00000269a07b5b30, C4<1>, C4<1>;
L_00000269a07b6150 .functor NAND 1, L_00000269a07b4f60, L_00000269a07b4e80, C4<1>, C4<1>;
L_00000269a07b4e80 .functor NAND 1, L_00000269a07b63f0, L_00000269a07b6150, C4<1>, C4<1>;
L_00000269a079b6d0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_00000269a07b5820 .functor PMOS 1, L_00000269a079b6d0, L_00000269a07b4e80, C4<0>, C4<0>;
L_00000269a079c620 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_00000269a07b4da0 .functor NMOS 1, L_00000269a079c620, L_00000269a07b4e80, C4<0>, C4<0>;
L_00000269a07b5f90 .functor PMOS 1, L_00000269a07b5820, L_00000269a07b5120, C4<0>, C4<0>;
L_00000269a07b6460 .functor NMOS 1, L_00000269a07b4da0, L_00000269a07b5270, C4<0>, C4<0>;
v00000269a07741c0_0 .net8 "GND", 0 0, L_00000269a079c620;  1 drivers, strength-aware
v00000269a0772640_0 .net "Q0", 0 0, L_00000269a07b4f60;  1 drivers
v00000269a07735e0_0 .net "Q0n", 0 0, L_00000269a07b63f0;  1 drivers
v00000269a0771b00_0 .net "Q1", 0 0, L_00000269a07b6150;  1 drivers
v00000269a07739a0_0 .net "Q1n", 0 0, L_00000269a07b4e80;  1 drivers
v00000269a0771e20_0 .net8 "T0", 0 0, L_00000269a07b5820;  1 drivers, strength-aware
v00000269a0771ba0_0 .net8 "T1", 0 0, L_00000269a07b4da0;  1 drivers, strength-aware
v00000269a0772fa0_0 .net8 "VDD", 0 0, L_00000269a079b6d0;  1 drivers, strength-aware
v00000269a0772780_0 .net "inp", 0 0, L_00000269a078e660;  1 drivers
v00000269a0773360_0 .net "inpn", 0 0, L_00000269a078f2e0;  1 drivers
v00000269a0773540_0 .net8 "outp", 0 0, RS_00000269a06f86c8;  2 drivers, strength-aware
v00000269a0773680_0 .net "re", 0 0, L_00000269a07b5270;  alias, 1 drivers
v00000269a0773720_0 .net "ren", 0 0, L_00000269a07b5120;  alias, 1 drivers
v00000269a0771c40_0 .net "we", 0 0, L_00000269a07b5b30;  alias, 1 drivers
S_00000269a07777b0 .scope generate, "bitcell_insts_i[5]" "bitcell_insts_i[5]" 4 34, 4 34 0, S_00000269a0777620;
 .timescale 0 0;
P_00000269a06e5620 .param/l "i" 0 4 34, +C4<0101>;
S_00000269a0777300 .scope module, "bitcells" "bitcell" 4 35, 5 6 0, S_00000269a07777b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_00000269a07b4be0 .functor NAND 1, L_00000269a078fba0, L_00000269a07b5b30, C4<1>, C4<1>;
L_00000269a07b4ef0 .functor NAND 1, L_00000269a078e8e0, L_00000269a07b5b30, C4<1>, C4<1>;
L_00000269a07b57b0 .functor NAND 1, L_00000269a07b4be0, L_00000269a07b4940, C4<1>, C4<1>;
L_00000269a07b4940 .functor NAND 1, L_00000269a07b4ef0, L_00000269a07b57b0, C4<1>, C4<1>;
L_00000269a079bba0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_00000269a07b49b0 .functor PMOS 1, L_00000269a079bba0, L_00000269a07b4940, C4<0>, C4<0>;
L_00000269a079c000 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_00000269a07b5430 .functor NMOS 1, L_00000269a079c000, L_00000269a07b4940, C4<0>, C4<0>;
L_00000269a07b55f0 .functor PMOS 1, L_00000269a07b49b0, L_00000269a07b5120, C4<0>, C4<0>;
L_00000269a07b4e10 .functor NMOS 1, L_00000269a07b5430, L_00000269a07b5270, C4<0>, C4<0>;
v00000269a0773a40_0 .net8 "GND", 0 0, L_00000269a079c000;  1 drivers, strength-aware
v00000269a0773ae0_0 .net "Q0", 0 0, L_00000269a07b4be0;  1 drivers
v00000269a0771ec0_0 .net "Q0n", 0 0, L_00000269a07b4ef0;  1 drivers
v00000269a0775840_0 .net "Q1", 0 0, L_00000269a07b57b0;  1 drivers
v00000269a0774940_0 .net "Q1n", 0 0, L_00000269a07b4940;  1 drivers
v00000269a0774b20_0 .net8 "T0", 0 0, L_00000269a07b49b0;  1 drivers, strength-aware
v00000269a0774bc0_0 .net8 "T1", 0 0, L_00000269a07b5430;  1 drivers, strength-aware
v00000269a07758e0_0 .net8 "VDD", 0 0, L_00000269a079bba0;  1 drivers, strength-aware
v00000269a07769c0_0 .net "inp", 0 0, L_00000269a078fba0;  1 drivers
v00000269a0774300_0 .net "inpn", 0 0, L_00000269a078e8e0;  1 drivers
v00000269a0775340_0 .net8 "outp", 0 0, RS_00000269a06f89f8;  2 drivers, strength-aware
v00000269a07749e0_0 .net "re", 0 0, L_00000269a07b5270;  alias, 1 drivers
v00000269a0775d40_0 .net "ren", 0 0, L_00000269a07b5120;  alias, 1 drivers
v00000269a0776740_0 .net "we", 0 0, L_00000269a07b5b30;  alias, 1 drivers
S_00000269a0777940 .scope generate, "bitcell_insts_i[6]" "bitcell_insts_i[6]" 4 34, 4 34 0, S_00000269a0777620;
 .timescale 0 0;
P_00000269a06e5660 .param/l "i" 0 4 34, +C4<0110>;
S_00000269a0777df0 .scope module, "bitcells" "bitcell" 4 35, 5 6 0, S_00000269a0777940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_00000269a07b5cf0 .functor NAND 1, L_00000269a078e980, L_00000269a07b5b30, C4<1>, C4<1>;
L_00000269a07b56d0 .functor NAND 1, L_00000269a078dda0, L_00000269a07b5b30, C4<1>, C4<1>;
L_00000269a07b5900 .functor NAND 1, L_00000269a07b5cf0, L_00000269a07b5580, C4<1>, C4<1>;
L_00000269a07b5580 .functor NAND 1, L_00000269a07b56d0, L_00000269a07b5900, C4<1>, C4<1>;
L_00000269a079d030 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_00000269a07b5ba0 .functor PMOS 1, L_00000269a079d030, L_00000269a07b5580, C4<0>, C4<0>;
L_00000269a079cb60 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_00000269a07b59e0 .functor NMOS 1, L_00000269a079cb60, L_00000269a07b5580, C4<0>, C4<0>;
L_00000269a07b5040 .functor PMOS 1, L_00000269a07b5ba0, L_00000269a07b5120, C4<0>, C4<0>;
L_00000269a07b52e0 .functor NMOS 1, L_00000269a07b59e0, L_00000269a07b5270, C4<0>, C4<0>;
v00000269a0776600_0 .net8 "GND", 0 0, L_00000269a079cb60;  1 drivers, strength-aware
v00000269a0775980_0 .net "Q0", 0 0, L_00000269a07b5cf0;  1 drivers
v00000269a0776420_0 .net "Q0n", 0 0, L_00000269a07b56d0;  1 drivers
v00000269a07767e0_0 .net "Q1", 0 0, L_00000269a07b5900;  1 drivers
v00000269a0776920_0 .net "Q1n", 0 0, L_00000269a07b5580;  1 drivers
v00000269a0776880_0 .net8 "T0", 0 0, L_00000269a07b5ba0;  1 drivers, strength-aware
v00000269a07746c0_0 .net8 "T1", 0 0, L_00000269a07b59e0;  1 drivers, strength-aware
v00000269a0774a80_0 .net8 "VDD", 0 0, L_00000269a079d030;  1 drivers, strength-aware
v00000269a07762e0_0 .net "inp", 0 0, L_00000269a078e980;  1 drivers
v00000269a0774800_0 .net "inpn", 0 0, L_00000269a078dda0;  1 drivers
v00000269a0775660_0 .net8 "outp", 0 0, RS_00000269a06f8d28;  2 drivers, strength-aware
v00000269a0774760_0 .net "re", 0 0, L_00000269a07b5270;  alias, 1 drivers
v00000269a0774c60_0 .net "ren", 0 0, L_00000269a07b5120;  alias, 1 drivers
v00000269a0776060_0 .net "we", 0 0, L_00000269a07b5b30;  alias, 1 drivers
S_00000269a0778f20 .scope generate, "bitcell_insts_i[7]" "bitcell_insts_i[7]" 4 34, 4 34 0, S_00000269a0777620;
 .timescale 0 0;
P_00000269a06e58a0 .param/l "i" 0 4 34, +C4<0111>;
S_00000269a0779950 .scope module, "bitcells" "bitcell" 4 35, 5 6 0, S_00000269a0778f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_00000269a07b5d60 .functor NAND 1, L_00000269a078da80, L_00000269a07b5b30, C4<1>, C4<1>;
L_00000269a07b4a20 .functor NAND 1, L_00000269a078e200, L_00000269a07b5b30, C4<1>, C4<1>;
L_00000269a07b5a50 .functor NAND 1, L_00000269a07b5d60, L_00000269a07b5dd0, C4<1>, C4<1>;
L_00000269a07b5dd0 .functor NAND 1, L_00000269a07b4a20, L_00000269a07b5a50, C4<1>, C4<1>;
L_00000269a079bd60 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_00000269a07b4b00 .functor PMOS 1, L_00000269a079bd60, L_00000269a07b5dd0, C4<0>, C4<0>;
L_00000269a079cd90 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_00000269a07b4b70 .functor NMOS 1, L_00000269a079cd90, L_00000269a07b5dd0, C4<0>, C4<0>;
L_00000269a07b5e40 .functor PMOS 1, L_00000269a07b4b00, L_00000269a07b5120, C4<0>, C4<0>;
L_00000269a07b50b0 .functor NMOS 1, L_00000269a07b4b70, L_00000269a07b5270, C4<0>, C4<0>;
v00000269a0776a60_0 .net8 "GND", 0 0, L_00000269a079cd90;  1 drivers, strength-aware
v00000269a0776380_0 .net "Q0", 0 0, L_00000269a07b5d60;  1 drivers
v00000269a0774d00_0 .net "Q0n", 0 0, L_00000269a07b4a20;  1 drivers
v00000269a0775160_0 .net "Q1", 0 0, L_00000269a07b5a50;  1 drivers
v00000269a0774da0_0 .net "Q1n", 0 0, L_00000269a07b5dd0;  1 drivers
v00000269a0775520_0 .net8 "T0", 0 0, L_00000269a07b4b00;  1 drivers, strength-aware
v00000269a0775ac0_0 .net8 "T1", 0 0, L_00000269a07b4b70;  1 drivers, strength-aware
v00000269a0775a20_0 .net8 "VDD", 0 0, L_00000269a079bd60;  1 drivers, strength-aware
v00000269a07744e0_0 .net "inp", 0 0, L_00000269a078da80;  1 drivers
v00000269a0776560_0 .net "inpn", 0 0, L_00000269a078e200;  1 drivers
v00000269a07743a0_0 .net8 "outp", 0 0, RS_00000269a06f9058;  2 drivers, strength-aware
v00000269a07757a0_0 .net "re", 0 0, L_00000269a07b5270;  alias, 1 drivers
v00000269a0774e40_0 .net "ren", 0 0, L_00000269a07b5120;  alias, 1 drivers
v00000269a07748a0_0 .net "we", 0 0, L_00000269a07b5b30;  alias, 1 drivers
S_00000269a0779ae0 .scope generate, "bytecell_insts1[7]" "bytecell_insts1[7]" 3 34, 3 34 0, S_00000269a05c4d00;
 .timescale 0 0;
P_00000269a06e5ce0 .param/l "i" 0 3 34, +C4<0111>;
S_00000269a077a120 .scope module, "bytecell_inst" "bytecell" 3 35, 4 12 0, S_00000269a0779ae0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "inp";
    .port_info 1 /INPUT 8 "inpn";
    .port_info 2 /INPUT 1 "op";
    .port_info 3 /INPUT 1 "sel";
    .port_info 4 /OUTPUT 8 "outp";
L_00000269a07ba940 .functor NOT 1, v00000269a0788ee0_0, C4<0>, C4<0>, C4<0>;
L_00000269a07b9d70 .functor AND 1, L_00000269a078ede0, v00000269a0788ee0_0, C4<1>, C4<1>;
L_00000269a07bb0b0 .functor NAND 1, L_00000269a078ede0, L_00000269a07ba940, C4<1>, C4<1>;
L_00000269a07baa20 .functor NOT 1, L_00000269a07bb0b0, C4<0>, C4<0>, C4<0>;
v00000269a0788260_0 .net "inp", 7 0, v00000269a07895c0_0;  alias, 1 drivers
v00000269a07874a0_0 .net "inpn", 7 0, L_00000269a078efc0;  alias, 1 drivers
v00000269a07872c0_0 .net "op", 0 0, v00000269a0788ee0_0;  alias, 1 drivers
v00000269a0785f60_0 .net "opn", 0 0, L_00000269a07ba940;  1 drivers
v00000269a0786fa0_0 .net8 "outp", 7 0, RS_00000269a06eed68;  alias, 8 drivers
v00000269a0787a40_0 .net "re", 0 0, L_00000269a07baa20;  1 drivers
v00000269a0787360_0 .net "ren", 0 0, L_00000269a07bb0b0;  1 drivers
v00000269a0786f00_0 .net "sel", 0 0, L_00000269a078ede0;  1 drivers
v00000269a0786320_0 .net "we", 0 0, L_00000269a07b9d70;  1 drivers
L_00000269a078f920 .part v00000269a07895c0_0, 0, 1;
L_00000269a078eca0 .part L_00000269a078efc0, 0, 1;
L_00000269a078e160 .part v00000269a07895c0_0, 1, 1;
L_00000269a078f560 .part L_00000269a078efc0, 1, 1;
L_00000269a078f740 .part v00000269a07895c0_0, 2, 1;
L_00000269a078e3e0 .part L_00000269a078efc0, 2, 1;
L_00000269a078e480 .part v00000269a07895c0_0, 3, 1;
L_00000269a078e520 .part L_00000269a078efc0, 3, 1;
L_00000269a078eac0 .part v00000269a07895c0_0, 4, 1;
L_00000269a078e5c0 .part L_00000269a078efc0, 4, 1;
L_00000269a078fe20 .part v00000269a07895c0_0, 5, 1;
L_00000269a078f7e0 .part L_00000269a078efc0, 5, 1;
L_00000269a078fec0 .part v00000269a07895c0_0, 6, 1;
L_00000269a078e700 .part L_00000269a078efc0, 6, 1;
L_00000269a078ed40 .part v00000269a07895c0_0, 7, 1;
L_00000269a078ec00 .part L_00000269a078efc0, 7, 1;
RS_00000269a06f94d8 .resolv tri, L_00000269a07b54a0, L_00000269a07b6000;
RS_00000269a06f9898 .resolv tri, L_00000269a07bb430, L_00000269a07baa90;
RS_00000269a06f9bc8 .resolv tri, L_00000269a07ba2b0, L_00000269a07baef0;
RS_00000269a06f9ef8 .resolv tri, L_00000269a07bb190, L_00000269a07ba8d0;
LS_00000269a078d760_0_0 .concat8 [ 1 1 1 1], RS_00000269a06f94d8, RS_00000269a06f9898, RS_00000269a06f9bc8, RS_00000269a06f9ef8;
RS_00000269a06fa228 .resolv tri, L_00000269a07ba710, L_00000269a07b99f0;
RS_00000269a06fa558 .resolv tri, L_00000269a07ba6a0, L_00000269a07b9980;
RS_00000269a06fa888 .resolv tri, L_00000269a07ba7f0, L_00000269a07baf60;
RS_00000269a06fabb8 .resolv tri, L_00000269a07ba1d0, L_00000269a07b9d00;
LS_00000269a078d760_0_4 .concat8 [ 1 1 1 1], RS_00000269a06fa228, RS_00000269a06fa558, RS_00000269a06fa888, RS_00000269a06fabb8;
L_00000269a078d760 .concat8 [ 4 4 0 0], LS_00000269a078d760_0_0, LS_00000269a078d760_0_4;
S_00000269a0779e00 .scope generate, "bitcell_insts_i[0]" "bitcell_insts_i[0]" 4 34, 4 34 0, S_00000269a077a120;
 .timescale 0 0;
P_00000269a06e59e0 .param/l "i" 0 4 34, +C4<00>;
S_00000269a0779630 .scope module, "bitcells" "bitcell" 4 35, 5 6 0, S_00000269a0779e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_00000269a07b4c50 .functor NAND 1, L_00000269a078f920, L_00000269a07b9d70, C4<1>, C4<1>;
L_00000269a07b5c10 .functor NAND 1, L_00000269a078eca0, L_00000269a07b9d70, C4<1>, C4<1>;
L_00000269a07b4d30 .functor NAND 1, L_00000269a07b4c50, L_00000269a07b5eb0, C4<1>, C4<1>;
L_00000269a07b5eb0 .functor NAND 1, L_00000269a07b5c10, L_00000269a07b4d30, C4<1>, C4<1>;
L_00000269a079c770 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_00000269a07b5f20 .functor PMOS 1, L_00000269a079c770, L_00000269a07b5eb0, C4<0>, C4<0>;
L_00000269a079ce00 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_00000269a07b53c0 .functor NMOS 1, L_00000269a079ce00, L_00000269a07b5eb0, C4<0>, C4<0>;
L_00000269a07b54a0 .functor PMOS 1, L_00000269a07b5f20, L_00000269a07bb0b0, C4<0>, C4<0>;
L_00000269a07b6000 .functor NMOS 1, L_00000269a07b53c0, L_00000269a07baa20, C4<0>, C4<0>;
v00000269a07750c0_0 .net8 "GND", 0 0, L_00000269a079ce00;  1 drivers, strength-aware
v00000269a07761a0_0 .net "Q0", 0 0, L_00000269a07b4c50;  1 drivers
v00000269a0774580_0 .net "Q0n", 0 0, L_00000269a07b5c10;  1 drivers
v00000269a0775200_0 .net "Q1", 0 0, L_00000269a07b4d30;  1 drivers
v00000269a0775b60_0 .net "Q1n", 0 0, L_00000269a07b5eb0;  1 drivers
v00000269a0775700_0 .net8 "T0", 0 0, L_00000269a07b5f20;  1 drivers, strength-aware
v00000269a0774620_0 .net8 "T1", 0 0, L_00000269a07b53c0;  1 drivers, strength-aware
v00000269a07752a0_0 .net8 "VDD", 0 0, L_00000269a079c770;  1 drivers, strength-aware
v00000269a0775e80_0 .net "inp", 0 0, L_00000269a078f920;  1 drivers
v00000269a07753e0_0 .net "inpn", 0 0, L_00000269a078eca0;  1 drivers
v00000269a0775480_0 .net8 "outp", 0 0, RS_00000269a06f94d8;  2 drivers, strength-aware
v00000269a0775c00_0 .net "re", 0 0, L_00000269a07baa20;  alias, 1 drivers
v00000269a0775f20_0 .net "ren", 0 0, L_00000269a07bb0b0;  alias, 1 drivers
v00000269a0775fc0_0 .net "we", 0 0, L_00000269a07b9d70;  alias, 1 drivers
S_00000269a0779c70 .scope generate, "bitcell_insts_i[1]" "bitcell_insts_i[1]" 4 34, 4 34 0, S_00000269a077a120;
 .timescale 0 0;
P_00000269a06e5f60 .param/l "i" 0 4 34, +C4<01>;
S_00000269a0779310 .scope module, "bitcells" "bitcell" 4 35, 5 6 0, S_00000269a0779c70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_00000269a07b6070 .functor NAND 1, L_00000269a078e160, L_00000269a07b9d70, C4<1>, C4<1>;
L_00000269a07bab00 .functor NAND 1, L_00000269a078f560, L_00000269a07b9d70, C4<1>, C4<1>;
L_00000269a07b9ec0 .functor NAND 1, L_00000269a07b6070, L_00000269a07ba240, C4<1>, C4<1>;
L_00000269a07ba240 .functor NAND 1, L_00000269a07bab00, L_00000269a07b9ec0, C4<1>, C4<1>;
L_00000269a079c460 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_00000269a07ba390 .functor PMOS 1, L_00000269a079c460, L_00000269a07ba240, C4<0>, C4<0>;
L_00000269a079cd20 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_00000269a07b9fa0 .functor NMOS 1, L_00000269a079cd20, L_00000269a07ba240, C4<0>, C4<0>;
L_00000269a07bb430 .functor PMOS 1, L_00000269a07ba390, L_00000269a07bb0b0, C4<0>, C4<0>;
L_00000269a07baa90 .functor NMOS 1, L_00000269a07b9fa0, L_00000269a07baa20, C4<0>, C4<0>;
v00000269a0776100_0 .net8 "GND", 0 0, L_00000269a079cd20;  1 drivers, strength-aware
v00000269a0776240_0 .net "Q0", 0 0, L_00000269a07b6070;  1 drivers
v00000269a07771e0_0 .net "Q0n", 0 0, L_00000269a07bab00;  1 drivers
v00000269a0777140_0 .net "Q1", 0 0, L_00000269a07b9ec0;  1 drivers
v00000269a0776b00_0 .net "Q1n", 0 0, L_00000269a07ba240;  1 drivers
v00000269a0776ba0_0 .net8 "T0", 0 0, L_00000269a07ba390;  1 drivers, strength-aware
v00000269a07770a0_0 .net8 "T1", 0 0, L_00000269a07b9fa0;  1 drivers, strength-aware
v00000269a0776c40_0 .net8 "VDD", 0 0, L_00000269a079c460;  1 drivers, strength-aware
v00000269a0776ce0_0 .net "inp", 0 0, L_00000269a078e160;  1 drivers
v00000269a0776d80_0 .net "inpn", 0 0, L_00000269a078f560;  1 drivers
v00000269a0776ec0_0 .net8 "outp", 0 0, RS_00000269a06f9898;  2 drivers, strength-aware
v00000269a0776e20_0 .net "re", 0 0, L_00000269a07baa20;  alias, 1 drivers
v00000269a0776f60_0 .net "ren", 0 0, L_00000269a07bb0b0;  alias, 1 drivers
v00000269a0777000_0 .net "we", 0 0, L_00000269a07b9d70;  alias, 1 drivers
S_00000269a0779f90 .scope generate, "bitcell_insts_i[2]" "bitcell_insts_i[2]" 4 34, 4 34 0, S_00000269a077a120;
 .timescale 0 0;
P_00000269a06e6060 .param/l "i" 0 4 34, +C4<010>;
S_00000269a077a2b0 .scope module, "bitcells" "bitcell" 4 35, 5 6 0, S_00000269a0779f90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_00000269a07ba860 .functor NAND 1, L_00000269a078f740, L_00000269a07b9d70, C4<1>, C4<1>;
L_00000269a07b9de0 .functor NAND 1, L_00000269a078e3e0, L_00000269a07b9d70, C4<1>, C4<1>;
L_00000269a07b9bb0 .functor NAND 1, L_00000269a07ba860, L_00000269a07bb350, C4<1>, C4<1>;
L_00000269a07bb350 .functor NAND 1, L_00000269a07b9de0, L_00000269a07b9bb0, C4<1>, C4<1>;
L_00000269a079c930 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_00000269a07bada0 .functor PMOS 1, L_00000269a079c930, L_00000269a07bb350, C4<0>, C4<0>;
L_00000269a079c230 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_00000269a07b9c20 .functor NMOS 1, L_00000269a079c230, L_00000269a07bb350, C4<0>, C4<0>;
L_00000269a07ba2b0 .functor PMOS 1, L_00000269a07bada0, L_00000269a07bb0b0, C4<0>, C4<0>;
L_00000269a07baef0 .functor NMOS 1, L_00000269a07b9c20, L_00000269a07baa20, C4<0>, C4<0>;
v00000269a0784d40_0 .net8 "GND", 0 0, L_00000269a079c230;  1 drivers, strength-aware
v00000269a0783a80_0 .net "Q0", 0 0, L_00000269a07ba860;  1 drivers
v00000269a0785060_0 .net "Q0n", 0 0, L_00000269a07b9de0;  1 drivers
v00000269a0785ba0_0 .net "Q1", 0 0, L_00000269a07b9bb0;  1 drivers
v00000269a0784520_0 .net "Q1n", 0 0, L_00000269a07bb350;  1 drivers
v00000269a0784f20_0 .net8 "T0", 0 0, L_00000269a07bada0;  1 drivers, strength-aware
v00000269a0785100_0 .net8 "T1", 0 0, L_00000269a07b9c20;  1 drivers, strength-aware
v00000269a07854c0_0 .net8 "VDD", 0 0, L_00000269a079c930;  1 drivers, strength-aware
v00000269a0784de0_0 .net "inp", 0 0, L_00000269a078f740;  1 drivers
v00000269a0783c60_0 .net "inpn", 0 0, L_00000269a078e3e0;  1 drivers
v00000269a0785d80_0 .net8 "outp", 0 0, RS_00000269a06f9bc8;  2 drivers, strength-aware
v00000269a0785b00_0 .net "re", 0 0, L_00000269a07baa20;  alias, 1 drivers
v00000269a0785740_0 .net "ren", 0 0, L_00000269a07bb0b0;  alias, 1 drivers
v00000269a0785240_0 .net "we", 0 0, L_00000269a07b9d70;  alias, 1 drivers
S_00000269a077a440 .scope generate, "bitcell_insts_i[3]" "bitcell_insts_i[3]" 4 34, 4 34 0, S_00000269a077a120;
 .timescale 0 0;
P_00000269a06e60a0 .param/l "i" 0 4 34, +C4<011>;
S_00000269a077a5d0 .scope module, "bitcells" "bitcell" 4 35, 5 6 0, S_00000269a077a440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_00000269a07b9f30 .functor NAND 1, L_00000269a078e480, L_00000269a07b9d70, C4<1>, C4<1>;
L_00000269a07ba010 .functor NAND 1, L_00000269a078e520, L_00000269a07b9d70, C4<1>, C4<1>;
L_00000269a07ba470 .functor NAND 1, L_00000269a07b9f30, L_00000269a07ba080, C4<1>, C4<1>;
L_00000269a07ba080 .functor NAND 1, L_00000269a07ba010, L_00000269a07ba470, C4<1>, C4<1>;
L_00000269a079c0e0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_00000269a07bb4a0 .functor PMOS 1, L_00000269a079c0e0, L_00000269a07ba080, C4<0>, C4<0>;
L_00000269a079c2a0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_00000269a07bab70 .functor NMOS 1, L_00000269a079c2a0, L_00000269a07ba080, C4<0>, C4<0>;
L_00000269a07bb190 .functor PMOS 1, L_00000269a07bb4a0, L_00000269a07bb0b0, C4<0>, C4<0>;
L_00000269a07ba8d0 .functor NMOS 1, L_00000269a07bab70, L_00000269a07baa20, C4<0>, C4<0>;
v00000269a0783d00_0 .net8 "GND", 0 0, L_00000269a079c2a0;  1 drivers, strength-aware
v00000269a0783da0_0 .net "Q0", 0 0, L_00000269a07b9f30;  1 drivers
v00000269a07845c0_0 .net "Q0n", 0 0, L_00000269a07ba010;  1 drivers
v00000269a0784e80_0 .net "Q1", 0 0, L_00000269a07ba470;  1 drivers
v00000269a0783e40_0 .net "Q1n", 0 0, L_00000269a07ba080;  1 drivers
v00000269a07859c0_0 .net8 "T0", 0 0, L_00000269a07bb4a0;  1 drivers, strength-aware
v00000269a0784020_0 .net8 "T1", 0 0, L_00000269a07bab70;  1 drivers, strength-aware
v00000269a07842a0_0 .net8 "VDD", 0 0, L_00000269a079c0e0;  1 drivers, strength-aware
v00000269a0785ec0_0 .net "inp", 0 0, L_00000269a078e480;  1 drivers
v00000269a07838a0_0 .net "inpn", 0 0, L_00000269a078e520;  1 drivers
v00000269a07848e0_0 .net8 "outp", 0 0, RS_00000269a06f9ef8;  2 drivers, strength-aware
v00000269a0785ce0_0 .net "re", 0 0, L_00000269a07baa20;  alias, 1 drivers
v00000269a0784980_0 .net "ren", 0 0, L_00000269a07bb0b0;  alias, 1 drivers
v00000269a0783f80_0 .net "we", 0 0, L_00000269a07b9d70;  alias, 1 drivers
S_00000269a077af30 .scope generate, "bitcell_insts_i[4]" "bitcell_insts_i[4]" 4 34, 4 34 0, S_00000269a077a120;
 .timescale 0 0;
P_00000269a06e5360 .param/l "i" 0 4 34, +C4<0100>;
S_00000269a07794a0 .scope module, "bitcells" "bitcell" 4 35, 5 6 0, S_00000269a077af30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_00000269a07bafd0 .functor NAND 1, L_00000269a078eac0, L_00000269a07b9d70, C4<1>, C4<1>;
L_00000269a07bb3c0 .functor NAND 1, L_00000269a078e5c0, L_00000269a07b9d70, C4<1>, C4<1>;
L_00000269a07ba400 .functor NAND 1, L_00000269a07bafd0, L_00000269a07b9c90, C4<1>, C4<1>;
L_00000269a07b9c90 .functor NAND 1, L_00000269a07bb3c0, L_00000269a07ba400, C4<1>, C4<1>;
L_00000269a079cc40 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_00000269a07ba320 .functor PMOS 1, L_00000269a079cc40, L_00000269a07b9c90, C4<0>, C4<0>;
L_00000269a079cee0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_00000269a07b9910 .functor NMOS 1, L_00000269a079cee0, L_00000269a07b9c90, C4<0>, C4<0>;
L_00000269a07ba710 .functor PMOS 1, L_00000269a07ba320, L_00000269a07bb0b0, C4<0>, C4<0>;
L_00000269a07b99f0 .functor NMOS 1, L_00000269a07b9910, L_00000269a07baa20, C4<0>, C4<0>;
v00000269a07847a0_0 .net8 "GND", 0 0, L_00000269a079cee0;  1 drivers, strength-aware
v00000269a07851a0_0 .net "Q0", 0 0, L_00000269a07bafd0;  1 drivers
v00000269a0783b20_0 .net "Q0n", 0 0, L_00000269a07bb3c0;  1 drivers
v00000269a0783bc0_0 .net "Q1", 0 0, L_00000269a07ba400;  1 drivers
v00000269a0785420_0 .net "Q1n", 0 0, L_00000269a07b9c90;  1 drivers
v00000269a0783ee0_0 .net8 "T0", 0 0, L_00000269a07ba320;  1 drivers, strength-aware
v00000269a0783760_0 .net8 "T1", 0 0, L_00000269a07b9910;  1 drivers, strength-aware
v00000269a07840c0_0 .net8 "VDD", 0 0, L_00000269a079cc40;  1 drivers, strength-aware
v00000269a0785e20_0 .net "inp", 0 0, L_00000269a078eac0;  1 drivers
v00000269a0784160_0 .net "inpn", 0 0, L_00000269a078e5c0;  1 drivers
v00000269a0784fc0_0 .net8 "outp", 0 0, RS_00000269a06fa228;  2 drivers, strength-aware
v00000269a07852e0_0 .net "re", 0 0, L_00000269a07baa20;  alias, 1 drivers
v00000269a0784660_0 .net "ren", 0 0, L_00000269a07bb0b0;  alias, 1 drivers
v00000269a0784340_0 .net "we", 0 0, L_00000269a07b9d70;  alias, 1 drivers
S_00000269a077a760 .scope generate, "bitcell_insts_i[5]" "bitcell_insts_i[5]" 4 34, 4 34 0, S_00000269a077a120;
 .timescale 0 0;
P_00000269a06e63a0 .param/l "i" 0 4 34, +C4<0101>;
S_00000269a077b0c0 .scope module, "bitcells" "bitcell" 4 35, 5 6 0, S_00000269a077a760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_00000269a07ba630 .functor NAND 1, L_00000269a078fe20, L_00000269a07b9d70, C4<1>, C4<1>;
L_00000269a07b9e50 .functor NAND 1, L_00000269a078f7e0, L_00000269a07b9d70, C4<1>, C4<1>;
L_00000269a07bb200 .functor NAND 1, L_00000269a07ba630, L_00000269a07bacc0, C4<1>, C4<1>;
L_00000269a07bacc0 .functor NAND 1, L_00000269a07b9e50, L_00000269a07bb200, C4<1>, C4<1>;
L_00000269a079bdd0 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_00000269a07ba4e0 .functor PMOS 1, L_00000269a079bdd0, L_00000269a07bacc0, C4<0>, C4<0>;
L_00000269a079c9a0 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_00000269a07ba9b0 .functor NMOS 1, L_00000269a079c9a0, L_00000269a07bacc0, C4<0>, C4<0>;
L_00000269a07ba6a0 .functor PMOS 1, L_00000269a07ba4e0, L_00000269a07bb0b0, C4<0>, C4<0>;
L_00000269a07b9980 .functor NMOS 1, L_00000269a07ba9b0, L_00000269a07baa20, C4<0>, C4<0>;
v00000269a0783800_0 .net8 "GND", 0 0, L_00000269a079c9a0;  1 drivers, strength-aware
v00000269a0785380_0 .net "Q0", 0 0, L_00000269a07ba630;  1 drivers
v00000269a0785560_0 .net "Q0n", 0 0, L_00000269a07b9e50;  1 drivers
v00000269a0785600_0 .net "Q1", 0 0, L_00000269a07bb200;  1 drivers
v00000269a0784200_0 .net "Q1n", 0 0, L_00000269a07bacc0;  1 drivers
v00000269a0784840_0 .net8 "T0", 0 0, L_00000269a07ba4e0;  1 drivers, strength-aware
v00000269a07843e0_0 .net8 "T1", 0 0, L_00000269a07ba9b0;  1 drivers, strength-aware
v00000269a0784480_0 .net8 "VDD", 0 0, L_00000269a079bdd0;  1 drivers, strength-aware
v00000269a0784700_0 .net "inp", 0 0, L_00000269a078fe20;  1 drivers
v00000269a0784a20_0 .net "inpn", 0 0, L_00000269a078f7e0;  1 drivers
v00000269a0785a60_0 .net8 "outp", 0 0, RS_00000269a06fa558;  2 drivers, strength-aware
v00000269a0785c40_0 .net "re", 0 0, L_00000269a07baa20;  alias, 1 drivers
v00000269a0784b60_0 .net "ren", 0 0, L_00000269a07bb0b0;  alias, 1 drivers
v00000269a0784ac0_0 .net "we", 0 0, L_00000269a07b9d70;  alias, 1 drivers
S_00000269a077a8f0 .scope generate, "bitcell_insts_i[6]" "bitcell_insts_i[6]" 4 34, 4 34 0, S_00000269a077a120;
 .timescale 0 0;
P_00000269a06e6d60 .param/l "i" 0 4 34, +C4<0110>;
S_00000269a07797c0 .scope module, "bitcells" "bitcell" 4 35, 5 6 0, S_00000269a077a8f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_00000269a07bae80 .functor NAND 1, L_00000269a078fec0, L_00000269a07b9d70, C4<1>, C4<1>;
L_00000269a07b9ad0 .functor NAND 1, L_00000269a078e700, L_00000269a07b9d70, C4<1>, C4<1>;
L_00000269a07ba780 .functor NAND 1, L_00000269a07bae80, L_00000269a07b9b40, C4<1>, C4<1>;
L_00000269a07b9b40 .functor NAND 1, L_00000269a07b9ad0, L_00000269a07ba780, C4<1>, C4<1>;
L_00000269a079d110 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_00000269a07ba0f0 .functor PMOS 1, L_00000269a079d110, L_00000269a07b9b40, C4<0>, C4<0>;
L_00000269a079c690 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_00000269a07bae10 .functor NMOS 1, L_00000269a079c690, L_00000269a07b9b40, C4<0>, C4<0>;
L_00000269a07ba7f0 .functor PMOS 1, L_00000269a07ba0f0, L_00000269a07bb0b0, C4<0>, C4<0>;
L_00000269a07baf60 .functor NMOS 1, L_00000269a07bae10, L_00000269a07baa20, C4<0>, C4<0>;
v00000269a0784c00_0 .net8 "GND", 0 0, L_00000269a079c690;  1 drivers, strength-aware
v00000269a0785920_0 .net "Q0", 0 0, L_00000269a07bae80;  1 drivers
v00000269a07856a0_0 .net "Q0n", 0 0, L_00000269a07b9ad0;  1 drivers
v00000269a07839e0_0 .net "Q1", 0 0, L_00000269a07ba780;  1 drivers
v00000269a07857e0_0 .net "Q1n", 0 0, L_00000269a07b9b40;  1 drivers
v00000269a0784ca0_0 .net8 "T0", 0 0, L_00000269a07ba0f0;  1 drivers, strength-aware
v00000269a0785880_0 .net8 "T1", 0 0, L_00000269a07bae10;  1 drivers, strength-aware
v00000269a0783940_0 .net8 "VDD", 0 0, L_00000269a079d110;  1 drivers, strength-aware
v00000269a07860a0_0 .net "inp", 0 0, L_00000269a078fec0;  1 drivers
v00000269a0788580_0 .net "inpn", 0 0, L_00000269a078e700;  1 drivers
v00000269a07863c0_0 .net8 "outp", 0 0, RS_00000269a06fa888;  2 drivers, strength-aware
v00000269a0787860_0 .net "re", 0 0, L_00000269a07baa20;  alias, 1 drivers
v00000269a0787220_0 .net "ren", 0 0, L_00000269a07bb0b0;  alias, 1 drivers
v00000269a0788120_0 .net "we", 0 0, L_00000269a07b9d70;  alias, 1 drivers
S_00000269a077aa80 .scope generate, "bitcell_insts_i[7]" "bitcell_insts_i[7]" 4 34, 4 34 0, S_00000269a077a120;
 .timescale 0 0;
P_00000269a06e7060 .param/l "i" 0 4 34, +C4<0111>;
S_00000269a077ac10 .scope module, "bitcells" "bitcell" 4 35, 5 6 0, S_00000269a077aa80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 1 "inpn";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "re";
    .port_info 4 /INPUT 1 "ren";
    .port_info 5 /OUTPUT 1 "outp";
L_00000269a07ba5c0 .functor NAND 1, L_00000269a078ed40, L_00000269a07b9d70, C4<1>, C4<1>;
L_00000269a07ba160 .functor NAND 1, L_00000269a078ec00, L_00000269a07b9d70, C4<1>, C4<1>;
L_00000269a07ba550 .functor NAND 1, L_00000269a07ba5c0, L_00000269a07bb2e0, C4<1>, C4<1>;
L_00000269a07bb2e0 .functor NAND 1, L_00000269a07ba160, L_00000269a07ba550, C4<1>, C4<1>;
L_00000269a079bf20 .functor BUFT 1, C8<771>, C4<0>, C4<0>, C4<0>;
L_00000269a07b9a60 .functor PMOS 1, L_00000269a079bf20, L_00000269a07bb2e0, C4<0>, C4<0>;
L_00000269a079c700 .functor BUFT 1, C8<770>, C4<0>, C4<0>, C4<0>;
L_00000269a07bb040 .functor NMOS 1, L_00000269a079c700, L_00000269a07bb2e0, C4<0>, C4<0>;
L_00000269a07ba1d0 .functor PMOS 1, L_00000269a07b9a60, L_00000269a07bb0b0, C4<0>, C4<0>;
L_00000269a07b9d00 .functor NMOS 1, L_00000269a07bb040, L_00000269a07baa20, C4<0>, C4<0>;
v00000269a0787f40_0 .net8 "GND", 0 0, L_00000269a079c700;  1 drivers, strength-aware
v00000269a0786460_0 .net "Q0", 0 0, L_00000269a07ba5c0;  1 drivers
v00000269a0787900_0 .net "Q0n", 0 0, L_00000269a07ba160;  1 drivers
v00000269a0787cc0_0 .net "Q1", 0 0, L_00000269a07ba550;  1 drivers
v00000269a07861e0_0 .net "Q1n", 0 0, L_00000269a07bb2e0;  1 drivers
v00000269a0786140_0 .net8 "T0", 0 0, L_00000269a07b9a60;  1 drivers, strength-aware
v00000269a0787540_0 .net8 "T1", 0 0, L_00000269a07bb040;  1 drivers, strength-aware
v00000269a0786780_0 .net8 "VDD", 0 0, L_00000269a079bf20;  1 drivers, strength-aware
v00000269a0786a00_0 .net "inp", 0 0, L_00000269a078ed40;  1 drivers
v00000269a07879a0_0 .net "inpn", 0 0, L_00000269a078ec00;  1 drivers
v00000269a0787180_0 .net8 "outp", 0 0, RS_00000269a06fabb8;  2 drivers, strength-aware
v00000269a07881c0_0 .net "re", 0 0, L_00000269a07baa20;  alias, 1 drivers
v00000269a0786960_0 .net "ren", 0 0, L_00000269a07bb0b0;  alias, 1 drivers
v00000269a0786be0_0 .net "we", 0 0, L_00000269a07b9d70;  alias, 1 drivers
S_00000269a077ada0 .scope module, "demux1to8bit_inst1" "demux1to8bit" 3 25, 6 5 0, S_00000269a05c4d00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "inp";
    .port_info 1 /INPUT 3 "adr";
    .port_info 2 /OUTPUT 8 "outp";
L_00000269a07bcf50 .functor NOT 1, L_00000269a078dbc0, C4<0>, C4<0>, C4<0>;
L_00000269a07bc460 .functor NOT 1, L_00000269a078f100, C4<0>, C4<0>, C4<0>;
L_00000269a07bb900 .functor NOT 1, L_00000269a078f9c0, C4<0>, C4<0>, C4<0>;
L_00000269a07bcbd0 .functor AND 1, v00000269a0788f80_0, L_00000269a0791cc0, L_00000269a0790000, L_00000269a0791d60;
L_00000269a07bbeb0 .functor AND 1, v00000269a0788f80_0, L_00000269a07908c0, L_00000269a0791ae0, L_00000269a0792300;
L_00000269a07bcaf0 .functor AND 1, v00000269a0788f80_0, L_00000269a0790d20, L_00000269a07910e0, L_00000269a07919a0;
L_00000269a07bcb60 .functor AND 1, v00000269a0788f80_0, L_00000269a0790500, L_00000269a0790140, L_00000269a0791040;
L_00000269a07bb5f0 .functor AND 1, v00000269a0788f80_0, L_00000269a0791860, L_00000269a07923a0, L_00000269a0792580;
L_00000269a07bc850 .functor AND 1, v00000269a0788f80_0, L_00000269a0791e00, L_00000269a0790dc0, L_00000269a0790f00;
L_00000269a07bb890 .functor AND 1, v00000269a0788f80_0, L_00000269a0792620, L_00000269a07901e0, L_00000269a0790280;
L_00000269a07bbcf0 .functor AND 1, v00000269a0788f80_0, L_00000269a0791180, L_00000269a0792120, L_00000269a07914a0;
v00000269a0788300_0 .net *"_ivl_1", 0 0, L_00000269a07bcf50;  1 drivers
v00000269a0787400_0 .net *"_ivl_11", 0 0, L_00000269a07bb900;  1 drivers
v00000269a0788080_0 .net *"_ivl_15", 0 0, L_00000269a078f9c0;  1 drivers
v00000269a0787ae0_0 .net *"_ivl_17", 0 0, L_00000269a07bcbd0;  1 drivers
v00000269a0787040_0 .net *"_ivl_20", 0 0, L_00000269a0791cc0;  1 drivers
v00000269a0786500_0 .net *"_ivl_22", 0 0, L_00000269a0790000;  1 drivers
v00000269a07865a0_0 .net *"_ivl_24", 0 0, L_00000269a0791d60;  1 drivers
v00000269a07875e0_0 .net *"_ivl_26", 0 0, L_00000269a07bbeb0;  1 drivers
v00000269a07884e0_0 .net *"_ivl_29", 0 0, L_00000269a07908c0;  1 drivers
v00000269a0786c80_0 .net *"_ivl_31", 0 0, L_00000269a0791ae0;  1 drivers
v00000269a0786aa0_0 .net *"_ivl_33", 0 0, L_00000269a0792300;  1 drivers
v00000269a0786000_0 .net *"_ivl_35", 0 0, L_00000269a07bcaf0;  1 drivers
v00000269a0787d60_0 .net *"_ivl_38", 0 0, L_00000269a0790d20;  1 drivers
v00000269a0786820_0 .net *"_ivl_4", 0 0, L_00000269a078dbc0;  1 drivers
v00000269a0786dc0_0 .net *"_ivl_40", 0 0, L_00000269a07910e0;  1 drivers
v00000269a0788620_0 .net *"_ivl_42", 0 0, L_00000269a07919a0;  1 drivers
v00000269a07883a0_0 .net *"_ivl_44", 0 0, L_00000269a07bcb60;  1 drivers
v00000269a0786640_0 .net *"_ivl_47", 0 0, L_00000269a0790500;  1 drivers
v00000269a07877c0_0 .net *"_ivl_49", 0 0, L_00000269a0790140;  1 drivers
v00000269a07866e0_0 .net *"_ivl_51", 0 0, L_00000269a0791040;  1 drivers
v00000269a0787680_0 .net *"_ivl_53", 0 0, L_00000269a07bb5f0;  1 drivers
v00000269a07868c0_0 .net *"_ivl_56", 0 0, L_00000269a0791860;  1 drivers
v00000269a0787fe0_0 .net *"_ivl_58", 0 0, L_00000269a07923a0;  1 drivers
v00000269a0788440_0 .net *"_ivl_6", 0 0, L_00000269a07bc460;  1 drivers
v00000269a07886c0_0 .net *"_ivl_60", 0 0, L_00000269a0792580;  1 drivers
v00000269a0786280_0 .net *"_ivl_62", 0 0, L_00000269a07bc850;  1 drivers
v00000269a0786e60_0 .net *"_ivl_65", 0 0, L_00000269a0791e00;  1 drivers
v00000269a0786b40_0 .net *"_ivl_67", 0 0, L_00000269a0790dc0;  1 drivers
v00000269a0786d20_0 .net *"_ivl_69", 0 0, L_00000269a0790f00;  1 drivers
v00000269a07870e0_0 .net *"_ivl_71", 0 0, L_00000269a07bb890;  1 drivers
v00000269a0787b80_0 .net *"_ivl_74", 0 0, L_00000269a0792620;  1 drivers
v00000269a0787720_0 .net *"_ivl_76", 0 0, L_00000269a07901e0;  1 drivers
v00000269a0787c20_0 .net *"_ivl_78", 0 0, L_00000269a0790280;  1 drivers
v00000269a0787e00_0 .net *"_ivl_80", 0 0, L_00000269a07bbcf0;  1 drivers
v00000269a0787ea0_0 .net *"_ivl_84", 0 0, L_00000269a0791180;  1 drivers
v00000269a078a4c0_0 .net *"_ivl_86", 0 0, L_00000269a0792120;  1 drivers
v00000269a078a100_0 .net *"_ivl_88", 0 0, L_00000269a07914a0;  1 drivers
v00000269a078ad80_0 .net *"_ivl_9", 0 0, L_00000269a078f100;  1 drivers
v00000269a078ace0_0 .net "adr", 2 0, v00000269a078aec0_0;  alias, 1 drivers
v00000269a0789160_0 .net "inp", 0 0, v00000269a0788f80_0;  alias, 1 drivers
v00000269a078a880_0 .net "not_adr", 2 0, L_00000269a078f1a0;  1 drivers
v00000269a0789ca0_0 .net "outp", 7 0, L_00000269a0791540;  alias, 1 drivers
L_00000269a078dbc0 .part v00000269a078aec0_0, 0, 1;
L_00000269a078f100 .part v00000269a078aec0_0, 1, 1;
L_00000269a078f1a0 .concat8 [ 1 1 1 0], L_00000269a07bcf50, L_00000269a07bc460, L_00000269a07bb900;
L_00000269a078f9c0 .part v00000269a078aec0_0, 2, 1;
L_00000269a0791cc0 .part L_00000269a078f1a0, 2, 1;
L_00000269a0790000 .part L_00000269a078f1a0, 1, 1;
L_00000269a0791d60 .part L_00000269a078f1a0, 0, 1;
L_00000269a07908c0 .part L_00000269a078f1a0, 2, 1;
L_00000269a0791ae0 .part L_00000269a078f1a0, 1, 1;
L_00000269a0792300 .part v00000269a078aec0_0, 0, 1;
L_00000269a0790d20 .part L_00000269a078f1a0, 2, 1;
L_00000269a07910e0 .part v00000269a078aec0_0, 1, 1;
L_00000269a07919a0 .part L_00000269a078f1a0, 0, 1;
L_00000269a0790500 .part L_00000269a078f1a0, 2, 1;
L_00000269a0790140 .part v00000269a078aec0_0, 1, 1;
L_00000269a0791040 .part v00000269a078aec0_0, 0, 1;
L_00000269a0791860 .part v00000269a078aec0_0, 2, 1;
L_00000269a07923a0 .part L_00000269a078f1a0, 1, 1;
L_00000269a0792580 .part L_00000269a078f1a0, 0, 1;
L_00000269a0791e00 .part v00000269a078aec0_0, 2, 1;
L_00000269a0790dc0 .part L_00000269a078f1a0, 1, 1;
L_00000269a0790f00 .part v00000269a078aec0_0, 0, 1;
L_00000269a0792620 .part v00000269a078aec0_0, 2, 1;
L_00000269a07901e0 .part v00000269a078aec0_0, 1, 1;
L_00000269a0790280 .part L_00000269a078f1a0, 0, 1;
LS_00000269a0791540_0_0 .concat8 [ 1 1 1 1], L_00000269a07bcbd0, L_00000269a07bbeb0, L_00000269a07bcaf0, L_00000269a07bcb60;
LS_00000269a0791540_0_4 .concat8 [ 1 1 1 1], L_00000269a07bb5f0, L_00000269a07bc850, L_00000269a07bb890, L_00000269a07bbcf0;
L_00000269a0791540 .concat8 [ 4 4 0 0], LS_00000269a0791540_0_0, LS_00000269a0791540_0_4;
L_00000269a0791180 .part v00000269a078aec0_0, 2, 1;
L_00000269a0792120 .part v00000269a078aec0_0, 1, 1;
L_00000269a07914a0 .part v00000269a078aec0_0, 0, 1;
    .scope S_00000269a06e2d10;
T_0 ;
    %vpi_call 2 20 "$dumpfile", "ram_waveform.vcd" {0 0 0};
    %vpi_call 2 21 "$dumpvars", 32'sb00000000000000000000000000000001, S_00000269a06e2d10 {0 0 0};
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000269a07895c0_0, 0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000269a078aec0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000269a0788ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000269a0788f80_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000269a0788f80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000269a0788ee0_0, 0;
    %pushi/vec4 170, 0, 8;
    %assign/vec4 v00000269a07895c0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v00000269a078aec0_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000269a0788f80_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000269a0788f80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000269a0788ee0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v00000269a078aec0_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000269a0788f80_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000269a0788f80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000269a0788ee0_0, 0;
    %pushi/vec4 204, 0, 8;
    %assign/vec4 v00000269a07895c0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v00000269a078aec0_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000269a0788f80_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000269a0788f80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000269a0788ee0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v00000269a078aec0_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000269a0788f80_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000269a0788f80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000269a0788ee0_0, 0;
    %pushi/vec4 240, 0, 8;
    %assign/vec4 v00000269a07895c0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v00000269a078aec0_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000269a0788f80_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000269a0788f80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000269a0788ee0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v00000269a078aec0_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000269a0788f80_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000269a0788f80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000269a0788ee0_0, 0;
    %pushi/vec4 15, 0, 8;
    %assign/vec4 v00000269a07895c0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v00000269a078aec0_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000269a0788f80_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000269a0788f80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000269a0788ee0_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v00000269a078aec0_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000269a0788f80_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000269a0788f80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000269a0788ee0_0, 0;
    %pushi/vec4 51, 0, 8;
    %assign/vec4 v00000269a07895c0_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v00000269a078aec0_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000269a0788f80_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000269a0788f80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000269a0788ee0_0, 0;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v00000269a078aec0_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000269a0788f80_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000269a0788f80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000269a0788ee0_0, 0;
    %pushi/vec4 85, 0, 8;
    %assign/vec4 v00000269a07895c0_0, 0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v00000269a078aec0_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000269a0788f80_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000269a0788f80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000269a0788ee0_0, 0;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v00000269a078aec0_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000269a0788f80_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000269a0788f80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000269a0788ee0_0, 0;
    %pushi/vec4 153, 0, 8;
    %assign/vec4 v00000269a07895c0_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v00000269a078aec0_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000269a0788f80_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000269a0788f80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000269a0788ee0_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v00000269a078aec0_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000269a0788f80_0, 0;
    %delay 10, 0;
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    ".\ram_tb.v";
    "./ram.v";
    "./bytecell.v";
    "./bitcell.v";
    "./demux1to8bit.v";
