###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       134591   # Number of WRITE/WRITEP commands
num_reads_done                 =       817311   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       652036   # Number of read row buffer hits
num_read_cmds                  =       817308   # Number of READ/READP commands
num_writes_done                =       134596   # Number of read requests issued
num_write_row_hits             =        84949   # Number of write row buffer hits
num_act_cmds                   =       216028   # Number of ACT commands
num_pre_cmds                   =       215997   # Number of PRE commands
num_ondemand_pres              =       191715   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9418894   # Cyles of rank active rank.0
rank_active_cycles.1           =      9172919   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       581106   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       827081   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       899663   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        11571   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         9289   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3329   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          754   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          974   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1384   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1080   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1147   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1796   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20925   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            5   # Write cmd latency (cycles)
write_latency[20-39]           =           67   # Write cmd latency (cycles)
write_latency[40-59]           =           86   # Write cmd latency (cycles)
write_latency[60-79]           =          213   # Write cmd latency (cycles)
write_latency[80-99]           =          440   # Write cmd latency (cycles)
write_latency[100-119]         =          804   # Write cmd latency (cycles)
write_latency[120-139]         =         1594   # Write cmd latency (cycles)
write_latency[140-159]         =         2391   # Write cmd latency (cycles)
write_latency[160-179]         =         3283   # Write cmd latency (cycles)
write_latency[180-199]         =         4051   # Write cmd latency (cycles)
write_latency[200-]            =       121657   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            5   # Read request latency (cycles)
read_latency[20-39]            =       293985   # Read request latency (cycles)
read_latency[40-59]            =       101165   # Read request latency (cycles)
read_latency[60-79]            =       104035   # Read request latency (cycles)
read_latency[80-99]            =        54753   # Read request latency (cycles)
read_latency[100-119]          =        40609   # Read request latency (cycles)
read_latency[120-139]          =        31849   # Read request latency (cycles)
read_latency[140-159]          =        22711   # Read request latency (cycles)
read_latency[160-179]          =        18378   # Read request latency (cycles)
read_latency[180-199]          =        14683   # Read request latency (cycles)
read_latency[200-]             =       135138   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  6.71878e+08   # Write energy
read_energy                    =  3.29539e+09   # Read energy
act_energy                     =  5.91053e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.78931e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.96999e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.87739e+09   # Active standby energy rank.0
act_stb_energy.1               =   5.7239e+09   # Active standby energy rank.1
average_read_latency           =      129.783   # Average read request latency (cycles)
average_interarrival           =      10.5052   # Average request interarrival latency (cycles)
total_energy                   =  1.75402e+10   # Total energy (pJ)
average_power                  =      1754.02   # Average power (mW)
average_bandwidth              =      8.12294   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       126528   # Number of WRITE/WRITEP commands
num_reads_done                 =       829992   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       641218   # Number of read row buffer hits
num_read_cmds                  =       829989   # Number of READ/READP commands
num_writes_done                =       126533   # Number of read requests issued
num_write_row_hits             =        81672   # Number of write row buffer hits
num_act_cmds                   =       234664   # Number of ACT commands
num_pre_cmds                   =       234635   # Number of PRE commands
num_ondemand_pres              =       210712   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9333331   # Cyles of rank active rank.0
rank_active_cycles.1           =      9315312   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       666669   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       684688   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       903277   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        12564   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         9416   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3206   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          809   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          939   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1364   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1132   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1122   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1847   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20851   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           13   # Write cmd latency (cycles)
write_latency[20-39]           =           71   # Write cmd latency (cycles)
write_latency[40-59]           =           67   # Write cmd latency (cycles)
write_latency[60-79]           =          160   # Write cmd latency (cycles)
write_latency[80-99]           =          362   # Write cmd latency (cycles)
write_latency[100-119]         =          691   # Write cmd latency (cycles)
write_latency[120-139]         =         1287   # Write cmd latency (cycles)
write_latency[140-159]         =         1977   # Write cmd latency (cycles)
write_latency[160-179]         =         2988   # Write cmd latency (cycles)
write_latency[180-199]         =         3766   # Write cmd latency (cycles)
write_latency[200-]            =       115146   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =       285538   # Read request latency (cycles)
read_latency[40-59]            =        99434   # Read request latency (cycles)
read_latency[60-79]            =       113108   # Read request latency (cycles)
read_latency[80-99]            =        58900   # Read request latency (cycles)
read_latency[100-119]          =        44176   # Read request latency (cycles)
read_latency[120-139]          =        35690   # Read request latency (cycles)
read_latency[140-159]          =        24848   # Read request latency (cycles)
read_latency[160-179]          =        19572   # Read request latency (cycles)
read_latency[180-199]          =        15706   # Read request latency (cycles)
read_latency[200-]             =       133017   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  6.31628e+08   # Write energy
read_energy                    =  3.34652e+09   # Read energy
act_energy                     =  6.42041e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.20001e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =   3.2865e+08   # Precharge standby energy rank.1
act_stb_energy.0               =    5.824e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.81275e+09   # Active standby energy rank.1
average_read_latency           =      127.895   # Average read request latency (cycles)
average_interarrival           =      10.4545   # Average request interarrival latency (cycles)
total_energy                   =  1.76102e+10   # Total energy (pJ)
average_power                  =      1761.02   # Average power (mW)
average_bandwidth              =      8.16235   # Average bandwidth
