# compile vhdl design source files
vhdl xil_defaultlib  "../../../loopback.ip_user_files/bd/design_1/ip/design_1_axi_uartlite_0_0/sim/design_1_axi_uartlite_0_0.vhd"

# Do not sort compile order
nosort
