{
  "processor": "Sharp SM4",
  "manufacturer": "Sharp",
  "year": 1982,
  "source": "SM4 series 4-bit MCU datasheet",
  "instruction_count": 16,
  "instructions": [
    {
      "mnemonic": "ADD",
      "opcode": "0x68",
      "bytes": 1,
      "cycles": 3,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "C",
      "notes": "Add register to accumulator"
    },
    {
      "mnemonic": "ADC",
      "opcode": "0x69",
      "bytes": 1,
      "cycles": 4,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "C",
      "notes": "Add with carry"
    },
    {
      "mnemonic": "SUB",
      "opcode": "0x6A",
      "bytes": 1,
      "cycles": 3,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "C",
      "notes": "Subtract"
    },
    {
      "mnemonic": "AND",
      "opcode": "0x6B",
      "bytes": 1,
      "cycles": 3,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "Z",
      "notes": "AND accumulator"
    },
    {
      "mnemonic": "OR",
      "opcode": "0x6C",
      "bytes": 1,
      "cycles": 3,
      "category": "alu",
      "addressing_mode": "register",
      "flags_affected": "Z",
      "notes": "OR accumulator"
    },
    {
      "mnemonic": "LAX n",
      "opcode": "0x10",
      "bytes": 2,
      "cycles": 4,
      "category": "data_transfer",
      "addressing_mode": "immediate",
      "flags_affected": "none",
      "notes": "Load A immediate"
    },
    {
      "mnemonic": "LDA (r)",
      "opcode": "0x20",
      "bytes": 1,
      "cycles": 4,
      "category": "data_transfer",
      "addressing_mode": "indirect",
      "flags_affected": "none",
      "notes": "Load A indirect"
    },
    {
      "mnemonic": "STA (r)",
      "opcode": "0x30",
      "bytes": 1,
      "cycles": 4,
      "category": "data_transfer",
      "addressing_mode": "indirect",
      "flags_affected": "none",
      "notes": "Store A indirect"
    },
    {
      "mnemonic": "ROM_RD",
      "opcode": "0x40",
      "bytes": 2,
      "cycles": 5,
      "category": "memory",
      "addressing_mode": "direct",
      "flags_affected": "none",
      "notes": "Read from ROM table"
    },
    {
      "mnemonic": "RAM_RD",
      "opcode": "0x50",
      "bytes": 2,
      "cycles": 4,
      "category": "memory",
      "addressing_mode": "direct",
      "flags_affected": "none",
      "notes": "Read from RAM"
    },
    {
      "mnemonic": "RAM_WR",
      "opcode": "0x51",
      "bytes": 2,
      "cycles": 4,
      "category": "memory",
      "addressing_mode": "direct",
      "flags_affected": "none",
      "notes": "Write to RAM"
    },
    {
      "mnemonic": "JP addr",
      "opcode": "0x80",
      "bytes": 2,
      "cycles": 5,
      "category": "control",
      "addressing_mode": "absolute",
      "flags_affected": "none",
      "notes": "Jump absolute"
    },
    {
      "mnemonic": "JZ addr",
      "opcode": "0x81",
      "bytes": 2,
      "cycles": 5,
      "category": "control",
      "addressing_mode": "absolute",
      "flags_affected": "none",
      "notes": "Jump if zero"
    },
    {
      "mnemonic": "CALL addr",
      "opcode": "0x90",
      "bytes": 2,
      "cycles": 6,
      "category": "control",
      "addressing_mode": "absolute",
      "flags_affected": "none",
      "notes": "Call subroutine"
    },
    {
      "mnemonic": "RET",
      "opcode": "0x91",
      "bytes": 1,
      "cycles": 5,
      "category": "control",
      "addressing_mode": "implied",
      "flags_affected": "none",
      "notes": "Return"
    },
    {
      "mnemonic": "OUT p",
      "opcode": "0xA0",
      "bytes": 1,
      "cycles": 5,
      "category": "io",
      "addressing_mode": "direct",
      "flags_affected": "none",
      "notes": "Output to port/LCD"
    }
  ],
  "schema_version": "1.0"
}
