#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Fri Nov 12 22:09:47 2021
# Process ID: 144779
# Current directory: /home/jacob/Documents/CNCMillZybo/ZyboFPGA/ip_repo/edit_TestAdder_v1_0.runs/synth_1
# Command line: vivado -log TestAdder_v1_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source TestAdder_v1_0.tcl
# Log file: /home/jacob/Documents/CNCMillZybo/ZyboFPGA/ip_repo/edit_TestAdder_v1_0.runs/synth_1/TestAdder_v1_0.vds
# Journal file: /home/jacob/Documents/CNCMillZybo/ZyboFPGA/ip_repo/edit_TestAdder_v1_0.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source TestAdder_v1_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jacob/Documents/CNCMillZybo/ZyboFPGA/ip_repo/TestAdder_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jacob/Documents/DigilentIP/vivado-library'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.1/data/ip'.
Command: synth_design -top TestAdder_v1_0 -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 144799
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2514.473 ; gain = 0.000 ; free physical = 2278 ; free virtual = 10643
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TestAdder_v1_0' [/home/jacob/Documents/CNCMillZybo/ZyboFPGA/ip_repo/TestAdder_1.0/hdl/TestAdder_v1_0.vhd:49]
WARNING: [Synth 8-5640] Port 'interruptout' is missing in component declaration [/home/jacob/Documents/CNCMillZybo/ZyboFPGA/ip_repo/TestAdder_1.0/hdl/TestAdder_v1_0.vhd:52]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'TestAdder_v1_0_S00_AXI' declared at '/home/jacob/Documents/CNCMillZybo/ZyboFPGA/ip_repo/TestAdder_1.0/hdl/TestAdder_v1_0_S00_AXI.vhd:5' bound to instance 'TestAdder_v1_0_S00_AXI_inst' of component 'TestAdder_v1_0_S00_AXI' [/home/jacob/Documents/CNCMillZybo/ZyboFPGA/ip_repo/TestAdder_1.0/hdl/TestAdder_v1_0.vhd:85]
INFO: [Synth 8-638] synthesizing module 'TestAdder_v1_0_S00_AXI' [/home/jacob/Documents/CNCMillZybo/ZyboFPGA/ip_repo/TestAdder_1.0/hdl/TestAdder_v1_0_S00_AXI.vhd:86]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/jacob/Documents/CNCMillZybo/ZyboFPGA/ip_repo/TestAdder_1.0/hdl/TestAdder_v1_0_S00_AXI.vhd:224]
INFO: [Synth 8-226] default block is never used [/home/jacob/Documents/CNCMillZybo/ZyboFPGA/ip_repo/TestAdder_1.0/hdl/TestAdder_v1_0_S00_AXI.vhd:354]
INFO: [Synth 8-256] done synthesizing module 'TestAdder_v1_0_S00_AXI' (1#1) [/home/jacob/Documents/CNCMillZybo/ZyboFPGA/ip_repo/TestAdder_1.0/hdl/TestAdder_v1_0_S00_AXI.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'TestAdder_v1_0' (2#1) [/home/jacob/Documents/CNCMillZybo/ZyboFPGA/ip_repo/TestAdder_1.0/hdl/TestAdder_v1_0.vhd:49]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2514.473 ; gain = 0.000 ; free physical = 1792 ; free virtual = 10165
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2514.473 ; gain = 0.000 ; free physical = 1783 ; free virtual = 10156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2522.371 ; gain = 7.898 ; free physical = 1783 ; free virtual = 10156
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2522.371 ; gain = 7.898 ; free physical = 1766 ; free virtual = 10144
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 2     
	   4 Input   32 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2522.371 ; gain = 7.898 ; free physical = 2316 ; free virtual = 10731
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2522.371 ; gain = 7.898 ; free physical = 2313 ; free virtual = 10730
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2522.371 ; gain = 7.898 ; free physical = 2313 ; free virtual = 10729
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2522.371 ; gain = 7.898 ; free physical = 2316 ; free virtual = 10733
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2522.371 ; gain = 7.898 ; free physical = 2316 ; free virtual = 10733
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2522.371 ; gain = 7.898 ; free physical = 2316 ; free virtual = 10733
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2522.371 ; gain = 7.898 ; free physical = 2316 ; free virtual = 10733
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2522.371 ; gain = 7.898 ; free physical = 2316 ; free virtual = 10733
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2522.371 ; gain = 7.898 ; free physical = 2316 ; free virtual = 10733
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     1|
|4     |LUT3 |     1|
|5     |LUT4 |    44|
|6     |LUT6 |     2|
|7     |FDRE |   103|
|8     |FDSE |     3|
|9     |IBUF |    47|
|10    |OBUF |    41|
+------+-----+------+

Report Instance Areas: 
+------+------------------------------+-----------------------+------+
|      |Instance                      |Module                 |Cells |
+------+------------------------------+-----------------------+------+
|1     |top                           |                       |   244|
|2     |  TestAdder_v1_0_S00_AXI_inst |TestAdder_v1_0_S00_AXI |   155|
+------+------------------------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2522.371 ; gain = 7.898 ; free physical = 2316 ; free virtual = 10733
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2522.371 ; gain = 7.898 ; free physical = 2318 ; free virtual = 10735
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2522.379 ; gain = 7.898 ; free physical = 2318 ; free virtual = 10735
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2522.379 ; gain = 0.000 ; free physical = 2377 ; free virtual = 10797
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2578.398 ; gain = 0.000 ; free physical = 2271 ; free virtual = 10705
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: f593f8f
INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2578.398 ; gain = 64.031 ; free physical = 2421 ; free virtual = 10854
INFO: [Common 17-1381] The checkpoint '/home/jacob/Documents/CNCMillZybo/ZyboFPGA/ip_repo/edit_TestAdder_v1_0.runs/synth_1/TestAdder_v1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TestAdder_v1_0_utilization_synth.rpt -pb TestAdder_v1_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Nov 12 22:10:05 2021...
