INFO:sim:172 - Generating IP...
Resolving generics for 'clock'...
Applying external generics to 'clock'...
Delivering associated files for 'clock'...
WARNING:sim - Component clk_wiz_v3_6 does not have a valid model name for
   Verilog synthesis
Delivering EJava files for 'clock'...
Delivered 3 files into directory
D:/eeprom4kbit_model/eeprom4kbit/ipcore_dir/tmp/_cg/clock
Delivered 1 file into directory
D:/eeprom4kbit_model/eeprom4kbit/ipcore_dir/tmp/_cg/clock
Generating ASY schematic symbol...
Loading device for application Rf_Device from file '6slx16.nph' in environment
e:\Xilinx\14.7\ISE_DS\ISE\.
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'clock'...
Generating ISE project...
XCO file found: clock.xco
XMDF file found: clock_xmdf.tcl
Adding D:/eeprom4kbit_model/eeprom4kbit/ipcore_dir/tmp/_cg/clock.asy -view all
-origin_type imported
Adding D:/eeprom4kbit_model/eeprom4kbit/ipcore_dir/tmp/_cg/clock.ucf -view all
-origin_type created
Adding D:/eeprom4kbit_model/eeprom4kbit/ipcore_dir/tmp/_cg/clock.v -view all
-origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "D:/eeprom4kbit_model/eeprom4kbit/ipcore_dir/tmp/_cg/clock.v" into library
   work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding D:/eeprom4kbit_model/eeprom4kbit/ipcore_dir/tmp/_cg/clock.veo -view all
-origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/clock"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'clock'.
