#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Jun  8 22:33:56 2018
# Process ID: 8307
# Current directory: /home/icedaq/code/project2/weights/test
# Command line: vivado
# Log file: /home/icedaq/code/project2/weights/test/vivado.log
# Journal file: /home/icedaq/code/project2/weights/test/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/icedaq/code/project2/array_design/array_design.xpr
update_compile_order -fileset sources_1
open_bd_design {/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/design_1.bd}
report_ip_status -name ip_status 
upgrade_ip -vlnv user.org:user:axis_array_ip:1.0 [get_ips  design_1_axis_array_ip_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_axis_array_ip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files /home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/icedaq/code/project2/array_design/array_design.ip_user_files/sim_scripts -ip_user_files_dir /home/icedaq/code/project2/array_design/array_design.ip_user_files -ipstatic_source_dir /home/icedaq/code/project2/array_design/array_design.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/icedaq/code/project2/array_design/array_design.cache/compile_simlib/modelsim} {questa=/home/icedaq/code/project2/array_design/array_design.cache/compile_simlib/questa} {ies=/home/icedaq/code/project2/array_design/array_design.cache/compile_simlib/ies} {vcs=/home/icedaq/code/project2/array_design/array_design.cache/compile_simlib/vcs} {riviera=/home/icedaq/code/project2/array_design/array_design.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_2
launch_runs synth_2 -jobs 4
wait_on_run synth_2
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv user.org:user:axis_array_ip:1.0 [get_ips  design_1_axis_array_ip_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_axis_array_ip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files /home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/icedaq/code/project2/array_design/array_design.ip_user_files/sim_scripts -ip_user_files_dir /home/icedaq/code/project2/array_design/array_design.ip_user_files -ipstatic_source_dir /home/icedaq/code/project2/array_design/array_design.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/icedaq/code/project2/array_design/array_design.cache/compile_simlib/modelsim} {questa=/home/icedaq/code/project2/array_design/array_design.cache/compile_simlib/questa} {ies=/home/icedaq/code/project2/array_design/array_design.cache/compile_simlib/ies} {vcs=/home/icedaq/code/project2/array_design/array_design.cache/compile_simlib/vcs} {riviera=/home/icedaq/code/project2/array_design/array_design.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_2
launch_runs synth_2 -jobs 4
wait_on_run synth_2
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv user.org:user:axis_array_ip:1.0 [get_ips  design_1_axis_array_ip_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_axis_array_ip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files /home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/icedaq/code/project2/array_design/array_design.ip_user_files/sim_scripts -ip_user_files_dir /home/icedaq/code/project2/array_design/array_design.ip_user_files -ipstatic_source_dir /home/icedaq/code/project2/array_design/array_design.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/icedaq/code/project2/array_design/array_design.cache/compile_simlib/modelsim} {questa=/home/icedaq/code/project2/array_design/array_design.cache/compile_simlib/questa} {ies=/home/icedaq/code/project2/array_design/array_design.cache/compile_simlib/ies} {vcs=/home/icedaq/code/project2/array_design/array_design.cache/compile_simlib/vcs} {riviera=/home/icedaq/code/project2/array_design/array_design.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_2
launch_runs synth_2 -jobs 4
wait_on_run synth_2
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv user.org:user:axis_array_ip:1.0 [get_ips  design_1_axis_array_ip_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_axis_array_ip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files /home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/icedaq/code/project2/array_design/array_design.ip_user_files/sim_scripts -ip_user_files_dir /home/icedaq/code/project2/array_design/array_design.ip_user_files -ipstatic_source_dir /home/icedaq/code/project2/array_design/array_design.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/icedaq/code/project2/array_design/array_design.cache/compile_simlib/modelsim} {questa=/home/icedaq/code/project2/array_design/array_design.cache/compile_simlib/questa} {ies=/home/icedaq/code/project2/array_design/array_design.cache/compile_simlib/ies} {vcs=/home/icedaq/code/project2/array_design/array_design.cache/compile_simlib/vcs} {riviera=/home/icedaq/code/project2/array_design/array_design.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_2
launch_runs synth_2 -jobs 4
wait_on_run synth_2
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv user.org:user:axis_array_ip:1.0 [get_ips  design_1_axis_array_ip_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_axis_array_ip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files /home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/icedaq/code/project2/array_design/array_design.ip_user_files/sim_scripts -ip_user_files_dir /home/icedaq/code/project2/array_design/array_design.ip_user_files -ipstatic_source_dir /home/icedaq/code/project2/array_design/array_design.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/icedaq/code/project2/array_design/array_design.cache/compile_simlib/modelsim} {questa=/home/icedaq/code/project2/array_design/array_design.cache/compile_simlib/questa} {ies=/home/icedaq/code/project2/array_design/array_design.cache/compile_simlib/ies} {vcs=/home/icedaq/code/project2/array_design/array_design.cache/compile_simlib/vcs} {riviera=/home/icedaq/code/project2/array_design/array_design.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_2
launch_runs synth_2 -jobs 4
wait_on_run synth_2
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv user.org:user:axis_array_ip:1.0 [get_ips  design_1_axis_array_ip_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_axis_array_ip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files /home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/icedaq/code/project2/array_design/array_design.ip_user_files/sim_scripts -ip_user_files_dir /home/icedaq/code/project2/array_design/array_design.ip_user_files -ipstatic_source_dir /home/icedaq/code/project2/array_design/array_design.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/icedaq/code/project2/array_design/array_design.cache/compile_simlib/modelsim} {questa=/home/icedaq/code/project2/array_design/array_design.cache/compile_simlib/questa} {ies=/home/icedaq/code/project2/array_design/array_design.cache/compile_simlib/ies} {vcs=/home/icedaq/code/project2/array_design/array_design.cache/compile_simlib/vcs} {riviera=/home/icedaq/code/project2/array_design/array_design.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_2
launch_runs synth_2 -jobs 4
wait_on_run synth_2
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv user.org:user:axis_array_ip:1.0 [get_ips  design_1_axis_array_ip_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_axis_array_ip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files /home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/icedaq/code/project2/array_design/array_design.ip_user_files/sim_scripts -ip_user_files_dir /home/icedaq/code/project2/array_design/array_design.ip_user_files -ipstatic_source_dir /home/icedaq/code/project2/array_design/array_design.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/icedaq/code/project2/array_design/array_design.cache/compile_simlib/modelsim} {questa=/home/icedaq/code/project2/array_design/array_design.cache/compile_simlib/questa} {ies=/home/icedaq/code/project2/array_design/array_design.cache/compile_simlib/ies} {vcs=/home/icedaq/code/project2/array_design/array_design.cache/compile_simlib/vcs} {riviera=/home/icedaq/code/project2/array_design/array_design.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_2
launch_runs synth_2 -jobs 4
wait_on_run synth_2
open_run synth_2 -name synth_2
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 4096 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
endgroup
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list design_1_i/processing_system7_0/inst/FCLK_CLK0 ]]
set_property port_width 8 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_data_out[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_data_out[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_data_out[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_data_out[3]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_data_out[4]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_data_out[5]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_data_out[6]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_data_out[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_max_out[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_max_out[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_max_out[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_max_out[3]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_max_out[4]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_max_out[5]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_max_out[6]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_max_out[7]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_max_out[8]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_max_out[9]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_max_out[10]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_max_out[11]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_max_out[12]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_max_out[13]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_max_out[14]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_max_out[15]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_max_out[16]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_max_out[17]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_max_out[18]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_max_out[19]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_max_out[20]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_max_out[21]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_max_out[22]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_max_out[23]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_max_out[24]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_max_out[25]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_max_out[26]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_max_out[27]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_max_out[28]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_max_out[29]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_max_out[30]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_max_out[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_accumulator[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_accumulator[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_accumulator[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_accumulator[3]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_accumulator[4]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_accumulator[5]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_accumulator[6]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_accumulator[7]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_accumulator[8]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_accumulator[9]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_accumulator[10]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_accumulator[11]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_accumulator[12]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_accumulator[13]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_accumulator[14]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_accumulator[15]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_accumulator[16]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_accumulator[17]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_accumulator[18]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_accumulator[19]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_accumulator[20]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_accumulator[21]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_accumulator[22]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_accumulator[23]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_accumulator[24]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_accumulator[25]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_accumulator[26]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_accumulator[27]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_accumulator[28]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_accumulator[29]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_accumulator[30]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_accumulator[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].cell_maxclass_out[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_accumulator[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_accumulator[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_accumulator[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_accumulator[3]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_accumulator[4]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_accumulator[5]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_accumulator[6]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_accumulator[7]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_accumulator[8]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_accumulator[9]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_accumulator[10]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_accumulator[11]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_accumulator[12]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_accumulator[13]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_accumulator[14]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_accumulator[15]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_accumulator[16]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_accumulator[17]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_accumulator[18]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_accumulator[19]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_accumulator[20]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_accumulator[21]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_accumulator[22]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_accumulator[23]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_accumulator[24]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_accumulator[25]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_accumulator[26]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_accumulator[27]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_accumulator[28]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_accumulator[29]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_accumulator[30]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_accumulator[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_data_out[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_data_out[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_data_out[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_data_out[3]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_data_out[4]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_data_out[5]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_data_out[6]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_data_out[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_max_out[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_max_out[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_max_out[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_max_out[3]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_max_out[4]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_max_out[5]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_max_out[6]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_max_out[7]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_max_out[8]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_max_out[9]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_max_out[10]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_max_out[11]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_max_out[12]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_max_out[13]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_max_out[14]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_max_out[15]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_max_out[16]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_max_out[17]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_max_out[18]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_max_out[19]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_max_out[20]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_max_out[21]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_max_out[22]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_max_out[23]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_max_out[24]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_max_out[25]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_max_out[26]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_max_out[27]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_max_out[28]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_max_out[29]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_max_out[30]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_max_out[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_maxclass_out[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_maxclass_out[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_maxclass_out[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[8].cell_maxclass_out[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/class_out[0]} {design_1_i/axis_array_ip_0/inst/array/class_out[1]} {design_1_i/axis_array_ip_0/inst/array/class_out[2]} {design_1_i/axis_array_ip_0/inst/array/class_out[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/data_in[0]} {design_1_i/axis_array_ip_0/inst/array/data_in[1]} {design_1_i/axis_array_ip_0/inst/array/data_in[2]} {design_1_i/axis_array_ip_0/inst/array/data_in[3]} {design_1_i/axis_array_ip_0/inst/array/data_in[4]} {design_1_i/axis_array_ip_0/inst/array/data_in[5]} {design_1_i/axis_array_ip_0/inst/array/data_in[6]} {design_1_i/axis_array_ip_0/inst/array/data_in[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list design_1_i/axis_array_ip_0/inst/array/data_ready ]]
save_constraints
launch_runs impl_2 -to_step write_bitstream -jobs 4
wait_on_run impl_2
open_hw
connect_hw_server
open_hw_target
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {/home/icedaq/code/project2/array_design/array_design.runs/impl_2/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {/home/icedaq/code/project2/array_design/array_design.runs/impl_2/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/home/icedaq/code/project2/array_design/array_design.runs/impl_2/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {/home/icedaq/code/project2/array_design/array_design.runs/impl_2/debug_nets.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {/home/icedaq/code/project2/array_design/array_design.runs/impl_2/debug_nets.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/home/icedaq/code/project2/array_design/array_design.runs/impl_2/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
file copy -force /home/icedaq/code/project2/array_design/array_design.runs/impl_2/design_1_wrapper.sysdef /home/icedaq/code/project2/array_design/array_design.sdk/design_1_wrapper.hdf

refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
open_run impl_2
set_property PROBES.FILE {/home/icedaq/code/project2/array_design/array_design.runs/impl_2/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {/home/icedaq/code/project2/array_design/array_design.runs/impl_2/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/home/icedaq/code/project2/array_design/array_design.runs/impl_2/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'b1 [get_hw_probes design_1_i/axis_array_ip_0/inst/array/data_ready -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
set_property PROBES.FILE {/home/icedaq/code/project2/array_design/array_design.runs/impl_2/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {/home/icedaq/code/project2/array_design/array_design.runs/impl_2/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/home/icedaq/code/project2/array_design/array_design.runs/impl_2/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
current_design synth_2
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 16384 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
endgroup
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list design_1_i/processing_system7_0/inst/FCLK_CLK0 ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[3]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[4]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[5]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[6]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[7]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[8]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[9]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[10]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[11]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[12]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[13]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[14]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[15]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[16]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[17]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[18]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[19]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[20]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[21]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[22]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[23]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[24]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[25]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[26]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[27]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[28]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[29]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[30]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/maxclass_out[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/maxclass_out[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/maxclass_out[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/maxclass_out[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/maxclass_in[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/maxclass_in[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/maxclass_in[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/maxclass_in[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[3]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[4]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[5]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[6]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[7]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[8]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[9]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[10]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[11]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[12]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[13]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[14]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[15]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[16]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[17]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[18]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[19]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[20]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[21]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[22]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[23]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[24]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[25]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[26]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[27]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[28]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[29]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[30]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/max_out[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/max_out[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/max_out[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/max_out[3]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/max_out[4]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/max_out[5]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/max_out[6]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/max_out[7]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/max_out[8]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/max_out[9]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/max_out[10]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/max_out[11]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/max_out[12]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/max_out[13]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/max_out[14]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/max_out[15]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/max_out[16]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/max_out[17]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/max_out[18]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/max_out[19]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/max_out[20]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/max_out[21]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/max_out[22]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/max_out[23]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/max_out[24]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/max_out[25]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/max_out[26]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/max_out[27]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/max_out[28]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/max_out[29]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/max_out[30]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/max_out[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/maxclass_in[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/maxclass_in[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/maxclass_in[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 3 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/maxclass_out[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/maxclass_out[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/maxclass_out[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/max_in[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/max_in[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/max_in[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/max_in[3]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/max_in[4]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/max_in[5]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/max_in[6]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/max_in[7]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/max_in[8]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/max_in[9]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/max_in[10]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/max_in[11]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/max_in[12]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/max_in[13]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/max_in[14]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/max_in[15]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/max_in[16]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/max_in[17]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/max_in[18]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/max_in[19]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/max_in[20]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/max_in[21]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/max_in[22]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/max_in[23]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/max_in[24]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/max_in[25]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/max_in[26]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/max_in[27]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/max_in[28]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/max_in[29]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/max_in[30]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/max_in[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/accumulator_in[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/accumulator_in[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/accumulator_in[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/accumulator_in[3]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/accumulator_in[4]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/accumulator_in[5]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/accumulator_in[6]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/accumulator_in[7]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/accumulator_in[8]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/accumulator_in[9]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/accumulator_in[10]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/accumulator_in[11]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/accumulator_in[12]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/accumulator_in[13]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/accumulator_in[14]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/accumulator_in[15]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/accumulator_in[16]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/accumulator_in[17]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/accumulator_in[18]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/accumulator_in[19]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/accumulator_in[20]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/accumulator_in[21]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/accumulator_in[22]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/accumulator_in[23]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/accumulator_in[24]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/accumulator_in[25]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/accumulator_in[26]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/accumulator_in[27]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/accumulator_in[28]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/accumulator_in[29]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/accumulator_in[30]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/accumulator_in[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].argmax_cell/max_out[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].argmax_cell/max_out[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].argmax_cell/max_out[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].argmax_cell/max_out[3]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].argmax_cell/max_out[4]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].argmax_cell/max_out[5]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].argmax_cell/max_out[6]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].argmax_cell/max_out[7]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].argmax_cell/max_out[8]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].argmax_cell/max_out[9]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].argmax_cell/max_out[10]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].argmax_cell/max_out[11]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].argmax_cell/max_out[12]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].argmax_cell/max_out[13]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].argmax_cell/max_out[14]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].argmax_cell/max_out[15]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].argmax_cell/max_out[16]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].argmax_cell/max_out[17]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].argmax_cell/max_out[18]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].argmax_cell/max_out[19]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].argmax_cell/max_out[20]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].argmax_cell/max_out[21]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].argmax_cell/max_out[22]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].argmax_cell/max_out[23]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].argmax_cell/max_out[24]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].argmax_cell/max_out[25]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].argmax_cell/max_out[26]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].argmax_cell/max_out[27]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].argmax_cell/max_out[28]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].argmax_cell/max_out[29]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].argmax_cell/max_out[30]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].argmax_cell/max_out[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].argmax_cell/accumulator_in[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].argmax_cell/accumulator_in[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].argmax_cell/accumulator_in[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].argmax_cell/accumulator_in[3]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].argmax_cell/accumulator_in[4]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].argmax_cell/accumulator_in[5]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].argmax_cell/accumulator_in[6]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].argmax_cell/accumulator_in[7]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].argmax_cell/accumulator_in[8]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].argmax_cell/accumulator_in[9]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].argmax_cell/accumulator_in[10]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].argmax_cell/accumulator_in[11]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].argmax_cell/accumulator_in[12]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].argmax_cell/accumulator_in[13]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].argmax_cell/accumulator_in[14]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].argmax_cell/accumulator_in[15]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].argmax_cell/accumulator_in[16]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].argmax_cell/accumulator_in[17]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].argmax_cell/accumulator_in[18]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].argmax_cell/accumulator_in[19]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].argmax_cell/accumulator_in[20]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].argmax_cell/accumulator_in[21]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].argmax_cell/accumulator_in[22]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].argmax_cell/accumulator_in[23]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].argmax_cell/accumulator_in[24]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].argmax_cell/accumulator_in[25]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].argmax_cell/accumulator_in[26]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].argmax_cell/accumulator_in[27]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].argmax_cell/accumulator_in[28]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].argmax_cell/accumulator_in[29]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].argmax_cell/accumulator_in[30]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].argmax_cell/accumulator_in[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].argmax_cell/maxclass_out[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/class_out[0]} {design_1_i/axis_array_ip_0/inst/array/class_out[1]} {design_1_i/axis_array_ip_0/inst/array/class_out[2]} {design_1_i/axis_array_ip_0/inst/array/class_out[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/data_in[0]} {design_1_i/axis_array_ip_0/inst/array/data_in[1]} {design_1_i/axis_array_ip_0/inst/array/data_in[2]} {design_1_i/axis_array_ip_0/inst/array/data_in[3]} {design_1_i/axis_array_ip_0/inst/array/data_in[4]} {design_1_i/axis_array_ip_0/inst/array/data_in[5]} {design_1_i/axis_array_ip_0/inst/array/data_in[6]} {design_1_i/axis_array_ip_0/inst/array/data_in[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe14]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list design_1_i/axis_array_ip_0/inst/array/data_ready ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe15]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/maxarg_stall} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe16]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/maxarg_stall} ]]
save_constraints
reset_run impl_2
launch_runs impl_2 -to_step write_bitstream -jobs 4
wait_on_run impl_2
set_property PROBES.FILE {/home/icedaq/code/project2/array_design/array_design.runs/impl_2/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {/home/icedaq/code/project2/array_design/array_design.runs/impl_2/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/home/icedaq/code/project2/array_design/array_design.runs/impl_2/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].argmax_cell/accumulator_in} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].argmax_cell/max_out} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[0].argmax_cell/maxclass_out} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/accumulator_in} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/max_in} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/max_out} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/maxclass_in} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[3].argmax_cell/maxclass_out} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/maxarg_stall} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/maxclass_in} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/maxclass_out} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
file copy -force /home/icedaq/code/project2/array_design/array_design.runs/impl_2/design_1_wrapper.sysdef /home/icedaq/code/project2/array_design/array_design.sdk/design_1_wrapper.hdf

launch_sdk -workspace /home/icedaq/code/project2/array_design/array_design.sdk -hwspec /home/icedaq/code/project2/array_design/array_design.sdk/design_1_wrapper.hdf
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
set_property PROBES.FILE {/home/icedaq/code/project2/array_design/array_design.runs/impl_2/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {/home/icedaq/code/project2/array_design/array_design.runs/impl_2/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/home/icedaq/code/project2/array_design/array_design.runs/impl_2/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 16384 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
endgroup
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list design_1_i/processing_system7_0/inst/FCLK_CLK0 ]]
set_property port_width 4 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/maxclass_out[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/maxclass_out[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/maxclass_out[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/maxclass_out[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/maxclass_in[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/maxclass_in[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/maxclass_in[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/maxclass_in[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[3]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[4]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[5]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[6]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[7]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[8]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[9]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[10]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[11]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[12]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[13]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[14]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[15]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[16]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[17]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[18]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[19]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[20]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[21]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[22]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[23]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[24]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[25]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[26]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[27]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[28]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[29]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[30]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[3]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[4]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[5]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[6]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[7]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[8]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[9]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[10]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[11]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[12]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[13]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[14]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[15]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[16]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[17]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[18]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[19]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[20]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[21]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[22]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[23]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[24]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[25]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[26]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[27]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[28]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[29]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[30]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[3]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[4]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[5]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[6]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[7]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[8]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[9]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[10]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[11]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[12]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[13]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[14]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[15]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[16]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[17]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[18]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[19]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[20]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[21]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[22]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[23]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[24]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[25]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[26]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[27]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[28]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[29]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[30]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[3]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[4]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[5]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[6]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[7]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[8]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[9]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[10]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[11]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[12]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[13]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[14]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[15]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[16]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[17]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[18]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[19]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[20]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[21]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[22]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[23]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[24]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[25]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[26]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[27]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[28]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[29]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[30]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[3]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[4]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[5]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[6]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[7]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[8]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[9]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[10]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[11]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[12]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[13]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[14]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[15]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[16]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[17]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[18]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[19]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[20]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[21]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[22]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[23]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[24]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[25]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[26]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[27]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[28]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[29]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[30]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 10 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/addr_reg__0[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/addr_reg__0[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/addr_reg__0[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/addr_reg__0[3]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/addr_reg__0[4]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/addr_reg__0[5]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/addr_reg__0[6]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/addr_reg__0[7]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/addr_reg__0[8]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/addr_reg__0[9]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out0[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out0[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out0[3]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out0[4]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out0[5]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out0[6]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out0[7]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out0[8]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/data_in[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/data_in[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/data_in[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/data_in[3]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/data_in[4]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/data_in[5]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/data_in[6]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/data_in[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[3]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[4]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[5]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[6]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[7]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[8]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[9]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[10]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[11]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[12]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[13]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[14]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[15]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[16]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[17]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[18]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[19]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[20]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[21]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[22]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[23]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[24]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[25]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[26]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[27]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[28]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[29]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[30]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/maxclass_out[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/maxclass_out[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/maxclass_out[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/maxclass_out[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/maxclass_in[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/maxclass_in[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/maxclass_in[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/maxclass_in[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[3]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[4]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[5]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[6]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[7]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[8]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[9]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[10]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[11]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[12]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[13]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[14]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[15]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[16]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[17]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[18]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[19]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[20]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[21]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[22]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[23]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[24]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[25]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[26]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[27]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[28]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[29]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[30]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe14]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[3]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[4]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[5]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[6]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[7]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[8]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[9]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[10]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[11]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[12]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[13]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[14]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[15]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[16]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[17]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[18]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[19]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[20]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[21]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[22]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[23]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[24]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[25]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[26]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[27]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[28]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[29]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[30]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe15]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[3]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[4]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[5]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[6]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[7]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[8]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[9]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[10]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[11]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[12]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[13]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[14]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[15]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[16]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[17]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[18]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[19]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[20]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[21]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[22]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[23]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[24]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[25]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[26]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[27]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[28]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[29]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[30]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 10 [get_debug_ports u_ila_0/probe16]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out0[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out0[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out0[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out0[3]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out0[4]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out0[5]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out0[6]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out0[7]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out0[8]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out0[9]} ]]
create_debug_port u_ila_0 probe
set_property port_width 10 [get_debug_ports u_ila_0/probe17]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/addr_reg__0[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/addr_reg__0[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/addr_reg__0[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/addr_reg__0[3]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/addr_reg__0[4]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/addr_reg__0[5]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/addr_reg__0[6]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/addr_reg__0[7]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/addr_reg__0[8]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/addr_reg__0[9]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe18]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/data_in[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/data_in[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/data_in[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/data_in[3]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/data_in[4]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/data_in[5]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/data_in[6]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/data_in[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe19]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/data_out[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/data_out[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/data_out[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/data_out[3]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/data_out[4]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/data_out[5]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/data_out[6]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/data_out[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe20]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/class_out[0]} {design_1_i/axis_array_ip_0/inst/array/class_out[1]} {design_1_i/axis_array_ip_0/inst/array/class_out[2]} {design_1_i/axis_array_ip_0/inst/array/class_out[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe21]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
connect_debug_port u_ila_0/probe21 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/data_in[0]} {design_1_i/axis_array_ip_0/inst/array/data_in[1]} {design_1_i/axis_array_ip_0/inst/array/data_in[2]} {design_1_i/axis_array_ip_0/inst/array/data_in[3]} {design_1_i/axis_array_ip_0/inst/array/data_in[4]} {design_1_i/axis_array_ip_0/inst/array/data_in[5]} {design_1_i/axis_array_ip_0/inst/array/data_in[6]} {design_1_i/axis_array_ip_0/inst/array/data_in[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe22]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
connect_debug_port u_ila_0/probe22 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/maxarg_stall} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe23]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
connect_debug_port u_ila_0/probe23 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/done_i_1_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe24]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe24]
connect_debug_port u_ila_0/probe24 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/done_reg_n_0} ]]
save_constraints
reset_run impl_2
launch_runs impl_2 -to_step write_bitstream -jobs 4
wait_on_run impl_2
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 4096 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
endgroup
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list design_1_i/processing_system7_0/inst/FCLK_CLK0 ]]
set_property port_width 4 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/maxclass_out[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/maxclass_out[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/maxclass_out[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/maxclass_out[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/maxclass_in[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/maxclass_in[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/maxclass_in[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/maxclass_in[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[3]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[4]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[5]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[6]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[7]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[8]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[9]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[10]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[11]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[12]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[13]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[14]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[15]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[16]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[17]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[18]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[19]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[20]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[21]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[22]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[23]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[24]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[25]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[26]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[27]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[28]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[29]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[30]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[3]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[4]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[5]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[6]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[7]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[8]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[9]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[10]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[11]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[12]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[13]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[14]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[15]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[16]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[17]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[18]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[19]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[20]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[21]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[22]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[23]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[24]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[25]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[26]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[27]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[28]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[29]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[30]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[3]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[4]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[5]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[6]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[7]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[8]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[9]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[10]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[11]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[12]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[13]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[14]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[15]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[16]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[17]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[18]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[19]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[20]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[21]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[22]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[23]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[24]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[25]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[26]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[27]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[28]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[29]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[30]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[3]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[4]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[5]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[6]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[7]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[8]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[9]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[10]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[11]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[12]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[13]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[14]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[15]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[16]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[17]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[18]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[19]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[20]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[21]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[22]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[23]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[24]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[25]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[26]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[27]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[28]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[29]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[30]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[3]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[4]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[5]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[6]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[7]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[8]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[9]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[10]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[11]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[12]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[13]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[14]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[15]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[16]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[17]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[18]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[19]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[20]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[21]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[22]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[23]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[24]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[25]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[26]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[27]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[28]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[29]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[30]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 10 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/addr_reg__0[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/addr_reg__0[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/addr_reg__0[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/addr_reg__0[3]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/addr_reg__0[4]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/addr_reg__0[5]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/addr_reg__0[6]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/addr_reg__0[7]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/addr_reg__0[8]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/addr_reg__0[9]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out0[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out0[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out0[3]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out0[4]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out0[5]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out0[6]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out0[7]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out0[8]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/data_in[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/data_in[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/data_in[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/data_in[3]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/data_in[4]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/data_in[5]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/data_in[6]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/data_in[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[3]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[4]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[5]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[6]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[7]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[8]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[9]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[10]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[11]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[12]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[13]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[14]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[15]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[16]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[17]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[18]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[19]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[20]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[21]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[22]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[23]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[24]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[25]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[26]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[27]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[28]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[29]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[30]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/maxclass_out[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/maxclass_out[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/maxclass_out[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/maxclass_out[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/maxclass_in[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/maxclass_in[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/maxclass_in[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/maxclass_in[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[3]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[4]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[5]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[6]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[7]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[8]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[9]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[10]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[11]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[12]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[13]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[14]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[15]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[16]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[17]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[18]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[19]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[20]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[21]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[22]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[23]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[24]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[25]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[26]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[27]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[28]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[29]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[30]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe14]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[3]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[4]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[5]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[6]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[7]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[8]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[9]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[10]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[11]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[12]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[13]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[14]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[15]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[16]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[17]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[18]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[19]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[20]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[21]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[22]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[23]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[24]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[25]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[26]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[27]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[28]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[29]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[30]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe15]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[3]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[4]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[5]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[6]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[7]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[8]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[9]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[10]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[11]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[12]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[13]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[14]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[15]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[16]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[17]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[18]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[19]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[20]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[21]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[22]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[23]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[24]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[25]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[26]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[27]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[28]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[29]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[30]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 10 [get_debug_ports u_ila_0/probe16]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out0[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out0[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out0[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out0[3]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out0[4]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out0[5]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out0[6]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out0[7]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out0[8]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out0[9]} ]]
create_debug_port u_ila_0 probe
set_property port_width 10 [get_debug_ports u_ila_0/probe17]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/addr_reg__0[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/addr_reg__0[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/addr_reg__0[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/addr_reg__0[3]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/addr_reg__0[4]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/addr_reg__0[5]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/addr_reg__0[6]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/addr_reg__0[7]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/addr_reg__0[8]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/addr_reg__0[9]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe18]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/data_in[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/data_in[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/data_in[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/data_in[3]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/data_in[4]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/data_in[5]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/data_in[6]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/data_in[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe19]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/data_out[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/data_out[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/data_out[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/data_out[3]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/data_out[4]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/data_out[5]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/data_out[6]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/data_out[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe20]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/class_out[0]} {design_1_i/axis_array_ip_0/inst/array/class_out[1]} {design_1_i/axis_array_ip_0/inst/array/class_out[2]} {design_1_i/axis_array_ip_0/inst/array/class_out[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe21]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
connect_debug_port u_ila_0/probe21 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/data_in[0]} {design_1_i/axis_array_ip_0/inst/array/data_in[1]} {design_1_i/axis_array_ip_0/inst/array/data_in[2]} {design_1_i/axis_array_ip_0/inst/array/data_in[3]} {design_1_i/axis_array_ip_0/inst/array/data_in[4]} {design_1_i/axis_array_ip_0/inst/array/data_in[5]} {design_1_i/axis_array_ip_0/inst/array/data_in[6]} {design_1_i/axis_array_ip_0/inst/array/data_in[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe22]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
connect_debug_port u_ila_0/probe22 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/addr} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe23]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
connect_debug_port u_ila_0/probe23 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/done_i_1_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe24]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe24]
connect_debug_port u_ila_0/probe24 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/done_reg_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe25]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe25]
connect_debug_port u_ila_0/probe25 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/maxarg_stall} ]]
save_constraints
reset_run impl_2
launch_runs impl_2 -to_step write_bitstream -jobs 4
wait_on_run impl_2
set_property PROBES.FILE {/home/icedaq/code/project2/array_design/array_design.runs/impl_2/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {/home/icedaq/code/project2/array_design/array_design.runs/impl_2/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/home/icedaq/code/project2/array_design/array_design.runs/impl_2/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
add_wave -into {hw_ila_data_1.wcfg} -radix bin { {design_1_i/axis_array_ip_0/inst/array/class_out} }
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {design_1_i/axis_array_ip_0/inst/array/data_in} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/maxclass_in} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/maxclass_out} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out0} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/addr_reg__0} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/data_in} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/data_out} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/maxclass_in} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/maxclass_out} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out0} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/addr} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/addr_reg__0} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/data_in} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/done_i_1_n_0} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/done_reg_n_0} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/maxarg_stall} }
add_wave -into {hw_ila_data_1.wcfg} -radix unsigned { {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in} }
set_property TRIGGER_COMPARE_VALUE eq8'u0 [get_hw_probes design_1_i/axis_array_ip_0/inst/array/data_in -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq8'u1 [get_hw_probes design_1_i/axis_array_ip_0/inst/array/data_in -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
open_bd_design {/home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/design_1.bd}
upgrade_ip -vlnv user.org:user:axis_array_ip:1.0 [get_ips  design_1_axis_array_ip_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_axis_array_ip_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files /home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/icedaq/code/project2/array_design/array_design.srcs/sources_1/bd/design_1/design_1.bd] -directory /home/icedaq/code/project2/array_design/array_design.ip_user_files/sim_scripts -ip_user_files_dir /home/icedaq/code/project2/array_design/array_design.ip_user_files -ipstatic_source_dir /home/icedaq/code/project2/array_design/array_design.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/icedaq/code/project2/array_design/array_design.cache/compile_simlib/modelsim} {questa=/home/icedaq/code/project2/array_design/array_design.cache/compile_simlib/questa} {ies=/home/icedaq/code/project2/array_design/array_design.cache/compile_simlib/ies} {vcs=/home/icedaq/code/project2/array_design/array_design.cache/compile_simlib/vcs} {riviera=/home/icedaq/code/project2/array_design/array_design.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_2
launch_runs impl_2 -to_step write_bitstream -jobs 4
wait_on_run impl_2
refresh_design
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 4096 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
endgroup
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list design_1_i/processing_system7_0/inst/FCLK_CLK0 ]]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[3]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[4]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[5]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[6]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[7]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[8]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[9]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[10]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[11]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[12]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[13]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[14]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[15]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[16]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[17]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[18]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[19]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[20]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[21]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[22]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[23]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[24]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[25]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[26]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[27]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[28]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[29]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[30]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/accumulator_in[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[3]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[4]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[5]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[6]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[7]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[8]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[9]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[10]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[11]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[12]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[13]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[14]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[15]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[16]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[17]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[18]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[19]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[20]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[21]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[22]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[23]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[24]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[25]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[26]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[27]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[28]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[29]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[30]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/max_in[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/maxclass_in[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/maxclass_in[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/maxclass_in[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/maxclass_in[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/maxclass_out[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/maxclass_out[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/maxclass_out[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].argmax_cell/maxclass_out[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[3]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[4]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[5]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[6]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[7]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[8]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[9]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[10]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[11]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[12]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[13]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[14]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[15]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[16]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[17]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[18]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[19]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[20]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[21]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[22]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[23]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[24]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[25]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[26]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[27]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[28]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[29]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[30]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_in[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[3]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[4]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[5]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[6]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[7]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[8]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[9]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[10]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[11]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[12]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[13]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[14]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[15]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[16]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[17]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[18]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[19]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[20]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[21]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[22]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[23]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[24]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[25]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[26]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[27]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[28]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[29]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[30]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/accumulator_in[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[3]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[4]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[5]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[6]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[7]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[8]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[9]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[10]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[11]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[12]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[13]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[14]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[15]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[16]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[17]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[18]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[19]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[20]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[21]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[22]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[23]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[24]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[25]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[26]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[27]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[28]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[29]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[30]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/max_out[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/maxclass_out[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/maxclass_out[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/maxclass_out[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/maxclass_out[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/maxclass_in[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/maxclass_in[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/maxclass_in[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].argmax_cell/maxclass_in[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[3]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[4]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[5]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[6]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[7]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[8]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[9]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[10]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[11]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[12]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[13]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[14]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[15]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[16]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[17]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[18]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[19]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[20]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[21]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[22]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[23]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[24]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[25]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[26]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[27]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[28]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[29]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[30]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 10 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out0[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out0[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out0[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out0[3]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out0[4]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out0[5]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out0[6]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out0[7]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out0[8]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_out0[9]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[3]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[4]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[5]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[6]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[7]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[8]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[9]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[10]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[11]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[12]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[13]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[14]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[15]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[16]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[17]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[18]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[19]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[20]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[21]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[22]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[23]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[24]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[25]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[26]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[27]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[28]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[29]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[30]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/accumulator_reg[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 10 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/addr_reg__0[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/addr_reg__0[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/addr_reg__0[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/addr_reg__0[3]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/addr_reg__0[4]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/addr_reg__0[5]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/addr_reg__0[6]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/addr_reg__0[7]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/addr_reg__0[8]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/addr_reg__0[9]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/data_in[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/data_in[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/data_in[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/data_in[3]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/data_in[4]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/data_in[5]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/data_in[6]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/data_in[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe14]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/data_out[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/data_out[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/data_out[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/data_out[3]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/data_out[4]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/data_out[5]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/data_out[6]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[6].mult_cell/data_out[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 10 [get_debug_ports u_ila_0/probe15]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/addr_reg__0[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/addr_reg__0[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/addr_reg__0[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/addr_reg__0[3]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/addr_reg__0[4]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/addr_reg__0[5]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/addr_reg__0[6]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/addr_reg__0[7]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/addr_reg__0[8]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/addr_reg__0[9]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe16]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/data_in[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/data_in[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/data_in[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/data_in[3]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/data_in[4]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/data_in[5]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/data_in[6]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/data_in[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe17]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[3]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[4]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[5]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[6]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[7]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[8]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[9]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[10]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[11]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[12]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[13]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[14]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[15]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[16]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[17]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[18]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[19]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[20]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[21]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[22]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[23]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[24]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[25]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[26]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[27]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[28]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[29]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[30]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_reg[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe18]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/class_out[0]} {design_1_i/axis_array_ip_0/inst/array/class_out[1]} {design_1_i/axis_array_ip_0/inst/array/class_out[2]} {design_1_i/axis_array_ip_0/inst/array/class_out[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe19]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/data_in[0]} {design_1_i/axis_array_ip_0/inst/array/data_in[1]} {design_1_i/axis_array_ip_0/inst/array/data_in[2]} {design_1_i/axis_array_ip_0/inst/array/data_in[3]} {design_1_i/axis_array_ip_0/inst/array/data_in[4]} {design_1_i/axis_array_ip_0/inst/array/data_in[5]} {design_1_i/axis_array_ip_0/inst/array/data_in[6]} {design_1_i/axis_array_ip_0/inst/array/data_in[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 32 [get_debug_ports u_ila_0/probe20]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[0]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[3]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[4]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[5]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[6]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[7]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[8]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[9]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[10]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[11]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[12]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[13]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[14]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[15]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[16]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[17]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[18]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[19]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[20]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[21]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[22]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[23]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[24]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[25]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[26]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[27]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[28]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[29]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[30]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out[31]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe21]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
connect_debug_port u_ila_0/probe21 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out0[1]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out0[2]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out0[3]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out0[4]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out0[5]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out0[6]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out0[7]} {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/accumulator_out0[8]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe22]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
connect_debug_port u_ila_0/probe22 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/done_i_1_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe23]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
connect_debug_port u_ila_0/probe23 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/done_reg_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe24]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe24]
connect_debug_port u_ila_0/probe24 [get_nets [list {design_1_i/axis_array_ip_0/inst/array/MACArgMAXPair[9].mult_cell/maxarg_stall} ]]
save_constraints
reset_run impl_2
launch_runs impl_2 -to_step write_bitstream -jobs 4
wait_on_run impl_2
set_property PROBES.FILE {/home/icedaq/code/project2/array_design/array_design.runs/impl_2/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {/home/icedaq/code/project2/array_design/array_design.runs/impl_2/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/home/icedaq/code/project2/array_design/array_design.runs/impl_2/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 4096 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
endgroup
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list design_1_i/processing_system7_0/inst/FCLK_CLK0 ]]
set_property port_width 4 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {design_1_i/axis_array_ip_0/inst/myMaster/M_AXIS_TDATA[0]} {design_1_i/axis_array_ip_0/inst/myMaster/M_AXIS_TDATA[1]} {design_1_i/axis_array_ip_0/inst/myMaster/M_AXIS_TDATA[2]} {design_1_i/axis_array_ip_0/inst/myMaster/M_AXIS_TDATA[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {design_1_i/axis_array_ip_0/inst/myMaster/class_in[0]} {design_1_i/axis_array_ip_0/inst/myMaster/class_in[1]} {design_1_i/axis_array_ip_0/inst/myMaster/class_in[2]} {design_1_i/axis_array_ip_0/inst/myMaster/class_in[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 4 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {design_1_i/axis_array_ip_0/inst/myMaster/stream_data_out[0]} {design_1_i/axis_array_ip_0/inst/myMaster/stream_data_out[1]} {design_1_i/axis_array_ip_0/inst/myMaster/stream_data_out[2]} {design_1_i/axis_array_ip_0/inst/myMaster/stream_data_out[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {design_1_i/axis_array_ip_0/inst/myMaster/p_1_out[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list design_1_i/axis_array_ip_0/inst/myMaster/axis_tvalid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list design_1_i/axis_array_ip_0/inst/myMaster/axis_tvalid_delay_i_1_n_0 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list design_1_i/axis_array_ip_0/inst/myMaster/M_AXIS_ACLK ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list design_1_i/axis_array_ip_0/inst/myMaster/M_AXIS_ARESETN ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list design_1_i/axis_array_ip_0/inst/myMaster/class ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {design_1_i/axis_array_ip_0/inst/myMaster/class[3]_i_2_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list design_1_i/axis_array_ip_0/inst/myMaster/M_AXIS_TLAST ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list design_1_i/axis_array_ip_0/inst/myMaster/M_AXIS_TREADY ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list design_1_i/axis_array_ip_0/inst/myMaster/M_AXIS_TVALID ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list {design_1_i/axis_array_ip_0/inst/myMaster/mst_exec_state[0]_i_1_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe14]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list {design_1_i/axis_array_ip_0/inst/myMaster/mst_exec_state[1]_i_1_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe15]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list {design_1_i/axis_array_ip_0/inst/myMaster/mst_exec_state[1]_i_2_n_0} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe16]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list {design_1_i/axis_array_ip_0/inst/myMaster/mst_exec_state_reg_n_0_[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe17]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list {design_1_i/axis_array_ip_0/inst/myMaster/mst_exec_state_reg_n_0_[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe18]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list design_1_i/axis_array_ip_0/inst/myMaster/tx_done_i_1_n_0 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe19]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list design_1_i/axis_array_ip_0/inst/myMaster/tx_done ]]
save_constraints
reset_run impl_2
launch_runs impl_2 -to_step write_bitstream -jobs 4
wait_on_run impl_2
set_property PROBES.FILE {/home/icedaq/code/project2/array_design/array_design.runs/impl_2/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {/home/icedaq/code/project2/array_design/array_design.runs/impl_2/design_1_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/home/icedaq/code/project2/array_design/array_design.runs/impl_2/design_1_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {design_1_i/axis_array_ip_0/inst/myMaster/axis_tvalid} {design_1_i/axis_array_ip_0/inst/myMaster/axis_tvalid_delay_i_1_n_0} {design_1_i/axis_array_ip_0/inst/myMaster/class} {design_1_i/axis_array_ip_0/inst/myMaster/class[3]_i_2_n_0} {design_1_i/axis_array_ip_0/inst/myMaster/class_in} {design_1_i/axis_array_ip_0/inst/myMaster/M_AXIS_TDATA} {design_1_i/axis_array_ip_0/inst/myMaster/M_AXIS_TLAST} {design_1_i/axis_array_ip_0/inst/myMaster/M_AXIS_TREADY} {design_1_i/axis_array_ip_0/inst/myMaster/M_AXIS_TVALID} {design_1_i/axis_array_ip_0/inst/myMaster/mst_exec_state[0]_i_1_n_0} {design_1_i/axis_array_ip_0/inst/myMaster/mst_exec_state[1]_i_1_n_0} {design_1_i/axis_array_ip_0/inst/myMaster/mst_exec_state[1]_i_2_n_0} {design_1_i/axis_array_ip_0/inst/myMaster/mst_exec_state_reg_n_0_} {design_1_i/axis_array_ip_0/inst/myMaster/mst_exec_state_reg_n_0__1} {design_1_i/axis_array_ip_0/inst/myMaster/p_1_out} {design_1_i/axis_array_ip_0/inst/myMaster/stream_data_out} {design_1_i/axis_array_ip_0/inst/myMaster/tx_done} {design_1_i/axis_array_ip_0/inst/myMaster/tx_done_i_1_n_0} }
set_property TRIGGER_COMPARE_VALUE neq4'hX [get_hw_probes design_1_i/axis_array_ip_0/inst/myMaster/class_in -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE neq4'bXXXX [get_hw_probes design_1_i/axis_array_ip_0/inst/myMaster/class_in -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE neq4'b1 [get_hw_probes design_1_i/axis_array_ip_0/inst/myMaster/class_in -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
set_property TRIGGER_COMPARE_VALUE neq4'b1111 [get_hw_probes design_1_i/axis_array_ip_0/inst/myMaster/class_in -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z020_1] -filter {CELL_NAME=~"u_ila_0"}]]
save_wave_config {/home/icedaq/code/project2/array_design/array_design.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
