// Seed: 416559907
module module_0;
  id_2(
      .id_0(1 - id_1[1 : 1-1'b0]), .id_1(1), .id_2(id_1), .id_3(1), .id_4(1 ? 1 : 1), .id_5(id_1)
  );
  assign module_1.id_7 = 0;
endmodule
module module_1 (
    output tri0  id_0,
    output wire  id_1,
    input  wire  id_2,
    input  tri1  id_3,
    input  uwire id_4,
    output tri0  id_5,
    input  tri1  id_6,
    input  tri   id_7
);
  assign id_5 = 1 || id_7;
  module_0 modCall_1 ();
endmodule
