[{
	"raw": {},
	"required": [
		"Filename",
		"Size"
	],
	"package": "covered",
	"version": "0.7.10-3build1",
	"section": "universe/electronics",
	"priority": "optional",
	"architecture": "amd64",
	"depends": [
		"libc6 (>= 2.14)",
		"libtcl8.6 (>= 8.6.0)",
		"libtk8.6 (>= 8.6.0)",
		"zlib1g (>= 1:1.1.4)",
		"tklib"
	],
	"recommends": [
		"iverilog | verilog | gplcver (>= 2.12a-1.1)"
	],
	"installedSize": 2375,
	"maintainer": "Ubuntu Developers <ubuntu-devel-discuss@lists.ubuntu.com>",
	"description": "Verilog code coverage analysis tool",
	"homepage": "http://covered.sourceforge.net/",
	"filename": "pool/universe/c/covered/covered_0.7.10-3build1_amd64.deb",
	"size": 539716,
	"md5": "0e19669f1481b71a6843c155e7c2d1f4",
	"sha1": "a4e81050a24039217286dd5f229a9448532c2f1a",
	"sha256": "14240c3eea31c7f194967762cf403b1b0f1d1b048e3f430c708787ccb7bb5f90",
	"descriptionMd5": "86b156bb1e738b3df7a11df6bbe5429e"
}]