Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Mar 31 01:25:39 2025
| Host         : DESKTOP-T92VI6B running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file rapid_soc_control_sets_placed.rpt
| Design       : rapid_soc
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    26 |
|    Minimum number of control sets                        |    26 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    36 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    26 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    21 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             142 |           45 |
| No           | No                    | Yes                    |               1 |            1 |
| No           | Yes                   | No                     |              11 |            3 |
| Yes          | No                    | No                     |              84 |           40 |
| Yes          | No                    | Yes                    |             742 |          391 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------+------------------+----------------+--------------+
|                           Clock Signal                          |                        Enable Signal                        |           Set/Reset Signal          | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------+------------------+----------------+--------------+
|  cpu_clk_BUFG                                                   |                                                             | i_reset_IBUF                        |                1 |              1 |         1.00 |
|  lcd/mux/selectClockDivider/out_clk                             |                                                             |                                     |                1 |              2 |         2.00 |
|  graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0 |                                                             | graphics_engine/display_driver/E[0] |                3 |             11 |         3.67 |
|  graphics_engine/display_driver/pixelClockDivider/out_clk_reg_0 | graphics_engine/display_driver/E[0]                         |                                     |                3 |             11 |         3.67 |
| ~i_clk_IBUF_BUFG                                                |                                                             |                                     |                4 |             12 |         3.00 |
|  i_clk_IBUF_BUFG                                                | cpu/memory_unit/iv_data_in_reg[17]_1[0]                     | i_reset_IBUF                        |                7 |             16 |         2.29 |
|  n_0_1765_BUFG                                                  |                                                             |                                     |               11 |             32 |         2.91 |
|  n_1_1631_BUFG                                                  | cpu/memory_unit/state_reg_0                                 | i_reset_IBUF                        |                8 |             32 |         4.00 |
|  cpu_clk_BUFG                                                   | cpu/memory_unit/E[0]                                        | i_reset_IBUF                        |               16 |             32 |         2.00 |
|  cpu_clk_BUFG                                                   | cpu/memory_unit/iv_control_signal_reg[mem]_11[0]            | i_reset_IBUF                        |               21 |             32 |         1.52 |
|  cpu_clk_BUFG                                                   | cpu/memory_unit/iv_control_signal_reg[mem]_0[0]             | i_reset_IBUF                        |               22 |             32 |         1.45 |
|  cpu_clk_BUFG                                                   | cpu/memory_unit/iv_control_signal_reg[mem]_3[0]             | i_reset_IBUF                        |               22 |             32 |         1.45 |
|  cpu_clk_BUFG                                                   | cpu/memory_unit/iv_control_signal_reg[mem]_5[0]             | i_reset_IBUF                        |               23 |             32 |         1.39 |
|  cpu_clk_BUFG                                                   | cpu/memory_unit/iv_control_signal_reg[mem]_8[0]             | i_reset_IBUF                        |               21 |             32 |         1.52 |
|  cpu_clk_BUFG                                                   | cpu/memory_unit/iv_control_signal_reg[mem]_6[0]             | i_reset_IBUF                        |               24 |             32 |         1.33 |
|  cpu_clk_BUFG                                                   | cpu/memory_unit/iv_control_signal_reg[mem]_9[0]             | i_reset_IBUF                        |               16 |             32 |         2.00 |
|  cpu_clk_BUFG                                                   | cpu/memory_unit/iv_control_signal_reg[mem]_1[0]             | i_reset_IBUF                        |               21 |             32 |         1.52 |
|  cpu_clk_BUFG                                                   | cpu/memory_unit/iv_control_signal_reg[mem]_10[0]            | i_reset_IBUF                        |               19 |             32 |         1.68 |
|  cpu_clk_BUFG                                                   | cpu/memory_unit/iv_control_signal_reg[mem]_2[0]             | i_reset_IBUF                        |               21 |             32 |         1.52 |
|  cpu_clk_BUFG                                                   | cpu/memory_unit/iv_control_signal_reg[mem]_4[0]             | i_reset_IBUF                        |               26 |             32 |         1.23 |
|  cpu_clk_BUFG                                                   | cpu/memory_unit/iv_control_signal_reg[mem]_7[0]             | i_reset_IBUF                        |               25 |             32 |         1.28 |
|  cpu_clk_BUFG                                                   | cpu/memory_unit/iv_control_signal_reg[mem]_13[0]            | i_reset_IBUF                        |               17 |             32 |         1.88 |
|  cpu_clk_BUFG                                                   | cpu/memory_unit/iv_control_signal_reg[mem]_12[0]            | i_reset_IBUF                        |               19 |             32 |         1.68 |
|  cpu_clk_BUFG                                                   | cpu/memory_unit/iv_control_signal[fcs_opcode][2]_i_1__0_n_2 |                                     |               37 |             73 |         1.97 |
|  i_clk_IBUF_BUFG                                                |                                                             |                                     |               29 |             96 |         3.31 |
|  cpu_clk_BUFG                                                   | cpu/memory_unit/mem_ready                                   | i_reset_IBUF                        |               63 |            214 |         3.40 |
+-----------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------+------------------+----------------+--------------+


