<def f='llvm/llvm/lib/Target/AMDGPU/AMDGPUArgumentUsageInfo.h' l='41' ll='43' type='static llvm::ArgDescriptor llvm::ArgDescriptor::createRegister(unsigned int Reg)'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.h' l='322' u='c' c='_ZN4llvm21SIMachineFunctionInfo15addWorkGroupIDXEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.h' l='328' u='c' c='_ZN4llvm21SIMachineFunctionInfo15addWorkGroupIDYEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.h' l='334' u='c' c='_ZN4llvm21SIMachineFunctionInfo15addWorkGroupIDZEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.h' l='340' u='c' c='_ZN4llvm21SIMachineFunctionInfo16addWorkGroupInfoEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.h' l='360' u='c' c='_ZN4llvm21SIMachineFunctionInfo31addPrivateSegmentWaveByteOffsetEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.h' l='366' u='c' c='_ZN4llvm21SIMachineFunctionInfo31setPrivateSegmentWaveByteOffsetEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1544' u='c' c='_ZL30allocateSpecialEntryInputVGPRsRN4llvm7CCStateERNS_15MachineFunctionERKNS_14SIRegisterInfoERNS_21SIMachineFunctionInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1552' u='c' c='_ZL30allocateSpecialEntryInputVGPRsRN4llvm7CCStateERNS_15MachineFunctionERKNS_14SIRegisterInfoERNS_21SIMachineFunctionInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1560' u='c' c='_ZL30allocateSpecialEntryInputVGPRsRN4llvm7CCStateERNS_15MachineFunctionERKNS_14SIRegisterInfoERNS_21SIMachineFunctionInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1583' u='c' c='_ZL19allocateVGPR32InputRN4llvm7CCStateE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='1600' u='c' c='_ZL23allocateSGPR32InputImplRN4llvm7CCStateEPKNS_19TargetRegisterClassEj'/>
