<profile>

<section name = "Vivado HLS Report for 'depthwise_conv2d_fix_1'" level="0">
<item name = "Date">Tue Dec 31 13:49:17 2019
</item>
<item name = "Version">2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)</item>
<item name = "Project">HLS</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">6.67, 6.380, 1.67</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">1970, 7850, 1970, 7850, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">1968, 7848, 14, 5, 1, 392 ~ 1568, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, 10, -, -, -</column>
<column name="Expression">-, 0, 0, 920, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 278, -</column>
<column name="Register">0, -, 1054, 32, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 4, ~0, 2, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="network_mac_muladd_5ns_7ns_4ns_11_1_1_U68">network_mac_muladd_5ns_7ns_4ns_11_1_1, i0 + i1 * i2</column>
<column name="network_mul_mul_16s_16s_30_1_1_U69">network_mul_mul_16s_16s_30_1_1, i0 * i1</column>
<column name="network_mul_mul_16s_16s_30_1_1_U70">network_mul_mul_16s_16s_30_1_1, i0 * i1</column>
<column name="network_mul_mul_16s_16s_30_1_1_U71">network_mul_mul_16s_16s_30_1_1, i0 * i1</column>
<column name="network_mul_mul_16s_16s_30_1_1_U72">network_mul_mul_16s_16s_30_1_1, i0 * i1</column>
<column name="network_mul_mul_16s_16s_30_1_1_U73">network_mul_mul_16s_16s_30_1_1, i0 * i1</column>
<column name="network_mul_mul_16s_16s_30_1_1_U74">network_mul_mul_16s_16s_30_1_1, i0 * i1</column>
<column name="network_mul_mul_16s_16s_30_1_1_U75">network_mul_mul_16s_16s_30_1_1, i0 * i1</column>
<column name="network_mul_mul_16s_16s_30_1_1_U76">network_mul_mul_16s_16s_30_1_1, i0 * i1</column>
<column name="network_mul_mul_16s_16s_30_1_1_U77">network_mul_mul_16s_16s_30_1_1, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="mul_ln40_18_fu_549_p2">*, 0, 0, 26, 4, 6</column>
<column name="mul_ln40_fu_444_p2">*, 0, 0, 26, 4, 6</column>
<column name="mul_ln48_2_fu_554_p2">*, 0, 0, 17, 4, 5</column>
<column name="mul_ln48_fu_449_p2">*, 0, 0, 17, 4, 5</column>
<column name="mul_ln4_fu_398_p2">*, 0, 0, 13, 4, 4</column>
<column name="tmp10_0_0_mid2_fu_689_p2">*, 0, 0, 33, 6, 7</column>
<column name="tmp10_1_0_mid2_fu_697_p2">*, 0, 0, 33, 6, 7</column>
<column name="tmp10_2_0_mid2_fu_739_p2">*, 0, 0, 33, 6, 7</column>
<column name="add_ln23_fu_514_p2">+, 0, 0, 13, 1, 11</column>
<column name="add_ln24_10_fu_608_p2">+, 0, 0, 15, 3, 7</column>
<column name="add_ln24_11_fu_676_p2">+, 0, 0, 15, 3, 7</column>
<column name="add_ln24_12_fu_681_p2">+, 0, 0, 15, 3, 7</column>
<column name="add_ln24_13_fu_720_p2">+, 0, 0, 15, 3, 7</column>
<column name="add_ln24_14_fu_725_p2">+, 0, 0, 15, 4, 7</column>
<column name="add_ln24_8_fu_537_p2">+, 0, 0, 15, 2, 7</column>
<column name="add_ln24_9_fu_543_p2">+, 0, 0, 15, 2, 7</column>
<column name="add_ln24_fu_595_p2">+, 0, 0, 15, 1, 7</column>
<column name="add_ln27_2_fu_486_p2">+, 0, 0, 15, 6, 6</column>
<column name="add_ln27_fu_438_p2">+, 0, 0, 15, 6, 6</column>
<column name="add_ln32_2_fu_589_p2">+, 0, 0, 15, 1, 8</column>
<column name="add_ln40_12_fu_800_p2">+, 0, 0, 13, 11, 11</column>
<column name="add_ln40_13_fu_707_p2">+, 0, 0, 13, 2, 4</column>
<column name="add_ln40_14_fu_765_p2">+, 0, 0, 13, 11, 11</column>
<column name="add_ln40_15_fu_810_p2">+, 0, 0, 13, 11, 11</column>
<column name="add_ln40_16_fu_837_p2">+, 0, 0, 13, 11, 11</column>
<column name="add_ln40_17_fu_846_p2">+, 0, 0, 13, 11, 11</column>
<column name="add_ln40_18_fu_855_p2">+, 0, 0, 13, 11, 11</column>
<column name="add_ln40_19_fu_859_p2">+, 0, 0, 13, 11, 11</column>
<column name="add_ln40_20_fu_863_p2">+, 0, 0, 13, 11, 11</column>
<column name="add_ln40_fu_747_p2">+, 0, 0, 13, 11, 11</column>
<column name="add_ln48_10_fu_949_p2">+, 0, 0, 23, 16, 16</column>
<column name="add_ln48_11_fu_986_p2">+, 0, 0, 16, 16, 16</column>
<column name="add_ln48_12_fu_990_p2">+, 0, 0, 16, 16, 16</column>
<column name="add_ln48_13_fu_995_p2">+, 0, 0, 23, 16, 16</column>
<column name="add_ln48_14_fu_1035_p2">+, 0, 0, 16, 16, 16</column>
<column name="add_ln48_15_fu_1040_p2">+, 0, 0, 16, 16, 16</column>
<column name="add_ln48_16_fu_1045_p2">+, 0, 0, 16, 16, 16</column>
<column name="add_ln48_17_fu_1049_p2">+, 0, 0, 16, 16, 16</column>
<column name="add_ln48_9_fu_907_p2">+, 0, 0, 23, 16, 16</column>
<column name="out_d_fu_459_p2">+, 0, 0, 13, 1, 4</column>
<column name="out_h_fu_570_p2">+, 0, 0, 13, 1, 4</column>
<column name="out_w_fu_757_p2">+, 0, 0, 13, 1, 4</column>
<column name="tmp10_1_0_mid2_v_v_fu_649_p2">+, 0, 0, 15, 1, 7</column>
<column name="tmp10_2_0_mid2_v_v_fu_702_p2">+, 0, 0, 15, 2, 7</column>
<column name="tmp11_fu_509_p2">+, 0, 0, 15, 7, 7</column>
<column name="tmp11_mid1_fu_655_p2">+, 0, 0, 15, 7, 7</column>
<column name="tmp_0_0_fu_504_p2">+, 0, 0, 15, 7, 7</column>
<column name="tmp_0_0_mid1_fu_636_p2">+, 0, 0, 15, 7, 7</column>
<column name="icmp_ln23_fu_454_p2">icmp, 0, 0, 13, 11, 11</column>
<column name="icmp_ln32_fu_465_p2">icmp, 0, 0, 11, 8, 8</column>
<column name="icmp_ln33_2_fu_559_p2">icmp, 0, 0, 9, 4, 4</column>
<column name="icmp_ln33_fu_412_p2">icmp, 0, 0, 9, 4, 1</column>
<column name="empty_61_fu_576_p2">or, 0, 0, 2, 1, 1</column>
<column name="out_w_0_mid2_fu_581_p3">select, 0, 0, 4, 1, 1</column>
<column name="select_ln24_10_fu_613_p3">select, 0, 0, 7, 1, 7</column>
<column name="select_ln24_11_fu_618_p3">select, 0, 0, 7, 1, 7</column>
<column name="select_ln24_12_fu_623_p3">select, 0, 0, 7, 1, 7</column>
<column name="select_ln24_13_fu_628_p3">select, 0, 0, 7, 1, 7</column>
<column name="select_ln24_14_fu_564_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln24_8_fu_492_p3">select, 0, 0, 6, 1, 6</column>
<column name="select_ln24_9_fu_730_p3">select, 0, 0, 4, 1, 4</column>
<column name="select_ln24_fu_520_p3">select, 0, 0, 4, 1, 1</column>
<column name="select_ln32_14_fu_775_p3">select, 0, 0, 8, 1, 1</column>
<column name="select_ln32_fu_792_p3">select, 0, 0, 4, 1, 4</column>
<column name="tmp10_0_0_mid2_v_v_fu_642_p3">select, 0, 0, 7, 1, 7</column>
<column name="tmp12_mid2_v_v_fu_661_p3">select, 0, 0, 7, 1, 7</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">41, 8, 1, 8</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_phi_mux_indvar_flatten48_phi_fu_302_p4">9, 2, 11, 22</column>
<column name="ap_phi_mux_indvar_flatten_phi_fu_326_p4">9, 2, 8, 16</column>
<column name="ap_phi_mux_out_d_0_phi_fu_314_p4">9, 2, 4, 8</column>
<column name="ap_phi_mux_out_h_0_phi_fu_338_p4">9, 2, 4, 8</column>
<column name="ap_phi_mux_out_w_0_phi_fu_349_p4">9, 2, 4, 8</column>
<column name="indvar_flatten48_reg_298">9, 2, 11, 22</column>
<column name="indvar_flatten_reg_322">9, 2, 8, 16</column>
<column name="input_r_address0">33, 6, 14, 84</column>
<column name="input_r_address1">27, 5, 14, 70</column>
<column name="kernel_address0">33, 6, 7, 42</column>
<column name="kernel_address1">27, 5, 7, 35</column>
<column name="out_d_0_reg_310">9, 2, 4, 8</column>
<column name="out_h_0_reg_334">9, 2, 4, 8</column>
<column name="out_w_0_reg_345">9, 2, 4, 8</column>
<column name="reg_356">9, 2, 16, 32</column>
<column name="reg_361">9, 2, 16, 32</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln23_reg_1213">11, 0, 11, 0</column>
<column name="add_ln24_10_reg_1305">7, 0, 7, 0</column>
<column name="add_ln24_11_reg_1346">7, 0, 7, 0</column>
<column name="add_ln24_12_reg_1351">7, 0, 7, 0</column>
<column name="add_ln24_13_reg_1400">7, 0, 7, 0</column>
<column name="add_ln24_14_reg_1405">7, 0, 7, 0</column>
<column name="add_ln24_8_reg_1238">7, 0, 7, 0</column>
<column name="add_ln24_9_reg_1243">7, 0, 7, 0</column>
<column name="add_ln24_reg_1290">7, 0, 7, 0</column>
<column name="add_ln32_2_reg_1280">8, 0, 8, 0</column>
<column name="add_ln40_13_reg_1375">4, 0, 4, 0</column>
<column name="add_ln40_18_reg_1538">11, 0, 11, 0</column>
<column name="add_ln40_19_reg_1543">11, 0, 11, 0</column>
<column name="add_ln40_20_reg_1548">11, 0, 11, 0</column>
<column name="add_ln48_10_reg_1603">16, 0, 16, 0</column>
<column name="add_ln48_12_reg_1618">16, 0, 16, 0</column>
<column name="add_ln48_13_reg_1623">16, 0, 16, 0</column>
<column name="add_ln48_15_reg_1643">16, 0, 16, 0</column>
<column name="add_ln48_17_reg_1648">16, 0, 16, 0</column>
<column name="add_ln48_9_reg_1578">16, 0, 16, 0</column>
<column name="add_ln48_reg_1498">11, 0, 11, 0</column>
<column name="add_ln48_reg_1498_pp0_iter2_reg">11, 0, 11, 0</column>
<column name="ap_CS_fsm">7, 0, 7, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="empty_reg_1142">4, 0, 4, 0</column>
<column name="icmp_ln23_reg_1174">1, 0, 1, 0</column>
<column name="icmp_ln32_reg_1184">1, 0, 1, 0</column>
<column name="icmp_ln33_reg_1157">1, 0, 1, 0</column>
<column name="indvar_flatten48_reg_298">11, 0, 11, 0</column>
<column name="indvar_flatten_reg_322">8, 0, 8, 0</column>
<column name="kernel_load_10_reg_1331">16, 0, 16, 0</column>
<column name="kernel_load_11_reg_1336">16, 0, 16, 0</column>
<column name="kernel_load_12_reg_1385">16, 0, 16, 0</column>
<column name="kernel_load_13_reg_1457">16, 0, 16, 0</column>
<column name="kernel_load_14_reg_1462">16, 0, 16, 0</column>
<column name="kernel_load_15_reg_1503">16, 0, 16, 0</column>
<column name="kernel_load_16_reg_1508">16, 0, 16, 0</column>
<column name="kernel_load_9_reg_1380">16, 0, 16, 0</column>
<column name="kernel_load_reg_1285">16, 0, 16, 0</column>
<column name="mul_ln40_10_reg_1553">30, 0, 30, 0</column>
<column name="mul_ln40_11_reg_1523">30, 0, 30, 0</column>
<column name="mul_ln40_12_reg_1563">30, 0, 30, 0</column>
<column name="mul_ln40_13_reg_1588">30, 0, 30, 0</column>
<column name="mul_ln40_14_reg_1593">30, 0, 30, 0</column>
<column name="mul_ln40_15_reg_1608">30, 0, 30, 0</column>
<column name="mul_ln40_16_reg_1613">30, 0, 30, 0</column>
<column name="mul_ln40_17_reg_1638">30, 0, 30, 0</column>
<column name="mul_ln40_18_reg_1248">7, 0, 7, 0</column>
<column name="mul_ln40_9_reg_1518">30, 0, 30, 0</column>
<column name="mul_ln40_reg_1162">7, 0, 7, 0</column>
<column name="mul_ln48_2_reg_1254">7, 0, 7, 0</column>
<column name="mul_ln48_reg_1168">7, 0, 7, 0</column>
<column name="mul_ln4_reg_1147">8, 0, 8, 0</column>
<column name="out_d_0_reg_310">4, 0, 4, 0</column>
<column name="out_d_reg_1178">4, 0, 4, 0</column>
<column name="out_h_0_reg_334">4, 0, 4, 0</column>
<column name="out_h_reg_1267">4, 0, 4, 0</column>
<column name="out_w_0_mid2_reg_1273">4, 0, 4, 0</column>
<column name="out_w_0_reg_345">4, 0, 4, 0</column>
<column name="out_w_reg_1435">4, 0, 4, 0</column>
<column name="reg_356">16, 0, 16, 0</column>
<column name="reg_361">16, 0, 16, 0</column>
<column name="select_ln24_14_reg_1260">1, 0, 1, 0</column>
<column name="select_ln24_8_reg_1197">6, 0, 6, 0</column>
<column name="select_ln24_9_reg_1410">4, 0, 4, 0</column>
<column name="select_ln24_reg_1218">4, 0, 4, 0</column>
<column name="select_ln32_14_reg_1452">8, 0, 8, 0</column>
<column name="select_ln32_reg_1477">4, 0, 4, 0</column>
<column name="tmp10_0_0_mid2_reg_1356">11, 0, 11, 0</column>
<column name="tmp10_0_0_mid2_v_v_reg_1310">7, 0, 7, 0</column>
<column name="tmp10_1_0_mid2_reg_1363">11, 0, 11, 0</column>
<column name="tmp10_1_0_mid2_v_v_reg_1316">7, 0, 7, 0</column>
<column name="tmp10_2_0_mid2_reg_1416">11, 0, 11, 0</column>
<column name="tmp10_2_0_mid2_v_v_reg_1370">7, 0, 7, 0</column>
<column name="tmp11_reg_1208">7, 0, 7, 0</column>
<column name="tmp12_mid2_v_v_reg_1321">7, 0, 7, 0</column>
<column name="tmp_0_0_reg_1203">7, 0, 7, 0</column>
<column name="tmp_2_reg_1152">8, 0, 11, 3</column>
<column name="trunc_ln48_3_reg_1628">16, 0, 16, 0</column>
<column name="trunc_ln48_4_reg_1633">16, 0, 16, 0</column>
<column name="trunc_ln48_9_reg_1583">16, 0, 16, 0</column>
<column name="trunc_ln48_s_reg_1558">16, 0, 16, 0</column>
<column name="zext_ln24_19_reg_1228">6, 0, 7, 1</column>
<column name="zext_ln40_13_reg_1423">4, 0, 11, 7</column>
<column name="zext_ln40_15_reg_1482">4, 0, 11, 7</column>
<column name="zext_ln40_17_reg_1441">4, 0, 11, 7</column>
<column name="zext_ln40_1_cast14_reg_1124">6, 0, 11, 5</column>
<column name="zext_ln40_reg_1118">6, 0, 7, 1</column>
<column name="zext_ln48_1_cast_reg_1137">5, 0, 11, 6</column>
<column name="zext_ln48_reg_1131">5, 0, 7, 2</column>
<column name="icmp_ln23_reg_1174">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, depthwise_conv2d_fix.1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, depthwise_conv2d_fix.1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, depthwise_conv2d_fix.1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, depthwise_conv2d_fix.1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, depthwise_conv2d_fix.1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, depthwise_conv2d_fix.1, return value</column>
<column name="input_height">in, 6, ap_none, input_height, scalar</column>
<column name="input_width">in, 6, ap_none, input_width, scalar</column>
<column name="input_r_address0">out, 14, ap_memory, input_r, array</column>
<column name="input_r_ce0">out, 1, ap_memory, input_r, array</column>
<column name="input_r_q0">in, 16, ap_memory, input_r, array</column>
<column name="input_r_address1">out, 14, ap_memory, input_r, array</column>
<column name="input_r_ce1">out, 1, ap_memory, input_r, array</column>
<column name="input_r_q1">in, 16, ap_memory, input_r, array</column>
<column name="output_height">in, 5, ap_none, output_height, scalar</column>
<column name="output_width">in, 5, ap_none, output_width, scalar</column>
<column name="output_r_address0">out, 14, ap_memory, output_r, array</column>
<column name="output_r_ce0">out, 1, ap_memory, output_r, array</column>
<column name="output_r_we0">out, 1, ap_memory, output_r, array</column>
<column name="output_r_d0">out, 16, ap_memory, output_r, array</column>
<column name="bias_address0">out, 3, ap_memory, bias, array</column>
<column name="bias_ce0">out, 1, ap_memory, bias, array</column>
<column name="bias_q0">in, 16, ap_memory, bias, array</column>
<column name="kernel_address0">out, 7, ap_memory, kernel, array</column>
<column name="kernel_ce0">out, 1, ap_memory, kernel, array</column>
<column name="kernel_q0">in, 16, ap_memory, kernel, array</column>
<column name="kernel_address1">out, 7, ap_memory, kernel, array</column>
<column name="kernel_ce1">out, 1, ap_memory, kernel, array</column>
<column name="kernel_q1">in, 16, ap_memory, kernel, array</column>
</table>
</item>
</section>
</profile>
