{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1767972051736 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1767972051736 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 09 23:20:51 2026 " "Processing started: Fri Jan 09 23:20:51 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1767972051736 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1767972051736 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE0_CV -c DE0_CV --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE0_CV -c DE0_CV --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1767972051736 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1767972052007 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1767972052007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulation/tb/testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file simulation/tb/testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "simulation/tb/testbench.sv" "" { Text "C:/Users/user/Desktop/ic_project/DE0_CV/simulation/tb/testbench.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767972057748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1767972057748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/risc_v.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/risc_v.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RISC_V " "Found entity 1: RISC_V" {  } { { "design/RISC_V.sv" "" { Text "C:/Users/user/Desktop/ic_project/DE0_CV/design/RISC_V.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767972057748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1767972057748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/de0_cv.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/de0_cv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE0_CV " "Found entity 1: DE0_CV" {  } { { "design/DE0_CV.sv" "" { Text "C:/Users/user/Desktop/ic_project/DE0_CV/design/DE0_CV.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767972057748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1767972057748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/seven_segment_display.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/seven_segment_display.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segment_display " "Found entity 1: seven_segment_display" {  } { { "design/seven_segment_display.sv" "" { Text "C:/Users/user/Desktop/ic_project/DE0_CV/design/seven_segment_display.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767972057748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1767972057748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/program_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/program_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Program_Rom " "Found entity 1: Program_Rom" {  } { { "design/Program_Rom.sv" "" { Text "C:/Users/user/Desktop/ic_project/DE0_CV/design/Program_Rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767972057764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1767972057764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file design/reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Reg_file " "Found entity 1: Reg_file" {  } { { "design/Reg_file.sv" "" { Text "C:/Users/user/Desktop/ic_project/DE0_CV/design/Reg_file.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767972057764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1767972057764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/lsu.sv 2 2 " "Found 2 design units, including 2 entities, in source file design/lsu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LSU " "Found entity 1: LSU" {  } { { "design/LSU.sv" "" { Text "C:/Users/user/Desktop/ic_project/DE0_CV/design/LSU.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767972057764 ""} { "Info" "ISGN_ENTITY_NAME" "2 RAM " "Found entity 2: RAM" {  } { { "design/LSU.sv" "" { Text "C:/Users/user/Desktop/ic_project/DE0_CV/design/LSU.sv" 221 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767972057764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1767972057764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design/defines.sv 0 0 " "Found 0 design units, including 0 entities, in source file design/defines.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1767972057764 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "testbench " "Elaborating entity \"testbench\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1767972057786 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "testbench.sv(16) " "Verilog HDL warning at testbench.sv(16): ignoring unsupported system task" {  } { { "simulation/tb/testbench.sv" "" { Text "C:/Users/user/Desktop/ic_project/DE0_CV/simulation/tb/testbench.sv" 16 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1767972057786 "|testbench"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clk testbench.sv(19) " "Verilog HDL warning at testbench.sv(19): assignments to clk create a combinational loop" {  } { { "simulation/tb/testbench.sv" "" { Text "C:/Users/user/Desktop/ic_project/DE0_CV/simulation/tb/testbench.sv" 19 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Design Software" 0 -1 1767972057786 "|testbench"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RISC_V RISC_V:u_RISC_V " "Elaborating entity \"RISC_V\" for hierarchy \"RISC_V:u_RISC_V\"" {  } { { "simulation/tb/testbench.sv" "u_RISC_V" { Text "C:/Users/user/Desktop/ic_project/DE0_CV/simulation/tb/testbench.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1767972057792 ""}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "RISC_V.sv(97) " "SystemVerilog warning at RISC_V.sv(97): unique or priority keyword makes case statement complete" {  } { { "design/RISC_V.sv" "" { Text "C:/Users/user/Desktop/ic_project/DE0_CV/design/RISC_V.sv" 97 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Design Software" 0 -1 1767972057798 "|testbench|RISC_V:u_RISC_V"}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "RISC_V.sv(186) " "SystemVerilog warning at RISC_V.sv(186): unique or priority keyword makes case statement complete" {  } { { "design/RISC_V.sv" "" { Text "C:/Users/user/Desktop/ic_project/DE0_CV/design/RISC_V.sv" 186 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Design Software" 0 -1 1767972057798 "|testbench|RISC_V:u_RISC_V"}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "RISC_V.sv(201) " "SystemVerilog warning at RISC_V.sv(201): unique or priority keyword makes case statement complete" {  } { { "design/RISC_V.sv" "" { Text "C:/Users/user/Desktop/ic_project/DE0_CV/design/RISC_V.sv" 201 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Design Software" 0 -1 1767972057798 "|testbench|RISC_V:u_RISC_V"}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "RISC_V.sv(198) " "SystemVerilog warning at RISC_V.sv(198): unique or priority keyword makes case statement complete" {  } { { "design/RISC_V.sv" "" { Text "C:/Users/user/Desktop/ic_project/DE0_CV/design/RISC_V.sv" 198 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Design Software" 0 -1 1767972057798 "|testbench|RISC_V:u_RISC_V"}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "RISC_V.sv(239) " "SystemVerilog warning at RISC_V.sv(239): unique or priority keyword makes case statement complete" {  } { { "design/RISC_V.sv" "" { Text "C:/Users/user/Desktop/ic_project/DE0_CV/design/RISC_V.sv" 239 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Design Software" 0 -1 1767972057798 "|testbench|RISC_V:u_RISC_V"}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "RISC_V.sv(326) " "SystemVerilog warning at RISC_V.sv(326): unique or priority keyword makes case statement complete" {  } { { "design/RISC_V.sv" "" { Text "C:/Users/user/Desktop/ic_project/DE0_CV/design/RISC_V.sv" 326 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Design Software" 0 -1 1767972057798 "|testbench|RISC_V:u_RISC_V"}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "RISC_V.sv(337) " "SystemVerilog warning at RISC_V.sv(337): unique or priority keyword makes case statement complete" {  } { { "design/RISC_V.sv" "" { Text "C:/Users/user/Desktop/ic_project/DE0_CV/design/RISC_V.sv" 337 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Design Software" 0 -1 1767972057798 "|testbench|RISC_V:u_RISC_V"}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "RISC_V.sv(171) " "SystemVerilog warning at RISC_V.sv(171): unique or priority keyword makes case statement complete" {  } { { "design/RISC_V.sv" "" { Text "C:/Users/user/Desktop/ic_project/DE0_CV/design/RISC_V.sv" 171 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Design Software" 0 -1 1767972057798 "|testbench|RISC_V:u_RISC_V"}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "RISC_V.sv(154) " "SystemVerilog warning at RISC_V.sv(154): unique or priority keyword makes case statement complete" {  } { { "design/RISC_V.sv" "" { Text "C:/Users/user/Desktop/ic_project/DE0_CV/design/RISC_V.sv" 154 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Design Software" 0 -1 1767972057798 "|testbench|RISC_V:u_RISC_V"}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "RISC_V.sv(450) " "SystemVerilog warning at RISC_V.sv(450): unique or priority keyword makes case statement complete" {  } { { "design/RISC_V.sv" "" { Text "C:/Users/user/Desktop/ic_project/DE0_CV/design/RISC_V.sv" 450 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Design Software" 0 -1 1767972057798 "|testbench|RISC_V:u_RISC_V"}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "RISC_V.sv(461) " "SystemVerilog warning at RISC_V.sv(461): unique or priority keyword makes case statement complete" {  } { { "design/RISC_V.sv" "" { Text "C:/Users/user/Desktop/ic_project/DE0_CV/design/RISC_V.sv" 461 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Design Software" 0 -1 1767972057798 "|testbench|RISC_V:u_RISC_V"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Program_Rom RISC_V:u_RISC_V\|Program_Rom:u_Program_Rom " "Elaborating entity \"Program_Rom\" for hierarchy \"RISC_V:u_RISC_V\|Program_Rom:u_Program_Rom\"" {  } { { "design/RISC_V.sv" "u_Program_Rom" { Text "C:/Users/user/Desktop/ic_project/DE0_CV/design/RISC_V.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1767972057798 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "Program_Rom.sv(7) " "Verilog HDL Case Statement warning at Program_Rom.sv(7): can't check case statement for completeness because the case expression has too many possible states" {  } { { "design/Program_Rom.sv" "" { Text "C:/Users/user/Desktop/ic_project/DE0_CV/design/Program_Rom.sv" 7 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Design Software" 0 -1 1767972057798 "|testbench|RISC_V:u_RISC_V|Program_Rom:u_Program_Rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_file RISC_V:u_RISC_V\|Reg_file:u_Reg_file " "Elaborating entity \"Reg_file\" for hierarchy \"RISC_V:u_RISC_V\|Reg_file:u_Reg_file\"" {  } { { "design/RISC_V.sv" "u_Reg_file" { Text "C:/Users/user/Desktop/ic_project/DE0_CV/design/RISC_V.sv" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1767972057798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LSU RISC_V:u_RISC_V\|LSU:LSU_1 " "Elaborating entity \"LSU\" for hierarchy \"RISC_V:u_RISC_V\|LSU:LSU_1\"" {  } { { "design/RISC_V.sv" "LSU_1" { Text "C:/Users/user/Desktop/ic_project/DE0_CV/design/RISC_V.sv" 446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1767972057798 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 LSU.sv(40) " "Verilog HDL assignment warning at LSU.sv(40): truncated value with size 32 to match size of target (30)" {  } { { "design/LSU.sv" "" { Text "C:/Users/user/Desktop/ic_project/DE0_CV/design/LSU.sv" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1767972057798 "|testbench|RISC_V:u_RISC_V|LSU:LSU_1"}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "LSU.sv(100) " "SystemVerilog warning at LSU.sv(100): unique or priority keyword makes case statement complete" {  } { { "design/LSU.sv" "" { Text "C:/Users/user/Desktop/ic_project/DE0_CV/design/LSU.sv" 100 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Design Software" 0 -1 1767972057798 "|testbench|RISC_V:u_RISC_V|LSU:LSU_1"}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "LSU.sv(176) " "SystemVerilog warning at LSU.sv(176): unique or priority keyword makes case statement complete" {  } { { "design/LSU.sv" "" { Text "C:/Users/user/Desktop/ic_project/DE0_CV/design/LSU.sv" 176 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Design Software" 0 -1 1767972057798 "|testbench|RISC_V:u_RISC_V|LSU:LSU_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RISC_V:u_RISC_V\|LSU:LSU_1\|RAM:ram_0 " "Elaborating entity \"RAM\" for hierarchy \"RISC_V:u_RISC_V\|LSU:LSU_1\|RAM:ram_0\"" {  } { { "design/LSU.sv" "ram_0" { Text "C:/Users/user/Desktop/ic_project/DE0_CV/design/LSU.sv" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1767972057798 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk " "Net \"clk\" is missing source, defaulting to GND" {  } { { "simulation/tb/testbench.sv" "clk" { Text "C:/Users/user/Desktop/ic_project/DE0_CV/simulation/tb/testbench.sv" 4 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767972057863 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1767972057863 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1767972057919 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4783 " "Peak virtual memory: 4783 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1767972057935 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 09 23:20:57 2026 " "Processing ended: Fri Jan 09 23:20:57 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1767972057935 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1767972057935 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1767972057935 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1767972057935 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 21 s " "Quartus Prime Flow was successful. 0 errors, 21 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1767972058498 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1767972058786 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1767972058792 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 09 23:20:58 2026 " "Processing started: Fri Jan 09 23:20:58 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1767972058792 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1767972058792 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/intelfpga_lite/19.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim DE0_CV DE0_CV " "Command: quartus_sh -t c:/intelfpga_lite/19.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim DE0_CV DE0_CV" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1767972058792 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim DE0_CV DE0_CV " "Quartus(args): --rtl_sim DE0_CV DE0_CV" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1767972058792 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1767972058892 ""}
{ "Info" "0" "" "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" 0 0 "Shell" 0 0 1767972058981 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Shell" 0 0 1767972058981 ""}
{ "Warning" "0" "" "Warning: File DE0_CV_run_msim_rtl_verilog.do already exists - backing up current file as DE0_CV_run_msim_rtl_verilog.do.bak7" {  } {  } 0 0 "Warning: File DE0_CV_run_msim_rtl_verilog.do already exists - backing up current file as DE0_CV_run_msim_rtl_verilog.do.bak7" 0 0 "Shell" 0 0 1767972059031 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file C:/Users/user/Desktop/ic_project/DE0_CV/simulation/modelsim/DE0_CV_run_msim_rtl_verilog.do" {  } { { "C:/Users/user/Desktop/ic_project/DE0_CV/simulation/modelsim/DE0_CV_run_msim_rtl_verilog.do" "0" { Text "C:/Users/user/Desktop/ic_project/DE0_CV/simulation/modelsim/DE0_CV_run_msim_rtl_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file C:/Users/user/Desktop/ic_project/DE0_CV/simulation/modelsim/DE0_CV_run_msim_rtl_verilog.do" 0 0 "Shell" 0 0 1767972059033 ""}
{ "Info" "0" "" "Info: Spawning ModelSim-Altera Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim-Altera Simulation software " 0 0 "Shell" 0 0 1767972059033 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim-Altera Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim-Altera Simulation software" 0 0 "Shell" 0 0 1767972059033 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1767972059033 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file C:/Users/user/Desktop/ic_project/DE0_CV/DE0_CV_nativelink_simulation.rpt" {  } { { "C:/Users/user/Desktop/ic_project/DE0_CV/DE0_CV_nativelink_simulation.rpt" "0" { Text "C:/Users/user/Desktop/ic_project/DE0_CV/DE0_CV_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file C:/Users/user/Desktop/ic_project/DE0_CV/DE0_CV_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1767972059033 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/19.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/intelfpga_lite/19.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1767972059033 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 1  Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4767 " "Peak virtual memory: 4767 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1767972059033 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 09 23:20:59 2026 " "Processing ended: Fri Jan 09 23:20:59 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1767972059033 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1767972059033 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1767972059033 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1767972059033 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 22 s " "Quartus Prime Flow was successful. 0 errors, 22 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1767972280603 ""}
