{
 "system_diagram_metadata": {
  "schema_version": {
   "major": "2",
   "minor": "0",
   "patch": "0"
  },
  "xsa": {
   "vendor": "xilinx",
   "board_id": "aws-vu9p-f1",
   "name": "shell-v04261818",
   "version_major": "201920",
   "version_minor": "2",
   "description": "\n    {No description given}\n  ",
   "generated_by": {
    "name": "Vivado",
    "version": "2019.2",
    "cl": "2708876",
    "time_stamp": "Tue Apr 28 20:02:31 2020"
   },
   "board": {
    "name": "",
    "vendor": "amazon",
    "part": "",
    "board_part": ""
   },
   "available_resources": {
    "LUT": "1182240",
    "REG": "",
    "BRAM": "2160",
    "DSP": "6840",
    "URAM": ""
   },
   "device_topology": [
    {
     "id": "0",
     "type": "Ddr4",
     "used": "no",
     "sizeKB": "0x1000000",
     "base_address": "0x4000000000",
     "tag": "bank0",
     "slr": "SLR1",
     "spTag": "DDR[0]"
    },
    {
     "id": "1",
     "type": "Ddr4",
     "used": "yes",
     "sizeKB": "0x1000000",
     "base_address": "0x400000000",
     "tag": "bank1",
     "slr": "SLR2",
     "spTag": "DDR[1]"
    },
    {
     "id": "2",
     "type": "Ddr4",
     "used": "no",
     "sizeKB": "0x1000000",
     "base_address": "0x4800000000",
     "tag": "bank2",
     "slr": "SLR1",
     "spTag": "DDR[2]"
    },
    {
     "id": "3",
     "type": "Ddr4",
     "used": "no",
     "sizeKB": "0x1000000",
     "base_address": "0x4c00000000",
     "tag": "bank3",
     "slr": "SLR0",
     "spTag": "DDR[3]"
    },
    {
     "id": "4",
     "type": "Dram",
     "used": "no",
     "sizeKB": "0x80",
     "base_address": "0x5000000000",
     "tag": "PLRAM[0]",
     "slr": "",
     "spTag": "PLRAM[0]"
    },
    {
     "id": "5",
     "type": "Dram",
     "used": "no",
     "sizeKB": "0x80",
     "base_address": "0x5000020000",
     "tag": "PLRAM[1]",
     "slr": "",
     "spTag": "PLRAM[1]"
    },
    {
     "id": "6",
     "type": "Dram",
     "used": "no",
     "sizeKB": "0x80",
     "base_address": "0x5000040000",
     "tag": "PLRAM[2]",
     "slr": "",
     "spTag": "PLRAM[2]"
    }
   ],
   "design_intent": [
    "dataCenter",
    "externalHost",
    "serverManaged"
   ]
  },
  "xclbin": {
   "generated_by": {
    "name": "v++",
    "version": "2021.1",
    "cl": "3246112",
    "time_stamp": "2021-06-09-14:19:56",
    "options": "/opt/Xilinx/Vitis/2021.1/bin/unwrapped/lnx64.o/v++ --target hw_emu --link --config krnl_mean_shift-link.cfg -okrnl_mean_shift.xclbin ../../project_kernels/Emulation-HW/build/mean_shift_accel.xo ",
    "xclbin_name": "krnl_mean_shift",
    "uuid": "9c78c478-53d9-46b5-916a-f7aecdcf44f7",
    "link_uuid": "9c78c478-53d9-46b5-916a-f7aecdcf44f7",
    "package_uuid": "",
    "system_compile_flow": false
   },
   "user_regions": [
    {
     "name": "OCL_REGION_0",
     "type": "clc_region",
     "instance_path": "WRAPPER_INST/CL",
     "kernels": [
      {
       "name": "mean_shift_accel",
       "estimated_resources": {
        "LUT": "1573",
        "REG": "457",
        "BRAM": "3",
        "DSP": "",
        "URAM": "0"
       },
       "ports": [
        {
         "name": "M_AXI_GMEM1",
         "mode": "master",
         "range": "0xFFFFFFFF",
         "data_width": "32",
         "port_type": "addressable",
         "base": "0x0",
         "direction": "DirUnknown"
        },
        {
         "name": "M_AXI_GMEM2",
         "mode": "master",
         "range": "0xFFFFFFFF",
         "data_width": "16",
         "port_type": "addressable",
         "base": "0x0",
         "direction": "DirUnknown"
        },
        {
         "name": "M_AXI_GMEM4",
         "mode": "master",
         "range": "0xFFFFFFFF",
         "data_width": "16",
         "port_type": "addressable",
         "base": "0x0",
         "direction": "DirUnknown"
        },
        {
         "name": "M_AXI_GMEM3",
         "mode": "master",
         "range": "0xFFFFFFFF",
         "data_width": "16",
         "port_type": "addressable",
         "base": "0x0",
         "direction": "DirUnknown"
        },
        {
         "name": "M_AXI_GMEM5",
         "mode": "master",
         "range": "0xFFFFFFFF",
         "data_width": "16",
         "port_type": "addressable",
         "base": "0x0",
         "direction": "DirUnknown"
        },
        {
         "name": "S_AXI_CONTROL",
         "mode": "slave",
         "range": "0x1000",
         "data_width": "32",
         "port_type": "addressable",
         "base": "0x0",
         "direction": "DirUnknown"
        }
       ],
       "arguments": [
        {
         "id": "0",
         "name": "img_inp",
         "address_qualifier": "1",
         "port": "M_AXI_GMEM1",
         "size": "0x8",
         "offset": "0x10",
         "host_offset": "0x0",
         "host_size": "0x8",
         "type": "void*",
         "direction": "DirUnknown"
        },
        {
         "id": "1",
         "name": "tlx",
         "address_qualifier": "1",
         "port": "M_AXI_GMEM2",
         "size": "0x8",
         "offset": "0x1C",
         "host_offset": "0x0",
         "host_size": "0x8",
         "type": "void*",
         "direction": "DirUnknown"
        },
        {
         "id": "2",
         "name": "tly",
         "address_qualifier": "1",
         "port": "M_AXI_GMEM2",
         "size": "0x8",
         "offset": "0x28",
         "host_offset": "0x0",
         "host_size": "0x8",
         "type": "void*",
         "direction": "DirUnknown"
        },
        {
         "id": "3",
         "name": "obj_height",
         "address_qualifier": "1",
         "port": "M_AXI_GMEM4",
         "size": "0x8",
         "offset": "0x34",
         "host_offset": "0x0",
         "host_size": "0x8",
         "type": "void*",
         "direction": "DirUnknown"
        },
        {
         "id": "4",
         "name": "obj_width",
         "address_qualifier": "1",
         "port": "M_AXI_GMEM4",
         "size": "0x8",
         "offset": "0x40",
         "host_offset": "0x0",
         "host_size": "0x8",
         "type": "void*",
         "direction": "DirUnknown"
        },
        {
         "id": "5",
         "name": "dx",
         "address_qualifier": "1",
         "port": "M_AXI_GMEM3",
         "size": "0x8",
         "offset": "0x4C",
         "host_offset": "0x0",
         "host_size": "0x8",
         "type": "void*",
         "direction": "DirUnknown"
        },
        {
         "id": "6",
         "name": "dy",
         "address_qualifier": "1",
         "port": "M_AXI_GMEM3",
         "size": "0x8",
         "offset": "0x58",
         "host_offset": "0x0",
         "host_size": "0x8",
         "type": "void*",
         "direction": "DirUnknown"
        },
        {
         "id": "7",
         "name": "track",
         "address_qualifier": "1",
         "port": "M_AXI_GMEM5",
         "size": "0x8",
         "offset": "0x64",
         "host_offset": "0x0",
         "host_size": "0x8",
         "type": "void*",
         "direction": "DirUnknown"
        },
        {
         "id": "8",
         "name": "frame_status",
         "address_qualifier": "0",
         "port": "S_AXI_CONTROL",
         "size": "0x4",
         "offset": "0x70",
         "host_offset": "0x0",
         "host_size": "0x1",
         "type": "unsigned int",
         "direction": "DirUnknown"
        },
        {
         "id": "9",
         "name": "no_objects",
         "address_qualifier": "0",
         "port": "S_AXI_CONTROL",
         "size": "0x4",
         "offset": "0x78",
         "host_offset": "0x0",
         "host_size": "0x1",
         "type": "unsigned int",
         "direction": "DirUnknown"
        },
        {
         "id": "10",
         "name": "no_of_iterations",
         "address_qualifier": "0",
         "port": "S_AXI_CONTROL",
         "size": "0x4",
         "offset": "0x80",
         "host_offset": "0x0",
         "host_size": "0x1",
         "type": "unsigned int",
         "direction": "DirUnknown"
        },
        {
         "id": "11",
         "name": "rows",
         "address_qualifier": "0",
         "port": "S_AXI_CONTROL",
         "size": "0x4",
         "offset": "0x88",
         "host_offset": "0x0",
         "host_size": "0x4",
         "type": "unsigned int",
         "direction": "DirUnknown"
        },
        {
         "id": "12",
         "name": "cols",
         "address_qualifier": "0",
         "port": "S_AXI_CONTROL",
         "size": "0x4",
         "offset": "0x90",
         "host_offset": "0x0",
         "host_size": "0x4",
         "type": "unsigned int",
         "direction": "DirUnknown"
        }
       ]
      }
     ],
     "compute_units": [
      {
       "id": "0",
       "kernel_name": "mean_shift_accel",
       "cu_name": "mean_shift_accel_1",
       "base_address": "0x1d080000",
       "actual_resources": []
      }
     ],
     "connectivity": [
      {
       "id": "0",
       "node1": {
        "type": "compute_unit",
        "id": "0",
        "kernel_argument_id": "0",
        "arg_name": "img_inp",
        "mode": "Master"
       },
       "node2": {
        "type": "memory",
        "id": "1",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": ""
       }
      },
      {
       "id": "1",
       "node1": {
        "type": "compute_unit",
        "id": "0",
        "kernel_argument_id": "1",
        "arg_name": "tlx",
        "mode": "Master"
       },
       "node2": {
        "type": "memory",
        "id": "1",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": ""
       }
      },
      {
       "id": "2",
       "node1": {
        "type": "compute_unit",
        "id": "0",
        "kernel_argument_id": "2",
        "arg_name": "tly",
        "mode": "Master"
       },
       "node2": {
        "type": "memory",
        "id": "1",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": ""
       }
      },
      {
       "id": "3",
       "node1": {
        "type": "compute_unit",
        "id": "0",
        "kernel_argument_id": "3",
        "arg_name": "obj_height",
        "mode": "Master"
       },
       "node2": {
        "type": "memory",
        "id": "1",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": ""
       }
      },
      {
       "id": "4",
       "node1": {
        "type": "compute_unit",
        "id": "0",
        "kernel_argument_id": "4",
        "arg_name": "obj_width",
        "mode": "Master"
       },
       "node2": {
        "type": "memory",
        "id": "1",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": ""
       }
      },
      {
       "id": "5",
       "node1": {
        "type": "compute_unit",
        "id": "0",
        "kernel_argument_id": "5",
        "arg_name": "dx",
        "mode": "Master"
       },
       "node2": {
        "type": "memory",
        "id": "1",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": ""
       }
      },
      {
       "id": "6",
       "node1": {
        "type": "compute_unit",
        "id": "0",
        "kernel_argument_id": "6",
        "arg_name": "dy",
        "mode": "Master"
       },
       "node2": {
        "type": "memory",
        "id": "1",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": ""
       }
      },
      {
       "id": "7",
       "node1": {
        "type": "compute_unit",
        "id": "0",
        "kernel_argument_id": "7",
        "arg_name": "track",
        "mode": "Master"
       },
       "node2": {
        "type": "memory",
        "id": "1",
        "kernel_argument_id": "",
        "arg_name": "",
        "mode": ""
       }
      }
     ]
    }
   ]
  }
 }
}

