Analysis & Synthesis report for YoshiGame
Wed Jan 16 14:24:44 2019
Quartus Prime Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |display_top|game_state_machine:game_FSM|game_state_reg
 11. State Machine - |display_top|eggs:eggs_unit|state_reg
 12. State Machine - |display_top|yoshi_sprite:yoshi_unit|state_reg_y
 13. State Machine - |display_top|yoshi_sprite:yoshi_unit|x_state_reg
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Physical Synthesis Netlist Optimizations
 19. Multiplexer Restructuring Statistics (No Restructuring Performed)
 20. Source assignments for yoshi_sprite:yoshi_unit|MK9_yoshi_rom:yoshi_rom_unit|altsyncram:altsyncram_component|altsyncram_kjd1:auto_generated
 21. Source assignments for yoshi_sprite:yoshi_unit|MK9_yoshi_ghost_rom:yoshi_ghost_rom_unit|altsyncram:altsyncram_component|altsyncram_g4e1:auto_generated
 22. Source assignments for ghost_crazy:ghost_crazy_unit|MK9_ghost_crazy_rom:ghost_crazy_unit|altsyncram:altsyncram_component|altsyncram_m4e1:auto_generated
 23. Source assignments for ghost_top:ghost_top_unit|MK9_ghost_normal_rom:ghost_normal_unit|altsyncram:altsyncram_component|altsyncram_m7e1:auto_generated
 24. Source assignments for ghost_bottom:ghost_bottom_unit|MK9_ghost_normal_rom:ghost_normal_unit|altsyncram:altsyncram_component|altsyncram_m7e1:auto_generated
 25. Source assignments for platforms:platforms_unit|MK9_walls_rom:walls_unit|altsyncram:altsyncram_component|altsyncram_cgd1:auto_generated
 26. Source assignments for platforms:platforms_unit|MK9_blocks_rom:blocks_unit|altsyncram:altsyncram_component|altsyncram_6md1:auto_generated
 27. Source assignments for eggs:eggs_unit|MK9_eggs_rom:eggs_rom_unit|altsyncram:altsyncram_component|altsyncram_efd1:auto_generated
 28. Source assignments for score_display:score_display_unit|MK9_numbers_rom:numbers_rom_unit|altsyncram:altsyncram_component|altsyncram_ood1:auto_generated
 29. Source assignments for hearts_display:hearts_display_unit|MK9_hearts_rom:hearts_rom_unit|altsyncram:altsyncram_component|altsyncram_gjd1:auto_generated
 30. Source assignments for game_logo_display:game_logo_display_unit|MK9_game_logo_small_2_rom:game_logo_rom_unit|altsyncram:altsyncram_component|altsyncram_1oe1:auto_generated
 31. Source assignments for gameover_display:gameover_display_unit|MK9_gameover_rom:gameover_rom_unit|altsyncram:altsyncram_component|altsyncram_usd1:auto_generated
 32. Parameter Settings for User Entity Instance: pll:pll1|altpll:altpll_component
 33. Parameter Settings for User Entity Instance: yoshi_sprite:yoshi_unit|MK9_yoshi_rom:yoshi_rom_unit|altsyncram:altsyncram_component
 34. Parameter Settings for User Entity Instance: yoshi_sprite:yoshi_unit|MK9_yoshi_ghost_rom:yoshi_ghost_rom_unit|altsyncram:altsyncram_component
 35. Parameter Settings for User Entity Instance: ghost_crazy:ghost_crazy_unit|MK9_ghost_crazy_rom:ghost_crazy_unit|altsyncram:altsyncram_component
 36. Parameter Settings for User Entity Instance: ghost_top:ghost_top_unit|MK9_ghost_normal_rom:ghost_normal_unit|altsyncram:altsyncram_component
 37. Parameter Settings for User Entity Instance: ghost_bottom:ghost_bottom_unit|MK9_ghost_normal_rom:ghost_normal_unit|altsyncram:altsyncram_component
 38. Parameter Settings for User Entity Instance: platforms:platforms_unit|MK9_walls_rom:walls_unit|altsyncram:altsyncram_component
 39. Parameter Settings for User Entity Instance: platforms:platforms_unit|MK9_blocks_rom:blocks_unit|altsyncram:altsyncram_component
 40. Parameter Settings for User Entity Instance: eggs:eggs_unit|MK9_eggs_rom:eggs_rom_unit|altsyncram:altsyncram_component
 41. Parameter Settings for User Entity Instance: score_display:score_display_unit|MK9_numbers_rom:numbers_rom_unit|altsyncram:altsyncram_component
 42. Parameter Settings for User Entity Instance: hearts_display:hearts_display_unit|MK9_hearts_rom:hearts_rom_unit|altsyncram:altsyncram_component
 43. Parameter Settings for User Entity Instance: game_logo_display:game_logo_display_unit|MK9_game_logo_small_2_rom:game_logo_rom_unit|altsyncram:altsyncram_component
 44. Parameter Settings for User Entity Instance: gameover_display:gameover_display_unit|MK9_gameover_rom:gameover_rom_unit|altsyncram:altsyncram_component
 45. altpll Parameter Settings by Entity Instance
 46. altsyncram Parameter Settings by Entity Instance
 47. Port Connectivity Checks: "game_state_machine:game_FSM"
 48. Port Connectivity Checks: "platforms:platforms_unit|MK9_walls_rom:walls_unit"
 49. Port Connectivity Checks: "ghost_crazy:ghost_crazy_unit"
 50. Post-Synthesis Netlist Statistics for Top Partition
 51. Elapsed Time Per Partition
 52. Analysis & Synthesis Messages
 53. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Jan 16 14:24:44 2019       ;
; Quartus Prime Version              ; 16.1.2 Build 203 01/18/2017 SJ Lite Edition ;
; Revision Name                      ; YoshiGame                                   ;
; Top-level Entity Name              ; display_top                                 ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 3,437                                       ;
;     Total combinational functions  ; 3,389                                       ;
;     Dedicated logic registers      ; 667                                         ;
; Total registers                    ; 667                                         ;
; Total pins                         ; 31                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 206,848                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE6E22C8        ;                    ;
; Top-level entity name                                                      ; display_top        ; YoshiGame          ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; On                 ; Off                ;
; Restructure Multiplexers                                                   ; Off                ; Auto               ;
; Verilog Show LMF Mapping Messages                                          ; Off                ;                    ;
; Allow Any ROM Size For Recognition                                         ; On                 ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                                                                  ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                                      ; Library ;
+-------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------+
; ../modified/myvgasync.v                                                                                           ; yes             ; User Verilog HDL File                  ; /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/myvgasync.v                         ;         ;
; ../modified/platforms.v                                                                                           ; yes             ; User Verilog HDL File                  ; /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/platforms.v                         ;         ;
; ../modified/score_display.v                                                                                       ; yes             ; User Verilog HDL File                  ; /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/score_display.v                     ;         ;
; ../modified/yoshi_sprite.v                                                                                        ; yes             ; User Verilog HDL File                  ; /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v                      ;         ;
; ../modified/hearts_display.v                                                                                      ; yes             ; User Verilog HDL File                  ; /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/hearts_display.v                    ;         ;
; ../modified/ghost_top.v                                                                                           ; yes             ; User Verilog HDL File                  ; /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_top.v                         ;         ;
; ../modified/ghost_crazy.v                                                                                         ; yes             ; User Verilog HDL File                  ; /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_crazy.v                       ;         ;
; ../modified/ghost_bottom.v                                                                                        ; yes             ; User Verilog HDL File                  ; /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_bottom.v                      ;         ;
; ../modified/gameover_display.v                                                                                    ; yes             ; User Verilog HDL File                  ; /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/gameover_display.v                  ;         ;
; ../modified/game_logo_display.v                                                                                   ; yes             ; User Verilog HDL File                  ; /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/game_logo_display.v                 ;         ;
; ../modified/eggs.v                                                                                                ; yes             ; User Verilog HDL File                  ; /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/eggs.v                              ;         ;
; ../modified/display_top.v                                                                                         ; yes             ; User Verilog HDL File                  ; /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/display_top.v                       ;         ;
; ../original/grounded.v                                                                                            ; yes             ; User Verilog HDL File                  ; /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/original/grounded.v                          ;         ;
; ../original/game_state_machine.v                                                                                  ; yes             ; User Verilog HDL File                  ; /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/original/game_state_machine.v                ;         ;
; ../original/enemy_collision.v                                                                                     ; yes             ; User Verilog HDL File                  ; /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/original/enemy_collision.v                   ;         ;
; ../original/binary2bcd.v                                                                                          ; yes             ; User Verilog HDL File                  ; /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/original/binary2bcd.v                        ;         ;
; ../modified/pll.v                                                                                                 ; yes             ; User Wizard-Generated File             ; /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/pll.v                               ;         ;
; ../modified/MK9_yoshi_rom.v                                                                                       ; yes             ; User Wizard-Generated File             ; /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_yoshi_rom.v                     ;         ;
; ../modified/MK9_yoshi_ghost_rom.v                                                                                 ; yes             ; User Wizard-Generated File             ; /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_yoshi_ghost_rom.v               ;         ;
; ../modified/MK9_walls_rom.v                                                                                       ; yes             ; User Wizard-Generated File             ; /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_walls_rom.v                     ;         ;
; ../modified/MK9_numbers_rom.v                                                                                     ; yes             ; User Wizard-Generated File             ; /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_numbers_rom.v                   ;         ;
; ../modified/MK9_hearts_rom.v                                                                                      ; yes             ; User Wizard-Generated File             ; /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_hearts_rom.v                    ;         ;
; ../modified/MK9_ghost_normal_rom.v                                                                                ; yes             ; User Wizard-Generated File             ; /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_ghost_normal_rom.v              ;         ;
; ../modified/MK9_ghost_crazy_rom.v                                                                                 ; yes             ; User Wizard-Generated File             ; /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_ghost_crazy_rom.v               ;         ;
; ../modified/MK9_gameover_rom.v                                                                                    ; yes             ; User Wizard-Generated File             ; /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_gameover_rom.v                  ;         ;
; ../modified/MK9_game_logo_small_2_rom.v                                                                           ; yes             ; User Wizard-Generated File             ; /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_game_logo_small_2_rom.v         ;         ;
; ../modified/MK9_eggs_rom.v                                                                                        ; yes             ; User Wizard-Generated File             ; /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_eggs_rom.v                      ;         ;
; ../modified/MK9_blocks_rom.v                                                                                      ; yes             ; User Wizard-Generated File             ; /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_blocks_rom.v                    ;         ;
; altpll.tdf                                                                                                        ; yes             ; Megafunction                           ; /home/abbakus/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altpll.tdf                                      ;         ;
; aglobal161.inc                                                                                                    ; yes             ; Megafunction                           ; /home/abbakus/intelFPGA_lite/16.1/quartus/libraries/megafunctions/aglobal161.inc                                  ;         ;
; stratix_pll.inc                                                                                                   ; yes             ; Megafunction                           ; /home/abbakus/intelFPGA_lite/16.1/quartus/libraries/megafunctions/stratix_pll.inc                                 ;         ;
; stratixii_pll.inc                                                                                                 ; yes             ; Megafunction                           ; /home/abbakus/intelFPGA_lite/16.1/quartus/libraries/megafunctions/stratixii_pll.inc                               ;         ;
; cycloneii_pll.inc                                                                                                 ; yes             ; Megafunction                           ; /home/abbakus/intelFPGA_lite/16.1/quartus/libraries/megafunctions/cycloneii_pll.inc                               ;         ;
; db/pll_altpll.v                                                                                                   ; yes             ; Auto-Generated Megafunction            ; /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/quartus/db/pll_altpll.v                      ;         ;
; altsyncram.tdf                                                                                                    ; yes             ; Megafunction                           ; /home/abbakus/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf                                  ;         ;
; stratix_ram_block.inc                                                                                             ; yes             ; Megafunction                           ; /home/abbakus/intelFPGA_lite/16.1/quartus/libraries/megafunctions/stratix_ram_block.inc                           ;         ;
; lpm_mux.inc                                                                                                       ; yes             ; Megafunction                           ; /home/abbakus/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_mux.inc                                     ;         ;
; lpm_decode.inc                                                                                                    ; yes             ; Megafunction                           ; /home/abbakus/intelFPGA_lite/16.1/quartus/libraries/megafunctions/lpm_decode.inc                                  ;         ;
; a_rdenreg.inc                                                                                                     ; yes             ; Megafunction                           ; /home/abbakus/intelFPGA_lite/16.1/quartus/libraries/megafunctions/a_rdenreg.inc                                   ;         ;
; altrom.inc                                                                                                        ; yes             ; Megafunction                           ; /home/abbakus/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altrom.inc                                      ;         ;
; altram.inc                                                                                                        ; yes             ; Megafunction                           ; /home/abbakus/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altram.inc                                      ;         ;
; altdpram.inc                                                                                                      ; yes             ; Megafunction                           ; /home/abbakus/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altdpram.inc                                    ;         ;
; db/altsyncram_kjd1.tdf                                                                                            ; yes             ; Auto-Generated Megafunction            ; /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/quartus/db/altsyncram_kjd1.tdf               ;         ;
; /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/rom_conversion/mif/yoshi_rom.mif             ; yes             ; Auto-Found Memory Initialization File  ; /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/rom_conversion/mif/yoshi_rom.mif             ;         ;
; db/altsyncram_g4e1.tdf                                                                                            ; yes             ; Auto-Generated Megafunction            ; /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/quartus/db/altsyncram_g4e1.tdf               ;         ;
; /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/rom_conversion/mif/yoshi_gost_rom.mif        ; yes             ; Auto-Found Memory Initialization File  ; /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/rom_conversion/mif/yoshi_gost_rom.mif        ;         ;
; db/altsyncram_m4e1.tdf                                                                                            ; yes             ; Auto-Generated Megafunction            ; /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/quartus/db/altsyncram_m4e1.tdf               ;         ;
; /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/rom_conversion/mif/crazy_ghost_rom.mif       ; yes             ; Auto-Found Memory Initialization File  ; /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/rom_conversion/mif/crazy_ghost_rom.mif       ;         ;
; db/altsyncram_m7e1.tdf                                                                                            ; yes             ; Auto-Generated Megafunction            ; /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/quartus/db/altsyncram_m7e1.tdf               ;         ;
; /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/rom_conversion/mif/normal_ghost_rom.mif      ; yes             ; Auto-Found Memory Initialization File  ; /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/rom_conversion/mif/normal_ghost_rom.mif      ;         ;
; db/altsyncram_cgd1.tdf                                                                                            ; yes             ; Auto-Generated Megafunction            ; /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/quartus/db/altsyncram_cgd1.tdf               ;         ;
; /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/rom_conversion/mif/walls_rom.mif             ; yes             ; Auto-Found Memory Initialization File  ; /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/rom_conversion/mif/walls_rom.mif             ;         ;
; db/altsyncram_6md1.tdf                                                                                            ; yes             ; Auto-Generated Megafunction            ; /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/quartus/db/altsyncram_6md1.tdf               ;         ;
; /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/rom_conversion/mif/blocks_rom.mif            ; yes             ; Auto-Found Memory Initialization File  ; /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/rom_conversion/mif/blocks_rom.mif            ;         ;
; db/altsyncram_efd1.tdf                                                                                            ; yes             ; Auto-Generated Megafunction            ; /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/quartus/db/altsyncram_efd1.tdf               ;         ;
; /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/rom_conversion/mif/eggs_rom.mif              ; yes             ; Auto-Found Memory Initialization File  ; /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/rom_conversion/mif/eggs_rom.mif              ;         ;
; db/altsyncram_ood1.tdf                                                                                            ; yes             ; Auto-Generated Megafunction            ; /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/quartus/db/altsyncram_ood1.tdf               ;         ;
; /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/rom_conversion/mif/numbers_rom.mif           ; yes             ; Auto-Found Memory Initialization File  ; /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/rom_conversion/mif/numbers_rom.mif           ;         ;
; db/altsyncram_gjd1.tdf                                                                                            ; yes             ; Auto-Generated Megafunction            ; /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/quartus/db/altsyncram_gjd1.tdf               ;         ;
; /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/rom_conversion/mif/hearts_rom.mif            ; yes             ; Auto-Found Memory Initialization File  ; /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/rom_conversion/mif/hearts_rom.mif            ;         ;
; db/altsyncram_1oe1.tdf                                                                                            ; yes             ; Auto-Generated Megafunction            ; /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/quartus/db/altsyncram_1oe1.tdf               ;         ;
; /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/rom_conversion/mif/game_logo_rom_small_2.mif ; yes             ; Auto-Found Memory Initialization File  ; /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/rom_conversion/mif/game_logo_rom_small_2.mif ;         ;
; db/altsyncram_usd1.tdf                                                                                            ; yes             ; Auto-Generated Megafunction            ; /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/quartus/db/altsyncram_usd1.tdf               ;         ;
; /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/rom_conversion/mif/gameover_rom.mif          ; yes             ; Auto-Found Memory Initialization File  ; /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/rom_conversion/mif/gameover_rom.mif          ;         ;
+-------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                               ;
+---------------------------------------------+-----------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                       ;
+---------------------------------------------+-----------------------------------------------------------------------------+
; Estimated Total logic elements              ; 3,437                                                                       ;
;                                             ;                                                                             ;
; Total combinational functions               ; 3389                                                                        ;
; Logic element usage by number of LUT inputs ;                                                                             ;
;     -- 4 input functions                    ; 1086                                                                        ;
;     -- 3 input functions                    ; 1110                                                                        ;
;     -- <=2 input functions                  ; 1193                                                                        ;
;                                             ;                                                                             ;
; Logic elements by mode                      ;                                                                             ;
;     -- normal mode                          ; 1782                                                                        ;
;     -- arithmetic mode                      ; 1607                                                                        ;
;                                             ;                                                                             ;
; Total registers                             ; 667                                                                         ;
;     -- Dedicated logic registers            ; 667                                                                         ;
;     -- I/O registers                        ; 0                                                                           ;
;                                             ;                                                                             ;
; I/O pins                                    ; 31                                                                          ;
; Total memory bits                           ; 206848                                                                      ;
;                                             ;                                                                             ;
; Embedded Multiplier 9-bit elements          ; 0                                                                           ;
;                                             ;                                                                             ;
; Total PLLs                                  ; 1                                                                           ;
;     -- PLLs                                 ; 1                                                                           ;
;                                             ;                                                                             ;
; Maximum fan-out node                        ; pll:pll1|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 741                                                                         ;
; Total fan-out                               ; 13966                                                                       ;
; Average fan-out                             ; 3.28                                                                        ;
+---------------------------------------------+-----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                            ;
+------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------+
; Compilation Hierarchy Node                           ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                               ; Entity Name               ; Library Name ;
+------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------+
; |display_top                                         ; 3389 (166)          ; 667 (12)                  ; 206848      ; 0            ; 0       ; 0         ; 31   ; 0            ; |display_top                                                                                                                                                      ; display_top               ; work         ;
;    |eggs:eggs_unit|                                  ; 465 (465)           ; 103 (103)                 ; 24576       ; 0            ; 0       ; 0         ; 0    ; 0            ; |display_top|eggs:eggs_unit                                                                                                                                       ; eggs                      ; work         ;
;       |MK9_eggs_rom:eggs_rom_unit|                   ; 0 (0)               ; 0 (0)                     ; 24576       ; 0            ; 0       ; 0         ; 0    ; 0            ; |display_top|eggs:eggs_unit|MK9_eggs_rom:eggs_rom_unit                                                                                                            ; MK9_eggs_rom              ; work         ;
;          |altsyncram:altsyncram_component|           ; 0 (0)               ; 0 (0)                     ; 24576       ; 0            ; 0       ; 0         ; 0    ; 0            ; |display_top|eggs:eggs_unit|MK9_eggs_rom:eggs_rom_unit|altsyncram:altsyncram_component                                                                            ; altsyncram                ; work         ;
;             |altsyncram_efd1:auto_generated|         ; 0 (0)               ; 0 (0)                     ; 24576       ; 0            ; 0       ; 0         ; 0    ; 0            ; |display_top|eggs:eggs_unit|MK9_eggs_rom:eggs_rom_unit|altsyncram:altsyncram_component|altsyncram_efd1:auto_generated                                             ; altsyncram_efd1           ; work         ;
;    |enemy_collision:enemy_collision_unit|            ; 384 (384)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display_top|enemy_collision:enemy_collision_unit                                                                                                                 ; enemy_collision           ; work         ;
;    |game_logo_display:game_logo_display_unit|        ; 12 (12)             ; 0 (0)                     ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |display_top|game_logo_display:game_logo_display_unit                                                                                                             ; game_logo_display         ; work         ;
;       |MK9_game_logo_small_2_rom:game_logo_rom_unit| ; 0 (0)               ; 0 (0)                     ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |display_top|game_logo_display:game_logo_display_unit|MK9_game_logo_small_2_rom:game_logo_rom_unit                                                                ; MK9_game_logo_small_2_rom ; work         ;
;          |altsyncram:altsyncram_component|           ; 0 (0)               ; 0 (0)                     ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |display_top|game_logo_display:game_logo_display_unit|MK9_game_logo_small_2_rom:game_logo_rom_unit|altsyncram:altsyncram_component                                ; altsyncram                ; work         ;
;             |altsyncram_1oe1:auto_generated|         ; 0 (0)               ; 0 (0)                     ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |display_top|game_logo_display:game_logo_display_unit|MK9_game_logo_small_2_rom:game_logo_rom_unit|altsyncram:altsyncram_component|altsyncram_1oe1:auto_generated ; altsyncram_1oe1           ; work         ;
;    |game_state_machine:game_FSM|                     ; 112 (112)           ; 37 (37)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display_top|game_state_machine:game_FSM                                                                                                                          ; game_state_machine        ; work         ;
;    |gameover_display:gameover_display_unit|          ; 12 (12)             ; 0 (0)                     ; 24576       ; 0            ; 0       ; 0         ; 0    ; 0            ; |display_top|gameover_display:gameover_display_unit                                                                                                               ; gameover_display          ; work         ;
;       |MK9_gameover_rom:gameover_rom_unit|           ; 0 (0)               ; 0 (0)                     ; 24576       ; 0            ; 0       ; 0         ; 0    ; 0            ; |display_top|gameover_display:gameover_display_unit|MK9_gameover_rom:gameover_rom_unit                                                                            ; MK9_gameover_rom          ; work         ;
;          |altsyncram:altsyncram_component|           ; 0 (0)               ; 0 (0)                     ; 24576       ; 0            ; 0       ; 0         ; 0    ; 0            ; |display_top|gameover_display:gameover_display_unit|MK9_gameover_rom:gameover_rom_unit|altsyncram:altsyncram_component                                            ; altsyncram                ; work         ;
;             |altsyncram_usd1:auto_generated|         ; 0 (0)               ; 0 (0)                     ; 24576       ; 0            ; 0       ; 0         ; 0    ; 0            ; |display_top|gameover_display:gameover_display_unit|MK9_gameover_rom:gameover_rom_unit|altsyncram:altsyncram_component|altsyncram_usd1:auto_generated             ; altsyncram_usd1           ; work         ;
;    |ghost_bottom:ghost_bottom_unit|                  ; 313 (313)           ; 93 (93)                   ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |display_top|ghost_bottom:ghost_bottom_unit                                                                                                                       ; ghost_bottom              ; work         ;
;       |MK9_ghost_normal_rom:ghost_normal_unit|       ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |display_top|ghost_bottom:ghost_bottom_unit|MK9_ghost_normal_rom:ghost_normal_unit                                                                                ; MK9_ghost_normal_rom      ; work         ;
;          |altsyncram:altsyncram_component|           ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |display_top|ghost_bottom:ghost_bottom_unit|MK9_ghost_normal_rom:ghost_normal_unit|altsyncram:altsyncram_component                                                ; altsyncram                ; work         ;
;             |altsyncram_m7e1:auto_generated|         ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |display_top|ghost_bottom:ghost_bottom_unit|MK9_ghost_normal_rom:ghost_normal_unit|altsyncram:altsyncram_component|altsyncram_m7e1:auto_generated                 ; altsyncram_m7e1           ; work         ;
;    |ghost_crazy:ghost_crazy_unit|                    ; 265 (265)           ; 92 (92)                   ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |display_top|ghost_crazy:ghost_crazy_unit                                                                                                                         ; ghost_crazy               ; work         ;
;       |MK9_ghost_crazy_rom:ghost_crazy_unit|         ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |display_top|ghost_crazy:ghost_crazy_unit|MK9_ghost_crazy_rom:ghost_crazy_unit                                                                                    ; MK9_ghost_crazy_rom       ; work         ;
;          |altsyncram:altsyncram_component|           ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |display_top|ghost_crazy:ghost_crazy_unit|MK9_ghost_crazy_rom:ghost_crazy_unit|altsyncram:altsyncram_component                                                    ; altsyncram                ; work         ;
;             |altsyncram_m4e1:auto_generated|         ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |display_top|ghost_crazy:ghost_crazy_unit|MK9_ghost_crazy_rom:ghost_crazy_unit|altsyncram:altsyncram_component|altsyncram_m4e1:auto_generated                     ; altsyncram_m4e1           ; work         ;
;    |ghost_top:ghost_top_unit|                        ; 266 (266)           ; 67 (67)                   ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |display_top|ghost_top:ghost_top_unit                                                                                                                             ; ghost_top                 ; work         ;
;       |MK9_ghost_normal_rom:ghost_normal_unit|       ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |display_top|ghost_top:ghost_top_unit|MK9_ghost_normal_rom:ghost_normal_unit                                                                                      ; MK9_ghost_normal_rom      ; work         ;
;          |altsyncram:altsyncram_component|           ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |display_top|ghost_top:ghost_top_unit|MK9_ghost_normal_rom:ghost_normal_unit|altsyncram:altsyncram_component                                                      ; altsyncram                ; work         ;
;             |altsyncram_m7e1:auto_generated|         ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |display_top|ghost_top:ghost_top_unit|MK9_ghost_normal_rom:ghost_normal_unit|altsyncram:altsyncram_component|altsyncram_m7e1:auto_generated                       ; altsyncram_m7e1           ; work         ;
;    |grounded:grounded_unit|                          ; 59 (59)             ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display_top|grounded:grounded_unit                                                                                                                               ; grounded                  ; work         ;
;    |hearts_display:hearts_display_unit|              ; 20 (20)             ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |display_top|hearts_display:hearts_display_unit                                                                                                                   ; hearts_display            ; work         ;
;       |MK9_hearts_rom:hearts_rom_unit|               ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |display_top|hearts_display:hearts_display_unit|MK9_hearts_rom:hearts_rom_unit                                                                                    ; MK9_hearts_rom            ; work         ;
;          |altsyncram:altsyncram_component|           ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |display_top|hearts_display:hearts_display_unit|MK9_hearts_rom:hearts_rom_unit|altsyncram:altsyncram_component                                                    ; altsyncram                ; work         ;
;             |altsyncram_gjd1:auto_generated|         ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |display_top|hearts_display:hearts_display_unit|MK9_hearts_rom:hearts_rom_unit|altsyncram:altsyncram_component|altsyncram_gjd1:auto_generated                     ; altsyncram_gjd1           ; work         ;
;    |myvga_sync:vsync_unit|                           ; 46 (46)             ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display_top|myvga_sync:vsync_unit                                                                                                                                ; myvga_sync                ; work         ;
;    |platforms:platforms_unit|                        ; 131 (131)           ; 0 (0)                     ; 30720       ; 0            ; 0       ; 0         ; 0    ; 0            ; |display_top|platforms:platforms_unit                                                                                                                             ; platforms                 ; work         ;
;       |MK9_blocks_rom:blocks_unit|                   ; 0 (0)               ; 0 (0)                     ; 24576       ; 0            ; 0       ; 0         ; 0    ; 0            ; |display_top|platforms:platforms_unit|MK9_blocks_rom:blocks_unit                                                                                                  ; MK9_blocks_rom            ; work         ;
;          |altsyncram:altsyncram_component|           ; 0 (0)               ; 0 (0)                     ; 24576       ; 0            ; 0       ; 0         ; 0    ; 0            ; |display_top|platforms:platforms_unit|MK9_blocks_rom:blocks_unit|altsyncram:altsyncram_component                                                                  ; altsyncram                ; work         ;
;             |altsyncram_6md1:auto_generated|         ; 0 (0)               ; 0 (0)                     ; 24576       ; 0            ; 0       ; 0         ; 0    ; 0            ; |display_top|platforms:platforms_unit|MK9_blocks_rom:blocks_unit|altsyncram:altsyncram_component|altsyncram_6md1:auto_generated                                   ; altsyncram_6md1           ; work         ;
;       |MK9_walls_rom:walls_unit|                     ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |display_top|platforms:platforms_unit|MK9_walls_rom:walls_unit                                                                                                    ; MK9_walls_rom             ; work         ;
;          |altsyncram:altsyncram_component|           ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |display_top|platforms:platforms_unit|MK9_walls_rom:walls_unit|altsyncram:altsyncram_component                                                                    ; altsyncram                ; work         ;
;             |altsyncram_cgd1:auto_generated|         ; 0 (0)               ; 0 (0)                     ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |display_top|platforms:platforms_unit|MK9_walls_rom:walls_unit|altsyncram:altsyncram_component|altsyncram_cgd1:auto_generated                                     ; altsyncram_cgd1           ; work         ;
;    |pll:pll1|                                        ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display_top|pll:pll1                                                                                                                                             ; pll                       ; work         ;
;       |altpll:altpll_component|                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display_top|pll:pll1|altpll:altpll_component                                                                                                                     ; altpll                    ; work         ;
;          |pll_altpll:auto_generated|                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display_top|pll:pll1|altpll:altpll_component|pll_altpll:auto_generated                                                                                           ; pll_altpll                ; work         ;
;    |score_display:score_display_unit|                ; 129 (93)            ; 54 (21)                   ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |display_top|score_display:score_display_unit                                                                                                                     ; score_display             ; work         ;
;       |MK9_numbers_rom:numbers_rom_unit|             ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |display_top|score_display:score_display_unit|MK9_numbers_rom:numbers_rom_unit                                                                                    ; MK9_numbers_rom           ; work         ;
;          |altsyncram:altsyncram_component|           ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |display_top|score_display:score_display_unit|MK9_numbers_rom:numbers_rom_unit|altsyncram:altsyncram_component                                                    ; altsyncram                ; work         ;
;             |altsyncram_ood1:auto_generated|         ; 0 (0)               ; 0 (0)                     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |display_top|score_display:score_display_unit|MK9_numbers_rom:numbers_rom_unit|altsyncram:altsyncram_component|altsyncram_ood1:auto_generated                     ; altsyncram_ood1           ; work         ;
;       |binary2bcd:bcd_unit|                          ; 36 (36)             ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |display_top|score_display:score_display_unit|binary2bcd:bcd_unit                                                                                                 ; binary2bcd                ; work         ;
;    |yoshi_sprite:yoshi_unit|                         ; 1009 (1009)         ; 186 (186)                 ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |display_top|yoshi_sprite:yoshi_unit                                                                                                                              ; yoshi_sprite              ; work         ;
;       |MK9_yoshi_ghost_rom:yoshi_ghost_rom_unit|     ; 0 (0)               ; 0 (0)                     ; 24576       ; 0            ; 0       ; 0         ; 0    ; 0            ; |display_top|yoshi_sprite:yoshi_unit|MK9_yoshi_ghost_rom:yoshi_ghost_rom_unit                                                                                     ; MK9_yoshi_ghost_rom       ; work         ;
;          |altsyncram:altsyncram_component|           ; 0 (0)               ; 0 (0)                     ; 24576       ; 0            ; 0       ; 0         ; 0    ; 0            ; |display_top|yoshi_sprite:yoshi_unit|MK9_yoshi_ghost_rom:yoshi_ghost_rom_unit|altsyncram:altsyncram_component                                                     ; altsyncram                ; work         ;
;             |altsyncram_g4e1:auto_generated|         ; 0 (0)               ; 0 (0)                     ; 24576       ; 0            ; 0       ; 0         ; 0    ; 0            ; |display_top|yoshi_sprite:yoshi_unit|MK9_yoshi_ghost_rom:yoshi_ghost_rom_unit|altsyncram:altsyncram_component|altsyncram_g4e1:auto_generated                      ; altsyncram_g4e1           ; work         ;
;       |MK9_yoshi_rom:yoshi_rom_unit|                 ; 0 (0)               ; 0 (0)                     ; 24576       ; 0            ; 0       ; 0         ; 0    ; 0            ; |display_top|yoshi_sprite:yoshi_unit|MK9_yoshi_rom:yoshi_rom_unit                                                                                                 ; MK9_yoshi_rom             ; work         ;
;          |altsyncram:altsyncram_component|           ; 0 (0)               ; 0 (0)                     ; 24576       ; 0            ; 0       ; 0         ; 0    ; 0            ; |display_top|yoshi_sprite:yoshi_unit|MK9_yoshi_rom:yoshi_rom_unit|altsyncram:altsyncram_component                                                                 ; altsyncram                ; work         ;
;             |altsyncram_kjd1:auto_generated|         ; 0 (0)               ; 0 (0)                     ; 24576       ; 0            ; 0       ; 0         ; 0    ; 0            ; |display_top|yoshi_sprite:yoshi_unit|MK9_yoshi_rom:yoshi_rom_unit|altsyncram:altsyncram_component|altsyncram_kjd1:auto_generated                                  ; altsyncram_kjd1           ; work         ;
+------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+-------+-------------------------------------------------+
; Name                                                                                                                                                            ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+-------+-------------------------------------------------+
; eggs:eggs_unit|MK9_eggs_rom:eggs_rom_unit|altsyncram:altsyncram_component|altsyncram_efd1:auto_generated|ALTSYNCRAM                                             ; M9K  ; ROM  ; 2048         ; 12           ; --           ; --           ; 24576 ; ../rom_conversion/mif/eggs_rom.mif              ;
; game_logo_display:game_logo_display_unit|MK9_game_logo_small_2_rom:game_logo_rom_unit|altsyncram:altsyncram_component|altsyncram_1oe1:auto_generated|ALTSYNCRAM ; M9K  ; ROM  ; 4096         ; 12           ; --           ; --           ; 49152 ; ../rom_conversion/mif/game_logo_rom_small_2.mif ;
; gameover_display:gameover_display_unit|MK9_gameover_rom:gameover_rom_unit|altsyncram:altsyncram_component|altsyncram_usd1:auto_generated|ALTSYNCRAM             ; M9K  ; ROM  ; 2048         ; 12           ; --           ; --           ; 24576 ; ../rom_conversion/mif/gameover_rom.mif          ;
; ghost_bottom:ghost_bottom_unit|MK9_ghost_normal_rom:ghost_normal_unit|altsyncram:altsyncram_component|altsyncram_m7e1:auto_generated|ALTSYNCRAM                 ; M9K  ; ROM  ; 512          ; 12           ; --           ; --           ; 6144  ; ../rom_conversion/mif/normal_ghost_rom.mif      ;
; ghost_crazy:ghost_crazy_unit|MK9_ghost_crazy_rom:ghost_crazy_unit|altsyncram:altsyncram_component|altsyncram_m4e1:auto_generated|ALTSYNCRAM                     ; M9K  ; ROM  ; 512          ; 12           ; --           ; --           ; 6144  ; ../rom_conversion/mif/crazy_ghost_rom.mif       ;
; ghost_top:ghost_top_unit|MK9_ghost_normal_rom:ghost_normal_unit|altsyncram:altsyncram_component|altsyncram_m7e1:auto_generated|ALTSYNCRAM                       ; M9K  ; ROM  ; 512          ; 12           ; --           ; --           ; 6144  ; ../rom_conversion/mif/normal_ghost_rom.mif      ;
; hearts_display:hearts_display_unit|MK9_hearts_rom:hearts_rom_unit|altsyncram:altsyncram_component|altsyncram_gjd1:auto_generated|ALTSYNCRAM                     ; M9K  ; ROM  ; 512          ; 12           ; --           ; --           ; 6144  ; ../rom_conversion/mif/hearts_rom.mif            ;
; platforms:platforms_unit|MK9_blocks_rom:blocks_unit|altsyncram:altsyncram_component|altsyncram_6md1:auto_generated|ALTSYNCRAM                                   ; M9K  ; ROM  ; 2048         ; 12           ; --           ; --           ; 24576 ; ../rom_conversion/mif/blocks_rom.mif            ;
; platforms:platforms_unit|MK9_walls_rom:walls_unit|altsyncram:altsyncram_component|altsyncram_cgd1:auto_generated|ALTSYNCRAM                                     ; M9K  ; ROM  ; 512          ; 12           ; --           ; --           ; 6144  ; ../rom_conversion/mif/walls_rom.mif             ;
; score_display:score_display_unit|MK9_numbers_rom:numbers_rom_unit|altsyncram:altsyncram_component|altsyncram_ood1:auto_generated|ALTSYNCRAM                     ; M9K  ; ROM  ; 4096         ; 1            ; --           ; --           ; 4096  ; ../rom_conversion/mif/numbers_rom.mif           ;
; yoshi_sprite:yoshi_unit|MK9_yoshi_ghost_rom:yoshi_ghost_rom_unit|altsyncram:altsyncram_component|altsyncram_g4e1:auto_generated|ALTSYNCRAM                      ; M9K  ; ROM  ; 2048         ; 12           ; --           ; --           ; 24576 ; ../rom_conversion/mif/yoshi_gost_rom.mif        ;
; yoshi_sprite:yoshi_unit|MK9_yoshi_rom:yoshi_rom_unit|altsyncram:altsyncram_component|altsyncram_kjd1:auto_generated|ALTSYNCRAM                                  ; M9K  ; ROM  ; 2048         ; 12           ; --           ; --           ; 24576 ; ../rom_conversion/mif/yoshi_rom.mif             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+-------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                        ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------+-----------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                    ; IP Include File                         ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------+-----------------------------------------+
; Altera ; ROM: 1-PORT  ; 16.1    ; N/A          ; N/A          ; |display_top|eggs:eggs_unit|MK9_eggs_rom:eggs_rom_unit                                             ; ../modified/MK9_eggs_rom.v              ;
; Altera ; ROM: 1-PORT  ; 16.1    ; N/A          ; N/A          ; |display_top|game_logo_display:game_logo_display_unit|MK9_game_logo_small_2_rom:game_logo_rom_unit ; ../modified/MK9_game_logo_small_2_rom.v ;
; Altera ; ROM: 1-PORT  ; 16.1    ; N/A          ; N/A          ; |display_top|gameover_display:gameover_display_unit|MK9_gameover_rom:gameover_rom_unit             ; ../modified/MK9_gameover_rom.v          ;
; Altera ; ROM: 1-PORT  ; 16.1    ; N/A          ; N/A          ; |display_top|ghost_bottom:ghost_bottom_unit|MK9_ghost_normal_rom:ghost_normal_unit                 ; ../modified/MK9_ghost_normal_rom.v      ;
; Altera ; ROM: 1-PORT  ; 16.1    ; N/A          ; N/A          ; |display_top|ghost_crazy:ghost_crazy_unit|MK9_ghost_crazy_rom:ghost_crazy_unit                     ; ../modified/MK9_ghost_crazy_rom.v       ;
; Altera ; ROM: 1-PORT  ; 16.1    ; N/A          ; N/A          ; |display_top|ghost_top:ghost_top_unit|MK9_ghost_normal_rom:ghost_normal_unit                       ; ../modified/MK9_ghost_normal_rom.v      ;
; Altera ; ROM: 1-PORT  ; 16.1    ; N/A          ; N/A          ; |display_top|hearts_display:hearts_display_unit|MK9_hearts_rom:hearts_rom_unit                     ; ../modified/MK9_hearts_rom.v            ;
; Altera ; ROM: 1-PORT  ; 16.1    ; N/A          ; N/A          ; |display_top|platforms:platforms_unit|MK9_blocks_rom:blocks_unit                                   ; ../modified/MK9_blocks_rom.v            ;
; Altera ; ROM: 1-PORT  ; 16.1    ; N/A          ; N/A          ; |display_top|platforms:platforms_unit|MK9_walls_rom:walls_unit                                     ; ../modified/MK9_walls_rom.v             ;
; Altera ; ALTPLL       ; 16.1    ; N/A          ; N/A          ; |display_top|pll:pll1                                                                              ; ../modified/pll.v                       ;
; Altera ; ROM: 1-PORT  ; 16.1    ; N/A          ; N/A          ; |display_top|score_display:score_display_unit|MK9_numbers_rom:numbers_rom_unit                     ; ../modified/MK9_numbers_rom.v           ;
; Altera ; ROM: 1-PORT  ; 16.1    ; N/A          ; N/A          ; |display_top|yoshi_sprite:yoshi_unit|MK9_yoshi_ghost_rom:yoshi_ghost_rom_unit                      ; ../modified/MK9_yoshi_ghost_rom.v       ;
; Altera ; ROM: 1-PORT  ; 16.1    ; N/A          ; N/A          ; |display_top|yoshi_sprite:yoshi_unit|MK9_yoshi_rom:yoshi_rom_unit                                  ; ../modified/MK9_yoshi_rom.v             ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------+-----------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |display_top|game_state_machine:game_FSM|game_state_reg                                                                     ;
+-------------------------+--------------------+------------------------+---------------------+---------------------+-------------------------+
; Name                    ; game_state_reg.hit ; game_state_reg.playing ; game_state_reg.idle ; game_state_reg.init ; game_state_reg.gameover ;
+-------------------------+--------------------+------------------------+---------------------+---------------------+-------------------------+
; game_state_reg.init     ; 0                  ; 0                      ; 0                   ; 0                   ; 0                       ;
; game_state_reg.idle     ; 0                  ; 0                      ; 1                   ; 1                   ; 0                       ;
; game_state_reg.playing  ; 0                  ; 1                      ; 0                   ; 1                   ; 0                       ;
; game_state_reg.hit      ; 1                  ; 0                      ; 0                   ; 1                   ; 0                       ;
; game_state_reg.gameover ; 0                  ; 0                      ; 0                   ; 1                   ; 1                       ;
+-------------------------+--------------------+------------------------+---------------------+---------------------+-------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------+
; State Machine - |display_top|eggs:eggs_unit|state_reg ;
+-------------------+-----------------------------------+
; Name              ; state_reg.respawn                 ;
+-------------------+-----------------------------------+
; state_reg.waiting ; 0                                 ;
; state_reg.respawn ; 1                                 ;
+-------------------+-----------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |display_top|yoshi_sprite:yoshi_unit|state_reg_y                                                                           ;
+------------------------+------------------------+---------------------+---------------------+----------------------+-----------------------+
; Name                   ; state_reg_y.jump_extra ; state_reg_y.jump_up ; state_reg_y.walking ; state_reg_y.standing ; state_reg_y.jump_down ;
+------------------------+------------------------+---------------------+---------------------+----------------------+-----------------------+
; state_reg_y.standing   ; 0                      ; 0                   ; 0                   ; 0                    ; 0                     ;
; state_reg_y.walking    ; 0                      ; 0                   ; 1                   ; 1                    ; 0                     ;
; state_reg_y.jump_up    ; 0                      ; 1                   ; 0                   ; 1                    ; 0                     ;
; state_reg_y.jump_extra ; 1                      ; 0                   ; 0                   ; 1                    ; 0                     ;
; state_reg_y.jump_down  ; 0                      ; 0                   ; 0                   ; 1                    ; 1                     ;
+------------------------+------------------------+---------------------+---------------------+----------------------+-----------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------+
; State Machine - |display_top|yoshi_sprite:yoshi_unit|x_state_reg               ;
+--------------------+--------------------+-------------------+------------------+
; Name               ; x_state_reg.no_dir ; x_state_reg.right ; x_state_reg.left ;
+--------------------+--------------------+-------------------+------------------+
; x_state_reg.no_dir ; 0                  ; 0                 ; 0                ;
; x_state_reg.left   ; 1                  ; 0                 ; 1                ;
; x_state_reg.right  ; 1                  ; 1                 ; 0                ;
+--------------------+--------------------+-------------------+------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                ;
+---------------------------------------------------------------------+-------------------------------------------------------------+
; Register name                                                       ; Reason for Removal                                          ;
+---------------------------------------------------------------------+-------------------------------------------------------------+
; eggs:eggs_unit|egg_y_reg[9]                                         ; Stuck at GND due to stuck port data_in                      ;
; eggs:eggs_unit|score_reg[1]                                         ; Stuck at GND due to stuck port data_in                      ;
; eggs:eggs_unit|score_reg[0]                                         ; Stuck at GND due to stuck port clock_enable                 ;
; eggs:eggs_unit|egg_type_reg[4]                                      ; Merged with eggs:eggs_unit|egg_x_reg[4]                     ;
; eggs:eggs_unit|egg_type_reg[2]                                      ; Merged with eggs:eggs_unit|egg_x_reg[2]                     ;
; eggs:eggs_unit|egg_type_reg[1]                                      ; Merged with eggs:eggs_unit|egg_x_reg[1]                     ;
; eggs:eggs_unit|egg_type_reg[0]                                      ; Merged with eggs:eggs_unit|egg_x_reg[0]                     ;
; yoshi_sprite:yoshi_unit|start_reg_y[1..4]                           ; Merged with yoshi_sprite:yoshi_unit|start_reg_y[0]          ;
; yoshi_sprite:yoshi_unit|x_start_reg[1..3]                           ; Merged with yoshi_sprite:yoshi_unit|x_start_reg[0]          ;
; ghost_top:ghost_top_unit|face_t_reg[25]                             ; Merged with ghost_bottom:ghost_bottom_unit|face_t_reg[25]   ;
; ghost_top:ghost_top_unit|face_t_reg[24]                             ; Merged with ghost_bottom:ghost_bottom_unit|face_t_reg[24]   ;
; ghost_top:ghost_top_unit|face_t_reg[23]                             ; Merged with ghost_bottom:ghost_bottom_unit|face_t_reg[23]   ;
; ghost_top:ghost_top_unit|face_t_reg[22]                             ; Merged with ghost_bottom:ghost_bottom_unit|face_t_reg[22]   ;
; ghost_top:ghost_top_unit|face_t_reg[21]                             ; Merged with ghost_bottom:ghost_bottom_unit|face_t_reg[21]   ;
; ghost_top:ghost_top_unit|face_t_reg[20]                             ; Merged with ghost_bottom:ghost_bottom_unit|face_t_reg[20]   ;
; ghost_top:ghost_top_unit|face_t_reg[19]                             ; Merged with ghost_bottom:ghost_bottom_unit|face_t_reg[19]   ;
; ghost_top:ghost_top_unit|face_t_reg[18]                             ; Merged with ghost_bottom:ghost_bottom_unit|face_t_reg[18]   ;
; ghost_top:ghost_top_unit|face_t_reg[17]                             ; Merged with ghost_bottom:ghost_bottom_unit|face_t_reg[17]   ;
; ghost_top:ghost_top_unit|face_t_reg[16]                             ; Merged with ghost_bottom:ghost_bottom_unit|face_t_reg[16]   ;
; ghost_top:ghost_top_unit|face_t_reg[15]                             ; Merged with ghost_bottom:ghost_bottom_unit|face_t_reg[15]   ;
; ghost_top:ghost_top_unit|face_t_reg[14]                             ; Merged with ghost_bottom:ghost_bottom_unit|face_t_reg[14]   ;
; ghost_top:ghost_top_unit|face_t_reg[13]                             ; Merged with ghost_bottom:ghost_bottom_unit|face_t_reg[13]   ;
; ghost_top:ghost_top_unit|face_t_reg[12]                             ; Merged with ghost_bottom:ghost_bottom_unit|face_t_reg[12]   ;
; ghost_top:ghost_top_unit|face_t_reg[11]                             ; Merged with ghost_bottom:ghost_bottom_unit|face_t_reg[11]   ;
; ghost_top:ghost_top_unit|face_t_reg[10]                             ; Merged with ghost_bottom:ghost_bottom_unit|face_t_reg[10]   ;
; ghost_top:ghost_top_unit|face_t_reg[9]                              ; Merged with ghost_bottom:ghost_bottom_unit|face_t_reg[9]    ;
; ghost_top:ghost_top_unit|face_t_reg[8]                              ; Merged with ghost_bottom:ghost_bottom_unit|face_t_reg[8]    ;
; ghost_top:ghost_top_unit|face_t_reg[7]                              ; Merged with ghost_bottom:ghost_bottom_unit|face_t_reg[7]    ;
; ghost_top:ghost_top_unit|face_t_reg[6]                              ; Merged with ghost_bottom:ghost_bottom_unit|face_t_reg[6]    ;
; ghost_top:ghost_top_unit|face_t_reg[5]                              ; Merged with ghost_bottom:ghost_bottom_unit|face_t_reg[5]    ;
; ghost_top:ghost_top_unit|face_t_reg[4]                              ; Merged with ghost_bottom:ghost_bottom_unit|face_t_reg[4]    ;
; ghost_top:ghost_top_unit|face_t_reg[3]                              ; Merged with ghost_bottom:ghost_bottom_unit|face_t_reg[3]    ;
; ghost_top:ghost_top_unit|face_t_reg[2]                              ; Merged with ghost_bottom:ghost_bottom_unit|face_t_reg[2]    ;
; ghost_top:ghost_top_unit|face_t_reg[1]                              ; Merged with ghost_bottom:ghost_bottom_unit|face_t_reg[1]    ;
; ghost_top:ghost_top_unit|face_t_reg[0]                              ; Merged with ghost_bottom:ghost_bottom_unit|face_t_reg[0]    ;
; score_display:score_display_unit|binary2bcd:bcd_unit|input_reg[0,1] ; Stuck at GND due to stuck port data_in                      ;
; yoshi_sprite:yoshi_unit|x_start_reg[0]                              ; Stuck at GND due to stuck port data_in                      ;
; game_state_machine:game_FSM|game_state_reg~4                        ; Lost fanout                                                 ;
; game_state_machine:game_FSM|game_state_reg~5                        ; Lost fanout                                                 ;
; eggs:eggs_unit|state_reg~5                                          ; Lost fanout                                                 ;
; yoshi_sprite:yoshi_unit|state_reg_y~4                               ; Lost fanout                                                 ;
; yoshi_sprite:yoshi_unit|state_reg_y~5                               ; Lost fanout                                                 ;
; eggs:eggs_unit|state_reg.respawn                                    ; Merged with eggs:eggs_unit|new_score_reg                    ;
; yoshi_sprite:yoshi_unit|x_state_reg.right                           ; Lost fanout                                                 ;
; yoshi_sprite:yoshi_unit|start_reg_y[0]                              ; Stuck at GND due to stuck port data_in                      ;
; eggs:eggs_unit|platform_select_reg[0]                               ; Merged with score_display:score_display_unit|m_count_reg[0] ;
; Total Number of Removed Registers = 52                              ;                                                             ;
+---------------------------------------------------------------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                      ;
+-----------------------------+--------------------------------+-------------------------------------------------------------------+
; Register name               ; Reason for Removal             ; Registers Removed due to This Register                            ;
+-----------------------------+--------------------------------+-------------------------------------------------------------------+
; eggs:eggs_unit|score_reg[1] ; Stuck at GND                   ; score_display:score_display_unit|binary2bcd:bcd_unit|input_reg[1] ;
;                             ; due to stuck port data_in      ;                                                                   ;
; eggs:eggs_unit|score_reg[0] ; Stuck at GND                   ; score_display:score_display_unit|binary2bcd:bcd_unit|input_reg[0] ;
;                             ; due to stuck port clock_enable ;                                                                   ;
+-----------------------------+--------------------------------+-------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 667   ;
; Number of registers using Synchronous Clear  ; 190   ;
; Number of registers using Synchronous Load   ; 157   ;
; Number of registers using Asynchronous Clear ; 557   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 117   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------+
; Inverted Register Statistics                         ;
+--------------------------------------------+---------+
; Inverted Register                          ; Fan out ;
+--------------------------------------------+---------+
; ghost_crazy:ghost_crazy_unit|s_y_next[4]   ; 1       ;
; ghost_crazy:ghost_crazy_unit|s_y_next[0]   ; 1       ;
; ghost_crazy:ghost_crazy_unit|s_x_next[4]   ; 1       ;
; ghost_crazy:ghost_crazy_unit|s_x_next[0]   ; 1       ;
; eggs:eggs_unit|F_reg[8]                    ; 3       ;
; eggs:eggs_unit|E_reg[8]                    ; 3       ;
; eggs:eggs_unit|B_reg[8]                    ; 3       ;
; eggs:eggs_unit|E_reg[7]                    ; 3       ;
; eggs:eggs_unit|B_reg[7]                    ; 3       ;
; eggs:eggs_unit|C_reg[6]                    ; 3       ;
; eggs:eggs_unit|B_reg[6]                    ; 3       ;
; eggs:eggs_unit|G_reg[4]                    ; 3       ;
; eggs:eggs_unit|C_reg[4]                    ; 3       ;
; eggs:eggs_unit|A_reg[4]                    ; 3       ;
; eggs:eggs_unit|D_reg[4]                    ; 3       ;
; eggs:eggs_unit|B_reg[5]                    ; 3       ;
; eggs:eggs_unit|F_reg[5]                    ; 3       ;
; eggs:eggs_unit|F_reg[3]                    ; 3       ;
; yoshi_sprite:yoshi_unit|s_y_reg[5]         ; 34      ;
; yoshi_sprite:yoshi_unit|s_y_reg[4]         ; 37      ;
; yoshi_sprite:yoshi_unit|s_y_reg[8]         ; 31      ;
; yoshi_sprite:yoshi_unit|s_y_reg[7]         ; 30      ;
; yoshi_sprite:yoshi_unit|s_x_reg[8]         ; 31      ;
; yoshi_sprite:yoshi_unit|s_x_reg[6]         ; 34      ;
; yoshi_sprite:yoshi_unit|dir_reg            ; 20      ;
; eggs:eggs_unit|egg_y_reg[8]                ; 5       ;
; eggs:eggs_unit|egg_y_reg[6]                ; 6       ;
; eggs:eggs_unit|egg_y_reg[5]                ; 6       ;
; eggs:eggs_unit|egg_y_reg[3]                ; 6       ;
; eggs:eggs_unit|egg_y_reg[2]                ; 6       ;
; eggs:eggs_unit|egg_x_reg[8]                ; 5       ;
; eggs:eggs_unit|egg_x_reg[5]                ; 5       ;
; eggs:eggs_unit|egg_x_reg[3]                ; 6       ;
; ghost_bottom:ghost_bottom_unit|dir_reg     ; 5       ;
; ghost_bottom:ghost_bottom_unit|s_y_next[8] ; 2       ;
; ghost_bottom:ghost_bottom_unit|s_y_next[7] ; 2       ;
; ghost_bottom:ghost_bottom_unit|s_y_next[6] ; 2       ;
; ghost_bottom:ghost_bottom_unit|s_y_next[3] ; 2       ;
; ghost_bottom:ghost_bottom_unit|s_y_next[2] ; 2       ;
; ghost_bottom:ghost_bottom_unit|s_x_next[9] ; 2       ;
; ghost_bottom:ghost_bottom_unit|s_x_next[6] ; 2       ;
; ghost_bottom:ghost_bottom_unit|s_x_next[5] ; 2       ;
; ghost_bottom:ghost_bottom_unit|s_x_next[3] ; 2       ;
; ghost_bottom:ghost_bottom_unit|s_x_next[2] ; 2       ;
; ghost_top:ghost_top_unit|dir_reg           ; 5       ;
; ghost_top:ghost_top_unit|s_y_next[4]       ; 2       ;
; ghost_top:ghost_top_unit|s_y_next[0]       ; 2       ;
; ghost_top:ghost_top_unit|s_x_next[9]       ; 2       ;
; ghost_top:ghost_top_unit|s_x_next[6]       ; 2       ;
; ghost_top:ghost_top_unit|s_x_next[5]       ; 2       ;
; grounded:grounded_unit|grounded_reg        ; 31      ;
; eggs:eggs_unit|platform_select_reg[2]      ; 21      ;
; Total number of inverted registers = 52    ;         ;
+--------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------+
; Physical Synthesis Netlist Optimizations                                                           ;
+-------------------------------------------------------------------+----------+---------------------+
; Node                                                              ; Action   ; Reason              ;
+-------------------------------------------------------------------+----------+---------------------+
; eggs:eggs_unit|Add15~1                                            ; Modified ; Timing optimization ;
; eggs:eggs_unit|Add16~1                                            ; Modified ; Timing optimization ;
; eggs:eggs_unit|Add17~1                                            ; Modified ; Timing optimization ;
; eggs:eggs_unit|Add18~1                                            ; Modified ; Timing optimization ;
; eggs:eggs_unit|Add19~1                                            ; Modified ; Timing optimization ;
; eggs:eggs_unit|score_next~29                                      ; Deleted  ; Timing optimization ;
; eggs:eggs_unit|score_next~30                                      ; Modified ; Timing optimization ;
; eggs:eggs_unit|score_next~45                                      ; Modified ; Timing optimization ;
; enemy_collision:enemy_collision_unit|collision~2                  ; Deleted  ; Timing optimization ;
; enemy_collision:enemy_collision_unit|collision~4                  ; Modified ; Timing optimization ;
; enemy_collision:enemy_collision_unit|collision~4_RESYN14_BDD15    ; Created  ; Timing optimization ;
; enemy_collision:enemy_collision_unit|collision~10                 ; Deleted  ; Timing optimization ;
; enemy_collision:enemy_collision_unit|collision~11                 ; Deleted  ; Timing optimization ;
; enemy_collision:enemy_collision_unit|collision~12                 ; Deleted  ; Timing optimization ;
; enemy_collision:enemy_collision_unit|collision~13                 ; Modified ; Timing optimization ;
; enemy_collision:enemy_collision_unit|collision~13_RESYN16_BDD17   ; Created  ; Timing optimization ;
; enemy_collision:enemy_collision_unit|collision~13_RESYN18_BDD19   ; Created  ; Timing optimization ;
; enemy_collision:enemy_collision_unit|collision~13_RESYN20_BDD21   ; Created  ; Timing optimization ;
; game_state_machine:game_FSM|Add0~1                                ; Modified ; Timing optimization ;
; game_state_machine:game_FSM|Selector27~1                          ; Deleted  ; Timing optimization ;
; game_state_machine:game_FSM|Selector27~2                          ; Modified ; Timing optimization ;
; ghost_bottom:ghost_bottom_unit|Add2~0                             ; Deleted  ; Timing optimization ;
; ghost_bottom:ghost_bottom_unit|Add2~2                             ; Modified ; Timing optimization ;
; ghost_bottom:ghost_bottom_unit|Add2~21                            ; Modified ; Timing optimization ;
; ghost_bottom:ghost_bottom_unit|Add2~21_RESYN38_BDD39              ; Created  ; Timing optimization ;
; ghost_bottom:ghost_bottom_unit|Add2~23                            ; Deleted  ; Timing optimization ;
; ghost_bottom:ghost_bottom_unit|Add2~24                            ; Modified ; Timing optimization ;
; ghost_bottom:ghost_bottom_unit|Add2~24_RESYN40_BDD41              ; Created  ; Timing optimization ;
; ghost_bottom:ghost_bottom_unit|Add2~26                            ; Deleted  ; Timing optimization ;
; ghost_bottom:ghost_bottom_unit|Add2~27                            ; Modified ; Timing optimization ;
; ghost_bottom:ghost_bottom_unit|Add2~27_RESYN42_BDD43              ; Created  ; Timing optimization ;
; ghost_bottom:ghost_bottom_unit|Add2~29                            ; Deleted  ; Timing optimization ;
; ghost_bottom:ghost_bottom_unit|Add2~30                            ; Modified ; Timing optimization ;
; ghost_bottom:ghost_bottom_unit|Add2~30_RESYN44_BDD45              ; Created  ; Timing optimization ;
; ghost_bottom:ghost_bottom_unit|Add2~32                            ; Deleted  ; Timing optimization ;
; ghost_bottom:ghost_bottom_unit|Add2~33                            ; Modified ; Timing optimization ;
; ghost_bottom:ghost_bottom_unit|Add2~33_RESYN46_BDD47              ; Created  ; Timing optimization ;
; ghost_bottom:ghost_bottom_unit|Add3~1                             ; Modified ; Timing optimization ;
; ghost_bottom:ghost_bottom_unit|Add4~1                             ; Modified ; Timing optimization ;
; ghost_bottom:ghost_bottom_unit|Add5~1                             ; Modified ; Timing optimization ;
; ghost_bottom:ghost_bottom_unit|Add8~1                             ; Modified ; Timing optimization ;
; ghost_bottom:ghost_bottom_unit|LessThan2~9                        ; Deleted  ; Timing optimization ;
; ghost_bottom:ghost_bottom_unit|LessThan2~13                       ; Deleted  ; Timing optimization ;
; ghost_bottom:ghost_bottom_unit|LessThan2~14                       ; Deleted  ; Timing optimization ;
; ghost_bottom:ghost_bottom_unit|LessThan2~15                       ; Deleted  ; Timing optimization ;
; ghost_bottom:ghost_bottom_unit|LessThan2~16                       ; Modified ; Timing optimization ;
; ghost_bottom:ghost_bottom_unit|LessThan2~16_RESYN72_BDD73         ; Created  ; Timing optimization ;
; ghost_bottom:ghost_bottom_unit|LessThan2~16_RESYN76_BDD77         ; Created  ; Timing optimization ;
; ghost_bottom:ghost_bottom_unit|LessThan2~16_RESYN78_BDD79         ; Created  ; Timing optimization ;
; ghost_bottom:ghost_bottom_unit|LessThan2~16_RESYN80_BDD81         ; Created  ; Timing optimization ;
; ghost_bottom:ghost_bottom_unit|col[0]~0                           ; Modified ; Timing optimization ;
; ghost_bottom:ghost_bottom_unit|s_x_next[0]~0                      ; Modified ; Timing optimization ;
; ghost_bottom:ghost_bottom_unit|s_x_next[0]~9                      ; Deleted  ; Timing optimization ;
; ghost_bottom:ghost_bottom_unit|s_y_next[0]~1                      ; Modified ; Timing optimization ;
; ghost_bottom:ghost_bottom_unit|s_y_next[0]~9                      ; Deleted  ; Timing optimization ;
; ghost_crazy:ghost_crazy_unit|Add3~0_wirecell                      ; Modified ; Timing optimization ;
; ghost_crazy:ghost_crazy_unit|Add3~1                               ; Modified ; Timing optimization ;
; ghost_crazy:ghost_crazy_unit|Add5~0_wirecell                      ; Modified ; Timing optimization ;
; ghost_crazy:ghost_crazy_unit|Add5~1                               ; Modified ; Timing optimization ;
; ghost_crazy:ghost_crazy_unit|Add8~1                               ; Modified ; Timing optimization ;
; ghost_crazy:ghost_crazy_unit|LessThan2~12                         ; Deleted  ; Timing optimization ;
; ghost_crazy:ghost_crazy_unit|LessThan2~14                         ; Deleted  ; Timing optimization ;
; ghost_crazy:ghost_crazy_unit|LessThan2~15                         ; Modified ; Timing optimization ;
; ghost_crazy:ghost_crazy_unit|LessThan2~15_RESYN96_BDD97           ; Created  ; Timing optimization ;
; ghost_crazy:ghost_crazy_unit|LessThan2~15_RESYN96_RESYN108_BDD109 ; Created  ; Timing optimization ;
; ghost_crazy:ghost_crazy_unit|LessThan2~15_RESYN96_RESYN110_BDD111 ; Created  ; Timing optimization ;
; ghost_crazy:ghost_crazy_unit|LessThan2~15_RESYN96_RESYN112_BDD113 ; Created  ; Timing optimization ;
; ghost_crazy:ghost_crazy_unit|LessThan2~15_RESYN96_RESYN114_BDD115 ; Created  ; Timing optimization ;
; ghost_crazy:ghost_crazy_unit|LessThan2~15_RESYN96_RESYN116_BDD117 ; Created  ; Timing optimization ;
; ghost_crazy:ghost_crazy_unit|LessThan2~15_RESYN96_RESYN118_BDD119 ; Created  ; Timing optimization ;
; ghost_crazy:ghost_crazy_unit|LessThan2~15_RESYN96_RESYN120_BDD121 ; Created  ; Timing optimization ;
; ghost_crazy:ghost_crazy_unit|LessThan2~15_RESYN96_RESYN122_BDD123 ; Created  ; Timing optimization ;
; ghost_crazy:ghost_crazy_unit|LessThan2~15_RESYN98_BDD99           ; Created  ; Timing optimization ;
; ghost_crazy:ghost_crazy_unit|LessThan2~15_RESYN100_BDD101         ; Created  ; Timing optimization ;
; ghost_crazy:ghost_crazy_unit|LessThan2~15_RESYN102_BDD103         ; Created  ; Timing optimization ;
; ghost_crazy:ghost_crazy_unit|LessThan2~17                         ; Deleted  ; Timing optimization ;
; ghost_crazy:ghost_crazy_unit|LessThan2~18                         ; Deleted  ; Timing optimization ;
; ghost_crazy:ghost_crazy_unit|LessThan2~19                         ; Deleted  ; Timing optimization ;
; ghost_crazy:ghost_crazy_unit|LessThan2~20                         ; Deleted  ; Timing optimization ;
; ghost_crazy:ghost_crazy_unit|col[0]~0                             ; Modified ; Timing optimization ;
; ghost_top:ghost_top_unit|Add2~1                                   ; Modified ; Timing optimization ;
; ghost_top:ghost_top_unit|Add2~23                                  ; Deleted  ; Timing optimization ;
; ghost_top:ghost_top_unit|Add2~24                                  ; Deleted  ; Timing optimization ;
; ghost_top:ghost_top_unit|Add2~25                                  ; Modified ; Timing optimization ;
; ghost_top:ghost_top_unit|Add2~25_RESYN60_BDD61                    ; Created  ; Timing optimization ;
; ghost_top:ghost_top_unit|Add2~25_RESYN62_BDD63                    ; Created  ; Timing optimization ;
; ghost_top:ghost_top_unit|Add2~25_RESYN64_BDD65                    ; Created  ; Timing optimization ;
; ghost_top:ghost_top_unit|Add2~26                                  ; Deleted  ; Timing optimization ;
; ghost_top:ghost_top_unit|Add2~27                                  ; Deleted  ; Timing optimization ;
; ghost_top:ghost_top_unit|Add2~28                                  ; Modified ; Timing optimization ;
; ghost_top:ghost_top_unit|Add2~28_RESYN66_BDD67                    ; Created  ; Timing optimization ;
; ghost_top:ghost_top_unit|Add2~28_RESYN68_BDD69                    ; Created  ; Timing optimization ;
; ghost_top:ghost_top_unit|Add2~28_RESYN70_BDD71                    ; Created  ; Timing optimization ;
; ghost_top:ghost_top_unit|Add3~1                                   ; Modified ; Timing optimization ;
; ghost_top:ghost_top_unit|Add4~1                                   ; Modified ; Timing optimization ;
; ghost_top:ghost_top_unit|Add4~20                                  ; Deleted  ; Timing optimization ;
; ghost_top:ghost_top_unit|Add4~21                                  ; Deleted  ; Timing optimization ;
; ghost_top:ghost_top_unit|Add4~22                                  ; Modified ; Timing optimization ;
; ghost_top:ghost_top_unit|Add4~22_RESYN52_BDD53                    ; Created  ; Timing optimization ;
; ghost_top:ghost_top_unit|Add4~22_RESYN54_BDD55                    ; Created  ; Timing optimization ;
; ghost_top:ghost_top_unit|Add4~22_RESYN56_BDD57                    ; Created  ; Timing optimization ;
; ghost_top:ghost_top_unit|Add4~23                                  ; Deleted  ; Timing optimization ;
; ghost_top:ghost_top_unit|Add4~24                                  ; Deleted  ; Timing optimization ;
; ghost_top:ghost_top_unit|Add4~25                                  ; Modified ; Timing optimization ;
; ghost_top:ghost_top_unit|Add4~25_RESYN106_BDD107                  ; Created  ; Timing optimization ;
; ghost_top:ghost_top_unit|Add5~0                                   ; Modified ; Timing optimization ;
; ghost_top:ghost_top_unit|Add8~1                                   ; Modified ; Timing optimization ;
; ghost_top:ghost_top_unit|LessThan2~9                              ; Deleted  ; Timing optimization ;
; ghost_top:ghost_top_unit|LessThan2~13                             ; Deleted  ; Timing optimization ;
; ghost_top:ghost_top_unit|LessThan2~14                             ; Deleted  ; Timing optimization ;
; ghost_top:ghost_top_unit|LessThan2~15                             ; Deleted  ; Timing optimization ;
; ghost_top:ghost_top_unit|LessThan2~16                             ; Modified ; Timing optimization ;
; ghost_top:ghost_top_unit|LessThan2~16_RESYN82_BDD83               ; Created  ; Timing optimization ;
; ghost_top:ghost_top_unit|LessThan2~16_RESYN86_BDD87               ; Created  ; Timing optimization ;
; ghost_top:ghost_top_unit|LessThan2~16_RESYN88_BDD89               ; Created  ; Timing optimization ;
; ghost_top:ghost_top_unit|LessThan2~16_RESYN90_BDD91               ; Created  ; Timing optimization ;
; ghost_top:ghost_top_unit|LessThan8~0                              ; Deleted  ; Timing optimization ;
; ghost_top:ghost_top_unit|LessThan8~1                              ; Modified ; Timing optimization ;
; ghost_top:ghost_top_unit|LessThan8~1_RESYN104_BDD105              ; Created  ; Timing optimization ;
; ghost_top:ghost_top_unit|col[0]~0                                 ; Modified ; Timing optimization ;
; ghost_top:ghost_top_unit|s_x_next[0]~0                            ; Modified ; Timing optimization ;
; ghost_top:ghost_top_unit|s_x_next[0]~13                           ; Deleted  ; Timing optimization ;
; myvga_sync:vsync_unit|Add1~1                                      ; Modified ; Timing optimization ;
; myvga_sync:vsync_unit|v_count_next~2                              ; Modified ; Timing optimization ;
; platforms:platforms_unit|Add0~1                                   ; Modified ; Timing optimization ;
; platforms:platforms_unit|Add4~1                                   ; Modified ; Timing optimization ;
; platforms:platforms_unit|Add7~1                                   ; Modified ; Timing optimization ;
; platforms:platforms_unit|Add11~1                                  ; Modified ; Timing optimization ;
; platforms:platforms_unit|row[0]~3                                 ; Modified ; Timing optimization ;
; platforms:platforms_unit|row[0]~4                                 ; Modified ; Timing optimization ;
; platforms:platforms_unit|row[1]~6                                 ; Modified ; Timing optimization ;
; platforms:platforms_unit|row[2]~10                                ; Modified ; Timing optimization ;
; score_display:score_display_unit|Add3~0                           ; Modified ; Timing optimization ;
; score_display:score_display_unit|Add5~0                           ; Modified ; Timing optimization ;
; score_display:score_display_unit|Add6~0                           ; Modified ; Timing optimization ;
; score_display:score_display_unit|Add7~0                           ; Modified ; Timing optimization ;
; score_display:score_display_unit|Add8~0                           ; Modified ; Timing optimization ;
; score_display:score_display_unit|Add8~1                           ; Modified ; Timing optimization ;
; score_display:score_display_unit|Decoder1~1                       ; Deleted  ; Timing optimization ;
; score_display:score_display_unit|Decoder1~1_wirecell              ; Modified ; Timing optimization ;
; score_display:score_display_unit|Decoder1~2                       ; Deleted  ; Timing optimization ;
; score_display:score_display_unit|Decoder1~2_wirecell              ; Modified ; Timing optimization ;
; score_display:score_display_unit|Decoder1~3                       ; Deleted  ; Timing optimization ;
; score_display:score_display_unit|Decoder1~3_wirecell              ; Modified ; Timing optimization ;
; score_display:score_display_unit|WideOr0~0                        ; Deleted  ; Timing optimization ;
; score_display:score_display_unit|WideOr0~0_wirecell               ; Modified ; Timing optimization ;
; score_display:score_display_unit|WideOr1~0                        ; Deleted  ; Timing optimization ;
; score_display:score_display_unit|WideOr1~0_wirecell               ; Modified ; Timing optimization ;
; score_display:score_display_unit|WideOr2~0                        ; Deleted  ; Timing optimization ;
; score_display:score_display_unit|WideOr2~0_wirecell               ; Modified ; Timing optimization ;
; score_display:score_display_unit|WideOr3~0                        ; Deleted  ; Timing optimization ;
; score_display:score_display_unit|WideOr3~0_wirecell               ; Modified ; Timing optimization ;
; score_display:score_display_unit|WideOr4~0                        ; Deleted  ; Timing optimization ;
; score_display:score_display_unit|WideOr4~0_wirecell               ; Modified ; Timing optimization ;
; score_display:score_display_unit|WideOr5~0                        ; Deleted  ; Timing optimization ;
; score_display:score_display_unit|WideOr5~0_wirecell               ; Modified ; Timing optimization ;
; score_display:score_display_unit|row[4]~10                        ; Modified ; Timing optimization ;
; score_display:score_display_unit|row[5]~11                        ; Modified ; Timing optimization ;
; yoshi_sprite:yoshi_unit|Add0~1                                    ; Modified ; Timing optimization ;
; yoshi_sprite:yoshi_unit|Add1~1                                    ; Modified ; Timing optimization ;
; yoshi_sprite:yoshi_unit|Add1~29                                   ; Modified ; Timing optimization ;
; yoshi_sprite:yoshi_unit|Add2~0                                    ; Modified ; Timing optimization ;
; yoshi_sprite:yoshi_unit|Add2~1                                    ; Modified ; Timing optimization ;
; yoshi_sprite:yoshi_unit|Add3~0                                    ; Modified ; Timing optimization ;
; yoshi_sprite:yoshi_unit|Add3~1                                    ; Modified ; Timing optimization ;
; yoshi_sprite:yoshi_unit|Add4~1                                    ; Modified ; Timing optimization ;
; yoshi_sprite:yoshi_unit|Add6~1                                    ; Modified ; Timing optimization ;
; yoshi_sprite:yoshi_unit|Add9~1                                    ; Modified ; Timing optimization ;
; yoshi_sprite:yoshi_unit|Add10~1                                   ; Modified ; Timing optimization ;
; yoshi_sprite:yoshi_unit|Add12~0                                   ; Modified ; Timing optimization ;
; yoshi_sprite:yoshi_unit|Add12~1                                   ; Modified ; Timing optimization ;
; yoshi_sprite:yoshi_unit|Add14~0                                   ; Deleted  ; Timing optimization ;
; yoshi_sprite:yoshi_unit|Add16~0                                   ; Modified ; Timing optimization ;
; yoshi_sprite:yoshi_unit|Add17~1                                   ; Modified ; Timing optimization ;
; yoshi_sprite:yoshi_unit|Add19~6                                   ; Deleted  ; Timing optimization ;
; yoshi_sprite:yoshi_unit|Add31~1                                   ; Modified ; Timing optimization ;
; yoshi_sprite:yoshi_unit|LessThan9~3                               ; Deleted  ; Timing optimization ;
; yoshi_sprite:yoshi_unit|LessThan9~4                               ; Modified ; Timing optimization ;
; yoshi_sprite:yoshi_unit|LessThan9~4_RESYN36_BDD37                 ; Created  ; Timing optimization ;
; yoshi_sprite:yoshi_unit|Selector38~0                              ; Modified ; Timing optimization ;
; yoshi_sprite:yoshi_unit|Selector98~0                              ; Modified ; Timing optimization ;
; yoshi_sprite:yoshi_unit|Selector98~1                              ; Modified ; Timing optimization ;
; yoshi_sprite:yoshi_unit|Selector118~2                             ; Modified ; Timing optimization ;
; yoshi_sprite:yoshi_unit|Selector124~0                             ; Modified ; Timing optimization ;
; yoshi_sprite:yoshi_unit|Selector150~0                             ; Modified ; Timing optimization ;
; yoshi_sprite:yoshi_unit|col[0]~2                                  ; Modified ; Timing optimization ;
; yoshi_sprite:yoshi_unit|col[2]~6                                  ; Deleted  ; Timing optimization ;
; yoshi_sprite:yoshi_unit|col[2]~7                                  ; Deleted  ; Timing optimization ;
; yoshi_sprite:yoshi_unit|col[2]~8                                  ; Deleted  ; Timing optimization ;
; yoshi_sprite:yoshi_unit|col[2]~9                                  ; Modified ; Timing optimization ;
; yoshi_sprite:yoshi_unit|col[2]~9_RESYN24_BDD25                    ; Created  ; Timing optimization ;
; yoshi_sprite:yoshi_unit|col[2]~9_RESYN26_BDD27                    ; Created  ; Timing optimization ;
; yoshi_sprite:yoshi_unit|col[2]~9_RESYN28_BDD29                    ; Created  ; Timing optimization ;
; yoshi_sprite:yoshi_unit|col[3]~10                                 ; Deleted  ; Timing optimization ;
; yoshi_sprite:yoshi_unit|col[3]~11                                 ; Deleted  ; Timing optimization ;
; yoshi_sprite:yoshi_unit|col[3]~12                                 ; Modified ; Timing optimization ;
; yoshi_sprite:yoshi_unit|col[3]~12_RESYN30_BDD31                   ; Created  ; Timing optimization ;
; yoshi_sprite:yoshi_unit|col[3]~12_RESYN32_BDD33                   ; Created  ; Timing optimization ;
; yoshi_sprite:yoshi_unit|col[3]~12_RESYN34_BDD35                   ; Created  ; Timing optimization ;
; yoshi_sprite:yoshi_unit|collision_time_next[0]~28                 ; Modified ; Timing optimization ;
; yoshi_sprite:yoshi_unit|x_start_next~9                            ; Deleted  ; Timing optimization ;
; yoshi_sprite:yoshi_unit|x_start_next~10                           ; Deleted  ; Timing optimization ;
; yoshi_sprite:yoshi_unit|x_start_next~11                           ; Modified ; Timing optimization ;
; yoshi_sprite:yoshi_unit|x_time_reg[0]~4                           ; Modified ; Timing optimization ;
+-------------------------------------------------------------------+----------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (No Restructuring Performed)                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------+
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |display_top|score_display:score_display_unit|decode_reg[3]                     ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |display_top|score_display:score_display_unit|binary2bcd:bcd_unit|count_reg[3]  ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |display_top|score_display:score_display_unit|binary2bcd:bcd_unit|input_reg[13] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |display_top|ghost_crazy:ghost_crazy_unit|s_x_next[5]                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |display_top|ghost_crazy:ghost_crazy_unit|s_y_next[8]                           ;
; 3:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; Yes        ; |display_top|yoshi_sprite:yoshi_unit|collision_time_reg[17]                     ;
; 8:1                ; 6 bits    ; 30 LEs        ; 24 LEs               ; 6 LEs                  ; Yes        ; |display_top|eggs:eggs_unit|egg_x_reg[0]                                        ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |display_top|score_display:score_display_unit|binary2bcd:bcd_unit|bcd_3_reg[1]  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |display_top|score_display:score_display_unit|binary2bcd:bcd_unit|bcd_2_reg[2]  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |display_top|score_display:score_display_unit|binary2bcd:bcd_unit|bcd_2_reg[0]  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |display_top|score_display:score_display_unit|binary2bcd:bcd_unit|bcd_0_reg[1]  ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |display_top|ghost_bottom:ghost_bottom_unit|s_x_next[8]                         ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |display_top|ghost_bottom:ghost_bottom_unit|s_y_next[9]                         ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |display_top|ghost_top:ghost_top_unit|s_x_next[1]                               ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |display_top|ghost_top:ghost_top_unit|s_y_next[9]                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |display_top|eggs:eggs_unit|egg_y_reg[1]                                        ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |display_top|yoshi_sprite:yoshi_unit|s_x_reg[9]                                 ;
; 17:1               ; 11 bits   ; 121 LEs       ; 44 LEs               ; 77 LEs                 ; Yes        ; |display_top|eggs:eggs_unit|score_reg[13]                                       ;
; 5:1                ; 25 bits   ; 75 LEs        ; 25 LEs               ; 50 LEs                 ; Yes        ; |display_top|yoshi_sprite:yoshi_unit|walk_t_reg[23]                             ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |display_top|game_state_machine:game_FSM|hearts_reg[0]                          ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |display_top|yoshi_sprite:yoshi_unit|s_y_reg[9]                                 ;
; 5:1                ; 28 bits   ; 84 LEs        ; 28 LEs               ; 56 LEs                 ; Yes        ; |display_top|game_state_machine:game_FSM|timeout_reg[24]                        ;
; 8:1                ; 4 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; Yes        ; |display_top|yoshi_sprite:yoshi_unit|x_time_reg[1]                              ;
; 9:1                ; 16 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |display_top|yoshi_sprite:yoshi_unit|x_start_reg[19]                            ;
; 9:1                ; 25 bits   ; 150 LEs       ; 50 LEs               ; 100 LEs                ; Yes        ; |display_top|yoshi_sprite:yoshi_unit|extra_up_reg[17]                           ;
; 11:1               ; 2 bits    ; 14 LEs        ; 6 LEs                ; 8 LEs                  ; Yes        ; |display_top|yoshi_sprite:yoshi_unit|start_reg_y[5]                             ;
; 11:1               ; 16 bits   ; 112 LEs       ; 64 LEs               ; 48 LEs                 ; Yes        ; |display_top|yoshi_sprite:yoshi_unit|x_time_reg[13]                             ;
; 12:1               ; 14 bits   ; 112 LEs       ; 56 LEs               ; 56 LEs                 ; Yes        ; |display_top|yoshi_sprite:yoshi_unit|start_reg_y[19]                            ;
; 13:1               ; 3 bits    ; 24 LEs        ; 9 LEs                ; 15 LEs                 ; Yes        ; |display_top|yoshi_sprite:yoshi_unit|jump_t_reg[1]                              ;
; 14:1               ; 15 bits   ; 135 LEs       ; 75 LEs               ; 60 LEs                 ; Yes        ; |display_top|yoshi_sprite:yoshi_unit|jump_t_reg[12]                             ;
; 25:1               ; 12 bits   ; 192 LEs       ; 96 LEs               ; 96 LEs                 ; Yes        ; |display_top|rgb_reg[7]                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |display_top|eggs:eggs_unit|egg_y_reg[8]                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |display_top|ghost_crazy:ghost_crazy_unit|s_x_next[0]                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |display_top|ghost_crazy:ghost_crazy_unit|s_y_next[0]                           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |display_top|ghost_bottom:ghost_bottom_unit|s_x_next[2]                         ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |display_top|ghost_bottom:ghost_bottom_unit|s_y_next[2]                         ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |display_top|ghost_top:ghost_top_unit|s_x_next[5]                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |display_top|ghost_top:ghost_top_unit|s_y_next[4]                               ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |display_top|yoshi_sprite:yoshi_unit|s_x_reg[6]                                 ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |display_top|yoshi_sprite:yoshi_unit|s_y_reg[8]                                 ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |display_top|yoshi_sprite:yoshi_unit|row[0]                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |display_top|yoshi_sprite:yoshi_unit|x_start_next                               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |display_top|yoshi_sprite:yoshi_unit|x_start_next                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |display_top|eggs:eggs_unit|state_next.waiting                                  ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |display_top|eggs:eggs_unit|egg_x_next                                          ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |display_top|eggs:eggs_unit|egg_type_offset[5]                                  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |display_top|score_display:score_display_unit|row[7]                            ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |display_top|platforms:platforms_unit|col[2]                                    ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |display_top|yoshi_sprite:yoshi_unit|col[0]                                     ;
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |display_top|platforms:platforms_unit|row[2]                                    ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |display_top|game_state_machine:game_FSM|Selector31                             ;
; 9:1                ; 3 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; No         ; |display_top|yoshi_sprite:yoshi_unit|Selector0                                  ;
; 10:1               ; 3 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; No         ; |display_top|platforms:platforms_unit|row[4]                                    ;
; 16:1               ; 5 bits    ; 50 LEs        ; 30 LEs               ; 20 LEs                 ; No         ; |display_top|yoshi_sprite:yoshi_unit|Selector55                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for yoshi_sprite:yoshi_unit|MK9_yoshi_rom:yoshi_rom_unit|altsyncram:altsyncram_component|altsyncram_kjd1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for yoshi_sprite:yoshi_unit|MK9_yoshi_ghost_rom:yoshi_ghost_rom_unit|altsyncram:altsyncram_component|altsyncram_g4e1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ghost_crazy:ghost_crazy_unit|MK9_ghost_crazy_rom:ghost_crazy_unit|altsyncram:altsyncram_component|altsyncram_m4e1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                        ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                         ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ghost_top:ghost_top_unit|MK9_ghost_normal_rom:ghost_normal_unit|altsyncram:altsyncram_component|altsyncram_m7e1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                      ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                       ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ghost_bottom:ghost_bottom_unit|MK9_ghost_normal_rom:ghost_normal_unit|altsyncram:altsyncram_component|altsyncram_m7e1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for platforms:platforms_unit|MK9_walls_rom:walls_unit|altsyncram:altsyncram_component|altsyncram_cgd1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for platforms:platforms_unit|MK9_blocks_rom:blocks_unit|altsyncram:altsyncram_component|altsyncram_6md1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for eggs:eggs_unit|MK9_eggs_rom:eggs_rom_unit|altsyncram:altsyncram_component|altsyncram_efd1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for score_display:score_display_unit|MK9_numbers_rom:numbers_rom_unit|altsyncram:altsyncram_component|altsyncram_ood1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                        ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                         ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for hearts_display:hearts_display_unit|MK9_hearts_rom:hearts_rom_unit|altsyncram:altsyncram_component|altsyncram_gjd1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                        ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                         ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for game_logo_display:game_logo_display_unit|MK9_game_logo_small_2_rom:game_logo_rom_unit|altsyncram:altsyncram_component|altsyncram_1oe1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for gameover_display:gameover_display_unit|MK9_gameover_rom:gameover_rom_unit|altsyncram:altsyncram_component|altsyncram_usd1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:pll1|altpll:altpll_component ;
+-------------------------------+-----------------------+-----------------------+
; Parameter Name                ; Value                 ; Type                  ;
+-------------------------------+-----------------------+-----------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped               ;
; PLL_TYPE                      ; AUTO                  ; Untyped               ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped               ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped               ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped               ;
; SCAN_CHAIN                    ; LONG                  ; Untyped               ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped               ;
; INCLK0_INPUT_FREQUENCY        ; 20833                 ; Signed Integer        ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped               ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped               ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped               ;
; LOCK_HIGH                     ; 1                     ; Untyped               ;
; LOCK_LOW                      ; 1                     ; Untyped               ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped               ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped               ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped               ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped               ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped               ;
; SKIP_VCO                      ; OFF                   ; Untyped               ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped               ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped               ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped               ;
; BANDWIDTH                     ; 0                     ; Untyped               ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped               ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped               ;
; DOWN_SPREAD                   ; 0                     ; Untyped               ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped               ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped               ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped               ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped               ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped               ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped               ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped               ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped               ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped               ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped               ;
; CLK1_MULTIPLY_BY              ; 25                    ; Signed Integer        ;
; CLK0_MULTIPLY_BY              ; 25                    ; Signed Integer        ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped               ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped               ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped               ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped               ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped               ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped               ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped               ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped               ;
; CLK1_DIVIDE_BY                ; 48                    ; Signed Integer        ;
; CLK0_DIVIDE_BY                ; 12                    ; Signed Integer        ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped               ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped               ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped               ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped               ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped               ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped               ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped               ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped               ;
; CLK1_DUTY_CYCLE               ; 50                    ; Signed Integer        ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer        ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped               ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped               ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped               ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped               ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped               ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped               ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped               ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped               ;
; DPA_DIVIDER                   ; 0                     ; Untyped               ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped               ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped               ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped               ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped               ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped               ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped               ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped               ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped               ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped               ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped               ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped               ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped               ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped               ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped               ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped               ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped               ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped               ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped               ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped               ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped               ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped               ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped               ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped               ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped               ;
; VCO_MIN                       ; 0                     ; Untyped               ;
; VCO_MAX                       ; 0                     ; Untyped               ;
; VCO_CENTER                    ; 0                     ; Untyped               ;
; PFD_MIN                       ; 0                     ; Untyped               ;
; PFD_MAX                       ; 0                     ; Untyped               ;
; M_INITIAL                     ; 0                     ; Untyped               ;
; M                             ; 0                     ; Untyped               ;
; N                             ; 1                     ; Untyped               ;
; M2                            ; 1                     ; Untyped               ;
; N2                            ; 1                     ; Untyped               ;
; SS                            ; 1                     ; Untyped               ;
; C0_HIGH                       ; 0                     ; Untyped               ;
; C1_HIGH                       ; 0                     ; Untyped               ;
; C2_HIGH                       ; 0                     ; Untyped               ;
; C3_HIGH                       ; 0                     ; Untyped               ;
; C4_HIGH                       ; 0                     ; Untyped               ;
; C5_HIGH                       ; 0                     ; Untyped               ;
; C6_HIGH                       ; 0                     ; Untyped               ;
; C7_HIGH                       ; 0                     ; Untyped               ;
; C8_HIGH                       ; 0                     ; Untyped               ;
; C9_HIGH                       ; 0                     ; Untyped               ;
; C0_LOW                        ; 0                     ; Untyped               ;
; C1_LOW                        ; 0                     ; Untyped               ;
; C2_LOW                        ; 0                     ; Untyped               ;
; C3_LOW                        ; 0                     ; Untyped               ;
; C4_LOW                        ; 0                     ; Untyped               ;
; C5_LOW                        ; 0                     ; Untyped               ;
; C6_LOW                        ; 0                     ; Untyped               ;
; C7_LOW                        ; 0                     ; Untyped               ;
; C8_LOW                        ; 0                     ; Untyped               ;
; C9_LOW                        ; 0                     ; Untyped               ;
; C0_INITIAL                    ; 0                     ; Untyped               ;
; C1_INITIAL                    ; 0                     ; Untyped               ;
; C2_INITIAL                    ; 0                     ; Untyped               ;
; C3_INITIAL                    ; 0                     ; Untyped               ;
; C4_INITIAL                    ; 0                     ; Untyped               ;
; C5_INITIAL                    ; 0                     ; Untyped               ;
; C6_INITIAL                    ; 0                     ; Untyped               ;
; C7_INITIAL                    ; 0                     ; Untyped               ;
; C8_INITIAL                    ; 0                     ; Untyped               ;
; C9_INITIAL                    ; 0                     ; Untyped               ;
; C0_MODE                       ; BYPASS                ; Untyped               ;
; C1_MODE                       ; BYPASS                ; Untyped               ;
; C2_MODE                       ; BYPASS                ; Untyped               ;
; C3_MODE                       ; BYPASS                ; Untyped               ;
; C4_MODE                       ; BYPASS                ; Untyped               ;
; C5_MODE                       ; BYPASS                ; Untyped               ;
; C6_MODE                       ; BYPASS                ; Untyped               ;
; C7_MODE                       ; BYPASS                ; Untyped               ;
; C8_MODE                       ; BYPASS                ; Untyped               ;
; C9_MODE                       ; BYPASS                ; Untyped               ;
; C0_PH                         ; 0                     ; Untyped               ;
; C1_PH                         ; 0                     ; Untyped               ;
; C2_PH                         ; 0                     ; Untyped               ;
; C3_PH                         ; 0                     ; Untyped               ;
; C4_PH                         ; 0                     ; Untyped               ;
; C5_PH                         ; 0                     ; Untyped               ;
; C6_PH                         ; 0                     ; Untyped               ;
; C7_PH                         ; 0                     ; Untyped               ;
; C8_PH                         ; 0                     ; Untyped               ;
; C9_PH                         ; 0                     ; Untyped               ;
; L0_HIGH                       ; 1                     ; Untyped               ;
; L1_HIGH                       ; 1                     ; Untyped               ;
; G0_HIGH                       ; 1                     ; Untyped               ;
; G1_HIGH                       ; 1                     ; Untyped               ;
; G2_HIGH                       ; 1                     ; Untyped               ;
; G3_HIGH                       ; 1                     ; Untyped               ;
; E0_HIGH                       ; 1                     ; Untyped               ;
; E1_HIGH                       ; 1                     ; Untyped               ;
; E2_HIGH                       ; 1                     ; Untyped               ;
; E3_HIGH                       ; 1                     ; Untyped               ;
; L0_LOW                        ; 1                     ; Untyped               ;
; L1_LOW                        ; 1                     ; Untyped               ;
; G0_LOW                        ; 1                     ; Untyped               ;
; G1_LOW                        ; 1                     ; Untyped               ;
; G2_LOW                        ; 1                     ; Untyped               ;
; G3_LOW                        ; 1                     ; Untyped               ;
; E0_LOW                        ; 1                     ; Untyped               ;
; E1_LOW                        ; 1                     ; Untyped               ;
; E2_LOW                        ; 1                     ; Untyped               ;
; E3_LOW                        ; 1                     ; Untyped               ;
; L0_INITIAL                    ; 1                     ; Untyped               ;
; L1_INITIAL                    ; 1                     ; Untyped               ;
; G0_INITIAL                    ; 1                     ; Untyped               ;
; G1_INITIAL                    ; 1                     ; Untyped               ;
; G2_INITIAL                    ; 1                     ; Untyped               ;
; G3_INITIAL                    ; 1                     ; Untyped               ;
; E0_INITIAL                    ; 1                     ; Untyped               ;
; E1_INITIAL                    ; 1                     ; Untyped               ;
; E2_INITIAL                    ; 1                     ; Untyped               ;
; E3_INITIAL                    ; 1                     ; Untyped               ;
; L0_MODE                       ; BYPASS                ; Untyped               ;
; L1_MODE                       ; BYPASS                ; Untyped               ;
; G0_MODE                       ; BYPASS                ; Untyped               ;
; G1_MODE                       ; BYPASS                ; Untyped               ;
; G2_MODE                       ; BYPASS                ; Untyped               ;
; G3_MODE                       ; BYPASS                ; Untyped               ;
; E0_MODE                       ; BYPASS                ; Untyped               ;
; E1_MODE                       ; BYPASS                ; Untyped               ;
; E2_MODE                       ; BYPASS                ; Untyped               ;
; E3_MODE                       ; BYPASS                ; Untyped               ;
; L0_PH                         ; 0                     ; Untyped               ;
; L1_PH                         ; 0                     ; Untyped               ;
; G0_PH                         ; 0                     ; Untyped               ;
; G1_PH                         ; 0                     ; Untyped               ;
; G2_PH                         ; 0                     ; Untyped               ;
; G3_PH                         ; 0                     ; Untyped               ;
; E0_PH                         ; 0                     ; Untyped               ;
; E1_PH                         ; 0                     ; Untyped               ;
; E2_PH                         ; 0                     ; Untyped               ;
; E3_PH                         ; 0                     ; Untyped               ;
; M_PH                          ; 0                     ; Untyped               ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped               ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped               ;
; CLK0_COUNTER                  ; G0                    ; Untyped               ;
; CLK1_COUNTER                  ; G0                    ; Untyped               ;
; CLK2_COUNTER                  ; G0                    ; Untyped               ;
; CLK3_COUNTER                  ; G0                    ; Untyped               ;
; CLK4_COUNTER                  ; G0                    ; Untyped               ;
; CLK5_COUNTER                  ; G0                    ; Untyped               ;
; CLK6_COUNTER                  ; E0                    ; Untyped               ;
; CLK7_COUNTER                  ; E1                    ; Untyped               ;
; CLK8_COUNTER                  ; E2                    ; Untyped               ;
; CLK9_COUNTER                  ; E3                    ; Untyped               ;
; L0_TIME_DELAY                 ; 0                     ; Untyped               ;
; L1_TIME_DELAY                 ; 0                     ; Untyped               ;
; G0_TIME_DELAY                 ; 0                     ; Untyped               ;
; G1_TIME_DELAY                 ; 0                     ; Untyped               ;
; G2_TIME_DELAY                 ; 0                     ; Untyped               ;
; G3_TIME_DELAY                 ; 0                     ; Untyped               ;
; E0_TIME_DELAY                 ; 0                     ; Untyped               ;
; E1_TIME_DELAY                 ; 0                     ; Untyped               ;
; E2_TIME_DELAY                 ; 0                     ; Untyped               ;
; E3_TIME_DELAY                 ; 0                     ; Untyped               ;
; M_TIME_DELAY                  ; 0                     ; Untyped               ;
; N_TIME_DELAY                  ; 0                     ; Untyped               ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped               ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped               ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped               ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped               ;
; ENABLE0_COUNTER               ; L0                    ; Untyped               ;
; ENABLE1_COUNTER               ; L0                    ; Untyped               ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped               ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped               ;
; LOOP_FILTER_C                 ; 5                     ; Untyped               ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped               ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped               ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped               ;
; VCO_POST_SCALE                ; 0                     ; Untyped               ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped               ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped               ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped               ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E          ; Untyped               ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped               ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped               ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped               ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped               ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK0                     ; PORT_USED             ; Untyped               ;
; PORT_CLK1                     ; PORT_USED             ; Untyped               ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped               ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped               ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped               ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped               ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped               ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped               ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped               ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped               ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped               ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped               ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_LOCKED                   ; PORT_UNUSED           ; Untyped               ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped               ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped               ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped               ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped               ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped               ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped               ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped               ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped               ;
; M_TEST_SOURCE                 ; 5                     ; Untyped               ;
; C0_TEST_SOURCE                ; 5                     ; Untyped               ;
; C1_TEST_SOURCE                ; 5                     ; Untyped               ;
; C2_TEST_SOURCE                ; 5                     ; Untyped               ;
; C3_TEST_SOURCE                ; 5                     ; Untyped               ;
; C4_TEST_SOURCE                ; 5                     ; Untyped               ;
; C5_TEST_SOURCE                ; 5                     ; Untyped               ;
; C6_TEST_SOURCE                ; 5                     ; Untyped               ;
; C7_TEST_SOURCE                ; 5                     ; Untyped               ;
; C8_TEST_SOURCE                ; 5                     ; Untyped               ;
; C9_TEST_SOURCE                ; 5                     ; Untyped               ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped               ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped               ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped               ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped               ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped               ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped               ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped               ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped               ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE        ;
+-------------------------------+-----------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: yoshi_sprite:yoshi_unit|MK9_yoshi_rom:yoshi_rom_unit|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------------+--------------------------------------------------------+
; Parameter Name                     ; Value                               ; Type                                                   ;
+------------------------------------+-------------------------------------+--------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                   ; Untyped                                                ;
; AUTO_CARRY_CHAINS                  ; ON                                  ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                                 ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                ; ON                                  ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                 ; IGNORE_CASCADE                                         ;
; WIDTH_BYTEENA                      ; 1                                   ; Untyped                                                ;
; OPERATION_MODE                     ; ROM                                 ; Untyped                                                ;
; WIDTH_A                            ; 12                                  ; Signed Integer                                         ;
; WIDTHAD_A                          ; 11                                  ; Signed Integer                                         ;
; NUMWORDS_A                         ; 2048                                ; Signed Integer                                         ;
; OUTDATA_REG_A                      ; CLOCK0                              ; Untyped                                                ;
; ADDRESS_ACLR_A                     ; NONE                                ; Untyped                                                ;
; OUTDATA_ACLR_A                     ; NONE                                ; Untyped                                                ;
; WRCONTROL_ACLR_A                   ; NONE                                ; Untyped                                                ;
; INDATA_ACLR_A                      ; NONE                                ; Untyped                                                ;
; BYTEENA_ACLR_A                     ; NONE                                ; Untyped                                                ;
; WIDTH_B                            ; 1                                   ; Untyped                                                ;
; WIDTHAD_B                          ; 1                                   ; Untyped                                                ;
; NUMWORDS_B                         ; 1                                   ; Untyped                                                ;
; INDATA_REG_B                       ; CLOCK1                              ; Untyped                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                              ; Untyped                                                ;
; RDCONTROL_REG_B                    ; CLOCK1                              ; Untyped                                                ;
; ADDRESS_REG_B                      ; CLOCK1                              ; Untyped                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED                        ; Untyped                                                ;
; BYTEENA_REG_B                      ; CLOCK1                              ; Untyped                                                ;
; INDATA_ACLR_B                      ; NONE                                ; Untyped                                                ;
; WRCONTROL_ACLR_B                   ; NONE                                ; Untyped                                                ;
; ADDRESS_ACLR_B                     ; NONE                                ; Untyped                                                ;
; OUTDATA_ACLR_B                     ; NONE                                ; Untyped                                                ;
; RDCONTROL_ACLR_B                   ; NONE                                ; Untyped                                                ;
; BYTEENA_ACLR_B                     ; NONE                                ; Untyped                                                ;
; WIDTH_BYTEENA_A                    ; 1                                   ; Signed Integer                                         ;
; WIDTH_BYTEENA_B                    ; 1                                   ; Untyped                                                ;
; RAM_BLOCK_TYPE                     ; M9K                                 ; Untyped                                                ;
; BYTE_SIZE                          ; 8                                   ; Untyped                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                           ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                ; Untyped                                                ;
; INIT_FILE                          ; ../rom_conversion/mif/yoshi_rom.mif ; Untyped                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A                              ; Untyped                                                ;
; MAXIMUM_DEPTH                      ; 0                                   ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                              ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                              ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                              ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                              ; Untyped                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                     ; Untyped                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                     ; Untyped                                                ;
; ENABLE_ECC                         ; FALSE                               ; Untyped                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                               ; Untyped                                                ;
; WIDTH_ECCSTATUS                    ; 3                                   ; Untyped                                                ;
; DEVICE_FAMILY                      ; Cyclone IV E                        ; Untyped                                                ;
; CBXI_PARAMETER                     ; altsyncram_kjd1                     ; Untyped                                                ;
+------------------------------------+-------------------------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: yoshi_sprite:yoshi_unit|MK9_yoshi_ghost_rom:yoshi_ghost_rom_unit|altsyncram:altsyncram_component ;
+------------------------------------+------------------------------------------+---------------------------------------------------------------+
; Parameter Name                     ; Value                                    ; Type                                                          ;
+------------------------------------+------------------------------------------+---------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                        ; Untyped                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                                       ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                                      ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                                       ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                      ; IGNORE_CASCADE                                                ;
; WIDTH_BYTEENA                      ; 1                                        ; Untyped                                                       ;
; OPERATION_MODE                     ; ROM                                      ; Untyped                                                       ;
; WIDTH_A                            ; 12                                       ; Signed Integer                                                ;
; WIDTHAD_A                          ; 11                                       ; Signed Integer                                                ;
; NUMWORDS_A                         ; 2048                                     ; Signed Integer                                                ;
; OUTDATA_REG_A                      ; CLOCK0                                   ; Untyped                                                       ;
; ADDRESS_ACLR_A                     ; NONE                                     ; Untyped                                                       ;
; OUTDATA_ACLR_A                     ; NONE                                     ; Untyped                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                                     ; Untyped                                                       ;
; INDATA_ACLR_A                      ; NONE                                     ; Untyped                                                       ;
; BYTEENA_ACLR_A                     ; NONE                                     ; Untyped                                                       ;
; WIDTH_B                            ; 1                                        ; Untyped                                                       ;
; WIDTHAD_B                          ; 1                                        ; Untyped                                                       ;
; NUMWORDS_B                         ; 1                                        ; Untyped                                                       ;
; INDATA_REG_B                       ; CLOCK1                                   ; Untyped                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                   ; Untyped                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1                                   ; Untyped                                                       ;
; ADDRESS_REG_B                      ; CLOCK1                                   ; Untyped                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED                             ; Untyped                                                       ;
; BYTEENA_REG_B                      ; CLOCK1                                   ; Untyped                                                       ;
; INDATA_ACLR_B                      ; NONE                                     ; Untyped                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                                     ; Untyped                                                       ;
; ADDRESS_ACLR_B                     ; NONE                                     ; Untyped                                                       ;
; OUTDATA_ACLR_B                     ; NONE                                     ; Untyped                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                                     ; Untyped                                                       ;
; BYTEENA_ACLR_B                     ; NONE                                     ; Untyped                                                       ;
; WIDTH_BYTEENA_A                    ; 1                                        ; Signed Integer                                                ;
; WIDTH_BYTEENA_B                    ; 1                                        ; Untyped                                                       ;
; RAM_BLOCK_TYPE                     ; M9K                                      ; Untyped                                                       ;
; BYTE_SIZE                          ; 8                                        ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                     ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                     ; Untyped                                                       ;
; INIT_FILE                          ; ../rom_conversion/mif/yoshi_gost_rom.mif ; Untyped                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                                   ; Untyped                                                       ;
; MAXIMUM_DEPTH                      ; 0                                        ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                   ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                   ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                   ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                   ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                          ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                          ; Untyped                                                       ;
; ENABLE_ECC                         ; FALSE                                    ; Untyped                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                    ; Untyped                                                       ;
; WIDTH_ECCSTATUS                    ; 3                                        ; Untyped                                                       ;
; DEVICE_FAMILY                      ; Cyclone IV E                             ; Untyped                                                       ;
; CBXI_PARAMETER                     ; altsyncram_g4e1                          ; Untyped                                                       ;
+------------------------------------+------------------------------------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ghost_crazy:ghost_crazy_unit|MK9_ghost_crazy_rom:ghost_crazy_unit|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------------------+---------------------------------------------------------------+
; Parameter Name                     ; Value                                     ; Type                                                          ;
+------------------------------------+-------------------------------------------+---------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                         ; Untyped                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                                        ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                                       ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                                        ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                       ; IGNORE_CASCADE                                                ;
; WIDTH_BYTEENA                      ; 1                                         ; Untyped                                                       ;
; OPERATION_MODE                     ; ROM                                       ; Untyped                                                       ;
; WIDTH_A                            ; 12                                        ; Signed Integer                                                ;
; WIDTHAD_A                          ; 9                                         ; Signed Integer                                                ;
; NUMWORDS_A                         ; 512                                       ; Signed Integer                                                ;
; OUTDATA_REG_A                      ; CLOCK0                                    ; Untyped                                                       ;
; ADDRESS_ACLR_A                     ; NONE                                      ; Untyped                                                       ;
; OUTDATA_ACLR_A                     ; NONE                                      ; Untyped                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                                      ; Untyped                                                       ;
; INDATA_ACLR_A                      ; NONE                                      ; Untyped                                                       ;
; BYTEENA_ACLR_A                     ; NONE                                      ; Untyped                                                       ;
; WIDTH_B                            ; 1                                         ; Untyped                                                       ;
; WIDTHAD_B                          ; 1                                         ; Untyped                                                       ;
; NUMWORDS_B                         ; 1                                         ; Untyped                                                       ;
; INDATA_REG_B                       ; CLOCK1                                    ; Untyped                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                    ; Untyped                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1                                    ; Untyped                                                       ;
; ADDRESS_REG_B                      ; CLOCK1                                    ; Untyped                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED                              ; Untyped                                                       ;
; BYTEENA_REG_B                      ; CLOCK1                                    ; Untyped                                                       ;
; INDATA_ACLR_B                      ; NONE                                      ; Untyped                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                                      ; Untyped                                                       ;
; ADDRESS_ACLR_B                     ; NONE                                      ; Untyped                                                       ;
; OUTDATA_ACLR_B                     ; NONE                                      ; Untyped                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                                      ; Untyped                                                       ;
; BYTEENA_ACLR_B                     ; NONE                                      ; Untyped                                                       ;
; WIDTH_BYTEENA_A                    ; 1                                         ; Signed Integer                                                ;
; WIDTH_BYTEENA_B                    ; 1                                         ; Untyped                                                       ;
; RAM_BLOCK_TYPE                     ; M9K                                       ; Untyped                                                       ;
; BYTE_SIZE                          ; 8                                         ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                 ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                      ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                      ; Untyped                                                       ;
; INIT_FILE                          ; ../rom_conversion/mif/crazy_ghost_rom.mif ; Untyped                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                                    ; Untyped                                                       ;
; MAXIMUM_DEPTH                      ; 0                                         ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                    ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                    ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                    ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                    ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                           ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                           ; Untyped                                                       ;
; ENABLE_ECC                         ; FALSE                                     ; Untyped                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                     ; Untyped                                                       ;
; WIDTH_ECCSTATUS                    ; 3                                         ; Untyped                                                       ;
; DEVICE_FAMILY                      ; Cyclone IV E                              ; Untyped                                                       ;
; CBXI_PARAMETER                     ; altsyncram_m4e1                           ; Untyped                                                       ;
+------------------------------------+-------------------------------------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ghost_top:ghost_top_unit|MK9_ghost_normal_rom:ghost_normal_unit|altsyncram:altsyncram_component ;
+------------------------------------+--------------------------------------------+------------------------------------------------------------+
; Parameter Name                     ; Value                                      ; Type                                                       ;
+------------------------------------+--------------------------------------------+------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                          ; Untyped                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                                         ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                                        ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS                ; ON                                         ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                        ; IGNORE_CASCADE                                             ;
; WIDTH_BYTEENA                      ; 1                                          ; Untyped                                                    ;
; OPERATION_MODE                     ; ROM                                        ; Untyped                                                    ;
; WIDTH_A                            ; 12                                         ; Signed Integer                                             ;
; WIDTHAD_A                          ; 9                                          ; Signed Integer                                             ;
; NUMWORDS_A                         ; 512                                        ; Signed Integer                                             ;
; OUTDATA_REG_A                      ; CLOCK0                                     ; Untyped                                                    ;
; ADDRESS_ACLR_A                     ; NONE                                       ; Untyped                                                    ;
; OUTDATA_ACLR_A                     ; NONE                                       ; Untyped                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                                       ; Untyped                                                    ;
; INDATA_ACLR_A                      ; NONE                                       ; Untyped                                                    ;
; BYTEENA_ACLR_A                     ; NONE                                       ; Untyped                                                    ;
; WIDTH_B                            ; 1                                          ; Untyped                                                    ;
; WIDTHAD_B                          ; 1                                          ; Untyped                                                    ;
; NUMWORDS_B                         ; 1                                          ; Untyped                                                    ;
; INDATA_REG_B                       ; CLOCK1                                     ; Untyped                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                     ; Untyped                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1                                     ; Untyped                                                    ;
; ADDRESS_REG_B                      ; CLOCK1                                     ; Untyped                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED                               ; Untyped                                                    ;
; BYTEENA_REG_B                      ; CLOCK1                                     ; Untyped                                                    ;
; INDATA_ACLR_B                      ; NONE                                       ; Untyped                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                                       ; Untyped                                                    ;
; ADDRESS_ACLR_B                     ; NONE                                       ; Untyped                                                    ;
; OUTDATA_ACLR_B                     ; NONE                                       ; Untyped                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                                       ; Untyped                                                    ;
; BYTEENA_ACLR_B                     ; NONE                                       ; Untyped                                                    ;
; WIDTH_BYTEENA_A                    ; 1                                          ; Signed Integer                                             ;
; WIDTH_BYTEENA_B                    ; 1                                          ; Untyped                                                    ;
; RAM_BLOCK_TYPE                     ; M9K                                        ; Untyped                                                    ;
; BYTE_SIZE                          ; 8                                          ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                  ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                       ; Untyped                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                       ; Untyped                                                    ;
; INIT_FILE                          ; ../rom_conversion/mif/normal_ghost_rom.mif ; Untyped                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                                     ; Untyped                                                    ;
; MAXIMUM_DEPTH                      ; 0                                          ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                     ; Untyped                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                     ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                     ; Untyped                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                     ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                            ; Untyped                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                            ; Untyped                                                    ;
; ENABLE_ECC                         ; FALSE                                      ; Untyped                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                      ; Untyped                                                    ;
; WIDTH_ECCSTATUS                    ; 3                                          ; Untyped                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E                               ; Untyped                                                    ;
; CBXI_PARAMETER                     ; altsyncram_m7e1                            ; Untyped                                                    ;
+------------------------------------+--------------------------------------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ghost_bottom:ghost_bottom_unit|MK9_ghost_normal_rom:ghost_normal_unit|altsyncram:altsyncram_component ;
+------------------------------------+--------------------------------------------+------------------------------------------------------------------+
; Parameter Name                     ; Value                                      ; Type                                                             ;
+------------------------------------+--------------------------------------------+------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                          ; Untyped                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                                         ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                                        ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                                         ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                        ; IGNORE_CASCADE                                                   ;
; WIDTH_BYTEENA                      ; 1                                          ; Untyped                                                          ;
; OPERATION_MODE                     ; ROM                                        ; Untyped                                                          ;
; WIDTH_A                            ; 12                                         ; Signed Integer                                                   ;
; WIDTHAD_A                          ; 9                                          ; Signed Integer                                                   ;
; NUMWORDS_A                         ; 512                                        ; Signed Integer                                                   ;
; OUTDATA_REG_A                      ; CLOCK0                                     ; Untyped                                                          ;
; ADDRESS_ACLR_A                     ; NONE                                       ; Untyped                                                          ;
; OUTDATA_ACLR_A                     ; NONE                                       ; Untyped                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                                       ; Untyped                                                          ;
; INDATA_ACLR_A                      ; NONE                                       ; Untyped                                                          ;
; BYTEENA_ACLR_A                     ; NONE                                       ; Untyped                                                          ;
; WIDTH_B                            ; 1                                          ; Untyped                                                          ;
; WIDTHAD_B                          ; 1                                          ; Untyped                                                          ;
; NUMWORDS_B                         ; 1                                          ; Untyped                                                          ;
; INDATA_REG_B                       ; CLOCK1                                     ; Untyped                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                     ; Untyped                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1                                     ; Untyped                                                          ;
; ADDRESS_REG_B                      ; CLOCK1                                     ; Untyped                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED                               ; Untyped                                                          ;
; BYTEENA_REG_B                      ; CLOCK1                                     ; Untyped                                                          ;
; INDATA_ACLR_B                      ; NONE                                       ; Untyped                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                                       ; Untyped                                                          ;
; ADDRESS_ACLR_B                     ; NONE                                       ; Untyped                                                          ;
; OUTDATA_ACLR_B                     ; NONE                                       ; Untyped                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                                       ; Untyped                                                          ;
; BYTEENA_ACLR_B                     ; NONE                                       ; Untyped                                                          ;
; WIDTH_BYTEENA_A                    ; 1                                          ; Signed Integer                                                   ;
; WIDTH_BYTEENA_B                    ; 1                                          ; Untyped                                                          ;
; RAM_BLOCK_TYPE                     ; M9K                                        ; Untyped                                                          ;
; BYTE_SIZE                          ; 8                                          ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                  ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                       ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                       ; Untyped                                                          ;
; INIT_FILE                          ; ../rom_conversion/mif/normal_ghost_rom.mif ; Untyped                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A                                     ; Untyped                                                          ;
; MAXIMUM_DEPTH                      ; 0                                          ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                     ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                     ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                     ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                     ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                            ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                            ; Untyped                                                          ;
; ENABLE_ECC                         ; FALSE                                      ; Untyped                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                      ; Untyped                                                          ;
; WIDTH_ECCSTATUS                    ; 3                                          ; Untyped                                                          ;
; DEVICE_FAMILY                      ; Cyclone IV E                               ; Untyped                                                          ;
; CBXI_PARAMETER                     ; altsyncram_m7e1                            ; Untyped                                                          ;
+------------------------------------+--------------------------------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platforms:platforms_unit|MK9_walls_rom:walls_unit|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------------+-----------------------------------------------------+
; Parameter Name                     ; Value                               ; Type                                                ;
+------------------------------------+-------------------------------------+-----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                   ; Untyped                                             ;
; AUTO_CARRY_CHAINS                  ; ON                                  ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                                 ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                ; ON                                  ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                 ; IGNORE_CASCADE                                      ;
; WIDTH_BYTEENA                      ; 1                                   ; Untyped                                             ;
; OPERATION_MODE                     ; ROM                                 ; Untyped                                             ;
; WIDTH_A                            ; 12                                  ; Signed Integer                                      ;
; WIDTHAD_A                          ; 9                                   ; Signed Integer                                      ;
; NUMWORDS_A                         ; 512                                 ; Signed Integer                                      ;
; OUTDATA_REG_A                      ; CLOCK0                              ; Untyped                                             ;
; ADDRESS_ACLR_A                     ; NONE                                ; Untyped                                             ;
; OUTDATA_ACLR_A                     ; NONE                                ; Untyped                                             ;
; WRCONTROL_ACLR_A                   ; NONE                                ; Untyped                                             ;
; INDATA_ACLR_A                      ; NONE                                ; Untyped                                             ;
; BYTEENA_ACLR_A                     ; NONE                                ; Untyped                                             ;
; WIDTH_B                            ; 1                                   ; Untyped                                             ;
; WIDTHAD_B                          ; 1                                   ; Untyped                                             ;
; NUMWORDS_B                         ; 1                                   ; Untyped                                             ;
; INDATA_REG_B                       ; CLOCK1                              ; Untyped                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                              ; Untyped                                             ;
; RDCONTROL_REG_B                    ; CLOCK1                              ; Untyped                                             ;
; ADDRESS_REG_B                      ; CLOCK1                              ; Untyped                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                        ; Untyped                                             ;
; BYTEENA_REG_B                      ; CLOCK1                              ; Untyped                                             ;
; INDATA_ACLR_B                      ; NONE                                ; Untyped                                             ;
; WRCONTROL_ACLR_B                   ; NONE                                ; Untyped                                             ;
; ADDRESS_ACLR_B                     ; NONE                                ; Untyped                                             ;
; OUTDATA_ACLR_B                     ; NONE                                ; Untyped                                             ;
; RDCONTROL_ACLR_B                   ; NONE                                ; Untyped                                             ;
; BYTEENA_ACLR_B                     ; NONE                                ; Untyped                                             ;
; WIDTH_BYTEENA_A                    ; 1                                   ; Signed Integer                                      ;
; WIDTH_BYTEENA_B                    ; 1                                   ; Untyped                                             ;
; RAM_BLOCK_TYPE                     ; M9K                                 ; Untyped                                             ;
; BYTE_SIZE                          ; 8                                   ; Untyped                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                           ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                ; Untyped                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                ; Untyped                                             ;
; INIT_FILE                          ; ../rom_conversion/mif/walls_rom.mif ; Untyped                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                              ; Untyped                                             ;
; MAXIMUM_DEPTH                      ; 0                                   ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                              ; Untyped                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                              ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                              ; Untyped                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                              ; Untyped                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                     ; Untyped                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                     ; Untyped                                             ;
; ENABLE_ECC                         ; FALSE                               ; Untyped                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                               ; Untyped                                             ;
; WIDTH_ECCSTATUS                    ; 3                                   ; Untyped                                             ;
; DEVICE_FAMILY                      ; Cyclone IV E                        ; Untyped                                             ;
; CBXI_PARAMETER                     ; altsyncram_cgd1                     ; Untyped                                             ;
+------------------------------------+-------------------------------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: platforms:platforms_unit|MK9_blocks_rom:blocks_unit|altsyncram:altsyncram_component ;
+------------------------------------+--------------------------------------+------------------------------------------------------+
; Parameter Name                     ; Value                                ; Type                                                 ;
+------------------------------------+--------------------------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                    ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                                   ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                                  ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                                   ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                  ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                                    ; Untyped                                              ;
; OPERATION_MODE                     ; ROM                                  ; Untyped                                              ;
; WIDTH_A                            ; 12                                   ; Signed Integer                                       ;
; WIDTHAD_A                          ; 11                                   ; Signed Integer                                       ;
; NUMWORDS_A                         ; 2048                                 ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; CLOCK0                               ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                                 ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                                 ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                                 ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                                 ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                                 ; Untyped                                              ;
; WIDTH_B                            ; 1                                    ; Untyped                                              ;
; WIDTHAD_B                          ; 1                                    ; Untyped                                              ;
; NUMWORDS_B                         ; 1                                    ; Untyped                                              ;
; INDATA_REG_B                       ; CLOCK1                               ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                               ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1                               ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1                               ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED                         ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1                               ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                                 ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                                 ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                                 ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                                 ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 1                                    ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                                    ; Untyped                                              ;
; RAM_BLOCK_TYPE                     ; M9K                                  ; Untyped                                              ;
; BYTE_SIZE                          ; 8                                    ; Untyped                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                            ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                              ;
; INIT_FILE                          ; ../rom_conversion/mif/blocks_rom.mif ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                               ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 0                                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                               ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                               ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                               ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                      ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                      ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                                ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                                    ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone IV E                         ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_6md1                      ; Untyped                                              ;
+------------------------------------+--------------------------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: eggs:eggs_unit|MK9_eggs_rom:eggs_rom_unit|altsyncram:altsyncram_component ;
+------------------------------------+------------------------------------+----------------------------------------------+
; Parameter Name                     ; Value                              ; Type                                         ;
+------------------------------------+------------------------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                  ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                                 ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                                ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                                 ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                                  ; Untyped                                      ;
; OPERATION_MODE                     ; ROM                                ; Untyped                                      ;
; WIDTH_A                            ; 12                                 ; Signed Integer                               ;
; WIDTHAD_A                          ; 11                                 ; Signed Integer                               ;
; NUMWORDS_A                         ; 2048                               ; Signed Integer                               ;
; OUTDATA_REG_A                      ; CLOCK0                             ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                               ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                               ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                               ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                               ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                               ; Untyped                                      ;
; WIDTH_B                            ; 1                                  ; Untyped                                      ;
; WIDTHAD_B                          ; 1                                  ; Untyped                                      ;
; NUMWORDS_B                         ; 1                                  ; Untyped                                      ;
; INDATA_REG_B                       ; CLOCK1                             ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                             ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1                             ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK1                             ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED                       ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1                             ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                               ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                               ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                               ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                               ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                               ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                               ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 1                                  ; Signed Integer                               ;
; WIDTH_BYTEENA_B                    ; 1                                  ; Untyped                                      ;
; RAM_BLOCK_TYPE                     ; M9K                                ; Untyped                                      ;
; BYTE_SIZE                          ; 8                                  ; Untyped                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                          ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ               ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ               ; Untyped                                      ;
; INIT_FILE                          ; ../rom_conversion/mif/eggs_rom.mif ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A                             ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 0                                  ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                             ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                             ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                             ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                             ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                    ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                    ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                              ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                              ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                                  ; Untyped                                      ;
; DEVICE_FAMILY                      ; Cyclone IV E                       ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_efd1                    ; Untyped                                      ;
+------------------------------------+------------------------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: score_display:score_display_unit|MK9_numbers_rom:numbers_rom_unit|altsyncram:altsyncram_component ;
+------------------------------------+---------------------------------------+-------------------------------------------------------------------+
; Parameter Name                     ; Value                                 ; Type                                                              ;
+------------------------------------+---------------------------------------+-------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                     ; Untyped                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                                    ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                                   ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                                    ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                   ; IGNORE_CASCADE                                                    ;
; WIDTH_BYTEENA                      ; 1                                     ; Untyped                                                           ;
; OPERATION_MODE                     ; ROM                                   ; Untyped                                                           ;
; WIDTH_A                            ; 1                                     ; Signed Integer                                                    ;
; WIDTHAD_A                          ; 12                                    ; Signed Integer                                                    ;
; NUMWORDS_A                         ; 4096                                  ; Signed Integer                                                    ;
; OUTDATA_REG_A                      ; CLOCK0                                ; Untyped                                                           ;
; ADDRESS_ACLR_A                     ; NONE                                  ; Untyped                                                           ;
; OUTDATA_ACLR_A                     ; NONE                                  ; Untyped                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                                  ; Untyped                                                           ;
; INDATA_ACLR_A                      ; NONE                                  ; Untyped                                                           ;
; BYTEENA_ACLR_A                     ; NONE                                  ; Untyped                                                           ;
; WIDTH_B                            ; 1                                     ; Untyped                                                           ;
; WIDTHAD_B                          ; 1                                     ; Untyped                                                           ;
; NUMWORDS_B                         ; 1                                     ; Untyped                                                           ;
; INDATA_REG_B                       ; CLOCK1                                ; Untyped                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                ; Untyped                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1                                ; Untyped                                                           ;
; ADDRESS_REG_B                      ; CLOCK1                                ; Untyped                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED                          ; Untyped                                                           ;
; BYTEENA_REG_B                      ; CLOCK1                                ; Untyped                                                           ;
; INDATA_ACLR_B                      ; NONE                                  ; Untyped                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                                  ; Untyped                                                           ;
; ADDRESS_ACLR_B                     ; NONE                                  ; Untyped                                                           ;
; OUTDATA_ACLR_B                     ; NONE                                  ; Untyped                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                                  ; Untyped                                                           ;
; BYTEENA_ACLR_B                     ; NONE                                  ; Untyped                                                           ;
; WIDTH_BYTEENA_A                    ; 1                                     ; Signed Integer                                                    ;
; WIDTH_BYTEENA_B                    ; 1                                     ; Untyped                                                           ;
; RAM_BLOCK_TYPE                     ; M9K                                   ; Untyped                                                           ;
; BYTE_SIZE                          ; 8                                     ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                             ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                  ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                  ; Untyped                                                           ;
; INIT_FILE                          ; ../rom_conversion/mif/numbers_rom.mif ; Untyped                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A                                ; Untyped                                                           ;
; MAXIMUM_DEPTH                      ; 0                                     ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                       ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                       ; Untyped                                                           ;
; ENABLE_ECC                         ; FALSE                                 ; Untyped                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                 ; Untyped                                                           ;
; WIDTH_ECCSTATUS                    ; 3                                     ; Untyped                                                           ;
; DEVICE_FAMILY                      ; Cyclone IV E                          ; Untyped                                                           ;
; CBXI_PARAMETER                     ; altsyncram_ood1                       ; Untyped                                                           ;
+------------------------------------+---------------------------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hearts_display:hearts_display_unit|MK9_hearts_rom:hearts_rom_unit|altsyncram:altsyncram_component ;
+------------------------------------+--------------------------------------+--------------------------------------------------------------------+
; Parameter Name                     ; Value                                ; Type                                                               ;
+------------------------------------+--------------------------------------+--------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                    ; Untyped                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                                   ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                  ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                                   ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                  ; IGNORE_CASCADE                                                     ;
; WIDTH_BYTEENA                      ; 1                                    ; Untyped                                                            ;
; OPERATION_MODE                     ; ROM                                  ; Untyped                                                            ;
; WIDTH_A                            ; 12                                   ; Signed Integer                                                     ;
; WIDTHAD_A                          ; 9                                    ; Signed Integer                                                     ;
; NUMWORDS_A                         ; 512                                  ; Signed Integer                                                     ;
; OUTDATA_REG_A                      ; CLOCK0                               ; Untyped                                                            ;
; ADDRESS_ACLR_A                     ; NONE                                 ; Untyped                                                            ;
; OUTDATA_ACLR_A                     ; NONE                                 ; Untyped                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                                 ; Untyped                                                            ;
; INDATA_ACLR_A                      ; NONE                                 ; Untyped                                                            ;
; BYTEENA_ACLR_A                     ; NONE                                 ; Untyped                                                            ;
; WIDTH_B                            ; 1                                    ; Untyped                                                            ;
; WIDTHAD_B                          ; 1                                    ; Untyped                                                            ;
; NUMWORDS_B                         ; 1                                    ; Untyped                                                            ;
; INDATA_REG_B                       ; CLOCK1                               ; Untyped                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                               ; Untyped                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1                               ; Untyped                                                            ;
; ADDRESS_REG_B                      ; CLOCK1                               ; Untyped                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED                         ; Untyped                                                            ;
; BYTEENA_REG_B                      ; CLOCK1                               ; Untyped                                                            ;
; INDATA_ACLR_B                      ; NONE                                 ; Untyped                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                                            ;
; ADDRESS_ACLR_B                     ; NONE                                 ; Untyped                                                            ;
; OUTDATA_ACLR_B                     ; NONE                                 ; Untyped                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                                 ; Untyped                                                            ;
; BYTEENA_ACLR_B                     ; NONE                                 ; Untyped                                                            ;
; WIDTH_BYTEENA_A                    ; 1                                    ; Signed Integer                                                     ;
; WIDTH_BYTEENA_B                    ; 1                                    ; Untyped                                                            ;
; RAM_BLOCK_TYPE                     ; M9K                                  ; Untyped                                                            ;
; BYTE_SIZE                          ; 8                                    ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                            ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                 ; Untyped                                                            ;
; INIT_FILE                          ; ../rom_conversion/mif/hearts_rom.mif ; Untyped                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                               ; Untyped                                                            ;
; MAXIMUM_DEPTH                      ; 0                                    ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                               ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                               ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                      ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                      ; Untyped                                                            ;
; ENABLE_ECC                         ; FALSE                                ; Untyped                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                ; Untyped                                                            ;
; WIDTH_ECCSTATUS                    ; 3                                    ; Untyped                                                            ;
; DEVICE_FAMILY                      ; Cyclone IV E                         ; Untyped                                                            ;
; CBXI_PARAMETER                     ; altsyncram_gjd1                      ; Untyped                                                            ;
+------------------------------------+--------------------------------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: game_logo_display:game_logo_display_unit|MK9_game_logo_small_2_rom:game_logo_rom_unit|altsyncram:altsyncram_component ;
+------------------------------------+-------------------------------------------------+-----------------------------------------------------------------------------+
; Parameter Name                     ; Value                                           ; Type                                                                        ;
+------------------------------------+-------------------------------------------------+-----------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                               ; Untyped                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                                              ; AUTO_CARRY                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                                             ; IGNORE_CARRY                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                                              ; AUTO_CASCADE                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                             ; IGNORE_CASCADE                                                              ;
; WIDTH_BYTEENA                      ; 1                                               ; Untyped                                                                     ;
; OPERATION_MODE                     ; ROM                                             ; Untyped                                                                     ;
; WIDTH_A                            ; 12                                              ; Signed Integer                                                              ;
; WIDTHAD_A                          ; 12                                              ; Signed Integer                                                              ;
; NUMWORDS_A                         ; 4096                                            ; Signed Integer                                                              ;
; OUTDATA_REG_A                      ; CLOCK0                                          ; Untyped                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                                            ; Untyped                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                                            ; Untyped                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                                            ; Untyped                                                                     ;
; INDATA_ACLR_A                      ; NONE                                            ; Untyped                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                                            ; Untyped                                                                     ;
; WIDTH_B                            ; 1                                               ; Untyped                                                                     ;
; WIDTHAD_B                          ; 1                                               ; Untyped                                                                     ;
; NUMWORDS_B                         ; 1                                               ; Untyped                                                                     ;
; INDATA_REG_B                       ; CLOCK1                                          ; Untyped                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                          ; Untyped                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1                                          ; Untyped                                                                     ;
; ADDRESS_REG_B                      ; CLOCK1                                          ; Untyped                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                                    ; Untyped                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1                                          ; Untyped                                                                     ;
; INDATA_ACLR_B                      ; NONE                                            ; Untyped                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                                            ; Untyped                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                                            ; Untyped                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                                            ; Untyped                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                                            ; Untyped                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                                            ; Untyped                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                                               ; Signed Integer                                                              ;
; WIDTH_BYTEENA_B                    ; 1                                               ; Untyped                                                                     ;
; RAM_BLOCK_TYPE                     ; M9K                                             ; Untyped                                                                     ;
; BYTE_SIZE                          ; 8                                               ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                            ; Untyped                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                            ; Untyped                                                                     ;
; INIT_FILE                          ; ../rom_conversion/mif/game_logo_rom_small_2.mif ; Untyped                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                                          ; Untyped                                                                     ;
; MAXIMUM_DEPTH                      ; 0                                               ; Untyped                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                          ; Untyped                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                          ; Untyped                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                          ; Untyped                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                          ; Untyped                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                 ; Untyped                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                 ; Untyped                                                                     ;
; ENABLE_ECC                         ; FALSE                                           ; Untyped                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                           ; Untyped                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                                               ; Untyped                                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV E                                    ; Untyped                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_1oe1                                 ; Untyped                                                                     ;
+------------------------------------+-------------------------------------------------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gameover_display:gameover_display_unit|MK9_gameover_rom:gameover_rom_unit|altsyncram:altsyncram_component ;
+------------------------------------+----------------------------------------+--------------------------------------------------------------------------+
; Parameter Name                     ; Value                                  ; Type                                                                     ;
+------------------------------------+----------------------------------------+--------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE                                                           ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped                                                                  ;
; OPERATION_MODE                     ; ROM                                    ; Untyped                                                                  ;
; WIDTH_A                            ; 12                                     ; Signed Integer                                                           ;
; WIDTHAD_A                          ; 11                                     ; Signed Integer                                                           ;
; NUMWORDS_A                         ; 2048                                   ; Signed Integer                                                           ;
; OUTDATA_REG_A                      ; CLOCK0                                 ; Untyped                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped                                                                  ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped                                                                  ;
; WIDTH_B                            ; 1                                      ; Untyped                                                                  ;
; WIDTHAD_B                          ; 1                                      ; Untyped                                                                  ;
; NUMWORDS_B                         ; 1                                      ; Untyped                                                                  ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped                                                                  ;
; ADDRESS_REG_B                      ; CLOCK1                                 ; Untyped                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                           ; Untyped                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped                                                                  ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                                      ; Signed Integer                                                           ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Untyped                                                                  ;
; RAM_BLOCK_TYPE                     ; M9K                                    ; Untyped                                                                  ;
; BYTE_SIZE                          ; 8                                      ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                                                  ;
; INIT_FILE                          ; ../rom_conversion/mif/gameover_rom.mif ; Untyped                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                                 ; Untyped                                                                  ;
; MAXIMUM_DEPTH                      ; 0                                      ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                 ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                 ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped                                                                  ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Untyped                                                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E                           ; Untyped                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_usd1                        ; Untyped                                                                  ;
+------------------------------------+----------------------------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                     ;
+-------------------------------+----------------------------------+
; Name                          ; Value                            ;
+-------------------------------+----------------------------------+
; Number of entity instances    ; 1                                ;
; Entity Instance               ; pll:pll1|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                           ;
;     -- PLL_TYPE               ; AUTO                             ;
;     -- PRIMARY_CLOCK          ; INCLK0                           ;
;     -- INCLK0_INPUT_FREQUENCY ; 20833                            ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                ;
;     -- VCO_MULTIPLY_BY        ; 0                                ;
;     -- VCO_DIVIDE_BY          ; 0                                ;
+-------------------------------+----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                  ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                 ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 12                                                                                                                    ;
; Entity Instance                           ; yoshi_sprite:yoshi_unit|MK9_yoshi_rom:yoshi_rom_unit|altsyncram:altsyncram_component                                  ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                   ;
;     -- WIDTH_A                            ; 12                                                                                                                    ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                ;
;     -- WIDTH_B                            ; 1                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                             ;
; Entity Instance                           ; yoshi_sprite:yoshi_unit|MK9_yoshi_ghost_rom:yoshi_ghost_rom_unit|altsyncram:altsyncram_component                      ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                   ;
;     -- WIDTH_A                            ; 12                                                                                                                    ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                ;
;     -- WIDTH_B                            ; 1                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                             ;
; Entity Instance                           ; ghost_crazy:ghost_crazy_unit|MK9_ghost_crazy_rom:ghost_crazy_unit|altsyncram:altsyncram_component                     ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                   ;
;     -- WIDTH_A                            ; 12                                                                                                                    ;
;     -- NUMWORDS_A                         ; 512                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                ;
;     -- WIDTH_B                            ; 1                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                             ;
; Entity Instance                           ; ghost_top:ghost_top_unit|MK9_ghost_normal_rom:ghost_normal_unit|altsyncram:altsyncram_component                       ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                   ;
;     -- WIDTH_A                            ; 12                                                                                                                    ;
;     -- NUMWORDS_A                         ; 512                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                ;
;     -- WIDTH_B                            ; 1                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                             ;
; Entity Instance                           ; ghost_bottom:ghost_bottom_unit|MK9_ghost_normal_rom:ghost_normal_unit|altsyncram:altsyncram_component                 ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                   ;
;     -- WIDTH_A                            ; 12                                                                                                                    ;
;     -- NUMWORDS_A                         ; 512                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                ;
;     -- WIDTH_B                            ; 1                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                             ;
; Entity Instance                           ; platforms:platforms_unit|MK9_walls_rom:walls_unit|altsyncram:altsyncram_component                                     ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                   ;
;     -- WIDTH_A                            ; 12                                                                                                                    ;
;     -- NUMWORDS_A                         ; 512                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                ;
;     -- WIDTH_B                            ; 1                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                             ;
; Entity Instance                           ; platforms:platforms_unit|MK9_blocks_rom:blocks_unit|altsyncram:altsyncram_component                                   ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                   ;
;     -- WIDTH_A                            ; 12                                                                                                                    ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                ;
;     -- WIDTH_B                            ; 1                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                             ;
; Entity Instance                           ; eggs:eggs_unit|MK9_eggs_rom:eggs_rom_unit|altsyncram:altsyncram_component                                             ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                   ;
;     -- WIDTH_A                            ; 12                                                                                                                    ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                ;
;     -- WIDTH_B                            ; 1                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                             ;
; Entity Instance                           ; score_display:score_display_unit|MK9_numbers_rom:numbers_rom_unit|altsyncram:altsyncram_component                     ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                   ;
;     -- WIDTH_A                            ; 1                                                                                                                     ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                ;
;     -- WIDTH_B                            ; 1                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                             ;
; Entity Instance                           ; hearts_display:hearts_display_unit|MK9_hearts_rom:hearts_rom_unit|altsyncram:altsyncram_component                     ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                   ;
;     -- WIDTH_A                            ; 12                                                                                                                    ;
;     -- NUMWORDS_A                         ; 512                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                ;
;     -- WIDTH_B                            ; 1                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                             ;
; Entity Instance                           ; game_logo_display:game_logo_display_unit|MK9_game_logo_small_2_rom:game_logo_rom_unit|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                   ;
;     -- WIDTH_A                            ; 12                                                                                                                    ;
;     -- NUMWORDS_A                         ; 4096                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                ;
;     -- WIDTH_B                            ; 1                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                             ;
; Entity Instance                           ; gameover_display:gameover_display_unit|MK9_gameover_rom:gameover_rom_unit|altsyncram:altsyncram_component             ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                   ;
;     -- WIDTH_A                            ; 12                                                                                                                    ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                ;
;     -- WIDTH_B                            ; 1                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                                                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                             ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "game_state_machine:game_FSM" ;
+------------+-------+----------+-------------------------+
; Port       ; Type  ; Severity ; Details                 ;
+------------+-------+----------+-------------------------+
; hard_reset ; Input ; Info     ; Stuck at GND            ;
+------------+-------+----------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "platforms:platforms_unit|MK9_walls_rom:walls_unit"                                                                                                                                  ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (11 bits) is wider than the input port (9 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "ghost_crazy:ghost_crazy_unit" ;
+----------------------+-------+----------+----------------+
; Port                 ; Type  ; Severity ; Details        ;
+----------------------+-------+----------+----------------+
; speed_offset[25..24] ; Input ; Info     ; Stuck at GND   ;
; speed_offset[8..6]   ; Input ; Info     ; Stuck at GND   ;
; speed_offset[3..0]   ; Input ; Info     ; Stuck at GND   ;
; speed_offset[11]     ; Input ; Info     ; Stuck at GND   ;
+----------------------+-------+----------+----------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 31                          ;
; cycloneiii_ff         ; 667                         ;
;     CLR               ; 175                         ;
;     CLR SCLR          ; 140                         ;
;     CLR SLD           ; 125                         ;
;     ENA CLR           ; 60                          ;
;     ENA CLR SCLR      ; 25                          ;
;     ENA CLR SCLR SLD  ; 25                          ;
;     ENA CLR SLD       ; 7                           ;
;     plain             ; 110                         ;
; cycloneiii_lcell_comb ; 3391                        ;
;     arith             ; 1607                        ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 841                         ;
;         3 data inputs ; 763                         ;
;     normal            ; 1784                        ;
;         0 data inputs ; 34                          ;
;         1 data inputs ; 82                          ;
;         2 data inputs ; 235                         ;
;         3 data inputs ; 347                         ;
;         4 data inputs ; 1086                        ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 133                         ;
;                       ;                             ;
; Max LUT depth         ; 12.00                       ;
; Average LUT depth     ; 6.19                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:12     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition
    Info: Processing started: Wed Jan 16 14:24:14 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off YoshiGame -c YoshiGame
Info (16303): Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/myvgasync.v
    Info (12023): Found entity 1: myvga_sync File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/myvgasync.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/platforms.v
    Info (12023): Found entity 1: platforms File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/platforms.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/score_display.v
    Info (12023): Found entity 1: score_display File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/score_display.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v
    Info (12023): Found entity 1: yoshi_sprite File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/hearts_display.v
    Info (12023): Found entity 1: hearts_display File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/hearts_display.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_top.v
    Info (12023): Found entity 1: ghost_top File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_top.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_crazy.v
    Info (12023): Found entity 1: ghost_crazy File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_crazy.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_bottom.v
    Info (12023): Found entity 1: ghost_bottom File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_bottom.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/gameover_display.v
    Info (12023): Found entity 1: gameover_display File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/gameover_display.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/game_logo_display.v
    Info (12023): Found entity 1: game_logo_display File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/game_logo_display.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/eggs.v
    Info (12023): Found entity 1: eggs File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/eggs.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/display_top.v
    Info (12023): Found entity 1: display_top File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/display_top.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/original/grounded.v
    Info (12023): Found entity 1: grounded File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/original/grounded.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/original/game_state_machine.v
    Info (12023): Found entity 1: game_state_machine File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/original/game_state_machine.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/original/enemy_collision.v
    Info (12023): Found entity 1: enemy_collision File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/original/enemy_collision.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/original/binary2bcd.v
    Info (12023): Found entity 1: binary2bcd File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/original/binary2bcd.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/pll.v
    Info (12023): Found entity 1: pll File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/pll.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_yoshi_rom.v
    Info (12023): Found entity 1: MK9_yoshi_rom File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_yoshi_rom.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_yoshi_ghost_rom.v
    Info (12023): Found entity 1: MK9_yoshi_ghost_rom File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_yoshi_ghost_rom.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_walls_rom.v
    Info (12023): Found entity 1: MK9_walls_rom File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_walls_rom.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_numbers_rom.v
    Info (12023): Found entity 1: MK9_numbers_rom File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_numbers_rom.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_hearts_rom.v
    Info (12023): Found entity 1: MK9_hearts_rom File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_hearts_rom.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_ghost_normal_rom.v
    Info (12023): Found entity 1: MK9_ghost_normal_rom File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_ghost_normal_rom.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_ghost_crazy_rom.v
    Info (12023): Found entity 1: MK9_ghost_crazy_rom File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_ghost_crazy_rom.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_gameover_rom.v
    Info (12023): Found entity 1: MK9_gameover_rom File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_gameover_rom.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_game_logo_small_rom.v
    Info (12023): Found entity 1: MK9_game_logo_small_rom File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_game_logo_small_rom.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_game_logo_small_2_rom.v
    Info (12023): Found entity 1: MK9_game_logo_small_2_rom File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_game_logo_small_2_rom.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_game_logo_rom.v
    Info (12023): Found entity 1: MK9_game_logo_rom File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_game_logo_rom.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_eggs_rom.v
    Info (12023): Found entity 1: MK9_eggs_rom File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_eggs_rom.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_blocks_rom.v
    Info (12023): Found entity 1: MK9_blocks_rom File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_blocks_rom.v Line: 40
Info (12127): Elaborating entity "display_top" for the top level hierarchy
Warning (10858): Verilog HDL warning at display_top.v(40): object bg_rgb used but never assigned File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/display_top.v Line: 40
Warning (10230): Verilog HDL assignment warning at display_top.v(48): truncated value with size 32 to match size of target (26) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/display_top.v Line: 48
Warning (10230): Verilog HDL assignment warning at display_top.v(59): truncated value with size 32 to match size of target (1) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/display_top.v Line: 59
Warning (10030): Net "bg_rgb" at display_top.v(40) has no driver or initial value, using a default initial value '0' File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/display_top.v Line: 40
Info (12128): Elaborating entity "pll" for hierarchy "pll:pll1" File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/display_top.v Line: 66
Info (12128): Elaborating entity "altpll" for hierarchy "pll:pll1|altpll:altpll_component" File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/pll.v Line: 95
Info (12130): Elaborated megafunction instantiation "pll:pll1|altpll:altpll_component" File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/pll.v Line: 95
Info (12133): Instantiated megafunction "pll:pll1|altpll:altpll_component" with the following parameter: File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/pll.v Line: 95
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "12"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "25"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "48"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "25"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20833"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/quartus/db/pll_altpll.v Line: 30
Info (12128): Elaborating entity "pll_altpll" for hierarchy "pll:pll1|altpll:altpll_component|pll_altpll:auto_generated" File: /home/abbakus/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "myvga_sync" for hierarchy "myvga_sync:vsync_unit" File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/display_top.v Line: 79
Warning (10230): Verilog HDL assignment warning at myvgasync.v(55): truncated value with size 32 to match size of target (10) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/myvgasync.v Line: 55
Warning (10230): Verilog HDL assignment warning at myvgasync.v(57): truncated value with size 32 to match size of target (10) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/myvgasync.v Line: 57
Info (12128): Elaborating entity "yoshi_sprite" for hierarchy "yoshi_sprite:yoshi_unit" File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/display_top.v Line: 90
Warning (10230): Verilog HDL assignment warning at yoshi_sprite.v(45): truncated value with size 32 to match size of target (10) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v Line: 45
Warning (10230): Verilog HDL assignment warning at yoshi_sprite.v(67): truncated value with size 32 to match size of target (1) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v Line: 67
Warning (10230): Verilog HDL assignment warning at yoshi_sprite.v(77): truncated value with size 32 to match size of target (1) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v Line: 77
Warning (10230): Verilog HDL assignment warning at yoshi_sprite.v(80): truncated value with size 32 to match size of target (1) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v Line: 80
Warning (10230): Verilog HDL assignment warning at yoshi_sprite.v(143): truncated value with size 32 to match size of target (20) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v Line: 143
Warning (10230): Verilog HDL assignment warning at yoshi_sprite.v(144): truncated value with size 32 to match size of target (20) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v Line: 144
Warning (10230): Verilog HDL assignment warning at yoshi_sprite.v(149): truncated value with size 32 to match size of target (20) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v Line: 149
Warning (10230): Verilog HDL assignment warning at yoshi_sprite.v(150): truncated value with size 32 to match size of target (20) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v Line: 150
Warning (10230): Verilog HDL assignment warning at yoshi_sprite.v(157): truncated value with size 32 to match size of target (20) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v Line: 157
Warning (10230): Verilog HDL assignment warning at yoshi_sprite.v(162): truncated value with size 32 to match size of target (10) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v Line: 162
Warning (10230): Verilog HDL assignment warning at yoshi_sprite.v(166): truncated value with size 32 to match size of target (20) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v Line: 166
Warning (10230): Verilog HDL assignment warning at yoshi_sprite.v(167): truncated value with size 32 to match size of target (20) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v Line: 167
Warning (10230): Verilog HDL assignment warning at yoshi_sprite.v(172): truncated value with size 32 to match size of target (20) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v Line: 172
Warning (10230): Verilog HDL assignment warning at yoshi_sprite.v(173): truncated value with size 32 to match size of target (20) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v Line: 173
Warning (10230): Verilog HDL assignment warning at yoshi_sprite.v(187): truncated value with size 32 to match size of target (20) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v Line: 187
Warning (10230): Verilog HDL assignment warning at yoshi_sprite.v(188): truncated value with size 32 to match size of target (20) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v Line: 188
Warning (10230): Verilog HDL assignment warning at yoshi_sprite.v(195): truncated value with size 32 to match size of target (20) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v Line: 195
Warning (10230): Verilog HDL assignment warning at yoshi_sprite.v(200): truncated value with size 32 to match size of target (10) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v Line: 200
Warning (10230): Verilog HDL assignment warning at yoshi_sprite.v(204): truncated value with size 32 to match size of target (20) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v Line: 204
Warning (10230): Verilog HDL assignment warning at yoshi_sprite.v(205): truncated value with size 32 to match size of target (20) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v Line: 205
Warning (10230): Verilog HDL assignment warning at yoshi_sprite.v(209): truncated value with size 32 to match size of target (20) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v Line: 209
Warning (10230): Verilog HDL assignment warning at yoshi_sprite.v(210): truncated value with size 32 to match size of target (20) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v Line: 210
Warning (10230): Verilog HDL assignment warning at yoshi_sprite.v(225): truncated value with size 32 to match size of target (20) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v Line: 225
Warning (10230): Verilog HDL assignment warning at yoshi_sprite.v(226): truncated value with size 32 to match size of target (20) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v Line: 226
Warning (10230): Verilog HDL assignment warning at yoshi_sprite.v(327): truncated value with size 32 to match size of target (20) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v Line: 327
Warning (10230): Verilog HDL assignment warning at yoshi_sprite.v(328): truncated value with size 32 to match size of target (20) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v Line: 328
Warning (10230): Verilog HDL assignment warning at yoshi_sprite.v(338): truncated value with size 32 to match size of target (20) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v Line: 338
Warning (10230): Verilog HDL assignment warning at yoshi_sprite.v(339): truncated value with size 32 to match size of target (20) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v Line: 339
Warning (10230): Verilog HDL assignment warning at yoshi_sprite.v(348): truncated value with size 32 to match size of target (20) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v Line: 348
Warning (10230): Verilog HDL assignment warning at yoshi_sprite.v(349): truncated value with size 32 to match size of target (20) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v Line: 349
Warning (10230): Verilog HDL assignment warning at yoshi_sprite.v(354): truncated value with size 32 to match size of target (25) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v Line: 354
Warning (10230): Verilog HDL assignment warning at yoshi_sprite.v(360): truncated value with size 32 to match size of target (7) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v Line: 360
Warning (10230): Verilog HDL assignment warning at yoshi_sprite.v(362): truncated value with size 32 to match size of target (7) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v Line: 362
Warning (10230): Verilog HDL assignment warning at yoshi_sprite.v(369): truncated value with size 32 to match size of target (7) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v Line: 369
Warning (10230): Verilog HDL assignment warning at yoshi_sprite.v(373): truncated value with size 32 to match size of target (20) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v Line: 373
Warning (10230): Verilog HDL assignment warning at yoshi_sprite.v(379): truncated value with size 32 to match size of target (26) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v Line: 379
Warning (10230): Verilog HDL assignment warning at yoshi_sprite.v(382): truncated value with size 32 to match size of target (10) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v Line: 382
Warning (10230): Verilog HDL assignment warning at yoshi_sprite.v(386): truncated value with size 32 to match size of target (20) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v Line: 386
Warning (10230): Verilog HDL assignment warning at yoshi_sprite.v(387): truncated value with size 32 to match size of target (20) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v Line: 387
Warning (10230): Verilog HDL assignment warning at yoshi_sprite.v(392): truncated value with size 32 to match size of target (20) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v Line: 392
Warning (10230): Verilog HDL assignment warning at yoshi_sprite.v(393): truncated value with size 32 to match size of target (20) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v Line: 393
Warning (10230): Verilog HDL assignment warning at yoshi_sprite.v(399): truncated value with size 32 to match size of target (20) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v Line: 399
Warning (10230): Verilog HDL assignment warning at yoshi_sprite.v(400): truncated value with size 32 to match size of target (20) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v Line: 400
Warning (10230): Verilog HDL assignment warning at yoshi_sprite.v(407): truncated value with size 32 to match size of target (7) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v Line: 407
Warning (10230): Verilog HDL assignment warning at yoshi_sprite.v(412): truncated value with size 32 to match size of target (20) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v Line: 412
Warning (10230): Verilog HDL assignment warning at yoshi_sprite.v(413): truncated value with size 32 to match size of target (20) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v Line: 413
Warning (10230): Verilog HDL assignment warning at yoshi_sprite.v(418): truncated value with size 32 to match size of target (20) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v Line: 418
Warning (10230): Verilog HDL assignment warning at yoshi_sprite.v(423): truncated value with size 32 to match size of target (26) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v Line: 423
Warning (10230): Verilog HDL assignment warning at yoshi_sprite.v(426): truncated value with size 32 to match size of target (10) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v Line: 426
Warning (10230): Verilog HDL assignment warning at yoshi_sprite.v(430): truncated value with size 32 to match size of target (20) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v Line: 430
Warning (10230): Verilog HDL assignment warning at yoshi_sprite.v(431): truncated value with size 32 to match size of target (20) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v Line: 431
Warning (10230): Verilog HDL assignment warning at yoshi_sprite.v(437): truncated value with size 32 to match size of target (7) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v Line: 437
Warning (10230): Verilog HDL assignment warning at yoshi_sprite.v(440): truncated value with size 32 to match size of target (20) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v Line: 440
Warning (10230): Verilog HDL assignment warning at yoshi_sprite.v(447): truncated value with size 32 to match size of target (10) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v Line: 447
Warning (10230): Verilog HDL assignment warning at yoshi_sprite.v(450): truncated value with size 32 to match size of target (20) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v Line: 450
Warning (10230): Verilog HDL assignment warning at yoshi_sprite.v(451): truncated value with size 32 to match size of target (20) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v Line: 451
Warning (10230): Verilog HDL assignment warning at yoshi_sprite.v(455): truncated value with size 32 to match size of target (20) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v Line: 455
Warning (10230): Verilog HDL assignment warning at yoshi_sprite.v(476): truncated value with size 32 to match size of target (4) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v Line: 476
Warning (10230): Verilog HDL assignment warning at yoshi_sprite.v(482): truncated value with size 32 to match size of target (7) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v Line: 482
Warning (10230): Verilog HDL assignment warning at yoshi_sprite.v(500): truncated value with size 32 to match size of target (1) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v Line: 500
Warning (10230): Verilog HDL assignment warning at yoshi_sprite.v(503): truncated value with size 32 to match size of target (1) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v Line: 503
Warning (10230): Verilog HDL assignment warning at yoshi_sprite.v(509): truncated value with size 32 to match size of target (1) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v Line: 509
Warning (10230): Verilog HDL assignment warning at yoshi_sprite.v(524): truncated value with size 32 to match size of target (28) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v Line: 524
Info (12128): Elaborating entity "MK9_yoshi_rom" for hierarchy "yoshi_sprite:yoshi_unit|MK9_yoshi_rom:yoshi_rom_unit" File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v Line: 492
Info (12128): Elaborating entity "altsyncram" for hierarchy "yoshi_sprite:yoshi_unit|MK9_yoshi_rom:yoshi_rom_unit|altsyncram:altsyncram_component" File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_yoshi_rom.v Line: 82
Info (12130): Elaborated megafunction instantiation "yoshi_sprite:yoshi_unit|MK9_yoshi_rom:yoshi_rom_unit|altsyncram:altsyncram_component" File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_yoshi_rom.v Line: 82
Info (12133): Instantiated megafunction "yoshi_sprite:yoshi_unit|MK9_yoshi_rom:yoshi_rom_unit|altsyncram:altsyncram_component" with the following parameter: File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_yoshi_rom.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../rom_conversion/mif/yoshi_rom.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kjd1.tdf
    Info (12023): Found entity 1: altsyncram_kjd1 File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/quartus/db/altsyncram_kjd1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_kjd1" for hierarchy "yoshi_sprite:yoshi_unit|MK9_yoshi_rom:yoshi_rom_unit|altsyncram:altsyncram_component|altsyncram_kjd1:auto_generated" File: /home/abbakus/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "MK9_yoshi_ghost_rom" for hierarchy "yoshi_sprite:yoshi_unit|MK9_yoshi_ghost_rom:yoshi_ghost_rom_unit" File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/yoshi_sprite.v Line: 496
Info (12128): Elaborating entity "altsyncram" for hierarchy "yoshi_sprite:yoshi_unit|MK9_yoshi_ghost_rom:yoshi_ghost_rom_unit|altsyncram:altsyncram_component" File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_yoshi_ghost_rom.v Line: 82
Info (12130): Elaborated megafunction instantiation "yoshi_sprite:yoshi_unit|MK9_yoshi_ghost_rom:yoshi_ghost_rom_unit|altsyncram:altsyncram_component" File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_yoshi_ghost_rom.v Line: 82
Info (12133): Instantiated megafunction "yoshi_sprite:yoshi_unit|MK9_yoshi_ghost_rom:yoshi_ghost_rom_unit|altsyncram:altsyncram_component" with the following parameter: File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_yoshi_ghost_rom.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../rom_conversion/mif/yoshi_gost_rom.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_g4e1.tdf
    Info (12023): Found entity 1: altsyncram_g4e1 File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/quartus/db/altsyncram_g4e1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_g4e1" for hierarchy "yoshi_sprite:yoshi_unit|MK9_yoshi_ghost_rom:yoshi_ghost_rom_unit|altsyncram:altsyncram_component|altsyncram_g4e1:auto_generated" File: /home/abbakus/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ghost_crazy" for hierarchy "ghost_crazy:ghost_crazy_unit" File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/display_top.v Line: 95
Warning (10230): Verilog HDL assignment warning at ghost_crazy.v(54): truncated value with size 32 to match size of target (1) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_crazy.v Line: 54
Warning (10230): Verilog HDL assignment warning at ghost_crazy.v(57): truncated value with size 32 to match size of target (1) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_crazy.v Line: 57
Warning (10230): Verilog HDL assignment warning at ghost_crazy.v(77): truncated value with size 32 to match size of target (26) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_crazy.v Line: 77
Warning (10230): Verilog HDL assignment warning at ghost_crazy.v(81): truncated value with size 32 to match size of target (1) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_crazy.v Line: 81
Warning (10230): Verilog HDL assignment warning at ghost_crazy.v(94): truncated value with size 32 to match size of target (10) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_crazy.v Line: 94
Warning (10230): Verilog HDL assignment warning at ghost_crazy.v(96): truncated value with size 32 to match size of target (10) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_crazy.v Line: 96
Warning (10230): Verilog HDL assignment warning at ghost_crazy.v(106): truncated value with size 32 to match size of target (10) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_crazy.v Line: 106
Warning (10230): Verilog HDL assignment warning at ghost_crazy.v(108): truncated value with size 32 to match size of target (10) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_crazy.v Line: 108
Warning (10230): Verilog HDL assignment warning at ghost_crazy.v(132): truncated value with size 32 to match size of target (25) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_crazy.v Line: 132
Warning (10230): Verilog HDL assignment warning at ghost_crazy.v(135): truncated value with size 32 to match size of target (7) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_crazy.v Line: 135
Warning (10230): Verilog HDL assignment warning at ghost_crazy.v(144): truncated value with size 32 to match size of target (4) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_crazy.v Line: 144
Warning (10230): Verilog HDL assignment warning at ghost_crazy.v(146): truncated value with size 10 to match size of target (5) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_crazy.v Line: 146
Warning (10230): Verilog HDL assignment warning at ghost_crazy.v(157): truncated value with size 32 to match size of target (1) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_crazy.v Line: 157
Warning (10230): Verilog HDL assignment warning at ghost_crazy.v(162): truncated value with size 32 to match size of target (1) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_crazy.v Line: 162
Info (12128): Elaborating entity "MK9_ghost_crazy_rom" for hierarchy "ghost_crazy:ghost_crazy_unit|MK9_ghost_crazy_rom:ghost_crazy_unit" File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_crazy.v Line: 153
Info (12128): Elaborating entity "altsyncram" for hierarchy "ghost_crazy:ghost_crazy_unit|MK9_ghost_crazy_rom:ghost_crazy_unit|altsyncram:altsyncram_component" File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_ghost_crazy_rom.v Line: 82
Info (12130): Elaborated megafunction instantiation "ghost_crazy:ghost_crazy_unit|MK9_ghost_crazy_rom:ghost_crazy_unit|altsyncram:altsyncram_component" File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_ghost_crazy_rom.v Line: 82
Info (12133): Instantiated megafunction "ghost_crazy:ghost_crazy_unit|MK9_ghost_crazy_rom:ghost_crazy_unit|altsyncram:altsyncram_component" with the following parameter: File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_ghost_crazy_rom.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../rom_conversion/mif/crazy_ghost_rom.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_m4e1.tdf
    Info (12023): Found entity 1: altsyncram_m4e1 File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/quartus/db/altsyncram_m4e1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_m4e1" for hierarchy "ghost_crazy:ghost_crazy_unit|MK9_ghost_crazy_rom:ghost_crazy_unit|altsyncram:altsyncram_component|altsyncram_m4e1:auto_generated" File: /home/abbakus/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ghost_top" for hierarchy "ghost_top:ghost_top_unit" File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/display_top.v Line: 100
Warning (10230): Verilog HDL assignment warning at ghost_top.v(48): truncated value with size 32 to match size of target (1) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_top.v Line: 48
Warning (10230): Verilog HDL assignment warning at ghost_top.v(58): truncated value with size 32 to match size of target (1) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_top.v Line: 58
Warning (10230): Verilog HDL assignment warning at ghost_top.v(61): truncated value with size 32 to match size of target (1) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_top.v Line: 61
Warning (10230): Verilog HDL assignment warning at ghost_top.v(82): truncated value with size 32 to match size of target (26) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_top.v Line: 82
Warning (10230): Verilog HDL assignment warning at ghost_top.v(86): truncated value with size 32 to match size of target (1) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_top.v Line: 86
Warning (10230): Verilog HDL assignment warning at ghost_top.v(100): truncated value with size 32 to match size of target (10) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_top.v Line: 100
Warning (10230): Verilog HDL assignment warning at ghost_top.v(102): truncated value with size 32 to match size of target (10) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_top.v Line: 102
Warning (10230): Verilog HDL assignment warning at ghost_top.v(112): truncated value with size 32 to match size of target (10) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_top.v Line: 112
Warning (10230): Verilog HDL assignment warning at ghost_top.v(114): truncated value with size 32 to match size of target (10) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_top.v Line: 114
Warning (10230): Verilog HDL assignment warning at ghost_top.v(139): truncated value with size 32 to match size of target (26) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_top.v Line: 139
Warning (10230): Verilog HDL assignment warning at ghost_top.v(142): truncated value with size 32 to match size of target (6) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_top.v Line: 142
Warning (10230): Verilog HDL assignment warning at ghost_top.v(151): truncated value with size 32 to match size of target (4) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_top.v Line: 151
Warning (10230): Verilog HDL assignment warning at ghost_top.v(153): truncated value with size 10 to match size of target (5) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_top.v Line: 153
Warning (10230): Verilog HDL assignment warning at ghost_top.v(164): truncated value with size 32 to match size of target (1) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_top.v Line: 164
Warning (10230): Verilog HDL assignment warning at ghost_top.v(169): truncated value with size 32 to match size of target (1) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_top.v Line: 169
Info (12128): Elaborating entity "MK9_ghost_normal_rom" for hierarchy "ghost_top:ghost_top_unit|MK9_ghost_normal_rom:ghost_normal_unit" File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_top.v Line: 160
Info (12128): Elaborating entity "altsyncram" for hierarchy "ghost_top:ghost_top_unit|MK9_ghost_normal_rom:ghost_normal_unit|altsyncram:altsyncram_component" File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_ghost_normal_rom.v Line: 82
Info (12130): Elaborated megafunction instantiation "ghost_top:ghost_top_unit|MK9_ghost_normal_rom:ghost_normal_unit|altsyncram:altsyncram_component" File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_ghost_normal_rom.v Line: 82
Info (12133): Instantiated megafunction "ghost_top:ghost_top_unit|MK9_ghost_normal_rom:ghost_normal_unit|altsyncram:altsyncram_component" with the following parameter: File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_ghost_normal_rom.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../rom_conversion/mif/normal_ghost_rom.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_m7e1.tdf
    Info (12023): Found entity 1: altsyncram_m7e1 File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/quartus/db/altsyncram_m7e1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_m7e1" for hierarchy "ghost_top:ghost_top_unit|MK9_ghost_normal_rom:ghost_normal_unit|altsyncram:altsyncram_component|altsyncram_m7e1:auto_generated" File: /home/abbakus/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ghost_bottom" for hierarchy "ghost_bottom:ghost_bottom_unit" File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/display_top.v Line: 105
Warning (10230): Verilog HDL assignment warning at ghost_bottom.v(48): truncated value with size 32 to match size of target (1) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_bottom.v Line: 48
Warning (10230): Verilog HDL assignment warning at ghost_bottom.v(57): truncated value with size 32 to match size of target (1) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_bottom.v Line: 57
Warning (10230): Verilog HDL assignment warning at ghost_bottom.v(59): truncated value with size 32 to match size of target (1) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_bottom.v Line: 59
Warning (10230): Verilog HDL assignment warning at ghost_bottom.v(80): truncated value with size 32 to match size of target (26) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_bottom.v Line: 80
Warning (10230): Verilog HDL assignment warning at ghost_bottom.v(84): truncated value with size 32 to match size of target (1) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_bottom.v Line: 84
Warning (10230): Verilog HDL assignment warning at ghost_bottom.v(98): truncated value with size 32 to match size of target (10) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_bottom.v Line: 98
Warning (10230): Verilog HDL assignment warning at ghost_bottom.v(100): truncated value with size 32 to match size of target (10) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_bottom.v Line: 100
Warning (10230): Verilog HDL assignment warning at ghost_bottom.v(110): truncated value with size 32 to match size of target (10) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_bottom.v Line: 110
Warning (10230): Verilog HDL assignment warning at ghost_bottom.v(112): truncated value with size 32 to match size of target (10) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_bottom.v Line: 112
Warning (10230): Verilog HDL assignment warning at ghost_bottom.v(137): truncated value with size 32 to match size of target (26) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_bottom.v Line: 137
Warning (10230): Verilog HDL assignment warning at ghost_bottom.v(140): truncated value with size 32 to match size of target (6) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_bottom.v Line: 140
Warning (10230): Verilog HDL assignment warning at ghost_bottom.v(149): truncated value with size 32 to match size of target (4) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_bottom.v Line: 149
Warning (10230): Verilog HDL assignment warning at ghost_bottom.v(151): truncated value with size 10 to match size of target (5) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_bottom.v Line: 151
Warning (10230): Verilog HDL assignment warning at ghost_bottom.v(163): truncated value with size 32 to match size of target (1) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_bottom.v Line: 163
Warning (10230): Verilog HDL assignment warning at ghost_bottom.v(168): truncated value with size 32 to match size of target (1) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/ghost_bottom.v Line: 168
Info (12128): Elaborating entity "platforms" for hierarchy "platforms:platforms_unit" File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/display_top.v Line: 109
Warning (10230): Verilog HDL assignment warning at platforms.v(38): truncated value with size 32 to match size of target (7) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/platforms.v Line: 38
Warning (10230): Verilog HDL assignment warning at platforms.v(39): truncated value with size 32 to match size of target (4) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/platforms.v Line: 39
Warning (10230): Verilog HDL assignment warning at platforms.v(50): truncated value with size 32 to match size of target (7) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/platforms.v Line: 50
Warning (10230): Verilog HDL assignment warning at platforms.v(51): truncated value with size 10 to match size of target (4) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/platforms.v Line: 51
Warning (10230): Verilog HDL assignment warning at platforms.v(62): truncated value with size 32 to match size of target (7) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/platforms.v Line: 62
Warning (10230): Verilog HDL assignment warning at platforms.v(63): truncated value with size 32 to match size of target (4) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/platforms.v Line: 63
Warning (10230): Verilog HDL assignment warning at platforms.v(74): truncated value with size 32 to match size of target (7) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/platforms.v Line: 74
Warning (10230): Verilog HDL assignment warning at platforms.v(75): truncated value with size 10 to match size of target (4) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/platforms.v Line: 75
Warning (10230): Verilog HDL assignment warning at platforms.v(86): truncated value with size 32 to match size of target (7) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/platforms.v Line: 86
Warning (10230): Verilog HDL assignment warning at platforms.v(87): truncated value with size 10 to match size of target (4) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/platforms.v Line: 87
Warning (10230): Verilog HDL assignment warning at platforms.v(98): truncated value with size 32 to match size of target (7) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/platforms.v Line: 98
Warning (10230): Verilog HDL assignment warning at platforms.v(99): truncated value with size 32 to match size of target (4) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/platforms.v Line: 99
Warning (10230): Verilog HDL assignment warning at platforms.v(110): truncated value with size 32 to match size of target (7) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/platforms.v Line: 110
Warning (10230): Verilog HDL assignment warning at platforms.v(111): truncated value with size 10 to match size of target (4) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/platforms.v Line: 111
Warning (10230): Verilog HDL assignment warning at platforms.v(122): truncated value with size 10 to match size of target (7) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/platforms.v Line: 122
Warning (10230): Verilog HDL assignment warning at platforms.v(123): truncated value with size 10 to match size of target (4) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/platforms.v Line: 123
Warning (10230): Verilog HDL assignment warning at platforms.v(134): truncated value with size 10 to match size of target (7) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/platforms.v Line: 134
Warning (10230): Verilog HDL assignment warning at platforms.v(135): truncated value with size 10 to match size of target (4) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/platforms.v Line: 135
Warning (10230): Verilog HDL assignment warning at platforms.v(146): truncated value with size 10 to match size of target (7) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/platforms.v Line: 146
Warning (10230): Verilog HDL assignment warning at platforms.v(147): truncated value with size 10 to match size of target (4) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/platforms.v Line: 147
Info (12128): Elaborating entity "MK9_walls_rom" for hierarchy "platforms:platforms_unit|MK9_walls_rom:walls_unit" File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/platforms.v Line: 17
Info (12128): Elaborating entity "altsyncram" for hierarchy "platforms:platforms_unit|MK9_walls_rom:walls_unit|altsyncram:altsyncram_component" File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_walls_rom.v Line: 82
Info (12130): Elaborated megafunction instantiation "platforms:platforms_unit|MK9_walls_rom:walls_unit|altsyncram:altsyncram_component" File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_walls_rom.v Line: 82
Info (12133): Instantiated megafunction "platforms:platforms_unit|MK9_walls_rom:walls_unit|altsyncram:altsyncram_component" with the following parameter: File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_walls_rom.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../rom_conversion/mif/walls_rom.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cgd1.tdf
    Info (12023): Found entity 1: altsyncram_cgd1 File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/quartus/db/altsyncram_cgd1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_cgd1" for hierarchy "platforms:platforms_unit|MK9_walls_rom:walls_unit|altsyncram:altsyncram_component|altsyncram_cgd1:auto_generated" File: /home/abbakus/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "MK9_blocks_rom" for hierarchy "platforms:platforms_unit|MK9_blocks_rom:blocks_unit" File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/platforms.v Line: 20
Info (12128): Elaborating entity "altsyncram" for hierarchy "platforms:platforms_unit|MK9_blocks_rom:blocks_unit|altsyncram:altsyncram_component" File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_blocks_rom.v Line: 82
Info (12130): Elaborated megafunction instantiation "platforms:platforms_unit|MK9_blocks_rom:blocks_unit|altsyncram:altsyncram_component" File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_blocks_rom.v Line: 82
Info (12133): Instantiated megafunction "platforms:platforms_unit|MK9_blocks_rom:blocks_unit|altsyncram:altsyncram_component" with the following parameter: File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_blocks_rom.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../rom_conversion/mif/blocks_rom.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6md1.tdf
    Info (12023): Found entity 1: altsyncram_6md1 File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/quartus/db/altsyncram_6md1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_6md1" for hierarchy "platforms:platforms_unit|MK9_blocks_rom:blocks_unit|altsyncram:altsyncram_component|altsyncram_6md1:auto_generated" File: /home/abbakus/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "grounded" for hierarchy "grounded:grounded_unit" File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/display_top.v Line: 113
Info (12128): Elaborating entity "enemy_collision" for hierarchy "enemy_collision:enemy_collision_unit" File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/display_top.v Line: 121
Info (12128): Elaborating entity "eggs" for hierarchy "eggs:eggs_unit" File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/display_top.v Line: 125
Warning (10230): Verilog HDL assignment warning at eggs.v(28): truncated value with size 32 to match size of target (3) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/eggs.v Line: 28
Warning (10230): Verilog HDL assignment warning at eggs.v(74): truncated value with size 32 to match size of target (8) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/eggs.v Line: 74
Warning (10230): Verilog HDL assignment warning at eggs.v(75): truncated value with size 32 to match size of target (10) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/eggs.v Line: 75
Warning (10230): Verilog HDL assignment warning at eggs.v(76): truncated value with size 32 to match size of target (10) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/eggs.v Line: 76
Warning (10230): Verilog HDL assignment warning at eggs.v(77): truncated value with size 32 to match size of target (9) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/eggs.v Line: 77
Warning (10230): Verilog HDL assignment warning at eggs.v(78): truncated value with size 32 to match size of target (10) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/eggs.v Line: 78
Warning (10230): Verilog HDL assignment warning at eggs.v(79): truncated value with size 32 to match size of target (10) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/eggs.v Line: 79
Warning (10230): Verilog HDL assignment warning at eggs.v(80): truncated value with size 32 to match size of target (10) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/eggs.v Line: 80
Warning (10230): Verilog HDL assignment warning at eggs.v(195): truncated value with size 32 to match size of target (7) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/eggs.v Line: 195
Warning (10230): Verilog HDL assignment warning at eggs.v(212): truncated value with size 32 to match size of target (14) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/eggs.v Line: 212
Warning (10230): Verilog HDL assignment warning at eggs.v(229): truncated value with size 10 to match size of target (4) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/eggs.v Line: 229
Warning (10230): Verilog HDL assignment warning at eggs.v(231): truncated value with size 10 to match size of target (7) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/eggs.v Line: 231
Warning (10230): Verilog HDL assignment warning at eggs.v(238): truncated value with size 32 to match size of target (1) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/eggs.v Line: 238
Info (12128): Elaborating entity "MK9_eggs_rom" for hierarchy "eggs:eggs_unit|MK9_eggs_rom:eggs_rom_unit" File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/eggs.v Line: 235
Info (12128): Elaborating entity "altsyncram" for hierarchy "eggs:eggs_unit|MK9_eggs_rom:eggs_rom_unit|altsyncram:altsyncram_component" File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_eggs_rom.v Line: 82
Info (12130): Elaborated megafunction instantiation "eggs:eggs_unit|MK9_eggs_rom:eggs_rom_unit|altsyncram:altsyncram_component" File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_eggs_rom.v Line: 82
Info (12133): Instantiated megafunction "eggs:eggs_unit|MK9_eggs_rom:eggs_rom_unit|altsyncram:altsyncram_component" with the following parameter: File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_eggs_rom.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../rom_conversion/mif/eggs_rom.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_efd1.tdf
    Info (12023): Found entity 1: altsyncram_efd1 File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/quartus/db/altsyncram_efd1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_efd1" for hierarchy "eggs:eggs_unit|MK9_eggs_rom:eggs_rom_unit|altsyncram:altsyncram_component|altsyncram_efd1:auto_generated" File: /home/abbakus/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "score_display" for hierarchy "score_display:score_display_unit" File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/display_top.v Line: 129
Warning (10230): Verilog HDL assignment warning at score_display.v(56): truncated value with size 32 to match size of target (17) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/score_display.v Line: 56
Warning (10230): Verilog HDL assignment warning at score_display.v(105): truncated value with size 32 to match size of target (4) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/score_display.v Line: 105
Warning (10230): Verilog HDL assignment warning at score_display.v(106): truncated value with size 32 to match size of target (8) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/score_display.v Line: 106
Warning (10230): Verilog HDL assignment warning at score_display.v(114): truncated value with size 32 to match size of target (4) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/score_display.v Line: 114
Warning (10230): Verilog HDL assignment warning at score_display.v(115): truncated value with size 32 to match size of target (8) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/score_display.v Line: 115
Warning (10230): Verilog HDL assignment warning at score_display.v(123): truncated value with size 32 to match size of target (4) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/score_display.v Line: 123
Warning (10230): Verilog HDL assignment warning at score_display.v(124): truncated value with size 32 to match size of target (8) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/score_display.v Line: 124
Warning (10230): Verilog HDL assignment warning at score_display.v(132): truncated value with size 32 to match size of target (4) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/score_display.v Line: 132
Warning (10230): Verilog HDL assignment warning at score_display.v(133): truncated value with size 32 to match size of target (8) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/score_display.v Line: 133
Info (12128): Elaborating entity "binary2bcd" for hierarchy "score_display:score_display_unit|binary2bcd:bcd_unit" File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/score_display.v Line: 17
Warning (10230): Verilog HDL assignment warning at binary2bcd.v(85): truncated value with size 32 to match size of target (4) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/original/binary2bcd.v Line: 85
Warning (10230): Verilog HDL assignment warning at binary2bcd.v(95): truncated value with size 32 to match size of target (4) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/original/binary2bcd.v Line: 95
Warning (10230): Verilog HDL assignment warning at binary2bcd.v(96): truncated value with size 32 to match size of target (4) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/original/binary2bcd.v Line: 96
Warning (10230): Verilog HDL assignment warning at binary2bcd.v(97): truncated value with size 32 to match size of target (4) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/original/binary2bcd.v Line: 97
Warning (10230): Verilog HDL assignment warning at binary2bcd.v(98): truncated value with size 32 to match size of target (4) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/original/binary2bcd.v Line: 98
Info (12128): Elaborating entity "MK9_numbers_rom" for hierarchy "score_display:score_display_unit|MK9_numbers_rom:numbers_rom_unit" File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/score_display.v Line: 92
Info (12128): Elaborating entity "altsyncram" for hierarchy "score_display:score_display_unit|MK9_numbers_rom:numbers_rom_unit|altsyncram:altsyncram_component" File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_numbers_rom.v Line: 82
Info (12130): Elaborated megafunction instantiation "score_display:score_display_unit|MK9_numbers_rom:numbers_rom_unit|altsyncram:altsyncram_component" File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_numbers_rom.v Line: 82
Info (12133): Instantiated megafunction "score_display:score_display_unit|MK9_numbers_rom:numbers_rom_unit|altsyncram:altsyncram_component" with the following parameter: File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_numbers_rom.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../rom_conversion/mif/numbers_rom.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ood1.tdf
    Info (12023): Found entity 1: altsyncram_ood1 File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/quartus/db/altsyncram_ood1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_ood1" for hierarchy "score_display:score_display_unit|MK9_numbers_rom:numbers_rom_unit|altsyncram:altsyncram_component|altsyncram_ood1:auto_generated" File: /home/abbakus/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "hearts_display" for hierarchy "hearts_display:hearts_display_unit" File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/display_top.v Line: 133
Warning (10230): Verilog HDL assignment warning at hearts_display.v(29): truncated value with size 32 to match size of target (4) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/hearts_display.v Line: 29
Warning (10230): Verilog HDL assignment warning at hearts_display.v(31): truncated value with size 32 to match size of target (5) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/hearts_display.v Line: 31
Warning (10230): Verilog HDL assignment warning at hearts_display.v(33): truncated value with size 10 to match size of target (5) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/hearts_display.v Line: 33
Warning (10230): Verilog HDL assignment warning at hearts_display.v(41): truncated value with size 32 to match size of target (4) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/hearts_display.v Line: 41
Warning (10230): Verilog HDL assignment warning at hearts_display.v(43): truncated value with size 32 to match size of target (5) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/hearts_display.v Line: 43
Warning (10230): Verilog HDL assignment warning at hearts_display.v(45): truncated value with size 10 to match size of target (5) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/hearts_display.v Line: 45
Warning (10230): Verilog HDL assignment warning at hearts_display.v(54): truncated value with size 32 to match size of target (4) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/hearts_display.v Line: 54
Warning (10230): Verilog HDL assignment warning at hearts_display.v(56): truncated value with size 32 to match size of target (5) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/hearts_display.v Line: 56
Warning (10230): Verilog HDL assignment warning at hearts_display.v(58): truncated value with size 10 to match size of target (5) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/hearts_display.v Line: 58
Info (12128): Elaborating entity "MK9_hearts_rom" for hierarchy "hearts_display:hearts_display_unit|MK9_hearts_rom:hearts_rom_unit" File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/hearts_display.v Line: 16
Info (12128): Elaborating entity "altsyncram" for hierarchy "hearts_display:hearts_display_unit|MK9_hearts_rom:hearts_rom_unit|altsyncram:altsyncram_component" File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_hearts_rom.v Line: 82
Info (12130): Elaborated megafunction instantiation "hearts_display:hearts_display_unit|MK9_hearts_rom:hearts_rom_unit|altsyncram:altsyncram_component" File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_hearts_rom.v Line: 82
Info (12133): Instantiated megafunction "hearts_display:hearts_display_unit|MK9_hearts_rom:hearts_rom_unit|altsyncram:altsyncram_component" with the following parameter: File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_hearts_rom.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../rom_conversion/mif/hearts_rom.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gjd1.tdf
    Info (12023): Found entity 1: altsyncram_gjd1 File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/quartus/db/altsyncram_gjd1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_gjd1" for hierarchy "hearts_display:hearts_display_unit|MK9_hearts_rom:hearts_rom_unit|altsyncram:altsyncram_component|altsyncram_gjd1:auto_generated" File: /home/abbakus/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "game_state_machine" for hierarchy "game_state_machine:game_FSM" File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/display_top.v Line: 138
Warning (10230): Verilog HDL assignment warning at game_state_machine.v(69): truncated value with size 32 to match size of target (28) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/original/game_state_machine.v Line: 69
Warning (10230): Verilog HDL assignment warning at game_state_machine.v(90): truncated value with size 32 to match size of target (2) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/original/game_state_machine.v Line: 90
Warning (10230): Verilog HDL assignment warning at game_state_machine.v(96): truncated value with size 32 to match size of target (2) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/original/game_state_machine.v Line: 96
Warning (10230): Verilog HDL assignment warning at game_state_machine.v(106): truncated value with size 32 to match size of target (28) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/original/game_state_machine.v Line: 106
Info (12128): Elaborating entity "game_logo_display" for hierarchy "game_logo_display:game_logo_display_unit" File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/display_top.v Line: 142
Warning (10230): Verilog HDL assignment warning at game_logo_display.v(12): truncated value with size 32 to match size of target (4) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/game_logo_display.v Line: 12
Warning (10230): Verilog HDL assignment warning at game_logo_display.v(13): truncated value with size 32 to match size of target (8) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/game_logo_display.v Line: 13
Warning (10230): Verilog HDL assignment warning at game_logo_display.v(17): truncated value with size 32 to match size of target (1) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/game_logo_display.v Line: 17
Info (12128): Elaborating entity "MK9_game_logo_small_2_rom" for hierarchy "game_logo_display:game_logo_display_unit|MK9_game_logo_small_2_rom:game_logo_rom_unit" File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/game_logo_display.v Line: 23
Info (12128): Elaborating entity "altsyncram" for hierarchy "game_logo_display:game_logo_display_unit|MK9_game_logo_small_2_rom:game_logo_rom_unit|altsyncram:altsyncram_component" File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_game_logo_small_2_rom.v Line: 82
Info (12130): Elaborated megafunction instantiation "game_logo_display:game_logo_display_unit|MK9_game_logo_small_2_rom:game_logo_rom_unit|altsyncram:altsyncram_component" File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_game_logo_small_2_rom.v Line: 82
Info (12133): Instantiated megafunction "game_logo_display:game_logo_display_unit|MK9_game_logo_small_2_rom:game_logo_rom_unit|altsyncram:altsyncram_component" with the following parameter: File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_game_logo_small_2_rom.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../rom_conversion/mif/game_logo_rom_small_2.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_1oe1.tdf
    Info (12023): Found entity 1: altsyncram_1oe1 File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/quartus/db/altsyncram_1oe1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_1oe1" for hierarchy "game_logo_display:game_logo_display_unit|MK9_game_logo_small_2_rom:game_logo_rom_unit|altsyncram:altsyncram_component|altsyncram_1oe1:auto_generated" File: /home/abbakus/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "gameover_display" for hierarchy "gameover_display:gameover_display_unit" File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/display_top.v Line: 146
Warning (10230): Verilog HDL assignment warning at gameover_display.v(12): truncated value with size 32 to match size of target (4) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/gameover_display.v Line: 12
Warning (10230): Verilog HDL assignment warning at gameover_display.v(13): truncated value with size 32 to match size of target (7) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/gameover_display.v Line: 13
Warning (10230): Verilog HDL assignment warning at gameover_display.v(16): truncated value with size 32 to match size of target (1) File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/gameover_display.v Line: 16
Info (12128): Elaborating entity "MK9_gameover_rom" for hierarchy "gameover_display:gameover_display_unit|MK9_gameover_rom:gameover_rom_unit" File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/gameover_display.v Line: 20
Info (12128): Elaborating entity "altsyncram" for hierarchy "gameover_display:gameover_display_unit|MK9_gameover_rom:gameover_rom_unit|altsyncram:altsyncram_component" File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_gameover_rom.v Line: 82
Info (12130): Elaborated megafunction instantiation "gameover_display:gameover_display_unit|MK9_gameover_rom:gameover_rom_unit|altsyncram:altsyncram_component" File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_gameover_rom.v Line: 82
Info (12133): Instantiated megafunction "gameover_display:gameover_display_unit|MK9_gameover_rom:gameover_rom_unit|altsyncram:altsyncram_component" with the following parameter: File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/MK9_gameover_rom.v Line: 82
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../rom_conversion/mif/gameover_rom.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_usd1.tdf
    Info (12023): Found entity 1: altsyncram_usd1 File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/quartus/db/altsyncram_usd1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_usd1" for hierarchy "gameover_display:gameover_display_unit|MK9_gameover_rom:gameover_rom_unit|altsyncram:altsyncram_component|altsyncram_usd1:auto_generated" File: /home/abbakus/intelFPGA_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/eggs.v Line: 44
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sseg[7]" is stuck at GND File: /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/modified/display_top.v Line: 13
Info (286030): Timing-Driven Synthesis is running
Info (17049): 6 registers lost all their fanouts during netlist optimizations.
Info (128000): Starting physical synthesis optimizations for speed
Critical Warning (332012): Synopsys Design Constraints File file not found: 'YoshiGame.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained generated clocks found in the design
Info (332144): No user constrained base clocks found in the design
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: ghost_bottom_unit|Add0~10  from: cin  to: combout
    Info (332098): Cell: ghost_bottom_unit|Add0~10  from: dataa  to: combout
    Info (332098): Cell: ghost_bottom_unit|Add0~12  from: cin  to: combout
    Info (332098): Cell: ghost_bottom_unit|Add0~12  from: dataa  to: combout
    Info (332098): Cell: ghost_bottom_unit|Add0~14  from: cin  to: combout
    Info (332098): Cell: ghost_bottom_unit|Add0~14  from: dataa  to: combout
    Info (332098): Cell: ghost_bottom_unit|Add0~16  from: cin  to: combout
    Info (332098): Cell: ghost_bottom_unit|Add0~16  from: dataa  to: combout
    Info (332098): Cell: ghost_bottom_unit|Add0~18  from: cin  to: combout
    Info (332098): Cell: ghost_bottom_unit|Add0~18  from: dataa  to: combout
    Info (332098): Cell: ghost_bottom_unit|Add0~20  from: cin  to: combout
    Info (332098): Cell: ghost_bottom_unit|Add0~20  from: dataa  to: combout
    Info (332098): Cell: ghost_bottom_unit|Add0~20  from: datab  to: combout
    Info (332098): Cell: ghost_bottom_unit|Add0~22  from: cin  to: combout
    Info (332098): Cell: ghost_bottom_unit|Add0~22  from: dataa  to: combout
    Info (332098): Cell: ghost_bottom_unit|Add0~4  from: cin  to: combout
    Info (332098): Cell: ghost_bottom_unit|Add0~4  from: dataa  to: combout
    Info (332098): Cell: ghost_bottom_unit|Add0~6  from: cin  to: combout
    Info (332098): Cell: ghost_bottom_unit|Add0~6  from: dataa  to: combout
    Info (332098): Cell: ghost_bottom_unit|Add0~8  from: cin  to: combout
    Info (332098): Cell: ghost_bottom_unit|Add0~8  from: dataa  to: combout
    Info (332098): Cell: ghost_bottom_unit|Equal0~0  from: datac  to: combout
    Info (332098): Cell: ghost_bottom_unit|Equal0~10  from: dataa  to: combout
    Info (332098): Cell: ghost_bottom_unit|Equal0~1  from: datac  to: combout
    Info (332098): Cell: ghost_bottom_unit|Equal0~2  from: datab  to: combout
    Info (332098): Cell: ghost_bottom_unit|Equal0~3  from: datab  to: combout
    Info (332098): Cell: ghost_bottom_unit|Equal0~4  from: dataa  to: combout
    Info (332098): Cell: ghost_bottom_unit|Equal0~4  from: datac  to: combout
    Info (332098): Cell: ghost_bottom_unit|Equal0~5  from: dataa  to: combout
    Info (332098): Cell: ghost_bottom_unit|Equal0~6  from: dataa  to: combout
    Info (332098): Cell: ghost_bottom_unit|Equal0~7  from: datab  to: combout
    Info (332098): Cell: ghost_bottom_unit|Equal0~8  from: datab  to: combout
    Info (332098): Cell: ghost_bottom_unit|LessThan2~0  from: datab  to: combout
    Info (332098): Cell: ghost_bottom_unit|LessThan2~1  from: dataa  to: combout
    Info (332098): Cell: ghost_bottom_unit|LessThan2~1  from: datab  to: combout
    Info (332098): Cell: ghost_crazy_unit|Add0~0  from: dataa  to: combout
    Info (332098): Cell: ghost_crazy_unit|Add0~0  from: datab  to: combout
    Info (332098): Cell: ghost_crazy_unit|Add0~10  from: cin  to: combout
    Info (332098): Cell: ghost_crazy_unit|Add0~10  from: dataa  to: combout
    Info (332098): Cell: ghost_crazy_unit|Add0~12  from: cin  to: combout
    Info (332098): Cell: ghost_crazy_unit|Add0~12  from: dataa  to: combout
    Info (332098): Cell: ghost_crazy_unit|Add0~14  from: cin  to: combout
    Info (332098): Cell: ghost_crazy_unit|Add0~14  from: dataa  to: combout
    Info (332098): Cell: ghost_crazy_unit|Add0~14  from: datab  to: combout
    Info (332098): Cell: ghost_crazy_unit|Add0~16  from: cin  to: combout
    Info (332098): Cell: ghost_crazy_unit|Add0~16  from: dataa  to: combout
    Info (332098): Cell: ghost_crazy_unit|Add0~2  from: cin  to: combout
    Info (332098): Cell: ghost_crazy_unit|Add0~2  from: dataa  to: combout
    Info (332098): Cell: ghost_crazy_unit|Add0~4  from: cin  to: combout
    Info (332098): Cell: ghost_crazy_unit|Add0~4  from: dataa  to: combout
    Info (332098): Cell: ghost_crazy_unit|Add0~6  from: cin  to: combout
    Info (332098): Cell: ghost_crazy_unit|Add0~6  from: dataa  to: combout
    Info (332098): Cell: ghost_crazy_unit|Add0~8  from: cin  to: combout
    Info (332098): Cell: ghost_crazy_unit|Add0~8  from: dataa  to: combout
    Info (332098): Cell: ghost_crazy_unit|Equal0~0  from: datab  to: combout
    Info (332098): Cell: ghost_crazy_unit|Equal0~11  from: datab  to: combout
    Info (332098): Cell: ghost_crazy_unit|Equal0~11  from: datad  to: combout
    Info (332098): Cell: ghost_crazy_unit|Equal0~12  from: datac  to: combout
    Info (332098): Cell: ghost_crazy_unit|Equal0~1  from: datac  to: combout
    Info (332098): Cell: ghost_crazy_unit|Equal0~2  from: datac  to: combout
    Info (332098): Cell: ghost_crazy_unit|Equal0~3  from: datac  to: combout
    Info (332098): Cell: ghost_crazy_unit|Equal0~5  from: datac  to: combout
    Info (332098): Cell: ghost_crazy_unit|Equal0~6  from: datab  to: combout
    Info (332098): Cell: ghost_crazy_unit|Equal0~8  from: dataa  to: combout
    Info (332098): Cell: ghost_crazy_unit|LessThan2~4  from: dataa  to: combout
    Info (332098): Cell: ghost_crazy_unit|LessThan2~4  from: datab  to: combout
    Info (332098): Cell: ghost_crazy_unit|LessThan2~5  from: dataa  to: combout
    Info (332098): Cell: ghost_crazy_unit|LessThan2~6  from: dataa  to: combout
    Info (332098): Cell: ghost_crazy_unit|LessThan2~6  from: datab  to: combout
    Info (332098): Cell: ghost_top_unit|Equal0~0  from: datac  to: combout
    Info (332098): Cell: ghost_top_unit|Equal0~10  from: dataa  to: combout
    Info (332098): Cell: ghost_top_unit|Equal0~1  from: datac  to: combout
    Info (332098): Cell: ghost_top_unit|Equal0~2  from: datab  to: combout
    Info (332098): Cell: ghost_top_unit|Equal0~3  from: datab  to: combout
    Info (332098): Cell: ghost_top_unit|Equal0~4  from: dataa  to: combout
    Info (332098): Cell: ghost_top_unit|Equal0~4  from: datac  to: combout
    Info (332098): Cell: ghost_top_unit|Equal0~5  from: dataa  to: combout
    Info (332098): Cell: ghost_top_unit|Equal0~6  from: dataa  to: combout
    Info (332098): Cell: ghost_top_unit|Equal0~7  from: datab  to: combout
    Info (332098): Cell: ghost_top_unit|Equal0~8  from: datab  to: combout
    Info (332098): Cell: ghost_top_unit|LessThan2~0  from: datab  to: combout
    Info (332098): Cell: ghost_top_unit|LessThan2~1  from: dataa  to: combout
    Info (332098): Cell: ghost_top_unit|LessThan2~1  from: datab  to: combout
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332128): Timing requirements not specified -- optimizing circuit to achieve the following default global requirements
    Info (332127): Assuming a default timing requirement
Info (332111): Found 4 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   20.833        clk48
    Info (332111):    1.000 eggs:eggs_unit|score_reg[10]
    Info (332111):    9.999 pll1|altpll_component|auto_generated|pll1|clk[0]
    Info (332111):   39.999 pll1|altpll_component|auto_generated|pll1|clk[1]
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 2955 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:03
Warning (20013): Ignored 24 assignments for entity "top" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity top -section_id Top was ignored
Info (144001): Generated suppressed messages file /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/quartus/output_files/YoshiGame.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 3606 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 26 output pins
    Info (21061): Implemented 3441 logic cells
    Info (21064): Implemented 133 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 209 warnings
    Info: Peak virtual memory: 1058 megabytes
    Info: Processing ended: Wed Jan 16 14:24:44 2019
    Info: Elapsed time: 00:00:30
    Info: Total CPU time (on all processors): 00:00:51


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/abbakus/2ndhome/abbakus/Develop/src/Yoshi-Nightmare-Altera/src/quartus/output_files/YoshiGame.map.smsg.


