// Seed: 1098812465
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_4 = 1;
  wire id_5;
  wire id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16;
  wire id_17;
  wire id_18;
  wire id_19;
endmodule
module module_1 (
    input supply0 id_0,
    input wor id_1,
    input tri id_2,
    input tri0 id_3,
    input tri0 id_4,
    input tri0 id_5,
    input wire id_6,
    output wor id_7,
    output supply1 id_8
    , id_12,
    input tri1 id_9,
    output uwire id_10
);
  wire id_13;
  reg  id_14;
  initial id_14 <= 1'b0;
  assign id_8 = 1;
  module_0 modCall_1 (
      id_13,
      id_13,
      id_13
  );
  wire id_15;
endmodule
