Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Jun 10 00:52:39 2024
| Host         : LAPTOP-7C3ITM62 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file BASYS3_RV_Top_timing_summary_routed.rpt -pb BASYS3_RV_Top_timing_summary_routed.pb -rpx BASYS3_RV_Top_timing_summary_routed.rpx -warn_on_violation
| Design       : BASYS3_RV_Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    17          
TIMING-18  Warning           Missing input or output delay  33          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (17)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (17)
5. checking no_input_delay (16)
6. checking no_output_delay (28)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (17)
-------------------------
 There are 17 register/latch pins with no clock driven by root clock pin: Display/seg_clock_reg[15]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (17)
-------------------------------------------------
 There are 17 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (16)
-------------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (28)
--------------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.110        0.000                      0                 1657        0.120        0.000                      0                 1657        1.750        0.000                       0                   995  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 5.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.110        0.000                      0                 1657        0.120        0.000                      0                 1657        1.750        0.000                       0                   995  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.110ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.110ns  (required time - arrival time)
  Source:                 MUX/CPU/RB/prev_ssd_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            MUX/CPU/RB/register_bank_reg_r2_0_31_30_31/DP/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.215ns  (logic 0.612ns (27.629%)  route 1.603ns (72.371%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 12.781 - 8.000 ) 
    Source Clock Delay      (SCD):    5.085ns = ( 10.085 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=994, routed)         1.564    10.085    MUX/CPU/RB/clk_IBUF_BUFG
    SLICE_X51Y15         FDRE                                         r  MUX/CPU/RB/prev_ssd_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y15         FDRE (Prop_fdre_C_Q)         0.459    10.544 r  MUX/CPU/RB/prev_ssd_reg[1]/Q
                         net (fo=34, routed)          1.093    11.638    MUX/CPU/RB/prev_ssd[0]
    SLICE_X53Y24         LUT3 (Prop_lut3_I1_O)        0.153    11.791 r  MUX/CPU/RB/register_bank_reg_r1_0_31_30_31_i_1/O
                         net (fo=4, routed)           0.510    12.300    MUX/CPU/RB/register_bank_reg_r2_0_31_30_31/D
    SLICE_X52Y21         RAMD32                                       r  MUX/CPU/RB/register_bank_reg_r2_0_31_30_31/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    W5                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    11.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=994, routed)         1.440    12.781    MUX/CPU/RB/register_bank_reg_r2_0_31_30_31/WCLK
    SLICE_X52Y21         RAMD32                                       r  MUX/CPU/RB/register_bank_reg_r2_0_31_30_31/DP/CLK
                         clock pessimism              0.274    13.055    
                         clock uncertainty           -0.035    13.020    
    SLICE_X52Y21         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.610    12.410    MUX/CPU/RB/register_bank_reg_r2_0_31_30_31/DP
  -------------------------------------------------------------------
                         required time                         12.410    
                         arrival time                         -12.300    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.120ns  (required time - arrival time)
  Source:                 MUX/CPU/RB/prev_ssd_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            MUX/CPU/RB/register_bank_reg_r1_0_31_30_31/DP/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.363ns  (logic 0.612ns (25.903%)  route 1.751ns (74.097%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 12.781 - 8.000 ) 
    Source Clock Delay      (SCD):    5.085ns = ( 10.085 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=994, routed)         1.564    10.085    MUX/CPU/RB/clk_IBUF_BUFG
    SLICE_X51Y15         FDRE                                         r  MUX/CPU/RB/prev_ssd_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y15         FDRE (Prop_fdre_C_Q)         0.459    10.544 r  MUX/CPU/RB/prev_ssd_reg[1]/Q
                         net (fo=34, routed)          1.093    11.638    MUX/CPU/RB/prev_ssd[0]
    SLICE_X53Y24         LUT3 (Prop_lut3_I1_O)        0.153    11.791 r  MUX/CPU/RB/register_bank_reg_r1_0_31_30_31_i_1/O
                         net (fo=4, routed)           0.657    12.448    MUX/CPU/RB/register_bank_reg_r1_0_31_30_31/D
    SLICE_X52Y21         RAMD32                                       r  MUX/CPU/RB/register_bank_reg_r1_0_31_30_31/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    W5                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    11.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=994, routed)         1.440    12.781    MUX/CPU/RB/register_bank_reg_r1_0_31_30_31/WCLK
    SLICE_X52Y21         RAMD32                                       r  MUX/CPU/RB/register_bank_reg_r1_0_31_30_31/DP/CLK
                         clock pessimism              0.274    13.055    
                         clock uncertainty           -0.035    13.020    
    SLICE_X52Y21         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.452    12.568    MUX/CPU/RB/register_bank_reg_r1_0_31_30_31/DP
  -------------------------------------------------------------------
                         required time                         12.568    
                         arrival time                         -12.448    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.126ns  (required time - arrival time)
  Source:                 MUX/CPU/RB/prev_ssd_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            MUX/CPU/RB/register_bank_reg_r1_0_31_30_31/SP/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.398ns  (logic 0.612ns (25.524%)  route 1.786ns (74.476%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 12.781 - 8.000 ) 
    Source Clock Delay      (SCD):    5.085ns = ( 10.085 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=994, routed)         1.564    10.085    MUX/CPU/RB/clk_IBUF_BUFG
    SLICE_X51Y15         FDRE                                         r  MUX/CPU/RB/prev_ssd_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y15         FDRE (Prop_fdre_C_Q)         0.459    10.544 r  MUX/CPU/RB/prev_ssd_reg[1]/Q
                         net (fo=34, routed)          1.093    11.638    MUX/CPU/RB/prev_ssd[0]
    SLICE_X53Y24         LUT3 (Prop_lut3_I1_O)        0.153    11.791 r  MUX/CPU/RB/register_bank_reg_r1_0_31_30_31_i_1/O
                         net (fo=4, routed)           0.692    12.483    MUX/CPU/RB/register_bank_reg_r1_0_31_30_31/D
    SLICE_X52Y21         RAMD32                                       r  MUX/CPU/RB/register_bank_reg_r1_0_31_30_31/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    W5                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    11.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=994, routed)         1.440    12.781    MUX/CPU/RB/register_bank_reg_r1_0_31_30_31/WCLK
    SLICE_X52Y21         RAMD32                                       r  MUX/CPU/RB/register_bank_reg_r1_0_31_30_31/SP/CLK
                         clock pessimism              0.274    13.055    
                         clock uncertainty           -0.035    13.020    
    SLICE_X52Y21         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.411    12.609    MUX/CPU/RB/register_bank_reg_r1_0_31_30_31/SP
  -------------------------------------------------------------------
                         required time                         12.609    
                         arrival time                         -12.483    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.216ns  (required time - arrival time)
  Source:                 MUX/CPU/RB/prev_ssd_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            MUX/CPU/RB/register_bank_reg_r2_0_31_30_31__0/DP/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.254ns  (logic 0.612ns (27.151%)  route 1.642ns (72.849%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 12.781 - 8.000 ) 
    Source Clock Delay      (SCD):    5.085ns = ( 10.085 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=994, routed)         1.564    10.085    MUX/CPU/RB/clk_IBUF_BUFG
    SLICE_X51Y15         FDRE                                         r  MUX/CPU/RB/prev_ssd_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y15         FDRE (Prop_fdre_C_Q)         0.459    10.544 r  MUX/CPU/RB/prev_ssd_reg[1]/Q
                         net (fo=34, routed)          1.094    11.638    MUX/CPU/RB/prev_ssd[0]
    SLICE_X50Y21         LUT3 (Prop_lut3_I1_O)        0.153    11.791 r  MUX/CPU/RB/register_bank_reg_r1_0_31_30_31__0_i_1/O
                         net (fo=4, routed)           0.548    12.339    MUX/CPU/RB/register_bank_reg_r2_0_31_30_31__0/D
    SLICE_X52Y21         RAMD32                                       r  MUX/CPU/RB/register_bank_reg_r2_0_31_30_31__0/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    W5                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    11.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=994, routed)         1.440    12.781    MUX/CPU/RB/register_bank_reg_r2_0_31_30_31__0/WCLK
    SLICE_X52Y21         RAMD32                                       r  MUX/CPU/RB/register_bank_reg_r2_0_31_30_31__0/DP/CLK
                         clock pessimism              0.274    13.055    
                         clock uncertainty           -0.035    13.020    
    SLICE_X52Y21         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.465    12.555    MUX/CPU/RB/register_bank_reg_r2_0_31_30_31__0/DP
  -------------------------------------------------------------------
                         required time                         12.555    
                         arrival time                         -12.339    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.257ns  (required time - arrival time)
  Source:                 MUX/CPU/RB/prev_ssd_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            MUX/CPU/RB/register_bank_reg_r2_0_31_18_23/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.226ns  (logic 0.607ns (27.270%)  route 1.619ns (72.730%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 12.782 - 8.000 ) 
    Source Clock Delay      (SCD):    5.085ns = ( 10.085 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=994, routed)         1.564    10.085    MUX/CPU/RB/clk_IBUF_BUFG
    SLICE_X51Y15         FDRE                                         r  MUX/CPU/RB/prev_ssd_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y15         FDRE (Prop_fdre_C_Q)         0.459    10.544 r  MUX/CPU/RB/prev_ssd_reg[1]/Q
                         net (fo=34, routed)          1.127    11.672    MUX/CPU/RB/prev_ssd[0]
    SLICE_X50Y20         LUT3 (Prop_lut3_I1_O)        0.148    11.820 r  MUX/CPU/RB/register_bank_reg_r1_0_31_18_23_i_5/O
                         net (fo=2, routed)           0.492    12.311    MUX/CPU/RB/register_bank_reg_r2_0_31_18_23/DIC1
    SLICE_X52Y20         RAMD32                                       r  MUX/CPU/RB/register_bank_reg_r2_0_31_18_23/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    W5                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    11.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=994, routed)         1.441    12.782    MUX/CPU/RB/register_bank_reg_r2_0_31_18_23/WCLK
    SLICE_X52Y20         RAMD32                                       r  MUX/CPU/RB/register_bank_reg_r2_0_31_18_23/RAMC_D1/CLK
                         clock pessimism              0.274    13.056    
                         clock uncertainty           -0.035    13.021    
    SLICE_X52Y20         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.453    12.568    MUX/CPU/RB/register_bank_reg_r2_0_31_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                         12.568    
                         arrival time                         -12.311    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.280ns  (required time - arrival time)
  Source:                 MUX/CPU/RB/prev_ssd_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            MUX/CPU/RB/register_bank_reg_r1_0_31_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.195ns  (logic 0.609ns (27.740%)  route 1.586ns (72.260%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 12.788 - 8.000 ) 
    Source Clock Delay      (SCD):    5.085ns = ( 10.085 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=994, routed)         1.564    10.085    MUX/CPU/RB/clk_IBUF_BUFG
    SLICE_X51Y15         FDRE                                         r  MUX/CPU/RB/prev_ssd_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y15         FDRE (Prop_fdre_C_Q)         0.459    10.544 r  MUX/CPU/RB/prev_ssd_reg[1]/Q
                         net (fo=34, routed)          0.961    11.505    MUX/CPU/RB/prev_ssd[0]
    SLICE_X51Y14         LUT3 (Prop_lut3_I1_O)        0.150    11.655 r  MUX/CPU/RB/register_bank_reg_r1_0_31_6_11_i_1/O
                         net (fo=2, routed)           0.626    12.281    MUX/CPU/RB/register_bank_reg_r1_0_31_6_11/DIA1
    SLICE_X52Y14         RAMD32                                       r  MUX/CPU/RB/register_bank_reg_r1_0_31_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    W5                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    11.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=994, routed)         1.447    12.788    MUX/CPU/RB/register_bank_reg_r1_0_31_6_11/WCLK
    SLICE_X52Y14         RAMD32                                       r  MUX/CPU/RB/register_bank_reg_r1_0_31_6_11/RAMA_D1/CLK
                         clock pessimism              0.274    13.062    
                         clock uncertainty           -0.035    13.027    
    SLICE_X52Y14         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.466    12.561    MUX/CPU/RB/register_bank_reg_r1_0_31_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         12.561    
                         arrival time                         -12.281    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.284ns  (required time - arrival time)
  Source:                 MUX/CPU/RB/prev_ssd_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            MUX/CPU/RB/register_bank_reg_r2_0_31_24_29/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.243ns  (logic 0.612ns (27.288%)  route 1.631ns (72.712%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 12.779 - 8.000 ) 
    Source Clock Delay      (SCD):    5.085ns = ( 10.085 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=994, routed)         1.564    10.085    MUX/CPU/RB/clk_IBUF_BUFG
    SLICE_X51Y15         FDRE                                         r  MUX/CPU/RB/prev_ssd_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y15         FDRE (Prop_fdre_C_Q)         0.459    10.544 r  MUX/CPU/RB/prev_ssd_reg[1]/Q
                         net (fo=34, routed)          1.112    11.657    MUX/CPU/RB/prev_ssd[0]
    SLICE_X52Y24         LUT3 (Prop_lut3_I1_O)        0.153    11.810 r  MUX/CPU/RB/register_bank_reg_r1_0_31_24_29_i_4/O
                         net (fo=2, routed)           0.518    12.328    MUX/CPU/RB/register_bank_reg_r2_0_31_24_29/DIB0
    SLICE_X54Y22         RAMD32                                       r  MUX/CPU/RB/register_bank_reg_r2_0_31_24_29/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    W5                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    11.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=994, routed)         1.438    12.779    MUX/CPU/RB/register_bank_reg_r2_0_31_24_29/WCLK
    SLICE_X54Y22         RAMD32                                       r  MUX/CPU/RB/register_bank_reg_r2_0_31_24_29/RAMB/CLK
                         clock pessimism              0.260    13.039    
                         clock uncertainty           -0.035    13.004    
    SLICE_X54Y22         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.392    12.612    MUX/CPU/RB/register_bank_reg_r2_0_31_24_29/RAMB
  -------------------------------------------------------------------
                         required time                         12.612    
                         arrival time                         -12.328    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.285ns  (required time - arrival time)
  Source:                 MUX/CPU/RB/prev_ssd_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            MUX/CPU/RB/register_bank_reg_r1_0_31_30_31__0/DP/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.205ns  (logic 0.612ns (27.759%)  route 1.593ns (72.241%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 12.781 - 8.000 ) 
    Source Clock Delay      (SCD):    5.085ns = ( 10.085 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=994, routed)         1.564    10.085    MUX/CPU/RB/clk_IBUF_BUFG
    SLICE_X51Y15         FDRE                                         r  MUX/CPU/RB/prev_ssd_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y15         FDRE (Prop_fdre_C_Q)         0.459    10.544 r  MUX/CPU/RB/prev_ssd_reg[1]/Q
                         net (fo=34, routed)          1.094    11.638    MUX/CPU/RB/prev_ssd[0]
    SLICE_X50Y21         LUT3 (Prop_lut3_I1_O)        0.153    11.791 r  MUX/CPU/RB/register_bank_reg_r1_0_31_30_31__0_i_1/O
                         net (fo=4, routed)           0.499    12.290    MUX/CPU/RB/register_bank_reg_r1_0_31_30_31__0/D
    SLICE_X52Y21         RAMD32                                       r  MUX/CPU/RB/register_bank_reg_r1_0_31_30_31__0/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    W5                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    11.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=994, routed)         1.440    12.781    MUX/CPU/RB/register_bank_reg_r1_0_31_30_31__0/WCLK
    SLICE_X52Y21         RAMD32                                       r  MUX/CPU/RB/register_bank_reg_r1_0_31_30_31__0/DP/CLK
                         clock pessimism              0.274    13.055    
                         clock uncertainty           -0.035    13.020    
    SLICE_X52Y21         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.445    12.575    MUX/CPU/RB/register_bank_reg_r1_0_31_30_31__0/DP
  -------------------------------------------------------------------
                         required time                         12.575    
                         arrival time                         -12.290    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.308ns  (required time - arrival time)
  Source:                 MUX/CPU/RB/prev_ssd_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            MUX/CPU/RB/register_bank_reg_r2_0_31_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.449ns  (logic 0.583ns (23.802%)  route 1.866ns (76.198%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 12.779 - 8.000 ) 
    Source Clock Delay      (SCD):    5.085ns = ( 10.085 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=994, routed)         1.564    10.085    MUX/CPU/RB/clk_IBUF_BUFG
    SLICE_X51Y15         FDRE                                         r  MUX/CPU/RB/prev_ssd_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y15         FDRE (Prop_fdre_C_Q)         0.459    10.544 r  MUX/CPU/RB/prev_ssd_reg[1]/Q
                         net (fo=34, routed)          1.093    11.638    MUX/CPU/RB/prev_ssd[0]
    SLICE_X53Y24         LUT3 (Prop_lut3_I1_O)        0.124    11.762 r  MUX/CPU/RB/register_bank_reg_r1_0_31_24_29_i_2/O
                         net (fo=2, routed)           0.773    12.535    MUX/CPU/RB/register_bank_reg_r2_0_31_24_29/DIA0
    SLICE_X54Y22         RAMD32                                       r  MUX/CPU/RB/register_bank_reg_r2_0_31_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    W5                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    11.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=994, routed)         1.438    12.779    MUX/CPU/RB/register_bank_reg_r2_0_31_24_29/WCLK
    SLICE_X54Y22         RAMD32                                       r  MUX/CPU/RB/register_bank_reg_r2_0_31_24_29/RAMA/CLK
                         clock pessimism              0.260    13.039    
                         clock uncertainty           -0.035    13.004    
    SLICE_X54Y22         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    12.843    MUX/CPU/RB/register_bank_reg_r2_0_31_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         12.843    
                         arrival time                         -12.535    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.319ns  (required time - arrival time)
  Source:                 MUX/CPU/RB/prev_ssd_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            MUX/CPU/RB/register_bank_reg_r2_0_31_24_29/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.342ns  (logic 0.583ns (24.899%)  route 1.759ns (75.101%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 12.779 - 8.000 ) 
    Source Clock Delay      (SCD):    5.085ns = ( 10.085 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=994, routed)         1.564    10.085    MUX/CPU/RB/clk_IBUF_BUFG
    SLICE_X51Y15         FDRE                                         r  MUX/CPU/RB/prev_ssd_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y15         FDRE (Prop_fdre_C_Q)         0.459    10.544 r  MUX/CPU/RB/prev_ssd_reg[1]/Q
                         net (fo=34, routed)          1.112    11.657    MUX/CPU/RB/prev_ssd[0]
    SLICE_X52Y24         LUT3 (Prop_lut3_I1_O)        0.124    11.781 r  MUX/CPU/RB/register_bank_reg_r1_0_31_24_29_i_1/O
                         net (fo=2, routed)           0.646    12.427    MUX/CPU/RB/register_bank_reg_r2_0_31_24_29/DIA1
    SLICE_X54Y22         RAMD32                                       r  MUX/CPU/RB/register_bank_reg_r2_0_31_24_29/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    W5                                                0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     9.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    11.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=994, routed)         1.438    12.779    MUX/CPU/RB/register_bank_reg_r2_0_31_24_29/WCLK
    SLICE_X54Y22         RAMD32                                       r  MUX/CPU/RB/register_bank_reg_r2_0_31_24_29/RAMA_D1/CLK
                         clock pessimism              0.260    13.039    
                         clock uncertainty           -0.035    13.004    
    SLICE_X54Y22         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    12.746    MUX/CPU/RB/register_bank_reg_r2_0_31_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                         12.746    
                         arrival time                         -12.427    
  -------------------------------------------------------------------
                         slack                                  0.319    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 MUX/CPU/BShift/rd1_tristate_oe_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            MUX/CPU/bshift_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.202ns  (logic 0.146ns (72.314%)  route 0.056ns (27.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns = ( 6.986 - 5.000 ) 
    Source Clock Delay      (SCD):    1.473ns = ( 6.473 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=994, routed)         0.590     6.473    MUX/CPU/BShift/clk_IBUF_BUFG
    SLICE_X61Y14         FDRE                                         r  MUX/CPU/BShift/rd1_tristate_oe_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y14         FDRE (Prop_fdre_C_Q)         0.146     6.619 r  MUX/CPU/BShift/rd1_tristate_oe_reg[3]/Q
                         net (fo=1, routed)           0.056     6.675    MUX/CPU/BShift_n_28
    SLICE_X61Y14         FDRE                                         r  MUX/CPU/bshift_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=994, routed)         0.859     6.986    MUX/CPU/clk_IBUF_BUFG
    SLICE_X61Y14         FDRE                                         r  MUX/CPU/bshift_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.513     6.473    
    SLICE_X61Y14         FDRE (Hold_fdre_C_D)         0.082     6.555    MUX/CPU/bshift_reg[3]
  -------------------------------------------------------------------
                         required time                         -6.555    
                         arrival time                           6.675    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 MUX/CPU/BShift/rd1_tristate_oe_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            MUX/CPU/bshift_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.202ns  (logic 0.146ns (72.314%)  route 0.056ns (27.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns = ( 6.986 - 5.000 ) 
    Source Clock Delay      (SCD):    1.473ns = ( 6.473 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=994, routed)         0.590     6.473    MUX/CPU/BShift/clk_IBUF_BUFG
    SLICE_X61Y14         FDRE                                         r  MUX/CPU/BShift/rd1_tristate_oe_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y14         FDRE (Prop_fdre_C_Q)         0.146     6.619 r  MUX/CPU/BShift/rd1_tristate_oe_reg[4]/Q
                         net (fo=1, routed)           0.056     6.675    MUX/CPU/BShift_n_27
    SLICE_X61Y14         FDRE                                         r  MUX/CPU/bshift_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=994, routed)         0.859     6.986    MUX/CPU/clk_IBUF_BUFG
    SLICE_X61Y14         FDRE                                         r  MUX/CPU/bshift_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.513     6.473    
    SLICE_X61Y14         FDRE (Hold_fdre_C_D)         0.078     6.551    MUX/CPU/bshift_reg[4]
  -------------------------------------------------------------------
                         required time                         -6.551    
                         arrival time                           6.675    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 MUX/CPU/BShift/rd1_tristate_oe_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            MUX/CPU/bshift_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.211ns  (logic 0.146ns (69.085%)  route 0.065ns (30.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns = ( 6.984 - 5.000 ) 
    Source Clock Delay      (SCD):    1.472ns = ( 6.472 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=994, routed)         0.589     6.472    MUX/CPU/BShift/clk_IBUF_BUFG
    SLICE_X58Y16         FDRE                                         r  MUX/CPU/BShift/rd1_tristate_oe_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y16         FDRE (Prop_fdre_C_Q)         0.146     6.618 r  MUX/CPU/BShift/rd1_tristate_oe_reg[15]/Q
                         net (fo=1, routed)           0.065     6.683    MUX/CPU/BShift_n_16
    SLICE_X58Y16         FDRE                                         r  MUX/CPU/bshift_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=994, routed)         0.857     6.984    MUX/CPU/clk_IBUF_BUFG
    SLICE_X58Y16         FDRE                                         r  MUX/CPU/bshift_reg[15]/C  (IS_INVERTED)
                         clock pessimism             -0.512     6.472    
    SLICE_X58Y16         FDRE (Hold_fdre_C_D)         0.082     6.554    MUX/CPU/bshift_reg[15]
  -------------------------------------------------------------------
                         required time                         -6.554    
                         arrival time                           6.683    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 MUX/CPU/ID_EX_QUEUE/code_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            MUX/CPU/id_ex_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.855%)  route 0.067ns (32.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=994, routed)         0.558     1.441    MUX/CPU/ID_EX_QUEUE/clk_IBUF_BUFG
    SLICE_X47Y17         FDRE                                         r  MUX/CPU/ID_EX_QUEUE/code_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y17         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  MUX/CPU/ID_EX_QUEUE/code_out_reg[15]/Q
                         net (fo=2, routed)           0.067     1.649    MUX/CPU/code_ex[15]
    SLICE_X47Y17         FDRE                                         r  MUX/CPU/id_ex_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=994, routed)         0.826     1.953    MUX/CPU/clk_IBUF_BUFG
    SLICE_X47Y17         FDRE                                         r  MUX/CPU/id_ex_q_reg[15]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X47Y17         FDRE (Hold_fdre_C_D)         0.078     1.519    MUX/CPU/id_ex_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                           1.649    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 MUX/CPU/IF_ID_QUEUE/pc_out_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            MUX/CPU/ID_EX_QUEUE/pc_queue_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.259ns  (logic 0.146ns (56.392%)  route 0.113ns (43.608%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns = ( 6.956 - 5.000 ) 
    Source Clock Delay      (SCD):    1.442ns = ( 6.442 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=994, routed)         0.559     6.442    MUX/CPU/IF_ID_QUEUE/clk_IBUF_BUFG
    SLICE_X43Y14         FDRE                                         r  MUX/CPU/IF_ID_QUEUE/pc_out_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y14         FDRE (Prop_fdre_C_Q)         0.146     6.588 r  MUX/CPU/IF_ID_QUEUE/pc_out_reg[7]/Q
                         net (fo=1, routed)           0.113     6.701    MUX/CPU/ID_EX_QUEUE/pc_queue_reg[31]_1[7]
    SLICE_X45Y14         FDRE                                         r  MUX/CPU/ID_EX_QUEUE/pc_queue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=994, routed)         0.829     6.956    MUX/CPU/ID_EX_QUEUE/clk_IBUF_BUFG
    SLICE_X45Y14         FDRE                                         r  MUX/CPU/ID_EX_QUEUE/pc_queue_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.478     6.478    
    SLICE_X45Y14         FDRE (Hold_fdre_C_D)         0.077     6.555    MUX/CPU/ID_EX_QUEUE/pc_queue_reg[7]
  -------------------------------------------------------------------
                         required time                         -6.555    
                         arrival time                           6.701    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 MUX/CPU/BShift/rd1_tristate_oe_reg[24]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            MUX/CPU/bshift_reg[24]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.223ns  (logic 0.167ns (74.922%)  route 0.056ns (25.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns = ( 6.981 - 5.000 ) 
    Source Clock Delay      (SCD):    1.468ns = ( 6.468 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=994, routed)         0.585     6.468    MUX/CPU/BShift/clk_IBUF_BUFG
    SLICE_X64Y21         FDRE                                         r  MUX/CPU/BShift/rd1_tristate_oe_reg[24]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDRE (Prop_fdre_C_Q)         0.167     6.635 r  MUX/CPU/BShift/rd1_tristate_oe_reg[24]/Q
                         net (fo=1, routed)           0.056     6.691    MUX/CPU/BShift_n_7
    SLICE_X64Y21         FDRE                                         r  MUX/CPU/bshift_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=994, routed)         0.854     6.981    MUX/CPU/clk_IBUF_BUFG
    SLICE_X64Y21         FDRE                                         r  MUX/CPU/bshift_reg[24]/C  (IS_INVERTED)
                         clock pessimism             -0.513     6.468    
    SLICE_X64Y21         FDRE (Hold_fdre_C_D)         0.064     6.532    MUX/CPU/bshift_reg[24]
  -------------------------------------------------------------------
                         required time                         -6.532    
                         arrival time                           6.691    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 MUX/CPU/IF_ID_QUEUE/pc_out_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            MUX/CPU/ID_EX_QUEUE/pc_queue_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.243ns  (logic 0.146ns (60.115%)  route 0.097ns (39.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns = ( 6.954 - 5.000 ) 
    Source Clock Delay      (SCD):    1.442ns = ( 6.442 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=994, routed)         0.559     6.442    MUX/CPU/IF_ID_QUEUE/clk_IBUF_BUFG
    SLICE_X49Y18         FDRE                                         r  MUX/CPU/IF_ID_QUEUE/pc_out_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y18         FDRE (Prop_fdre_C_Q)         0.146     6.588 r  MUX/CPU/IF_ID_QUEUE/pc_out_reg[11]/Q
                         net (fo=1, routed)           0.097     6.685    MUX/CPU/ID_EX_QUEUE/pc_queue_reg[31]_1[11]
    SLICE_X48Y18         FDRE                                         r  MUX/CPU/ID_EX_QUEUE/pc_queue_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=994, routed)         0.827     6.954    MUX/CPU/ID_EX_QUEUE/clk_IBUF_BUFG
    SLICE_X48Y18         FDRE                                         r  MUX/CPU/ID_EX_QUEUE/pc_queue_reg[11]/C  (IS_INVERTED)
                         clock pessimism             -0.499     6.455    
    SLICE_X48Y18         FDRE (Hold_fdre_C_D)         0.064     6.519    MUX/CPU/ID_EX_QUEUE/pc_queue_reg[11]
  -------------------------------------------------------------------
                         required time                         -6.519    
                         arrival time                           6.685    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 MUX/CPU/IF_ID_QUEUE/pc_out_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            MUX/CPU/ID_EX_QUEUE/pc_queue_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.241ns  (logic 0.146ns (60.575%)  route 0.095ns (39.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns = ( 6.954 - 5.000 ) 
    Source Clock Delay      (SCD):    1.442ns = ( 6.442 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=994, routed)         0.559     6.442    MUX/CPU/IF_ID_QUEUE/clk_IBUF_BUFG
    SLICE_X49Y18         FDRE                                         r  MUX/CPU/IF_ID_QUEUE/pc_out_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y18         FDRE (Prop_fdre_C_Q)         0.146     6.588 r  MUX/CPU/IF_ID_QUEUE/pc_out_reg[9]/Q
                         net (fo=1, routed)           0.095     6.683    MUX/CPU/ID_EX_QUEUE/pc_queue_reg[31]_1[9]
    SLICE_X48Y18         FDRE                                         r  MUX/CPU/ID_EX_QUEUE/pc_queue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=994, routed)         0.827     6.954    MUX/CPU/ID_EX_QUEUE/clk_IBUF_BUFG
    SLICE_X48Y18         FDRE                                         r  MUX/CPU/ID_EX_QUEUE/pc_queue_reg[9]/C  (IS_INVERTED)
                         clock pessimism             -0.499     6.455    
    SLICE_X48Y18         FDRE (Hold_fdre_C_D)         0.062     6.517    MUX/CPU/ID_EX_QUEUE/pc_queue_reg[9]
  -------------------------------------------------------------------
                         required time                         -6.517    
                         arrival time                           6.683    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 SB/switch_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            LED/led_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.141ns (59.277%)  route 0.097ns (40.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=994, routed)         0.556     1.439    SB/clk_IBUF_BUFG
    SLICE_X49Y21         FDRE                                         r  SB/switch_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y21         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  SB/switch_reg[7]/Q
                         net (fo=1, routed)           0.097     1.677    LED/led_reg[15]_0[7]
    SLICE_X48Y21         FDRE                                         r  LED/led_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=994, routed)         0.824     1.951    LED/clk_IBUF_BUFG
    SLICE_X48Y21         FDRE                                         r  LED/led_reg[7]/C
                         clock pessimism             -0.499     1.452    
    SLICE_X48Y21         FDRE (Hold_fdre_C_D)         0.057     1.509    LED/led_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           1.677    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 MUX/CPU/BShift/rd1_tristate_oe_reg[28]/C
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            MUX/CPU/bshift_reg[28]/D
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.262ns  (logic 0.146ns (55.814%)  route 0.116ns (44.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns = ( 6.980 - 5.000 ) 
    Source Clock Delay      (SCD):    1.468ns = ( 6.468 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=994, routed)         0.585     6.468    MUX/CPU/BShift/clk_IBUF_BUFG
    SLICE_X62Y21         FDRE                                         r  MUX/CPU/BShift/rd1_tristate_oe_reg[28]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDRE (Prop_fdre_C_Q)         0.146     6.614 r  MUX/CPU/BShift/rd1_tristate_oe_reg[28]/Q
                         net (fo=1, routed)           0.116     6.730    MUX/CPU/BShift_n_3
    SLICE_X63Y22         FDRE                                         r  MUX/CPU/bshift_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=994, routed)         0.853     6.980    MUX/CPU/clk_IBUF_BUFG
    SLICE_X63Y22         FDRE                                         r  MUX/CPU/bshift_reg[28]/C  (IS_INVERTED)
                         clock pessimism             -0.499     6.481    
    SLICE_X63Y22         FDRE (Hold_fdre_C_D)         0.077     6.558    MUX/CPU/bshift_reg[28]
  -------------------------------------------------------------------
                         required time                         -6.558    
                         arrival time                           6.730    
  -------------------------------------------------------------------
                         slack                                  0.172    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB18_X2Y6    MUX/CPU/DATA/DATA_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         8.000       5.056      RAMB18_X2Y6    MUX/CPU/DATA/DATA_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X63Y10   Display/CLK_STABLE_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X63Y12   Display/CLK_STABLE_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X63Y12   Display/CLK_STABLE_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X63Y13   Display/CLK_STABLE_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X63Y13   Display/CLK_STABLE_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X63Y13   Display/CLK_STABLE_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X63Y13   Display/CLK_STABLE_reg[15]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.000       1.750      SLICE_X52Y13   MUX/CPU/RB/register_bank_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.000       1.750      SLICE_X52Y13   MUX/CPU/RB/register_bank_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.000       1.750      SLICE_X52Y13   MUX/CPU/RB/register_bank_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.000       1.750      SLICE_X52Y13   MUX/CPU/RB/register_bank_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.000       1.750      SLICE_X52Y13   MUX/CPU/RB/register_bank_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.000       1.750      SLICE_X52Y13   MUX/CPU/RB/register_bank_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.000       1.750      SLICE_X52Y13   MUX/CPU/RB/register_bank_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.000       1.750      SLICE_X52Y13   MUX/CPU/RB/register_bank_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.000       1.750      SLICE_X52Y13   MUX/CPU/RB/register_bank_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.000       1.750      SLICE_X52Y13   MUX/CPU/RB/register_bank_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.000       2.500      SLICE_X58Y13   MUX/CPU/BUSY_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.000       2.500      SLICE_X58Y13   MUX/CPU/BUSY_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.000       2.500      SLICE_X59Y12   MUX/CPU/PSSD_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.000       2.500      SLICE_X59Y12   MUX/CPU/PSSD_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.000       2.500      SLICE_X57Y13   MUX/CPU/alu_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.000       2.500      SLICE_X57Y13   MUX/CPU/alu_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.000       2.500      SLICE_X55Y14   MUX/CPU/alu_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.000       2.500      SLICE_X55Y14   MUX/CPU/alu_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.000       2.500      SLICE_X58Y14   MUX/CPU/alu_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.000       2.500      SLICE_X58Y14   MUX/CPU/alu_reg[11]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Display/an_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.987ns  (logic 4.178ns (69.788%)  route 1.809ns (30.212%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE                         0.000     0.000 r  Display/an_reg[2]/C
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  Display/an_reg[2]/Q
                         net (fo=1, routed)           1.809     2.287    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.700     5.987 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.987    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display/seg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.931ns  (logic 4.123ns (69.522%)  route 1.808ns (30.478%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDRE                         0.000     0.000 r  Display/seg_reg[1]/C
    SLICE_X65Y20         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Display/seg_reg[1]/Q
                         net (fo=1, routed)           1.808     2.227    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.704     5.931 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.931    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display/seg_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.924ns  (logic 4.098ns (69.177%)  route 1.826ns (30.823%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDRE                         0.000     0.000 r  Display/seg_reg[5]/C
    SLICE_X65Y19         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Display/seg_reg[5]/Q
                         net (fo=1, routed)           1.826     2.245    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.679     5.924 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.924    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display/an_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.882ns  (logic 4.021ns (68.361%)  route 1.861ns (31.639%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE                         0.000     0.000 r  Display/an_reg[0]/C
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Display/an_reg[0]/Q
                         net (fo=1, routed)           1.861     2.379    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503     5.882 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.882    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display/seg_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.859ns  (logic 3.987ns (68.058%)  route 1.871ns (31.942%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y19         FDRE                         0.000     0.000 r  Display/seg_reg[6]/C
    SLICE_X65Y19         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Display/seg_reg[6]/Q
                         net (fo=1, routed)           1.871     2.327    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531     5.859 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.859    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display/seg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.827ns  (logic 3.967ns (68.073%)  route 1.860ns (31.927%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDRE                         0.000     0.000 r  Display/seg_reg[0]/C
    SLICE_X65Y20         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Display/seg_reg[0]/Q
                         net (fo=1, routed)           1.860     2.316    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511     5.827 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.827    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display/seg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.793ns  (logic 4.127ns (71.233%)  route 1.667ns (28.767%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDRE                         0.000     0.000 r  Display/seg_reg[3]/C
    SLICE_X65Y20         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  Display/seg_reg[3]/Q
                         net (fo=1, routed)           1.667     2.086    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.708     5.793 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.793    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display/an_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.730ns  (logic 4.017ns (70.110%)  route 1.713ns (29.890%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE                         0.000     0.000 r  Display/an_reg[1]/C
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Display/an_reg[1]/Q
                         net (fo=1, routed)           1.713     2.231    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499     5.730 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.730    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display/an_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.689ns  (logic 4.028ns (70.814%)  route 1.660ns (29.186%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE                         0.000     0.000 r  Display/an_reg[3]/C
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Display/an_reg[3]/Q
                         net (fo=1, routed)           1.660     2.178    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.510     5.689 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.689    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display/seg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.659ns  (logic 3.991ns (70.526%)  route 1.668ns (29.474%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y20         FDRE                         0.000     0.000 r  Display/seg_reg[2]/C
    SLICE_X65Y20         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  Display/seg_reg[2]/Q
                         net (fo=1, routed)           1.668     2.124    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     5.659 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.659    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Display/seg_codes_index_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Display/seg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.186ns (60.983%)  route 0.119ns (39.017%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDRE                         0.000     0.000 r  Display/seg_codes_index_reg[0]/C
    SLICE_X62Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Display/seg_codes_index_reg[0]/Q
                         net (fo=7, routed)           0.119     0.260    Display/seg_codes_index[0]
    SLICE_X65Y19         LUT4 (Prop_lut4_I1_O)        0.045     0.305 r  Display/seg[6]_i_1/O
                         net (fo=1, routed)           0.000     0.305    Display/seg[6]_i_1_n_0
    SLICE_X65Y19         FDRE                                         r  Display/seg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display/seg_codes_index_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Display/seg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.338ns  (logic 0.186ns (55.002%)  route 0.152ns (44.998%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDRE                         0.000     0.000 r  Display/seg_codes_index_reg[0]/C
    SLICE_X62Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Display/seg_codes_index_reg[0]/Q
                         net (fo=7, routed)           0.152     0.293    Display/seg_codes_index[0]
    SLICE_X65Y20         LUT4 (Prop_lut4_I2_O)        0.045     0.338 r  Display/seg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.338    Display/seg[0]_i_1_n_0
    SLICE_X65Y20         FDRE                                         r  Display/seg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display/seg_codes_index_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Display/seg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.186ns (54.839%)  route 0.153ns (45.161%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDRE                         0.000     0.000 r  Display/seg_codes_index_reg[0]/C
    SLICE_X62Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  Display/seg_codes_index_reg[0]/Q
                         net (fo=7, routed)           0.153     0.294    Display/seg_codes_index[0]
    SLICE_X65Y20         LUT4 (Prop_lut4_I1_O)        0.045     0.339 r  Display/seg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.339    Display/seg[2]_i_1_n_0
    SLICE_X65Y20         FDRE                                         r  Display/seg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display/seg_codes_index_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Display/seg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.189ns (55.397%)  route 0.152ns (44.603%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDRE                         0.000     0.000 r  Display/seg_codes_index_reg[0]/C
    SLICE_X62Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Display/seg_codes_index_reg[0]/Q
                         net (fo=7, routed)           0.152     0.293    Display/seg_codes_index[0]
    SLICE_X65Y20         LUT4 (Prop_lut4_I3_O)        0.048     0.341 r  Display/seg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.341    Display/seg[1]_i_1_n_0
    SLICE_X65Y20         FDRE                                         r  Display/seg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display/seg_codes_index_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Display/seg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.190ns (55.366%)  route 0.153ns (44.634%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDRE                         0.000     0.000 r  Display/seg_codes_index_reg[0]/C
    SLICE_X62Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Display/seg_codes_index_reg[0]/Q
                         net (fo=7, routed)           0.153     0.294    Display/seg_codes_index[0]
    SLICE_X65Y20         LUT4 (Prop_lut4_I2_O)        0.049     0.343 r  Display/seg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.343    Display/seg[3]_i_1_n_0
    SLICE_X65Y20         FDRE                                         r  Display/seg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display/seg_index_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Display/an_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.246ns (64.194%)  route 0.137ns (35.806%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE                         0.000     0.000 r  Display/seg_index_reg[0]/C
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.148     0.148 f  Display/seg_index_reg[0]/Q
                         net (fo=10, routed)          0.137     0.285    Display/seg_index[0]
    SLICE_X64Y25         LUT2 (Prop_lut2_I1_O)        0.098     0.383 r  Display/an[0]_i_1/O
                         net (fo=1, routed)           0.000     0.383    Display/an[0]_i_1_n_0
    SLICE_X64Y25         FDRE                                         r  Display/an_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display/seg_index_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Display/seg_index_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.249ns (64.472%)  route 0.137ns (35.528%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE                         0.000     0.000 r  Display/seg_index_reg[0]/C
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  Display/seg_index_reg[0]/Q
                         net (fo=10, routed)          0.137     0.285    Display/seg_index[0]
    SLICE_X64Y25         LUT2 (Prop_lut2_I0_O)        0.101     0.386 r  Display/seg_index[1]_i_1/O
                         net (fo=1, routed)           0.000     0.386    Display/p_1_in[1]
    SLICE_X64Y25         FDRE                                         r  Display/seg_index_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display/seg_index_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Display/an_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.387ns  (logic 0.246ns (63.531%)  route 0.141ns (36.469%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE                         0.000     0.000 r  Display/seg_index_reg[0]/C
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  Display/seg_index_reg[0]/Q
                         net (fo=10, routed)          0.141     0.289    Display/seg_index[0]
    SLICE_X64Y25         LUT2 (Prop_lut2_I0_O)        0.098     0.387 r  Display/an[1]_i_1/O
                         net (fo=1, routed)           0.000     0.387    Display/an[1]_i_1_n_0
    SLICE_X64Y25         FDRE                                         r  Display/an_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display/seg_codes_index_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Display/seg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.390ns  (logic 0.186ns (47.668%)  route 0.204ns (52.332%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDRE                         0.000     0.000 r  Display/seg_codes_index_reg[3]/C
    SLICE_X62Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  Display/seg_codes_index_reg[3]/Q
                         net (fo=7, routed)           0.204     0.345    Display/seg_codes_index[3]
    SLICE_X65Y19         LUT4 (Prop_lut4_I0_O)        0.045     0.390 r  Display/seg[4]_i_1/O
                         net (fo=1, routed)           0.000     0.390    Display/seg[4]_i_1_n_0
    SLICE_X65Y19         FDRE                                         r  Display/seg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display/seg_index_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Display/an_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.390ns  (logic 0.249ns (63.811%)  route 0.141ns (36.189%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y25         FDRE                         0.000     0.000 r  Display/seg_index_reg[0]/C
    SLICE_X64Y25         FDRE (Prop_fdre_C_Q)         0.148     0.148 f  Display/seg_index_reg[0]/Q
                         net (fo=10, routed)          0.141     0.289    Display/seg_index[0]
    SLICE_X64Y25         LUT2 (Prop_lut2_I1_O)        0.101     0.390 r  Display/an[2]_i_1/O
                         net (fo=1, routed)           0.000     0.390    Display/an[2]_i_1_n_0
    SLICE_X64Y25         FDRE                                         r  Display/an_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LED/led_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.296ns  (logic 3.960ns (47.737%)  route 4.336ns (52.263%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=994, routed)         1.621     5.142    LED/clk_IBUF_BUFG
    SLICE_X63Y27         FDRE                                         r  LED/led_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  LED/led_reg[8]/Q
                         net (fo=1, routed)           4.336     9.934    led_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.504    13.438 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    13.438    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED/led_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.491ns  (logic 3.961ns (52.876%)  route 3.530ns (47.124%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=994, routed)         1.635     5.156    LED/clk_IBUF_BUFG
    SLICE_X59Y9          FDRE                                         r  LED/led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y9          FDRE (Prop_fdre_C_Q)         0.456     5.612 r  LED/led_reg[0]/Q
                         net (fo=1, routed)           3.530     9.142    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    12.647 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.647    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED/led_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.478ns  (logic 4.039ns (54.015%)  route 3.439ns (45.985%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=994, routed)         1.635     5.156    LED/clk_IBUF_BUFG
    SLICE_X64Y38         FDRE                                         r  LED/led_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y38         FDRE (Prop_fdre_C_Q)         0.518     5.674 r  LED/led_reg[15]/Q
                         net (fo=1, routed)           3.439     9.113    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521    12.635 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    12.635    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED/led_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.416ns  (logic 3.986ns (53.747%)  route 3.430ns (46.253%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=994, routed)         1.558     5.079    LED/clk_IBUF_BUFG
    SLICE_X49Y30         FDRE                                         r  LED/led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y30         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  LED/led_reg[1]/Q
                         net (fo=1, routed)           3.430     8.965    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530    12.495 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.495    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED/led_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.271ns  (logic 4.024ns (55.342%)  route 3.247ns (44.658%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=994, routed)         1.548     5.069    LED/clk_IBUF_BUFG
    SLICE_X38Y22         FDRE                                         r  LED/led_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y22         FDRE (Prop_fdre_C_Q)         0.518     5.587 r  LED/led_reg[6]/Q
                         net (fo=1, routed)           3.247     8.835    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506    12.341 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.341    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED/led_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.143ns  (logic 3.957ns (55.391%)  route 3.187ns (44.609%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=994, routed)         1.556     5.077    LED/clk_IBUF_BUFG
    SLICE_X48Y21         FDRE                                         r  LED/led_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y21         FDRE (Prop_fdre_C_Q)         0.456     5.533 r  LED/led_reg[7]/Q
                         net (fo=1, routed)           3.187     8.720    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501    12.220 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.220    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED/led_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.037ns  (logic 3.970ns (56.419%)  route 3.067ns (43.581%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=994, routed)         1.569     5.090    LED/clk_IBUF_BUFG
    SLICE_X48Y7          FDRE                                         r  LED/led_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y7          FDRE (Prop_fdre_C_Q)         0.456     5.546 r  LED/led_reg[5]/Q
                         net (fo=1, routed)           3.067     8.613    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.514    12.128 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.128    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED/led_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.986ns  (logic 3.965ns (56.752%)  route 3.021ns (43.248%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=994, routed)         1.561     5.082    LED/clk_IBUF_BUFG
    SLICE_X48Y17         FDRE                                         r  LED/led_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y17         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  LED/led_reg[4]/Q
                         net (fo=1, routed)           3.021     8.559    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.509    12.068 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.068    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED/led_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.900ns  (logic 4.025ns (58.337%)  route 2.875ns (41.663%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=994, routed)         1.635     5.156    LED/clk_IBUF_BUFG
    SLICE_X64Y38         FDRE                                         r  LED/led_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y38         FDRE (Prop_fdre_C_Q)         0.518     5.674 r  LED/led_reg[13]/Q
                         net (fo=1, routed)           2.875     8.549    led_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.507    12.056 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000    12.056    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED/led_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.897ns  (logic 4.027ns (58.388%)  route 2.870ns (41.612%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=994, routed)         1.554     5.075    LED/clk_IBUF_BUFG
    SLICE_X42Y19         FDRE                                         r  LED/led_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y19         FDRE (Prop_fdre_C_Q)         0.518     5.593 r  LED/led_reg[3]/Q
                         net (fo=1, routed)           2.870     8.463    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509    11.972 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.972    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MUX/out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            Display/seg_codes_index_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.243ns  (logic 0.186ns (76.391%)  route 0.057ns (23.609%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=994, routed)         0.587     1.470    MUX/clk_IBUF_BUFG
    SLICE_X63Y19         FDRE                                         r  MUX/out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  MUX/out_reg[6]/Q
                         net (fo=1, routed)           0.057     1.669    Display/seg_codes_index_reg[3]_0[6]
    SLICE_X62Y19         LUT6 (Prop_lut6_I0_O)        0.045     1.714 r  Display/seg_codes_index[2]_i_1/O
                         net (fo=1, routed)           0.000     1.714    Display/seg_codes_index[2]_i_1_n_0
    SLICE_X62Y19         FDRE                                         r  Display/seg_codes_index_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MUX/out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            Display/seg_codes_index_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.245ns  (logic 0.186ns (75.768%)  route 0.059ns (24.232%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=994, routed)         0.587     1.470    MUX/clk_IBUF_BUFG
    SLICE_X63Y19         FDRE                                         r  MUX/out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  MUX/out_reg[4]/Q
                         net (fo=1, routed)           0.059     1.671    Display/seg_codes_index_reg[3]_0[4]
    SLICE_X62Y19         LUT6 (Prop_lut6_I0_O)        0.045     1.716 r  Display/seg_codes_index[0]_i_1/O
                         net (fo=1, routed)           0.000     1.716    Display/seg_codes_index[0]_i_1_n_0
    SLICE_X62Y19         FDRE                                         r  Display/seg_codes_index_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MUX/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            Display/seg_codes_index_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.409ns  (logic 0.227ns (55.556%)  route 0.182ns (44.444%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=994, routed)         0.589     1.472    MUX/clk_IBUF_BUFG
    SLICE_X61Y16         FDRE                                         r  MUX/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y16         FDRE (Prop_fdre_C_Q)         0.128     1.600 r  MUX/out_reg[1]/Q
                         net (fo=1, routed)           0.182     1.782    Display/seg_codes_index_reg[3]_0[1]
    SLICE_X62Y19         LUT6 (Prop_lut6_I5_O)        0.099     1.881 r  Display/seg_codes_index[1]_i_1/O
                         net (fo=1, routed)           0.000     1.881    Display/seg_codes_index[1]_i_1_n_0
    SLICE_X62Y19         FDRE                                         r  Display/seg_codes_index_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MUX/out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            Display/seg_codes_index_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.430ns  (logic 0.226ns (52.532%)  route 0.204ns (47.468%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=994, routed)         0.586     1.469    MUX/clk_IBUF_BUFG
    SLICE_X61Y19         FDRE                                         r  MUX/out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDRE (Prop_fdre_C_Q)         0.128     1.597 r  MUX/out_reg[15]/Q
                         net (fo=1, routed)           0.204     1.801    Display/seg_codes_index_reg[3]_0[15]
    SLICE_X62Y19         LUT6 (Prop_lut6_I2_O)        0.098     1.899 r  Display/seg_codes_index[3]_i_1/O
                         net (fo=1, routed)           0.000     1.899    Display/seg_codes_index[3]_i_1_n_0
    SLICE_X62Y19         FDRE                                         r  Display/seg_codes_index_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Display/dp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            dp
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.670ns  (logic 1.340ns (80.221%)  route 0.330ns (19.779%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=994, routed)         0.593     1.476    Display/clk_IBUF_BUFG
    SLICE_X62Y11         FDRE                                         r  Display/dp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y11         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  Display/dp_reg/Q
                         net (fo=1, routed)           0.330     1.947    dp_OBUF
    V7                   OBUF (Prop_obuf_I_O)         1.199     3.146 r  dp_OBUF_inst/O
                         net (fo=0)                   0.000     3.146    dp
    V7                                                                r  dp (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED/led_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.697ns  (logic 1.369ns (80.669%)  route 0.328ns (19.331%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=994, routed)         0.588     1.471    LED/clk_IBUF_BUFG
    SLICE_X64Y31         FDRE                                         r  LED/led_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDRE (Prop_fdre_C_Q)         0.164     1.635 r  LED/led_reg[11]/Q
                         net (fo=1, routed)           0.328     1.963    led_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         1.205     3.168 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.168    led[11]
    U3                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED/led_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.718ns  (logic 1.390ns (80.910%)  route 0.328ns (19.090%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=994, routed)         0.593     1.476    LED/clk_IBUF_BUFG
    SLICE_X64Y38         FDRE                                         r  LED/led_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y38         FDRE (Prop_fdre_C_Q)         0.164     1.640 r  LED/led_reg[10]/Q
                         net (fo=1, routed)           0.328     1.968    led_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         1.226     3.194 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.194    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED/led_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.745ns  (logic 1.410ns (80.817%)  route 0.335ns (19.183%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=994, routed)         0.593     1.476    LED/clk_IBUF_BUFG
    SLICE_X64Y38         FDRE                                         r  LED/led_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y38         FDRE (Prop_fdre_C_Q)         0.148     1.624 r  LED/led_reg[9]/Q
                         net (fo=1, routed)           0.335     1.959    led_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         1.262     3.221 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.221    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED/led_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.995ns  (logic 1.380ns (69.187%)  route 0.615ns (30.813%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=994, routed)         0.593     1.476    LED/clk_IBUF_BUFG
    SLICE_X64Y38         FDRE                                         r  LED/led_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y38         FDRE (Prop_fdre_C_Q)         0.164     1.640 r  LED/led_reg[14]/Q
                         net (fo=1, routed)           0.615     2.255    led_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         1.216     3.471 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.471    led[14]
    P1                                                                r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED/led_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.083ns  (logic 1.360ns (65.306%)  route 0.723ns (34.694%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=994, routed)         0.595     1.478    LED/clk_IBUF_BUFG
    SLICE_X65Y43         FDRE                                         r  LED/led_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y43         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  LED/led_reg[12]/Q
                         net (fo=1, routed)           0.723     2.342    led_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         1.219     3.561 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.561    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            SB/switch_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.388ns  (logic 1.459ns (33.250%)  route 2.929ns (66.750%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  sw_IBUF[7]_inst/O
                         net (fo=1, routed)           2.929     4.388    SB/D[7]
    SLICE_X49Y21         FDRE                                         r  SB/switch_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=994, routed)         1.439     4.780    SB/clk_IBUF_BUFG
    SLICE_X49Y21         FDRE                                         r  SB/switch_reg[7]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            SB/switch_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.287ns  (logic 1.453ns (33.892%)  route 2.834ns (66.108%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.854ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=1, routed)           2.834     4.287    SB/D[0]
    SLICE_X60Y13         FDRE                                         r  SB/switch_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=994, routed)         1.513     4.854    SB/clk_IBUF_BUFG
    SLICE_X60Y13         FDRE                                         r  SB/switch_reg[0]/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            SB/switch_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.907ns  (logic 1.464ns (37.470%)  route 2.443ns (62.530%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[2]_inst/O
                         net (fo=1, routed)           2.443     3.907    SB/D[2]
    SLICE_X49Y12         FDRE                                         r  SB/switch_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=994, routed)         1.447     4.788    SB/clk_IBUF_BUFG
    SLICE_X49Y12         FDRE                                         r  SB/switch_reg[2]/C

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            SB/switch_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.864ns  (logic 1.466ns (37.939%)  route 2.398ns (62.061%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 r  sw_IBUF[5]_inst/O
                         net (fo=1, routed)           2.398     3.864    SB/D[5]
    SLICE_X49Y12         FDRE                                         r  SB/switch_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=994, routed)         1.447     4.788    SB/clk_IBUF_BUFG
    SLICE_X49Y12         FDRE                                         r  SB/switch_reg[5]/C

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            SB/switch_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.841ns  (logic 1.451ns (37.773%)  route 2.390ns (62.227%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sw_IBUF[4]_inst/O
                         net (fo=1, routed)           2.390     3.841    SB/D[4]
    SLICE_X49Y12         FDRE                                         r  SB/switch_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=994, routed)         1.447     4.788    SB/clk_IBUF_BUFG
    SLICE_X49Y12         FDRE                                         r  SB/switch_reg[4]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            SB/switch_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.815ns  (logic 1.461ns (38.304%)  route 2.354ns (61.696%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=1, routed)           2.354     3.815    SB/D[1]
    SLICE_X49Y12         FDRE                                         r  SB/switch_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=994, routed)         1.447     4.788    SB/clk_IBUF_BUFG
    SLICE_X49Y12         FDRE                                         r  SB/switch_reg[1]/C

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            SB/switch_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.684ns  (logic 1.450ns (39.352%)  route 2.234ns (60.648%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  sw_IBUF[6]_inst/O
                         net (fo=1, routed)           2.234     3.684    SB/D[6]
    SLICE_X37Y22         FDRE                                         r  SB/switch_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=994, routed)         1.431     4.772    SB/clk_IBUF_BUFG
    SLICE_X37Y22         FDRE                                         r  SB/switch_reg[6]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            SB/switch_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.448ns  (logic 1.448ns (42.010%)  route 2.000ns (57.990%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  sw_IBUF[3]_inst/O
                         net (fo=1, routed)           2.000     3.448    SB/D[3]
    SLICE_X42Y12         FDRE                                         r  SB/switch_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=994, routed)         1.443     4.784    SB/clk_IBUF_BUFG
    SLICE_X42Y12         FDRE                                         r  SB/switch_reg[3]/C

Slack:                    inf
  Source:                 sw[11]
                            (input port)
  Destination:            SB/switch_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.758ns  (logic 1.464ns (53.081%)  route 1.294ns (46.919%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  sw[11] (IN)
                         net (fo=0)                   0.000     0.000    sw[11]
    R3                   IBUF (Prop_ibuf_I_O)         1.464     1.464 r  sw_IBUF[11]_inst/O
                         net (fo=1, routed)           1.294     2.758    SB/D[11]
    SLICE_X64Y32         FDRE                                         r  SB/switch_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=994, routed)         1.511     4.852    SB/clk_IBUF_BUFG
    SLICE_X64Y32         FDRE                                         r  SB/switch_reg[11]/C

Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            SB/switch_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.709ns  (logic 1.458ns (53.824%)  route 1.251ns (46.176%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sw_IBUF[10]_inst/O
                         net (fo=1, routed)           1.251     2.709    SB/D[10]
    SLICE_X65Y38         FDRE                                         r  SB/switch_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=994, routed)         1.516     4.857    SB/clk_IBUF_BUFG
    SLICE_X65Y38         FDRE                                         r  SB/switch_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[12]
                            (input port)
  Destination:            SB/switch_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.584ns  (logic 0.237ns (40.522%)  route 0.347ns (59.478%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  sw[12] (IN)
                         net (fo=0)                   0.000     0.000    sw[12]
    W2                   IBUF (Prop_ibuf_I_O)         0.237     0.237 r  sw_IBUF[12]_inst/O
                         net (fo=1, routed)           0.347     0.584    SB/D[12]
    SLICE_X65Y39         FDRE                                         r  SB/switch_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=994, routed)         0.864     1.991    SB/clk_IBUF_BUFG
    SLICE_X65Y39         FDRE                                         r  SB/switch_reg[12]/C

Slack:                    inf
  Source:                 sw[13]
                            (input port)
  Destination:            SB/switch_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.594ns  (logic 0.221ns (37.221%)  route 0.373ns (62.779%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  sw[13] (IN)
                         net (fo=0)                   0.000     0.000    sw[13]
    U1                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[13]_inst/O
                         net (fo=1, routed)           0.373     0.594    SB/D[13]
    SLICE_X65Y38         FDRE                                         r  SB/switch_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=994, routed)         0.864     1.991    SB/clk_IBUF_BUFG
    SLICE_X65Y38         FDRE                                         r  SB/switch_reg[13]/C

Slack:                    inf
  Source:                 sw[14]
                            (input port)
  Destination:            SB/switch_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.648ns  (logic 0.223ns (34.445%)  route 0.425ns (65.555%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  sw[14] (IN)
                         net (fo=0)                   0.000     0.000    sw[14]
    T1                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[14]_inst/O
                         net (fo=1, routed)           0.425     0.648    SB/D[14]
    SLICE_X65Y38         FDRE                                         r  SB/switch_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=994, routed)         0.864     1.991    SB/clk_IBUF_BUFG
    SLICE_X65Y38         FDRE                                         r  SB/switch_reg[14]/C

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            SB/switch_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.659ns  (logic 0.220ns (33.419%)  route 0.439ns (66.581%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  sw_IBUF[9]_inst/O
                         net (fo=1, routed)           0.439     0.659    SB/D[9]
    SLICE_X65Y38         FDRE                                         r  SB/switch_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=994, routed)         0.864     1.991    SB/clk_IBUF_BUFG
    SLICE_X65Y38         FDRE                                         r  SB/switch_reg[9]/C

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            SB/switch_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.664ns  (logic 0.223ns (33.534%)  route 0.441ns (66.466%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         0.223     0.223 r  sw_IBUF[8]_inst/O
                         net (fo=1, routed)           0.441     0.664    SB/D[8]
    SLICE_X64Y32         FDRE                                         r  SB/switch_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=994, routed)         0.858     1.985    SB/clk_IBUF_BUFG
    SLICE_X64Y32         FDRE                                         r  SB/switch_reg[8]/C

Slack:                    inf
  Source:                 sw[15]
                            (input port)
  Destination:            SB/switch_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.681ns  (logic 0.224ns (32.932%)  route 0.457ns (67.068%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  sw[15] (IN)
                         net (fo=0)                   0.000     0.000    sw[15]
    R2                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  sw_IBUF[15]_inst/O
                         net (fo=1, routed)           0.457     0.681    SB/D[15]
    SLICE_X65Y38         FDRE                                         r  SB/switch_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=994, routed)         0.864     1.991    SB/clk_IBUF_BUFG
    SLICE_X65Y38         FDRE                                         r  SB/switch_reg[15]/C

Slack:                    inf
  Source:                 sw[10]
                            (input port)
  Destination:            SB/switch_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.732ns  (logic 0.226ns (30.880%)  route 0.506ns (69.120%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  sw[10] (IN)
                         net (fo=0)                   0.000     0.000    sw[10]
    T2                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sw_IBUF[10]_inst/O
                         net (fo=1, routed)           0.506     0.732    SB/D[10]
    SLICE_X65Y38         FDRE                                         r  SB/switch_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=994, routed)         0.864     1.991    SB/clk_IBUF_BUFG
    SLICE_X65Y38         FDRE                                         r  SB/switch_reg[10]/C

Slack:                    inf
  Source:                 sw[11]
                            (input port)
  Destination:            SB/switch_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.755ns  (logic 0.232ns (30.716%)  route 0.523ns (69.284%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  sw[11] (IN)
                         net (fo=0)                   0.000     0.000    sw[11]
    R3                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_IBUF[11]_inst/O
                         net (fo=1, routed)           0.523     0.755    SB/D[11]
    SLICE_X64Y32         FDRE                                         r  SB/switch_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=994, routed)         0.858     1.985    SB/clk_IBUF_BUFG
    SLICE_X64Y32         FDRE                                         r  SB/switch_reg[11]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            SB/switch_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.105ns  (logic 0.217ns (19.604%)  route 0.889ns (80.396%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  sw_IBUF[3]_inst/O
                         net (fo=1, routed)           0.889     1.105    SB/D[3]
    SLICE_X42Y12         FDRE                                         r  SB/switch_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=994, routed)         0.829     1.956    SB/clk_IBUF_BUFG
    SLICE_X42Y12         FDRE                                         r  SB/switch_reg[3]/C

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            SB/switch_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.234ns  (logic 0.218ns (17.655%)  route 1.016ns (82.345%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.946ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  sw_IBUF[6]_inst/O
                         net (fo=1, routed)           1.016     1.234    SB/D[6]
    SLICE_X37Y22         FDRE                                         r  SB/switch_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=994, routed)         0.819     1.946    SB/clk_IBUF_BUFG
    SLICE_X37Y22         FDRE                                         r  SB/switch_reg[6]/C





