$date
	Sun Feb 20 10:52:45 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_SR $end
$var wire 1 ! qbar $end
$var wire 1 " q $end
$var reg 1 # reset $end
$var reg 1 $ set $end
$scope module i $end
$var wire 1 " q $end
$var wire 1 ! qbar $end
$var wire 1 # reset $end
$var wire 1 $ set $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x$
x#
x"
x!
$end
#10000
