// Seed: 2044046478
module module_0 (
    output tri  id_0,
    output wire id_1
);
  wire id_3;
  assign module_1.id_25 = 0;
endmodule
module module_1 #(
    parameter id_11 = 32'd36
) (
    input tri id_0,
    output tri1 id_1,
    output supply0 id_2,
    output wor id_3,
    output uwire id_4,
    output tri1 id_5,
    input uwire id_6,
    input wand id_7,
    output supply0 id_8,
    output wand id_9,
    input tri0 id_10,
    input tri0 _id_11,
    output uwire id_12,
    output tri id_13,
    input uwire id_14,
    input wor id_15,
    output logic id_16,
    input uwire id_17,
    input tri1 id_18,
    output tri1 id_19,
    input supply0 id_20,
    input wor id_21,
    output wire id_22,
    output supply0 id_23,
    output wand id_24,
    input wire id_25,
    input wire id_26,
    output wor id_27,
    input uwire id_28
);
  logic [7:0] id_30;
  module_0 modCall_1 (
      id_8,
      id_5
  );
  wire [id_11 : 1] id_31 = id_28;
  always @(-1 or posedge 1) begin : LABEL_0
    if (1'b0) id_16 <= id_30[1];
  end
endmodule
