
*** Running vivado
    with args -log project_reti_logiche.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source project_reti_logiche.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source project_reti_logiche.tcl -notrace
Command: synth_design -top project_reti_logiche -part xc7a200tsbg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2204 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 340.039 ; gain = 69.598
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'project_reti_logiche' [C:/Users/FraCh/Documents/GitHub/Reti-Logiche-Project/src/UUT.vhd:190]
	Parameter N bound to: 8 - type: integer 
	Parameter M bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'reg_prev' declared at 'C:/Users/FraCh/Documents/GitHub/Reti-Logiche-Project/src/UUT.vhd:5' bound to instance 'master_preserv_reg' of component 'reg_prev' [C:/Users/FraCh/Documents/GitHub/Reti-Logiche-Project/src/UUT.vhd:274]
INFO: [Synth 8-638] synthesizing module 'reg_prev' [C:/Users/FraCh/Documents/GitHub/Reti-Logiche-Project/src/UUT.vhd:31]
	Parameter N bound to: 8 - type: integer 
	Parameter M bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reg_prev' (1#1) [C:/Users/FraCh/Documents/GitHub/Reti-Logiche-Project/src/UUT.vhd:31]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'reg' declared at 'C:/Users/FraCh/Documents/GitHub/Reti-Logiche-Project/src/UUT.vhd:62' bound to instance 'bitmask_reg' of component 'reg' [C:/Users/FraCh/Documents/GitHub/Reti-Logiche-Project/src/UUT.vhd:277]
INFO: [Synth 8-638] synthesizing module '\reg ' [C:/Users/FraCh/Documents/GitHub/Reti-Logiche-Project/src/UUT.vhd:79]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module '\reg ' (2#1) [C:/Users/FraCh/Documents/GitHub/Reti-Logiche-Project/src/UUT.vhd:79]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'reg' declared at 'C:/Users/FraCh/Documents/GitHub/Reti-Logiche-Project/src/UUT.vhd:62' bound to instance 'ev_point_x_reg' of component 'reg' [C:/Users/FraCh/Documents/GitHub/Reti-Logiche-Project/src/UUT.vhd:279]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'reg' declared at 'C:/Users/FraCh/Documents/GitHub/Reti-Logiche-Project/src/UUT.vhd:62' bound to instance 'ev_point_y_reg' of component 'reg' [C:/Users/FraCh/Documents/GitHub/Reti-Logiche-Project/src/UUT.vhd:281]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'reg' declared at 'C:/Users/FraCh/Documents/GitHub/Reti-Logiche-Project/src/UUT.vhd:62' bound to instance 'curr_x_reg' of component 'reg' [C:/Users/FraCh/Documents/GitHub/Reti-Logiche-Project/src/UUT.vhd:283]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'reg' declared at 'C:/Users/FraCh/Documents/GitHub/Reti-Logiche-Project/src/UUT.vhd:62' bound to instance 'curr_y_reg' of component 'reg' [C:/Users/FraCh/Documents/GitHub/Reti-Logiche-Project/src/UUT.vhd:285]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'counter' declared at 'C:/Users/FraCh/Documents/GitHub/Reti-Logiche-Project/src/UUT.vhd:105' bound to instance 'address_counter' of component 'counter' [C:/Users/FraCh/Documents/GitHub/Reti-Logiche-Project/src/UUT.vhd:289]
INFO: [Synth 8-638] synthesizing module 'counter' [C:/Users/FraCh/Documents/GitHub/Reti-Logiche-Project/src/UUT.vhd:123]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter' (3#1) [C:/Users/FraCh/Documents/GitHub/Reti-Logiche-Project/src/UUT.vhd:123]
INFO: [Synth 8-256] done synthesizing module 'project_reti_logiche' (4#1) [C:/Users/FraCh/Documents/GitHub/Reti-Logiche-Project/src/UUT.vhd:190]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 395.777 ; gain = 125.336
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 395.777 ; gain = 125.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 395.777 ; gain = 125.336
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/FraCh/Documents/GitHub/Reti-Logiche-Project/RetiLogicheProject.srcs/constrs_1/new/timing.xdc]
Finished Parsing XDC File [C:/Users/FraCh/Documents/GitHub/Reti-Logiche-Project/RetiLogicheProject.srcs/constrs_1/new/timing.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 777.055 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 777.055 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 777.055 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 777.055 ; gain = 506.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tsbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 777.055 ; gain = 506.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 777.055 ; gain = 506.613
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'curr_state_reg' in module 'project_reti_logiche'
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   reset |                             0000 |                             0000
            bitmask_read |                             0001 |                             0001
      evaluation_point_x |                             0010 |                             0010
      evaluation_point_y |                             0011 |                             0011
                  next_x |                             0100 |                             0100
                  next_y |                             0101 |                             0101
           calc_distance |                             0110 |                             0110
          check_distance |                             0111 |                             0111
                   write |                             1000 |                             1000
                    done |                             1001 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curr_state_reg' using encoding 'sequential' in module 'project_reti_logiche'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 777.055 ; gain = 506.613
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 4     
+---Registers : 
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 8     
+---Muxes : 
	  10 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	  10 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 3     
	  10 Input      8 Bit        Muxes := 4     
	  10 Input      5 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module project_reti_logiche 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 4     
+---Muxes : 
	  10 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	  10 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 3     
	  10 Input      8 Bit        Muxes := 4     
	  10 Input      5 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	  10 Input      1 Bit        Muxes := 5     
Module reg_prev 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 3     
Module reg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 777.055 ; gain = 506.613
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 777.055 ; gain = 506.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 843.234 ; gain = 572.793
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 844.242 ; gain = 573.801
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 844.242 ; gain = 573.801
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 844.242 ; gain = 573.801
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 844.242 ; gain = 573.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 844.242 ; gain = 573.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 844.242 ; gain = 573.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 844.242 ; gain = 573.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    37|
|3     |LUT1   |     7|
|4     |LUT2   |    89|
|5     |LUT3   |    10|
|6     |LUT4   |    73|
|7     |LUT5   |    61|
|8     |LUT6   |    82|
|9     |FDCE   |    90|
|10    |FDPE   |    12|
|11    |IBUF   |    11|
|12    |OBUF   |    27|
+------+-------+------+

Report Instance Areas: 
+------+---------------------+---------+------+
|      |Instance             |Module   |Cells |
+------+---------------------+---------+------+
|1     |top                  |         |   500|
|2     |  address_counter    |counter  |    62|
|3     |  bitmask_reg        |\reg     |     9|
|4     |  curr_x_reg         |reg_0    |    38|
|5     |  curr_y_reg         |reg_1    |    43|
|6     |  ev_point_x_reg     |reg_2    |    71|
|7     |  ev_point_y_reg     |reg_3    |    54|
|8     |  master_preserv_reg |reg_prev |   174|
+------+---------------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 844.242 ; gain = 573.801
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 844.242 ; gain = 192.523
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 844.242 ; gain = 573.801
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 37 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 844.242 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 844.242 ; gain = 573.801
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 844.242 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/FraCh/Documents/GitHub/Reti-Logiche-Project/RetiLogicheProject.runs/synth_1/project_reti_logiche.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file project_reti_logiche_utilization_synth.rpt -pb project_reti_logiche_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Apr 10 14:26:16 2019...
