

================================================================
== Vitis HLS Report for 'IDCT2B32'
================================================================
* Date:           Fri Nov 21 21:48:43 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        dct2_dir
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.199 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|        1|  10.000 ns|  10.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.19>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%in_31_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_31_val" [src/IDCT2.cpp:132]   --->   Operation 3 'read' 'in_31_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%in_30_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_30_val" [src/IDCT2.cpp:132]   --->   Operation 4 'read' 'in_30_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%in_29_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_29_val" [src/IDCT2.cpp:132]   --->   Operation 5 'read' 'in_29_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%in_28_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_28_val" [src/IDCT2.cpp:132]   --->   Operation 6 'read' 'in_28_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%in_27_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_27_val" [src/IDCT2.cpp:132]   --->   Operation 7 'read' 'in_27_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%in_26_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_26_val" [src/IDCT2.cpp:132]   --->   Operation 8 'read' 'in_26_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%in_25_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_25_val" [src/IDCT2.cpp:132]   --->   Operation 9 'read' 'in_25_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%in_24_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_24_val" [src/IDCT2.cpp:132]   --->   Operation 10 'read' 'in_24_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%in_23_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_23_val" [src/IDCT2.cpp:132]   --->   Operation 11 'read' 'in_23_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%in_22_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_22_val" [src/IDCT2.cpp:132]   --->   Operation 12 'read' 'in_22_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%in_21_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_21_val" [src/IDCT2.cpp:132]   --->   Operation 13 'read' 'in_21_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%in_20_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_20_val" [src/IDCT2.cpp:132]   --->   Operation 14 'read' 'in_20_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%in_19_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_19_val" [src/IDCT2.cpp:132]   --->   Operation 15 'read' 'in_19_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%in_18_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_18_val" [src/IDCT2.cpp:132]   --->   Operation 16 'read' 'in_18_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%in_17_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_17_val" [src/IDCT2.cpp:132]   --->   Operation 17 'read' 'in_17_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%in_16_val_read = read i26 @_ssdm_op_Read.ap_auto.i26, i26 %in_16_val" [src/IDCT2.cpp:132]   --->   Operation 18 'read' 'in_16_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%in_15_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_15_val" [src/IDCT2.cpp:132]   --->   Operation 19 'read' 'in_15_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%in_14_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_14_val" [src/IDCT2.cpp:132]   --->   Operation 20 'read' 'in_14_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%in_13_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_13_val" [src/IDCT2.cpp:132]   --->   Operation 21 'read' 'in_13_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%in_12_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_12_val" [src/IDCT2.cpp:132]   --->   Operation 22 'read' 'in_12_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%in_11_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_11_val" [src/IDCT2.cpp:132]   --->   Operation 23 'read' 'in_11_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%in_10_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_10_val" [src/IDCT2.cpp:132]   --->   Operation 24 'read' 'in_10_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%in_9_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_9_val" [src/IDCT2.cpp:132]   --->   Operation 25 'read' 'in_9_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%in_8_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_8_val" [src/IDCT2.cpp:132]   --->   Operation 26 'read' 'in_8_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%in_7_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_7_val" [src/IDCT2.cpp:132]   --->   Operation 27 'read' 'in_7_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%in_6_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_6_val" [src/IDCT2.cpp:132]   --->   Operation 28 'read' 'in_6_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%in_5_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_5_val" [src/IDCT2.cpp:132]   --->   Operation 29 'read' 'in_5_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%in_4_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_4_val" [src/IDCT2.cpp:132]   --->   Operation 30 'read' 'in_4_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%in_3_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_3_val" [src/IDCT2.cpp:132]   --->   Operation 31 'read' 'in_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%in_2_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_2_val" [src/IDCT2.cpp:132]   --->   Operation 32 'read' 'in_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%in_1_val_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_1_val" [src/IDCT2.cpp:132]   --->   Operation 33 'read' 'in_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%in_0_val_read = read i26 @_ssdm_op_Read.ap_auto.i26, i26 %in_0_val" [src/IDCT2.cpp:132]   --->   Operation 34 'read' 'in_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (7.19ns)   --->   "%call_ret = call i512 @IDCT2B16, i26 %in_0_val_read, i32 %in_2_val_read, i32 %in_4_val_read, i32 %in_6_val_read, i32 %in_8_val_read, i32 %in_10_val_read, i32 %in_12_val_read, i32 %in_14_val_read, i26 %in_16_val_read, i32 %in_18_val_read, i32 %in_20_val_read, i32 %in_22_val_read, i32 %in_24_val_read, i32 %in_26_val_read, i32 %in_28_val_read, i32 %in_30_val_read" [src/IDCT2.cpp:152]   --->   Operation 35 'call' 'call_ret' <Predicate = true> <Delay = 7.19> <CoreType = "Generic">   --->   Generic Core
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%evens = extractvalue i512 %call_ret" [src/IDCT2.cpp:152]   --->   Operation 36 'extractvalue' 'evens' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%evens_1 = extractvalue i512 %call_ret" [src/IDCT2.cpp:152]   --->   Operation 37 'extractvalue' 'evens_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%evens_2 = extractvalue i512 %call_ret" [src/IDCT2.cpp:152]   --->   Operation 38 'extractvalue' 'evens_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%evens_3 = extractvalue i512 %call_ret" [src/IDCT2.cpp:152]   --->   Operation 39 'extractvalue' 'evens_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%evens_4 = extractvalue i512 %call_ret" [src/IDCT2.cpp:152]   --->   Operation 40 'extractvalue' 'evens_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%evens_5 = extractvalue i512 %call_ret" [src/IDCT2.cpp:152]   --->   Operation 41 'extractvalue' 'evens_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%evens_6 = extractvalue i512 %call_ret" [src/IDCT2.cpp:152]   --->   Operation 42 'extractvalue' 'evens_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%evens_7 = extractvalue i512 %call_ret" [src/IDCT2.cpp:152]   --->   Operation 43 'extractvalue' 'evens_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%evens_8 = extractvalue i512 %call_ret" [src/IDCT2.cpp:152]   --->   Operation 44 'extractvalue' 'evens_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%evens_9 = extractvalue i512 %call_ret" [src/IDCT2.cpp:152]   --->   Operation 45 'extractvalue' 'evens_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%evens_32 = extractvalue i512 %call_ret" [src/IDCT2.cpp:152]   --->   Operation 46 'extractvalue' 'evens_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%evens_33 = extractvalue i512 %call_ret" [src/IDCT2.cpp:152]   --->   Operation 47 'extractvalue' 'evens_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%evens_34 = extractvalue i512 %call_ret" [src/IDCT2.cpp:152]   --->   Operation 48 'extractvalue' 'evens_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%evens_35 = extractvalue i512 %call_ret" [src/IDCT2.cpp:152]   --->   Operation 49 'extractvalue' 'evens_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%evens_36 = extractvalue i512 %call_ret" [src/IDCT2.cpp:152]   --->   Operation 50 'extractvalue' 'evens_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%evens_37 = extractvalue i512 %call_ret" [src/IDCT2.cpp:152]   --->   Operation 51 'extractvalue' 'evens_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%shl_ln156 = shl i32 %in_1_val_read, i32 7" [src/IDCT2.cpp:156]   --->   Operation 52 'shl' 'shl_ln156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%shl_ln156_1 = shl i32 %in_1_val_read, i32 5" [src/IDCT2.cpp:156]   --->   Operation 53 'shl' 'shl_ln156_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln156 = sub i32 %shl_ln156, i32 %shl_ln156_1" [src/IDCT2.cpp:156]   --->   Operation 54 'sub' 'sub_ln156' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%shl_ln156_2 = shl i32 %in_1_val_read, i32 3" [src/IDCT2.cpp:156]   --->   Operation 55 'shl' 'shl_ln156_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%sub_ln156_1 = sub i32 %sub_ln156, i32 %shl_ln156_2" [src/IDCT2.cpp:156]   --->   Operation 56 'sub' 'sub_ln156_1' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%shl_ln156_3 = shl i32 %in_1_val_read, i32 1" [src/IDCT2.cpp:156]   --->   Operation 57 'shl' 'shl_ln156_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln156_1 = add i32 %sub_ln156_1, i32 %shl_ln156_3" [src/IDCT2.cpp:156]   --->   Operation 58 'add' 'add_ln156_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 59 [1/1] (1.01ns)   --->   "%add_ln156 = add i32 %in_3_val_read, i32 %in_1_val_read" [src/IDCT2.cpp:156]   --->   Operation 59 'add' 'add_ln156' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%shl_ln156_4 = shl i32 %add_ln156, i32 7" [src/IDCT2.cpp:156]   --->   Operation 60 'shl' 'shl_ln156_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%shl_ln156_5 = shl i32 %add_ln156, i32 5" [src/IDCT2.cpp:156]   --->   Operation 61 'shl' 'shl_ln156_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln156_2 = sub i32 %shl_ln156_4, i32 %shl_ln156_5" [src/IDCT2.cpp:156]   --->   Operation 62 'sub' 'sub_ln156_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%shl_ln156_6 = shl i32 %add_ln156, i32 3" [src/IDCT2.cpp:156]   --->   Operation 63 'shl' 'shl_ln156_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%sub_ln156_3 = sub i32 %sub_ln156_2, i32 %shl_ln156_6" [src/IDCT2.cpp:156]   --->   Operation 64 'sub' 'sub_ln156_3' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%shl_ln156_7 = shl i32 %add_ln156, i32 1" [src/IDCT2.cpp:156]   --->   Operation 65 'shl' 'shl_ln156_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln156_2 = add i32 %sub_ln156_3, i32 %shl_ln156_7" [src/IDCT2.cpp:156]   --->   Operation 66 'add' 'add_ln156_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%shl_ln156_8 = shl i32 %in_5_val_read, i32 7" [src/IDCT2.cpp:156]   --->   Operation 67 'shl' 'shl_ln156_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%shl_ln156_9 = shl i32 %in_5_val_read, i32 5" [src/IDCT2.cpp:156]   --->   Operation 68 'shl' 'shl_ln156_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln156_4 = sub i32 %shl_ln156_8, i32 %shl_ln156_9" [src/IDCT2.cpp:156]   --->   Operation 69 'sub' 'sub_ln156_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%shl_ln156_10 = shl i32 %in_5_val_read, i32 3" [src/IDCT2.cpp:156]   --->   Operation 70 'shl' 'shl_ln156_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%sub_ln156_5 = sub i32 %sub_ln156_4, i32 %shl_ln156_10" [src/IDCT2.cpp:156]   --->   Operation 71 'sub' 'sub_ln156_5' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%shl_ln156_11 = shl i32 %in_7_val_read, i32 6" [src/IDCT2.cpp:156]   --->   Operation 72 'shl' 'shl_ln156_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%shl_ln156_12 = shl i32 %in_7_val_read, i32 4" [src/IDCT2.cpp:156]   --->   Operation 73 'shl' 'shl_ln156_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (1.01ns)   --->   "%add_ln156_3 = add i32 %shl_ln156_11, i32 %shl_ln156_12" [src/IDCT2.cpp:156]   --->   Operation 74 'add' 'add_ln156_3' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%shl_ln156_13 = shl i32 %in_7_val_read, i32 2" [src/IDCT2.cpp:156]   --->   Operation 75 'shl' 'shl_ln156_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (1.01ns)   --->   "%add_ln156_4 = add i32 %add_ln156_3, i32 %shl_ln156_13" [src/IDCT2.cpp:156]   --->   Operation 76 'add' 'add_ln156_4' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln156_5 = add i32 %add_ln156_4, i32 %in_7_val_read" [src/IDCT2.cpp:156]   --->   Operation 77 'add' 'add_ln156_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%shl_ln156_14 = shl i32 %in_9_val_read, i32 6" [src/IDCT2.cpp:156]   --->   Operation 78 'shl' 'shl_ln156_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%shl_ln156_15 = shl i32 %in_9_val_read, i32 4" [src/IDCT2.cpp:156]   --->   Operation 79 'shl' 'shl_ln156_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (1.01ns)   --->   "%add_ln156_6 = add i32 %shl_ln156_14, i32 %shl_ln156_15" [src/IDCT2.cpp:156]   --->   Operation 80 'add' 'add_ln156_6' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%shl_ln156_16 = shl i32 %in_9_val_read, i32 1" [src/IDCT2.cpp:156]   --->   Operation 81 'shl' 'shl_ln156_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (1.01ns)   --->   "%add_ln156_7 = add i32 %add_ln156_6, i32 %shl_ln156_16" [src/IDCT2.cpp:156]   --->   Operation 82 'add' 'add_ln156_7' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%shl_ln156_17 = shl i32 %in_11_val_read, i32 6" [src/IDCT2.cpp:156]   --->   Operation 83 'shl' 'shl_ln156_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%shl_ln156_18 = shl i32 %in_11_val_read, i32 4" [src/IDCT2.cpp:156]   --->   Operation 84 'shl' 'shl_ln156_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (1.01ns)   --->   "%add_ln156_8 = add i32 %shl_ln156_17, i32 %shl_ln156_18" [src/IDCT2.cpp:156]   --->   Operation 85 'add' 'add_ln156_8' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%shl_ln156_19 = shl i32 %in_11_val_read, i32 1" [src/IDCT2.cpp:156]   --->   Operation 86 'shl' 'shl_ln156_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (1.01ns)   --->   "%sub_ln156_6 = sub i32 %add_ln156_8, i32 %shl_ln156_19" [src/IDCT2.cpp:156]   --->   Operation 87 'sub' 'sub_ln156_6' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%shl_ln156_20 = shl i32 %in_13_val_read, i32 6" [src/IDCT2.cpp:156]   --->   Operation 88 'shl' 'shl_ln156_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%shl_ln156_21 = shl i32 %in_13_val_read, i32 3" [src/IDCT2.cpp:156]   --->   Operation 89 'shl' 'shl_ln156_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (1.01ns)   --->   "%add_ln156_9 = add i32 %shl_ln156_20, i32 %shl_ln156_21" [src/IDCT2.cpp:156]   --->   Operation 90 'add' 'add_ln156_9' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln156_10 = add i32 %add_ln156_9, i32 %in_13_val_read" [src/IDCT2.cpp:156]   --->   Operation 91 'add' 'add_ln156_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%shl_ln156_22 = shl i32 %in_15_val_read, i32 6" [src/IDCT2.cpp:156]   --->   Operation 92 'shl' 'shl_ln156_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%shl_ln156_23 = shl i32 %in_15_val_read, i32 2" [src/IDCT2.cpp:156]   --->   Operation 93 'shl' 'shl_ln156_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln156_11 = add i32 %shl_ln156_22, i32 %shl_ln156_23" [src/IDCT2.cpp:156]   --->   Operation 94 'add' 'add_ln156_11' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 95 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%sub_ln156_7 = sub i32 %add_ln156_11, i32 %in_15_val_read" [src/IDCT2.cpp:156]   --->   Operation 95 'sub' 'sub_ln156_7' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%shl_ln157 = shl i32 %in_17_val_read, i32 6" [src/IDCT2.cpp:157]   --->   Operation 96 'shl' 'shl_ln157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%shl_ln157_1 = shl i32 %in_17_val_read, i32 2" [src/IDCT2.cpp:157]   --->   Operation 97 'shl' 'shl_ln157_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln157 = sub i32 %shl_ln157, i32 %shl_ln157_1" [src/IDCT2.cpp:157]   --->   Operation 98 'sub' 'sub_ln157' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 99 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_231 = add i32 %sub_ln157, i32 %in_17_val_read" [src/IDCT2.cpp:157]   --->   Operation 99 'add' 'add_ln157_231' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%shl_ln157_2 = shl i32 %in_19_val_read, i32 6" [src/IDCT2.cpp:157]   --->   Operation 100 'shl' 'shl_ln157_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%shl_ln157_3 = shl i32 %in_19_val_read, i32 3" [src/IDCT2.cpp:157]   --->   Operation 101 'shl' 'shl_ln157_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (1.01ns)   --->   "%sub_ln157_1 = sub i32 %shl_ln157_2, i32 %shl_ln157_3" [src/IDCT2.cpp:157]   --->   Operation 102 'sub' 'sub_ln157_1' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%shl_ln157_4 = shl i32 %in_19_val_read, i32 1" [src/IDCT2.cpp:157]   --->   Operation 103 'shl' 'shl_ln157_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln157_2 = sub i32 %sub_ln157_1, i32 %shl_ln157_4" [src/IDCT2.cpp:157]   --->   Operation 104 'sub' 'sub_ln157_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%shl_ln157_5 = shl i32 %in_21_val_read, i32 6" [src/IDCT2.cpp:157]   --->   Operation 105 'shl' 'shl_ln157_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%shl_ln157_6 = shl i32 %in_21_val_read, i32 4" [src/IDCT2.cpp:157]   --->   Operation 106 'shl' 'shl_ln157_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln157_3 = sub i32 %shl_ln157_5, i32 %shl_ln157_6" [src/IDCT2.cpp:157]   --->   Operation 107 'sub' 'sub_ln157_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%shl_ln157_7 = shl i32 %in_21_val_read, i32 1" [src/IDCT2.cpp:157]   --->   Operation 108 'shl' 'shl_ln157_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%sub_ln157_4 = sub i32 %sub_ln157_3, i32 %shl_ln157_7" [src/IDCT2.cpp:157]   --->   Operation 109 'sub' 'sub_ln157_4' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%shl_ln157_8 = shl i32 %in_23_val_read, i32 5" [src/IDCT2.cpp:157]   --->   Operation 110 'shl' 'shl_ln157_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%shl_ln157_9 = shl i32 %in_23_val_read, i32 3" [src/IDCT2.cpp:157]   --->   Operation 111 'shl' 'shl_ln157_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_232 = add i32 %shl_ln157_8, i32 %shl_ln157_9" [src/IDCT2.cpp:157]   --->   Operation 112 'add' 'add_ln157_232' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%shl_ln157_10 = shl i32 %in_23_val_read, i32 1" [src/IDCT2.cpp:157]   --->   Operation 113 'shl' 'shl_ln157_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%sub_ln157_5 = sub i32 %add_ln157_232, i32 %shl_ln157_10" [src/IDCT2.cpp:157]   --->   Operation 114 'sub' 'sub_ln157_5' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%shl_ln157_11 = shl i32 %in_25_val_read, i32 5" [src/IDCT2.cpp:157]   --->   Operation 115 'shl' 'shl_ln157_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (1.01ns)   --->   "%sub_ln157_6 = sub i32 %shl_ln157_11, i32 %in_25_val_read" [src/IDCT2.cpp:157]   --->   Operation 116 'sub' 'sub_ln157_6' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%shl_ln157_12 = shl i32 %in_27_val_read, i32 5" [src/IDCT2.cpp:157]   --->   Operation 117 'shl' 'shl_ln157_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%shl_ln157_13 = shl i32 %in_27_val_read, i32 3" [src/IDCT2.cpp:157]   --->   Operation 118 'shl' 'shl_ln157_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln157_7 = sub i32 %shl_ln157_12, i32 %shl_ln157_13" [src/IDCT2.cpp:157]   --->   Operation 119 'sub' 'sub_ln157_7' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%shl_ln157_14 = shl i32 %in_27_val_read, i32 1" [src/IDCT2.cpp:157]   --->   Operation 120 'shl' 'shl_ln157_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%sub_ln157_8 = sub i32 %sub_ln157_7, i32 %shl_ln157_14" [src/IDCT2.cpp:157]   --->   Operation 121 'sub' 'sub_ln157_8' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%shl_ln157_15 = shl i32 %in_29_val_read, i32 4" [src/IDCT2.cpp:157]   --->   Operation 122 'shl' 'shl_ln157_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%shl_ln157_16 = shl i32 %in_29_val_read, i32 2" [src/IDCT2.cpp:157]   --->   Operation 123 'shl' 'shl_ln157_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln157_9 = sub i32 %shl_ln157_15, i32 %shl_ln157_16" [src/IDCT2.cpp:157]   --->   Operation 124 'sub' 'sub_ln157_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 125 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_233 = add i32 %sub_ln157_9, i32 %in_29_val_read" [src/IDCT2.cpp:157]   --->   Operation 125 'add' 'add_ln157_233' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%shl_ln157_17 = shl i32 %in_31_val_read, i32 2" [src/IDCT2.cpp:157]   --->   Operation 126 'shl' 'shl_ln157_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157 = add i32 %add_ln157_233, i32 %sub_ln157_6" [src/IDCT2.cpp:157]   --->   Operation 127 'add' 'add_ln157' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 128 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_1 = add i32 %add_ln157, i32 %sub_ln157_8" [src/IDCT2.cpp:157]   --->   Operation 128 'add' 'add_ln157_1' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 129 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_2 = add i32 %sub_ln157_5, i32 %add_ln157_231" [src/IDCT2.cpp:157]   --->   Operation 129 'add' 'add_ln157_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 130 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_3 = add i32 %sub_ln157_4, i32 %sub_ln157_2" [src/IDCT2.cpp:157]   --->   Operation 130 'add' 'add_ln157_3' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 131 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_4 = add i32 %add_ln157_3, i32 %add_ln157_2" [src/IDCT2.cpp:157]   --->   Operation 131 'add' 'add_ln157_4' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 132 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_5 = add i32 %add_ln157_4, i32 %add_ln157_1" [src/IDCT2.cpp:157]   --->   Operation 132 'add' 'add_ln157_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 133 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_7 = add i32 %sub_ln156_5, i32 %add_ln156_5" [src/IDCT2.cpp:157]   --->   Operation 133 'add' 'add_ln157_7' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 134 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_8 = add i32 %add_ln156_2, i32 %sub_ln156_6" [src/IDCT2.cpp:157]   --->   Operation 134 'add' 'add_ln157_8' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 135 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_9 = add i32 %add_ln157_8, i32 %add_ln157_7" [src/IDCT2.cpp:157]   --->   Operation 135 'add' 'add_ln157_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 136 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_10 = add i32 %add_ln156_7, i32 %sub_ln156_7" [src/IDCT2.cpp:157]   --->   Operation 136 'add' 'add_ln157_10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 137 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_11 = add i32 %add_ln156_10, i32 %shl_ln157_17" [src/IDCT2.cpp:157]   --->   Operation 137 'add' 'add_ln157_11' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 138 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_12 = add i32 %add_ln157_11, i32 %add_ln157_10" [src/IDCT2.cpp:157]   --->   Operation 138 'add' 'add_ln157_12' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 139 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_14 = add i32 %add_ln157_12, i32 %add_ln157_9" [src/IDCT2.cpp:157]   --->   Operation 139 'add' 'add_ln157_14' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 140 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_6 = add i32 %add_ln157_14, i32 %add_ln157_5" [src/IDCT2.cpp:157]   --->   Operation 140 'add' 'add_ln157_6' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%shl_ln156_24 = shl i32 %in_3_val_read, i32 6" [src/IDCT2.cpp:156]   --->   Operation 141 'shl' 'shl_ln156_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%shl_ln156_25 = shl i32 %in_3_val_read, i32 4" [src/IDCT2.cpp:156]   --->   Operation 142 'shl' 'shl_ln156_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (1.01ns)   --->   "%add_ln156_12 = add i32 %shl_ln156_24, i32 %shl_ln156_25" [src/IDCT2.cpp:156]   --->   Operation 143 'add' 'add_ln156_12' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%shl_ln156_26 = shl i32 %in_3_val_read, i32 1" [src/IDCT2.cpp:156]   --->   Operation 144 'shl' 'shl_ln156_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln156_13 = add i32 %add_ln156_12, i32 %shl_ln156_26" [src/IDCT2.cpp:156]   --->   Operation 145 'add' 'add_ln156_13' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%shl_ln156_27 = shl i32 %in_5_val_read, i32 6" [src/IDCT2.cpp:156]   --->   Operation 146 'shl' 'shl_ln156_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%shl_ln156_28 = shl i32 %in_5_val_read, i32 2" [src/IDCT2.cpp:156]   --->   Operation 147 'shl' 'shl_ln156_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln156_14 = add i32 %shl_ln156_27, i32 %shl_ln156_28" [src/IDCT2.cpp:156]   --->   Operation 148 'add' 'add_ln156_14' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 149 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%sub_ln156_8 = sub i32 %add_ln156_14, i32 %in_5_val_read" [src/IDCT2.cpp:156]   --->   Operation 149 'sub' 'sub_ln156_8' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 150 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln156_9 = sub i32 %shl_ln156_11, i32 %shl_ln156_12" [src/IDCT2.cpp:156]   --->   Operation 150 'sub' 'sub_ln156_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%shl_ln156_29 = shl i32 %in_7_val_read, i32 1" [src/IDCT2.cpp:156]   --->   Operation 151 'shl' 'shl_ln156_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%sub_ln156_10 = sub i32 %sub_ln156_9, i32 %shl_ln156_29" [src/IDCT2.cpp:156]   --->   Operation 152 'sub' 'sub_ln156_10' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%shl_ln156_30 = shl i32 %in_9_val_read, i32 5" [src/IDCT2.cpp:156]   --->   Operation 153 'shl' 'shl_ln156_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%shl_ln156_31 = shl i32 %in_9_val_read, i32 3" [src/IDCT2.cpp:156]   --->   Operation 154 'shl' 'shl_ln156_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln156_11 = sub i32 %shl_ln156_30, i32 %shl_ln156_31" [src/IDCT2.cpp:156]   --->   Operation 155 'sub' 'sub_ln156_11' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 156 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%sub_ln156_12 = sub i32 %sub_ln156_11, i32 %shl_ln156_16" [src/IDCT2.cpp:156]   --->   Operation 156 'sub' 'sub_ln156_12' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%shl_ln156_32 = shl i32 %in_11_val_read, i32 2" [src/IDCT2.cpp:156]   --->   Operation 157 'shl' 'shl_ln156_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (3.42ns)   --->   "%mul_ln156 = mul i32 %in_13_val_read, i32 4294967265" [src/IDCT2.cpp:156]   --->   Operation 158 'mul' 'mul_ln156' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 159 [1/1] (3.42ns)   --->   "%mul_ln156_1 = mul i32 %in_15_val_read, i32 4294967242" [src/IDCT2.cpp:156]   --->   Operation 159 'mul' 'mul_ln156_1' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 160 [1/1] (3.42ns)   --->   "%mul_ln157 = mul i32 %in_17_val_read, i32 4294967223" [src/IDCT2.cpp:157]   --->   Operation 160 'mul' 'mul_ln157' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 161 [1/1] (3.42ns)   --->   "%mul_ln157_1 = mul i32 %in_19_val_read, i32 4294967211" [src/IDCT2.cpp:157]   --->   Operation 161 'mul' 'mul_ln157_1' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 162 [1/1] (3.42ns)   --->   "%mul_ln157_2 = mul i32 %in_21_val_read, i32 4294967206" [src/IDCT2.cpp:157]   --->   Operation 162 'mul' 'mul_ln157_2' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 163 [1/1] (3.42ns)   --->   "%mul_ln157_3 = mul i32 %in_23_val_read, i32 4294967208" [src/IDCT2.cpp:157]   --->   Operation 163 'mul' 'mul_ln157_3' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 164 [1/1] (3.42ns)   --->   "%mul_ln157_4 = mul i32 %in_25_val_read, i32 4294967218" [src/IDCT2.cpp:157]   --->   Operation 164 'mul' 'mul_ln157_4' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 165 [1/1] (3.42ns)   --->   "%mul_ln157_5 = mul i32 %in_27_val_read, i32 4294967235" [src/IDCT2.cpp:157]   --->   Operation 165 'mul' 'mul_ln157_5' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 166 [1/1] (3.42ns)   --->   "%mul_ln157_6 = mul i32 %in_29_val_read, i32 4294967258" [src/IDCT2.cpp:157]   --->   Operation 166 'mul' 'mul_ln157_6' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 167 [1/1] (3.42ns)   --->   "%mul_ln157_7 = mul i32 %in_31_val_read, i32 4294967283" [src/IDCT2.cpp:157]   --->   Operation 167 'mul' 'mul_ln157_7' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 168 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_15 = add i32 %mul_ln157_5, i32 %mul_ln157_6" [src/IDCT2.cpp:157]   --->   Operation 168 'add' 'add_ln157_15' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 169 [1/1] (1.01ns)   --->   "%add_ln157_16 = add i32 %mul_ln157_4, i32 %mul_ln157_3" [src/IDCT2.cpp:157]   --->   Operation 169 'add' 'add_ln157_16' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 170 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_17 = add i32 %add_ln157_16, i32 %add_ln157_15" [src/IDCT2.cpp:157]   --->   Operation 170 'add' 'add_ln157_17' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 171 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_18 = add i32 %mul_ln157, i32 %mul_ln156_1" [src/IDCT2.cpp:157]   --->   Operation 171 'add' 'add_ln157_18' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 172 [1/1] (1.01ns)   --->   "%add_ln157_19 = add i32 %mul_ln157_2, i32 %mul_ln157_1" [src/IDCT2.cpp:157]   --->   Operation 172 'add' 'add_ln157_19' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 173 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_21 = add i32 %add_ln157_19, i32 %add_ln157_18" [src/IDCT2.cpp:157]   --->   Operation 173 'add' 'add_ln157_21' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 174 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_22 = add i32 %add_ln157_21, i32 %add_ln157_17" [src/IDCT2.cpp:157]   --->   Operation 174 'add' 'add_ln157_22' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 175 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_23 = add i32 %add_ln156_13, i32 %sub_ln156_8" [src/IDCT2.cpp:157]   --->   Operation 175 'add' 'add_ln157_23' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 176 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_24 = add i32 %add_ln156_1, i32 %sub_ln156_12" [src/IDCT2.cpp:157]   --->   Operation 176 'add' 'add_ln157_24' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 177 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_25 = add i32 %add_ln157_24, i32 %add_ln157_23" [src/IDCT2.cpp:157]   --->   Operation 177 'add' 'add_ln157_25' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 178 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_26 = add i32 %sub_ln156_10, i32 %mul_ln156" [src/IDCT2.cpp:157]   --->   Operation 178 'add' 'add_ln157_26' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 179 [1/1] (1.01ns)   --->   "%sub_ln157_10 = sub i32 %mul_ln157_7, i32 %shl_ln156_32" [src/IDCT2.cpp:157]   --->   Operation 179 'sub' 'sub_ln157_10' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 180 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_29 = add i32 %sub_ln157_10, i32 %add_ln157_26" [src/IDCT2.cpp:157]   --->   Operation 180 'add' 'add_ln157_29' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 181 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_30 = add i32 %add_ln157_29, i32 %add_ln157_25" [src/IDCT2.cpp:157]   --->   Operation 181 'add' 'add_ln157_30' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 182 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_13 = add i32 %add_ln157_30, i32 %add_ln157_22" [src/IDCT2.cpp:157]   --->   Operation 182 'add' 'add_ln157_13' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%shl_ln156_33 = shl i32 %in_3_val_read, i32 2" [src/IDCT2.cpp:156]   --->   Operation 183 'shl' 'shl_ln156_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln156_15 = add i32 %shl_ln156_24, i32 %shl_ln156_33" [src/IDCT2.cpp:156]   --->   Operation 184 'add' 'add_ln156_15' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 185 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%sub_ln156_13 = sub i32 %add_ln156_15, i32 %in_3_val_read" [src/IDCT2.cpp:156]   --->   Operation 185 'sub' 'sub_ln156_13' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 186 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln156_14 = sub i32 %shl_ln156_9, i32 %in_5_val_read" [src/IDCT2.cpp:156]   --->   Operation 186 'sub' 'sub_ln156_14' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 187 [1/1] (3.42ns)   --->   "%mul_ln156_2 = mul i32 %in_7_val_read, i32 4294967283" [src/IDCT2.cpp:156]   --->   Operation 187 'mul' 'mul_ln156_2' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 188 [1/1] (3.42ns)   --->   "%mul_ln156_3 = mul i32 %in_9_val_read, i32 4294967242" [src/IDCT2.cpp:156]   --->   Operation 188 'mul' 'mul_ln156_3' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 189 [1/1] (3.42ns)   --->   "%mul_ln156_4 = mul i32 %in_11_val_read, i32 4294967214" [src/IDCT2.cpp:156]   --->   Operation 189 'mul' 'mul_ln156_4' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 190 [1/1] (3.42ns)   --->   "%mul_ln156_5 = mul i32 %in_13_val_read, i32 4294967206" [src/IDCT2.cpp:156]   --->   Operation 190 'mul' 'mul_ln156_5' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 191 [1/1] (3.42ns)   --->   "%mul_ln156_6 = mul i32 %in_15_val_read, i32 4294967218" [src/IDCT2.cpp:156]   --->   Operation 191 'mul' 'mul_ln156_6' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 192 [1/1] (3.42ns)   --->   "%mul_ln157_8 = mul i32 %in_17_val_read, i32 4294967250" [src/IDCT2.cpp:157]   --->   Operation 192 'mul' 'mul_ln157_8' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%shl_ln157_18 = shl i32 %in_19_val_read, i32 2" [src/IDCT2.cpp:157]   --->   Operation 193 'shl' 'shl_ln157_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%shl_ln157_19 = shl i32 %in_21_val_read, i32 5" [src/IDCT2.cpp:157]   --->   Operation 194 'shl' 'shl_ln157_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%shl_ln157_20 = shl i32 %in_21_val_read, i32 3" [src/IDCT2.cpp:157]   --->   Operation 195 'shl' 'shl_ln157_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (1.01ns)   --->   "%add_ln157_234 = add i32 %shl_ln157_19, i32 %shl_ln157_20" [src/IDCT2.cpp:157]   --->   Operation 196 'add' 'add_ln157_234' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 197 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln157_11 = sub i32 %add_ln157_234, i32 %shl_ln157_7" [src/IDCT2.cpp:157]   --->   Operation 197 'sub' 'sub_ln157_11' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%shl_ln157_21 = shl i32 %in_23_val_read, i32 6" [src/IDCT2.cpp:157]   --->   Operation 198 'shl' 'shl_ln157_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (1.01ns)   --->   "%add_ln157_235 = add i32 %shl_ln157_21, i32 %shl_ln157_9" [src/IDCT2.cpp:157]   --->   Operation 199 'add' 'add_ln157_235' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 200 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_236 = add i32 %add_ln157_235, i32 %in_23_val_read" [src/IDCT2.cpp:157]   --->   Operation 200 'add' 'add_ln157_236' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node sub_ln157_12)   --->   "%shl_ln157_22 = shl i32 %in_25_val_read, i32 7" [src/IDCT2.cpp:157]   --->   Operation 201 'shl' 'shl_ln157_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (1.01ns) (out node of the LUT)   --->   "%sub_ln157_12 = sub i32 %shl_ln157_22, i32 %shl_ln157_11" [src/IDCT2.cpp:157]   --->   Operation 202 'sub' 'sub_ln157_12' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%shl_ln157_23 = shl i32 %in_25_val_read, i32 3" [src/IDCT2.cpp:157]   --->   Operation 203 'shl' 'shl_ln157_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln157_13 = sub i32 %sub_ln157_12, i32 %shl_ln157_23" [src/IDCT2.cpp:157]   --->   Operation 204 'sub' 'sub_ln157_13' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%shl_ln157_24 = shl i32 %in_25_val_read, i32 1" [src/IDCT2.cpp:157]   --->   Operation 205 'shl' 'shl_ln157_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_237 = add i32 %sub_ln157_13, i32 %shl_ln157_24" [src/IDCT2.cpp:157]   --->   Operation 206 'add' 'add_ln157_237' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%shl_ln157_25 = shl i32 %in_27_val_read, i32 6" [src/IDCT2.cpp:157]   --->   Operation 207 'shl' 'shl_ln157_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%shl_ln157_26 = shl i32 %in_27_val_read, i32 4" [src/IDCT2.cpp:157]   --->   Operation 208 'shl' 'shl_ln157_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (1.01ns)   --->   "%add_ln157_238 = add i32 %shl_ln157_25, i32 %shl_ln157_26" [src/IDCT2.cpp:157]   --->   Operation 209 'add' 'add_ln157_238' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "%shl_ln157_27 = shl i32 %in_27_val_read, i32 2" [src/IDCT2.cpp:157]   --->   Operation 210 'shl' 'shl_ln157_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 211 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_239 = add i32 %add_ln157_238, i32 %shl_ln157_27" [src/IDCT2.cpp:157]   --->   Operation 211 'add' 'add_ln157_239' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 212 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_240 = add i32 %add_ln157_239, i32 %in_27_val_read" [src/IDCT2.cpp:157]   --->   Operation 212 'add' 'add_ln157_240' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%shl_ln157_28 = shl i32 %in_29_val_read, i32 6" [src/IDCT2.cpp:157]   --->   Operation 213 'shl' 'shl_ln157_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln157_14 = sub i32 %shl_ln157_28, i32 %shl_ln157_16" [src/IDCT2.cpp:157]   --->   Operation 214 'sub' 'sub_ln157_14' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 215 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_241 = add i32 %sub_ln157_14, i32 %in_29_val_read" [src/IDCT2.cpp:157]   --->   Operation 215 'add' 'add_ln157_241' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%shl_ln157_29 = shl i32 %in_31_val_read, i32 5" [src/IDCT2.cpp:157]   --->   Operation 216 'shl' 'shl_ln157_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "%shl_ln157_30 = shl i32 %in_31_val_read, i32 3" [src/IDCT2.cpp:157]   --->   Operation 217 'shl' 'shl_ln157_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 218 [1/1] (1.01ns)   --->   "%sub_ln157_15 = sub i32 %shl_ln157_29, i32 %shl_ln157_30" [src/IDCT2.cpp:157]   --->   Operation 218 'sub' 'sub_ln157_15' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%shl_ln157_31 = shl i32 %in_31_val_read, i32 1" [src/IDCT2.cpp:157]   --->   Operation 219 'shl' 'shl_ln157_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln157_16 = sub i32 %sub_ln157_15, i32 %shl_ln157_31" [src/IDCT2.cpp:157]   --->   Operation 220 'sub' 'sub_ln157_16' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 221 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_31 = add i32 %add_ln157_240, i32 %add_ln157_241" [src/IDCT2.cpp:157]   --->   Operation 221 'add' 'add_ln157_31' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 222 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_32 = add i32 %add_ln157_237, i32 %add_ln157_236" [src/IDCT2.cpp:157]   --->   Operation 222 'add' 'add_ln157_32' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 223 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_33 = add i32 %add_ln157_32, i32 %add_ln157_31" [src/IDCT2.cpp:157]   --->   Operation 223 'add' 'add_ln157_33' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 224 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_35 = add i32 %mul_ln157_8, i32 %mul_ln156_6" [src/IDCT2.cpp:157]   --->   Operation 224 'add' 'add_ln157_35' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 225 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%sub_ln157_17 = sub i32 %sub_ln157_11, i32 %shl_ln157_18" [src/IDCT2.cpp:157]   --->   Operation 225 'sub' 'sub_ln157_17' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 226 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_37 = add i32 %sub_ln157_17, i32 %add_ln157_35" [src/IDCT2.cpp:157]   --->   Operation 226 'add' 'add_ln157_37' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 227 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_38 = add i32 %add_ln157_37, i32 %add_ln157_33" [src/IDCT2.cpp:157]   --->   Operation 227 'add' 'add_ln157_38' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 228 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_39 = add i32 %sub_ln156_13, i32 %sub_ln156_14" [src/IDCT2.cpp:157]   --->   Operation 228 'add' 'add_ln157_39' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 229 [1/1] (1.01ns)   --->   "%add_ln157_40 = add i32 %sub_ln156_1, i32 %mul_ln156_3" [src/IDCT2.cpp:157]   --->   Operation 229 'add' 'add_ln157_40' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 230 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_42 = add i32 %add_ln157_40, i32 %add_ln157_39" [src/IDCT2.cpp:157]   --->   Operation 230 'add' 'add_ln157_42' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 231 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_43 = add i32 %mul_ln156_2, i32 %mul_ln156_5" [src/IDCT2.cpp:157]   --->   Operation 231 'add' 'add_ln157_43' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 232 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_44 = add i32 %mul_ln156_4, i32 %sub_ln157_16" [src/IDCT2.cpp:157]   --->   Operation 232 'add' 'add_ln157_44' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 233 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_45 = add i32 %add_ln157_44, i32 %add_ln157_43" [src/IDCT2.cpp:157]   --->   Operation 233 'add' 'add_ln157_45' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 234 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_46 = add i32 %add_ln157_45, i32 %add_ln157_42" [src/IDCT2.cpp:157]   --->   Operation 234 'add' 'add_ln157_46' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 235 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_20 = add i32 %add_ln157_46, i32 %add_ln157_38" [src/IDCT2.cpp:157]   --->   Operation 235 'add' 'add_ln157_20' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 236 [1/1] (0.00ns)   --->   "%shl_ln156_34 = shl i32 %in_1_val_read, i32 6" [src/IDCT2.cpp:156]   --->   Operation 236 'shl' 'shl_ln156_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%shl_ln156_35 = shl i32 %in_1_val_read, i32 4" [src/IDCT2.cpp:156]   --->   Operation 237 'shl' 'shl_ln156_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (1.01ns)   --->   "%add_ln156_16 = add i32 %shl_ln156_34, i32 %shl_ln156_35" [src/IDCT2.cpp:156]   --->   Operation 238 'add' 'add_ln156_16' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 239 [1/1] (0.00ns)   --->   "%shl_ln156_36 = shl i32 %in_1_val_read, i32 2" [src/IDCT2.cpp:156]   --->   Operation 239 'shl' 'shl_ln156_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 240 [1/1] (1.01ns)   --->   "%add_ln156_17 = add i32 %add_ln156_16, i32 %shl_ln156_36" [src/IDCT2.cpp:156]   --->   Operation 240 'add' 'add_ln156_17' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 241 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln156_18 = add i32 %add_ln156_17, i32 %in_1_val_read" [src/IDCT2.cpp:156]   --->   Operation 241 'add' 'add_ln156_18' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 242 [1/1] (1.01ns)   --->   "%sub_ln156_15 = sub i32 %shl_ln156_24, i32 %shl_ln156_25" [src/IDCT2.cpp:156]   --->   Operation 242 'sub' 'sub_ln156_15' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 243 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln156_16 = sub i32 %sub_ln156_15, i32 %shl_ln156_26" [src/IDCT2.cpp:156]   --->   Operation 243 'sub' 'sub_ln156_16' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 244 [1/1] (3.42ns)   --->   "%mul_ln156_7 = mul i32 %in_5_val_read, i32 4294967283" [src/IDCT2.cpp:156]   --->   Operation 244 'mul' 'mul_ln156_7' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 245 [1/1] (3.42ns)   --->   "%mul_ln156_8 = mul i32 %in_7_val_read, i32 4294967229" [src/IDCT2.cpp:156]   --->   Operation 245 'mul' 'mul_ln156_8' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 246 [1/1] (3.42ns)   --->   "%mul_ln156_9 = mul i32 %in_9_val_read, i32 4294967206" [src/IDCT2.cpp:156]   --->   Operation 246 'mul' 'mul_ln156_9' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 247 [1/1] (3.42ns)   --->   "%mul_ln156_10 = mul i32 %in_11_val_read, i32 4294967223" [src/IDCT2.cpp:156]   --->   Operation 247 'mul' 'mul_ln156_10' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 248 [1/1] (3.42ns)   --->   "%mul_ln156_11 = mul i32 %in_13_val_read, i32 4294967274" [src/IDCT2.cpp:156]   --->   Operation 248 'mul' 'mul_ln156_11' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 249 [1/1] (0.00ns)   --->   "%shl_ln156_37 = shl i32 %in_15_val_read, i32 5" [src/IDCT2.cpp:156]   --->   Operation 249 'shl' 'shl_ln156_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 250 [1/1] (0.00ns)   --->   "%shl_ln156_38 = shl i32 %in_15_val_read, i32 3" [src/IDCT2.cpp:156]   --->   Operation 250 'shl' 'shl_ln156_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 251 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln156_19 = add i32 %shl_ln156_37, i32 %shl_ln156_38" [src/IDCT2.cpp:156]   --->   Operation 251 'add' 'add_ln156_19' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 252 [1/1] (0.00ns)   --->   "%shl_ln156_39 = shl i32 %in_15_val_read, i32 1" [src/IDCT2.cpp:156]   --->   Operation 252 'shl' 'shl_ln156_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 253 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%sub_ln156_17 = sub i32 %add_ln156_19, i32 %shl_ln156_39" [src/IDCT2.cpp:156]   --->   Operation 253 'sub' 'sub_ln156_17' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node add_ln157_242)   --->   "%shl_ln157_32 = shl i32 %in_17_val_read, i32 4" [src/IDCT2.cpp:157]   --->   Operation 254 'shl' 'shl_ln157_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 255 [1/1] (1.01ns) (out node of the LUT)   --->   "%add_ln157_242 = add i32 %shl_ln157, i32 %shl_ln157_32" [src/IDCT2.cpp:157]   --->   Operation 255 'add' 'add_ln157_242' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 256 [1/1] (0.00ns)   --->   "%shl_ln157_33 = shl i32 %in_17_val_read, i32 1" [src/IDCT2.cpp:157]   --->   Operation 256 'shl' 'shl_ln157_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 257 [1/1] (1.01ns)   --->   "%add_ln157_243 = add i32 %add_ln157_242, i32 %shl_ln157_33" [src/IDCT2.cpp:157]   --->   Operation 257 'add' 'add_ln157_243' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 258 [1/1] (0.00ns)   --->   "%shl_ln157_34 = shl i32 %in_19_val_read, i32 7" [src/IDCT2.cpp:157]   --->   Operation 258 'shl' 'shl_ln157_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 259 [1/1] (0.00ns)   --->   "%shl_ln157_35 = shl i32 %in_19_val_read, i32 5" [src/IDCT2.cpp:157]   --->   Operation 259 'shl' 'shl_ln157_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 260 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln157_18 = sub i32 %shl_ln157_34, i32 %shl_ln157_35" [src/IDCT2.cpp:157]   --->   Operation 260 'sub' 'sub_ln157_18' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 261 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%sub_ln157_19 = sub i32 %sub_ln157_18, i32 %shl_ln157_3" [src/IDCT2.cpp:157]   --->   Operation 261 'sub' 'sub_ln157_19' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 262 [1/1] (1.01ns)   --->   "%sub_ln157_20 = sub i32 %shl_ln157_5, i32 %shl_ln157_20" [src/IDCT2.cpp:157]   --->   Operation 262 'sub' 'sub_ln157_20' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 263 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln157_21 = sub i32 %sub_ln157_20, i32 %shl_ln157_7" [src/IDCT2.cpp:157]   --->   Operation 263 'sub' 'sub_ln157_21' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 264 [1/1] (0.00ns)   --->   "%shl_ln157_36 = shl i32 %in_23_val_read, i32 2" [src/IDCT2.cpp:157]   --->   Operation 264 'shl' 'shl_ln157_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 265 [1/1] (3.42ns)   --->   "%mul_ln157_9 = mul i32 %in_25_val_read, i32 4294967235" [src/IDCT2.cpp:157]   --->   Operation 265 'mul' 'mul_ln157_9' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 266 [1/1] (3.42ns)   --->   "%mul_ln157_10 = mul i32 %in_27_val_read, i32 4294967206" [src/IDCT2.cpp:157]   --->   Operation 266 'mul' 'mul_ln157_10' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 267 [1/1] (3.42ns)   --->   "%mul_ln157_11 = mul i32 %in_29_val_read, i32 4294967218" [src/IDCT2.cpp:157]   --->   Operation 267 'mul' 'mul_ln157_11' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 268 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln157_22 = sub i32 %in_31_val_read, i32 %shl_ln157_29" [src/IDCT2.cpp:157]   --->   Operation 268 'sub' 'sub_ln157_22' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 269 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_47 = add i32 %mul_ln157_10, i32 %mul_ln157_11" [src/IDCT2.cpp:157]   --->   Operation 269 'add' 'add_ln157_47' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 270 [1/1] (1.01ns)   --->   "%sub_ln157_23 = sub i32 %mul_ln157_9, i32 %shl_ln157_36" [src/IDCT2.cpp:157]   --->   Operation 270 'sub' 'sub_ln157_23' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 271 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_50 = add i32 %sub_ln157_23, i32 %add_ln157_47" [src/IDCT2.cpp:157]   --->   Operation 271 'add' 'add_ln157_50' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 272 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_51 = add i32 %add_ln157_243, i32 %sub_ln156_17" [src/IDCT2.cpp:157]   --->   Operation 272 'add' 'add_ln157_51' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 273 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_52 = add i32 %sub_ln157_21, i32 %sub_ln157_19" [src/IDCT2.cpp:157]   --->   Operation 273 'add' 'add_ln157_52' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 274 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_53 = add i32 %add_ln157_52, i32 %add_ln157_51" [src/IDCT2.cpp:157]   --->   Operation 274 'add' 'add_ln157_53' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 275 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_54 = add i32 %add_ln157_53, i32 %add_ln157_50" [src/IDCT2.cpp:157]   --->   Operation 275 'add' 'add_ln157_54' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 276 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_56 = add i32 %sub_ln156_16, i32 %mul_ln156_7" [src/IDCT2.cpp:157]   --->   Operation 276 'add' 'add_ln157_56' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 277 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_57 = add i32 %add_ln156_18, i32 %mul_ln156_9" [src/IDCT2.cpp:157]   --->   Operation 277 'add' 'add_ln157_57' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 278 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_58 = add i32 %add_ln157_57, i32 %add_ln157_56" [src/IDCT2.cpp:157]   --->   Operation 278 'add' 'add_ln157_58' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 279 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_59 = add i32 %mul_ln156_8, i32 %mul_ln156_11" [src/IDCT2.cpp:157]   --->   Operation 279 'add' 'add_ln157_59' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 280 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_60 = add i32 %mul_ln156_10, i32 %sub_ln157_22" [src/IDCT2.cpp:157]   --->   Operation 280 'add' 'add_ln157_60' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 281 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_61 = add i32 %add_ln157_60, i32 %add_ln157_59" [src/IDCT2.cpp:157]   --->   Operation 281 'add' 'add_ln157_61' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 282 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_63 = add i32 %add_ln157_61, i32 %add_ln157_58" [src/IDCT2.cpp:157]   --->   Operation 282 'add' 'add_ln157_63' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 283 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_27 = add i32 %add_ln157_63, i32 %add_ln157_54" [src/IDCT2.cpp:157]   --->   Operation 283 'add' 'add_ln157_27' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 284 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln156_20 = add i32 %add_ln156_16, i32 %shl_ln156_3" [src/IDCT2.cpp:156]   --->   Operation 284 'add' 'add_ln156_20' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 285 [1/1] (0.00ns)   --->   "%shl_ln156_40 = shl i32 %in_3_val_read, i32 5" [src/IDCT2.cpp:156]   --->   Operation 285 'shl' 'shl_ln156_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node sub_ln156_18)   --->   "%shl_ln156_41 = shl i32 %in_3_val_read, i32 3" [src/IDCT2.cpp:156]   --->   Operation 286 'shl' 'shl_ln156_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 287 [1/1] (1.01ns) (out node of the LUT)   --->   "%sub_ln156_18 = sub i32 %shl_ln156_40, i32 %shl_ln156_41" [src/IDCT2.cpp:156]   --->   Operation 287 'sub' 'sub_ln156_18' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 288 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln156_19 = sub i32 %sub_ln156_18, i32 %shl_ln156_26" [src/IDCT2.cpp:156]   --->   Operation 288 'sub' 'sub_ln156_19' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 289 [1/1] (3.42ns)   --->   "%mul_ln156_12 = mul i32 %in_5_val_read, i32 4294967242" [src/IDCT2.cpp:156]   --->   Operation 289 'mul' 'mul_ln156_12' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 290 [1/1] (3.42ns)   --->   "%mul_ln156_13 = mul i32 %in_7_val_read, i32 4294967206" [src/IDCT2.cpp:156]   --->   Operation 290 'mul' 'mul_ln156_13' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 291 [1/1] (3.42ns)   --->   "%mul_ln156_14 = mul i32 %in_9_val_read, i32 4294967235" [src/IDCT2.cpp:156]   --->   Operation 291 'mul' 'mul_ln156_14' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 292 [1/1] (1.01ns)   --->   "%sub_ln156_20 = sub i32 %shl_ln156_18, i32 %shl_ln156_32" [src/IDCT2.cpp:156]   --->   Operation 292 'sub' 'sub_ln156_20' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 293 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln156_21 = add i32 %sub_ln156_20, i32 %in_11_val_read" [src/IDCT2.cpp:156]   --->   Operation 293 'add' 'add_ln156_21' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node add_ln156_22)   --->   "%shl_ln156_42 = shl i32 %in_13_val_read, i32 4" [src/IDCT2.cpp:156]   --->   Operation 294 'shl' 'shl_ln156_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 295 [1/1] (1.01ns) (out node of the LUT)   --->   "%add_ln156_22 = add i32 %shl_ln156_20, i32 %shl_ln156_42" [src/IDCT2.cpp:156]   --->   Operation 295 'add' 'add_ln156_22' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 296 [1/1] (0.00ns)   --->   "%shl_ln156_43 = shl i32 %in_13_val_read, i32 1" [src/IDCT2.cpp:156]   --->   Operation 296 'shl' 'shl_ln156_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 297 [1/1] (1.01ns)   --->   "%sub_ln156_21 = sub i32 %add_ln156_22, i32 %shl_ln156_43" [src/IDCT2.cpp:156]   --->   Operation 297 'sub' 'sub_ln156_21' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 298 [1/1] (0.00ns)   --->   "%shl_ln156_44 = shl i32 %in_15_val_read, i32 4" [src/IDCT2.cpp:156]   --->   Operation 298 'shl' 'shl_ln156_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 299 [1/1] (1.01ns)   --->   "%add_ln156_23 = add i32 %shl_ln156_22, i32 %shl_ln156_44" [src/IDCT2.cpp:156]   --->   Operation 299 'add' 'add_ln156_23' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 300 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln156_24 = add i32 %add_ln156_23, i32 %shl_ln156_23" [src/IDCT2.cpp:156]   --->   Operation 300 'add' 'add_ln156_24' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 301 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln156_25 = add i32 %add_ln156_24, i32 %in_15_val_read" [src/IDCT2.cpp:156]   --->   Operation 301 'add' 'add_ln156_25' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 302 [1/1] (0.00ns)   --->   "%shl_ln157_37 = shl i32 %in_17_val_read, i32 5" [src/IDCT2.cpp:157]   --->   Operation 302 'shl' 'shl_ln157_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 303 [1/1] (1.01ns)   --->   "%sub_ln157_24 = sub i32 %shl_ln157_37, i32 %in_17_val_read" [src/IDCT2.cpp:157]   --->   Operation 303 'sub' 'sub_ln157_24' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 304 [1/1] (3.42ns)   --->   "%mul_ln157_12 = mul i32 %in_19_val_read, i32 4294967250" [src/IDCT2.cpp:157]   --->   Operation 304 'mul' 'mul_ln157_12' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 305 [1/1] (3.42ns)   --->   "%mul_ln157_13 = mul i32 %in_23_val_read, i32 4294967229" [src/IDCT2.cpp:157]   --->   Operation 305 'mul' 'mul_ln157_13' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 306 [1/1] (0.00ns)   --->   "%shl_ln157_38 = shl i32 %in_25_val_read, i32 2" [src/IDCT2.cpp:157]   --->   Operation 306 'shl' 'shl_ln157_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 307 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_244 = add i32 %shl_ln157_25, i32 %shl_ln157_13" [src/IDCT2.cpp:157]   --->   Operation 307 'add' 'add_ln157_244' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 308 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_245 = add i32 %add_ln157_244, i32 %in_27_val_read" [src/IDCT2.cpp:157]   --->   Operation 308 'add' 'add_ln157_245' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 309 [1/1] (0.00ns)   --->   "%shl_ln157_39 = shl i32 %in_29_val_read, i32 7" [src/IDCT2.cpp:157]   --->   Operation 309 'shl' 'shl_ln157_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 310 [1/1] (0.00ns)   --->   "%shl_ln157_40 = shl i32 %in_29_val_read, i32 5" [src/IDCT2.cpp:157]   --->   Operation 310 'shl' 'shl_ln157_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 311 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln157_25 = sub i32 %shl_ln157_39, i32 %shl_ln157_40" [src/IDCT2.cpp:157]   --->   Operation 311 'sub' 'sub_ln157_25' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 312 [1/1] (0.00ns)   --->   "%shl_ln157_41 = shl i32 %in_29_val_read, i32 3" [src/IDCT2.cpp:157]   --->   Operation 312 'shl' 'shl_ln157_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 313 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%sub_ln157_26 = sub i32 %sub_ln157_25, i32 %shl_ln157_41" [src/IDCT2.cpp:157]   --->   Operation 313 'sub' 'sub_ln157_26' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 314 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_246 = add i32 %shl_ln157_29, i32 %shl_ln157_30" [src/IDCT2.cpp:157]   --->   Operation 314 'add' 'add_ln157_246' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 315 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%sub_ln157_27 = sub i32 %add_ln157_246, i32 %shl_ln157_31" [src/IDCT2.cpp:157]   --->   Operation 315 'sub' 'sub_ln157_27' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 316 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_64 = add i32 %add_ln157_245, i32 %sub_ln157_26" [src/IDCT2.cpp:157]   --->   Operation 316 'add' 'add_ln157_64' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 317 [1/1] (1.01ns)   --->   "%add_ln157_65 = add i32 %shl_ln157_38, i32 %mul_ln157_13" [src/IDCT2.cpp:157]   --->   Operation 317 'add' 'add_ln157_65' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 318 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_66 = add i32 %add_ln157_65, i32 %add_ln157_64" [src/IDCT2.cpp:157]   --->   Operation 318 'add' 'add_ln157_66' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 319 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_67 = add i32 %sub_ln157_24, i32 %add_ln156_25" [src/IDCT2.cpp:157]   --->   Operation 319 'add' 'add_ln157_67' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 320 [1/1] (1.01ns)   --->   "%add_ln157_68 = add i32 %mul_ln157_2, i32 %mul_ln157_12" [src/IDCT2.cpp:157]   --->   Operation 320 'add' 'add_ln157_68' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 321 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_70 = add i32 %add_ln157_68, i32 %add_ln157_67" [src/IDCT2.cpp:157]   --->   Operation 321 'add' 'add_ln157_70' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 322 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_71 = add i32 %add_ln157_70, i32 %add_ln157_66" [src/IDCT2.cpp:157]   --->   Operation 322 'add' 'add_ln157_71' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 323 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_72 = add i32 %sub_ln156_19, i32 %mul_ln156_12" [src/IDCT2.cpp:157]   --->   Operation 323 'add' 'add_ln157_72' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 324 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_73 = add i32 %add_ln156_20, i32 %mul_ln156_14" [src/IDCT2.cpp:157]   --->   Operation 324 'add' 'add_ln157_73' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 325 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_74 = add i32 %add_ln157_73, i32 %add_ln157_72" [src/IDCT2.cpp:157]   --->   Operation 325 'add' 'add_ln157_74' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 326 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_75 = add i32 %mul_ln156_13, i32 %sub_ln156_21" [src/IDCT2.cpp:157]   --->   Operation 326 'add' 'add_ln157_75' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 327 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_77 = add i32 %add_ln156_21, i32 %sub_ln157_27" [src/IDCT2.cpp:157]   --->   Operation 327 'add' 'add_ln157_77' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 328 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_78 = add i32 %add_ln157_77, i32 %add_ln157_75" [src/IDCT2.cpp:157]   --->   Operation 328 'add' 'add_ln157_78' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 329 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_79 = add i32 %add_ln157_78, i32 %add_ln157_74" [src/IDCT2.cpp:157]   --->   Operation 329 'add' 'add_ln157_79' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 330 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_34 = add i32 %add_ln157_79, i32 %add_ln157_71" [src/IDCT2.cpp:157]   --->   Operation 330 'add' 'add_ln157_34' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 331 [1/1] (1.01ns)   --->   "%sub_ln156_22 = sub i32 %add_ln156_16, i32 %shl_ln156_3" [src/IDCT2.cpp:156]   --->   Operation 331 'sub' 'sub_ln156_22' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 332 [1/1] (3.42ns)   --->   "%mul_ln156_15 = mul i32 %in_5_val_read, i32 4294967214" [src/IDCT2.cpp:156]   --->   Operation 332 'mul' 'mul_ln156_15' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 333 [1/1] (3.42ns)   --->   "%mul_ln156_16 = mul i32 %in_7_val_read, i32 4294967223" [src/IDCT2.cpp:156]   --->   Operation 333 'mul' 'mul_ln156_16' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 334 [1/1] (0.00ns)   --->   "%shl_ln156_45 = shl i32 %in_9_val_read, i32 2" [src/IDCT2.cpp:156]   --->   Operation 334 'shl' 'shl_ln156_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 335 [1/1] (1.01ns)   --->   "%sub_ln156_23 = sub i32 %shl_ln156_15, i32 %shl_ln156_45" [src/IDCT2.cpp:156]   --->   Operation 335 'sub' 'sub_ln156_23' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 336 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln156_26 = add i32 %sub_ln156_23, i32 %in_9_val_read" [src/IDCT2.cpp:156]   --->   Operation 336 'add' 'add_ln156_26' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 337 [1/1] (1.01ns)   --->   "%add_ln156_27 = add i32 %add_ln156_8, i32 %shl_ln156_32" [src/IDCT2.cpp:156]   --->   Operation 337 'add' 'add_ln156_27' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 338 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln156_28 = add i32 %add_ln156_27, i32 %in_11_val_read" [src/IDCT2.cpp:156]   --->   Operation 338 'add' 'add_ln156_28' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 339 [1/1] (0.00ns)   --->   "%shl_ln156_46 = shl i32 %in_13_val_read, i32 2" [src/IDCT2.cpp:156]   --->   Operation 339 'shl' 'shl_ln156_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 340 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln156_29 = add i32 %shl_ln156_20, i32 %shl_ln156_46" [src/IDCT2.cpp:156]   --->   Operation 340 'add' 'add_ln156_29' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 341 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%sub_ln156_24 = sub i32 %add_ln156_29, i32 %in_13_val_read" [src/IDCT2.cpp:156]   --->   Operation 341 'sub' 'sub_ln156_24' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 342 [1/1] (3.42ns)   --->   "%mul_ln156_17 = mul i32 %in_15_val_read, i32 4294967274" [src/IDCT2.cpp:156]   --->   Operation 342 'mul' 'mul_ln156_17' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 343 [1/1] (3.42ns)   --->   "%mul_ln157_14 = mul i32 %in_17_val_read, i32 4294967208" [src/IDCT2.cpp:157]   --->   Operation 343 'mul' 'mul_ln157_14' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 344 [1/1] (3.42ns)   --->   "%mul_ln157_15 = mul i32 %in_19_val_read, i32 4294967235" [src/IDCT2.cpp:157]   --->   Operation 344 'mul' 'mul_ln157_15' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 345 [1/1] (1.01ns)   --->   "%sub_ln157_28 = sub i32 %shl_ln157_19, i32 %in_21_val_read" [src/IDCT2.cpp:157]   --->   Operation 345 'sub' 'sub_ln157_28' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 346 [1/1] (0.00ns)   --->   "%shl_ln157_42 = shl i32 %in_25_val_read, i32 6" [src/IDCT2.cpp:157]   --->   Operation 346 'shl' 'shl_ln157_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 347 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln157_29 = sub i32 %shl_ln157_42, i32 %shl_ln157_23" [src/IDCT2.cpp:157]   --->   Operation 347 'sub' 'sub_ln157_29' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 348 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%sub_ln157_30 = sub i32 %sub_ln157_29, i32 %shl_ln157_24" [src/IDCT2.cpp:157]   --->   Operation 348 'sub' 'sub_ln157_30' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 349 [1/1] (3.42ns)   --->   "%mul_ln157_16 = mul i32 %in_27_val_read, i32 4294967258" [src/IDCT2.cpp:157]   --->   Operation 349 'mul' 'mul_ln157_16' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 350 [1/1] (1.01ns)   --->   "%tmp = sub i32 %in_23_val_read, i32 %in_29_val_read" [src/IDCT2.cpp:132]   --->   Operation 350 'sub' 'tmp' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 351 [1/1] (0.00ns) (grouped into LUT with out node p_sub432)   --->   "%empty = shl i32 %tmp, i32 7" [src/IDCT2.cpp:132]   --->   Operation 351 'shl' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 352 [1/1] (0.00ns) (grouped into LUT with out node p_sub432)   --->   "%empty_146 = shl i32 %tmp, i32 5" [src/IDCT2.cpp:132]   --->   Operation 352 'shl' 'empty_146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 353 [1/1] (1.01ns) (out node of the LUT)   --->   "%p_sub432 = sub i32 %empty, i32 %empty_146" [src/IDCT2.cpp:132]   --->   Operation 353 'sub' 'p_sub432' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 354 [1/1] (0.00ns)   --->   "%empty_147 = shl i32 %tmp, i32 3" [src/IDCT2.cpp:132]   --->   Operation 354 'shl' 'empty_147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 355 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%p_sub434 = sub i32 %p_sub432, i32 %empty_147" [src/IDCT2.cpp:132]   --->   Operation 355 'sub' 'p_sub434' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 356 [1/1] (0.00ns)   --->   "%empty_148 = shl i32 %tmp, i32 1" [src/IDCT2.cpp:132]   --->   Operation 356 'shl' 'empty_148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 357 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%tmp2 = add i32 %p_sub434, i32 %empty_148" [src/IDCT2.cpp:132]   --->   Operation 357 'add' 'tmp2' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 358 [1/1] (3.42ns)   --->   "%mul_ln157_17 = mul i32 %in_31_val_read, i32 4294967250" [src/IDCT2.cpp:157]   --->   Operation 358 'mul' 'mul_ln157_17' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 359 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_80 = add i32 %tmp2, i32 %sub_ln157_30" [src/IDCT2.cpp:157]   --->   Operation 359 'add' 'add_ln157_80' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 360 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_81 = add i32 %add_ln157_80, i32 %mul_ln157_16" [src/IDCT2.cpp:157]   --->   Operation 360 'add' 'add_ln157_81' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 361 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_82 = add i32 %sub_ln157_28, i32 %mul_ln156_17" [src/IDCT2.cpp:157]   --->   Operation 361 'add' 'add_ln157_82' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 362 [1/1] (1.01ns)   --->   "%add_ln157_84 = add i32 %mul_ln157_15, i32 %mul_ln157_14" [src/IDCT2.cpp:157]   --->   Operation 362 'add' 'add_ln157_84' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 363 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_85 = add i32 %add_ln157_84, i32 %add_ln157_82" [src/IDCT2.cpp:157]   --->   Operation 363 'add' 'add_ln157_85' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 364 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_86 = add i32 %add_ln157_85, i32 %add_ln157_81" [src/IDCT2.cpp:157]   --->   Operation 364 'add' 'add_ln157_86' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 365 [1/1] (1.01ns)   --->   "%sub_ln157_31 = sub i32 %mul_ln156_15, i32 %shl_ln156_33" [src/IDCT2.cpp:157]   --->   Operation 365 'sub' 'sub_ln157_31' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 366 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_88 = add i32 %sub_ln156_22, i32 %add_ln156_26" [src/IDCT2.cpp:157]   --->   Operation 366 'add' 'add_ln157_88' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 367 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_89 = add i32 %add_ln157_88, i32 %sub_ln157_31" [src/IDCT2.cpp:157]   --->   Operation 367 'add' 'add_ln157_89' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 368 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_91 = add i32 %mul_ln156_16, i32 %sub_ln156_24" [src/IDCT2.cpp:157]   --->   Operation 368 'add' 'add_ln157_91' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 369 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_92 = add i32 %add_ln156_28, i32 %mul_ln157_17" [src/IDCT2.cpp:157]   --->   Operation 369 'add' 'add_ln157_92' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 370 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_93 = add i32 %add_ln157_92, i32 %add_ln157_91" [src/IDCT2.cpp:157]   --->   Operation 370 'add' 'add_ln157_93' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 371 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_94 = add i32 %add_ln157_93, i32 %add_ln157_89" [src/IDCT2.cpp:157]   --->   Operation 371 'add' 'add_ln157_94' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 372 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_41 = add i32 %add_ln157_94, i32 %add_ln157_86" [src/IDCT2.cpp:157]   --->   Operation 372 'add' 'add_ln157_41' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 373 [1/1] (1.01ns)   --->   "%add_ln156_30 = add i32 %shl_ln156_34, i32 %shl_ln156_2" [src/IDCT2.cpp:156]   --->   Operation 373 'add' 'add_ln156_30' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 374 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln156_31 = add i32 %add_ln156_30, i32 %in_1_val_read" [src/IDCT2.cpp:156]   --->   Operation 374 'add' 'add_ln156_31' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 375 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln156_25 = sub i32 %in_3_val_read, i32 %shl_ln156_40" [src/IDCT2.cpp:156]   --->   Operation 375 'sub' 'sub_ln156_25' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 376 [1/1] (3.42ns)   --->   "%mul_ln156_18 = mul i32 %in_7_val_read, i32 4294967274" [src/IDCT2.cpp:156]   --->   Operation 376 'mul' 'mul_ln156_18' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 377 [1/1] (1.01ns)   --->   "%sub_ln156_26 = sub i32 %add_ln156_6, i32 %shl_ln156_16" [src/IDCT2.cpp:156]   --->   Operation 377 'sub' 'sub_ln156_26' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 378 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln156_32 = add i32 %shl_ln156_17, i32 %shl_ln156_32" [src/IDCT2.cpp:156]   --->   Operation 378 'add' 'add_ln156_32' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 379 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%sub_ln156_27 = sub i32 %add_ln156_32, i32 %in_11_val_read" [src/IDCT2.cpp:156]   --->   Operation 379 'sub' 'sub_ln156_27' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 380 [1/1] (3.42ns)   --->   "%mul_ln156_19 = mul i32 %in_13_val_read, i32 4294967258" [src/IDCT2.cpp:156]   --->   Operation 380 'mul' 'mul_ln156_19' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 381 [1/1] (3.42ns)   --->   "%mul_ln157_18 = mul i32 %in_17_val_read, i32 4294967283" [src/IDCT2.cpp:157]   --->   Operation 381 'mul' 'mul_ln157_18' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 382 [1/1] (0.00ns)   --->   "%shl_ln157_43 = shl i32 %in_19_val_read, i32 4" [src/IDCT2.cpp:157]   --->   Operation 382 'shl' 'shl_ln157_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 383 [1/1] (1.01ns)   --->   "%add_ln157_247 = add i32 %shl_ln157_2, i32 %shl_ln157_43" [src/IDCT2.cpp:157]   --->   Operation 383 'add' 'add_ln157_247' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 384 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_248 = add i32 %add_ln157_247, i32 %shl_ln157_4" [src/IDCT2.cpp:157]   --->   Operation 384 'add' 'add_ln157_248' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 385 [1/1] (0.00ns)   --->   "%shl_ln157_44 = shl i32 %in_21_val_read, i32 2" [src/IDCT2.cpp:157]   --->   Operation 385 'shl' 'shl_ln157_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 386 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln157_32 = sub i32 %shl_ln157_5, i32 %shl_ln157_44" [src/IDCT2.cpp:157]   --->   Operation 386 'sub' 'sub_ln157_32' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 387 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_249 = add i32 %sub_ln157_32, i32 %in_21_val_read" [src/IDCT2.cpp:157]   --->   Operation 387 'add' 'add_ln157_249' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 388 [1/1] (3.42ns)   --->   "%mul_ln157_19 = mul i32 %in_23_val_read, i32 4294967250" [src/IDCT2.cpp:157]   --->   Operation 388 'mul' 'mul_ln157_19' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 389 [1/1] (3.42ns)   --->   "%mul_ln157_20 = mul i32 %in_25_val_read, i32 4294967208" [src/IDCT2.cpp:157]   --->   Operation 389 'mul' 'mul_ln157_20' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 390 [1/1] (1.01ns)   --->   "%add_ln157_250 = add i32 %shl_ln157_28, i32 %shl_ln157_15" [src/IDCT2.cpp:157]   --->   Operation 390 'add' 'add_ln157_250' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 391 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_251 = add i32 %add_ln157_250, i32 %shl_ln157_16" [src/IDCT2.cpp:157]   --->   Operation 391 'add' 'add_ln157_251' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 392 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_252 = add i32 %add_ln157_251, i32 %in_29_val_read" [src/IDCT2.cpp:157]   --->   Operation 392 'add' 'add_ln157_252' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 393 [1/1] (1.01ns)   --->   "%tmp3 = add i32 %in_15_val_read, i32 %in_5_val_read" [src/IDCT2.cpp:132]   --->   Operation 393 'add' 'tmp3' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 394 [1/1] (3.42ns)   --->   "%tmp4 = mul i32 %tmp3, i32 4294967206" [src/IDCT2.cpp:132]   --->   Operation 394 'mul' 'tmp4' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 395 [1/1] (0.00ns)   --->   "%shl_ln157_45 = shl i32 %in_31_val_read, i32 6" [src/IDCT2.cpp:157]   --->   Operation 395 'shl' 'shl_ln157_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 396 [1/1] (1.01ns)   --->   "%sub_ln157_33 = sub i32 %shl_ln157_45, i32 %shl_ln157_30" [src/IDCT2.cpp:157]   --->   Operation 396 'sub' 'sub_ln157_33' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 397 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln157_34 = sub i32 %sub_ln157_33, i32 %shl_ln157_31" [src/IDCT2.cpp:157]   --->   Operation 397 'sub' 'sub_ln157_34' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 398 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_95 = add i32 %add_ln157_252, i32 %mul_ln157_20" [src/IDCT2.cpp:157]   --->   Operation 398 'add' 'add_ln157_95' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 399 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%sub_ln157_35 = sub i32 %add_ln157_95, i32 %shl_ln157_27" [src/IDCT2.cpp:157]   --->   Operation 399 'sub' 'sub_ln157_35' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 400 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_98 = add i32 %mul_ln157_19, i32 %mul_ln157_18" [src/IDCT2.cpp:157]   --->   Operation 400 'add' 'add_ln157_98' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 401 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_99 = add i32 %add_ln157_249, i32 %add_ln157_248" [src/IDCT2.cpp:157]   --->   Operation 401 'add' 'add_ln157_99' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 402 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_100 = add i32 %add_ln157_99, i32 %add_ln157_98" [src/IDCT2.cpp:157]   --->   Operation 402 'add' 'add_ln157_100' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 403 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_101 = add i32 %add_ln157_100, i32 %sub_ln157_35" [src/IDCT2.cpp:157]   --->   Operation 403 'add' 'add_ln157_101' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 404 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_102 = add i32 %sub_ln156_25, i32 %mul_ln156_18" [src/IDCT2.cpp:157]   --->   Operation 404 'add' 'add_ln157_102' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 405 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_103 = add i32 %add_ln156_31, i32 %sub_ln156_27" [src/IDCT2.cpp:157]   --->   Operation 405 'add' 'add_ln157_103' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 406 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_105 = add i32 %add_ln157_103, i32 %add_ln157_102" [src/IDCT2.cpp:157]   --->   Operation 406 'add' 'add_ln157_105' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 407 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_106 = add i32 %sub_ln156_26, i32 %tmp4" [src/IDCT2.cpp:157]   --->   Operation 407 'add' 'add_ln157_106' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 408 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_107 = add i32 %mul_ln156_19, i32 %sub_ln157_34" [src/IDCT2.cpp:157]   --->   Operation 408 'add' 'add_ln157_107' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 409 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_108 = add i32 %add_ln157_107, i32 %add_ln157_106" [src/IDCT2.cpp:157]   --->   Operation 409 'add' 'add_ln157_108' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 410 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_109 = add i32 %add_ln157_108, i32 %add_ln157_105" [src/IDCT2.cpp:157]   --->   Operation 410 'add' 'add_ln157_109' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 411 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_48 = add i32 %add_ln157_109, i32 %add_ln157_101" [src/IDCT2.cpp:157]   --->   Operation 411 'add' 'add_ln157_48' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 412 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln156_33 = add i32 %shl_ln156_34, i32 %shl_ln156_36" [src/IDCT2.cpp:156]   --->   Operation 412 'add' 'add_ln156_33' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 413 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%sub_ln156_28 = sub i32 %add_ln156_33, i32 %in_1_val_read" [src/IDCT2.cpp:156]   --->   Operation 413 'sub' 'sub_ln156_28' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 414 [1/1] (3.42ns)   --->   "%mul_ln156_20 = mul i32 %in_3_val_read, i32 4294967242" [src/IDCT2.cpp:156]   --->   Operation 414 'mul' 'mul_ln156_20' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 415 [1/1] (3.42ns)   --->   "%mul_ln156_21 = mul i32 %in_5_val_read, i32 4294967218" [src/IDCT2.cpp:156]   --->   Operation 415 'mul' 'mul_ln156_21' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 416 [1/1] (0.00ns)   --->   "%shl_ln156_47 = shl i32 %in_7_val_read, i32 5" [src/IDCT2.cpp:156]   --->   Operation 416 'shl' 'shl_ln156_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 417 [1/1] (0.00ns)   --->   "%shl_ln156_48 = shl i32 %in_7_val_read, i32 3" [src/IDCT2.cpp:156]   --->   Operation 417 'shl' 'shl_ln156_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 418 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln156_34 = add i32 %shl_ln156_47, i32 %shl_ln156_48" [src/IDCT2.cpp:156]   --->   Operation 418 'add' 'add_ln156_34' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 419 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%sub_ln156_29 = sub i32 %add_ln156_34, i32 %shl_ln156_29" [src/IDCT2.cpp:156]   --->   Operation 419 'sub' 'sub_ln156_29' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 420 [1/1] (1.01ns)   --->   "%add_ln156_35 = add i32 %add_ln156_6, i32 %shl_ln156_45" [src/IDCT2.cpp:156]   --->   Operation 420 'add' 'add_ln156_35' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 421 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln156_36 = add i32 %add_ln156_35, i32 %in_9_val_read" [src/IDCT2.cpp:156]   --->   Operation 421 'add' 'add_ln156_36' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 422 [1/1] (3.42ns)   --->   "%mul_ln156_22 = mul i32 %in_11_val_read, i32 4294967274" [src/IDCT2.cpp:156]   --->   Operation 422 'mul' 'mul_ln156_22' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 423 [1/1] (0.00ns) (grouped into LUT with out node sub_ln157_36)   --->   "%shl_ln157_46 = shl i32 %in_17_val_read, i32 7" [src/IDCT2.cpp:157]   --->   Operation 423 'shl' 'shl_ln157_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 424 [1/1] (1.01ns) (out node of the LUT)   --->   "%sub_ln157_36 = sub i32 %shl_ln157_46, i32 %shl_ln157_37" [src/IDCT2.cpp:157]   --->   Operation 424 'sub' 'sub_ln157_36' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 425 [1/1] (0.00ns)   --->   "%shl_ln157_47 = shl i32 %in_17_val_read, i32 3" [src/IDCT2.cpp:157]   --->   Operation 425 'shl' 'shl_ln157_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 426 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln157_37 = sub i32 %sub_ln157_36, i32 %shl_ln157_47" [src/IDCT2.cpp:157]   --->   Operation 426 'sub' 'sub_ln157_37' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 427 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_253 = add i32 %sub_ln157_37, i32 %shl_ln157_33" [src/IDCT2.cpp:157]   --->   Operation 427 'add' 'add_ln157_253' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 428 [1/1] (1.01ns)   --->   "%sub_ln157_38 = sub i32 %shl_ln157_43, i32 %shl_ln157_18" [src/IDCT2.cpp:157]   --->   Operation 428 'sub' 'sub_ln157_38' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 429 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_254 = add i32 %sub_ln157_38, i32 %in_19_val_read" [src/IDCT2.cpp:157]   --->   Operation 429 'add' 'add_ln157_254' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 430 [1/1] (3.42ns)   --->   "%mul_ln157_21 = mul i32 %in_21_val_read, i32 4294967208" [src/IDCT2.cpp:157]   --->   Operation 430 'mul' 'mul_ln157_21' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 431 [1/1] (1.01ns)   --->   "%sub_ln157_39 = sub i32 %in_23_val_read, i32 %shl_ln157_8" [src/IDCT2.cpp:157]   --->   Operation 431 'sub' 'sub_ln157_39' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 432 [1/1] (0.00ns) (grouped into LUT with out node add_ln157_255)   --->   "%shl_ln157_48 = shl i32 %in_25_val_read, i32 4" [src/IDCT2.cpp:157]   --->   Operation 432 'shl' 'shl_ln157_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 433 [1/1] (1.01ns) (out node of the LUT)   --->   "%add_ln157_255 = add i32 %shl_ln157_42, i32 %shl_ln157_48" [src/IDCT2.cpp:157]   --->   Operation 433 'add' 'add_ln157_255' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 434 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_256 = add i32 %add_ln157_255, i32 %shl_ln157_24" [src/IDCT2.cpp:157]   --->   Operation 434 'add' 'add_ln157_256' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 435 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln157_40 = sub i32 %shl_ln157_25, i32 %shl_ln157_26" [src/IDCT2.cpp:157]   --->   Operation 435 'sub' 'sub_ln157_40' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 436 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%sub_ln157_41 = sub i32 %sub_ln157_40, i32 %shl_ln157_14" [src/IDCT2.cpp:157]   --->   Operation 436 'sub' 'sub_ln157_41' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 437 [1/1] (3.42ns)   --->   "%mul_ln157_22 = mul i32 %in_29_val_read, i32 4294967223" [src/IDCT2.cpp:157]   --->   Operation 437 'mul' 'mul_ln157_22' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 438 [1/1] (3.42ns)   --->   "%mul_ln157_23 = mul i32 %in_31_val_read, i32 4294967235" [src/IDCT2.cpp:157]   --->   Operation 438 'mul' 'mul_ln157_23' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 439 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_110 = add i32 %sub_ln157_41, i32 %mul_ln157_22" [src/IDCT2.cpp:157]   --->   Operation 439 'add' 'add_ln157_110' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 440 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_112 = add i32 %add_ln157_256, i32 %sub_ln157_39" [src/IDCT2.cpp:157]   --->   Operation 440 'add' 'add_ln157_112' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 441 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_113 = add i32 %add_ln157_112, i32 %add_ln157_110" [src/IDCT2.cpp:157]   --->   Operation 441 'add' 'add_ln157_113' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 442 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_114 = add i32 %add_ln157_253, i32 %shl_ln156_23" [src/IDCT2.cpp:157]   --->   Operation 442 'add' 'add_ln157_114' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 443 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_115 = add i32 %mul_ln157_21, i32 %add_ln157_254" [src/IDCT2.cpp:157]   --->   Operation 443 'add' 'add_ln157_115' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 444 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_116 = add i32 %add_ln157_115, i32 %add_ln157_114" [src/IDCT2.cpp:157]   --->   Operation 444 'add' 'add_ln157_116' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 445 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_117 = add i32 %add_ln157_116, i32 %add_ln157_113" [src/IDCT2.cpp:157]   --->   Operation 445 'add' 'add_ln157_117' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 446 [1/1] (1.01ns)   --->   "%add_ln157_118 = add i32 %mul_ln156_20, i32 %mul_ln156_21" [src/IDCT2.cpp:157]   --->   Operation 446 'add' 'add_ln157_118' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 447 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_119 = add i32 %sub_ln156_28, i32 %add_ln156_36" [src/IDCT2.cpp:157]   --->   Operation 447 'add' 'add_ln157_119' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 448 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_120 = add i32 %add_ln157_119, i32 %add_ln157_118" [src/IDCT2.cpp:157]   --->   Operation 448 'add' 'add_ln157_120' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 449 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_121 = add i32 %sub_ln156_29, i32 %mul_ln156_5" [src/IDCT2.cpp:157]   --->   Operation 449 'add' 'add_ln157_121' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 450 [1/1] (1.01ns)   --->   "%add_ln157_122 = add i32 %mul_ln156_22, i32 %mul_ln157_23" [src/IDCT2.cpp:157]   --->   Operation 450 'add' 'add_ln157_122' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 451 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_123 = add i32 %add_ln157_122, i32 %add_ln157_121" [src/IDCT2.cpp:157]   --->   Operation 451 'add' 'add_ln157_123' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 452 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_124 = add i32 %add_ln157_123, i32 %add_ln157_120" [src/IDCT2.cpp:157]   --->   Operation 452 'add' 'add_ln157_124' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 453 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_55 = add i32 %add_ln157_124, i32 %add_ln157_117" [src/IDCT2.cpp:157]   --->   Operation 453 'add' 'add_ln157_55' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 454 [1/1] (1.01ns)   --->   "%sub_ln156_30 = sub i32 %shl_ln156_34, i32 %shl_ln156_36" [src/IDCT2.cpp:156]   --->   Operation 454 'sub' 'sub_ln156_30' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 455 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln156_37 = add i32 %sub_ln156_30, i32 %in_1_val_read" [src/IDCT2.cpp:156]   --->   Operation 455 'add' 'add_ln156_37' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 456 [1/1] (3.42ns)   --->   "%mul_ln156_23 = mul i32 %in_3_val_read, i32 4294967223" [src/IDCT2.cpp:156]   --->   Operation 456 'mul' 'mul_ln156_23' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 457 [1/1] (3.42ns)   --->   "%mul_ln156_24 = mul i32 %in_5_val_read, i32 4294967250" [src/IDCT2.cpp:156]   --->   Operation 457 'mul' 'mul_ln156_24' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 458 [1/1] (1.01ns)   --->   "%add_ln156_38 = add i32 %add_ln156_3, i32 %shl_ln156_29" [src/IDCT2.cpp:156]   --->   Operation 458 'add' 'add_ln156_38' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 459 [1/1] (1.01ns)   --->   "%sub_ln156_31 = sub i32 %shl_ln156_30, i32 %in_9_val_read" [src/IDCT2.cpp:156]   --->   Operation 459 'sub' 'sub_ln156_31' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 460 [1/1] (3.42ns)   --->   "%mul_ln156_25 = mul i32 %in_11_val_read, i32 4294967208" [src/IDCT2.cpp:156]   --->   Operation 460 'mul' 'mul_ln156_25' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 461 [1/1] (3.42ns)   --->   "%mul_ln156_26 = mul i32 %in_13_val_read, i32 4294967283" [src/IDCT2.cpp:156]   --->   Operation 461 'mul' 'mul_ln156_26' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 462 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln157_42 = sub i32 %shl_ln157_19, i32 %shl_ln157_20" [src/IDCT2.cpp:157]   --->   Operation 462 'sub' 'sub_ln157_42' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 463 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%sub_ln157_43 = sub i32 %sub_ln157_42, i32 %shl_ln157_7" [src/IDCT2.cpp:157]   --->   Operation 463 'sub' 'sub_ln157_43' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 464 [1/1] (0.00ns)   --->   "%shl_ln157_49 = shl i32 %in_23_val_read, i32 4" [src/IDCT2.cpp:157]   --->   Operation 464 'shl' 'shl_ln157_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 465 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_257 = add i32 %shl_ln157_21, i32 %shl_ln157_49" [src/IDCT2.cpp:157]   --->   Operation 465 'add' 'add_ln157_257' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 466 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_258 = add i32 %add_ln157_257, i32 %shl_ln157_36" [src/IDCT2.cpp:157]   --->   Operation 466 'add' 'add_ln157_258' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 467 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_259 = add i32 %add_ln157_258, i32 %in_23_val_read" [src/IDCT2.cpp:157]   --->   Operation 467 'add' 'add_ln157_259' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 468 [1/1] (3.42ns)   --->   "%mul_ln157_24 = mul i32 %in_25_val_read, i32 4294967258" [src/IDCT2.cpp:157]   --->   Operation 468 'mul' 'mul_ln157_24' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 469 [1/1] (3.42ns)   --->   "%mul_ln157_25 = mul i32 %in_27_val_read, i32 4294967218" [src/IDCT2.cpp:157]   --->   Operation 469 'mul' 'mul_ln157_25' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 470 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln157_44 = sub i32 %shl_ln157_28, i32 %shl_ln157_41" [src/IDCT2.cpp:157]   --->   Operation 470 'sub' 'sub_ln157_44' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 471 [1/1] (0.00ns)   --->   "%shl_ln157_50 = shl i32 %in_29_val_read, i32 1" [src/IDCT2.cpp:157]   --->   Operation 471 'shl' 'shl_ln157_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 472 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%sub_ln157_45 = sub i32 %sub_ln157_44, i32 %shl_ln157_50" [src/IDCT2.cpp:157]   --->   Operation 472 'sub' 'sub_ln157_45' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 473 [1/1] (1.01ns)   --->   "%tmp6 = sub i32 %in_15_val_read, i32 %in_19_val_read" [src/IDCT2.cpp:132]   --->   Operation 473 'sub' 'tmp6' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 474 [1/1] (0.00ns) (grouped into LUT with out node p_sub319)   --->   "%empty_149 = shl i32 %tmp6, i32 7" [src/IDCT2.cpp:132]   --->   Operation 474 'shl' 'empty_149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 475 [1/1] (0.00ns) (grouped into LUT with out node p_sub319)   --->   "%empty_150 = shl i32 %tmp6, i32 5" [src/IDCT2.cpp:132]   --->   Operation 475 'shl' 'empty_150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 476 [1/1] (1.01ns) (out node of the LUT)   --->   "%p_sub319 = sub i32 %empty_149, i32 %empty_150" [src/IDCT2.cpp:132]   --->   Operation 476 'sub' 'p_sub319' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 477 [1/1] (0.00ns)   --->   "%empty_151 = shl i32 %tmp6, i32 3" [src/IDCT2.cpp:132]   --->   Operation 477 'shl' 'empty_151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 478 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%p_sub321 = sub i32 %p_sub319, i32 %empty_151" [src/IDCT2.cpp:132]   --->   Operation 478 'sub' 'p_sub321' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 479 [1/1] (0.00ns)   --->   "%empty_152 = shl i32 %tmp6, i32 1" [src/IDCT2.cpp:132]   --->   Operation 479 'shl' 'empty_152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 480 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%tmp7 = add i32 %p_sub321, i32 %empty_152" [src/IDCT2.cpp:132]   --->   Operation 480 'add' 'tmp7' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 481 [1/1] (1.01ns)   --->   "%add_ln157_260 = add i32 %shl_ln157_45, i32 %shl_ln157_17" [src/IDCT2.cpp:157]   --->   Operation 481 'add' 'add_ln157_260' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 482 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln157_46 = sub i32 %add_ln157_260, i32 %in_31_val_read" [src/IDCT2.cpp:157]   --->   Operation 482 'sub' 'sub_ln157_46' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 483 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_125 = add i32 %sub_ln157_45, i32 %mul_ln157_24" [src/IDCT2.cpp:157]   --->   Operation 483 'add' 'add_ln157_125' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 484 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_126 = add i32 %add_ln157_125, i32 %mul_ln157_25" [src/IDCT2.cpp:157]   --->   Operation 484 'add' 'add_ln157_126' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 485 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%sub_ln157_47 = sub i32 %add_ln157_259, i32 %shl_ln157_1" [src/IDCT2.cpp:157]   --->   Operation 485 'sub' 'sub_ln157_47' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 486 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_128 = add i32 %sub_ln157_43, i32 %tmp7" [src/IDCT2.cpp:157]   --->   Operation 486 'add' 'add_ln157_128' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 487 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_129 = add i32 %add_ln157_128, i32 %sub_ln157_47" [src/IDCT2.cpp:157]   --->   Operation 487 'add' 'add_ln157_129' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 488 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_130 = add i32 %add_ln157_129, i32 %add_ln157_126" [src/IDCT2.cpp:157]   --->   Operation 488 'add' 'add_ln157_130' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 489 [1/1] (1.01ns)   --->   "%add_ln157_131 = add i32 %mul_ln156_23, i32 %mul_ln156_24" [src/IDCT2.cpp:157]   --->   Operation 489 'add' 'add_ln157_131' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 490 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_132 = add i32 %add_ln156_37, i32 %sub_ln156_31" [src/IDCT2.cpp:157]   --->   Operation 490 'add' 'add_ln157_132' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 491 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_133 = add i32 %add_ln157_132, i32 %add_ln157_131" [src/IDCT2.cpp:157]   --->   Operation 491 'add' 'add_ln157_133' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 492 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_134 = add i32 %add_ln156_38, i32 %mul_ln156_26" [src/IDCT2.cpp:157]   --->   Operation 492 'add' 'add_ln157_134' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 493 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_135 = add i32 %mul_ln156_25, i32 %sub_ln157_46" [src/IDCT2.cpp:157]   --->   Operation 493 'add' 'add_ln157_135' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 494 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_136 = add i32 %add_ln157_135, i32 %add_ln157_134" [src/IDCT2.cpp:157]   --->   Operation 494 'add' 'add_ln157_136' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 495 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_137 = add i32 %add_ln157_136, i32 %add_ln157_133" [src/IDCT2.cpp:157]   --->   Operation 495 'add' 'add_ln157_137' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 496 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_62 = add i32 %add_ln157_137, i32 %add_ln157_130" [src/IDCT2.cpp:157]   --->   Operation 496 'add' 'add_ln157_62' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 497 [1/1] (1.01ns)   --->   "%sub_ln156_32 = sub i32 %shl_ln156_34, i32 %shl_ln156_2" [src/IDCT2.cpp:156]   --->   Operation 497 'sub' 'sub_ln156_32' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 498 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln156_33 = sub i32 %sub_ln156_32, i32 %shl_ln156_3" [src/IDCT2.cpp:156]   --->   Operation 498 'sub' 'sub_ln156_33' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 499 [1/1] (3.42ns)   --->   "%mul_ln156_27 = mul i32 %in_3_val_read, i32 4294967211" [src/IDCT2.cpp:156]   --->   Operation 499 'mul' 'mul_ln156_27' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 500 [1/1] (0.00ns)   --->   "%shl_ln156_49 = shl i32 %in_7_val_read, i32 7" [src/IDCT2.cpp:156]   --->   Operation 500 'shl' 'shl_ln156_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 501 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln156_34 = sub i32 %shl_ln156_49, i32 %shl_ln156_47" [src/IDCT2.cpp:156]   --->   Operation 501 'sub' 'sub_ln156_34' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 502 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%sub_ln156_35 = sub i32 %sub_ln156_34, i32 %shl_ln156_48" [src/IDCT2.cpp:156]   --->   Operation 502 'sub' 'sub_ln156_35' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 503 [1/1] (3.42ns)   --->   "%mul_ln156_28 = mul i32 %in_9_val_read, i32 4294967250" [src/IDCT2.cpp:156]   --->   Operation 503 'mul' 'mul_ln156_28' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 504 [1/1] (3.42ns)   --->   "%mul_ln156_29 = mul i32 %in_11_val_read, i32 4294967235" [src/IDCT2.cpp:156]   --->   Operation 504 'mul' 'mul_ln156_29' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 505 [1/1] (1.01ns)   --->   "%add_ln156_39 = add i32 %add_ln156_22, i32 %shl_ln156_43" [src/IDCT2.cpp:156]   --->   Operation 505 'add' 'add_ln156_39' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 506 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln156_36 = sub i32 %shl_ln156_44, i32 %shl_ln156_23" [src/IDCT2.cpp:156]   --->   Operation 506 'sub' 'sub_ln156_36' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 507 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln156_40 = add i32 %sub_ln156_36, i32 %in_15_val_read" [src/IDCT2.cpp:156]   --->   Operation 507 'add' 'add_ln156_40' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 508 [1/1] (1.01ns)   --->   "%add_ln157_261 = add i32 %shl_ln157_35, i32 %shl_ln157_3" [src/IDCT2.cpp:157]   --->   Operation 508 'add' 'add_ln157_261' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 509 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln157_48 = sub i32 %add_ln157_261, i32 %shl_ln157_4" [src/IDCT2.cpp:157]   --->   Operation 509 'sub' 'sub_ln157_48' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 510 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_262 = add i32 %shl_ln157_5, i32 %shl_ln157_44" [src/IDCT2.cpp:157]   --->   Operation 510 'add' 'add_ln157_262' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 511 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%sub_ln157_49 = sub i32 %add_ln157_262, i32 %in_21_val_read" [src/IDCT2.cpp:157]   --->   Operation 511 'sub' 'sub_ln157_49' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 512 [1/1] (3.42ns)   --->   "%mul_ln157_26 = mul i32 %in_23_val_read, i32 4294967218" [src/IDCT2.cpp:157]   --->   Operation 512 'mul' 'mul_ln157_26' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 513 [1/1] (3.42ns)   --->   "%mul_ln157_27 = mul i32 %in_25_val_read, i32 4294967274" [src/IDCT2.cpp:157]   --->   Operation 513 'mul' 'mul_ln157_27' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 514 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln157_50 = sub i32 %in_29_val_read, i32 %shl_ln157_40" [src/IDCT2.cpp:157]   --->   Operation 514 'sub' 'sub_ln157_50' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 515 [1/1] (1.01ns)   --->   "%tmp9 = sub i32 %in_27_val_read, i32 %in_17_val_read" [src/IDCT2.cpp:132]   --->   Operation 515 'sub' 'tmp9' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 516 [1/1] (0.00ns)   --->   "%empty_153 = shl i32 %tmp9, i32 7" [src/IDCT2.cpp:132]   --->   Operation 516 'shl' 'empty_153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 517 [1/1] (0.00ns)   --->   "%empty_154 = shl i32 %tmp9, i32 5" [src/IDCT2.cpp:132]   --->   Operation 517 'shl' 'empty_154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 518 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%p_sub275 = sub i32 %empty_153, i32 %empty_154" [src/IDCT2.cpp:132]   --->   Operation 518 'sub' 'p_sub275' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 519 [1/1] (0.00ns)   --->   "%empty_155 = shl i32 %tmp9, i32 3" [src/IDCT2.cpp:132]   --->   Operation 519 'shl' 'empty_155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 520 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%p_sub277 = sub i32 %p_sub275, i32 %empty_155" [src/IDCT2.cpp:132]   --->   Operation 520 'sub' 'p_sub277' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 521 [1/1] (0.00ns)   --->   "%empty_156 = shl i32 %tmp9, i32 1" [src/IDCT2.cpp:132]   --->   Operation 521 'shl' 'empty_156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 522 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp10 = add i32 %p_sub277, i32 %empty_156" [src/IDCT2.cpp:132]   --->   Operation 522 'add' 'tmp10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 523 [1/1] (3.42ns)   --->   "%mul_ln157_28 = mul i32 %in_31_val_read, i32 4294967223" [src/IDCT2.cpp:157]   --->   Operation 523 'mul' 'mul_ln157_28' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 524 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_138 = add i32 %sub_ln157_50, i32 %mul_ln157_27" [src/IDCT2.cpp:157]   --->   Operation 524 'add' 'add_ln157_138' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 525 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_139 = add i32 %add_ln157_138, i32 %tmp10" [src/IDCT2.cpp:157]   --->   Operation 525 'add' 'add_ln157_139' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 526 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_140 = add i32 %mul_ln157_26, i32 %add_ln156_40" [src/IDCT2.cpp:157]   --->   Operation 526 'add' 'add_ln157_140' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 527 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_141 = add i32 %sub_ln157_49, i32 %sub_ln157_48" [src/IDCT2.cpp:157]   --->   Operation 527 'add' 'add_ln157_141' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 528 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_142 = add i32 %add_ln157_141, i32 %add_ln157_140" [src/IDCT2.cpp:157]   --->   Operation 528 'add' 'add_ln157_142' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 529 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_143 = add i32 %add_ln157_142, i32 %add_ln157_139" [src/IDCT2.cpp:157]   --->   Operation 529 'add' 'add_ln157_143' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 530 [1/1] (1.01ns)   --->   "%sub_ln157_51 = sub i32 %mul_ln156_27, i32 %shl_ln156_28" [src/IDCT2.cpp:157]   --->   Operation 530 'sub' 'sub_ln157_51' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 531 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_145 = add i32 %sub_ln156_33, i32 %mul_ln156_28" [src/IDCT2.cpp:157]   --->   Operation 531 'add' 'add_ln157_145' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 532 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_146 = add i32 %add_ln157_145, i32 %sub_ln157_51" [src/IDCT2.cpp:157]   --->   Operation 532 'add' 'add_ln157_146' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 533 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_147 = add i32 %sub_ln156_35, i32 %add_ln156_39" [src/IDCT2.cpp:157]   --->   Operation 533 'add' 'add_ln157_147' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 534 [1/1] (1.01ns)   --->   "%add_ln157_148 = add i32 %mul_ln156_29, i32 %mul_ln157_28" [src/IDCT2.cpp:157]   --->   Operation 534 'add' 'add_ln157_148' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 535 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_149 = add i32 %add_ln157_148, i32 %add_ln157_147" [src/IDCT2.cpp:157]   --->   Operation 535 'add' 'add_ln157_149' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 536 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_150 = add i32 %add_ln157_149, i32 %add_ln157_146" [src/IDCT2.cpp:157]   --->   Operation 536 'add' 'add_ln157_150' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 537 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_69 = add i32 %add_ln157_150, i32 %add_ln157_143" [src/IDCT2.cpp:157]   --->   Operation 537 'add' 'add_ln157_69' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 538 [1/1] (1.01ns)   --->   "%sub_ln156_37 = sub i32 %shl_ln156_34, i32 %shl_ln156_35" [src/IDCT2.cpp:156]   --->   Operation 538 'sub' 'sub_ln156_37' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 539 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln156_38 = sub i32 %sub_ln156_37, i32 %shl_ln156_3" [src/IDCT2.cpp:156]   --->   Operation 539 'sub' 'sub_ln156_38' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 540 [1/1] (3.42ns)   --->   "%mul_ln156_30 = mul i32 %in_3_val_read, i32 4294967206" [src/IDCT2.cpp:156]   --->   Operation 540 'mul' 'mul_ln156_30' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 541 [1/1] (1.01ns)   --->   "%add_ln156_41 = add i32 %shl_ln156_9, i32 %shl_ln156_10" [src/IDCT2.cpp:156]   --->   Operation 541 'add' 'add_ln156_41' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 542 [1/1] (0.00ns)   --->   "%shl_ln156_50 = shl i32 %in_5_val_read, i32 1" [src/IDCT2.cpp:156]   --->   Operation 542 'shl' 'shl_ln156_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 543 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln156_39 = sub i32 %add_ln156_41, i32 %shl_ln156_50" [src/IDCT2.cpp:156]   --->   Operation 543 'sub' 'sub_ln156_39' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 544 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln156_40 = sub i32 %shl_ln156_11, i32 %shl_ln156_48" [src/IDCT2.cpp:156]   --->   Operation 544 'sub' 'sub_ln156_40' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 545 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%sub_ln156_41 = sub i32 %sub_ln156_40, i32 %shl_ln156_29" [src/IDCT2.cpp:156]   --->   Operation 545 'sub' 'sub_ln156_41' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 546 [1/1] (0.00ns) (grouped into LUT with out node sub_ln156_42)   --->   "%shl_ln156_51 = shl i32 %in_11_val_read, i32 5" [src/IDCT2.cpp:156]   --->   Operation 546 'shl' 'shl_ln156_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 547 [1/1] (1.01ns) (out node of the LUT)   --->   "%sub_ln156_42 = sub i32 %shl_ln156_51, i32 %in_11_val_read" [src/IDCT2.cpp:156]   --->   Operation 547 'sub' 'sub_ln156_42' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 548 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln156_43 = sub i32 %shl_ln156_20, i32 %shl_ln156_46" [src/IDCT2.cpp:156]   --->   Operation 548 'sub' 'sub_ln156_43' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 549 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln156_42 = add i32 %sub_ln156_43, i32 %in_13_val_read" [src/IDCT2.cpp:156]   --->   Operation 549 'add' 'add_ln156_42' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 550 [1/1] (3.42ns)   --->   "%mul_ln156_31 = mul i32 %in_15_val_read, i32 4294967208" [src/IDCT2.cpp:156]   --->   Operation 550 'mul' 'mul_ln156_31' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 551 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln157_52 = sub i32 %shl_ln157_37, i32 %shl_ln157_47" [src/IDCT2.cpp:157]   --->   Operation 551 'sub' 'sub_ln157_52' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 552 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%sub_ln157_53 = sub i32 %sub_ln157_52, i32 %shl_ln157_33" [src/IDCT2.cpp:157]   --->   Operation 552 'sub' 'sub_ln157_53' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 553 [1/1] (1.01ns)   --->   "%add_ln157_263 = add i32 %shl_ln157_2, i32 %shl_ln157_18" [src/IDCT2.cpp:157]   --->   Operation 553 'add' 'add_ln157_263' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 554 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln157_54 = sub i32 %add_ln157_263, i32 %in_19_val_read" [src/IDCT2.cpp:157]   --->   Operation 554 'sub' 'sub_ln157_54' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 555 [1/1] (3.42ns)   --->   "%mul_ln157_29 = mul i32 %in_21_val_read, i32 4294967211" [src/IDCT2.cpp:157]   --->   Operation 555 'mul' 'mul_ln157_29' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 556 [1/1] (1.01ns)   --->   "%sub_ln157_55 = sub i32 %shl_ln157_49, i32 %shl_ln157_36" [src/IDCT2.cpp:157]   --->   Operation 556 'sub' 'sub_ln157_55' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 557 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_264 = add i32 %sub_ln157_55, i32 %in_23_val_read" [src/IDCT2.cpp:157]   --->   Operation 557 'add' 'add_ln157_264' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 558 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_265 = add i32 %shl_ln157_42, i32 %shl_ln157_23" [src/IDCT2.cpp:157]   --->   Operation 558 'add' 'add_ln157_265' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 559 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_266 = add i32 %add_ln157_265, i32 %in_25_val_read" [src/IDCT2.cpp:157]   --->   Operation 559 'add' 'add_ln157_266' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 560 [1/1] (3.42ns)   --->   "%mul_ln157_30 = mul i32 %in_27_val_read, i32 4294967214" [src/IDCT2.cpp:157]   --->   Operation 560 'mul' 'mul_ln157_30' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 561 [1/1] (0.00ns) (grouped into LUT with out node add_ln157_267)   --->   "%shl_ln157_51 = shl i32 %in_31_val_read, i32 4" [src/IDCT2.cpp:157]   --->   Operation 561 'shl' 'shl_ln157_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 562 [1/1] (1.01ns) (out node of the LUT)   --->   "%add_ln157_267 = add i32 %shl_ln157_45, i32 %shl_ln157_51" [src/IDCT2.cpp:157]   --->   Operation 562 'add' 'add_ln157_267' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 563 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln157_56 = sub i32 %add_ln157_267, i32 %shl_ln157_31" [src/IDCT2.cpp:157]   --->   Operation 563 'sub' 'sub_ln157_56' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 564 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_151 = add i32 %mul_ln157_30, i32 %shl_ln157_16" [src/IDCT2.cpp:157]   --->   Operation 564 'add' 'add_ln157_151' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 565 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_152 = add i32 %add_ln157_266, i32 %add_ln157_264" [src/IDCT2.cpp:157]   --->   Operation 565 'add' 'add_ln157_152' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 566 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_153 = add i32 %add_ln157_152, i32 %add_ln157_151" [src/IDCT2.cpp:157]   --->   Operation 566 'add' 'add_ln157_153' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 567 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_154 = add i32 %sub_ln157_53, i32 %mul_ln156_31" [src/IDCT2.cpp:157]   --->   Operation 567 'add' 'add_ln157_154' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 568 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_155 = add i32 %mul_ln157_29, i32 %sub_ln157_54" [src/IDCT2.cpp:157]   --->   Operation 568 'add' 'add_ln157_155' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 569 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_156 = add i32 %add_ln157_155, i32 %add_ln157_154" [src/IDCT2.cpp:157]   --->   Operation 569 'add' 'add_ln157_156' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 570 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_157 = add i32 %add_ln157_156, i32 %add_ln157_153" [src/IDCT2.cpp:157]   --->   Operation 570 'add' 'add_ln157_157' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 571 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_158 = add i32 %mul_ln156_30, i32 %sub_ln156_39" [src/IDCT2.cpp:157]   --->   Operation 571 'add' 'add_ln157_158' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 572 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_159 = add i32 %sub_ln156_38, i32 %mul_ln156_9" [src/IDCT2.cpp:157]   --->   Operation 572 'add' 'add_ln157_159' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 573 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_160 = add i32 %add_ln157_159, i32 %add_ln157_158" [src/IDCT2.cpp:157]   --->   Operation 573 'add' 'add_ln157_160' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 574 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_161 = add i32 %sub_ln156_41, i32 %add_ln156_42" [src/IDCT2.cpp:157]   --->   Operation 574 'add' 'add_ln157_161' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 575 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_162 = add i32 %sub_ln156_42, i32 %sub_ln157_56" [src/IDCT2.cpp:157]   --->   Operation 575 'add' 'add_ln157_162' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 576 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_163 = add i32 %add_ln157_162, i32 %add_ln157_161" [src/IDCT2.cpp:157]   --->   Operation 576 'add' 'add_ln157_163' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 577 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_164 = add i32 %add_ln157_163, i32 %add_ln157_160" [src/IDCT2.cpp:157]   --->   Operation 577 'add' 'add_ln157_164' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 578 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_76 = add i32 %add_ln157_164, i32 %add_ln157_157" [src/IDCT2.cpp:157]   --->   Operation 578 'add' 'add_ln157_76' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 579 [1/1] (1.01ns)   --->   "%add_ln156_43 = add i32 %shl_ln156_1, i32 %shl_ln156_2" [src/IDCT2.cpp:156]   --->   Operation 579 'add' 'add_ln156_43' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 580 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln156_44 = sub i32 %add_ln156_43, i32 %shl_ln156_3" [src/IDCT2.cpp:156]   --->   Operation 580 'sub' 'sub_ln156_44' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 581 [1/1] (3.42ns)   --->   "%mul_ln156_32 = mul i32 %in_3_val_read, i32 4294967208" [src/IDCT2.cpp:156]   --->   Operation 581 'mul' 'mul_ln156_32' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 582 [1/1] (1.01ns)   --->   "%add_ln156_44 = add i32 %shl_ln156_27, i32 %shl_ln156_10" [src/IDCT2.cpp:156]   --->   Operation 582 'add' 'add_ln156_44' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 583 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln156_45 = add i32 %add_ln156_44, i32 %in_5_val_read" [src/IDCT2.cpp:156]   --->   Operation 583 'add' 'add_ln156_45' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 584 [1/1] (3.42ns)   --->   "%mul_ln156_33 = mul i32 %in_9_val_read, i32 4294967229" [src/IDCT2.cpp:156]   --->   Operation 584 'mul' 'mul_ln156_33' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 585 [1/1] (3.42ns)   --->   "%mul_ln156_34 = mul i32 %in_13_val_read, i32 4294967250" [src/IDCT2.cpp:156]   --->   Operation 585 'mul' 'mul_ln156_34' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 586 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln156_45 = sub i32 %in_15_val_read, i32 %shl_ln156_37" [src/IDCT2.cpp:156]   --->   Operation 586 'sub' 'sub_ln156_45' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 587 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_268 = add i32 %add_ln157_242, i32 %shl_ln157_1" [src/IDCT2.cpp:157]   --->   Operation 587 'add' 'add_ln157_268' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 588 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_269 = add i32 %add_ln157_268, i32 %in_17_val_read" [src/IDCT2.cpp:157]   --->   Operation 588 'add' 'add_ln157_269' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 589 [1/1] (3.42ns)   --->   "%mul_ln157_31 = mul i32 %in_19_val_read, i32 4294967218" [src/IDCT2.cpp:157]   --->   Operation 589 'mul' 'mul_ln157_31' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 590 [1/1] (1.01ns)   --->   "%sub_ln157_57 = sub i32 %shl_ln157_6, i32 %shl_ln157_44" [src/IDCT2.cpp:157]   --->   Operation 590 'sub' 'sub_ln157_57' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 591 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_270 = add i32 %sub_ln157_57, i32 %in_21_val_read" [src/IDCT2.cpp:157]   --->   Operation 591 'add' 'add_ln157_270' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 592 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln157_58 = sub i32 %shl_ln157_21, i32 %shl_ln157_36" [src/IDCT2.cpp:157]   --->   Operation 592 'sub' 'sub_ln157_58' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 593 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_271 = add i32 %sub_ln157_58, i32 %in_23_val_read" [src/IDCT2.cpp:157]   --->   Operation 593 'add' 'add_ln157_271' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 594 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln157_59 = sub i32 %shl_ln157_25, i32 %shl_ln157_13" [src/IDCT2.cpp:157]   --->   Operation 594 'sub' 'sub_ln157_59' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 595 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%sub_ln157_60 = sub i32 %sub_ln157_59, i32 %shl_ln157_14" [src/IDCT2.cpp:157]   --->   Operation 595 'sub' 'sub_ln157_60' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 596 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln157_61 = sub i32 %shl_ln157_40, i32 %shl_ln157_41" [src/IDCT2.cpp:157]   --->   Operation 596 'sub' 'sub_ln157_61' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 597 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%sub_ln157_62 = sub i32 %sub_ln157_61, i32 %shl_ln157_50" [src/IDCT2.cpp:157]   --->   Operation 597 'sub' 'sub_ln157_62' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 598 [1/1] (1.01ns)   --->   "%tmp12 = sub i32 %in_11_val_read, i32 %in_25_val_read" [src/IDCT2.cpp:132]   --->   Operation 598 'sub' 'tmp12' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 599 [1/1] (0.00ns) (grouped into LUT with out node p_sub187)   --->   "%empty_157 = shl i32 %tmp12, i32 7" [src/IDCT2.cpp:132]   --->   Operation 599 'shl' 'empty_157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 600 [1/1] (0.00ns) (grouped into LUT with out node p_sub187)   --->   "%empty_158 = shl i32 %tmp12, i32 5" [src/IDCT2.cpp:132]   --->   Operation 600 'shl' 'empty_158' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 601 [1/1] (1.01ns) (out node of the LUT)   --->   "%p_sub187 = sub i32 %empty_157, i32 %empty_158" [src/IDCT2.cpp:132]   --->   Operation 601 'sub' 'p_sub187' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 602 [1/1] (0.00ns)   --->   "%empty_159 = shl i32 %tmp12, i32 3" [src/IDCT2.cpp:132]   --->   Operation 602 'shl' 'empty_159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 603 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%p_sub189 = sub i32 %p_sub187, i32 %empty_159" [src/IDCT2.cpp:132]   --->   Operation 603 'sub' 'p_sub189' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 604 [1/1] (0.00ns)   --->   "%empty_160 = shl i32 %tmp12, i32 1" [src/IDCT2.cpp:132]   --->   Operation 604 'shl' 'empty_160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 605 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%tmp13 = add i32 %p_sub189, i32 %empty_160" [src/IDCT2.cpp:132]   --->   Operation 605 'add' 'tmp13' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 606 [1/1] (3.42ns)   --->   "%mul_ln157_32 = mul i32 %in_31_val_read, i32 4294967214" [src/IDCT2.cpp:157]   --->   Operation 606 'mul' 'mul_ln157_32' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 607 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_165 = add i32 %sub_ln157_62, i32 %tmp13" [src/IDCT2.cpp:157]   --->   Operation 607 'add' 'add_ln157_165' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 608 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_166 = add i32 %add_ln157_165, i32 %sub_ln157_60" [src/IDCT2.cpp:157]   --->   Operation 608 'add' 'add_ln157_166' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 609 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_167 = add i32 %add_ln157_271, i32 %add_ln157_269" [src/IDCT2.cpp:157]   --->   Operation 609 'add' 'add_ln157_167' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 610 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_168 = add i32 %add_ln157_270, i32 %mul_ln157_31" [src/IDCT2.cpp:157]   --->   Operation 610 'add' 'add_ln157_168' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 611 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_169 = add i32 %add_ln157_168, i32 %add_ln157_167" [src/IDCT2.cpp:157]   --->   Operation 611 'add' 'add_ln157_169' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 612 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_170 = add i32 %add_ln157_169, i32 %add_ln157_166" [src/IDCT2.cpp:157]   --->   Operation 612 'add' 'add_ln157_170' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 613 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_171 = add i32 %mul_ln156_32, i32 %add_ln156_45" [src/IDCT2.cpp:157]   --->   Operation 613 'add' 'add_ln157_171' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 614 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_172 = add i32 %sub_ln156_44, i32 %mul_ln156_33" [src/IDCT2.cpp:157]   --->   Operation 614 'add' 'add_ln157_172' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 615 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_173 = add i32 %add_ln157_172, i32 %add_ln157_171" [src/IDCT2.cpp:157]   --->   Operation 615 'add' 'add_ln157_173' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 616 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%sub_ln157_63 = sub i32 %sub_ln156_45, i32 %shl_ln156_13" [src/IDCT2.cpp:157]   --->   Operation 616 'sub' 'sub_ln157_63' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 617 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_175 = add i32 %mul_ln156_34, i32 %mul_ln157_32" [src/IDCT2.cpp:157]   --->   Operation 617 'add' 'add_ln157_175' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 618 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_176 = add i32 %add_ln157_175, i32 %sub_ln157_63" [src/IDCT2.cpp:157]   --->   Operation 618 'add' 'add_ln157_176' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 619 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_177 = add i32 %add_ln157_176, i32 %add_ln157_173" [src/IDCT2.cpp:157]   --->   Operation 619 'add' 'add_ln157_177' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 620 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_83 = add i32 %add_ln157_177, i32 %add_ln157_170" [src/IDCT2.cpp:157]   --->   Operation 620 'add' 'add_ln157_83' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 621 [1/1] (1.01ns)   --->   "%sub_ln156_46 = sub i32 %shl_ln156_1, i32 %in_1_val_read" [src/IDCT2.cpp:156]   --->   Operation 621 'sub' 'sub_ln156_46' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 622 [1/1] (3.42ns)   --->   "%mul_ln156_35 = mul i32 %in_3_val_read, i32 4294967218" [src/IDCT2.cpp:156]   --->   Operation 622 'mul' 'mul_ln156_35' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 623 [1/1] (3.42ns)   --->   "%mul_ln156_36 = mul i32 %in_7_val_read, i32 4294967235" [src/IDCT2.cpp:156]   --->   Operation 623 'mul' 'mul_ln156_36' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 624 [1/1] (0.00ns) (grouped into LUT with out node sub_ln156_47)   --->   "%shl_ln156_52 = shl i32 %in_11_val_read, i32 3" [src/IDCT2.cpp:156]   --->   Operation 624 'shl' 'shl_ln156_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 625 [1/1] (1.01ns) (out node of the LUT)   --->   "%sub_ln156_47 = sub i32 %shl_ln156_17, i32 %shl_ln156_52" [src/IDCT2.cpp:156]   --->   Operation 625 'sub' 'sub_ln156_47' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 626 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln156_48 = sub i32 %sub_ln156_47, i32 %shl_ln156_19" [src/IDCT2.cpp:156]   --->   Operation 626 'sub' 'sub_ln156_48' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 627 [1/1] (3.42ns)   --->   "%mul_ln156_37 = mul i32 %in_13_val_read, i32 4294967208" [src/IDCT2.cpp:156]   --->   Operation 627 'mul' 'mul_ln156_37' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 628 [1/1] (1.01ns)   --->   "%add_ln156_46 = add i32 %add_ln156_23, i32 %shl_ln156_39" [src/IDCT2.cpp:156]   --->   Operation 628 'add' 'add_ln156_46' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 629 [1/1] (3.42ns)   --->   "%mul_ln157_33 = mul i32 %in_17_val_read, i32 4294967258" [src/IDCT2.cpp:157]   --->   Operation 629 'mul' 'mul_ln157_33' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 630 [1/1] (3.42ns)   --->   "%mul_ln157_34 = mul i32 %in_19_val_read, i32 4294967274" [src/IDCT2.cpp:157]   --->   Operation 630 'mul' 'mul_ln157_34' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 631 [1/1] (1.01ns)   --->   "%add_ln157_272 = add i32 %shl_ln157_5, i32 %shl_ln157_20" [src/IDCT2.cpp:157]   --->   Operation 631 'add' 'add_ln157_272' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 632 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_273 = add i32 %add_ln157_272, i32 %in_21_val_read" [src/IDCT2.cpp:157]   --->   Operation 632 'add' 'add_ln157_273' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 633 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_274 = add i32 %shl_ln157_42, i32 %shl_ln157_38" [src/IDCT2.cpp:157]   --->   Operation 633 'add' 'add_ln157_274' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 634 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%sub_ln157_64 = sub i32 %add_ln157_274, i32 %in_25_val_read" [src/IDCT2.cpp:157]   --->   Operation 634 'sub' 'sub_ln157_64' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 635 [1/1] (3.42ns)   --->   "%mul_ln157_35 = mul i32 %in_27_val_read, i32 4294967283" [src/IDCT2.cpp:157]   --->   Operation 635 'mul' 'mul_ln157_35' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 636 [1/1] (3.42ns)   --->   "%mul_ln157_36 = mul i32 %in_29_val_read, i32 4294967250" [src/IDCT2.cpp:157]   --->   Operation 636 'mul' 'mul_ln157_36' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 637 [1/1] (1.01ns)   --->   "%tmp15 = sub i32 %in_5_val_read, i32 %in_23_val_read" [src/IDCT2.cpp:132]   --->   Operation 637 'sub' 'tmp15' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 638 [1/1] (0.00ns) (grouped into LUT with out node p_sub160)   --->   "%empty_161 = shl i32 %tmp15, i32 7" [src/IDCT2.cpp:132]   --->   Operation 638 'shl' 'empty_161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 639 [1/1] (0.00ns) (grouped into LUT with out node p_sub160)   --->   "%empty_162 = shl i32 %tmp15, i32 5" [src/IDCT2.cpp:132]   --->   Operation 639 'shl' 'empty_162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 640 [1/1] (1.01ns) (out node of the LUT)   --->   "%p_sub160 = sub i32 %empty_161, i32 %empty_162" [src/IDCT2.cpp:132]   --->   Operation 640 'sub' 'p_sub160' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 641 [1/1] (0.00ns)   --->   "%empty_163 = shl i32 %tmp15, i32 3" [src/IDCT2.cpp:132]   --->   Operation 641 'shl' 'empty_163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 642 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%p_sub162 = sub i32 %p_sub160, i32 %empty_163" [src/IDCT2.cpp:132]   --->   Operation 642 'sub' 'p_sub162' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 643 [1/1] (0.00ns)   --->   "%empty_164 = shl i32 %tmp15, i32 1" [src/IDCT2.cpp:132]   --->   Operation 643 'shl' 'empty_164' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 644 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%tmp16 = add i32 %p_sub162, i32 %empty_164" [src/IDCT2.cpp:132]   --->   Operation 644 'add' 'tmp16' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 645 [1/1] (1.01ns)   --->   "%add_ln157_275 = add i32 %add_ln157_267, i32 %shl_ln157_17" [src/IDCT2.cpp:157]   --->   Operation 645 'add' 'add_ln157_275' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 646 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_276 = add i32 %add_ln157_275, i32 %in_31_val_read" [src/IDCT2.cpp:157]   --->   Operation 646 'add' 'add_ln157_276' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 647 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_178 = add i32 %mul_ln157_36, i32 %sub_ln157_64" [src/IDCT2.cpp:157]   --->   Operation 647 'add' 'add_ln157_178' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 648 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_179 = add i32 %add_ln157_178, i32 %mul_ln157_35" [src/IDCT2.cpp:157]   --->   Operation 648 'add' 'add_ln157_179' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 649 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_180 = add i32 %tmp16, i32 %mul_ln157_33" [src/IDCT2.cpp:157]   --->   Operation 649 'add' 'add_ln157_180' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 650 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_181 = add i32 %add_ln157_273, i32 %mul_ln157_34" [src/IDCT2.cpp:157]   --->   Operation 650 'add' 'add_ln157_181' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 651 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_182 = add i32 %add_ln157_181, i32 %add_ln157_180" [src/IDCT2.cpp:157]   --->   Operation 651 'add' 'add_ln157_182' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 652 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_183 = add i32 %add_ln157_182, i32 %add_ln157_179" [src/IDCT2.cpp:157]   --->   Operation 652 'add' 'add_ln157_183' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 653 [1/1] (1.01ns)   --->   "%add_ln157_184 = add i32 %mul_ln156_35, i32 %mul_ln156_36" [src/IDCT2.cpp:157]   --->   Operation 653 'add' 'add_ln157_184' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 654 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_185 = add i32 %sub_ln156_46, i32 %sub_ln156_48" [src/IDCT2.cpp:157]   --->   Operation 654 'add' 'add_ln157_185' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 655 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_186 = add i32 %add_ln157_185, i32 %add_ln157_184" [src/IDCT2.cpp:157]   --->   Operation 655 'add' 'add_ln157_186' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 656 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_187 = add i32 %shl_ln156_45, i32 %add_ln156_46" [src/IDCT2.cpp:157]   --->   Operation 656 'add' 'add_ln157_187' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 657 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_188 = add i32 %mul_ln156_37, i32 %add_ln157_276" [src/IDCT2.cpp:157]   --->   Operation 657 'add' 'add_ln157_188' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 658 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_189 = add i32 %add_ln157_188, i32 %add_ln157_187" [src/IDCT2.cpp:157]   --->   Operation 658 'add' 'add_ln157_189' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 659 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_190 = add i32 %add_ln157_189, i32 %add_ln157_186" [src/IDCT2.cpp:157]   --->   Operation 659 'add' 'add_ln157_190' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 660 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_90 = add i32 %add_ln157_190, i32 %add_ln157_183" [src/IDCT2.cpp:157]   --->   Operation 660 'add' 'add_ln157_90' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 661 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln156_49 = sub i32 %shl_ln156_1, i32 %shl_ln156_2" [src/IDCT2.cpp:156]   --->   Operation 661 'sub' 'sub_ln156_49' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 662 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%sub_ln156_50 = sub i32 %sub_ln156_49, i32 %shl_ln156_3" [src/IDCT2.cpp:156]   --->   Operation 662 'sub' 'sub_ln156_50' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 663 [1/1] (3.42ns)   --->   "%mul_ln156_38 = mul i32 %in_3_val_read, i32 4294967235" [src/IDCT2.cpp:156]   --->   Operation 663 'mul' 'mul_ln156_38' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 664 [1/1] (0.00ns)   --->   "%shl_ln156_53 = shl i32 %in_5_val_read, i32 4" [src/IDCT2.cpp:156]   --->   Operation 664 'shl' 'shl_ln156_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 665 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln156_47 = add i32 %shl_ln156_27, i32 %shl_ln156_53" [src/IDCT2.cpp:156]   --->   Operation 665 'add' 'add_ln156_47' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 666 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln156_48 = add i32 %add_ln156_47, i32 %shl_ln156_28" [src/IDCT2.cpp:156]   --->   Operation 666 'add' 'add_ln156_48' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 667 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln156_49 = add i32 %add_ln156_48, i32 %in_5_val_read" [src/IDCT2.cpp:156]   --->   Operation 667 'add' 'add_ln156_49' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 668 [1/1] (1.01ns)   --->   "%add_ln156_50 = add i32 %shl_ln156_14, i32 %shl_ln156_31" [src/IDCT2.cpp:156]   --->   Operation 668 'add' 'add_ln156_50' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 669 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln156_51 = add i32 %add_ln156_50, i32 %in_9_val_read" [src/IDCT2.cpp:156]   --->   Operation 669 'add' 'add_ln156_51' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 670 [1/1] (3.42ns)   --->   "%mul_ln156_39 = mul i32 %in_11_val_read, i32 4294967258" [src/IDCT2.cpp:156]   --->   Operation 670 'mul' 'mul_ln156_39' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 671 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln156_51 = sub i32 %shl_ln156_22, i32 %shl_ln156_44" [src/IDCT2.cpp:156]   --->   Operation 671 'sub' 'sub_ln156_51' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 672 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%sub_ln156_52 = sub i32 %sub_ln156_51, i32 %shl_ln156_39" [src/IDCT2.cpp:156]   --->   Operation 672 'sub' 'sub_ln156_52' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 673 [1/1] (3.42ns)   --->   "%mul_ln157_37 = mul i32 %in_17_val_read, i32 4294967218" [src/IDCT2.cpp:157]   --->   Operation 673 'mul' 'mul_ln157_37' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 674 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_277 = add i32 %sub_ln157_19, i32 %shl_ln157_4" [src/IDCT2.cpp:157]   --->   Operation 674 'add' 'add_ln157_277' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 675 [1/1] (3.42ns)   --->   "%mul_ln157_38 = mul i32 %in_21_val_read, i32 4294967214" [src/IDCT2.cpp:157]   --->   Operation 675 'mul' 'mul_ln157_38' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 676 [1/1] (1.01ns)   --->   "%sub_ln157_65 = sub i32 %shl_ln157_21, i32 %shl_ln157_9" [src/IDCT2.cpp:157]   --->   Operation 676 'sub' 'sub_ln157_65' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 677 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln157_66 = sub i32 %sub_ln157_65, i32 %shl_ln157_10" [src/IDCT2.cpp:157]   --->   Operation 677 'sub' 'sub_ln157_66' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 678 [1/1] (3.42ns)   --->   "%mul_ln157_39 = mul i32 %in_25_val_read, i32 4294967283" [src/IDCT2.cpp:157]   --->   Operation 678 'mul' 'mul_ln157_39' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 679 [1/1] (1.01ns)   --->   "%sub_ln157_67 = sub i32 %in_27_val_read, i32 %shl_ln157_12" [src/IDCT2.cpp:157]   --->   Operation 679 'sub' 'sub_ln157_67' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 680 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_278 = add i32 %shl_ln157_28, i32 %shl_ln157_16" [src/IDCT2.cpp:157]   --->   Operation 680 'add' 'add_ln157_278' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 681 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%sub_ln157_68 = sub i32 %add_ln157_278, i32 %in_29_val_read" [src/IDCT2.cpp:157]   --->   Operation 681 'sub' 'sub_ln157_68' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 682 [1/1] (3.42ns)   --->   "%mul_ln157_40 = mul i32 %in_31_val_read, i32 4294967208" [src/IDCT2.cpp:157]   --->   Operation 682 'mul' 'mul_ln157_40' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 683 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_191 = add i32 %sub_ln157_67, i32 %sub_ln157_68" [src/IDCT2.cpp:157]   --->   Operation 683 'add' 'add_ln157_191' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 684 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_192 = add i32 %mul_ln157_39, i32 %sub_ln157_66" [src/IDCT2.cpp:157]   --->   Operation 684 'add' 'add_ln157_192' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 685 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_193 = add i32 %add_ln157_192, i32 %add_ln157_191" [src/IDCT2.cpp:157]   --->   Operation 685 'add' 'add_ln157_193' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 686 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_194 = add i32 %mul_ln157_37, i32 %sub_ln156_52" [src/IDCT2.cpp:157]   --->   Operation 686 'add' 'add_ln157_194' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 687 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_195 = add i32 %mul_ln157_38, i32 %add_ln157_277" [src/IDCT2.cpp:157]   --->   Operation 687 'add' 'add_ln157_195' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 688 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_196 = add i32 %add_ln157_195, i32 %add_ln157_194" [src/IDCT2.cpp:157]   --->   Operation 688 'add' 'add_ln157_196' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 689 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_197 = add i32 %add_ln157_196, i32 %add_ln157_193" [src/IDCT2.cpp:157]   --->   Operation 689 'add' 'add_ln157_197' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 690 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_198 = add i32 %mul_ln156_38, i32 %add_ln156_49" [src/IDCT2.cpp:157]   --->   Operation 690 'add' 'add_ln157_198' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 691 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_199 = add i32 %sub_ln156_50, i32 %add_ln156_51" [src/IDCT2.cpp:157]   --->   Operation 691 'add' 'add_ln157_199' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 692 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_200 = add i32 %add_ln157_199, i32 %add_ln157_198" [src/IDCT2.cpp:157]   --->   Operation 692 'add' 'add_ln157_200' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 693 [1/1] (1.01ns)   --->   "%sub_ln157_69 = sub i32 %mul_ln156_13, i32 %shl_ln156_46" [src/IDCT2.cpp:157]   --->   Operation 693 'sub' 'sub_ln157_69' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 694 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_202 = add i32 %mul_ln156_39, i32 %mul_ln157_40" [src/IDCT2.cpp:157]   --->   Operation 694 'add' 'add_ln157_202' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 695 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_203 = add i32 %add_ln157_202, i32 %sub_ln157_69" [src/IDCT2.cpp:157]   --->   Operation 695 'add' 'add_ln157_203' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 696 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_204 = add i32 %add_ln157_203, i32 %add_ln157_200" [src/IDCT2.cpp:157]   --->   Operation 696 'add' 'add_ln157_204' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 697 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_97 = add i32 %add_ln157_204, i32 %add_ln157_197" [src/IDCT2.cpp:157]   --->   Operation 697 'add' 'add_ln157_97' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 698 [1/1] (1.01ns)   --->   "%sub_ln156_53 = sub i32 %shl_ln156_35, i32 %shl_ln156_36" [src/IDCT2.cpp:156]   --->   Operation 698 'sub' 'sub_ln156_53' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 699 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln156_52 = add i32 %sub_ln156_53, i32 %in_1_val_read" [src/IDCT2.cpp:156]   --->   Operation 699 'add' 'add_ln156_52' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 700 [1/1] (3.42ns)   --->   "%mul_ln156_40 = mul i32 %in_3_val_read, i32 4294967258" [src/IDCT2.cpp:156]   --->   Operation 700 'mul' 'mul_ln156_40' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 701 [1/1] (1.01ns)   --->   "%sub_ln156_54 = sub i32 %shl_ln156_27, i32 %shl_ln156_28" [src/IDCT2.cpp:156]   --->   Operation 701 'sub' 'sub_ln156_54' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 702 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln156_53 = add i32 %sub_ln156_54, i32 %in_5_val_read" [src/IDCT2.cpp:156]   --->   Operation 702 'add' 'add_ln156_53' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 703 [1/1] (3.42ns)   --->   "%mul_ln156_41 = mul i32 %in_7_val_read, i32 4294967218" [src/IDCT2.cpp:156]   --->   Operation 703 'mul' 'mul_ln156_41' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 704 [1/1] (0.00ns)   --->   "%shl_ln156_54 = shl i32 %in_9_val_read, i32 7" [src/IDCT2.cpp:156]   --->   Operation 704 'shl' 'shl_ln156_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 705 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln156_55 = sub i32 %shl_ln156_54, i32 %shl_ln156_30" [src/IDCT2.cpp:156]   --->   Operation 705 'sub' 'sub_ln156_55' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 706 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%sub_ln156_56 = sub i32 %sub_ln156_55, i32 %shl_ln156_31" [src/IDCT2.cpp:156]   --->   Operation 706 'sub' 'sub_ln156_56' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 707 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln156_54 = add i32 %add_ln156_22, i32 %shl_ln156_46" [src/IDCT2.cpp:156]   --->   Operation 707 'add' 'add_ln156_54' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 708 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln156_55 = add i32 %add_ln156_54, i32 %in_13_val_read" [src/IDCT2.cpp:156]   --->   Operation 708 'add' 'add_ln156_55' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 709 [1/1] (3.42ns)   --->   "%mul_ln156_42 = mul i32 %in_15_val_read, i32 4294967223" [src/IDCT2.cpp:156]   --->   Operation 709 'mul' 'mul_ln156_42' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 710 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln157_70 = sub i32 %shl_ln157, i32 %shl_ln157_47" [src/IDCT2.cpp:157]   --->   Operation 710 'sub' 'sub_ln157_70' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 711 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%sub_ln157_71 = sub i32 %sub_ln157_70, i32 %shl_ln157_33" [src/IDCT2.cpp:157]   --->   Operation 711 'sub' 'sub_ln157_71' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 712 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln157_72 = sub i32 %in_19_val_read, i32 %shl_ln157_35" [src/IDCT2.cpp:157]   --->   Operation 712 'sub' 'sub_ln157_72' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 713 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln157_73 = sub i32 %shl_ln157_8, i32 %shl_ln157_9" [src/IDCT2.cpp:157]   --->   Operation 713 'sub' 'sub_ln157_73' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 714 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%sub_ln157_74 = sub i32 %sub_ln157_73, i32 %shl_ln157_10" [src/IDCT2.cpp:157]   --->   Operation 714 'sub' 'sub_ln157_74' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 715 [1/1] (3.42ns)   --->   "%mul_ln157_41 = mul i32 %in_25_val_read, i32 4294967250" [src/IDCT2.cpp:157]   --->   Operation 715 'mul' 'mul_ln157_41' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 716 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_279 = add i32 %shl_ln157_25, i32 %shl_ln157_27" [src/IDCT2.cpp:157]   --->   Operation 716 'add' 'add_ln157_279' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 717 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%sub_ln157_75 = sub i32 %add_ln157_279, i32 %in_27_val_read" [src/IDCT2.cpp:157]   --->   Operation 717 'sub' 'sub_ln157_75' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 718 [1/1] (3.42ns)   --->   "%mul_ln157_42 = mul i32 %in_29_val_read, i32 4294967214" [src/IDCT2.cpp:157]   --->   Operation 718 'mul' 'mul_ln157_42' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 719 [1/1] (1.01ns)   --->   "%tmp18 = sub i32 %in_31_val_read, i32 %in_11_val_read" [src/IDCT2.cpp:132]   --->   Operation 719 'sub' 'tmp18' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 720 [1/1] (0.00ns)   --->   "%empty_165 = shl i32 %tmp18, i32 7" [src/IDCT2.cpp:132]   --->   Operation 720 'shl' 'empty_165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 721 [1/1] (0.00ns)   --->   "%empty_166 = shl i32 %tmp18, i32 5" [src/IDCT2.cpp:132]   --->   Operation 721 'shl' 'empty_166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 722 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%p_sub70 = sub i32 %empty_165, i32 %empty_166" [src/IDCT2.cpp:132]   --->   Operation 722 'sub' 'p_sub70' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 723 [1/1] (0.00ns)   --->   "%empty_167 = shl i32 %tmp18, i32 3" [src/IDCT2.cpp:132]   --->   Operation 723 'shl' 'empty_167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 724 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%p_sub72 = sub i32 %p_sub70, i32 %empty_167" [src/IDCT2.cpp:132]   --->   Operation 724 'sub' 'p_sub72' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 725 [1/1] (0.00ns)   --->   "%empty_168 = shl i32 %tmp18, i32 1" [src/IDCT2.cpp:132]   --->   Operation 725 'shl' 'empty_168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 726 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp19 = add i32 %p_sub72, i32 %empty_168" [src/IDCT2.cpp:132]   --->   Operation 726 'add' 'tmp19' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 727 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_205 = add i32 %mul_ln157_42, i32 %mul_ln157_41" [src/IDCT2.cpp:157]   --->   Operation 727 'add' 'add_ln157_205' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 728 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_206 = add i32 %add_ln157_205, i32 %sub_ln157_75" [src/IDCT2.cpp:157]   --->   Operation 728 'add' 'add_ln157_206' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 729 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_207 = add i32 %sub_ln157_74, i32 %sub_ln157_71" [src/IDCT2.cpp:157]   --->   Operation 729 'add' 'add_ln157_207' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 730 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_208 = add i32 %shl_ln157_44, i32 %sub_ln157_72" [src/IDCT2.cpp:157]   --->   Operation 730 'add' 'add_ln157_208' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 731 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_209 = add i32 %add_ln157_208, i32 %add_ln157_207" [src/IDCT2.cpp:157]   --->   Operation 731 'add' 'add_ln157_209' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 732 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_210 = add i32 %add_ln157_209, i32 %add_ln157_206" [src/IDCT2.cpp:157]   --->   Operation 732 'add' 'add_ln157_210' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 733 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_211 = add i32 %mul_ln156_40, i32 %add_ln156_53" [src/IDCT2.cpp:157]   --->   Operation 733 'add' 'add_ln157_211' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 734 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_212 = add i32 %add_ln156_52, i32 %sub_ln156_56" [src/IDCT2.cpp:157]   --->   Operation 734 'add' 'add_ln157_212' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 735 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_213 = add i32 %add_ln157_212, i32 %add_ln157_211" [src/IDCT2.cpp:157]   --->   Operation 735 'add' 'add_ln157_213' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 736 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_214 = add i32 %mul_ln156_41, i32 %mul_ln156_42" [src/IDCT2.cpp:157]   --->   Operation 736 'add' 'add_ln157_214' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 737 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_215 = add i32 %add_ln156_55, i32 %tmp19" [src/IDCT2.cpp:157]   --->   Operation 737 'add' 'add_ln157_215' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 738 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_216 = add i32 %add_ln157_215, i32 %add_ln157_214" [src/IDCT2.cpp:157]   --->   Operation 738 'add' 'add_ln157_216' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 739 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_217 = add i32 %add_ln157_216, i32 %add_ln157_213" [src/IDCT2.cpp:157]   --->   Operation 739 'add' 'add_ln157_217' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 740 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_104 = add i32 %add_ln157_217, i32 %add_ln157_210" [src/IDCT2.cpp:157]   --->   Operation 740 'add' 'add_ln157_104' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 741 [1/1] (3.42ns)   --->   "%mul_ln156_43 = mul i32 %in_3_val_read, i32 4294967283" [src/IDCT2.cpp:156]   --->   Operation 741 'mul' 'mul_ln156_43' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 742 [1/1] (1.01ns)   --->   "%sub_ln156_57 = sub i32 %shl_ln156_9, i32 %shl_ln156_10" [src/IDCT2.cpp:156]   --->   Operation 742 'sub' 'sub_ln156_57' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 743 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln156_58 = sub i32 %sub_ln156_57, i32 %shl_ln156_50" [src/IDCT2.cpp:156]   --->   Operation 743 'sub' 'sub_ln156_58' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 744 [1/1] (1.01ns)   --->   "%sub_ln156_59 = sub i32 %in_7_val_read, i32 %shl_ln156_47" [src/IDCT2.cpp:156]   --->   Operation 744 'sub' 'sub_ln156_59' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 745 [1/1] (1.01ns)   --->   "%add_ln156_56 = add i32 %shl_ln156_30, i32 %shl_ln156_31" [src/IDCT2.cpp:156]   --->   Operation 745 'add' 'add_ln156_56' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 746 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln156_60 = sub i32 %add_ln156_56, i32 %shl_ln156_16" [src/IDCT2.cpp:156]   --->   Operation 746 'sub' 'sub_ln156_60' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 747 [1/1] (3.42ns)   --->   "%mul_ln156_44 = mul i32 %in_11_val_read, i32 4294967250" [src/IDCT2.cpp:156]   --->   Operation 747 'mul' 'mul_ln156_44' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 748 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln156_61 = sub i32 %shl_ln156_20, i32 %shl_ln156_21" [src/IDCT2.cpp:156]   --->   Operation 748 'sub' 'sub_ln156_61' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 749 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%sub_ln156_62 = sub i32 %sub_ln156_61, i32 %shl_ln156_43" [src/IDCT2.cpp:156]   --->   Operation 749 'sub' 'sub_ln156_62' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 750 [1/1] (3.42ns)   --->   "%mul_ln156_45 = mul i32 %in_15_val_read, i32 4294967235" [src/IDCT2.cpp:156]   --->   Operation 750 'mul' 'mul_ln156_45' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 751 [1/1] (1.01ns)   --->   "%add_ln157_280 = add i32 %shl_ln157, i32 %shl_ln157_1" [src/IDCT2.cpp:157]   --->   Operation 751 'add' 'add_ln157_280' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 752 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln157_76 = sub i32 %add_ln157_280, i32 %in_17_val_read" [src/IDCT2.cpp:157]   --->   Operation 752 'sub' 'sub_ln157_76' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 753 [1/1] (3.42ns)   --->   "%mul_ln157_43 = mul i32 %in_19_val_read, i32 4294967223" [src/IDCT2.cpp:157]   --->   Operation 753 'mul' 'mul_ln157_43' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 754 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_281 = add i32 %shl_ln157_5, i32 %shl_ln157_6" [src/IDCT2.cpp:157]   --->   Operation 754 'add' 'add_ln157_281' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 755 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%sub_ln157_77 = sub i32 %add_ln157_281, i32 %shl_ln157_7" [src/IDCT2.cpp:157]   --->   Operation 755 'sub' 'sub_ln157_77' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 756 [1/1] (3.42ns)   --->   "%mul_ln157_44 = mul i32 %in_23_val_read, i32 4294967214" [src/IDCT2.cpp:157]   --->   Operation 756 'mul' 'mul_ln157_44' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 757 [1/1] (1.01ns)   --->   "%add_ln157_282 = add i32 %add_ln157_255, i32 %shl_ln157_38" [src/IDCT2.cpp:157]   --->   Operation 757 'add' 'add_ln157_282' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 758 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_283 = add i32 %add_ln157_282, i32 %in_25_val_read" [src/IDCT2.cpp:157]   --->   Operation 758 'add' 'add_ln157_283' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 759 [1/1] (3.42ns)   --->   "%mul_ln157_45 = mul i32 %in_27_val_read, i32 4294967208" [src/IDCT2.cpp:157]   --->   Operation 759 'mul' 'mul_ln157_45' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 760 [1/1] (1.01ns)   --->   "%tmp21 = sub i32 %in_29_val_read, i32 %in_31_val_read" [src/IDCT2.cpp:132]   --->   Operation 760 'sub' 'tmp21' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 761 [1/1] (0.00ns)   --->   "%empty_169 = shl i32 %tmp21, i32 7" [src/IDCT2.cpp:132]   --->   Operation 761 'shl' 'empty_169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 762 [1/1] (0.00ns)   --->   "%empty_170 = shl i32 %tmp21, i32 5" [src/IDCT2.cpp:132]   --->   Operation 762 'shl' 'empty_170' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 763 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%p_sub = sub i32 %empty_169, i32 %empty_170" [src/IDCT2.cpp:132]   --->   Operation 763 'sub' 'p_sub' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 764 [1/1] (0.00ns)   --->   "%empty_171 = shl i32 %tmp21, i32 3" [src/IDCT2.cpp:132]   --->   Operation 764 'shl' 'empty_171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 765 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%p_sub35 = sub i32 %p_sub, i32 %empty_171" [src/IDCT2.cpp:132]   --->   Operation 765 'sub' 'p_sub35' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 766 [1/1] (0.00ns)   --->   "%empty_172 = shl i32 %tmp21, i32 1" [src/IDCT2.cpp:132]   --->   Operation 766 'shl' 'empty_172' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 767 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp22 = add i32 %p_sub35, i32 %empty_172" [src/IDCT2.cpp:132]   --->   Operation 767 'add' 'tmp22' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 768 [1/1] (1.01ns)   --->   "%add_ln157_218 = add i32 %mul_ln157_45, i32 %mul_ln157_44" [src/IDCT2.cpp:157]   --->   Operation 768 'add' 'add_ln157_218' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 769 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_219 = add i32 %add_ln157_218, i32 %add_ln157_283" [src/IDCT2.cpp:157]   --->   Operation 769 'add' 'add_ln157_219' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 770 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_220 = add i32 %sub_ln157_77, i32 %mul_ln156_45" [src/IDCT2.cpp:157]   --->   Operation 770 'add' 'add_ln157_220' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 771 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_221 = add i32 %mul_ln157_43, i32 %sub_ln157_76" [src/IDCT2.cpp:157]   --->   Operation 771 'add' 'add_ln157_221' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 772 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_222 = add i32 %add_ln157_221, i32 %add_ln157_220" [src/IDCT2.cpp:157]   --->   Operation 772 'add' 'add_ln157_222' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 773 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_223 = add i32 %add_ln157_222, i32 %add_ln157_219" [src/IDCT2.cpp:157]   --->   Operation 773 'add' 'add_ln157_223' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 774 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_224 = add i32 %mul_ln156_43, i32 %sub_ln156_58" [src/IDCT2.cpp:157]   --->   Operation 774 'add' 'add_ln157_224' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 775 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_225 = add i32 %shl_ln156_36, i32 %sub_ln156_60" [src/IDCT2.cpp:157]   --->   Operation 775 'add' 'add_ln157_225' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 776 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_226 = add i32 %add_ln157_225, i32 %add_ln157_224" [src/IDCT2.cpp:157]   --->   Operation 776 'add' 'add_ln157_226' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 777 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln157_227 = add i32 %sub_ln156_59, i32 %sub_ln156_62" [src/IDCT2.cpp:157]   --->   Operation 777 'add' 'add_ln157_227' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 778 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_228 = add i32 %mul_ln156_44, i32 %tmp22" [src/IDCT2.cpp:157]   --->   Operation 778 'add' 'add_ln157_228' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 779 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_229 = add i32 %add_ln157_228, i32 %add_ln157_227" [src/IDCT2.cpp:157]   --->   Operation 779 'add' 'add_ln157_229' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 780 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_230 = add i32 %add_ln157_229, i32 %add_ln157_226" [src/IDCT2.cpp:157]   --->   Operation 780 'add' 'add_ln157_230' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 781 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln157_111 = add i32 %add_ln157_230, i32 %add_ln157_223" [src/IDCT2.cpp:157]   --->   Operation 781 'add' 'add_ln157_111' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 1.01>
ST_2 : Operation 782 [1/1] (1.01ns)   --->   "%add_ln160 = add i32 %evens, i32 %add_ln157_6" [src/IDCT2.cpp:160]   --->   Operation 782 'add' 'add_ln160' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 783 [1/1] (1.01ns)   --->   "%add_ln161 = add i32 %evens_1, i32 %add_ln157_13" [src/IDCT2.cpp:161]   --->   Operation 783 'add' 'add_ln161' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 784 [1/1] (1.01ns)   --->   "%add_ln162 = add i32 %evens_2, i32 %add_ln157_20" [src/IDCT2.cpp:162]   --->   Operation 784 'add' 'add_ln162' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 785 [1/1] (1.01ns)   --->   "%add_ln163 = add i32 %evens_3, i32 %add_ln157_27" [src/IDCT2.cpp:163]   --->   Operation 785 'add' 'add_ln163' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 786 [1/1] (1.01ns)   --->   "%add_ln164 = add i32 %evens_4, i32 %add_ln157_34" [src/IDCT2.cpp:164]   --->   Operation 786 'add' 'add_ln164' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 787 [1/1] (1.01ns)   --->   "%add_ln165 = add i32 %evens_5, i32 %add_ln157_41" [src/IDCT2.cpp:165]   --->   Operation 787 'add' 'add_ln165' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 788 [1/1] (1.01ns)   --->   "%add_ln166 = add i32 %evens_6, i32 %add_ln157_48" [src/IDCT2.cpp:166]   --->   Operation 788 'add' 'add_ln166' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 789 [1/1] (1.01ns)   --->   "%add_ln167 = add i32 %evens_7, i32 %add_ln157_55" [src/IDCT2.cpp:167]   --->   Operation 789 'add' 'add_ln167' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 790 [1/1] (1.01ns)   --->   "%add_ln168 = add i32 %evens_8, i32 %add_ln157_62" [src/IDCT2.cpp:168]   --->   Operation 790 'add' 'add_ln168' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 791 [1/1] (1.01ns)   --->   "%add_ln169 = add i32 %evens_9, i32 %add_ln157_69" [src/IDCT2.cpp:169]   --->   Operation 791 'add' 'add_ln169' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 792 [1/1] (1.01ns)   --->   "%add_ln170 = add i32 %evens_32, i32 %add_ln157_76" [src/IDCT2.cpp:170]   --->   Operation 792 'add' 'add_ln170' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 793 [1/1] (1.01ns)   --->   "%add_ln171 = add i32 %evens_33, i32 %add_ln157_83" [src/IDCT2.cpp:171]   --->   Operation 793 'add' 'add_ln171' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 794 [1/1] (1.01ns)   --->   "%add_ln172 = add i32 %evens_34, i32 %add_ln157_90" [src/IDCT2.cpp:172]   --->   Operation 794 'add' 'add_ln172' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 795 [1/1] (1.01ns)   --->   "%add_ln173 = add i32 %evens_35, i32 %add_ln157_97" [src/IDCT2.cpp:173]   --->   Operation 795 'add' 'add_ln173' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 796 [1/1] (1.01ns)   --->   "%add_ln174 = add i32 %evens_36, i32 %add_ln157_104" [src/IDCT2.cpp:174]   --->   Operation 796 'add' 'add_ln174' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 797 [1/1] (1.01ns)   --->   "%add_ln175 = add i32 %evens_37, i32 %add_ln157_111" [src/IDCT2.cpp:175]   --->   Operation 797 'add' 'add_ln175' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 798 [1/1] (1.01ns)   --->   "%sub_ln176 = sub i32 %evens_37, i32 %add_ln157_111" [src/IDCT2.cpp:176]   --->   Operation 798 'sub' 'sub_ln176' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 799 [1/1] (1.01ns)   --->   "%sub_ln177 = sub i32 %evens_36, i32 %add_ln157_104" [src/IDCT2.cpp:177]   --->   Operation 799 'sub' 'sub_ln177' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 800 [1/1] (1.01ns)   --->   "%sub_ln178 = sub i32 %evens_35, i32 %add_ln157_97" [src/IDCT2.cpp:178]   --->   Operation 800 'sub' 'sub_ln178' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 801 [1/1] (1.01ns)   --->   "%sub_ln179 = sub i32 %evens_34, i32 %add_ln157_90" [src/IDCT2.cpp:179]   --->   Operation 801 'sub' 'sub_ln179' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 802 [1/1] (1.01ns)   --->   "%sub_ln180 = sub i32 %evens_33, i32 %add_ln157_83" [src/IDCT2.cpp:180]   --->   Operation 802 'sub' 'sub_ln180' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 803 [1/1] (1.01ns)   --->   "%sub_ln181 = sub i32 %evens_32, i32 %add_ln157_76" [src/IDCT2.cpp:181]   --->   Operation 803 'sub' 'sub_ln181' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 804 [1/1] (1.01ns)   --->   "%sub_ln182 = sub i32 %evens_9, i32 %add_ln157_69" [src/IDCT2.cpp:182]   --->   Operation 804 'sub' 'sub_ln182' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 805 [1/1] (1.01ns)   --->   "%sub_ln183 = sub i32 %evens_8, i32 %add_ln157_62" [src/IDCT2.cpp:183]   --->   Operation 805 'sub' 'sub_ln183' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 806 [1/1] (1.01ns)   --->   "%sub_ln184 = sub i32 %evens_7, i32 %add_ln157_55" [src/IDCT2.cpp:184]   --->   Operation 806 'sub' 'sub_ln184' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 807 [1/1] (1.01ns)   --->   "%sub_ln185 = sub i32 %evens_6, i32 %add_ln157_48" [src/IDCT2.cpp:185]   --->   Operation 807 'sub' 'sub_ln185' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 808 [1/1] (1.01ns)   --->   "%sub_ln186 = sub i32 %evens_5, i32 %add_ln157_41" [src/IDCT2.cpp:186]   --->   Operation 808 'sub' 'sub_ln186' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 809 [1/1] (1.01ns)   --->   "%sub_ln187 = sub i32 %evens_4, i32 %add_ln157_34" [src/IDCT2.cpp:187]   --->   Operation 809 'sub' 'sub_ln187' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 810 [1/1] (1.01ns)   --->   "%sub_ln188 = sub i32 %evens_3, i32 %add_ln157_27" [src/IDCT2.cpp:188]   --->   Operation 810 'sub' 'sub_ln188' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 811 [1/1] (1.01ns)   --->   "%sub_ln189 = sub i32 %evens_2, i32 %add_ln157_20" [src/IDCT2.cpp:189]   --->   Operation 811 'sub' 'sub_ln189' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 812 [1/1] (1.01ns)   --->   "%sub_ln190 = sub i32 %evens_1, i32 %add_ln157_13" [src/IDCT2.cpp:190]   --->   Operation 812 'sub' 'sub_ln190' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 813 [1/1] (1.01ns)   --->   "%sub_ln191 = sub i32 %evens, i32 %add_ln157_6" [src/IDCT2.cpp:191]   --->   Operation 813 'sub' 'sub_ln191' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 814 [1/1] (0.00ns)   --->   "%mrv = insertvalue i1024 <undef>, i32 %add_ln160" [src/IDCT2.cpp:192]   --->   Operation 814 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 815 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i1024 %mrv, i32 %add_ln161" [src/IDCT2.cpp:192]   --->   Operation 815 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 816 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i1024 %mrv_1, i32 %add_ln162" [src/IDCT2.cpp:192]   --->   Operation 816 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 817 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i1024 %mrv_2, i32 %add_ln163" [src/IDCT2.cpp:192]   --->   Operation 817 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 818 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i1024 %mrv_3, i32 %add_ln164" [src/IDCT2.cpp:192]   --->   Operation 818 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 819 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i1024 %mrv_4, i32 %add_ln165" [src/IDCT2.cpp:192]   --->   Operation 819 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 820 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i1024 %mrv_5, i32 %add_ln166" [src/IDCT2.cpp:192]   --->   Operation 820 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 821 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i1024 %mrv_6, i32 %add_ln167" [src/IDCT2.cpp:192]   --->   Operation 821 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 822 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue i1024 %mrv_7, i32 %add_ln168" [src/IDCT2.cpp:192]   --->   Operation 822 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 823 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue i1024 %mrv_8, i32 %add_ln169" [src/IDCT2.cpp:192]   --->   Operation 823 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 824 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue i1024 %mrv_9, i32 %add_ln170" [src/IDCT2.cpp:192]   --->   Operation 824 'insertvalue' 'mrv_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 825 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue i1024 %mrv_10, i32 %add_ln171" [src/IDCT2.cpp:192]   --->   Operation 825 'insertvalue' 'mrv_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 826 [1/1] (0.00ns)   --->   "%mrv_12 = insertvalue i1024 %mrv_11, i32 %add_ln172" [src/IDCT2.cpp:192]   --->   Operation 826 'insertvalue' 'mrv_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 827 [1/1] (0.00ns)   --->   "%mrv_13 = insertvalue i1024 %mrv_12, i32 %add_ln173" [src/IDCT2.cpp:192]   --->   Operation 827 'insertvalue' 'mrv_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 828 [1/1] (0.00ns)   --->   "%mrv_14 = insertvalue i1024 %mrv_13, i32 %add_ln174" [src/IDCT2.cpp:192]   --->   Operation 828 'insertvalue' 'mrv_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 829 [1/1] (0.00ns)   --->   "%mrv_15 = insertvalue i1024 %mrv_14, i32 %add_ln175" [src/IDCT2.cpp:192]   --->   Operation 829 'insertvalue' 'mrv_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 830 [1/1] (0.00ns)   --->   "%mrv_16 = insertvalue i1024 %mrv_15, i32 %sub_ln176" [src/IDCT2.cpp:192]   --->   Operation 830 'insertvalue' 'mrv_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 831 [1/1] (0.00ns)   --->   "%mrv_17 = insertvalue i1024 %mrv_16, i32 %sub_ln177" [src/IDCT2.cpp:192]   --->   Operation 831 'insertvalue' 'mrv_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 832 [1/1] (0.00ns)   --->   "%mrv_18 = insertvalue i1024 %mrv_17, i32 %sub_ln178" [src/IDCT2.cpp:192]   --->   Operation 832 'insertvalue' 'mrv_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 833 [1/1] (0.00ns)   --->   "%mrv_19 = insertvalue i1024 %mrv_18, i32 %sub_ln179" [src/IDCT2.cpp:192]   --->   Operation 833 'insertvalue' 'mrv_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 834 [1/1] (0.00ns)   --->   "%mrv_20 = insertvalue i1024 %mrv_19, i32 %sub_ln180" [src/IDCT2.cpp:192]   --->   Operation 834 'insertvalue' 'mrv_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 835 [1/1] (0.00ns)   --->   "%mrv_21 = insertvalue i1024 %mrv_20, i32 %sub_ln181" [src/IDCT2.cpp:192]   --->   Operation 835 'insertvalue' 'mrv_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 836 [1/1] (0.00ns)   --->   "%mrv_22 = insertvalue i1024 %mrv_21, i32 %sub_ln182" [src/IDCT2.cpp:192]   --->   Operation 836 'insertvalue' 'mrv_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 837 [1/1] (0.00ns)   --->   "%mrv_23 = insertvalue i1024 %mrv_22, i32 %sub_ln183" [src/IDCT2.cpp:192]   --->   Operation 837 'insertvalue' 'mrv_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 838 [1/1] (0.00ns)   --->   "%mrv_24 = insertvalue i1024 %mrv_23, i32 %sub_ln184" [src/IDCT2.cpp:192]   --->   Operation 838 'insertvalue' 'mrv_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 839 [1/1] (0.00ns)   --->   "%mrv_25 = insertvalue i1024 %mrv_24, i32 %sub_ln185" [src/IDCT2.cpp:192]   --->   Operation 839 'insertvalue' 'mrv_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 840 [1/1] (0.00ns)   --->   "%mrv_26 = insertvalue i1024 %mrv_25, i32 %sub_ln186" [src/IDCT2.cpp:192]   --->   Operation 840 'insertvalue' 'mrv_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 841 [1/1] (0.00ns)   --->   "%mrv_27 = insertvalue i1024 %mrv_26, i32 %sub_ln187" [src/IDCT2.cpp:192]   --->   Operation 841 'insertvalue' 'mrv_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 842 [1/1] (0.00ns)   --->   "%mrv_28 = insertvalue i1024 %mrv_27, i32 %sub_ln188" [src/IDCT2.cpp:192]   --->   Operation 842 'insertvalue' 'mrv_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 843 [1/1] (0.00ns)   --->   "%mrv_29 = insertvalue i1024 %mrv_28, i32 %sub_ln189" [src/IDCT2.cpp:192]   --->   Operation 843 'insertvalue' 'mrv_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 844 [1/1] (0.00ns)   --->   "%mrv_30 = insertvalue i1024 %mrv_29, i32 %sub_ln190" [src/IDCT2.cpp:192]   --->   Operation 844 'insertvalue' 'mrv_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 845 [1/1] (0.00ns)   --->   "%mrv_31 = insertvalue i1024 %mrv_30, i32 %sub_ln191" [src/IDCT2.cpp:192]   --->   Operation 845 'insertvalue' 'mrv_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 846 [1/1] (0.00ns)   --->   "%ret_ln192 = ret i1024 %mrv_31" [src/IDCT2.cpp:192]   --->   Operation 846 'ret' 'ret_ln192' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 7.199ns
The critical path consists of the following:
	wire read operation ('in_30_val_read', src/IDCT2.cpp:132) on port 'in_30_val' (src/IDCT2.cpp:132) [34]  (0.000 ns)
	'call' operation 512 bit ('call_ret', src/IDCT2.cpp:152) to 'IDCT2B16' [65]  (7.199 ns)

 <State 2>: 1.016ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln160', src/IDCT2.cpp:160) [812]  (1.016 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
