# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../rtl/instr_memory.v" \
"../../../../rtl/pc.v" \
"../../../../RISCV.srcs/sim_1/new/test_instr.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
