# ECE756
Simultaneous gate sizing and Vt assignment using Fanin/Fanout ratio and Simulated Annealing
