[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"."
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~DataMemory|DataMemory>io_ReadData",
    "sources":[
      "~DataMemory|DataMemory>io_ReadAddr"
    ]
  }
]