# Perl_for_Verilog
Some useful tools for Verilog HDL

## Make instance
1.Put mk_instance.pl to rtl directory
2.Run "perl mk_instance.pl"
3.Check out "file.inst" in the current directory
4.All files end of ".v" will be instantiated
