Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 1.1.0.165.1

Fri Nov 22 05:23:48 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -html -rpt pong_impl_1.twr pong_impl_1.udb -gui

-----------------------------------------
Design:          main
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  DESIGN CHECKING
        1.1  SDC Constraints
        1.2  Combinational Loop
    2  CLOCK SUMMARY
        2.1  Clock clk_in
        2.2  Clock clk
    3  TIMING ANALYSIS SUMMARY
        3.1  Overall (Setup and Hold)
            3.1.1  Constraint Coverage
            3.1.2  Timing Errors
            3.1.3  Total Timing Score
        3.2  Setup Summary Report
            3.2.1  Setup Constraint Slack Summary
            3.2.2  Setup Critical Endpoint Summary 
        3.3  Hold Summary Report
            3.3.1  Hold Constraint Slack Summary
            3.3.2  Hold Critical Endpoint Summary 
        3.4  Unconstrained Report
            3.4.1  Unconstrained Start/End Points
            3.4.2  Start/End Points Without Timing Constraints
    4  DETAILED REPORT
        4.1  Setup Detailed Report
            4.1.1  Setup Path Details For Constraint: create_clock -name {clk_in} -period 83.3333333333333 [get_ports clk_in]
            4.1.2  Setup Path Details For Constraint: create_generated_clock -name {clk} -source [get_pins {pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 
        4.2  Hold Detailed Report
            4.2.1  Hold Path Details For Constraint: create_clock -name {clk_in} -period 83.3333333333333 [get_ports clk_in]
            4.2.2  Hold Path Details For Constraint: create_generated_clock -name {clk} -source [get_pins {pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  DESIGN CHECKING
==============================================

1.1  SDC Constraints
=====================
[IGNORED:]create_clock -name {pll/lscc_pll_inst/clk_in_c} -period 83.3333333333333 [get_nets clk_in_c]
create_clock -name {clk_in} -period 83.3333333333333 [get_ports clk_in]
create_generated_clock -name {clk} -source [get_pins {pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

1.2  Combinational Loop
========================
Combinational Loops
-------------------
++++ Loop1
i11333_3_lut_4_lut/C	->	i11333_3_lut_4_lut/Z

++++ Loop2
i14438_3_lut_4_lut/C	->	i14438_3_lut_4_lut/Z

++++ Loop3
i11331_3_lut_4_lut/C	->	i11331_3_lut_4_lut/Z

++++ Loop4
score_two/i15011_4_lut/B	->	score_two/i15011_4_lut/Z

++++ Loop5
score_two/i24_4_lut/B	->	score_two/i24_4_lut/Z

++++ Loop6
score_two/i15029_4_lut/B	->	score_two/i15029_4_lut/Z

++++ Loop7
score_two/i14930_4_lut/B	->	score_two/i14930_4_lut/Z

++++ Loop8
score_two/i14926_4_lut/B	->	score_two/i14926_4_lut/Z

++++ Loop9
score_one/dot_display/dot32/i1_3_lut_4_lut_adj_864/D	->	score_one/dot_display/dot32/i1_3_lut_4_lut_adj_864/Z

++++ Loop10
score_one/dot_display/dot32/i1_3_lut_4_lut_adj_863/D	->	score_one/dot_display/dot32/i1_3_lut_4_lut_adj_863/Z

++++ Loop11
score_two/i14_4_lut/B	->	score_two/i14_4_lut/Z

++++ Loop12
score_two/i15047_4_lut/B	->	score_two/i15047_4_lut/Z

++++ Loop13
score_two/i15022_4_lut/B	->	score_two/i15022_4_lut/Z

++++ Loop14
score_two/i15015_4_lut/B	->	score_two/i15015_4_lut/Z

++++ Loop15
score_two/i14939_4_lut/B	->	score_two/i14939_4_lut/Z

++++ Loop16
score_two/i14937_4_lut/B	->	score_two/i14937_4_lut/Z

++++ Loop17
score_one/dot_display/dot32/i11459_3_lut_4_lut/D	->	score_one/dot_display/dot32/i11459_3_lut_4_lut/Z

++++ Loop18
score_one/dot_display/dot32/i11451_3_lut_4_lut/D	->	score_one/dot_display/dot32/i11451_3_lut_4_lut/Z

++++ Loop19
score_one/dot_display/dot32/i11457_3_lut_4_lut/D	->	score_one/dot_display/dot32/i11457_3_lut_4_lut/Z

++++ Loop20
score_two/i14995_4_lut/B	->	score_two/i14995_4_lut/Z

++++ Loop21
score_two/i14986_4_lut/B	->	score_two/i14986_4_lut/Z

++++ Loop22
score_one/dot_display/dot32/i37963_3_lut_4_lut/D	->	score_one/dot_display/dot32/i37963_3_lut_4_lut/Z

++++ Loop23
score_one/dot_display/dot32/i37967_3_lut_4_lut/D	->	score_one/dot_display/dot32/i37967_3_lut_4_lut/Z

++++ Loop24
score_two/i14999_4_lut/B	->	score_two/i14999_4_lut/Z

++++ Loop25
score_two/i14988_4_lut/B	->	score_two/i14988_4_lut/Z

++++ Loop26
score_two/i14941_4_lut/B	->	score_two/i14941_4_lut/Z

++++ Loop27
score_two/i14934_4_lut/B	->	score_two/i14934_4_lut/Z

++++ Loop28
score_one/dot_display/dot32/i1_3_lut_4_lut/D	->	score_one/dot_display/dot32/i1_3_lut_4_lut/Z

++++ Loop29
score_two/i14923_4_lut/B	->	score_two/i14923_4_lut/Z

++++ Loop30
score_two/i15004_4_lut/B	->	score_two/i15004_4_lut/Z

++++ Loop31
score_two/i14978_4_lut/B	->	score_two/i14978_4_lut/Z

++++ Loop32
score_one/dot_display/dot32/i14905_2_lut_3_lut_4_lut/D	->	score_one/dot_display/dot32/i14905_2_lut_3_lut_4_lut/Z

++++ Loop33
score_one/dot_display/dot32/i14932_2_lut_3_lut_4_lut/D	->	score_one/dot_display/dot32/i14932_2_lut_3_lut_4_lut/Z

++++ Loop34
score_one/i15208_4_lut/B	->	score_one/i15208_4_lut/Z

++++ Loop35
score_one/i23_3_lut_4_lut/A	->	score_one/i23_3_lut_4_lut/Z

++++ Loop36
score_one/i29_4_lut_adj_866/B	->	score_one/i29_4_lut_adj_866/Z

++++ Loop37
score_one/i29_4_lut/B	->	score_one/i29_4_lut/Z

++++ Loop38
score_one/i28_3_lut_4_lut/A	->	score_one/i28_3_lut_4_lut/Z

++++ Loop39
score_one/i29_4_lut_adj_865/B	->	score_one/i29_4_lut_adj_865/Z

++++ Loop40
score_one/i15174_4_lut/B	->	score_one/i15174_4_lut/Z

++++ Loop41
score/i13_3_lut_4_lut/B	->	score/i13_3_lut_4_lut/Z

++++ Loop42
score/i13_3_lut_4_lut_adj_873/B	->	score/i13_3_lut_4_lut_adj_873/Z

++++ Loop43
score_one/i14_4_lut_adj_868/B	->	score_one/i14_4_lut_adj_868/Z

++++ Loop44
score_one/i11399_3_lut_4_lut/A	->	score_one/i11399_3_lut_4_lut/Z

++++ Loop45
score_one/i11393_3_lut_4_lut/A	->	score_one/i11393_3_lut_4_lut/Z

++++ Loop46
score_one/i11391_3_lut_4_lut/A	->	score_one/i11391_3_lut_4_lut/Z

++++ Loop47
score_one/i11397_3_lut_4_lut/A	->	score_one/i11397_3_lut_4_lut/Z

++++ Loop48
score/i13_3_lut_4_lut_adj_874/B	->	score/i13_3_lut_4_lut_adj_874/Z

++++ Loop49
score/i21_4_lut/B	->	score/i21_4_lut/Z

++++ Loop50
score_one/i15130_2_lut_3_lut_4_lut/A	->	score_one/i15130_2_lut_3_lut_4_lut/Z

++++ Loop51
score_one/i15094_2_lut_4_lut/A	->	score_one/i15094_2_lut_4_lut/Z

++++ Loop52
score_one/i15170_4_lut/B	->	score_one/i15170_4_lut/Z

++++ Loop53
score_one/i15129_4_lut/B	->	score_one/i15129_4_lut/Z

++++ Loop54
score_one/i14_4_lut_adj_867/B	->	score_one/i14_4_lut_adj_867/Z

++++ Loop55
score_one/i15124_4_lut/B	->	score_one/i15124_4_lut/Z

++++ Loop56
score_one/i15256_4_lut/B	->	score_one/i15256_4_lut/Z

++++ Loop57
score_one/i15212_4_lut/B	->	score_one/i15212_4_lut/Z

++++ Loop58
score_one/i29_4_lut_adj_869/B	->	score_one/i29_4_lut_adj_869/Z

++++ Loop59
score_one/i15116_4_lut/B	->	score_one/i15116_4_lut/Z

++++ Loop60
score_one/i14_4_lut/B	->	score_one/i14_4_lut/Z

++++ Loop61
score_one/i15254_4_lut/B	->	score_one/i15254_4_lut/Z

++++ Loop62
score_one/i15224_4_lut/B	->	score_one/i15224_4_lut/Z

++++ Loop63
score_one/i15178_4_lut/B	->	score_one/i15178_4_lut/Z

++++ Loop64
paused_menu/i11341_3_lut_3_lut/A	->	paused_menu/i11341_3_lut_3_lut/Z

++++ Loop65
paused_menu/i1_3_lut/A	->	paused_menu/i1_3_lut/Z

++++ Loop66
paused_menu/i15270_2_lut_3_lut/A	->	paused_menu/i15270_2_lut_3_lut/Z

++++ Loop67
paused_menu/i11335_3_lut_3_lut/A	->	paused_menu/i11335_3_lut_3_lut/Z

++++ Loop68
paused_menu/i1_3_lut_adj_872/B	->	paused_menu/i1_3_lut_adj_872/Z

++++ Loop69
paused_menu/i12_3_lut/B	->	paused_menu/i12_3_lut/Z

==============================================
2  CLOCK SUMMARY
==============================================

2.1 Clock "clk_in"
=======================
create_clock -name {clk_in} -period 83.3333333333333 [get_ports clk_in]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
              Clock clk_in              |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk_in                            |             Target |          83.333 ns |         12.000 MHz 
                                        | Actual (all paths) |               ---- |               ---- 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
              Clock clk_in              |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From clk                               |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

2.2 Clock "clk"
=======================
create_generated_clock -name {clk} -source [get_pins {pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
               Clock clk                |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk                               |             Target |          39.800 ns |         25.126 MHz 
                                        | Actual (all paths) |          22.408 ns |         44.627 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
               Clock clk                |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From clk_in                            |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------

==============================================
3  TIMING ANALYSIS SUMMARY
==============================================

3.1  Overall (Setup and Hold)
==============================

3.1.1  Constraint Coverage
---------------------------
Constraint Coverage: 2.11976%

3.1.2  Timing Errors
---------------------
Timing Errors: 0 endpoints (setup), 0 endpoints (hold)

3.1.3  Total Timing Score
--------------------------
Total Negative Slack: 0.000 ns (setup), 0.000 ns (hold)

3.2  Setup Summary Report
==========================

3.2.1  Setup Constraint Slack Summary
--------------------------------------
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
create_clock -name {clk_in} -period 83.                                                                                                    
3333333333333 [get_ports clk_in]        |    -----    |    -----    |   ---- |        ---- |        ---- |        0       |        0       
                                        |             |             |        |             |             |                |                
create_generated_clock -name {clk} -sou                                                                                                    
rce [get_pins {pll/lscc_pll_inst/u_PLL_                                                                                                    
B/REFERENCECLK}] -multiply_by 67 -divid                                                                                                    
e_by 32 [get_pins {pll/lscc_pll_inst/u_                                                                                                    
PLL_B/OUTGLOBAL }]                      |   39.800 ns |   17.392 ns |   16   |   22.408 ns |  44.627 MHz |       78       |        0       
-------------------------------------------------------------------------------------------------------------------------------------------

3.2.2  Setup Critical Endpoint Summary 
----------------------------------------
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
tick_c/D                                 |   17.393 ns 
{vga_driver/v_count_1261__i5/SR   vga_driver/v_count_1261__i6/SR}              
                                         |   19.747 ns 
{vga_driver/v_count_1261__i3/SR   vga_driver/v_count_1261__i4/SR}              
                                         |   19.747 ns 
{vga_driver/v_count_1261__i1/SR   vga_driver/v_count_1261__i2/SR}              
                                         |   19.747 ns 
vga_driver/v_count_1261__i0/SR           |   19.747 ns 
timer_clock__i3/D                        |   20.161 ns 
timer_clock__i2/D                        |   20.227 ns 
timer_clock__i4/D                        |   20.227 ns 
timer_clock__i6/D                        |   20.227 ns 
timer_clock__i5/D                        |   20.280 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

3.3  Hold Summary Report
=========================

3.3.1  Hold Constraint Slack Summary
-------------------------------------
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
create_clock -name {clk_in} -period 83.                                                                                                    
3333333333333 [get_ports clk_in]        |    -----    |    -----    |   ---- |        ---- |        ---- |        0       |        0       
                                        |             |             |        |             |             |                |                
create_generated_clock -name {clk} -sou                                                                                                    
rce [get_pins {pll/lscc_pll_inst/u_PLL_                                                                                                    
B/REFERENCECLK}] -multiply_by 67 -divid                                                                                                    
e_by 32 [get_pins {pll/lscc_pll_inst/u_                                                                                                    
PLL_B/OUTGLOBAL }]                      |    0.000 ns |    3.112 ns |    2   |        ---- |        ---- |       78       |        0       
-------------------------------------------------------------------------------------------------------------------------------------------

3.3.2  Hold Critical Endpoint Summary 
---------------------------------------

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
tick_c/D                                 |    3.112 ns 
buzzer_clock_1259__i0/D                  |    3.417 ns 
buzzer_clock_1259__i1/D                  |    3.417 ns 
buzzer_clock_1259__i2/D                  |    3.417 ns 
buzzer_clock_1259__i3/D                  |    3.417 ns 
buzzer_clock_1259__i9/D                  |    3.417 ns 
buzzer_clock_1259__i7/D                  |    3.417 ns 
buzzer_clock_1259__i8/D                  |    3.417 ns 
buzzer_clock_1259__i5/D                  |    3.417 ns 
buzzer_clock_1259__i6/D                  |    3.417 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.4  Unconstrained Report
===========================

3.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
         Listing 1 Start Points         |           Type           
-------------------------------------------------------------------
buzzer_i0/PADDO                         |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                         1
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
--------------------------------------------------
There is no end point satisfying reporting criteria


3.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
button_enter                            |                     input
player_two_down                         |                     input
player_two_up                           |                     input
player_one_up                           |                     input
player_one_down                         |                     input
buzzer                                  |                    output
hsync                                   |                    output
vsync                                   |                    output
r                                       |                    output
g                                       |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        11
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
-------------------------------------------------------------------
         Listing 10 Instance(s)         |           Type           
-------------------------------------------------------------------
pos_y_i5                                |                  No Clock
pos_y_i6                                |                  No Clock
accelerator_timer_1263__i5              |                  No Clock
accelerator_timer_1263__i6              |                  No Clock
pos_y_i9                                |                  No Clock
accelerator_timer_1263__i0              |                  No Clock
pos_y_i0                                |                  No Clock
accelerator_timer_1263__i3              |                  No Clock
accelerator_timer_1263__i4              |                  No Clock
pos_y_i3                                |                  No Clock
-------------------------------------------------------------------
                                        |                          
Number of registers without clock defin |                          
ition                                   |                      1116
                                        |                          
-------------------------------------------------------------------

==============================================
4  DETAILED REPORT
==============================================

4.1  Setup Detailed Report
===========================
4.1.1  Setup path details for constraint: create_clock -name {clk_in} -period 83.3333333333333 [get_ports clk_in]
----------------------------------------------------------------------
0 endpoints scored, 0 timing errors detected.

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

4.1.2  Setup path details for constraint: create_generated_clock -name {clk} -source [get_pins {pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 
----------------------------------------------------------------------
78 endpoints scored, 0 timing errors detected.

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : timer_clock__i2/Q
Path End         : tick_c/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 16
Delay Ratio      : 71.4% (route), 28.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 17.392 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    39.800
+ Master Clock Source Latency                  0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 6.170
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               45.771

  Source Clock Arrival Time (clk:R#1)    0.000
+ Master Clock Source Latency            0.000
+ Source Clock Path Delay                6.170
+ Data Path Delay                       22.209
-------------------------------------   ------
End-of-path arrival time( ns )          28.379

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    main            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  29      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  29      
clk                                                       NET DELAY             5.510         6.170  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{timer_clock__i2/CK   timer_clock__i3/CK}->timer_clock__i2/Q
                                          SLICE_R5C17C    CLK_TO_Q0_DELAY      1.391         7.561  1       
timer_clock[2]                                            NET DELAY            2.675        10.236  1       
add_94_add_5_3/B1->add_94_add_5_3/CO1     SLICE_R4C17B    B1_TO_COUT1_DELAY    0.358        10.594  2       
n126711                                                   NET DELAY            0.000        10.594  1       
add_94_add_5_5/CI0->add_94_add_5_5/CO0    SLICE_R4C17C    CIN0_TO_COUT0_DELAY  0.278        10.872  2       
n145983                                                   NET DELAY            0.000        10.872  1       
add_94_add_5_5/CI1->add_94_add_5_5/CO1    SLICE_R4C17C    CIN1_TO_COUT1_DELAY  0.278        11.150  2       
n126713                                                   NET DELAY            0.000        11.150  1       
add_94_add_5_7/CI0->add_94_add_5_7/CO0    SLICE_R4C17D    CIN0_TO_COUT0_DELAY  0.278        11.428  2       
n145986                                                   NET DELAY            0.000        11.428  1       
add_94_add_5_7/CI1->add_94_add_5_7/CO1    SLICE_R4C17D    CIN1_TO_COUT1_DELAY  0.278        11.706  2       
n126715                                                   NET DELAY            0.556        12.262  1       
add_94_add_5_9/CI0->add_94_add_5_9/CO0    SLICE_R4C18A    CIN0_TO_COUT0_DELAY  0.278        12.540  2       
n145989                                                   NET DELAY            0.000        12.540  1       
add_94_add_5_9/CI1->add_94_add_5_9/CO1    SLICE_R4C18A    CIN1_TO_COUT1_DELAY  0.278        12.818  2       
n126717                                                   NET DELAY            0.000        12.818  1       
add_94_add_5_11/CI0->add_94_add_5_11/CO0  SLICE_R4C18B    CIN0_TO_COUT0_DELAY  0.278        13.096  2       
n145992                                                   NET DELAY            0.000        13.096  1       
add_94_add_5_11/CI1->add_94_add_5_11/CO1  SLICE_R4C18B    CIN1_TO_COUT1_DELAY  0.278        13.374  2       
n126719                                                   NET DELAY            0.000        13.374  1       
add_94_add_5_13/CI0->add_94_add_5_13/CO0  SLICE_R4C18C    CIN0_TO_COUT0_DELAY  0.278        13.652  2       
n145995                                                   NET DELAY            0.000        13.652  1       
add_94_add_5_13/CI1->add_94_add_5_13/CO1  SLICE_R4C18C    CIN1_TO_COUT1_DELAY  0.278        13.930  2       
n126721                                                   NET DELAY            0.662        14.592  1       
add_94_add_5_15/D0->add_94_add_5_15/S0    SLICE_R4C18D    D0_TO_F0_DELAY       0.450        15.042  6       
timer_clock_14__N_43[13]                                  NET DELAY            2.437        17.479  1       
i1_2_lut_adj_953/A->i1_2_lut_adj_953/Z    SLICE_R4C19D    C0_TO_F0_DELAY       0.450        17.929  1       
n4_adj_3495                                               NET DELAY            2.490        20.419  1       
i1438_4_lut/C->i1438_4_lut/Z              SLICE_R5C18B    B1_TO_F1_DELAY       0.450        20.869  11      
timer_clock_14__N_58                                      NET DELAY            7.033        27.902  1       
i90_2_lut/B->i90_2_lut/Z                  SLICE_R13C2D    A0_TO_F0_DELAY       0.477        28.379  1       
n81                                                       NET DELAY            0.000        28.379  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    main            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  29      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  29      
clk                                                       NET DELAY             5.510         6.170  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_1260__i2/Q
Path End         : vga_driver/v_count_1261__i0/SR
Source Clock     : clk
Destination Clock: clk
Logic Level      : 5
Delay Ratio      : 83.4% (route), 16.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 19.746 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    39.800
+ Master Clock Source Latency                  0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 6.170
- Setup Time                                   0.530
------------------------------------------   -------
End-of-path required time( ns )               45.440

  Source Clock Arrival Time (clk:R#1)    0.000
+ Master Clock Source Latency            0.000
+ Source Clock Path Delay                6.170
+ Data Path Delay                       19.524
-------------------------------------   ------
End-of-path arrival time( ns )          25.694

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    main            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  29      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  29      
clk                                                       NET DELAY             5.510         6.170  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_1260__i1/CK   vga_driver/h_count_1260__i2/CK}->vga_driver/h_count_1260__i2/Q
                                          SLICE_R24C8B    CLK_TO_Q1_DELAY  1.391         7.561  30      
pixel_col[2]                                              NET DELAY        6.424        13.985  1       
vga_driver/i1_2_lut_3_lut_adj_827/B->vga_driver/i1_2_lut_3_lut_adj_827/Z
                                          SLICE_R17C12A   D0_TO_F0_DELAY   0.450        14.435  3       
n11_adj_3430                                              NET DELAY        4.795        19.230  1       
vga_driver/i37938_4_lut/D->vga_driver/i37938_4_lut/Z
                                          SLICE_R18C11A   B1_TO_F1_DELAY   0.477        19.707  13      
vga_driver/n111469                                        NET DELAY        0.305        20.012  1       
vga_driver/i1_3_lut_4_lut_adj_816/A->vga_driver/i1_3_lut_4_lut_adj_816/Z
                                          SLICE_R18C11B   C0_TO_F0_DELAY   0.477        20.489  1       
vga_driver/n6_adj_3260                                    NET DELAY        0.305        20.794  1       
vga_driver/i4_4_lut_adj_819/D->vga_driver/i4_4_lut_adj_819/Z
                                          SLICE_R18C11B   C1_TO_F1_DELAY   0.450        21.244  6       
vga_driver/n123400                                        NET DELAY        4.450        25.694  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    main            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  29      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  29      
clk                                                       NET DELAY             5.510         6.170  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_1260__i2/Q
Path End         : {vga_driver/v_count_1261__i1/SR   vga_driver/v_count_1261__i2/SR}
Source Clock     : clk
Destination Clock: clk
Logic Level      : 5
Delay Ratio      : 83.4% (route), 16.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 19.746 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    39.800
+ Master Clock Source Latency                  0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 6.170
- Setup Time                                   0.530
------------------------------------------   -------
End-of-path required time( ns )               45.440

  Source Clock Arrival Time (clk:R#1)    0.000
+ Master Clock Source Latency            0.000
+ Source Clock Path Delay                6.170
+ Data Path Delay                       19.524
-------------------------------------   ------
End-of-path arrival time( ns )          25.694

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    main            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  29      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  29      
clk                                                       NET DELAY             5.510         6.170  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_1260__i1/CK   vga_driver/h_count_1260__i2/CK}->vga_driver/h_count_1260__i2/Q
                                          SLICE_R24C8B    CLK_TO_Q1_DELAY  1.391         7.561  30      
pixel_col[2]                                              NET DELAY        6.424        13.985  1       
vga_driver/i1_2_lut_3_lut_adj_827/B->vga_driver/i1_2_lut_3_lut_adj_827/Z
                                          SLICE_R17C12A   D0_TO_F0_DELAY   0.450        14.435  3       
n11_adj_3430                                              NET DELAY        4.795        19.230  1       
vga_driver/i37938_4_lut/D->vga_driver/i37938_4_lut/Z
                                          SLICE_R18C11A   B1_TO_F1_DELAY   0.477        19.707  13      
vga_driver/n111469                                        NET DELAY        0.305        20.012  1       
vga_driver/i1_3_lut_4_lut_adj_816/A->vga_driver/i1_3_lut_4_lut_adj_816/Z
                                          SLICE_R18C11B   C0_TO_F0_DELAY   0.477        20.489  1       
vga_driver/n6_adj_3260                                    NET DELAY        0.305        20.794  1       
vga_driver/i4_4_lut_adj_819/D->vga_driver/i4_4_lut_adj_819/Z
                                          SLICE_R18C11B   C1_TO_F1_DELAY   0.450        21.244  6       
vga_driver/n123400                                        NET DELAY        4.450        25.694  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    main            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  29      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  29      
clk                                                       NET DELAY             5.510         6.170  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_1260__i2/Q
Path End         : {vga_driver/v_count_1261__i3/SR   vga_driver/v_count_1261__i4/SR}
Source Clock     : clk
Destination Clock: clk
Logic Level      : 5
Delay Ratio      : 83.4% (route), 16.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 19.746 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    39.800
+ Master Clock Source Latency                  0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 6.170
- Setup Time                                   0.530
------------------------------------------   -------
End-of-path required time( ns )               45.440

  Source Clock Arrival Time (clk:R#1)    0.000
+ Master Clock Source Latency            0.000
+ Source Clock Path Delay                6.170
+ Data Path Delay                       19.524
-------------------------------------   ------
End-of-path arrival time( ns )          25.694

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    main            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  29      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  29      
clk                                                       NET DELAY             5.510         6.170  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_1260__i1/CK   vga_driver/h_count_1260__i2/CK}->vga_driver/h_count_1260__i2/Q
                                          SLICE_R24C8B    CLK_TO_Q1_DELAY  1.391         7.561  30      
pixel_col[2]                                              NET DELAY        6.424        13.985  1       
vga_driver/i1_2_lut_3_lut_adj_827/B->vga_driver/i1_2_lut_3_lut_adj_827/Z
                                          SLICE_R17C12A   D0_TO_F0_DELAY   0.450        14.435  3       
n11_adj_3430                                              NET DELAY        4.795        19.230  1       
vga_driver/i37938_4_lut/D->vga_driver/i37938_4_lut/Z
                                          SLICE_R18C11A   B1_TO_F1_DELAY   0.477        19.707  13      
vga_driver/n111469                                        NET DELAY        0.305        20.012  1       
vga_driver/i1_3_lut_4_lut_adj_816/A->vga_driver/i1_3_lut_4_lut_adj_816/Z
                                          SLICE_R18C11B   C0_TO_F0_DELAY   0.477        20.489  1       
vga_driver/n6_adj_3260                                    NET DELAY        0.305        20.794  1       
vga_driver/i4_4_lut_adj_819/D->vga_driver/i4_4_lut_adj_819/Z
                                          SLICE_R18C11B   C1_TO_F1_DELAY   0.450        21.244  6       
vga_driver/n123400                                        NET DELAY        4.450        25.694  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    main            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  29      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  29      
clk                                                       NET DELAY             5.510         6.170  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_1260__i2/Q
Path End         : {vga_driver/v_count_1261__i5/SR   vga_driver/v_count_1261__i6/SR}
Source Clock     : clk
Destination Clock: clk
Logic Level      : 5
Delay Ratio      : 83.4% (route), 16.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 19.746 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    39.800
+ Master Clock Source Latency                  0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 6.170
- Setup Time                                   0.530
------------------------------------------   -------
End-of-path required time( ns )               45.440

  Source Clock Arrival Time (clk:R#1)    0.000
+ Master Clock Source Latency            0.000
+ Source Clock Path Delay                6.170
+ Data Path Delay                       19.524
-------------------------------------   ------
End-of-path arrival time( ns )          25.694

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    main            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  29      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  29      
clk                                                       NET DELAY             5.510         6.170  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_1260__i1/CK   vga_driver/h_count_1260__i2/CK}->vga_driver/h_count_1260__i2/Q
                                          SLICE_R24C8B    CLK_TO_Q1_DELAY  1.391         7.561  30      
pixel_col[2]                                              NET DELAY        6.424        13.985  1       
vga_driver/i1_2_lut_3_lut_adj_827/B->vga_driver/i1_2_lut_3_lut_adj_827/Z
                                          SLICE_R17C12A   D0_TO_F0_DELAY   0.450        14.435  3       
n11_adj_3430                                              NET DELAY        4.795        19.230  1       
vga_driver/i37938_4_lut/D->vga_driver/i37938_4_lut/Z
                                          SLICE_R18C11A   B1_TO_F1_DELAY   0.477        19.707  13      
vga_driver/n111469                                        NET DELAY        0.305        20.012  1       
vga_driver/i1_3_lut_4_lut_adj_816/A->vga_driver/i1_3_lut_4_lut_adj_816/Z
                                          SLICE_R18C11B   C0_TO_F0_DELAY   0.477        20.489  1       
vga_driver/n6_adj_3260                                    NET DELAY        0.305        20.794  1       
vga_driver/i4_4_lut_adj_819/D->vga_driver/i4_4_lut_adj_819/Z
                                          SLICE_R18C11B   C1_TO_F1_DELAY   0.450        21.244  6       
vga_driver/n123400                                        NET DELAY        4.450        25.694  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    main            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  29      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  29      
clk                                                       NET DELAY             5.510         6.170  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock__i2/Q
Path End         : timer_clock__i3/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 16
Delay Ratio      : 67.3% (route), 32.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 20.160 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    39.800
+ Master Clock Source Latency                  0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 6.170
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               45.771

  Source Clock Arrival Time (clk:R#1)    0.000
+ Master Clock Source Latency            0.000
+ Source Clock Path Delay                6.170
+ Data Path Delay                       19.441
-------------------------------------   ------
End-of-path arrival time( ns )          25.611

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    main            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  29      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  29      
clk                                                       NET DELAY             5.510         6.170  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{timer_clock__i2/CK   timer_clock__i3/CK}->timer_clock__i2/Q
                                          SLICE_R5C17C    CLK_TO_Q0_DELAY      1.391         7.561  1       
timer_clock[2]                                            NET DELAY            2.675        10.236  1       
add_94_add_5_3/B1->add_94_add_5_3/CO1     SLICE_R4C17B    B1_TO_COUT1_DELAY    0.358        10.594  2       
n126711                                                   NET DELAY            0.000        10.594  1       
add_94_add_5_5/CI0->add_94_add_5_5/CO0    SLICE_R4C17C    CIN0_TO_COUT0_DELAY  0.278        10.872  2       
n145983                                                   NET DELAY            0.000        10.872  1       
add_94_add_5_5/CI1->add_94_add_5_5/CO1    SLICE_R4C17C    CIN1_TO_COUT1_DELAY  0.278        11.150  2       
n126713                                                   NET DELAY            0.000        11.150  1       
add_94_add_5_7/CI0->add_94_add_5_7/CO0    SLICE_R4C17D    CIN0_TO_COUT0_DELAY  0.278        11.428  2       
n145986                                                   NET DELAY            0.000        11.428  1       
add_94_add_5_7/CI1->add_94_add_5_7/CO1    SLICE_R4C17D    CIN1_TO_COUT1_DELAY  0.278        11.706  2       
n126715                                                   NET DELAY            0.556        12.262  1       
add_94_add_5_9/CI0->add_94_add_5_9/CO0    SLICE_R4C18A    CIN0_TO_COUT0_DELAY  0.278        12.540  2       
n145989                                                   NET DELAY            0.000        12.540  1       
add_94_add_5_9/CI1->add_94_add_5_9/CO1    SLICE_R4C18A    CIN1_TO_COUT1_DELAY  0.278        12.818  2       
n126717                                                   NET DELAY            0.000        12.818  1       
add_94_add_5_11/CI0->add_94_add_5_11/CO0  SLICE_R4C18B    CIN0_TO_COUT0_DELAY  0.278        13.096  2       
n145992                                                   NET DELAY            0.000        13.096  1       
add_94_add_5_11/CI1->add_94_add_5_11/CO1  SLICE_R4C18B    CIN1_TO_COUT1_DELAY  0.278        13.374  2       
n126719                                                   NET DELAY            0.000        13.374  1       
add_94_add_5_13/CI0->add_94_add_5_13/CO0  SLICE_R4C18C    CIN0_TO_COUT0_DELAY  0.278        13.652  2       
n145995                                                   NET DELAY            0.000        13.652  1       
add_94_add_5_13/CI1->add_94_add_5_13/CO1  SLICE_R4C18C    CIN1_TO_COUT1_DELAY  0.278        13.930  2       
n126721                                                   NET DELAY            0.662        14.592  1       
add_94_add_5_15/D0->add_94_add_5_15/S0    SLICE_R4C18D    D0_TO_F0_DELAY       0.450        15.042  6       
timer_clock_14__N_43[13]                                  NET DELAY            2.437        17.479  1       
i1_2_lut_adj_953/A->i1_2_lut_adj_953/Z    SLICE_R4C19D    C0_TO_F0_DELAY       0.450        17.929  1       
n4_adj_3495                                               NET DELAY            2.490        20.419  1       
i1438_4_lut/C->i1438_4_lut/Z              SLICE_R5C18B    B1_TO_F1_DELAY       0.450        20.869  11      
timer_clock_14__N_58                                      NET DELAY            4.265        25.134  1       
i11214_2_lut/A->i11214_2_lut/Z            SLICE_R5C17C    A1_TO_F1_DELAY       0.477        25.611  1       
n111854                                                   NET DELAY            0.000        25.611  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    main            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  29      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  29      
clk                                                       NET DELAY             5.510         6.170  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock__i2/Q
Path End         : timer_clock__i6/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 16
Delay Ratio      : 67.2% (route), 32.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 20.226 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    39.800
+ Master Clock Source Latency                  0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 6.170
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               45.771

  Source Clock Arrival Time (clk:R#1)    0.000
+ Master Clock Source Latency            0.000
+ Source Clock Path Delay                6.170
+ Data Path Delay                       19.375
-------------------------------------   ------
End-of-path arrival time( ns )          25.545

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    main            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  29      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  29      
clk                                                       NET DELAY             5.510         6.170  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{timer_clock__i2/CK   timer_clock__i3/CK}->timer_clock__i2/Q
                                          SLICE_R5C17C    CLK_TO_Q0_DELAY      1.391         7.561  1       
timer_clock[2]                                            NET DELAY            2.675        10.236  1       
add_94_add_5_3/B1->add_94_add_5_3/CO1     SLICE_R4C17B    B1_TO_COUT1_DELAY    0.358        10.594  2       
n126711                                                   NET DELAY            0.000        10.594  1       
add_94_add_5_5/CI0->add_94_add_5_5/CO0    SLICE_R4C17C    CIN0_TO_COUT0_DELAY  0.278        10.872  2       
n145983                                                   NET DELAY            0.000        10.872  1       
add_94_add_5_5/CI1->add_94_add_5_5/CO1    SLICE_R4C17C    CIN1_TO_COUT1_DELAY  0.278        11.150  2       
n126713                                                   NET DELAY            0.000        11.150  1       
add_94_add_5_7/CI0->add_94_add_5_7/CO0    SLICE_R4C17D    CIN0_TO_COUT0_DELAY  0.278        11.428  2       
n145986                                                   NET DELAY            0.000        11.428  1       
add_94_add_5_7/CI1->add_94_add_5_7/CO1    SLICE_R4C17D    CIN1_TO_COUT1_DELAY  0.278        11.706  2       
n126715                                                   NET DELAY            0.556        12.262  1       
add_94_add_5_9/CI0->add_94_add_5_9/CO0    SLICE_R4C18A    CIN0_TO_COUT0_DELAY  0.278        12.540  2       
n145989                                                   NET DELAY            0.000        12.540  1       
add_94_add_5_9/CI1->add_94_add_5_9/CO1    SLICE_R4C18A    CIN1_TO_COUT1_DELAY  0.278        12.818  2       
n126717                                                   NET DELAY            0.000        12.818  1       
add_94_add_5_11/CI0->add_94_add_5_11/CO0  SLICE_R4C18B    CIN0_TO_COUT0_DELAY  0.278        13.096  2       
n145992                                                   NET DELAY            0.000        13.096  1       
add_94_add_5_11/CI1->add_94_add_5_11/CO1  SLICE_R4C18B    CIN1_TO_COUT1_DELAY  0.278        13.374  2       
n126719                                                   NET DELAY            0.000        13.374  1       
add_94_add_5_13/CI0->add_94_add_5_13/CO0  SLICE_R4C18C    CIN0_TO_COUT0_DELAY  0.278        13.652  2       
n145995                                                   NET DELAY            0.000        13.652  1       
add_94_add_5_13/CI1->add_94_add_5_13/CO1  SLICE_R4C18C    CIN1_TO_COUT1_DELAY  0.278        13.930  2       
n126721                                                   NET DELAY            0.662        14.592  1       
add_94_add_5_15/D0->add_94_add_5_15/S0    SLICE_R4C18D    D0_TO_F0_DELAY       0.450        15.042  6       
timer_clock_14__N_43[13]                                  NET DELAY            2.437        17.479  1       
i1_2_lut_adj_953/A->i1_2_lut_adj_953/Z    SLICE_R4C19D    C0_TO_F0_DELAY       0.450        17.929  1       
n4_adj_3495                                               NET DELAY            2.490        20.419  1       
i1438_4_lut/C->i1438_4_lut/Z              SLICE_R5C18B    B1_TO_F1_DELAY       0.450        20.869  11      
timer_clock_14__N_58                                      NET DELAY            4.199        25.068  1       
i11211_2_lut/A->i11211_2_lut/Z            SLICE_R5C17A    B0_TO_F0_DELAY       0.477        25.545  1       
n111851                                                   NET DELAY            0.000        25.545  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    main            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  29      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  29      
clk                                                       NET DELAY             5.510         6.170  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock__i2/Q
Path End         : timer_clock__i4/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 16
Delay Ratio      : 67.2% (route), 32.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 20.226 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    39.800
+ Master Clock Source Latency                  0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 6.170
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               45.771

  Source Clock Arrival Time (clk:R#1)    0.000
+ Master Clock Source Latency            0.000
+ Source Clock Path Delay                6.170
+ Data Path Delay                       19.375
-------------------------------------   ------
End-of-path arrival time( ns )          25.545

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    main            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  29      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  29      
clk                                                       NET DELAY             5.510         6.170  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{timer_clock__i2/CK   timer_clock__i3/CK}->timer_clock__i2/Q
                                          SLICE_R5C17C    CLK_TO_Q0_DELAY      1.391         7.561  1       
timer_clock[2]                                            NET DELAY            2.675        10.236  1       
add_94_add_5_3/B1->add_94_add_5_3/CO1     SLICE_R4C17B    B1_TO_COUT1_DELAY    0.358        10.594  2       
n126711                                                   NET DELAY            0.000        10.594  1       
add_94_add_5_5/CI0->add_94_add_5_5/CO0    SLICE_R4C17C    CIN0_TO_COUT0_DELAY  0.278        10.872  2       
n145983                                                   NET DELAY            0.000        10.872  1       
add_94_add_5_5/CI1->add_94_add_5_5/CO1    SLICE_R4C17C    CIN1_TO_COUT1_DELAY  0.278        11.150  2       
n126713                                                   NET DELAY            0.000        11.150  1       
add_94_add_5_7/CI0->add_94_add_5_7/CO0    SLICE_R4C17D    CIN0_TO_COUT0_DELAY  0.278        11.428  2       
n145986                                                   NET DELAY            0.000        11.428  1       
add_94_add_5_7/CI1->add_94_add_5_7/CO1    SLICE_R4C17D    CIN1_TO_COUT1_DELAY  0.278        11.706  2       
n126715                                                   NET DELAY            0.556        12.262  1       
add_94_add_5_9/CI0->add_94_add_5_9/CO0    SLICE_R4C18A    CIN0_TO_COUT0_DELAY  0.278        12.540  2       
n145989                                                   NET DELAY            0.000        12.540  1       
add_94_add_5_9/CI1->add_94_add_5_9/CO1    SLICE_R4C18A    CIN1_TO_COUT1_DELAY  0.278        12.818  2       
n126717                                                   NET DELAY            0.000        12.818  1       
add_94_add_5_11/CI0->add_94_add_5_11/CO0  SLICE_R4C18B    CIN0_TO_COUT0_DELAY  0.278        13.096  2       
n145992                                                   NET DELAY            0.000        13.096  1       
add_94_add_5_11/CI1->add_94_add_5_11/CO1  SLICE_R4C18B    CIN1_TO_COUT1_DELAY  0.278        13.374  2       
n126719                                                   NET DELAY            0.000        13.374  1       
add_94_add_5_13/CI0->add_94_add_5_13/CO0  SLICE_R4C18C    CIN0_TO_COUT0_DELAY  0.278        13.652  2       
n145995                                                   NET DELAY            0.000        13.652  1       
add_94_add_5_13/CI1->add_94_add_5_13/CO1  SLICE_R4C18C    CIN1_TO_COUT1_DELAY  0.278        13.930  2       
n126721                                                   NET DELAY            0.662        14.592  1       
add_94_add_5_15/D0->add_94_add_5_15/S0    SLICE_R4C18D    D0_TO_F0_DELAY       0.450        15.042  6       
timer_clock_14__N_43[13]                                  NET DELAY            2.437        17.479  1       
i1_2_lut_adj_953/A->i1_2_lut_adj_953/Z    SLICE_R4C19D    C0_TO_F0_DELAY       0.450        17.929  1       
n4_adj_3495                                               NET DELAY            2.490        20.419  1       
i1438_4_lut/C->i1438_4_lut/Z              SLICE_R5C18B    B1_TO_F1_DELAY       0.450        20.869  11      
timer_clock_14__N_58                                      NET DELAY            4.199        25.068  1       
i11213_2_lut/A->i11213_2_lut/Z            SLICE_R5C17B    B0_TO_F0_DELAY       0.477        25.545  1       
n111853                                                   NET DELAY            0.000        25.545  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    main            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  29      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  29      
clk                                                       NET DELAY             5.510         6.170  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock__i2/Q
Path End         : timer_clock__i2/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 16
Delay Ratio      : 67.2% (route), 32.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 20.226 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    39.800
+ Master Clock Source Latency                  0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 6.170
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               45.771

  Source Clock Arrival Time (clk:R#1)    0.000
+ Master Clock Source Latency            0.000
+ Source Clock Path Delay                6.170
+ Data Path Delay                       19.375
-------------------------------------   ------
End-of-path arrival time( ns )          25.545

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    main            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  29      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  29      
clk                                                       NET DELAY             5.510         6.170  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{timer_clock__i2/CK   timer_clock__i3/CK}->timer_clock__i2/Q
                                          SLICE_R5C17C    CLK_TO_Q0_DELAY      1.391         7.561  1       
timer_clock[2]                                            NET DELAY            2.675        10.236  1       
add_94_add_5_3/B1->add_94_add_5_3/CO1     SLICE_R4C17B    B1_TO_COUT1_DELAY    0.358        10.594  2       
n126711                                                   NET DELAY            0.000        10.594  1       
add_94_add_5_5/CI0->add_94_add_5_5/CO0    SLICE_R4C17C    CIN0_TO_COUT0_DELAY  0.278        10.872  2       
n145983                                                   NET DELAY            0.000        10.872  1       
add_94_add_5_5/CI1->add_94_add_5_5/CO1    SLICE_R4C17C    CIN1_TO_COUT1_DELAY  0.278        11.150  2       
n126713                                                   NET DELAY            0.000        11.150  1       
add_94_add_5_7/CI0->add_94_add_5_7/CO0    SLICE_R4C17D    CIN0_TO_COUT0_DELAY  0.278        11.428  2       
n145986                                                   NET DELAY            0.000        11.428  1       
add_94_add_5_7/CI1->add_94_add_5_7/CO1    SLICE_R4C17D    CIN1_TO_COUT1_DELAY  0.278        11.706  2       
n126715                                                   NET DELAY            0.556        12.262  1       
add_94_add_5_9/CI0->add_94_add_5_9/CO0    SLICE_R4C18A    CIN0_TO_COUT0_DELAY  0.278        12.540  2       
n145989                                                   NET DELAY            0.000        12.540  1       
add_94_add_5_9/CI1->add_94_add_5_9/CO1    SLICE_R4C18A    CIN1_TO_COUT1_DELAY  0.278        12.818  2       
n126717                                                   NET DELAY            0.000        12.818  1       
add_94_add_5_11/CI0->add_94_add_5_11/CO0  SLICE_R4C18B    CIN0_TO_COUT0_DELAY  0.278        13.096  2       
n145992                                                   NET DELAY            0.000        13.096  1       
add_94_add_5_11/CI1->add_94_add_5_11/CO1  SLICE_R4C18B    CIN1_TO_COUT1_DELAY  0.278        13.374  2       
n126719                                                   NET DELAY            0.000        13.374  1       
add_94_add_5_13/CI0->add_94_add_5_13/CO0  SLICE_R4C18C    CIN0_TO_COUT0_DELAY  0.278        13.652  2       
n145995                                                   NET DELAY            0.000        13.652  1       
add_94_add_5_13/CI1->add_94_add_5_13/CO1  SLICE_R4C18C    CIN1_TO_COUT1_DELAY  0.278        13.930  2       
n126721                                                   NET DELAY            0.662        14.592  1       
add_94_add_5_15/D0->add_94_add_5_15/S0    SLICE_R4C18D    D0_TO_F0_DELAY       0.450        15.042  6       
timer_clock_14__N_43[13]                                  NET DELAY            2.437        17.479  1       
i1_2_lut_adj_953/A->i1_2_lut_adj_953/Z    SLICE_R4C19D    C0_TO_F0_DELAY       0.450        17.929  1       
n4_adj_3495                                               NET DELAY            2.490        20.419  1       
i1438_4_lut/C->i1438_4_lut/Z              SLICE_R5C18B    B1_TO_F1_DELAY       0.450        20.869  11      
timer_clock_14__N_58                                      NET DELAY            4.199        25.068  1       
i11215_2_lut/A->i11215_2_lut/Z            SLICE_R5C17C    B0_TO_F0_DELAY       0.477        25.545  1       
n111855                                                   NET DELAY            0.000        25.545  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    main            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  29      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  29      
clk                                                       NET DELAY             5.510         6.170  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : timer_clock__i2/Q
Path End         : timer_clock__i7/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 16
Delay Ratio      : 67.1% (route), 32.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 20.279 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    39.800
+ Master Clock Source Latency                  0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 6.170
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               45.771

  Source Clock Arrival Time (clk:R#1)    0.000
+ Master Clock Source Latency            0.000
+ Source Clock Path Delay                6.170
+ Data Path Delay                       19.322
-------------------------------------   ------
End-of-path arrival time( ns )          25.492

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    main            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  29      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  29      
clk                                                       NET DELAY             5.510         6.170  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
{timer_clock__i2/CK   timer_clock__i3/CK}->timer_clock__i2/Q
                                          SLICE_R5C17C    CLK_TO_Q0_DELAY      1.391         7.561  1       
timer_clock[2]                                            NET DELAY            2.675        10.236  1       
add_94_add_5_3/B1->add_94_add_5_3/CO1     SLICE_R4C17B    B1_TO_COUT1_DELAY    0.358        10.594  2       
n126711                                                   NET DELAY            0.000        10.594  1       
add_94_add_5_5/CI0->add_94_add_5_5/CO0    SLICE_R4C17C    CIN0_TO_COUT0_DELAY  0.278        10.872  2       
n145983                                                   NET DELAY            0.000        10.872  1       
add_94_add_5_5/CI1->add_94_add_5_5/CO1    SLICE_R4C17C    CIN1_TO_COUT1_DELAY  0.278        11.150  2       
n126713                                                   NET DELAY            0.000        11.150  1       
add_94_add_5_7/CI0->add_94_add_5_7/CO0    SLICE_R4C17D    CIN0_TO_COUT0_DELAY  0.278        11.428  2       
n145986                                                   NET DELAY            0.000        11.428  1       
add_94_add_5_7/CI1->add_94_add_5_7/CO1    SLICE_R4C17D    CIN1_TO_COUT1_DELAY  0.278        11.706  2       
n126715                                                   NET DELAY            0.556        12.262  1       
add_94_add_5_9/CI0->add_94_add_5_9/CO0    SLICE_R4C18A    CIN0_TO_COUT0_DELAY  0.278        12.540  2       
n145989                                                   NET DELAY            0.000        12.540  1       
add_94_add_5_9/CI1->add_94_add_5_9/CO1    SLICE_R4C18A    CIN1_TO_COUT1_DELAY  0.278        12.818  2       
n126717                                                   NET DELAY            0.000        12.818  1       
add_94_add_5_11/CI0->add_94_add_5_11/CO0  SLICE_R4C18B    CIN0_TO_COUT0_DELAY  0.278        13.096  2       
n145992                                                   NET DELAY            0.000        13.096  1       
add_94_add_5_11/CI1->add_94_add_5_11/CO1  SLICE_R4C18B    CIN1_TO_COUT1_DELAY  0.278        13.374  2       
n126719                                                   NET DELAY            0.000        13.374  1       
add_94_add_5_13/CI0->add_94_add_5_13/CO0  SLICE_R4C18C    CIN0_TO_COUT0_DELAY  0.278        13.652  2       
n145995                                                   NET DELAY            0.000        13.652  1       
add_94_add_5_13/CI1->add_94_add_5_13/CO1  SLICE_R4C18C    CIN1_TO_COUT1_DELAY  0.278        13.930  2       
n126721                                                   NET DELAY            0.662        14.592  1       
add_94_add_5_15/D0->add_94_add_5_15/S0    SLICE_R4C18D    D0_TO_F0_DELAY       0.450        15.042  6       
timer_clock_14__N_43[13]                                  NET DELAY            2.437        17.479  1       
i1_2_lut_adj_953/A->i1_2_lut_adj_953/Z    SLICE_R4C19D    C0_TO_F0_DELAY       0.450        17.929  1       
n4_adj_3495                                               NET DELAY            2.490        20.419  1       
i1438_4_lut/C->i1438_4_lut/Z              SLICE_R5C18B    B1_TO_F1_DELAY       0.450        20.869  11      
timer_clock_14__N_58                                      NET DELAY            4.146        25.015  1       
i11210_2_lut/A->i11210_2_lut/Z            SLICE_R5C17A    C1_TO_F1_DELAY       0.477        25.492  1       
n111850                                                   NET DELAY            0.000        25.492  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    main            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  29      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  29      
clk                                                       NET DELAY             5.510         6.170  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.2  Hold Detailed Report
==========================
4.2.1  Hold path details for constraint: create_clock -name {clk_in} -period 83.3333333333333 [get_ports clk_in]
----------------------------------------------------------------------
0 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

4.2.2  Hold path details for constraint: create_generated_clock -name {clk} -source [get_pins {pll/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 32 [get_pins {pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 
----------------------------------------------------------------------
78 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : tick_c/Q
Path End         : tick_c/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.112 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Master Clock Source Latency                  0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 6.170
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                6.170

  Source Clock Arrival Time (clk:R#1)   0.000
+ Master Clock Source Latency           0.000
+ Source Clock Path Delay               6.170
+ Data Path Delay                       3.112
-------------------------------------   -----
End-of-path arrival time( ns )          9.282

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    main            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  29      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  29      
clk                                                       NET DELAY             5.510         6.170  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
tick_c/CK->tick_c/Q                       SLICE_R13C2D    CLK_TO_Q0_DELAY  1.391         7.561  89      
tick                                                      NET DELAY        1.271         8.832  1       
i90_2_lut/A->i90_2_lut/Z                  SLICE_R13C2D    D0_TO_F0_DELAY   0.450         9.282  1       
n81                                                       NET DELAY        0.000         9.282  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    main            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  29      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  29      
clk                                                       NET DELAY             5.510         6.170  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/v_count_1261__i0/Q
Path End         : vga_driver/v_count_1261__i0/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Master Clock Source Latency                  0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 6.170
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                6.170

  Source Clock Arrival Time (clk:R#1)   0.000
+ Master Clock Source Latency           0.000
+ Source Clock Path Delay               6.170
+ Data Path Delay                       3.417
-------------------------------------   -----
End-of-path arrival time( ns )          9.587

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    main            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  29      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  29      
clk                                                       NET DELAY             5.510         6.170  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
vga_driver/v_count_1261__i0/CK->vga_driver/v_count_1261__i0/Q
                                          SLICE_R23C8A    CLK_TO_Q1_DELAY  1.391         7.561  23      
pixel_row[0]                                              NET DELAY        1.576         9.137  1       
vga_driver/v_count_1261_add_4_1/C1->vga_driver/v_count_1261_add_4_1/S1
                                          SLICE_R23C8A    C1_TO_F1_DELAY   0.450         9.587  1       
vga_driver/n35[0]                                         NET DELAY        0.000         9.587  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    main            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  29      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  29      
clk                                                       NET DELAY             5.510         6.170  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_1260__i0/Q
Path End         : vga_driver/h_count_1260__i0/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Master Clock Source Latency                  0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 6.170
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                6.170

  Source Clock Arrival Time (clk:R#1)   0.000
+ Master Clock Source Latency           0.000
+ Source Clock Path Delay               6.170
+ Data Path Delay                       3.417
-------------------------------------   -----
End-of-path arrival time( ns )          9.587

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    main            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  29      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  29      
clk                                                       NET DELAY             5.510         6.170  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
vga_driver/h_count_1260__i0/CK->vga_driver/h_count_1260__i0/Q
                                          SLICE_R24C8A    CLK_TO_Q1_DELAY  1.391         7.561  23      
pixel_col[0]                                              NET DELAY        1.576         9.137  1       
vga_driver/h_count_1260_add_4_1/C1->vga_driver/h_count_1260_add_4_1/S1
                                          SLICE_R24C8A    C1_TO_F1_DELAY   0.450         9.587  1       
vga_driver/n45[0]                                         NET DELAY        0.000         9.587  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    main            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  29      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  29      
clk                                                       NET DELAY             5.510         6.170  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : buzzer_clock_1259__i0/Q
Path End         : buzzer_clock_1259__i0/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Master Clock Source Latency                  0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 6.170
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                6.170

  Source Clock Arrival Time (clk:R#1)   0.000
+ Master Clock Source Latency           0.000
+ Source Clock Path Delay               6.170
+ Data Path Delay                       3.417
-------------------------------------   -----
End-of-path arrival time( ns )          9.587

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    main            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  29      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  29      
clk                                                       NET DELAY             5.510         6.170  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
buzzer_clock_1259__i0/CK->buzzer_clock_1259__i0/Q
                                          SLICE_R24C17A   CLK_TO_Q1_DELAY  1.391         7.561  2       
buzzer_clock[0]                                           NET DELAY        1.576         9.137  1       
buzzer_clock_1259_add_4_1/C1->buzzer_clock_1259_add_4_1/S1
                                          SLICE_R24C17A   C1_TO_F1_DELAY   0.450         9.587  1       
n55                                                       NET DELAY        0.000         9.587  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    main            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  29      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  29      
clk                                                       NET DELAY             5.510         6.170  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/v_count_1261__i2/Q
Path End         : vga_driver/v_count_1261__i2/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Master Clock Source Latency                  0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 6.170
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                6.170

  Source Clock Arrival Time (clk:R#1)   0.000
+ Master Clock Source Latency           0.000
+ Source Clock Path Delay               6.170
+ Data Path Delay                       3.417
-------------------------------------   -----
End-of-path arrival time( ns )          9.587

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    main            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  29      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  29      
clk                                                       NET DELAY             5.510         6.170  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/v_count_1261__i1/CK   vga_driver/v_count_1261__i2/CK}->vga_driver/v_count_1261__i2/Q
                                          SLICE_R23C8B    CLK_TO_Q1_DELAY  1.391         7.561  32      
pixel_row[2]                                              NET DELAY        1.576         9.137  1       
vga_driver/v_count_1261_add_4_3/C1->vga_driver/v_count_1261_add_4_3/S1
                                          SLICE_R23C8B    C1_TO_F1_DELAY   0.450         9.587  1       
vga_driver/n35[2]                                         NET DELAY        0.000         9.587  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    main            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  29      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  29      
clk                                                       NET DELAY             5.510         6.170  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_1260__i2/Q
Path End         : vga_driver/h_count_1260__i2/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Master Clock Source Latency                  0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 6.170
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                6.170

  Source Clock Arrival Time (clk:R#1)   0.000
+ Master Clock Source Latency           0.000
+ Source Clock Path Delay               6.170
+ Data Path Delay                       3.417
-------------------------------------   -----
End-of-path arrival time( ns )          9.587

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    main            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  29      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  29      
clk                                                       NET DELAY             5.510         6.170  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_1260__i1/CK   vga_driver/h_count_1260__i2/CK}->vga_driver/h_count_1260__i2/Q
                                          SLICE_R24C8B    CLK_TO_Q1_DELAY  1.391         7.561  30      
pixel_col[2]                                              NET DELAY        1.576         9.137  1       
vga_driver/h_count_1260_add_4_3/C1->vga_driver/h_count_1260_add_4_3/S1
                                          SLICE_R24C8B    C1_TO_F1_DELAY   0.450         9.587  1       
vga_driver/n45[2]                                         NET DELAY        0.000         9.587  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    main            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  29      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  29      
clk                                                       NET DELAY             5.510         6.170  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : buzzer_clock_1259__i2/Q
Path End         : buzzer_clock_1259__i2/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Master Clock Source Latency                  0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 6.170
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                6.170

  Source Clock Arrival Time (clk:R#1)   0.000
+ Master Clock Source Latency           0.000
+ Source Clock Path Delay               6.170
+ Data Path Delay                       3.417
-------------------------------------   -----
End-of-path arrival time( ns )          9.587

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    main            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  29      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  29      
clk                                                       NET DELAY             5.510         6.170  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{buzzer_clock_1259__i1/CK   buzzer_clock_1259__i2/CK}->buzzer_clock_1259__i2/Q
                                          SLICE_R24C17B   CLK_TO_Q1_DELAY  1.391         7.561  2       
buzzer_clock[2]                                           NET DELAY        1.576         9.137  1       
buzzer_clock_1259_add_4_3/C1->buzzer_clock_1259_add_4_3/S1
                                          SLICE_R24C17B   C1_TO_F1_DELAY   0.450         9.587  1       
n53                                                       NET DELAY        0.000         9.587  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    main            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  29      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  29      
clk                                                       NET DELAY             5.510         6.170  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/v_count_1261__i1/Q
Path End         : vga_driver/v_count_1261__i1/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Master Clock Source Latency                  0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 6.170
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                6.170

  Source Clock Arrival Time (clk:R#1)   0.000
+ Master Clock Source Latency           0.000
+ Source Clock Path Delay               6.170
+ Data Path Delay                       3.417
-------------------------------------   -----
End-of-path arrival time( ns )          9.587

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    main            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  29      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  29      
clk                                                       NET DELAY             5.510         6.170  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/v_count_1261__i1/CK   vga_driver/v_count_1261__i2/CK}->vga_driver/v_count_1261__i1/Q
                                          SLICE_R23C8B    CLK_TO_Q0_DELAY  1.391         7.561  26      
pixel_row[1]                                              NET DELAY        1.576         9.137  1       
vga_driver/v_count_1261_add_4_3/C0->vga_driver/v_count_1261_add_4_3/S0
                                          SLICE_R23C8B    C0_TO_F0_DELAY   0.450         9.587  1       
vga_driver/n35[1]                                         NET DELAY        0.000         9.587  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    main            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  29      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  29      
clk                                                       NET DELAY             5.510         6.170  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_driver/h_count_1260__i1/Q
Path End         : vga_driver/h_count_1260__i1/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Master Clock Source Latency                  0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 6.170
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                6.170

  Source Clock Arrival Time (clk:R#1)   0.000
+ Master Clock Source Latency           0.000
+ Source Clock Path Delay               6.170
+ Data Path Delay                       3.417
-------------------------------------   -----
End-of-path arrival time( ns )          9.587

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    main            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  29      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  29      
clk                                                       NET DELAY             5.510         6.170  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_driver/h_count_1260__i1/CK   vga_driver/h_count_1260__i2/CK}->vga_driver/h_count_1260__i1/Q
                                          SLICE_R24C8B    CLK_TO_Q0_DELAY  1.391         7.561  28      
pixel_col[1]                                              NET DELAY        1.576         9.137  1       
vga_driver/h_count_1260_add_4_3/C0->vga_driver/h_count_1260_add_4_3/S0
                                          SLICE_R24C8B    C0_TO_F0_DELAY   0.450         9.587  1       
vga_driver/n45[1]                                         NET DELAY        0.000         9.587  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    main            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  29      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  29      
clk                                                       NET DELAY             5.510         6.170  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : buzzer_clock_1259__i1/Q
Path End         : buzzer_clock_1259__i1/D
Source Clock     : clk
Destination Clock: clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Master Clock Source Latency                  0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                 6.170
+ Hold Time                                   -0.000
------------------------------------------   -------
End-of-path required time( ns )                6.170

  Source Clock Arrival Time (clk:R#1)   0.000
+ Master Clock Source Latency           0.000
+ Source Clock Path Delay               6.170
+ Data Path Delay                       3.417
-------------------------------------   -----
End-of-path arrival time( ns )          9.587

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    main            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  29      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  29      
clk                                                       NET DELAY             5.510         6.170  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{buzzer_clock_1259__i1/CK   buzzer_clock_1259__i2/CK}->buzzer_clock_1259__i1/Q
                                          SLICE_R24C17B   CLK_TO_Q0_DELAY  1.391         7.561  2       
buzzer_clock[1]                                           NET DELAY        1.576         9.137  1       
buzzer_clock_1259_add_4_3/C0->buzzer_clock_1259_add_4_3/S0
                                          SLICE_R24C17B   C0_TO_F0_DELAY   0.450         9.587  1       
n54                                                       NET DELAY        0.000         9.587  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name            Delay  Arrival Time  Fanout  
----------------------------------------  --------------  --------------------  -----  ------------  ------  
clk_in                                    main            CLOCK LATENCY         0.000         0.000  1       
clk_in                                                    NET DELAY             0.000         0.000  1       
clk_in_pad.bb_inst/B->clk_in_pad.bb_inst/O
                                          PIO_35          IOPAD_TO_PADDI_DELAY  0.510         0.510  1       
clk_in_c                                                  NET DELAY             0.000         0.510  1       
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                        0.000         0.510  29      
pll/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                        0.150         0.660  29      
clk                                                       NET DELAY             5.510         6.170  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

