Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/tools/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto c84f39581b41410182ea2b63264a9e53 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot counter_tb_behav xil_defaultlib.counter_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-2534] module counter does not have a parameter named number_of_clock_cycles [/media/sf_SharedWork/Lab1/counter/counter.srcs/sim_1/new/counter_tb.v:15]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
