% This file was created with JabRef 2.10.
% Encoding: UTF8


@Conference{Abthoff1996,
  Title                    = {TINA : Analog Placement Using Enumerative Techniques Capable of Optimizing Both Area and Net Length},
  Author                   = {Abthoff, T. and Johannes, F.},
  Booktitle                = {EURO-DAC ’96 with EURO-VHDL ’96},
  Year                     = {1996},
  Pages                    = {398-403},

  Comment                  = {placement},
  File                     = {:users/cao/lao/Desktop/Lien vers Externes/TINA-Analog Placement Using Enumerative Techniques Capable of Optimizing Both Area and Net Length.pdf:PDF},
  Owner                    = {lao},
  Timestamp                = {2015.03.16},
  Url                      = {http://dl.acm.org/citation.cfm?id=252539}
}

@Conference{Balasa2000.2,
  Title                    = {Modeling non-slicing floorplans with binary trees},
  Author                   = {Balasa, Florin},
  Booktitle                = {Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design},
  Year                     = {2000},
  Pages                    = {13--16},

  Comment                  = {placement - lu},
  Doi                      = {10.1109/ICCAD.2000.896443},
  File                     = {:users/cao/lao/Desktop/Articles/Externes/Modeling Non-Slicing Floorplans with Binary Trees.pdf:PDF},
  Keywords                 = {binary trees
block placement
block placement configurations
device-level placement problems
non-slicing floorplans modelling
one-to-one mapping
ordered trees
symmetry constraints},
  Owner                    = {lao},
  Timestamp                = {2015.01.26},
  Url                      = {http://ieeexplore.ieee.org/xpl/articleDetails.jsp?arnumber=896443&navigation=1}
}

@Article{Balasa2000,
  Title                    = {Symmetry within the sequence-pair representation in the context of placement for analog design},
  Author                   = {Balasa, F. and Lampaert, K.},
  Journal                  = {Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on},
  Year                     = {2000},
  Pages                    = {721-731},
  Volume                   = {19},

  Comment                  = {placement - lu},
  Doi                      = {10.1109/43.851988},
  File                     = {:users/cao/lao/Desktop/Articles/Externes/Symmetry within the sequence-pair representation in the context of placement for analog design.pdf:PDF},
  Keywords                 = {VLSI
 analog design
 complex symmetry constraints
 device-level placement
 industrial environment
 placement tool
 sequence-pair representation
 simulated annealing
 spatial representations
 symmetry-related aspects},
  Owner                    = {lao},
  Timestamp                = {2015.01.27},
  Url                      = {http://ieeexplore.ieee.org/xpl/abstractKeywords.jsp?arnumber=851988&navigation=1}
}

@Article{Balasa2004,
  Title                    = {On the Exploration of the Solution Space in Analog Placement With Symmetry Constraints},
  Author                   = {Balasa, F. and Maruvada, S.C. and Krishnamoorthy, K.},
  Journal                  = {IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems},
  Year                     = {2004},

  Month                    = {Feb},
  Number                   = {2},
  Pages                    = {177-191},
  Volume                   = {23},

  Comment                  = {placement - lu},
  Doi                      = {10.1109/tcad.2003.822132},
  File                     = {:users/cao/lao/Desktop/Articles/Externes/On the Exploration of the Solution Space in Analog Placement With Symmetry Constraints.pdf:PDF},
  ISSN                     = {0278-0070},
  Owner                    = {lao},
  Publisher                = {Institute of Electrical \& Electronics Engineers (IEEE)},
  Timestamp                = {2015.01.29},
  Url                      = {http://dx.doi.org/10.1109/TCAD.2003.822132}
}

@Article{Balasa2001,
  Title                    = {Using Non-slicing Topological Representations for Analog Placement},
  Author                   = {Balasa, Florin and Maruvada, Sarat C},
  Year                     = {2001},
  Number                   = {11},
  Pages                    = {2785--2792},
  Volume                   = {84},

  Booktitle                = {IEICE TRANSACTIONS on Fundamentals of Electronics, Communications and Computer Sciences},
  Comment                  = {placement},
  File                     = {:users/cao/lao/Desktop/Lien vers Externes/Using Non-slicing Topological Representations for Analog Placement.pdf:PDF},
  Owner                    = {lao},
  Timestamp                = {2015.03.17},
  Url                      = {http://search.ieice.org/bin/summary.php?id=e84-a_11_2785}
}

@InProceedings{Balasa2003,
  Title                    = {Using red-black interval trees in device-level analog placement with symmetry constraints},
  Author                   = {Balasa, Florin and Maruvada, Sarat C and Krishnamoorthy, Karthik},
  Booktitle                = {Proceedings of the 2003 Asia and South Pacific Design Automation Conference},
  Year                     = {2003},
  Pages                    = {777--782},

  Comment                  = {placement},
  Doi                      = {10.1109/ASPDAC.2003.1195124},
  File                     = {:users/cao/lao/Desktop/Articles/Externes/Using Red-Black Interval Trees in Device-Level Analog Placement with Symmetry Constraints.pdf:PDF},
  Owner                    = {lao},
  Timestamp                = {2015.01.26},
  Url                      = {http://ieeexplore.ieee.org/xpl/articleDetails.jsp?arnumber=1195124&navigation=1}
}

@Conference{Balasa2002,
  Title                    = {Efficient solution space exploration based on segment trees in analog placement with symmetry constraints},
  Author                   = {Balasa, Florin and Maruvada, Sarat C and Krishnamoorthy, Karthik},
  Booktitle                = {Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design},
  Year                     = {2002},
  Pages                    = {497--502},

  Comment                  = {placement - lu},
  Doi                      = {10.1145/774572.774645},
  File                     = {:users/cao/lao/Desktop/Articles/Externes/Efficient solution space exploration based on segment trees in analog placement with symmetry constraints.pdf:PDF},
  Keywords                 = {analog computers 
experimentation 
placement and routing 
routing and layout 
theory},
  Owner                    = {lao},
  Timestamp                = {2015.01.26},
  Url                      = {http://dl.acm.org/citation.cfm?id=774645}
}

@Article{Castro-Lopez2008,
  Title                    = {An Integrated Layout-Synthesis Approach for Analog IC s},
  Author                   = {Castro-Lopez, Rafael and Guerra, O. and Roca, E. and Fernandez, F. V.},
  Journal                  = {IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems},
  Year                     = {2008},

  Month                    = {Jul},
  Number                   = {7},
  Pages                    = {1179-1189},
  Volume                   = {27},

  Comment                  = {tools - template},
  Doi                      = {10.1109/tcad.2008.923417},
  File                     = {:users/cao/lao/Desktop/Articles/Externes/An Integrated Layout-Synthesis Approach for Analog ICs.pdf:PDF},
  ISSN                     = {0278-0070},
  Owner                    = {lao},
  Publisher                = {Institute of Electrical \& Electronics Engineers (IEEE)},
  Timestamp                = {2015.02.12},
  Url                      = {http://dx.doi.org/10.1109/TCAD.2008.923417}
}

@Conference{Chang2000,
  Title                    = {B*-Trees: a new representation for non-slicing floorplans},
  Author                   = {Chang, Yun-Chih and Chang, Yao-Wen and Wu, Guang-Ming and Wu, Shu-Wei},
  Booktitle                = {Proceedings of the 37th Annual Design Automation Conference},
  Year                     = {2000},
  Pages                    = {458--463},

  Comment                  = {placement},
  Doi                      = {10.1109/DAC.2000.855354},
  File                     = {:users/cao/lao/Desktop/Articles/Externes/B*-trees\: A new representation for nonslicing floorplans.pdf:PDF},
  Keywords                 = {Binary search trees
Circuit simulation
Costs
Information science
Performance evaluation
Permission
Silicon
Simulated annealing
Tree graphs
Very large scale integration},
  Owner                    = {lao},
  Timestamp                = {2015.02.03},
  Url                      = {http://ieeexplore.ieee.org/xpl/login.jsp?tp=&arnumber=855354}
}

@Conference{Charbon1995,
  Title                    = {A Performance-Driven Router for RF and Microwave Analog Circuit Design},
  Author                   = {Edoardo Charbon and Gary Holmlundy and Bruce Doneckery and Alberto Sangiovanni-Vincentelli and and Department of Electrical EngineeringComputer Sciences},
  Booktitle                = {Custom Integrated Circuits Conference, 1995., Proceedings of the IEEE 1995},
  Year                     = {1995},

  Comment                  = {routing},
  File                     = {:users/cao/lao/Desktop/Lien vers Externes/A performance-driven router for RF and microwave analog circuit design.pdf:PDF},
  Owner                    = {lao},
  Timestamp                = {2015.03.31},
  Url                      = {http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=518208}
}

@Conference{Chen4577a,
  Title                    = {Challenges and Solutions in Modern Analog Placement},
  Author                   = {Tung-Chieh Chen and Ta-Yu Kuan and Chung-Che Hsieh and Chi-Chen Peng 
Physical Design Group 
SpingSoft Inc 
HsinChu and Taiwan},
  Booktitle                = {VLSI Design, Automation, and Test (VLSI-DAT), 2012 International Symposium on},
  Year                     = {2012},
  Publisher                = {IEEE},

  Comment                  = {placement},
  Doi                      = {10.1109/VLSI-DAT.2012.6212641},
  File                     = {:users/cao/lao/Desktop/Articles/Externes/Challenges and Solutions in Modern.pdf:PDF},
  Owner                    = {lao},
  Timestamp                = {2015.02.02},
  Url                      = {http://ieeexplore.ieee.org/xpl/articleDetails.jsp?tp=&arnumber=6212641}
}

@Conference{lee2017,
  Title                    = {Layout Placement Optimization with Isolation Rings for High-Voltage VLSI Circuits},
  Author                   = {Chih-Wei Lee, Hwa-Yi Tseng, Chi-Lien Kuo, Chien-Nan Jimmy, Chin and Hsia},
  Booktitle                = {VLSI Design, Automation and Test (VLSI-DAT), 2017},
  Year                     = {2017},
  Publisher                = {IEEE},

  Comment                  = {bof placement},
  File                     = {:users/cao/lao/Desktop/Articles/Externes/Layout placement optimization with isolation rings for high voltage VLSI Circuits.pdf:PDF},
  Owner                    = {lao},
  Timestamp                = {2017.09.29}
}

@Conference{Chin2013,
  Title                    = {Efficient Analog Layout Prototyping by Layout Reuse with Routing Preservation},
  Author                   = {Ching-Yu Chin and Po-Cheng Pan and Hung-Ming Chen and Tung-Chieh Chen and Jou-Chun Lin and and ∗Institute of ElectronicsSoC Center and National Chiao Tung University and Hsinchu and Taiwan},
  Booktitle                = {Computer-Aided Design (ICCAD), 2013 IEEE/ACM International Conference on},
  Year                     = {2013},
  Publisher                = {IEEE},

  Comment                  = {migration},
  File                     = {:users/cao/lao/Desktop/Articles/Externes/Efficient Analog Layout Prototyping by Layout Reuse with Routing Preservation.pdf:PDF},
  Owner                    = {lao},
  Timestamp                = {2015.02.12},
  Url                      = {http://ieeexplore.ieee.org/xpl/articleDetails.jsp?tp=&arnumber=6691095}
}

@Conference{Chou2011,
  Title                    = {Heterogeneous B*-trees for analog placement with symmetry and regularity considerations},
  Author                   = {Chou, Pang-Yen and Ou, Hung-Chih and Chang, Yao-Wen},
  Booktitle                = {Proceedings of the International Conference on Computer-Aided Design},
  Year                     = {2011},
  Organization             = {IEEE Press},
  Pages                    = {512--516},

  Comment                  = {placement},
  File                     = {:users/cao/lao/Desktop/Lien vers Externes/Heterogeneous B*-trees for Analog Placement with Symmetry and Regularity Considerations.pdf:PDF},
  Owner                    = {lao},
  Timestamp                = {2015.03.11},
  Url                      = {http://dl.acm.org/citation.cfm?id=2132445}
}

@TechReport{Ciranova,
  Title                    = {PyCell Studio Tutorial},
  Author                   = {Ciranova},
  Institution              = {Ciranova},
  Year                     = {2008},

  Comment                  = {PCells},
  File                     = {:users/cao/lao/Desktop/Articles/Externes/pycell_studio_tutorial.pdf:PDF},
  Owner                    = {lao},
  Timestamp                = {2015.01.06},
  Url                      = {https://www.google.fr/url?sa=t&rct=j&q=&esrc=s&source=web&cd=1&cad=rja&uact=8&ved=0CCMQFjAA&url=http%3A%2F%2Fwiki.lijun.xyz%2Fold%2Fvarious%2Fimg%2Fpycell_studio_tutorial.pdf&ei=Aa-rVPbiJ5WtadyxgbAP&usg=AFQjCNFrsZsmkEGK6Vp_J5LRzojIj9q04w&sig2=FoL2HDEnavcd6lHQg9BFPg&bvm=bv.82001339,d.d2s}
}

@Conference{KOAN/ANAGRAM1991,
  Title                    = {KOAN/ANAGRAM and New Tools and for and Device-Level Analog and Placement},
  Author                   = {Cohn, J.M. and 
Garrod, D.J.and Rutenbar, R.A. and Carley, L.R.
Dept. of Electr. \& Comput. Eng., Carnegie Mellon Univ., Pittsburgh, PA, USA},
  Booktitle                = {IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 26, NO. 3, MARCH},
  Year                     = {1991},
  Publisher                = {IEEE},

  Comment                  = {tools},
  Doi                      = {10.1109/4.75012},
  File                     = {:users/cao/lao/Desktop/Articles/Externes/KOAN-ANAGRAM II\: new tools for device-level analog placement and routing.pdf:PDF},
  Owner                    = {lao},
  Timestamp                = {2015.02.12},
  Url                      = {http://ieeexplore.ieee.org/xpl/abstractAuthors.jsp?arnumber=75012}
}

@Conference{Layla1985,
  Title                    = {Layla: A VLSI Layout Language},
  Author                   = {Warren E. Cory},
  Booktitle                = {Design Automation, 1985. 22nd Conference on},
  Year                     = {1985},
  Publisher                = {IEEE},

  Comment                  = {tools},
  Doi                      = {10.1109/DAC.1985.1585948},
  File                     = {:users/cao/lao/Desktop/Articles/Externes/Layla\: A VLSI Layout Language.pdf:PDF},
  Owner                    = {lao},
  Timestamp                = {2015.02.12},
  Url                      = {http://ieeexplore.ieee.org/xpl/articleDetails.jsp?tp=&arnumber=1585948&queryText%3DLayla%3A+A+VLSI+Layout+Language}
}

@TechReport{Crossley14,
  Title                    = {BAG: A Designer-Oriented Framework for the Development of AMS Circuit Generators},
  Author                   = {John Wiley Crossley},
  Institution              = {Electrical Engineering and Computer Sciences
University of California at Berkeley},
  Year                     = {2014},
  Month                    = {December 1, 2014},
  Number                   = {Technical Report No. UCB/EECS-2014-195},

  Comment                  = {tools - template},
  File                     = {:users/cao/lao/Desktop/Articles/Externes/BAG-Framework.pdf:PDF},
  Keywords                 = {AMS circuit generators
BAG
Berkeley analog generator
CMOS
VCO
analog and mixed signal circuits
designer-oriented integrated framework
parameterized layout
size 40 nm
size 65 nm
switched-capacitor voltage regulator
technology migration
technology-independent circuit generators
voltage controlled oscillator},
  Owner                    = {lao},
  Timestamp                = {2014.12.16},
  Url                      = {http://www.eecs.berkeley.edu/Pubs/TechRpts/2014/EECS-2014-195.html}
}

@Conference{Crossley13,
  Title                    = {BAG: A designer-oriented integrated framework for the development of AMS circuit generators},
  Author                   = {Crossley, J., Puggelli, A. ; Le, H.-P. ; Yang, B. ; Nancollas, R. ; Jung, K. ; Kong, L. ; Narevsky, N. ; Lu, Y. ; Sutardja, N. ; An, E.J. ; Sangiovanni-Vincentelli, A.L. ; Alon, E.

Dept. of Electr. Eng. \& Comput. Sci., Univ. of California, Berkeley, Berkeley, CA, USA},
  Booktitle                = {Computer-Aided Design (ICCAD), 2013 IEEE/ACM International Conference on},
  Year                     = {2013},
  Month                    = {18-21 Nov.},
  Pages                    = {74 - 81},
  Publisher                = {IEEE},

  Comment                  = {tools - template},
  Doi                      = {10.1109/ICCAD.2013.6691100},
  File                     = {:users/cao/lao/Desktop/Articles/Externes/BAG-A Designer-Oriented Integrated Framework for the Development of AMS Circuit Generators.pdf:PDF},
  Keywords                 = {AMS circuit generators
BAG
Berkeley analog generator
CMOS
VCO
analog and mixed signal circuits
designer-oriented integrated framework
parameterized layout
size 40 nm
size 65 nm
switched-capacitor voltage regulator
technology migration
technology-independent circuit generators
voltage controlled oscillator},
  Owner                    = {lao},
  Timestamp                = {2014.12.16},
  Url                      = {http://ieeexplore.ieee.org/xpl/articleDetails.jsp?tp=&arnumber=6691100&url=http%3A%2F%2Fieeexplore.ieee.org%2Fxpls%2Fabs_all.jsp%3Farnumber%3D6691100}
}

@Conference{A2016,
  Title                    = {SWARM: A Self-Organization Approach for Layout Automation in Analog IC Design},
  Author                   = {Daniel Marolt, Jürgen Scheible, Göran Jerke and Vinko Marolt},
  Booktitle                = {International Journal of Electronics and Electrical Engineering Vol. 4, No. 5, OCtober},
  Year                     = {2016},

  Comment                  = {placement - PCells},
  File                     = {:users/cao/lao/Desktop/Articles/Externes/SWARM\: a self-organization approach for layout automation in analog ic design.pdf:PDF},
  Owner                    = {lao},
  Timestamp                = {2017.09.29}
}

@Conference{Marolt2015,
  Title                    = {CAPABLE: A Layout Automation Framework for Analog IC Design},
  Author                   = {Daniel Marolt, Jürgen Scheible, Göran Jerke, Vinko Marolt},
  Booktitle                = {MPC / Multi-Projekt-Chip-Gruppe Baden-Württemberg; Tagungsband zum Workshop der Multiprojekt-Chip-Gruppe Baden-Württemberg ; 54. Workshop on Microelectronics, 09.-10. Juli 2015, Hochschule Ulm, Germany},
  Year                     = {2015},

  Comment                  = {tools - PCells},
  File                     = {:users/cao/lao/Desktop/Articles/Externes/CAPABLE\: A layout automation framework for analog ic design.pdf:PDF},
  Owner                    = {lao},
  Timestamp                = {2017.09.29}
}

@Conference{Degrauwe1987,
  Title                    = {IDAC: An and Interactive Design and Tool for and Analog CMOS and Circuits},
  Author                   = {Degrauwe, M.G.R and
Nys, O. and Dijkstra, E. and Rijmenants, J. and Bitz, S. and Goffart, B.L.A.G. ; Vittoz, E.A. ; Cserveny, S. ; Meixenberger, C. ; van der Stappen, G. ; Oguey, H.J.},
  Booktitle                = {Solid-State Circuits, IEEE Journal of},
  Year                     = {1987},
  Publisher                = {IEEE},

  Comment                  = {tools},
  Doi                      = {10.1109/JSSC.1987.1052861},
  File                     = {:users/cao/lao/Desktop/Articles/Externes/IDAC - An interactive design tool for analog CMOS circuits.pdf:PDF},
  Owner                    = {lao},
  Timestamp                = {2015.02.18},
  Url                      = {http://ieeexplore.ieee.org/xpl/articleDetails.jsp?tp=&arnumber=1052861&queryText%3DIDAC}
}

@Conference{Long2006,
  Title                    = {Signal-Path Driven Partition and Placement for Analog Circuit},
  Author                   = {Di, Long and Xianlong, Hong and Sheqin, Dong},
  Booktitle                = {Design Automation, 2006. Asia and South Pacific Conference on},
  Year                     = {2006},
  Pages                    = {6--pp},

  Doi                      = {10.1109/ASPDAC.2006.1594767},
  File                     = {:users/cao/lao/Desktop/Articles/Externes/Signal-Path Driven Partition and Placement for Analog Circuit.pdf:PDF},
  Keywords                 = {signal-path, analog placement, layout automation, punishment items in the cost function. ILAC [5], circuit partition, symmetry constrain, device merging KOAN/ANAGRAM II [6], PUPPY-A [7] and LAYLA [8] all},
  Owner                    = {lao},
  Timestamp                = {2015.02.12},
  Url                      = {http://ieeexplore.ieee.org/xpl/articleDetails.jsp?tp=&arnumber=1594767&queryText%3DSignal-Path+Driven+Partition+and+Placement+for+Analog+Circuit}
}

@Conference{Changxu2008,
  Title                    = {A Performance Driven Probabilistic Resource Allocation Algorithm for Analog Routers},
  Author                   = {Changxu Du and Yici Cai and and Xianlong Hong and EDA Lab and Department of Computer Science and Technology and Tsinghua University and Beijing and P. R. China},
  Booktitle                = {Circuits and Systems, 2008. MWSCAS 2008. 51st Midwest Symposium on},
  Year                     = {2008},

  Comment                  = {routing},
  File                     = {:users/cao/lao/Desktop/Lien vers Externes/A performance driven probabilistic resource allocation algorithm for analog routers.pdf:PDF},
  Owner                    = {lao},
  Timestamp                = {2015.03.31},
  Url                      = {http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=4616903}
}

@Conference{Elshawy2014,
  Title                    = {Multi-Device Layout and Templates for Nanometer and Analog Design},
  Author                   = {Elshawy, M. and Dessouky, M. and Saif, S. and Mansour, S. and Petrus, E.},
  Booktitle                = {2014 9th International Design and Test Symposium},
  Year                     = {2014},
  Publisher                = {IEEE},

  Comment                  = {tools - template},
  File                     = {:users/cao/lao/Desktop/Articles/Externes/Multi-Device Layout Templates for Nanometer Analog Design.pdf:PDF},
  Keywords                 = {Analog design; Analog layout synthesis, Layout connectivity are represented},
  Owner                    = {lao},
  Timestamp                = {2015.03.23},
  Url                      = {http://ieeexplore.ieee.org/xpl/abstractAuthors.jsp?tp=&arnumber=7038592&url=http%3A%2F%2Fieeexplore.ieee.org%2Fxpls%2Fabs_all.jsp%3Farnumber%3D7038592}
}

@Conference{Gao2011,
  Title                    = {A Novel Detailed Routing Algorithm with Exact Matching Constraint for Analog and Mixed Signal Circuits},
  Author                   = {Qiang Gao and Hailong Yao and Qiang Zhou and Yici Cai and and Department of Computer ScienceTechnology and Tsinghua Univeristy and P. R. China},
  Booktitle                = {Quality Electronic Design (ISQED), 2011 12th International Symposium on},
  Year                     = {2011},
  Publisher                = {IEEE},

  Comment                  = {routing},
  File                     = {:users/cao/lao/Desktop/Lien vers Externes/A novel detailed routing algorithm with exact matching constraint for analog and mixed signal circuits.pdf:PDF},
  Keywords                 = {wirelengths of all the nets are 250um, the delay mismatchbetween two nets with the exact matching constraint is 0ps, analog and mixed signal design, exact matching routing, while the delay mismatch of the other two pairs with the},
  Owner                    = {lao},
  Timestamp                = {2015.03.30},
  Url                      = {http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5770700}
}

@Conference{Garrod1988,
  Title                    = {Automatic layout of custom analog cells in ANAGRAM},
  Author                   = {Garrod, D.J. and Rutenbar, R.A. and Carley, L.R.},
  Booktitle                = {Computer-Aided Design, 1988. ICCAD-88. Digest of Technical Papers., IEEE International Conference on},
  Year                     = {1988},

  Comment                  = {tools},
  File                     = {:users/cao/lao/Desktop/Lien vers Externes/Automatic layout of custom analog cells in ANAGRAM.pdf:PDF},
  Owner                    = {lao},
  Timestamp                = {2015.03.23},
  Url                      = {http://ieeexplore.ieee.org/xpl/articleDetails.jsp?arnumber=122567}
}

@Conference{Graeb2011,
  Title                    = {ITRS 2011 Analog EDA Challenges and Approaches (Invited paper)},
  Author                   = {Helmut Graeb},
  Year                     = {2011},

  Comment                  = {SOA - problem},
  File                     = {:users/cao/lao/Desktop/Articles/Externes/2011 - ITRS 2011 Analog EDA Challenges and Approaches.pdf:PDF},
  Keywords                 = {analog design, placement, layout, sizing, reliability, aging, yield, Pareto, optimization, synthesis Busses Software},
  Owner                    = {lao},
  Timestamp                = {2017.09.28}
}

@Book{Helmut,
  Title                    = {Analog Layout Synthesis - A Survey of Topological Approaches},
  Author                   = {Helmut E. Graeb},
  Editor                   = {Helmut E. Graeb},
  Publisher                = {Springer Link},
  Year                     = {2011},

  Comment                  = {SOA - placement + routing},
  File                     = {:users/cao/lao/Desktop/Articles/Externes/Analog Layout Synthesis.pdf:PDF;:users/cao/lao/Desktop/Articles/Externes/Analog Layout Synthesis - Recent Advances in Topological Approaches.pdf:PDF},
  Keywords                 = {Analog Design - Analog Integrated Circuits - Analog Layout Synthesis - EDA - Electronic Design Automation - Integrated Circuit Design},
  Owner                    = {lao},
  Timestamp                = {2015.01.06},
  Url                      = {http://link.springer.com/content/pdf/10.1007/978-1-4419-6932-3.pdf}
}

@Conference{Guo1999,
  Title                    = {An O-tree representation of non-slicing floorplan and its applications},
  Author                   = {Guo, Pei-Ning and Cheng, Chung-Kuan and Yoshimura, Takeshi},
  Booktitle                = {Proceedings of the 36th annual ACM/IEEE Design Automation Conference},
  Year                     = {1999},
  Organization             = {ACM},
  Pages                    = {268--273},

  Comment                  = {placement},
  File                     = {:users/cao/lao/Desktop/Lien vers Externes/An O-tree representation of non-slicing floorplan and its applications.pdf:PDF},
  Owner                    = {lao},
  Timestamp                = {2015.03.18},
  Url                      = {http://dl.acm.org/citation.cfm?id=309928}
}

@Conference{Habal2012,
  Title                    = {Constraint-Based Layout-Driven Sizing of Analog Circuits},
  Author                   = {Habal, H. and Graeb, H.
Inst. for Electron. Design Autom., Tech. Univ. Munchen, Munich, Germany},
  Booktitle                = {Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on},
  Year                     = {2012},

  Comment                  = {tools - routing over the cells},
  Doi                      = {10.1109/TCAD.2011.2158732},
  File                     = {:users/cao/lao/Desktop/Articles/Externes/Constraint-based layout-driven sizing of analog circuits.pdf:PDF},
  Owner                    = {lao},
  Timestamp                = {2015.02.12},
  Url                      = {http://ieeexplore.ieee.org/xpl/articleDetails.jsp?tp=&arnumber=5956867&queryText%3DConstraint-based+layout-driven+sizing+of+analog+circuits}
}

@Conference{ScienceDirect2015,
  Title                    = {SIAR: Customized real-time interactive router for analog circuits},
  Author                   = {Hailong Yao, Fan Yang, Yici Cai, Qiang Zhou, Chiu-Wing Sham},
  Booktitle                = {INTEGRATION, the VLSI journal 48 (2015)},
  Year                     = {2015},

  Comment                  = {routing - real-time interactive - global routing},
  Doi                      = {.org/10.1016/j.vlsi.2014.03.001},
  File                     = {:users/cao/lao/Desktop/Articles/Externes/SIAR\: customized real-time interactive router for analog circuits.pdf:PDF},
  Keywords                 = {This paper presents a fast customized real-time interactive analog router called SIAR. A key feature of SIAR SIAR is that it allows for real-time interactions between the router and the designer. The designer can try Interactive routing different guiding points by moving the cursor in the user window and SIAR will return and display the Analog routing Splitting graph corresponding routing solution in real-time, such that the designer could choose the most satisfactory},
  Owner                    = {lao},
  Timestamp                = {2017.09.29}
}

@Article{Harjani89,
  Title                    = {OASYS: a framework for analog circuit synthesis},
  Author                   = {Harjani, R. , Rutenbar, R.A. ; Carley, L.R.

Dept. of Electr. \& Comput. Eng., Carnegie Mellon Univ., Pittsburgh, PA, USA},
  Journal                  = {Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on (Volume:8 , Issue: 12 )},
  Year                     = {1989},
  Pages                    = {1247 - 1266},
  Volume                   = {8},

  Comment                  = {tools},
  Doi                      = {10.1109/43.44506},
  File                     = {:users/cao/lao/Desktop/Articles/Externes/OASYS\: A Framework for Analog Circuit Synthesis.pdf:PDF},
  Keywords                 = {CAD
CMOS operational amplifiers
OASYS
analog ICs
analog circuit synthesis
computer aided design
hierarchically structured framework
linear IC design
performance specifications
process parameters
prototype implementation
sized transistor schematics},
  Owner                    = {lao},
  Timestamp                = {2014.12.16},
  Url                      = {http://ieeexplore.ieee.org/xpl/articleDetails.jsp?tp=&arnumber=44506&url=http%3A%2F%2Fieeexplore.ieee.org%2Fxpls%2Fabs_all.jsp%3Farnumber%3D44506}
}

@Conference{Hartono2005,
  Title                    = {Automatic Device Layout Generation for Analog Layout Retargeting},
  Author                   = {Roy Hartono and Nuttorn Jangkrajarng and Sambuddha Bhattacharya and C.-J. Richard Shi and Department of Electrical Engineering and University of Washington and Seattle WA and USA},
  Booktitle                = {VLSI Design, 2005. 18th International Conference on},
  Year                     = {2005},
  Publisher                = {IEEE},

  Comment                  = {migration},
  Doi                      = {10.1109/ICVD.2005.60},
  File                     = {:users/cao/lao/Desktop/Articles/Externes/Automatic Device Layout Generation for Analog Layout Retargeting.pdf:PDF},
  Owner                    = {lao},
  Timestamp                = {2015.02.12},
  Url                      = {http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=1383318}
}

@Conference{Hong2000,
  Title                    = {Corner Block List: An Effective and Efficient Topological Representation of Non-Slicing Floorplan},
  Author                   = {Xianlong Hong and Gang Huang and Yici Cai and Jiangchun Gu and Sheqin Dong and Chung-Kuan Cheng and Jun Gu},
  Booktitle                = {ICCAD '00 Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design},
  Year                     = {2000},

  Comment                  = {placement},
  File                     = {:users/cao/lao/Desktop/Lien vers Externes/Corner block list\: an effective and efficient topological representation of non-slicing floorplan.pdf:PDF},
  Owner                    = {lao},
  Timestamp                = {2015.03.19},
  Url                      = {http://dl.acm.org/citation.cfm?id=602905}
}

@Conference{Horta15,
  Title                    = {Layout Aware Synthesis of Analog ICs using Flooplan and Routing Estimates for Parasitic Extraction},
  Author                   = {Nuno Horta},
  Booktitle                = {DATE15},
  Year                     = {2015},
  Month                    = {March},
  Note                     = {DATE 2015},

  Comment                  = {tools},
  File                     = {:users/cao/lao/Desktop/Articles/Externes/Layout-Aware Synthesis of Analog ICs using Flooplan & Routing Estimates for Parasitic Extraction.pdf:PDF},
  Keywords                 = {Layout Aware Synthesis of Analog ICs using Flooplan & Routing Estimates for Parasitic Extraction},
  Owner                    = {lao},
  Timestamp                = {2014.12.16},
  Url                      = {http://www.it.pt/person_detail_p.asp?id=426}
}

@Conference{Hsu2013,
  Title                    = {Routability-Driven Placement for Hierarchical Mixed-Size Circuit Designs},
  Author                   = {Meng-Kai Hsu and Yi-Fang Chen and Chau-Chin Huang and Tung-Chieh Chen and Yao-Wen Chang and 1Graduate Institute of Electronics Engineering and National Taiwan University and Taipei and Taiwan},
  Booktitle                = {Design Automation Conference (DAC), 2013 50th ACM / EDAC / IEEE},
  Year                     = {2013},

  Comment                  = {placement - routability},
  File                     = {:users/cao/lao/Desktop/Articles/Externes/Routability-Driven Placement for Hierarchical Mixed-Size Circuit Designs.pdf:PDF},
  Keywords                 = {ment and applies whitespace allocation during detailed placement.BonnPlace [2], CRISP [19], Ripple [9], and SimPLR [15] implicitly Physical Design, Placement, Routability allocate whitespace by inﬂating cell area according to estimated},
  Owner                    = {lao},
  Timestamp                = {2015.02.12},
  Url                      = {http://ieeexplore.ieee.org/xpl/articleDetails.jsp?tp=&arnumber=6560744&queryText%3DRoutability-Driven+Placement+for+Hierarchical+Mixed-Size+Circuit+Designs}
}

@Conference{Ou2013,
  Title                    = {Simultaneous analog placement and routing with current flow and current density considerations},
  Author                   = {Hung-Chih Ou 
Grad. Inst. of Electron. Eng., Nat. Taiwan Univ., Taipei, Taiwan 
Hsing-Chih Chang Chien ; Yao-Wen Chang},
  Booktitle                = {Design Automation Conference (DAC), 2013 50th ACM / EDAC / IEEE},
  Year                     = {2013},

  Comment                  = {placement - routing - current density},
  File                     = {:users/cao/lao/Desktop/Articles/Externes/Simultaneous Analog Placement and Routing with Current Flow and Current Density Considerations.pdf:PDF},
  Owner                    = {lao},
  Timestamp                = {2015.02.03},
  Url                      = {http://ieeexplore.ieee.org/xpl/articleDetails.jsp?tp=&arnumber=6560598&queryText%3DSimultaneous+Analog+Placement+and+Routing+with+Current+Flow+and+Current+Density+Considerations}
}

@Conference{Jangkrajarng2003,
  Title                    = {IPRAIL – Intellectual Property Reuse-based Analog IC Layout Automation},
  Author                   = {Nuttorn Jangkrajarng and Sambuddha Bhattacharya and Roy Hartono and C.-J. Richard and Shi },
  Booktitle                = {Integration, the VLSI Journal},
  Year                     = {2003},
  Number                   = {Report },

  Comment                  = {migration},
  Doi                      = {10.1016/j.vlsi.2003.08.004},
  File                     = {:users/cao/lao/Desktop/Articles/Externes/IPRAIL – Intellectual Property Reuse-based Analog IC Layout Automation.pdf:PDF},
  Institution              = {Integration, the VLSI Journal},
  Owner                    = {lao},
  Timestamp                = {2015.02.12},
  Url                      = {http://www.sciencedirect.com/science/article/pii/S0167926003000701}
}

@Conference{Jangkajarng2004,
  Title                    = {Multiple Specifications Radio-Frequency Integrated Circuit Design with Automatic Template-Driven Layout Retargeting},
  Author                   = {Nuttorn Jangkrajarng and Sambuddha Bhattacharya and Roy Hartono and C-J. Richard Shi and Department of Electrical Engineering and University of Washington},
  Booktitle                = {Design Automation Conference, 2004. Proceedings of the ASP-DAC 2004. Asia and South Pacific},
  Year                     = {2004},
  Publisher                = {IEEE},

  Comment                  = {migration},
  File                     = {:users/cao/lao/Desktop/Lien vers Externes/Multiple specifications radio-frequency integrated circuit design with automatic template-driven layout retargeting.pdf:PDF},
  Owner                    = {lao},
  Timestamp                = {2015.03.24},
  Url                      = {http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=1337607}
}

@Conference{Jangkrajarng2006,
  Title                    = {Template-Based Parasitic-Aware Optimization and Retargeting of Analog and RF Integrated Circuit Layouts},
  Author                   = {Nuttorn Jangkrajarng and Lihong Zhang and Sambuddha Bhattacharya and Nathan Kohagen and C.-J. Richard Shi},
  Booktitle                = {Computer-Aided Design, 2006. ICCAD '06. IEEE/ACM International Conference on},
  Year                     = {2006},

  Comment                  = {migration},
  File                     = {:users/cao/lao/Desktop/Lien vers Externes/Template-based parasitic-aware optimization and retargeting of analog and RF integrated circuit layouts.pdf:PDF},
  Keywords                 = {interconnections. If only the placement and routing tools are used to explore the available constraint space, the computation time Analog/RF Integrated Circuits, Layout Automation, Design would be intolerably high. Reuse, Layout Symmetry, Parasitics},
  Owner                    = {lao},
  Timestamp                = {2015.03.24},
  Url                      = {http://ieeexplore.ieee.org/xpl/login.jsp?tp=&arnumber=4110196&url=http%3A%2F%2Fieeexplore.ieee.org%2Fxpls%2Fabs_all.jsp%3Farnumber%3D4110196}
}

@Conference{Jepsen83,
  Title                    = {Macro placement by Monte Carlo annealing},
  Author                   = {D.W. Jepsen and C.D. Gellat Jr.},
  Booktitle                = {in Proc. IEEE Int. Conf. on Comp. Design},
  Year                     = {1983},
  Pages                    = {495-498},

  Owner                    = {lao},
  Timestamp                = {2017.10.18}
}

@Conference{Automated2015,
  Title                    = {An Automated and Flow Integration and to Help and Analog and Layout Design and Migration},
  Author                   = {Jou-Chun Lin, Po-Cheng Pan, Ching-Yu Chin and Hung-Ming Chen},
  Booktitle                = {SASIMI 2015 Proceedings},
  Year                     = {2015},

  Comment                  = {bof design flow},
  File                     = {:users/cao/lao/Desktop/Articles/Externes/2015 - An Automated Flow Integration to Help Analog Layout Design Migration.pdf:PDF},
  Owner                    = {lao},
  Timestamp                = {2017.09.28}
}

@Conference{Khademsameni2002,
  Title                    = {A tool for automated analog CMOS layout module generation and placement},
  Author                   = {Pedram Khademsameni and Marek Syrzycki and School of Engineeiing Science},
  Booktitle                = {Proceedmgs of the 2002 IEEE Canadian Conference on Electrilal \& Computer Engineering - 416 -},
  Year                     = {2002},
  Publisher                = {IEEE},

  Comment                  = {bof tools},
  Doi                      = {10.1109/CCECE.2002.1015261},
  File                     = {:users/cao/lao/Desktop/Articles/Externes/A tool for automated analog CMOS layout module generation and placement.pdf:PDF},
  Owner                    = {lao},
  Timestamp                = {2015.02.12},
  Url                      = {http://ieeexplore.ieee.org/xpl/articleDetails.jsp?tp=&arnumber=1015261&queryText%3Da+toold+for+automated+cmos+layout+module+placement}
}

@Article{kirkpatrick83,
  Title                    = {Optimization by simulated annealing},
  Author                   = {Kirkpatrick, Scott and Gelatt, C Daniel and Vecchi, Mario P and others},
  Journal                  = {science},
  Year                     = {1983},
  Number                   = {4598},
  Pages                    = {671--680},
  Volume                   = {220},

  Publisher                = {Washington}
}

@Article{Koda2007,
  Title                    = {Linear Programming-Based Cell Placement With Symmetry Constraints for Analog IC Layout},
  Author                   = {Koda, S. ; Dept. of Electr. \& Electron. Eng., Tokyo Univ. of Agric. \& Technol., Koganei ; Kodama, C. ; Fujiyoshi, K.},
  Journal                  = {Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on},
  Year                     = {2007},
  Pages                    = {659 - 668},
  Volume                   = {26},

  Comment                  = {placement - lu},
  Doi                      = {10.1109/TCAD.2007.891365},
  File                     = {:users/cao/lao/Desktop/Articles/Externes/Linear programming-based cell placement with symmetry constraints for analog IC layout.pdf:PDF},
  Keywords                 = {analog IC layout
 analog integrated circuit design
 cell placement
 linear programming
 seq-pair
 sequence-pair
 symmetry constraints
 topology constraints

 Analog circuits
 linear programming
 placement
 sequence-pair (seq-pair)
 symmetry constraints},
  Owner                    = {lao},
  Timestamp                = {2015.01.27},
  Url                      = {http://ieeexplore.ieee.org/xpl/articleDetails.jsp?arnumber=4135368&navigation=1}
}

@Conference{Krasnicki1999,
  Title                    = {MAELSTROM : Efficient Simulation-Based Synthesis for Custom Analog Cells},
  Author                   = {Michael Krasnicki and Rodney Phelps and Rob A. Rutenbar and L. Richard Carley and Department of Electrical and Computer Engineering},
  Booktitle                = {Design Automation Conference, 1999. Proceedings. 36th},
  Year                     = {1999},
  Publisher                = {IEEE},

  Comment                  = {tools},
  Doi                      = {10.1109/DAC.1999.782233},
  File                     = {:users/cao/lao/Desktop/Articles/Externes/MAELSTROM\: Efficient Simulation-Based Synthesis for Custom Analog Cells.pdf:PDF},
  Owner                    = {lao},
  Timestamp                = {2015.02.12},
  Url                      = {http://ieeexplore.ieee.org/xpl/articleDetails.jsp?tp=&arnumber=782233&queryText%3DMAELSTROM+%3A+Efficient+Simulation-Based+Synthesis+for+Custom+Analog+Cells}
}

@Conference{Krishnamoorthy2007,
  Title                    = {Topological Placement with Multiple Symmetry Groups of Devices for Analog Layout Design},
  Author                   = {Krishnamoorthy, K. ; Freescale Semicond. Inc., Phoenix, AZ ; Maruvada, S.C. ; Balasa, F.},
  Booktitle                = {Circuits and Systems, 2007. ISCAS 2007. IEEE International Symposium on},
  Year                     = {2007},

  Comment                  = {placement - lu},
  Doi                      = {10.1109/ISCAS.2007.378437},
  File                     = {:users/cao/lao/Desktop/Articles/Externes/Topological Placement with Multiple Symmetry Groups of Devices for Analog Layout Design.pdf:PDF},
  Keywords                 = {analog layout design
 device-level analog placement
 multiple symmetry groups
 symmetry constraints
 topological placement},
  Owner                    = {lao},
  Timestamp                = {2015.01.27},
  Url                      = {http://ieeexplore.ieee.org/xpl/articleDetails.jsp?arnumber=4253067&navigation=1}
}

@Conference{Kubo2002,
  Title                    = {Expression and Simultaneous Optimization of Placement and Routing for Analog IC Layouts},
  Author                   = {Yukiko Kubo and Shigetoshi NAKATAKE and Yoji KAJITANI and Masahiro KAWAKITA Dept. of Information and Media Sciences; The University of Kitakyush 
System LSI Div and Semiconductor Company and Toshiba Corp},
  Booktitle                = {Proceedings of the 15th International Conference on VLSI Design (VLSID 02)},
  Year                     = {2002},
  Publisher                = {IEEE},

  Comment                  = {bof tools},
  Doi                      = {10.1109/ASPDAC.2002.994964},
  File                     = {:users/cao/lao/Desktop/Articles/Externes/Expression and Simultaneous Optimization of Placement and Routing for Analog IC Layouts.pdf:PDF},
  Owner                    = {lao},
  Timestamp                = {2015.02.12},
  Url                      = {http://ieeexplore.ieee.org/xpl/articleDetails.jsp?tp=&arnumber=994964&queryText%3DExpression+and+Simultaneous+Optimization+of+Placement+and+Routing+for+Analog+IC+Layouts}
}

@Book{Lampaert1999,
  Title                    = {Analog layout generation for performance and manufacturability},
  Author                   = {Koen Lampaert and Georges Gielen and Willy Sansen},
  Editor                   = {Springer},
  Publisher                = {Springer US},
  Year                     = {1999},

  Comment                  = {SOA - placement + routing},
  Doi                      = {10.1007/978-1-4757-4501-6},
  File                     = {:users/cao/lao/Desktop/Lien vers Externes/Analog layout generation for performance and manufacturability.pdf:PDF},
  Owner                    = {lao},
  Timestamp                = {2015.03.12},
  Url                      = {http://link.springer.com/book/10.1007%2F978-1-4757-4501-6}
}

@Book{Lavagno2006,
  Title                    = {EDA for IC Implementation, Circuit Design, and Process Technology},
  Author                   = {Luciano Lavagno and Louis Scheffer and Grant Martin},
  Editor                   = {CRC Press},
  Publisher                = {Electronic Design Automation for Integrated Circuits},
  Year                     = {2006},

  Comment                  = {SOA - Mixed circuit interface},
  File                     = {:users/cao/lao/Desktop/Articles/Externes/EDA for IC Implementation, Circuit Design, and Process Technology.pdf:PDF},
  Owner                    = {lao},
  Timestamp                = {2015.02.12},
  Url                      = {http://lib.lhu.edu.vn/ViewFile/8119}
}

@Conference{Lin2010,
  Title                    = {Performance-driven analog placement considering boundary constraint},
  Author                   = {Lin, Cheng-Wu and Lin, Jai-Ming and Huang, Chun-Po and Chang, Soon-Jyh},
  Booktitle                = {Proceedings of the 47th Design Automation Conference},
  Year                     = {2010},
  Organization             = {ACM},
  Pages                    = {292--297},

  Comment                  = {placement},
  File                     = {:users/cao/lao/Desktop/Articles/Externes/Performance-driven Analog Placement Considering Boundary Constraint.pdf:PDF},
  Keywords                 = {Analog placement, symmetry, boundary constraint an input or output port is placed inside the island},
  Owner                    = {lao},
  Timestamp                = {2015.02.02},
  Url                      = {http://ieeexplore.ieee.org/xpl/articleDetails.jsp?tp=&arnumber=5523405}
}

@Conference{Lin2011,
  Title                    = {Routing-Aware Placement Algorithms for Modem Analog Integrated Circuits},
  Author                   = {Cheng-Wu Lin and Cheng-Chung Lu and Chun-Po Huang and Soon-Jyh Chang and Jai-Ming Lin and Department of Electrical Engineering and National Cheng Kung University and Tainan and Taiwan and R.O.C},
  Booktitle                = {Circuits and Systems (MWSCAS), 2011 IEEE 54th International Midwest Symposium on},
  Year                     = {2011},
  Publisher                = {IEEE},

  Comment                  = {placement},
  File                     = {:users/cao/lao/Desktop/Articles/Externes/Routing-Aware Placement Algorithms for Modem Analog Integrated Circuits .pdf:PDF},
  Owner                    = {lao},
  Timestamp                = {2015.02.12},
  Url                      = {http://ieeexplore.ieee.org/xpl/articleDetails.jsp?tp=&arnumber=6026537&queryText%3DRouting-Aware+Placement+Algorithms+for+Modem+Analog+Integrated+Circuits}
}

@Conference{Lin2012,
  Title                    = {Routability-driven Placement Algorithm for Analog Integrated Circuits},
  Author                   = {Cheng-Wu Lin and Cheng-Chung Lu and Jai-Ming Lin and Soon-Jyh Chang},
  Booktitle                = {ISPD '12 Proceedings of the 2012 ACM international symposium on International Symposium on Physical Design},
  Year                     = {2012},

  Comment                  = {placement},
  File                     = {:users/cao/lao/Desktop/Articles/Externes/Routability-driven Placement Algorithm for Analog Integrated Circuits.pdf:PDF},
  Keywords                 = {Analog placement, routability dummy nodes and additional constraint edges for symmetry},
  Owner                    = {lao},
  Timestamp                = {2015.02.12},
  Url                      = {http://dl.acm.org/citation.cfm?id=2160934}
}

@Article{Lin2004a,
  Title                    = {TCG-S: orthogonal coupling of P*-admissible representation with worst case linear-time packing scheme},
  Author                   = {Lin, JM and Chang, YW},
  Journal                  = {IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems},
  Year                     = {2004},
  Number                   = {6},
  Pages                    = {968--980},
  Volume                   = {23},

  Comment                  = {placement},
  Doi                      = {10.1109/tcad.2004.828114},
  File                     = {:users/cao/lao/Desktop/Lien vers Externes/TCG-S\: orthogonal coupling of P*-admissible representations for general floorplans.pdf:PDF},
  ISSN                     = {0278-0070},
  Owner                    = {lao},
  Publisher                = {Institute of Electrical \& Electronics Engineers (IEEE)},
  Timestamp                = {2015.03.19},
  Url                      = {http://dx.doi.org/10.1109/TCAD.2004.828114}
}

@Conference{Lin2001,
  Title                    = {TCG: a transitive closure graph-based representation for non-slicing floorplans},
  Author                   = {Lin, Jai-Ming and Chang, Yao-Wen},
  Booktitle                = {Proceedings of the 38th annual Design Automation Conference},
  Year                     = {2001},
  Organization             = {ACM},
  Pages                    = {764--769},

  Comment                  = {placement},
  File                     = {:users/cao/lao/Desktop/Lien vers Externes/TCG\: A transitive closure graph-based representation for general floorplans.pdf:PDF},
  Keywords                 = {Floorplanning, Layout, Physical Design, Tran- search an optimal solution for module placement. Since the},
  Owner                    = {lao},
  Timestamp                = {2015.03.19},
  Url                      = {http://ieeexplore.ieee.org/xpl/articleDetails.jsp?tp=&arnumber=1393028&url=http%3A%2F%2Fieeexplore.ieee.org%2Fxpls%2Fabs_all.jsp%3Farnumber%3D1393028}
}

@Conference{Ming2005,
  Title                    = {Placement with symmetry constraints for analog layout design using TCG-S},
  Author                   = {Lin, Jai-Ming and Wu, Guang-Ming and Chang, Yao-Wen and Chuang, Jen-Hui},
  Booktitle                = {Proceedings of the 2005 Asia and South Pacific Design Automation Conference},
  Year                     = {2005},
  Organization             = {ACM},
  Pages                    = {1135--1137},

  Comment                  = {placement},
  Doi                      = {10.1109/ASPDAC.2005.1466541},
  File                     = {:users/cao/lao/Desktop/Articles/Externes/Placement with Symmetry Constraints for Analog layout Design using TCG-S.pdf:PDF},
  Keywords                 = {TCG-S
 analog layout design
 area utilization
 device matching
 module placement
 polynomial-time packing algorithm
 symmetry constraints
 symmetry modules
 transitive closure graph-sequence},
  Owner                    = {lao},
  Timestamp                = {2015.01.26},
  Url                      = {http://ieeexplore.ieee.org/xpl/abstractKeywords.jsp?tp=&arnumber=1466541&queryText%3DPlacement+with+symmetry+constraints+for+analog+layout+design}
}

@Conference{lina2012,
  Title                    = {Augmenting slicing trees for analog placement},
  Author                   = {Lin, Mark Po-Hung and Chiang, Bo-Hao and Chang, Jen-Chieh and Wu, Yu-Chang and Chang, Rong-Guey and Lee, Shuenn-Yuh},
  Booktitle                = {Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD), 2012 International Conference on},
  Year                     = {2012},
  Organization             = {IEEE},
  Pages                    = {57-60},

  File                     = {:users/cao/lao/Desktop/Articles/Externes/Augmenting Slicing Trees for Analog Placement.pdf:PDF}
}

@Article{Lin11,
  Title                    = {Thermal-Driven Analog Placement Considering Device Matching},
  Author                   = {Lin, Mark Po-Hung and Zhang, Hongbo and Wong, Martin DF and Chang, Yao-Wen},
  Journal                  = {IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems},
  Year                     = {2011},
  Number                   = {3},
  Pages                    = {325--336},
  Volume                   = {30},

  Comment                  = {placement - SA},
  Doi                      = {10.1109/TCAD.2010.2097308},
  File                     = {:users/cao/lao/Desktop/Articles/Externes/Thermal-Driven Analog Placement Considering Device Matching.pdf:PDF},
  Keywords                 = {analog circuits
 common-centroid constraints
 device matching
 power devices
 thermal effect
 thermal gradient
 thermal profile
 thermal-driven analog placement
 thermally-sensitive devices},
  Owner                    = {lao},
  Publisher                = {IEEE},
  Timestamp                = {2015.01.12},
  Url                      = {http://ieeexplore.ieee.org/xpl/articleDetails.jsp?arnumber=5715604}
}

@Article{Lin09,
  Title                    = {Analog placement based on symmetry-island formulation},
  Author                   = {Lin, Po-Hung and Chang, Yao-Wen and Lin, Shyh-Chang},
  Journal                  = {IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems},
  Year                     = {2009},
  Number                   = {6},
  Pages                    = {791--804},
  Volume                   = {28},

  Comment                  = {placement - lu},
  Doi                      = {10.1109/TCAD.2009.2017433},
  File                     = {:users/cao/lao/Desktop/Articles/Externes/Analog Placement Based on Symmetry-Island Formulation.pdf:PDF;:users/cao/lao/Desktop/Articles/Externes/Analog Placement Based on Novel Symmetry-Island Formulation.pdf:PDF},
  Keywords                 = {B*-tree representation
automatically symmetric-feasible B*-trees
linear-time-packing algorithm
nonsymmetric modules
symmetry islands
symmetry-island formulation
topological floorplan representations},
  Owner                    = {lao},
  Publisher                = {IEEE},
  Timestamp                = {2014.12.17},
  Url                      = {http://ieeexplore.ieee.org/xpl/articleDetails.jsp?tp=&arnumber=4957593&url=http%3A%2F%2Fieeexplore.ieee.org%2Fxpls%2Fabs_all.jsp%3Farnumber%3D4957593}
}

@Conference{Lin2008,
  Title                    = {Analog Placement and Based on Hierarchical and Module Clustering},
  Author                   = {Po-Hung Lin and Shyh-Chang Lin},
  Booktitle                = {DAC 08 Proceedings of the 45th annual Design Automation Conference},
  Year                     = {2008},

  Comment                  = {placement},
  File                     = {:users/cao/lao/Desktop/Lien vers Externes/Analog placement based on hierarchical module clustering.pdf:PDF},
  Keywords                 = {Analog placement, ﬂoorplanning mon centroid placement for a matching device group. For exam- ple, Lin et al. [10] proposed a pattern based approach by predeﬁn},
  Owner                    = {lao},
  Timestamp                = {2015.03.18},
  Url                      = {http://dl.acm.org/citation.cfm?id=1391484}
}

@Conference{Lintt2007,
  Title                    = {A Matching-based Placement and Routing System for Analog Design},
  Author                   = {Po-Hung Lintt and Ho-Che Yut and Tian-Hau Tsait and Shyh-Chang Lint and Graduate Institute of Electronics Engineering and National Taiwan University and Taipei and Taiwant},
  Booktitle                = {VLSI Design, Automation and Test, 2007. VLSI-DAT 2007. International Symposium on},
  Year                     = {2007},
  Publisher                = {IEEE},

  Comment                  = {placement},
  File                     = {:users/cao/lao/Desktop/Lien vers Externes/A Matching-based placement and routing system for analog design.pdf:PDF},
  Owner                    = {lao},
  Timestamp                = {2015.03.31},
  Url                      = {http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=4239392}
}

@Conference{Liu2007,
  Title                    = {Thermal-driven Symmetry Constraint for Analog Layout with CBL Representation},
  Author                   = {Jiayi Liu and Sheqin Dong and Yuchun Ma and Di Long and Xianlong Hong},
  Booktitle                = {Design Automation Conference, 2007. ASP-DAC '07. Asia and South Pacific},
  Year                     = {2007},
  Publisher                = {IEEE},

  Comment                  = {placement},
  File                     = {:users/cao/lao/Desktop/Lien vers Externes/Thermal-driven Symmetry Constraint for Analog Layout with CBL representation.pdf:PDF},
  Owner                    = {lao},
  Timestamp                = {2015.03.19},
  Url                      = {http://ieeexplore.ieee.org/xpl/articleDetails.jsp?tp=&arnumber=4196030&url=http%3A%2F%2Fieeexplore.ieee.org%2Fxpls%2Fabs_all.jsp%3Farnumber%3D4196030}
}

@Conference{Liu2010,
  Title                    = {A Performance-Constrained and Template-Based Layout and Retargeting and Algorithm for Analog and Integrated Circuits},
  Author                   = {Zheng Liu and Lihong Zhang},
  Booktitle                = {ASPDAC 10 Proceedings of the 2010 Asia and South Pacific Design Automation Conference},
  Year                     = {2010},
  Publisher                = {IEEE},

  Comment                  = {migration},
  File                     = {:users/cao/lao/Desktop/Lien vers Externes/A performance-constrained template-based layout retargeting algorithm for analog integrated circuits.pdf:PDF},
  Owner                    = {lao},
  Timestamp                = {2015.03.23},
  Url                      = {http://dl.acm.org/citation.cfm?id=1899785}
}

@Article{Lourenco2014,
  Title                    = {Floorplan-aware analog IC sizing and optimization based on topological constraints},
  Author                   = {Lourenço, Nuno and Canelas, António and Póvoa, Ricardo and Martins, Ricardo and Horta, Nuno},
  Journal                  = {Integration, the VLSI Journal},
  Year                     = {2014},

  Month                    = {Jan},
  Pages                    = {183–197},
  Volume                   = {48},

  Comment                  = {tools - template},
  Doi                      = {10.1016/j.vlsi.2014.07.002},
  File                     = {:users/cao/lao/Desktop/Articles/Externes/Floorplan-aware analog IC sizing and optimization based on topological constraints.pdf:PDF},
  ISSN                     = {0167-9260},
  Owner                    = {lao},
  Publisher                = {Elsevier BV},
  Timestamp                = {2015.02.12},
  Url                      = {http://dx.doi.org/10.1016/j.vlsi.2014.07.002}
}

@Conference{Lourenco2003,
  Title                    = {LAYGEN - An evolutionary approach to automatic analog IC layout generation},
  Author                   = {Nuno Lourenco and Nuno Horta},
  Booktitle                = {Electronics, Circuits and Systems, 2005. ICECS 2005. 12th IEEE International Conference on},
  Year                     = {2003},

  Comment                  = {tools},
  File                     = {:users/cao/lao/Desktop/Lien vers Externes/LAYGEN-An evolutionary approach to automatic analog IC layout generation.pdf:PDF},
  Owner                    = {lao},
  Timestamp                = {2015.03.23},
  Url                      = {http://ieeexplore.ieee.org/xpl/articleDetails.jsp?arnumber=4633414}
}

@Conference{Lourenco2012,
  Title                    = {GENOM-POF: multi-objective evolutionary synthesis of analog ICs with corners validation},
  Author                   = {Nuno Lourenço and Nuno Horta},
  Booktitle                = {GECCO '12 Proceedings of the 14th annual conference on Genetic and evolutionary computation},
  Year                     = {2012},

  Comment                  = {tools},
  File                     = {:users/cao/lao/Desktop/Lien vers Externes/GENOM-POF\: multi-objective evolutionary synthesis of analog ICs with corners validation.pdf:PDF},
  Keywords                 = {circuits are integrated together. Multi-Objective Optimization, Analog IC Sizing},
  Owner                    = {lao},
  Timestamp                = {2015.03.26},
  Url                      = {http://dl.acm.org/citation.cfm?id=2330318}
}

@Conference{Lourenco2006,
  Title                    = {LAYGEN - Automatic Layout Generation of Analog ICs from Hierarchical Template Descriptions},
  Author                   = {Nuno Lourenco and Michele Vianello and Jorge Guilhermel and Nuno Horta},
  Booktitle                = {Research in Microelectronics and Electronics 2006, Ph. D.},
  Year                     = {2006},
  Publisher                = {IEEE},

  Comment                  = {tools},
  File                     = {:users/cao/lao/Desktop/Lien vers Externes/LAYGEN-Automatic layout generation of analog ICS from hierarchical template descriptions.pdf:PDF},
  Owner                    = {lao},
  Timestamp                = {2015.03.23},
  Url                      = {http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=1689934}
}

@Article{Ma2011,
  Title                    = {Simultaneous Handling of Symmetry, Common Centroid, and General Placement Constraints},
  Author                   = {Ma, Qiang and Xiao, Linfu and Tam, Yiu-Cheong and Young, Evangeline F. Y.},
  Journal                  = {IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems},
  Year                     = {2011},

  Month                    = {Jan},
  Number                   = {1},
  Pages                    = {85-95},
  Volume                   = {30},

  Comment                  = {placement},
  Doi                      = {10.1109/tcad.2010.2064490},
  File                     = {:users/cao/lao/Desktop/Articles/Externes/Simultaneous Handling of Symmetry, Common Centroid, and General Placement Constraints.pdf:PDF},
  ISSN                     = {1937-4151},
  Owner                    = {lao},
  Publisher                = {Institute of Electrical \& Electronics Engineers (IEEE)},
  Timestamp                = {2015.02.04},
  Url                      = {http://dx.doi.org/10.1109/TCAD.2010.2064490}
}

@Book{Horta10,
  Title                    = {Analog Circuits and Systems Optimization based on Evolutionary Computation Techniques},
  Author                   = {Manuel F. M. Barros ,
Jorge M. C. Guilherme 
Nuno C. G. Horta},
  Editor                   = {Springer Berlin Heidelberg},
  Publisher                = {Springer Berlin Heidelberg},
  Year                     = {2010},

  Doi                      = {10.1007/978-3-642-12346-7},
  File                     = {:users/cao/lao/Desktop/Articles/Externes/Analog Circuits and Systems Optimization based on Evolutionary Computation Techniques.pdf:PDF},
  Keywords                 = {CMOS - Transistor - automation - complexity - development - environment - learning - optimization},
  Owner                    = {lao},
  Timestamp                = {2015.01.12},
  Url                      = {http://link.springer.com/book/10.1007%2F978-3-642-12346-7}
}

@Conference{lin2015,
  Title                    = {DeMixGen: Deterministic Mixed-signal Layout Generation with Separated Analog and Digital Signal Paths},
  Author                   = {Mark Po-Hung Lin, Po-Hsun Chang, Shuenn-Yuh Lee, and Helmut E. Graeb},
  Booktitle                = {IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS and MANUSCRIPT},
  Year                     = {2015},
  Publisher                = {IEEE},

  Comment                  = {routing - placement - mixed signal},
  Doi                      = {10.1109/TCAD.2015.2501295,},
  File                     = {:users/cao/lao/Desktop/Articles/Externes/2015 - DeMixGen\: Deterministic Mixed-signal Layout.pdf:PDF},
  Keywords                 = {Mixed-signal design, signal path separation, + - analog layout, analog placement, analog routing, physical design, slicing tree, noise, crosstalk, symmetry},
  Owner                    = {lao},
  Timestamp                = {2017.09.28}
}

@Conference{Lin2016,
  Title                    = {Recent Research and Development and New and Challenges and in Analog and Layout Synthesis},
  Author                   = {Mark Po-Hung Lin , Yao-Wen Chang, and Chih-Ming Hung},
  Booktitle                = {Design Automation Conference (ASP-DAC), 2016 21st Asia and South Pacific},
  Year                     = {2016},
  Publisher                = {IEEE},

  Timestamp                = {2017.09.28}
}

@Conference{Layout2016,
  Title                    = {Analog Layout and Automation via Self-organization and Enhancing the Novel and SWARM Approach},
  Author                   = {Daniel Marolt and Jurgen Scheible, Goran Jerke and Vinko Marolt},
  Booktitle                = {VII Latin American Symposium on Circuits and Systems (LASCAS)},
  Year                     = {2016},
  Publisher                = {IEEE},

  Comment                  = {placement - PCells},
  File                     = {:users/cao/lao/Desktop/Articles/Externes/Analog layout automation via Self-organization\: Enhancing the Novel SWARM approach.pdf:PDF},
  Owner                    = {lao},
  Timestamp                = {2017.09.29}
}

@Article{Martens2008,
  Title                    = {Classification of analog synthesis tools based on their architecture selection mechanisms},
  Author                   = {Martens, E. and Gielen, G.},
  Journal                  = {Integration, the VLSI Journal},
  Year                     = {2008},

  Month                    = {Feb},
  Number                   = {2},
  Pages                    = {238-252},
  Volume                   = {41},

  Comment                  = {SOA - tools},
  Doi                      = {10.1016/j.vlsi.2007.06.001},
  File                     = {:users/cao/lao/Desktop/Lien vers Externes/Classification of analog synthesis tools based on their architecture selection mechanisms.pdf:PDF},
  ISSN                     = {0167-9260},
  Owner                    = {lao},
  Publisher                = {Elsevier BV},
  Timestamp                = {2015.03.20},
  Url                      = {http://dx.doi.org/10.1016/j.vlsi.2007.06.001}
}

@Conference{Martins2015,
  Title                    = {Analog IC Placement using Absolute Coordinates and a Hierarchical Combination of Pareto Optimal Fronts},
  Author                   = {Ricardo Martins and Nuno Lourenço and Nuno Horta},
  Booktitle                = {Ph.D. Research in Microelectronics and Electronics (PRIME), 2015 11th Conference on},
  Year                     = {2015},
  Publisher                = {IEEE},

  Comment                  = {placement - SA},
  File                     = {:users/cao/lao/Desktop/Articles/Externes/Analog IC Placement using absolute coordinates and hierarchical combination of pareto optimal fronts.pdf:PDF},
  Owner                    = {lao}
}

@Conference{Martins2012,
  Title                    = {AIDA: Automated analog IC design flow from circuit level to layout},
  Author                   = {Martins, R. and Lourenco, N. and Rodrigues, S. and Guilherme, J. and Horta, N.},
  Booktitle                = {Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD), 2012 International Conference on},
  Year                     = {2012},

  Comment                  = {tools},
  File                     = {:users/cao/lao/Desktop/Lien vers Externes/AIDA\: Automated analog IC design flow from circuit level to layout.pdf:PDF},
  Owner                    = {lao},
  Timestamp                = {2015.03.26},
  Url                      = {http://ieeexplore.ieee.org/xpl/articleDetails.jsp?arnumber=6339409}
}

@Conference{Maruvada2005,
  Title                    = {Deterministic skip lists in analog topological placement},
  Author                   = {Maruvada, Sarat C and Berkman, Ariel and Krishnamoorthy, Karthik and Balasa, Florin},
  Booktitle                = {ASIC, 2005. ASICON 2005. 6th International Conference On},
  Year                     = {2005},
  Organization             = {IEEE},
  Pages                    = {834--837},
  Volume                   = {2},

  Comment                  = {placement - lu},
  Doi                      = {10.1109/ICASIC.2005.1611437},
  File                     = {:users/cao/lao/Desktop/Articles/Externes/Deterministic Skip Lists in Analog Topological Placement.pdf:PDF},
  Keywords                 = {analog topological placement
 deterministic skip lists
 symmetric-feasible binary tree representations
 symmetry constraints},
  Owner                    = {lao},
  Timestamp                = {2015.01.27},
  Url                      = {http://ieeexplore.ieee.org/xpl/articleDetails.jsp?tp=&arnumber=1611437&url=http%3A%2F%2Fieeexplore.ieee.org%2Fxpls%2Fabs_all.jsp%3Farnumber%3D1611437}
}

@Conference{Flexible1993,
  Title                    = {ALSYN: Flexible and Rule-Based and Layout Synthesis and for Analog and IC’s},
  Author                   = {Meyer zu Bexten, V. and Moraga, Claudio and Klinke, R. and Brockherde, W. and Hess, K.-G.},
  Booktitle                = {IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 28, NO. 3. MARCH},
  Year                     = {1993},
  Publisher                = {IEEE},

  Comment                  = {tools},
  File                     = {:users/cao/lao/Desktop/Lien vers Externes/ALSYN- flexible rule-based layout synthesis for analog ICs.pdf:PDF},
  Owner                    = {lao},
  Timestamp                = {2015.03.23},
  Url                      = {http://ieeexplore.ieee.org/xpl/abstractAuthors.jsp?arnumber=209992}
}

@Conference{MichaelEick10,
  Title                    = {Automatic Generation of Hierarchical Placement Rules for Analog Integrated Circuits},
  Author                   = {Michael Eick, Martin Strasser, Helmut E. Graeb, Ulf Schlichtmann

Institute for Electronic Design Automation, Technische Universität München, Munich, Germany},
  Booktitle                = {ISPD '10 Proceedings of the 19th international symposium on Physical design},
  Year                     = {2010},
  Pages                    = {47-54},
  Publisher                = {ACM New York, NY, USA ©2010},

  Comment                  = {Placement - lu},
  Doi                      = {10.1145/1735023.1735039},
  File                     = {:users/cao/lao/Desktop/Articles/Externes/Automatic generation of hierarchical placement rules for analog integrated circuits.pdf:PDF},
  Keywords                 = {algorithms, analog, integrated circuits, constraints design, design aids, hierarchical placement, rules placement},
  Owner                    = {lao},
  Timestamp                = {2014.12.16},
  Url                      = {http://dl.acm.org/citation.cfm?id=1735039}
}

@Conference{Mitra1992,
  Title                    = {System-level Routing of Mixed-Signal ASICs in WREN},
  Author                   = {Sujoy Mitra and Sudip K. Nag and Rob A. Rutenbar and L. Richard Carley},
  Booktitle                = {ICCAD '92 Proceedings of the 1992 IEEE/ACM international conference on Computer-aided design},
  Year                     = {1992},

  Comment                  = {routing},
  File                     = {:users/cao/lao/Desktop/Lien vers Externes/System-level routing of mixed-signal ASICs in WREN.pdf:PDF},
  Owner                    = {lao},
  Timestamp                = {2015.03.30},
  Url                      = {http://dl.acm.org/citation.cfm?id=304141}
}

@Conference{Mohamed2017,
  Title                    = {Analog Layout Placement Retargeting using Satisfiability Modulo Theories},
  Author                   = {Aya Mohamed and Mohamed Dessouky and Sherif M. Saif},
  Booktitle                = {Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD), 2017 14th International Conference on},
  Year                     = {2017},
  Publisher                = {IEEE},

  Comment                  = {placement - PCells - SMT},
  File                     = {:users/cao/lao/Desktop/Articles/Externes/Analog Layout Placement Retargeting using Satisfiability Modulo Theories.pdf:PDF},
  Keywords                 = {analog layout; retargeting; SMT; placement Similar to [5], this work performs retargeting based on},
  Owner                    = {lao},
  Timestamp                = {2017.09.29}
}

@Conference{Electrical4799,
  Title                    = {Efficient ILP-Based Variant-Grid Analog Router},
  Author                   = {Mohammad Torabi, Lihong Zhang},
  Booktitle                = {ISCAS},
  Year                     = {2016},
  Publisher                = {IEEE},

  Comment                  = {routing - ILP},
  File                     = {:users/cao/lao/Desktop/Articles/Externes/Efficient ILP-Based Variant-Grid Analog Router.pdf:PDF},
  Owner                    = {lao},
  Timestamp                = {2017.09.29}
}

@Article{Murata1996,
  Title                    = {VLSI module placement based on rectangle-packing by the sequence-pair},
  Author                   = {Murata, Hiroshi and Fujiyoshi, Kunihiro and Nakatake, Shigetoshi and Kajitani, Yoji},
  Journal                  = {IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems},
  Year                     = {1996},
  Number                   = {12},
  Pages                    = {1518--1524},
  Volume                   = {15},

  Comment                  = {placement},
  File                     = {:users/cao/lao/Desktop/Lien vers Externes/VLSI Module Placement Based on Rectangle-Packing by the Sequence-Pair.pdf:PDF},
  Owner                    = {lao},
  Publisher                = {IEEE},
  Timestamp                = {2015.03.17},
  Url                      = {http://ieeexplore.ieee.org/xpl/login.jsp?tp=&arnumber=552084&url=http%3A%2F%2Fieeexplore.ieee.org%2Fxpls%2Fabs_all.jsp%3Farnumber%3D552084}
}

@Article{Nakatake1998,
  Title                    = {Module Packing and Based on the BSG-Structure and IC Layout and Applications},
  Author                   = {Nakatake, S. ; Dept. of Electr. \& Electron. Eng., Tokyo Inst. of Technol., Japan ; Fujiyoshi, K. ; Murata, H. ; Kajitani, Y.},
  Journal                  = {Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on},
  Year                     = {1998},
  Pages                    = {519 - 530},
  Volume                   = {Volume:17},

  Booktitle                = {IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 17, NO. 6, JUNE},
  Comment                  = {placement},
  Doi                      = {10.1109/43.703832},
  File                     = {:users/cao/lao/Desktop/Articles/Externes/Module Packing Based on the BSG-Structure and IC Layout Applications.pdf:PDF},
  Keywords                 = {BSG structure
binary relation
bounded-sliceline grid
compaction
integrated circuit layout design
module packing
simulated annealing
worksheet},
  Owner                    = {lao},
  Publisher                = {IEEE},
  Timestamp                = {2015.01.29},
  Url                      = {http://ieeexplore.ieee.org/xpl/articleDetails.jsp?arnumber=703832}
}

@Conference{Lourenco2016,
  Title                    = {AIDA: Layout-aware analog circuit level sizing with in-loop layout generation},
  Author                   = {Nuno Lourenço, Ricardo Martins, António Canelas, Ricardo Póvoa, and Nuno Horta},
  Booktitle                = {INTEGRATION, the VLSI journal (2016)},
  Year                     = {2016},

  Comment                  = {tools - SOA},
  Doi                      = {10.1016/j.vlsi.2016.04.009},
  File                     = {:users/cao/lao/Desktop/Articles/Externes/AIDA\: Layout-aware analog circuit level sizing with in-loop layout generation.pdf:PDF},
  Owner                    = {lao},
  Timestamp                = {2017.09.29}
}

@Conference{Ou2012,
  Title                    = {Non-Uniform Multilevel Analog Routing with Matching Constraints},
  Author                   = {Hung-Chih Ou and Hsing-Chih Chang Chien and Yao-Wen Chang and 1Graduate Institute of Electronics Engineering and National Taiwan University and Taipei and Taiwan},
  Booktitle                = {Design Automation Conference (DAC), 2012 49th ACM/EDAC/IEEE},
  Year                     = {2012},

  Comment                  = {routing},
  File                     = {:users/cao/lao/Desktop/Articles/Externes/Non-Uniform Multilevel Analog Routing with Matching Constraints.pdf:PDF},
  Keywords                 = {to the other side for matched nets [9]. Later works in [4, 8, 12, 13, 14]proposed a maze-based router to further consider the non-symmetric Physical Design, Routing, Analog ICs obstacles. These approaches consider both the real obstacles and the},
  Owner                    = {lao},
  Timestamp                = {2015.02.12},
  Url                      = {http://ieeexplore.ieee.org/xpl/articleDetails.jsp?tp=&arnumber=6241560&queryText%3DNon-Uniform+Multilevel+Analog+Routing+with+Matching+Constraints}
}

@Conference{Ou2015a,
  Title                    = {Cutting Structure-Aware Analog Placement Based on Self-Aligned Double Patterning with E-Beam Lithography},
  Author                   = {Hung-Chih Ou and Kai-Han Tseng and Yao-Wen Chang},
  Booktitle                = {DAC ’15},
  Year                     = {2015},

  Comment                  = {bof placement},
  Doi                      = {.org/10.1145/2744769.2744813.},
  File                     = {:users/cao/lao/Desktop/Articles/Externes/Cutting structure-aware analog placement based on self-aligned double patternng with e-beam lithograph.pdf:PDF},
  Keywords                 = {feature boundary that is not surrounded by a spacer, might still oc- cur in the SADP process. For example, a section of the red boundary},
  Owner                    = {lao},
  Timestamp                = {2017.09.29}
}

@Conference{Ou2015,
  Title                    = {Layout-Dependent-Effects-Aware Analytical Analog Placement},
  Author                   = {Hung-Chih Ou and Kai-Han Tseng and Jhao-Yan Liu and I-Peng Wu and Yao-Wen Chang and 1Graduate Institute of Electronics Engineering and National Taiwan University and Taipei and Taiwan},
  Booktitle                = {DAC ’15, June 07 - 11, 2015},
  Year                     = {2015},

  Comment                  = {placement},
  Doi                      = {.org/10.1145/2744769.2744865.},
  File                     = {:users/cao/lao/Desktop/Articles/Externes/2015 - Layout-Dependent-Effects-Aware Analytical Analog Placement.pdf:PDF},
  Keywords                 = {by the OSE, several stress-aware placement optimization techniques for digital circuits were proposed [6, 9]. For analog circuits, not much ex},
  Owner                    = {lao},
  Timestamp                = {2017.09.28}
}

@Conference{Owen1995,
  Title                    = {BALLISTIC: An Analog Layout Language},
  Author                   = {B. R. Owen and R. Duncan and S. Jantzi and C. Ouslis and S. Rezania and K. Martin},
  Booktitle                = {Custom Integrated Circuits Conference, 1995., Proceedings of the IEEE 1995},
  Year                     = {1995},
  Publisher                = {IEEE},

  Comment                  = {devices},
  File                     = {:users/cao/lao/Desktop/Lien vers Externes/BALLISTIC\: an analog layout language.pdf:PDF},
  Owner                    = {lao},
  Timestamp                = {2015.03.23},
  Url                      = {http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=518134}
}

@Conference{Analog2012,
  Title                    = {Maze routing algorithms with exact matching constraints for analog and mixed signal designs},
  Author                   = {M.M. Ozdal and 
Hentschke, R.F and
Strategic CAD Labs., Intel Corp., Hillsboro, OR, USA},
  Booktitle                = {Computer-Aided Design (ICCAD), 2012 IEEE/ACM International Conference on},
  Year                     = {2012},
  Publisher                = {IEEE},

  Comment                  = {routing},
  File                     = {:users/cao/lao/Desktop/Articles/Externes/Maze Routing Algorithms with Exact Matching Constraints for Analog and Mixed Signal Designs.pdf:PDF},
  Owner                    = {lao},
  Timestamp                = {2015.02.12},
  Url                      = {http://ieeexplore.ieee.org/xpl/abstractAuthors.jsp?tp=&arnumber=6386599}
}

@Conference{Mustafa2009,
  Title                    = {Exact Route Matching Algorithms for Analog and Mixed Signal Integrated Circuits},
  Author                   = {Muhammet Mustafa Ozdal and Renato Fernandes Hentschke},
  Booktitle                = {ICCAD '09 Proceedings of the 2009 International Conference on Computer-Aided Design},
  Year                     = {2009},

  Comment                  = {routing},
  File                     = {:users/cao/lao/Desktop/Lien vers Externes/Exact route matching algorithms for analog and mixed signal integrated circuits.pdf:PDF},
  Keywords                 = {Configuration 3 1.34 ps 1.34 ps 0 ps},
  Owner                    = {lao},
  Timestamp                = {2015.03.31},
  Url                      = {http://dl.acm.org/citation.cfm?id=1687442}
}

@Conference{Pan2012,
  Title                    = {Configurable Analog Routing Methodology via Technology and Design Constraint Unification},
  Author                   = {Po-Cheng Pan and Hung-Ming Chen and Yi-Kan Cheng and Jill Liu and Wei-Yi Hu and ∗Institute of Electronics and National Chiao Tung University and Hsinchu and Taiwan},
  Booktitle                = {Computer-Aided Design (ICCAD), 2012 IEEE/ACM International Conference on},
  Year                     = {2012},
  Publisher                = {IEEE},

  Comment                  = {routing},
  File                     = {:users/cao/lao/Desktop/Articles/Externes/Configurable Analog Routing Methodology via Technology.pdf:PDF},
  Owner                    = {lao},
  Timestamp                = {2015.02.12},
  Url                      = {http://ieeexplore.ieee.org/xpl/articleDetails.jsp?tp=&arnumber=6386736&queryText%3DConfigurable+Analog+Routing+Methodology+via+Technology+and+Design+Constraint+Unification}
}

@Conference{FlorinBalasa2000,
  Title                    = {Block placement with symmetry constraints based on the O-tree non-slicing representation},
  Author                   = {Pang, Yingxin and Balasa, Florin and Lampaert, Koen and Cheng, Chung-Kuan},
  Booktitle                = {Proceedings of the 37th Annual Design Automation Conference},
  Year                     = {2000},
  Organization             = {ACM},
  Pages                    = {464--467},

  Comment                  = {placement - lu},
  Doi                      = {10.1145/337292.337545},
  File                     = {:users/cao/lao/Desktop/Articles/Externes/Block Placement with Symmetry Constraints based on the O-tree Non-Slicing Representation.pdf:PDF},
  Keywords                 = {design 
experimentation 
measurement 
performance 
placement and routing 
theory trees},
  Owner                    = {lao},
  Timestamp                = {2015.01.26},
  Url                      = {http://dl.acm.org/citation.cfm?doid=337292.337545}
}

@Conference{Fast2015,
  Title                    = {A Fast and Prototyping Framework and for Analog and Layout and Migration With and Planar Preservation},
  Author                   = {Po-Cheng Pan, Ching-Yu Chin, Hung-Ming Chen, Tung-Chieh Chen, Chin-Chieh Lee, and Jou-Chun Lin},
  Booktitle                = {IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 34, NO. 9, SEPTEMBER},
  Year                     = {2015},
  Publisher                = {IEEE},

  Comment                  = {migration},
  File                     = {:users/cao/lao/Desktop/Articles/Externes/A fast prototyping framework for analog layout migration with planar preservation.pdf:PDF},
  Owner                    = {lao},
  Timestamp                = {2017.09.29}
}

@Conference{Wu2015,
  Title                    = {Analog Layout Synthesis with Knowledge Mining},
  Author                   = {Po-Hsun Wu, Mark Po-Hung Lin, and Tsung-Yi Ho},
  Booktitle                = {2015 European Conference on Circuit Theory and Design (ECCTD)},
  Year                     = {2015},
  Publisher                = {IEEE},

  Comment                  = {tools - knowledge mining},
  File                     = {:users/cao/lao/Desktop/Articles/Externes/Analog Layout Synthesis with Knowledge Mining.pdf:PDF},
  Owner                    = {lao},
  Timestamp                = {2017.09.29}
}

@TechReport{Porte2014.1,
  Title                    = {Aspects statitiques de la conception analogique},
  Author                   = {Jacky Porte},
  Institution              = {LIP6},
  Year                     = {2014},

  Comment                  = {doc MOS},
  File                     = {:users/cao/lao/Desktop/Articles/Externes/Aspects statistiques de la conception analogique.pdf:PDF},
  Owner                    = {lao},
  Timestamp                = {2015.02.13}
}

@TechReport{Porte2014.2,
  Title                    = {Aspe
cts te
chnologiques de la c
onc
eption CMOS},
  Author                   = {Jacky Porte},
  Institution              = {LIP6},
  Year                     = {2014},

  Comment                  = {doc MOS},
  File                     = {:users/cao/lao/Desktop/Articles/Externes/Aspects technologiques de la conception analogique CMOS.pdf:PDF},
  Owner                    = {lao},
  Timestamp                = {2015.02.13}
}

@TechReport{Porte2014.3,
  Title                    = {Stru
ture et modélisation du transistor MOS},
  Author                   = {Jacky Porte},
  Institution              = {LIP6},
  Year                     = {2014},

  Comment                  = {doc MOS},
  File                     = {:users/cao/lao/Desktop/Articles/Externes/Structure et Modélisation du transistor MOS.pdf:PDF},
  Owner                    = {lao},
  Timestamp                = {2015.02.13}
}

@TechReport{Porte2014.4,
  Title                    = {Stru
ture et modélisation composants passifs},
  Author                   = {Jacky Porte},
  Institution              = {LIP6},
  Year                     = {2014},

  Comment                  = {doc MOS},
  File                     = {:users/cao/lao/Desktop/Articles/Externes/Structure et modélisation des composants passifs.pdf:PDF},
  Owner                    = {lao},
  Timestamp                = {2015.02.13}
}

@Conference{Prieto1997,
  Title                    = {A Performance-Driven Placement Algorithm with Simultaneous Place\&Route Optimization and for Analog and IC’s},
  Author                   = {Prieto, Juan A. and Rueda, Adoracion and Quintana, Jose M. and Huertas, Jose L.},
  Booktitle                = {Proceedings of the 1997 European conference on Design and Test},
  Year                     = {1997},
  Pages                    = {389},
  Publisher                = {IEEE},

  Comment                  = {placement},
  File                     = {:users/cao/lao/Desktop/Articles/Externes/A Performance-Driven Placement Algorithm with Simultaneous Place&Route Optimization for Analog IC’s.pdf:PDF},
  Institution              = {European Design \& Test Conference, (ED\&TC’97),},
  Owner                    = {lao},
  Timestamp                = {2017.09.28}
}

@Book{Martins,
  Title                    = {Generating Analog IC Layouts with LAYGEN II},
  Author                   = {Ricardo M. F. Martins,
Nuno C. C. Lourenço Nuno C. G. Horta},
  Editor                   = {Springer},
  Publisher                = {Springer Berlin Heidelberg},
  Year                     = {2013},

  Comment                  = {tools - SoA},
  Doi                      = {10.1007/978-3-642-33146-6},
  File                     = {:users/cao/lao/Desktop/Articles/Externes/Generating.Analog.IC.Layouts.with.LAYGEN.II.pdf:PDF},
  Owner                    = {lao},
  Timestamp                = {2015.01.06},
  Url                      = {http://link.springer.com/book/10.1007%2F978-3-642-33146-6}
}

@Conference{Horta12,
  Title                    = {LAYGEN II – Automatic Analog ICs Layout Generator based on a Template Approach},
  Author                   = {Ricardo Martins, Nuno Lourenço, Nuno Horta

Instituto de Telecomunicações 
Instituto Superior Técnico 
IST–Torre Norte, AV. Rovisco Pais 
1049-001 Lisboa, Portugal},
  Booktitle                = {GECCO '12 Proceedings of the 14th annual conference on Genetic and evolutionary computation},
  Year                     = {2012},
  Editor                   = {Terence Soule University of Idaho, USA},
  Month                    = {2012-07-07},
  Number                   = {910122},
  Pages                    = {1127-1134},
  Publisher                = {ACM New York, NY, USA ©2012},

  Comment                  = {tools - template},
  Doi                      = {10.1145/2330163.2330319},
  File                     = {:users/cao/lao/Desktop/Articles/Externes/LAYGEN II – Automatic Analog ICs Layout Generator based on a Template Approach.pdf:PDF},
  Keywords                 = {computer aided design, electronic design automation, evolutionary computations},
  Owner                    = {lao},
  Timestamp                = {2014.12.16},
  Url                      = {http://dl.acm.org/citation.cfm?id=2330319}
}

@Conference{ScienceDirect2016,
  Title                    = {Current-flow and current-density-aware multi-objective optimization of analog IC placement},
  Author                   = {Ricardo Martins, Ricardo Póvoa, Nuno Lourenço, Nuno Horta},
  Booktitle                = {INTEGRATION, the VLSI journal 55 (2016)},
  Year                     = {2016},

  Comment                  = {placement - current flow},
  Doi                      = {.org/10.1016/j.vlsi.2016.05.008},
  File                     = {:users/cao/lao/Desktop/Articles/Externes/Current-flow and current-density-aware multi-objective optimization of analog ic placement.pdf:PDF},
  Keywords                 = {circuit placement automa},
  Owner                    = {lao},
  Timestamp                = {2017.09.29}
}

@Conference{Rijmenants2002,
  Title                    = {ILAC: An and Automated Layout and Tool for and Analog CMOS and Circuits},
  Author                   = {Rijmenants, J. and Litsios, J.B. and Schwarz, T.R. and Degrauwe, M.G.R.
CSEM, Neuchatel, Switzerland},
  Booktitle                = {Solid-State Circuits, IEEE Journal of},
  Year                     = {2002},
  Publisher                = {IEEE},

  Comment                  = {tools},
  Doi                      = {10.1109/4.18603},
  File                     = {:users/cao/lao/Desktop/Articles/Externes/ILAC\: An automated layout tool for analog CMOS Circuits.pdf:PDF},
  Owner                    = {lao},
  Timestamp                = {2015.02.12},
  Url                      = {http://ieeexplore.ieee.org/xpl/articleDetails.jsp?tp=&arnumber=18603&queryText%3DILAC%3A+An+and+Automated+Layout+and+Tool+for++and+Analog+CMOS+and+Circuits}
}

@Conference{Rutenbar2015,
  Title                    = {Analog Circuit and Layout Synthesis Revisited},
  Author                   = {Rob A. Rutenbar},
  Booktitle                = {ISPD 15 Proceedings of the 2015 Symposium on International Symposium on Physical Design},
  Year                     = {2015},

  Comment                  = {SOA - context},
  File                     = {:users/cao/lao/Desktop/Lien vers Externes/Analog Circuit and Layout Synthesis Revisited.pdf:PDF},
  Owner                    = {lao},
  Timestamp                = {2015.03.23},
  Url                      = {http://dl.acm.org/citation.cfm?id=2717780}
}

@Conference{Rutenbar2010,
  Title                    = {Analog Layout Synthesis: What’s Missing},
  Author                   = {Rob A. Rutenbar},
  Booktitle                = {ISPD 10 Proceedings of the 19th international symposium on Physical design},
  Year                     = {2010},

  Comment                  = {SOA - context},
  File                     = {:users/cao/lao/Desktop/Lien vers Externes/Analog layout synthesis\: what's missing?.pdf:PDF},
  Owner                    = {lao},
  Timestamp                = {2015.03.23},
  Url                      = {http://dl.acm.org/citation.cfm?id=1735037}
}

@Conference{Rutenbar1999,
  Title                    = {Automation of IC Layout with Analog Constraints},
  Author                   = {Rutenbar, R. and Gielen, G. and Antao, B.},
  Booktitle                = {100 IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. XX, NO. Y, MONTH},
  Year                     = {1999},
  Publisher                = {IEEE},

  Comment                  = {tools},
  File                     = {:users/cao/lao/Desktop/Articles/Externes/Automation of IC layout with analog constraints.pdf:PDF},
  Keywords                 = {Layout, Analog Design, Constraint-Driven},
  Owner                    = {lao},
  Timestamp                = {2015.02.12},
  Url                      = {http://ieeexplore.ieee.org/xpl/abstractAuthors.jsp?tp=&arnumber=5312405&queryText%3DAutomation+of+IC+layout+with+analog+constraints}
}

@Article{Rutenbar1989,
  Title                    = {Simulated annealing algorithms: an overview},
  Author                   = {Rutenbar, R.A. 
Dept. of Electr. \& Comput. Eng., Carnegie-Mellon Univ., Pittsburgh, PA, USA},
  Journal                  = {Circuits and Devices Magazine, IEEE},
  Year                     = {1989},
  Number                   = {1},
  Pages                    = {19-26},
  Volume                   = {5},

  Comment                  = {algorithm},
  Doi                      = {10.1109/101.17235},
  File                     = {:users/cao/lao/Desktop/Articles/Externes/Annealing - Rutenbar.pdf:PDF},
  Owner                    = {lao},
  Timestamp                = {2015.02.17},
  Url                      = {http://ieeexplore.ieee.org/xpl/articleDetails.jsp?tp=&arnumber=17235&url=http%3A%2F%2Fieeexplore.ieee.org%2Fxpls%2Fabs_all.jsp%3Farnumber%3D17235}
}

@Conference{Youssef3,
  Title                    = {A seamless representation for coupling transistor sizing with nanometric CMOS layout generation},
  Author                   = {S. Youssef, 
Comput. Sci. Lab. (LIP6), Univ. Pierre et Marie Curie (UPMC), Paris, France 
Javid, F. ; Dupuis, D. ; Iskander, R. ; Louerat, M.},
  Booktitle                = {Circuit Theory and Design (ECCTD), 2011 20th European Conference on},
  Year                     = {2011},

  Comment                  = {devices},
  Doi                      = {10.1109/ECCTD.2011.6043356},
  File                     = {:users/cao/lao/Desktop/Articles/Externes/2011-A seamless representation for coupling transistor sizing with nanometric CMOS layout generation.pdf:PDF},
  Keywords                 = {MOS transistor model
analogue devices
atomic analogue cell
coupling transistor sizing
dedicated sizing operators
device specifications
foundry design kit
layout generation
nanometric CMOS layout generation
smart parameterized generators
stress effects
transistor size},
  Owner                    = {lao},
  Timestamp                = {2015.01.06},
  Url                      = {http://ieeexplore.ieee.org/xpl/articleDetails.jsp?tp=&arnumber=6043356&url=http%3A%2F%2Fieeexplore.ieee.org%2Fxpls%2Fabs_all.jsp%3Farnumber%3D6043356}
}

@Conference{Youssef1,
  Title                    = {Automatic stress effects computation based on a layout generation tool for analog IC},
  Author                   = {S. Youssef, Dupuis D. ; Iskander R. ; Louerat M.-M.},
  Booktitle                = {Behavioral Modeling and Simulation Conference (BMAS), 2010 IEEE International},
  Year                     = {2010},

  Comment                  = {devices},
  Doi                      = {10.1109/BMAS.2010.6156590},
  File                     = {:users/cao/lao/Desktop/Articles/Externes/2010-Automatic stress effects computation based on a layout generation tool for analog IC.pdf:PDF},
  Keywords                 = {CMOS transistors
analog IC
automatic stress effects
deep submicron CMOS technologies
electrical behavior
layout generation tool
matching
size 65 nm},
  Owner                    = {lao},
  Timestamp                = {2015.01.06},
  Url                      = {http://ieeexplore.ieee.org/xpl/articleDetails.jsp?arnumber=6156590}
}

@Conference{Youssef2,
  Title                    = {A Python-based layout-aware analog design methodology for nanometric technologies},
  Author                   = {S. Youssef,
LIP6 Lab., Univ. Pierre et Marie Curie (UPMC), Paris, France 
Javid, F. ; Dupuis, D. ; Iskander, R. ; Louerat, M.},
  Booktitle                = {Design and Test Workshop (IDT), 2011 IEEE 6th International},
  Year                     = {2011},

  Comment                  = {devices},
  Doi                      = {10.1109/IDT.2011.6123103},
  File                     = {:users/cao/lao/Desktop/Articles/Externes/2011-A Python-based layout-aware analog design methodology for nanometric technologies.pdf:PDF},
  Keywords                 = {Python API
Python-based layout generation tool
analog building blocks
geometric-aware electrical synthesis
internal loop
layout styles
layout-aware analog design
nanometric technologies
parasitic parameters
parasitic-aware electrical synthesis
procedural layout-aware design
sizing phase
stress effects},
  Owner                    = {lao},
  Timestamp                = {2015.01.06},
  Url                      = {http://ieeexplore.ieee.org/xpl/articleDetails.jsp?arnumber=6123103}
}

@Conference{Sajid7803,
  Title                    = {A global routing methodology for analog and mixed - signal layout},
  Author                   = {Khusro Sajid and Jo Dale Carothers and Jefrey J. Rodriguez and W. Timothy Holman},
  Booktitle                = {ASIC/SOC Conference, 2001. Proceedings. 14th Annual IEEE International},
  Year                     = {2001},
  Publisher                = {IEEE},

  Comment                  = {routing},
  File                     = {:users/cao/lao/Desktop/Lien vers Externes/A global routing methodology for analog and mixed-signal layout.pdf:PDF},
  Owner                    = {lao},
  Timestamp                = {2015.03.31},
  Url                      = {http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=954742}
}

@Article{Scheible2015,
  Title                    = {Automation of Analog IC Layout - Challenges and Solution},
  Author                   = {Scheible, Juergen and Lienig, Jens},
  Journal                  = {Proceedings of the 2015 Symposium on International Symposium on Physical Design - ISPD '15},
  Year                     = {2015},
  Number                   = {477155},
  Pages                    = {33-40},
  Volume                   = {15},

  Comment                  = {SOA - context},
  Doi                      = {10.1145/2717764.2717781},
  File                     = {:users/cao/lao/Desktop/Lien vers Externes/Automation of analog IC layout - challenges and solutions.pdf:PDF},
  ISBN                     = {http://id.crossref.org/isbn/9781450333993},
  Owner                    = {lao},
  Publisher                = {Association for Computing Machinery (ACM)},
  Timestamp                = {2015.04.08},
  Url                      = {http://dx.doi.org/10.1145/2717764.2717781}
}

@Conference{Nakatake2010,
  Title                    = {Regularity-Oriented Analog Placement with Diffusion Sharing and Well Island Generation},
  Author                   = {Shigetoshi, Nakatake and Masahiro, Kawakita and Takao, Ito and Masahiro, Kojima and Michiko, Kojima and Kenji, Izumi and Tadayuki, Habasaki},
  Booktitle                = {ASPDAC '10 Proceedings of the 2010 Asia and South Pacific Design Automation Conference},
  Year                     = {2010},
  Pages                    = {305--311},
  Publisher                = {IEEE},

  Comment                  = {placement},
  File                     = {:users/cao/lao/Desktop/Lien vers Externes/Regularity-oriented analog placement with diffusion sharing and well island generation.pdf:PDF},
  Owner                    = {lao},
  Timestamp                = {2015.03.17},
  Url                      = {http://dl.acm.org/citation.cfm?id=1899787}
}

@Conference{Strasser08,
  Title                    = {Deterministic analog circuit placement using hierarchically bounded enumeration and enhanced shape functions},
  Author                   = {Strasser, Martin and Eick, Michael and Gr{\"a}b, Helmut and Schlichtmann, Ulf and Johannes, Frank M},
  Booktitle                = {Proceedings of the 2008 IEEE/ACM International Conference on Computer-Aided Design},
  Year                     = {2008},
  Organization             = {IEEE Press},
  Pages                    = {306--313},

  Comment                  = {placement - lu},
  Doi                      = {10.1109/ICCAD.2008.4681591},
  File                     = {:users/cao/lao/Desktop/Articles/Externes/Deterministic analog circuit placement using hierarchically bounded enumeration and enhanced shape functions.pdf:PDF},
  Keywords                 = {B*-trees
 Pareto front of placement
 analog placement algorithm Plantage
 deterministic analog circuit placement
 enhanced shape function
 hierarchically bounded enumeration},
  Owner                    = {lao},
  Timestamp                = {2015.01.12},
  Url                      = {http://ieeexplore.ieee.org/xpl/articleDetails.jsp?arnumber=4681591}
}

@Conference{Cheong2006,
  Title                    = {Analog Placement with Symmetry and Other Placement Constraints},
  Author                   = {Tam, Yiu-Cheong and Young, Evangeline FY and Chu, Chris},
  Booktitle                = {Computer-Aided Design, 2006. ICCAD '06. IEEE/ACM International Conference on},
  Year                     = {2006},
  Pages                    = {349--354},

  Comment                  = {placement - lu},
  Doi                      = {10.1109/ICCAD.2006.320057},
  File                     = {:users/cao/lao/Desktop/Articles/Externes/Analog placement with symmetry and other placement constraints.pdf:PDF},
  Keywords                 = {analog circuits
 analog placement
 candidate floorplan solution
 constraints handling
 device matching},
  Owner                    = {lao},
  Timestamp                = {2015.01.27},
  Url                      = {http://ieeexplore.ieee.org/xpl/articleDetails.jsp?tp=&arnumber=4110197&url=http%3A%2F%2Fieeexplore.ieee.org%2Fxpls%2Fabs_all.jsp%3Farnumber%3D4110197}
}

@Conference{Tang2003,
  Title                    = {Layout-Aware Analog System Synthesis Based on Symbolic Layout Description and Combined Block Parameter Exploration, Placement and Global Routing},
  Author                   = {Hua Tang and Hui Zhang and Alex Doboli and VLSI Systems and Design Laboratory},
  Booktitle                = {Proceedings of the IEEE Computer Society Annual Symposium on VLSI (ISVLSI’03)},
  Year                     = {2003},
  Publisher                = {IEEE},

  Comment                  = {placement},
  Doi                      = {10.1109/ISVLSI.2003.1183495},
  File                     = {:users/cao/lao/Desktop/Articles/Externes/Layout-Aware Analog System Synthesis Based on Symbolic Layout Description and Combined Block Parameter Exploration, Placement and Global Routing.pdf:PDF},
  Owner                    = {lao},
  Timestamp                = {2015.02.12},
  Url                      = {http://ieeexplore.ieee.org/xpl/articleDetails.jsp?arnumber=1183495}
}

@Conference{torabi2017,
  Title                    = {A Fast Hierarchical Adaptive Analog Routing Algorithm Based on Integer Linear Programming},
  Author                   = {MOHAMMAD TORABI and LIHONG ZHANG},
  Booktitle                = {ACM Transactions on Design Automation of Electronic Systems},
  Year                     = {2017},

  Comment                  = {routing - ILP - SOA},
  File                     = {:users/cao/lao/Desktop/Articles/Externes/A Fast Hierarchical Adaptive Analog Routing Algorithm based on Integer Linear Programming.pdf:PDF},
  Owner                    = {lao},
  Timestamp                = {2017.09.29}
}

@Conference{Tsao2011,
  Title                    = {A corner stitching compliant B*-tree representation and its applications to analog placement},
  Author                   = {Tsao, Hui-Fang and Chou, Pang-Yen and Huang, Shih-Lun and Chang, Yao-Wen and Lin, Mark Po-Hung and Chen, Duan-Ping and Liu, Dick},
  Booktitle                = {Computer-Aided Design (ICCAD), 2011 IEEE/ACM International Conference on},
  Year                     = {2011},
  Organization             = {IEEE},
  Pages                    = {507--511},

  Comment                  = {placement},
  Doi                      = {10.1109/ICCAD.2011.6105377},
  File                     = {:users/cao/lao/Desktop/Articles/Externes/A Corner Stitching Compliant B*-tree Representation and Its Applications to Analog Placement.pdf:PDF},
  Owner                    = {lao},
  Timestamp                = {2015.02.02},
  Url                      = {http://ieeexplore.ieee.org/xpl/login.jsp?tp=&arnumber=6105377&url=http%3A%2F%2Fieeexplore.ieee.org%2Fxpls%2Fabs_all.jsp%3Farnumber%3D6105377}
}

@Conference{Unutulmaz2011,
  Title                    = {A template router},
  Author                   = {Unutulmaz, A. and Dundar, G. and Fernandez, F.V.},
  Booktitle                = {Circuit Theory and Design (ECCTD), 2011 20th European Conference on},
  Year                     = {2011},

  Comment                  = {routing},
  File                     = {:users/cao/lao/Desktop/Lien vers Externes/A template router.pdf:PDF},
  Owner                    = {lao},
  Timestamp                = {2015.03.30},
  Url                      = {http://ieeexplore.ieee.org/xpl/articleDetails.jsp?arnumber=6043354}
}

@Conference{Synthesis2001,
  Title                    = {AMGIE - A Synthesis and Environment for CMOS and Analog Integrated and Circuits},
  Author                   = {Van der Plas, G. and Debyser, G. and Leyn, F.and Lampaert, K. 
more authors and ESAT, Katholieke Univ., Leuven, Heverlee, Belgium ;},
  Booktitle                = {Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on},
  Year                     = {2001},
  Number                   = {this},
  Publisher                = {IEEE},

  Comment                  = {tools},
  Doi                      = {10.1109/43.945301},
  File                     = {:users/cao/lao/Desktop/Articles/Externes/AMGIE—A Synthesis Environment for CMOS Analog Integrated Circuits.pdf:PDF},
  Institution              = {IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS},
  Owner                    = {lao},
  Timestamp                = {2015.02.12},
  Url                      = {http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=945301}
}

@Conference{Weng2011,
  Title                    = {Fast Analog Layout Prototyping for Nanometer Design Migration},
  Author                   = {Yi-Peng Weng and Hung-Ming Chen and Tung-Chieh Chen and Po-Cheng Pan and Chien-Hung Chen and Wei-Zen Chen},
  Booktitle                = {Computer-Aided Design (ICCAD), 2011 IEEE/ACM International Conference on},
  Year                     = {2011},
  Publisher                = {IEEE},

  Comment                  = {migration},
  Doi                      = {10.1109/ICCAD.2011.6105379},
  File                     = {:users/cao/lao/Desktop/Articles/Externes/Fast analog layout prototyping for nanometer design.pdf:PDF},
  Owner                    = {lao},
  Timestamp                = {2015.02.12},
  Url                      = {http://ieeexplore.ieee.org/xpl/articleDetails.jsp?tp=&arnumber=6105379&queryText%3DFast+Analog+Layout+Prototyping+for+Nanometer+Design+Migration}
}

@Conference{Wong1986,
  Title                    = {A New Algorithm for Floorplan Design},
  Author                   = {D. F. Wong and C. L. Liu},
  Booktitle                = {DAC '86 Proceedings of the 23rd ACM/IEEE Design Automation Conference},
  Year                     = {1986},
  Pages                    = {101--107},
  Publisher                = {IEEE},

  Comment                  = {algorithm},
  File                     = {:users/cao/lao/Desktop/Lien vers Externes/A New Algorithm for Floorplan Design.pdf:PDF},
  Owner                    = {lao},
  Timestamp                = {2015.03.16},
  Url                      = {http://dl.acm.org/citation.cfm?id=318030}
}

@Conference{Wu2015,
  Title                    = {A Pre-search Assisted ILP Approach to Analog Integrated Circuit Routing},
  Author                   = {Chia-Yu Wu and Helmut Graeb and Jiang Hu and Dept. of ECE and Inst. of EDA and Dept. of ECE},
  Booktitle                = {2015 33rd IEEE International Conference on Computer Design (ICCD)},
  Year                     = {2015},
  Publisher                = {IEEE},

  Comment                  = {routing - ILP},
  File                     = {:users/cao/lao/Desktop/Articles/Externes/2015 - A Pre-search Assisted ILP Approach to Analog Integrated Circuit Routing.pdf:PDF},
  Owner                    = {lao},
  Timestamp                = {2017.09.28}
}

@Article{Wu2014,
  Title                    = {Exploring Feasibilities of Symmetry Islands and Monotonic Current Paths in Slicing Trees for Analog Placement},
  Author                   = {Wu, Po-Hsun and Lin, Mark Po-Hung and Chen, Tung-Chieh and Yeh, Ching-Feng and Ho, Tsung-Yi and Liu, Bin-Da},
  Journal                  = {IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems},
  Year                     = {2014},

  Month                    = {Jun},
  Number                   = {6},
  Pages                    = {879–892},
  Volume                   = {33},

  Comment                  = {placement - SlicingTree},
  Doi                      = {10.1109/tcad.2014.2305831},
  File                     = {:users/cao/lao/Desktop/Articles/Externes/Exploring Feasibilities of Symmetry Island and Monotonic Current Paths in Slicing Trees for Analog Placement.pdf:PDF},
  ISSN                     = {1937-4151},
  Keywords                 = {analog IC layout
analog placement algorithms
monotonic current paths
routing-induced parasitics
signal paths
slicing trees
symmetry islands},
  Owner                    = {lao},
  Publisher                = {Institute of Electrical \& Electronics Engineers (IEEE)},
  Timestamp                = {2015.02.02},
  Url                      = {http://dx.doi.org/10.1109/TCAD.2014.2305831}
}

@Article{Wu2015,
  Title                    = {A Novel Analog Physical Synthesis Methodology Integrating Existent Design Expertise},
  Author                   = {Wu, Po-Hsun and Lin, Mark Po-Hung and Chen, Tung-Chieh and Yeh, Ching-Feng and Li, Xin and Ho, Tsung-Yi},
  Journal                  = {IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems},
  Year                     = {2015},

  Month                    = {Feb},
  Number                   = {2},
  Pages                    = {199–212},
  Volume                   = {34},

  Comment                  = {SOA - tools - knowledge mining},
  Doi                      = {10.1109/tcad.2014.2379630},
  File                     = {:users/cao/lao/Desktop/Articles/Externes/A Novel Analog Physical Synthesis Methodology Integrating Existent Design Expertise.pdf:PDF},
  ISSN                     = {1937-4151},
  Owner                    = {lao},
  Publisher                = {Institute of Electrical \& Electronics Engineers (IEEE)},
  Timestamp                = {2015.02.03},
  Url                      = {http://dx.doi.org/10.1109/TCAD.2014.2379630}
}

@Conference{Wu2012,
  Title                    = {Performance-driven analog placement considering monotonic current paths},
  Author                   = {Wu, Po-Hsun and Lin, Mark Po-Hung and Chen, Yang-Ru and Chou, Bing-Shiun and Chen, Tung-Chieh and Ho, Tsung-Yi and Liu, Bin-Da},
  Booktitle                = {Computer-Aided Design (ICCAD), 2012 IEEE/ACM International Conference on},
  Year                     = {2012},
  Pages                    = {613--619},
  Publisher                = {IEEE},

  Comment                  = {placement - slicing trees - current},
  File                     = {:users/cao/lao/Desktop/Articles/Externes/Performance-driven Analog Placement Considering Monotonic Current Paths.pdf:PDF},
  Keywords                 = {critical current path
monotonic current path constraint
performance-driven analog placement algorithm
post-layout simulation
routing-induced parasitics
signal paths
wirelength},
  Owner                    = {lao},
  Timestamp                = {2015.02.02},
  Url                      = {http://ieeexplore.ieee.org/xpl/articleDetails.jsp?tp=&arnumber=6386735&queryText%3DPerformance-driven+Analog+Placement+Considering+%E2%88%97+Monotonic+Current+Paths}
}

@Conference{LinfuXiao2009,
  Title                    = {Analog placement with common centroid and 1-D symmetry constraints},
  Author                   = {Xiao, Linfu and Young, Evangeline FY},
  Booktitle                = {Design Automation Conference, 2009. ASP-DAC 2009. Asia and South Pacific},
  Year                     = {2009},
  Organization             = {IEEE},
  Pages                    = {353--360},

  Comment                  = {placement},
  Doi                      = {10.1109/ASPDAC.2009.4796506},
  File                     = {:users/cao/lao/Desktop/Articles/Externes/Analog Placement with Common Centroid and 1-D Symmetry Constraints.pdf:PDF},
  Keywords                 = {1D symmetry constraints
analog circuit placement
common centroid
sequence pair representation
symmetric placement},
  Owner                    = {lao},
  Timestamp                = {2015.02.04},
  Url                      = {http://ieeexplore.ieee.org/xpl/articleDetails.jsp?tp=&arnumber=4796506&url=http%3A%2F%2Fieeexplore.ieee.org%2Fxpls%2Fabs_all.jsp%3Farnumber%3D4796506}
}

@Conference{Xiao10,
  Title                    = {Practical placement and routing techniques for analog circuit designs},
  Author                   = {Xiao, Linfu and Young, Evangeline FY and He, Xiaoyong and Pun, Kong-Pang},
  Booktitle                = {Computer-Aided Design (ICCAD), 2010 IEEE/ACM International Conference on},
  Year                     = {2010},
  Pages                    = {675 - 679},

  Comment                  = {placement - routing},
  Doi                      = {10.1109/ICCAD.2010.5654239},
  File                     = {:users/cao/lao/Desktop/Articles/Externes/Practical placement and routing techniques for analog circuit designs.pdf:PDF},
  Keywords                 = {analog circuit designs
 analog circuit layout
 common centroid constraint
 device clustering
 device merging
 layout-schematic verification
 practical placement
 symmetric routing
 symmetry constraint},
  Owner                    = {lao},
  Timestamp                = {2015.01.12},
  Url                      = {http://ieeexplore.ieee.org/xpl/abstractKeywords.jsp?arnumber=5654239}
}

@Conference{Yang2010,
  Title                    = {Analog Placement and Global Routing Considering Wiring Symmetry},
  Author                   = {Yu-Ming Yang and Iris Hui-Ru Jiang},
  Year                     = {2010},
  Publisher                = {IEEE},

  Comment                  = {placement - routing},
  Doi                      = {10.1109/ISQED.2010.5450510},
  File                     = {:users/cao/lao/Desktop/Articles/Externes/Analog Placement and Global Routing Considering Wiring Symmetry.pdf:PDF},
  Owner                    = {lao},
  Timestamp                = {2015.07.31},
  Url                      = {http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5450510}
}

@Conference{Hong2013,
  Title                    = {Congestion-Oriented Approach in Placement for Analog and Mixed-Signal Circuits},
  Author                   = {Hongxia Zhou Chiu-Wing Sham Hailong Yao},
  Booktitle                = {5th Asia Symposium on Quality Electronic Design},
  Year                     = {2013},
  Publisher                = {IEEE},

  Comment                  = {placement},
  File                     = {:users/cao/lao/Desktop/Articles/Externes/2013 - Congestion-Oriented Approach in Placement for Analog and Mixed-Signal Circuits.pdf:PDF},
  Owner                    = {lao},
  Timestamp                = {2017.09.28}
}

@Article{Yilmaz2009,
  Title                    = {Analog Layout Generator for CMOS Circuits},
  Author                   = {Yilmaz, Ender and Dundar, Günhan},
  Journal                  = {IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems},
  Year                     = {2009},

  Month                    = {Jan},
  Number                   = {1},
  Pages                    = {32-45},
  Volume                   = {28},

  Comment                  = {tools - template - lu},
  Doi                      = {10.1109/tcad.2008.2009137},
  File                     = {:users/cao/lao/Desktop/Articles/Externes/Analog Layout Generator for CMOS Circuits.pdf:PDF},
  ISSN                     = {0278-0070},
  Owner                    = {lao},
  Publisher                = {Institute of Electrical \& Electronics Engineers (IEEE)},
  Timestamp                = {2015.02.12},
  Url                      = {http://dx.doi.org/10.1109/TCAD.2008.2009137}
}

@Conference{Young1998,
  Title                    = {Slicing floorplans with pre-placed modules},
  Author                   = {Young, F.Y. and Wong, D.F. },
  Booktitle                = {Computer-Aided Design, 1998. ICCAD 98. Digest of Technical Papers. 1998 IEEE/ACM International Conference on},
  Year                     = {1998},
  Pages                    = {252--258},

  Comment                  = {placement},
  Doi                      = {10.1109/ICCAD.1998.144275},
  File                     = {:users/cao/lao/Desktop/Lien vers Externes/Slicing Floorplans with pre-placed modules.pdf:PDF},
  Owner                    = {lao},
  Timestamp                = {2015.03.12},
  Url                      = {http://ieeexplore.ieee.org/xpl/articleDetails.jsp?tp=&arnumber=742881&url=http%3A%2F%2Fieeexplore.ieee.org%2Fxpls%2Fabs_all.jsp%3Farnumber%3D742881}
}

@Article{Young2000,
  Title                    = {Slicing Floorplans with Range Constraint},
  Author                   = {Young, Fung Yu and Wong, DF and Yang, Hannah Honghua},
  Journal                  = {IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems},
  Year                     = {2000},
  Number                   = {2},
  Pages                    = {272--278},
  Volume                   = {19},

  Comment                  = {placement},
  File                     = {:users/cao/lao/Desktop/Lien vers Externes/Slicing Floorplans with range constraints.pdf:PDF},
  Owner                    = {lao},
  Publisher                = {IEEE},
  Timestamp                = {2015.03.16},
  Url                      = {http://ieeexplore.ieee.org/xpl/login.jsp?tp=&arnumber=828556}
}

@Article{Young1999,
  Title                    = {Slicing Floorplans and with Boundary and Constraints},
  Author                   = {Young, Fung Yu and Wong, DF and Yang, Hannah Honghua},
  Journal                  = {IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems},
  Year                     = {1999},
  Number                   = {9},
  Pages                    = {1385--1389},
  Volume                   = {18},

  Comment                  = {placement},
  Doi                      = {10.1109/43.784129},
  File                     = {:users/cao/lao/Desktop/Lien vers Externes/Slicing Floorplans with Boundary Constraints.pdf:PDF},
  Owner                    = {lao},
  Publisher                = {IEEE},
  Timestamp                = {2015.03.13},
  Url                      = {http://ieeexplore.ieee.org/xpl/articleDetails.jsp?tp=&arnumber=784129&url=http%3A%2F%2Fieeexplore.ieee.org%2Fxpls%2Fabs_all.jsp%3Farnumber%3D784129}
}

@PhdThesis{youssef2012,
  Title                    = {Aide au concepteur pour la g{\'e}n{\'e}ration de masques analogiques, r{\'e}utilisables et optimis{\'e}s, en technologie CMOS nanom{\'e}trique},
  Author                   = {Youssef, St{\'e}phanie},
  School                   = {Universit{\'e} Pierre et Marie Curie-Paris 6},
  Year                     = {2012}
}

@Article{Zhang2006,
  Title                    = {An automated design tool for analog layouts},
  Author                   = {Lihong Zhang and Kleine, U. and Yingtao Jiang},
  Journal                  = {IEEE Transactions on Very Large Scale Integration (VLSI) Systems},
  Year                     = {2006},

  Month                    = {Aug},
  Number                   = {8},
  Pages                    = {881-894},
  Volume                   = {14},

  Comment                  = {tool - template},
  Doi                      = {10.1109/tvlsi.2006.878475},
  File                     = {:users/cao/lao/Desktop/Articles/Externes/An Automated Design Tool for Analog Layouts.pdf:PDF},
  ISSN                     = {1557-9999},
  Owner                    = {lao},
  Publisher                = {Institute of Electrical \& Electronics Engineers (IEEE)},
  Timestamp                = {2015.02.12},
  Url                      = {http://dx.doi.org/10.1109/TVLSI.2006.878475}
}

@Conference{Zhang2008,
  Title                    = {Symmetry-aware placement with transitive closure graphs for analog layout design},
  Author                   = {Zhang, Lihong and Shi, C-J Richard and Jiang, Yingtao},
  Booktitle                = {Design Automation Conference, 2008. ASPDAC 2008. Asia and South Pacific},
  Year                     = {2008},
  Organization             = {IEEE},
  Pages                    = {180--185},

  Comment                  = {placement - lu},
  Doi                      = {10.1109/ASPDAC.2008.4483936},
  File                     = {:users/cao/lao/Desktop/Articles/Externes/Symmetry-aware placement with transitive closure graphs for analog layout design.pdf:PDF},
  Keywords                 = {analog layout design
 symmetry-aware placement
 transitive closure graphs},
  Owner                    = {lao},
  Timestamp                = {2015.01.27},
  Url                      = {http://ieeexplore.ieee.org/xpl/articleDetails.jsp?arnumber=4483936&navigation=1}
}

@comment{jabref-meta: selector_keywords:}

@comment{jabref-meta: selector_journal:}

@comment{jabref-meta: selector_publisher:}

@comment{jabref-meta: selector_author:}

