 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 100
Design : SYS_TOP
Version: K-2015.06
Date   : Mon Sep 29 00:28:43 2025
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c   Library: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
Wire Load Model Mode: top

  Startpoint: ALU_UNIT/OUT_VALID_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_UNIT/OUT_VALID_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ALU_UNIT/OUT_VALID_reg/CK (DFFX1M)       0.00       0.00 r
  ALU_UNIT/OUT_VALID_reg/Q (DFFX1M)        0.33       0.33 r
  ALU_UNIT/U153/Y (OAI32X1M)               0.06       0.39 f
  ALU_UNIT/OUT_VALID_reg/D (DFFX1M)        0.00       0.39 f
  data arrival time                                   0.39

  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  ALU_UNIT/OUT_VALID_reg/CK (DFFX1M)       0.00       0.10 r
  library hold time                       -0.07       0.03
  data required time                                  0.03
  -----------------------------------------------------------
  data required time                                  0.03
  data arrival time                                  -0.39
  -----------------------------------------------------------
  slack (MET)                                         0.37


  Startpoint: ALU_UNIT/ALU_OUT_reg[8]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_UNIT/ALU_OUT_reg[8]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_UNIT/ALU_OUT_reg[8]/CK (DFFQX2M)                    0.00       0.00 r
  ALU_UNIT/ALU_OUT_reg[8]/Q (DFFQX2M)                     0.33       0.33 r
  ALU_UNIT/U92/Y (NAND2X2M)                               0.06       0.39 f
  ALU_UNIT/U91/Y (OAI211X2M)                              0.07       0.46 r
  ALU_UNIT/ALU_OUT_reg[8]/D (DFFQX2M)                     0.00       0.46 r
  data arrival time                                                  0.46

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_UNIT/ALU_OUT_reg[8]/CK (DFFQX2M)                    0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: ALU_UNIT/ALU_OUT_reg[7]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_UNIT/ALU_OUT_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_UNIT/ALU_OUT_reg[7]/CK (DFFQX2M)                    0.00       0.00 r
  ALU_UNIT/ALU_OUT_reg[7]/Q (DFFQX2M)                     0.31       0.31 r
  ALU_UNIT/U102/Y (AO21XLM)                               0.16       0.47 r
  ALU_UNIT/ALU_OUT_reg[7]/D (DFFQX2M)                     0.00       0.47 r
  data arrival time                                                  0.47

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_UNIT/ALU_OUT_reg[7]/CK (DFFQX2M)                    0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: ALU_UNIT/ALU_OUT_reg[6]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_UNIT/ALU_OUT_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_UNIT/ALU_OUT_reg[6]/CK (DFFQX2M)                    0.00       0.00 r
  ALU_UNIT/ALU_OUT_reg[6]/Q (DFFQX2M)                     0.31       0.31 r
  ALU_UNIT/U98/Y (AO21XLM)                                0.16       0.47 r
  ALU_UNIT/ALU_OUT_reg[6]/D (DFFQX2M)                     0.00       0.47 r
  data arrival time                                                  0.47

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_UNIT/ALU_OUT_reg[6]/CK (DFFQX2M)                    0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: ALU_UNIT/ALU_OUT_reg[5]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_UNIT/ALU_OUT_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_UNIT/ALU_OUT_reg[5]/CK (DFFQX2M)                    0.00       0.00 r
  ALU_UNIT/ALU_OUT_reg[5]/Q (DFFQX2M)                     0.31       0.31 r
  ALU_UNIT/U94/Y (AO21XLM)                                0.16       0.47 r
  ALU_UNIT/ALU_OUT_reg[5]/D (DFFQX2M)                     0.00       0.47 r
  data arrival time                                                  0.47

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_UNIT/ALU_OUT_reg[5]/CK (DFFQX2M)                    0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: ALU_UNIT/ALU_OUT_reg[4]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_UNIT/ALU_OUT_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_UNIT/ALU_OUT_reg[4]/CK (DFFQX2M)                    0.00       0.00 r
  ALU_UNIT/ALU_OUT_reg[4]/Q (DFFQX2M)                     0.31       0.31 r
  ALU_UNIT/U77/Y (AO21XLM)                                0.16       0.47 r
  ALU_UNIT/ALU_OUT_reg[4]/D (DFFQX2M)                     0.00       0.47 r
  data arrival time                                                  0.47

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_UNIT/ALU_OUT_reg[4]/CK (DFFQX2M)                    0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: ALU_UNIT/ALU_OUT_reg[3]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_UNIT/ALU_OUT_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_UNIT/ALU_OUT_reg[3]/CK (DFFQX2M)                    0.00       0.00 r
  ALU_UNIT/ALU_OUT_reg[3]/Q (DFFQX2M)                     0.31       0.31 r
  ALU_UNIT/U66/Y (AO21XLM)                                0.16       0.47 r
  ALU_UNIT/ALU_OUT_reg[3]/D (DFFQX2M)                     0.00       0.47 r
  data arrival time                                                  0.47

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_UNIT/ALU_OUT_reg[3]/CK (DFFQX2M)                    0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: ALU_UNIT/ALU_OUT_reg[2]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_UNIT/ALU_OUT_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_UNIT/ALU_OUT_reg[2]/CK (DFFQX2M)                    0.00       0.00 r
  ALU_UNIT/ALU_OUT_reg[2]/Q (DFFQX2M)                     0.31       0.31 r
  ALU_UNIT/U61/Y (AO21XLM)                                0.16       0.47 r
  ALU_UNIT/ALU_OUT_reg[2]/D (DFFQX2M)                     0.00       0.47 r
  data arrival time                                                  0.47

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_UNIT/ALU_OUT_reg[2]/CK (DFFQX2M)                    0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: ALU_UNIT/ALU_OUT_reg[1]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_UNIT/ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_UNIT/ALU_OUT_reg[1]/CK (DFFQX2M)                    0.00       0.00 r
  ALU_UNIT/ALU_OUT_reg[1]/Q (DFFQX2M)                     0.31       0.31 r
  ALU_UNIT/U56/Y (AO21XLM)                                0.16       0.47 r
  ALU_UNIT/ALU_OUT_reg[1]/D (DFFQX2M)                     0.00       0.47 r
  data arrival time                                                  0.47

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_UNIT/ALU_OUT_reg[1]/CK (DFFQX2M)                    0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: ALU_UNIT/ALU_OUT_reg[0]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_UNIT/ALU_OUT_reg[0]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_UNIT/ALU_OUT_reg[0]/CK (DFFQX2M)                    0.00       0.00 r
  ALU_UNIT/ALU_OUT_reg[0]/Q (DFFQX2M)                     0.31       0.31 r
  ALU_UNIT/U51/Y (AO21XLM)                                0.16       0.47 r
  ALU_UNIT/ALU_OUT_reg[0]/D (DFFQX2M)                     0.00       0.47 r
  data arrival time                                                  0.47

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_UNIT/ALU_OUT_reg[0]/CK (DFFQX2M)                    0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: ALU_UNIT/ALU_OUT_reg[15]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_UNIT/ALU_OUT_reg[15]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_UNIT/ALU_OUT_reg[15]/CK (DFFQX2M)                   0.00       0.00 r
  ALU_UNIT/ALU_OUT_reg[15]/Q (DFFQX2M)                    0.32       0.32 r
  ALU_UNIT/U76/Y (AOI221XLM)                              0.14       0.45 f
  ALU_UNIT/U75/Y (INVX2M)                                 0.05       0.51 r
  ALU_UNIT/ALU_OUT_reg[15]/D (DFFQX2M)                    0.00       0.51 r
  data arrival time                                                  0.51

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_UNIT/ALU_OUT_reg[15]/CK (DFFQX2M)                   0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.47


  Startpoint: ALU_UNIT/ALU_OUT_reg[14]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_UNIT/ALU_OUT_reg[14]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_UNIT/ALU_OUT_reg[14]/CK (DFFQX2M)                   0.00       0.00 r
  ALU_UNIT/ALU_OUT_reg[14]/Q (DFFQX2M)                    0.32       0.32 r
  ALU_UNIT/U74/Y (AOI221XLM)                              0.14       0.45 f
  ALU_UNIT/U73/Y (INVX2M)                                 0.05       0.51 r
  ALU_UNIT/ALU_OUT_reg[14]/D (DFFQX2M)                    0.00       0.51 r
  data arrival time                                                  0.51

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_UNIT/ALU_OUT_reg[14]/CK (DFFQX2M)                   0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.47


  Startpoint: ALU_UNIT/ALU_OUT_reg[13]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_UNIT/ALU_OUT_reg[13]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_UNIT/ALU_OUT_reg[13]/CK (DFFQX2M)                   0.00       0.00 r
  ALU_UNIT/ALU_OUT_reg[13]/Q (DFFQX2M)                    0.32       0.32 r
  ALU_UNIT/U82/Y (AOI221XLM)                              0.14       0.45 f
  ALU_UNIT/U81/Y (INVX2M)                                 0.05       0.51 r
  ALU_UNIT/ALU_OUT_reg[13]/D (DFFQX2M)                    0.00       0.51 r
  data arrival time                                                  0.51

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_UNIT/ALU_OUT_reg[13]/CK (DFFQX2M)                   0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.47


  Startpoint: ALU_UNIT/ALU_OUT_reg[12]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_UNIT/ALU_OUT_reg[12]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_UNIT/ALU_OUT_reg[12]/CK (DFFQX2M)                   0.00       0.00 r
  ALU_UNIT/ALU_OUT_reg[12]/Q (DFFQX2M)                    0.32       0.32 r
  ALU_UNIT/U84/Y (AOI221XLM)                              0.14       0.45 f
  ALU_UNIT/U83/Y (INVX2M)                                 0.05       0.51 r
  ALU_UNIT/ALU_OUT_reg[12]/D (DFFQX2M)                    0.00       0.51 r
  data arrival time                                                  0.51

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_UNIT/ALU_OUT_reg[12]/CK (DFFQX2M)                   0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.47


  Startpoint: ALU_UNIT/ALU_OUT_reg[11]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_UNIT/ALU_OUT_reg[11]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_UNIT/ALU_OUT_reg[11]/CK (DFFQX2M)                   0.00       0.00 r
  ALU_UNIT/ALU_OUT_reg[11]/Q (DFFQX2M)                    0.32       0.32 r
  ALU_UNIT/U88/Y (AOI221XLM)                              0.14       0.45 f
  ALU_UNIT/U87/Y (INVX2M)                                 0.05       0.51 r
  ALU_UNIT/ALU_OUT_reg[11]/D (DFFQX2M)                    0.00       0.51 r
  data arrival time                                                  0.51

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_UNIT/ALU_OUT_reg[11]/CK (DFFQX2M)                   0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.47


  Startpoint: ALU_UNIT/ALU_OUT_reg[10]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_UNIT/ALU_OUT_reg[10]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_UNIT/ALU_OUT_reg[10]/CK (DFFQX2M)                   0.00       0.00 r
  ALU_UNIT/ALU_OUT_reg[10]/Q (DFFQX2M)                    0.32       0.32 r
  ALU_UNIT/U86/Y (AOI221XLM)                              0.14       0.45 f
  ALU_UNIT/U85/Y (INVX2M)                                 0.05       0.51 r
  ALU_UNIT/ALU_OUT_reg[10]/D (DFFQX2M)                    0.00       0.51 r
  data arrival time                                                  0.51

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_UNIT/ALU_OUT_reg[10]/CK (DFFQX2M)                   0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.47


  Startpoint: ALU_UNIT/ALU_OUT_reg[9]
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: ALU_UNIT/ALU_OUT_reg[9]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_UNIT/ALU_OUT_reg[9]/CK (DFFQX2M)                    0.00       0.00 r
  ALU_UNIT/ALU_OUT_reg[9]/Q (DFFQX2M)                     0.32       0.32 r
  ALU_UNIT/U90/Y (AOI221XLM)                              0.14       0.45 f
  ALU_UNIT/U89/Y (INVX2M)                                 0.05       0.51 r
  ALU_UNIT/ALU_OUT_reg[9]/D (DFFQX2M)                     0.00       0.51 r
  data arrival time                                                  0.51

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ALU_UNIT/ALU_OUT_reg[9]/CK (DFFQX2M)                    0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.47


  Startpoint: RX_IN (input port clocked by RX_CLK)
  Endpoint: UART/UART_Rx/FSM_block/dat_samp_en_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 r
  RX_IN (in)                                              0.01      54.26 r
  U9/Y (BUFX2M)                                           0.13      54.40 r
  UART/RX_IN_S (UART_TOP)                                 0.00      54.40 r
  UART/UART_Rx/RX_IN (UART_RX_TOP)                        0.00      54.40 r
  UART/UART_Rx/FSM_block/RX_IN (FSM_RX)                   0.00      54.40 r
  UART/UART_Rx/FSM_block/U7/Y (INVX2M)                    0.06      54.46 f
  UART/UART_Rx/FSM_block/U8/Y (OAI21X2M)                  0.09      54.55 r
  UART/UART_Rx/FSM_block/U29/Y (OAI2BB1X2M)               0.06      54.61 f
  UART/UART_Rx/FSM_block/dat_samp_en_reg/D (DFFRQX2M)     0.00      54.61 f
  data arrival time                                                 54.61

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART/UART_Rx/FSM_block/dat_samp_en_reg/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                -54.61
  --------------------------------------------------------------------------
  slack (MET)                                                       54.53


  Startpoint: RX_IN (input port clocked by RX_CLK)
  Endpoint: UART/UART_Rx/FSM_block/enable_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 r
  RX_IN (in)                                              0.01      54.26 r
  U9/Y (BUFX2M)                                           0.13      54.40 r
  UART/RX_IN_S (UART_TOP)                                 0.00      54.40 r
  UART/UART_Rx/RX_IN (UART_RX_TOP)                        0.00      54.40 r
  UART/UART_Rx/FSM_block/RX_IN (FSM_RX)                   0.00      54.40 r
  UART/UART_Rx/FSM_block/U7/Y (INVX2M)                    0.06      54.46 f
  UART/UART_Rx/FSM_block/U8/Y (OAI21X2M)                  0.09      54.55 r
  UART/UART_Rx/FSM_block/U28/Y (OAI2BB1X2M)               0.06      54.61 f
  UART/UART_Rx/FSM_block/enable_reg/D (DFFRQX2M)          0.00      54.61 f
  data arrival time                                                 54.61

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART/UART_Rx/FSM_block/enable_reg/CK (DFFRQX2M)         0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                -54.61
  --------------------------------------------------------------------------
  slack (MET)                                                       54.53


  Startpoint: RX_IN (input port clocked by RX_CLK)
  Endpoint: UART/UART_Rx/data_sampling_block/saving_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  RX_IN (in)                                              0.01      54.26 f
  U9/Y (BUFX2M)                                           0.15      54.42 f
  UART/RX_IN_S (UART_TOP)                                 0.00      54.42 f
  UART/UART_Rx/RX_IN (UART_RX_TOP)                        0.00      54.42 f
  UART/UART_Rx/data_sampling_block/RX_IN (data_sampling)
                                                          0.00      54.42 f
  UART/UART_Rx/data_sampling_block/U3/Y (INVX2M)          0.07      54.48 r
  UART/UART_Rx/data_sampling_block/U4/Y (OAI2BB2X1M)      0.08      54.56 f
  UART/UART_Rx/data_sampling_block/saving_reg[1]/D (DFFQX2M)
                                                          0.00      54.56 f
  data arrival time                                                 54.56

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART/UART_Rx/data_sampling_block/saving_reg[1]/CK (DFFQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                -54.56
  --------------------------------------------------------------------------
  slack (MET)                                                       54.54


  Startpoint: RX_IN (input port clocked by RX_CLK)
  Endpoint: UART/UART_Rx/data_sampling_block/saving_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  RX_IN (in)                                              0.01      54.26 f
  U9/Y (BUFX2M)                                           0.15      54.42 f
  UART/RX_IN_S (UART_TOP)                                 0.00      54.42 f
  UART/UART_Rx/RX_IN (UART_RX_TOP)                        0.00      54.42 f
  UART/UART_Rx/data_sampling_block/RX_IN (data_sampling)
                                                          0.00      54.42 f
  UART/UART_Rx/data_sampling_block/U3/Y (INVX2M)          0.07      54.48 r
  UART/UART_Rx/data_sampling_block/U6/Y (OAI2BB2X1M)      0.08      54.56 f
  UART/UART_Rx/data_sampling_block/saving_reg[0]/D (DFFQX2M)
                                                          0.00      54.56 f
  data arrival time                                                 54.56

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART/UART_Rx/data_sampling_block/saving_reg[0]/CK (DFFQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                -54.56
  --------------------------------------------------------------------------
  slack (MET)                                                       54.54


  Startpoint: RX_IN (input port clocked by RX_CLK)
  Endpoint: UART/UART_Rx/FSM_block/state_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 r
  RX_IN (in)                                              0.01      54.26 r
  U9/Y (BUFX2M)                                           0.13      54.40 r
  UART/RX_IN_S (UART_TOP)                                 0.00      54.40 r
  UART/UART_Rx/RX_IN (UART_RX_TOP)                        0.00      54.40 r
  UART/UART_Rx/FSM_block/RX_IN (FSM_RX)                   0.00      54.40 r
  UART/UART_Rx/FSM_block/U7/Y (INVX2M)                    0.06      54.46 f
  UART/UART_Rx/FSM_block/U8/Y (OAI21X2M)                  0.09      54.55 r
  UART/UART_Rx/FSM_block/U10/Y (OAI211X2M)                0.08      54.62 f
  UART/UART_Rx/FSM_block/state_reg[0]/D (DFFRQX2M)        0.00      54.62 f
  data arrival time                                                 54.62

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART/UART_Rx/FSM_block/state_reg[0]/CK (DFFRQX2M)       0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                -54.62
  --------------------------------------------------------------------------
  slack (MET)                                                       54.55


  Startpoint: RX_IN (input port clocked by RX_CLK)
  Endpoint: UART/UART_Rx/data_sampling_block/sampled_bit_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 r
  RX_IN (in)                                              0.01      54.26 r
  U9/Y (BUFX2M)                                           0.13      54.40 r
  UART/RX_IN_S (UART_TOP)                                 0.00      54.40 r
  UART/UART_Rx/RX_IN (UART_RX_TOP)                        0.00      54.40 r
  UART/UART_Rx/data_sampling_block/RX_IN (data_sampling)
                                                          0.00      54.40 r
  UART/UART_Rx/data_sampling_block/U10/Y (AOI21X2M)       0.07      54.47 f
  UART/UART_Rx/data_sampling_block/U8/Y (OAI2BB2X1M)      0.12      54.59 r
  UART/UART_Rx/data_sampling_block/sampled_bit_reg/D (DFFQX2M)
                                                          0.00      54.59 r
  data arrival time                                                 54.59

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART/UART_Rx/data_sampling_block/sampled_bit_reg/CK (DFFQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                -54.59
  --------------------------------------------------------------------------
  slack (MET)                                                       54.56


  Startpoint: RX_IN (input port clocked by RX_CLK)
  Endpoint: UART/UART_Rx/FSM_block/data_valid_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  RX_IN (in)                                              0.01      54.26 f
  U9/Y (BUFX2M)                                           0.15      54.42 f
  UART/RX_IN_S (UART_TOP)                                 0.00      54.42 f
  UART/UART_Rx/RX_IN (UART_RX_TOP)                        0.00      54.42 f
  UART/UART_Rx/FSM_block/RX_IN (FSM_RX)                   0.00      54.42 f
  UART/UART_Rx/FSM_block/U7/Y (INVX2M)                    0.07      54.49 r
  UART/UART_Rx/FSM_block/U27/Y (OAI32X1M)                 0.07      54.56 f
  UART/UART_Rx/FSM_block/U26/Y (AOI32X1M)                 0.10      54.66 r
  UART/UART_Rx/FSM_block/U25/Y (INVX2M)                   0.04      54.70 f
  UART/UART_Rx/FSM_block/data_valid_reg/D (DFFRQX2M)      0.00      54.70 f
  data arrival time                                                 54.70

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART/UART_Rx/FSM_block/data_valid_reg/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                -54.70
  --------------------------------------------------------------------------
  slack (MET)                                                       54.62


  Startpoint: REGISTER_FILE/RdData_reg[7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: CONTROL_UNIT/TX_P_DATA_reg[7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE/RdData_reg[7]/CK (EDFFHQX2M)              0.00       0.00 r
  REGISTER_FILE/RdData_reg[7]/Q (EDFFHQX2M)               0.23       0.23 f
  REGISTER_FILE/RdData[7] (Register_file_8_16)            0.00       0.23 f
  CONTROL_UNIT/RdData[7] (SYS_CTRL)                       0.00       0.23 f
  CONTROL_UNIT/U71/Y (AOI22X1M)                           0.10       0.33 r
  CONTROL_UNIT/U69/Y (NAND2X2M)                           0.06       0.40 f
  CONTROL_UNIT/TX_P_DATA_reg[7]/D (DFFRQX2M)              0.00       0.40 f
  data arrival time                                                  0.40

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CONTROL_UNIT/TX_P_DATA_reg[7]/CK (DFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.31


  Startpoint: REGISTER_FILE/RdData_reg[6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: CONTROL_UNIT/TX_P_DATA_reg[6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE/RdData_reg[6]/CK (EDFFHQX2M)              0.00       0.00 r
  REGISTER_FILE/RdData_reg[6]/Q (EDFFHQX2M)               0.23       0.23 f
  REGISTER_FILE/RdData[6] (Register_file_8_16)            0.00       0.23 f
  CONTROL_UNIT/RdData[6] (SYS_CTRL)                       0.00       0.23 f
  CONTROL_UNIT/U68/Y (AOI22X1M)                           0.10       0.33 r
  CONTROL_UNIT/U66/Y (NAND2X2M)                           0.06       0.40 f
  CONTROL_UNIT/TX_P_DATA_reg[6]/D (DFFRQX2M)              0.00       0.40 f
  data arrival time                                                  0.40

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CONTROL_UNIT/TX_P_DATA_reg[6]/CK (DFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.31


  Startpoint: REGISTER_FILE/RdData_reg[5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: CONTROL_UNIT/TX_P_DATA_reg[5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE/RdData_reg[5]/CK (EDFFHQX2M)              0.00       0.00 r
  REGISTER_FILE/RdData_reg[5]/Q (EDFFHQX2M)               0.23       0.23 f
  REGISTER_FILE/RdData[5] (Register_file_8_16)            0.00       0.23 f
  CONTROL_UNIT/RdData[5] (SYS_CTRL)                       0.00       0.23 f
  CONTROL_UNIT/U65/Y (AOI22X1M)                           0.10       0.33 r
  CONTROL_UNIT/U63/Y (NAND2X2M)                           0.06       0.40 f
  CONTROL_UNIT/TX_P_DATA_reg[5]/D (DFFRQX2M)              0.00       0.40 f
  data arrival time                                                  0.40

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CONTROL_UNIT/TX_P_DATA_reg[5]/CK (DFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.31


  Startpoint: REGISTER_FILE/RdData_reg[4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: CONTROL_UNIT/TX_P_DATA_reg[4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE/RdData_reg[4]/CK (EDFFHQX2M)              0.00       0.00 r
  REGISTER_FILE/RdData_reg[4]/Q (EDFFHQX2M)               0.23       0.23 f
  REGISTER_FILE/RdData[4] (Register_file_8_16)            0.00       0.23 f
  CONTROL_UNIT/RdData[4] (SYS_CTRL)                       0.00       0.23 f
  CONTROL_UNIT/U62/Y (AOI22X1M)                           0.10       0.33 r
  CONTROL_UNIT/U60/Y (NAND2X2M)                           0.06       0.40 f
  CONTROL_UNIT/TX_P_DATA_reg[4]/D (DFFRQX2M)              0.00       0.40 f
  data arrival time                                                  0.40

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CONTROL_UNIT/TX_P_DATA_reg[4]/CK (DFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.31


  Startpoint: REGISTER_FILE/RdData_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: CONTROL_UNIT/TX_P_DATA_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE/RdData_reg[3]/CK (EDFFHQX2M)              0.00       0.00 r
  REGISTER_FILE/RdData_reg[3]/Q (EDFFHQX2M)               0.23       0.23 f
  REGISTER_FILE/RdData[3] (Register_file_8_16)            0.00       0.23 f
  CONTROL_UNIT/RdData[3] (SYS_CTRL)                       0.00       0.23 f
  CONTROL_UNIT/U59/Y (AOI22X1M)                           0.10       0.33 r
  CONTROL_UNIT/U57/Y (NAND2X2M)                           0.06       0.40 f
  CONTROL_UNIT/TX_P_DATA_reg[3]/D (DFFRQX2M)              0.00       0.40 f
  data arrival time                                                  0.40

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CONTROL_UNIT/TX_P_DATA_reg[3]/CK (DFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.31


  Startpoint: REGISTER_FILE/RdData_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: CONTROL_UNIT/TX_P_DATA_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE/RdData_reg[2]/CK (EDFFHQX2M)              0.00       0.00 r
  REGISTER_FILE/RdData_reg[2]/Q (EDFFHQX2M)               0.23       0.23 f
  REGISTER_FILE/RdData[2] (Register_file_8_16)            0.00       0.23 f
  CONTROL_UNIT/RdData[2] (SYS_CTRL)                       0.00       0.23 f
  CONTROL_UNIT/U56/Y (AOI22X1M)                           0.10       0.33 r
  CONTROL_UNIT/U54/Y (NAND2X2M)                           0.06       0.40 f
  CONTROL_UNIT/TX_P_DATA_reg[2]/D (DFFRQX2M)              0.00       0.40 f
  data arrival time                                                  0.40

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CONTROL_UNIT/TX_P_DATA_reg[2]/CK (DFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.31


  Startpoint: REGISTER_FILE/RdData_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: CONTROL_UNIT/TX_P_DATA_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE/RdData_reg[1]/CK (EDFFHQX2M)              0.00       0.00 r
  REGISTER_FILE/RdData_reg[1]/Q (EDFFHQX2M)               0.23       0.23 f
  REGISTER_FILE/RdData[1] (Register_file_8_16)            0.00       0.23 f
  CONTROL_UNIT/RdData[1] (SYS_CTRL)                       0.00       0.23 f
  CONTROL_UNIT/U53/Y (AOI22X1M)                           0.10       0.33 r
  CONTROL_UNIT/U51/Y (NAND2X2M)                           0.06       0.40 f
  CONTROL_UNIT/TX_P_DATA_reg[1]/D (DFFRQX2M)              0.00       0.40 f
  data arrival time                                                  0.40

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CONTROL_UNIT/TX_P_DATA_reg[1]/CK (DFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.31


  Startpoint: REGISTER_FILE/RdData_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: CONTROL_UNIT/TX_P_DATA_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE/RdData_reg[0]/CK (EDFFHQX2M)              0.00       0.00 r
  REGISTER_FILE/RdData_reg[0]/Q (EDFFHQX2M)               0.23       0.23 f
  REGISTER_FILE/RdData[0] (Register_file_8_16)            0.00       0.23 f
  CONTROL_UNIT/RdData[0] (SYS_CTRL)                       0.00       0.23 f
  CONTROL_UNIT/U50/Y (AOI22X1M)                           0.10       0.33 r
  CONTROL_UNIT/U48/Y (NAND2X2M)                           0.06       0.40 f
  CONTROL_UNIT/TX_P_DATA_reg[0]/D (DFFRQX2M)              0.00       0.40 f
  data arrival time                                                  0.40

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CONTROL_UNIT/TX_P_DATA_reg[0]/CK (DFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.31


  Startpoint: CONTROL_UNIT/CLK_EN_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: CLOCK_GATING/latch_out_reg
            (negative level-sensitive latch clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  CONTROL_UNIT/CLK_EN_reg/CK (DFFRQX2M)                   0.00      20.00 r
  CONTROL_UNIT/CLK_EN_reg/Q (DFFRQX2M)                    0.38      20.38 r
  CONTROL_UNIT/CLK_EN (SYS_CTRL)                          0.00      20.38 r
  CLOCK_GATING/CLK_EN (CLK_GATE)                          0.00      20.38 r
  CLOCK_GATING/latch_out_reg/D (TLATNX2M)                 0.00      20.38 r
  data arrival time                                                 20.38

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                       0.10      20.10
  CLOCK_GATING/latch_out_reg/GN (TLATNX2M)                0.00      20.10 r
  library hold time                                      -0.06      20.04
  data required time                                                20.04
  --------------------------------------------------------------------------
  data required time                                                20.04
  data arrival time                                                -20.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.35


  Startpoint: CONTROL_UNIT/WrEn_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER_FILE/RdData_Valid_reg
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CONTROL_UNIT/WrEn_reg/CK (DFFRQX2M)                     0.00       0.00 r
  CONTROL_UNIT/WrEn_reg/Q (DFFRQX2M)                      0.40       0.40 r
  CONTROL_UNIT/WrEn (SYS_CTRL)                            0.00       0.40 r
  REGISTER_FILE/WrEn (Register_file_8_16)                 0.00       0.40 r
  REGISTER_FILE/U68/Y (NOR2BX2M)                          0.05       0.45 f
  REGISTER_FILE/RdData_Valid_reg/D (DFFRQX2M)             0.00       0.45 f
  data arrival time                                                  0.45

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  REGISTER_FILE/RdData_Valid_reg/CK (DFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.36


  Startpoint: RST_SYN_REF/ff_reg[0]/CK
              (internal path startpoint clocked by REF_CLK)
  Endpoint: RST_SYN_REF/ff_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  RST_SYN_REF/ff_reg[0]/CK (DFFRQX2M)      0.00       0.00 r
  RST_SYN_REF/ff_reg[0]/Q (DFFRQX2M)       0.46       0.46 f
  RST_SYN_REF/ff_reg[1]/D (DFFRQX2M)       0.00       0.46 f
  data arrival time                                   0.46

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  RST_SYN_REF/ff_reg[1]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                       -0.02       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: ASYN_FIFO/link_synchronizer_write/ff1_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ASYN_FIFO/link_synchronizer_write/q2_ptr_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_synchronizer_write/ff1_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  ASYN_FIFO/link_synchronizer_write/ff1_reg[1]/Q (DFFRQX2M)
                                                          0.46       0.46 f
  ASYN_FIFO/link_synchronizer_write/q2_ptr_reg[1]/D (DFFRQX2M)
                                                          0.00       0.46 f
  data arrival time                                                  0.46

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_synchronizer_write/q2_ptr_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: ASYN_FIFO/link_synchronizer_write/ff1_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ASYN_FIFO/link_synchronizer_write/q2_ptr_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_synchronizer_write/ff1_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  ASYN_FIFO/link_synchronizer_write/ff1_reg[0]/Q (DFFRQX2M)
                                                          0.46       0.46 f
  ASYN_FIFO/link_synchronizer_write/q2_ptr_reg[0]/D (DFFRQX2M)
                                                          0.00       0.46 f
  data arrival time                                                  0.46

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_synchronizer_write/q2_ptr_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: ASYN_FIFO/link_synchronizer_write/ff1_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ASYN_FIFO/link_synchronizer_write/q2_ptr_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_synchronizer_write/ff1_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  ASYN_FIFO/link_synchronizer_write/ff1_reg[3]/Q (DFFRQX2M)
                                                          0.46       0.46 f
  ASYN_FIFO/link_synchronizer_write/q2_ptr_reg[3]/D (DFFRQX2M)
                                                          0.00       0.46 f
  data arrival time                                                  0.46

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_synchronizer_write/q2_ptr_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: ASYN_FIFO/link_synchronizer_write/ff1_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ASYN_FIFO/link_synchronizer_write/q2_ptr_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_synchronizer_write/ff1_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  ASYN_FIFO/link_synchronizer_write/ff1_reg[2]/Q (DFFRQX2M)
                                                          0.46       0.46 f
  ASYN_FIFO/link_synchronizer_write/q2_ptr_reg[2]/D (DFFRQX2M)
                                                          0.00       0.46 f
  data arrival time                                                  0.46

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_synchronizer_write/q2_ptr_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: DATA_SYNC/ff_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DATA_SYNC/ff_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DATA_SYNC/ff_reg[0]/CK (DFFRQX2M)        0.00       0.00 r
  DATA_SYNC/ff_reg[0]/Q (DFFRQX2M)         0.46       0.46 f
  DATA_SYNC/ff_reg[1]/D (DFFRQX2M)         0.00       0.46 f
  data arrival time                                   0.46

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  DATA_SYNC/ff_reg[1]/CK (DFFRQX2M)        0.00       0.10 r
  library hold time                       -0.02       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.38


  Startpoint: DATA_SYNC/ff_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DATA_SYNC/Pulse_Gen_reg
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DATA_SYNC/ff_reg[1]/CK (DFFRQX2M)                       0.00       0.00 r
  DATA_SYNC/ff_reg[1]/Q (DFFRQX2M)                        0.48       0.48 f
  DATA_SYNC/Pulse_Gen_reg/D (DFFRQX2M)                    0.00       0.48 f
  data arrival time                                                  0.48

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DATA_SYNC/Pulse_Gen_reg/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: ASYN_FIFO/link_FIFO_Write/wptr_bin_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ASYN_FIFO/link_FIFO_Write/wptr_bin_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_FIFO_Write/wptr_bin_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  ASYN_FIFO/link_FIFO_Write/wptr_bin_reg[0]/Q (DFFRQX2M)
                                                          0.45       0.45 r
  ASYN_FIFO/link_FIFO_Write/U15/Y (XNOR2X2M)              0.06       0.51 f
  ASYN_FIFO/link_FIFO_Write/wptr_bin_reg[0]/D (DFFRQX2M)
                                                          0.00       0.51 f
  data arrival time                                                  0.51

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_FIFO_Write/wptr_bin_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: ASYN_FIFO/link_FIFO_Write/wptr_bin_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ASYN_FIFO/link_FIFO_Write/wptr_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_FIFO_Write/wptr_bin_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  ASYN_FIFO/link_FIFO_Write/wptr_bin_reg[1]/Q (DFFRQX2M)
                                                          0.43       0.43 r
  ASYN_FIFO/link_FIFO_Write/U19/Y (OAI2BB2X1M)            0.09       0.52 f
  ASYN_FIFO/link_FIFO_Write/wptr_reg[0]/D (DFFRQX2M)      0.00       0.52 f
  data arrival time                                                  0.52

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_FIFO_Write/wptr_reg[0]/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: ASYN_FIFO/link_Memory/RAM_reg[2][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[2][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_Memory/RAM_reg[2][7]/CK (DFFQX2M)        0.00       0.00 r
  ASYN_FIFO/link_Memory/RAM_reg[2][7]/Q (DFFQX2M)         0.33       0.33 r
  ASYN_FIFO/link_Memory/U24/Y (OAI2BB2X1M)                0.15       0.48 r
  ASYN_FIFO/link_Memory/RAM_reg[2][7]/D (DFFQX2M)         0.00       0.48 r
  data arrival time                                                  0.48

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[2][7]/CK (DFFQX2M)        0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: ASYN_FIFO/link_Memory/RAM_reg[2][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[2][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_Memory/RAM_reg[2][6]/CK (DFFQX2M)        0.00       0.00 r
  ASYN_FIFO/link_Memory/RAM_reg[2][6]/Q (DFFQX2M)         0.33       0.33 r
  ASYN_FIFO/link_Memory/U23/Y (OAI2BB2X1M)                0.15       0.48 r
  ASYN_FIFO/link_Memory/RAM_reg[2][6]/D (DFFQX2M)         0.00       0.48 r
  data arrival time                                                  0.48

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[2][6]/CK (DFFQX2M)        0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: ASYN_FIFO/link_Memory/RAM_reg[2][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[2][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_Memory/RAM_reg[2][5]/CK (DFFQX2M)        0.00       0.00 r
  ASYN_FIFO/link_Memory/RAM_reg[2][5]/Q (DFFQX2M)         0.33       0.33 r
  ASYN_FIFO/link_Memory/U22/Y (OAI2BB2X1M)                0.15       0.48 r
  ASYN_FIFO/link_Memory/RAM_reg[2][5]/D (DFFQX2M)         0.00       0.48 r
  data arrival time                                                  0.48

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[2][5]/CK (DFFQX2M)        0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: ASYN_FIFO/link_Memory/RAM_reg[2][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[2][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_Memory/RAM_reg[2][4]/CK (DFFQX2M)        0.00       0.00 r
  ASYN_FIFO/link_Memory/RAM_reg[2][4]/Q (DFFQX2M)         0.33       0.33 r
  ASYN_FIFO/link_Memory/U21/Y (OAI2BB2X1M)                0.15       0.48 r
  ASYN_FIFO/link_Memory/RAM_reg[2][4]/D (DFFQX2M)         0.00       0.48 r
  data arrival time                                                  0.48

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[2][4]/CK (DFFQX2M)        0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: ASYN_FIFO/link_Memory/RAM_reg[2][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[2][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_Memory/RAM_reg[2][3]/CK (DFFQX2M)        0.00       0.00 r
  ASYN_FIFO/link_Memory/RAM_reg[2][3]/Q (DFFQX2M)         0.33       0.33 r
  ASYN_FIFO/link_Memory/U20/Y (OAI2BB2X1M)                0.15       0.48 r
  ASYN_FIFO/link_Memory/RAM_reg[2][3]/D (DFFQX2M)         0.00       0.48 r
  data arrival time                                                  0.48

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[2][3]/CK (DFFQX2M)        0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: ASYN_FIFO/link_Memory/RAM_reg[2][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[2][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_Memory/RAM_reg[2][2]/CK (DFFQX2M)        0.00       0.00 r
  ASYN_FIFO/link_Memory/RAM_reg[2][2]/Q (DFFQX2M)         0.33       0.33 r
  ASYN_FIFO/link_Memory/U19/Y (OAI2BB2X1M)                0.15       0.48 r
  ASYN_FIFO/link_Memory/RAM_reg[2][2]/D (DFFQX2M)         0.00       0.48 r
  data arrival time                                                  0.48

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[2][2]/CK (DFFQX2M)        0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: ASYN_FIFO/link_Memory/RAM_reg[2][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[2][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_Memory/RAM_reg[2][1]/CK (DFFQX2M)        0.00       0.00 r
  ASYN_FIFO/link_Memory/RAM_reg[2][1]/Q (DFFQX2M)         0.33       0.33 r
  ASYN_FIFO/link_Memory/U18/Y (OAI2BB2X1M)                0.15       0.48 r
  ASYN_FIFO/link_Memory/RAM_reg[2][1]/D (DFFQX2M)         0.00       0.48 r
  data arrival time                                                  0.48

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[2][1]/CK (DFFQX2M)        0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: ASYN_FIFO/link_Memory/RAM_reg[2][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[2][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_Memory/RAM_reg[2][0]/CK (DFFQX2M)        0.00       0.00 r
  ASYN_FIFO/link_Memory/RAM_reg[2][0]/Q (DFFQX2M)         0.33       0.33 r
  ASYN_FIFO/link_Memory/U17/Y (OAI2BB2X1M)                0.15       0.48 r
  ASYN_FIFO/link_Memory/RAM_reg[2][0]/D (DFFQX2M)         0.00       0.48 r
  data arrival time                                                  0.48

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[2][0]/CK (DFFQX2M)        0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: ASYN_FIFO/link_Memory/RAM_reg[6][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[6][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_Memory/RAM_reg[6][7]/CK (DFFQX2M)        0.00       0.00 r
  ASYN_FIFO/link_Memory/RAM_reg[6][7]/Q (DFFQX2M)         0.33       0.33 r
  ASYN_FIFO/link_Memory/U60/Y (OAI2BB2X1M)                0.15       0.48 r
  ASYN_FIFO/link_Memory/RAM_reg[6][7]/D (DFFQX2M)         0.00       0.48 r
  data arrival time                                                  0.48

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[6][7]/CK (DFFQX2M)        0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: ASYN_FIFO/link_Memory/RAM_reg[6][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[6][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_Memory/RAM_reg[6][6]/CK (DFFQX2M)        0.00       0.00 r
  ASYN_FIFO/link_Memory/RAM_reg[6][6]/Q (DFFQX2M)         0.33       0.33 r
  ASYN_FIFO/link_Memory/U59/Y (OAI2BB2X1M)                0.15       0.48 r
  ASYN_FIFO/link_Memory/RAM_reg[6][6]/D (DFFQX2M)         0.00       0.48 r
  data arrival time                                                  0.48

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[6][6]/CK (DFFQX2M)        0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: ASYN_FIFO/link_Memory/RAM_reg[6][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[6][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_Memory/RAM_reg[6][5]/CK (DFFQX2M)        0.00       0.00 r
  ASYN_FIFO/link_Memory/RAM_reg[6][5]/Q (DFFQX2M)         0.33       0.33 r
  ASYN_FIFO/link_Memory/U58/Y (OAI2BB2X1M)                0.15       0.48 r
  ASYN_FIFO/link_Memory/RAM_reg[6][5]/D (DFFQX2M)         0.00       0.48 r
  data arrival time                                                  0.48

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[6][5]/CK (DFFQX2M)        0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: ASYN_FIFO/link_Memory/RAM_reg[6][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[6][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_Memory/RAM_reg[6][4]/CK (DFFQX2M)        0.00       0.00 r
  ASYN_FIFO/link_Memory/RAM_reg[6][4]/Q (DFFQX2M)         0.33       0.33 r
  ASYN_FIFO/link_Memory/U57/Y (OAI2BB2X1M)                0.15       0.48 r
  ASYN_FIFO/link_Memory/RAM_reg[6][4]/D (DFFQX2M)         0.00       0.48 r
  data arrival time                                                  0.48

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[6][4]/CK (DFFQX2M)        0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: ASYN_FIFO/link_Memory/RAM_reg[6][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[6][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_Memory/RAM_reg[6][3]/CK (DFFQX2M)        0.00       0.00 r
  ASYN_FIFO/link_Memory/RAM_reg[6][3]/Q (DFFQX2M)         0.33       0.33 r
  ASYN_FIFO/link_Memory/U56/Y (OAI2BB2X1M)                0.15       0.48 r
  ASYN_FIFO/link_Memory/RAM_reg[6][3]/D (DFFQX2M)         0.00       0.48 r
  data arrival time                                                  0.48

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[6][3]/CK (DFFQX2M)        0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: ASYN_FIFO/link_Memory/RAM_reg[6][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[6][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_Memory/RAM_reg[6][2]/CK (DFFQX2M)        0.00       0.00 r
  ASYN_FIFO/link_Memory/RAM_reg[6][2]/Q (DFFQX2M)         0.33       0.33 r
  ASYN_FIFO/link_Memory/U55/Y (OAI2BB2X1M)                0.15       0.48 r
  ASYN_FIFO/link_Memory/RAM_reg[6][2]/D (DFFQX2M)         0.00       0.48 r
  data arrival time                                                  0.48

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[6][2]/CK (DFFQX2M)        0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: ASYN_FIFO/link_Memory/RAM_reg[6][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[6][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_Memory/RAM_reg[6][1]/CK (DFFQX2M)        0.00       0.00 r
  ASYN_FIFO/link_Memory/RAM_reg[6][1]/Q (DFFQX2M)         0.33       0.33 r
  ASYN_FIFO/link_Memory/U54/Y (OAI2BB2X1M)                0.15       0.48 r
  ASYN_FIFO/link_Memory/RAM_reg[6][1]/D (DFFQX2M)         0.00       0.48 r
  data arrival time                                                  0.48

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[6][1]/CK (DFFQX2M)        0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: ASYN_FIFO/link_Memory/RAM_reg[6][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[6][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_Memory/RAM_reg[6][0]/CK (DFFQX2M)        0.00       0.00 r
  ASYN_FIFO/link_Memory/RAM_reg[6][0]/Q (DFFQX2M)         0.33       0.33 r
  ASYN_FIFO/link_Memory/U53/Y (OAI2BB2X1M)                0.15       0.48 r
  ASYN_FIFO/link_Memory/RAM_reg[6][0]/D (DFFQX2M)         0.00       0.48 r
  data arrival time                                                  0.48

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[6][0]/CK (DFFQX2M)        0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: ASYN_FIFO/link_Memory/RAM_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[1][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_Memory/RAM_reg[1][7]/CK (DFFQX2M)        0.00       0.00 r
  ASYN_FIFO/link_Memory/RAM_reg[1][7]/Q (DFFQX2M)         0.33       0.33 r
  ASYN_FIFO/link_Memory/U32/Y (OAI2BB2X1M)                0.15       0.48 r
  ASYN_FIFO/link_Memory/RAM_reg[1][7]/D (DFFQX2M)         0.00       0.48 r
  data arrival time                                                  0.48

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[1][7]/CK (DFFQX2M)        0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: ASYN_FIFO/link_Memory/RAM_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[1][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_Memory/RAM_reg[1][6]/CK (DFFQX2M)        0.00       0.00 r
  ASYN_FIFO/link_Memory/RAM_reg[1][6]/Q (DFFQX2M)         0.33       0.33 r
  ASYN_FIFO/link_Memory/U31/Y (OAI2BB2X1M)                0.15       0.48 r
  ASYN_FIFO/link_Memory/RAM_reg[1][6]/D (DFFQX2M)         0.00       0.48 r
  data arrival time                                                  0.48

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[1][6]/CK (DFFQX2M)        0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: ASYN_FIFO/link_Memory/RAM_reg[1][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[1][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_Memory/RAM_reg[1][5]/CK (DFFQX2M)        0.00       0.00 r
  ASYN_FIFO/link_Memory/RAM_reg[1][5]/Q (DFFQX2M)         0.33       0.33 r
  ASYN_FIFO/link_Memory/U30/Y (OAI2BB2X1M)                0.15       0.48 r
  ASYN_FIFO/link_Memory/RAM_reg[1][5]/D (DFFQX2M)         0.00       0.48 r
  data arrival time                                                  0.48

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[1][5]/CK (DFFQX2M)        0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: ASYN_FIFO/link_Memory/RAM_reg[1][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[1][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_Memory/RAM_reg[1][4]/CK (DFFQX2M)        0.00       0.00 r
  ASYN_FIFO/link_Memory/RAM_reg[1][4]/Q (DFFQX2M)         0.33       0.33 r
  ASYN_FIFO/link_Memory/U29/Y (OAI2BB2X1M)                0.15       0.48 r
  ASYN_FIFO/link_Memory/RAM_reg[1][4]/D (DFFQX2M)         0.00       0.48 r
  data arrival time                                                  0.48

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[1][4]/CK (DFFQX2M)        0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: ASYN_FIFO/link_Memory/RAM_reg[1][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[1][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_Memory/RAM_reg[1][3]/CK (DFFQX2M)        0.00       0.00 r
  ASYN_FIFO/link_Memory/RAM_reg[1][3]/Q (DFFQX2M)         0.33       0.33 r
  ASYN_FIFO/link_Memory/U28/Y (OAI2BB2X1M)                0.15       0.48 r
  ASYN_FIFO/link_Memory/RAM_reg[1][3]/D (DFFQX2M)         0.00       0.48 r
  data arrival time                                                  0.48

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[1][3]/CK (DFFQX2M)        0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: ASYN_FIFO/link_Memory/RAM_reg[1][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[1][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_Memory/RAM_reg[1][2]/CK (DFFQX2M)        0.00       0.00 r
  ASYN_FIFO/link_Memory/RAM_reg[1][2]/Q (DFFQX2M)         0.33       0.33 r
  ASYN_FIFO/link_Memory/U27/Y (OAI2BB2X1M)                0.15       0.48 r
  ASYN_FIFO/link_Memory/RAM_reg[1][2]/D (DFFQX2M)         0.00       0.48 r
  data arrival time                                                  0.48

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[1][2]/CK (DFFQX2M)        0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: ASYN_FIFO/link_Memory/RAM_reg[1][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[1][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_Memory/RAM_reg[1][1]/CK (DFFQX2M)        0.00       0.00 r
  ASYN_FIFO/link_Memory/RAM_reg[1][1]/Q (DFFQX2M)         0.33       0.33 r
  ASYN_FIFO/link_Memory/U26/Y (OAI2BB2X1M)                0.15       0.48 r
  ASYN_FIFO/link_Memory/RAM_reg[1][1]/D (DFFQX2M)         0.00       0.48 r
  data arrival time                                                  0.48

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[1][1]/CK (DFFQX2M)        0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: ASYN_FIFO/link_Memory/RAM_reg[1][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[1][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_Memory/RAM_reg[1][0]/CK (DFFQX2M)        0.00       0.00 r
  ASYN_FIFO/link_Memory/RAM_reg[1][0]/Q (DFFQX2M)         0.33       0.33 r
  ASYN_FIFO/link_Memory/U25/Y (OAI2BB2X1M)                0.15       0.48 r
  ASYN_FIFO/link_Memory/RAM_reg[1][0]/D (DFFQX2M)         0.00       0.48 r
  data arrival time                                                  0.48

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[1][0]/CK (DFFQX2M)        0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: ASYN_FIFO/link_Memory/RAM_reg[5][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[5][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_Memory/RAM_reg[5][7]/CK (DFFQX2M)        0.00       0.00 r
  ASYN_FIFO/link_Memory/RAM_reg[5][7]/Q (DFFQX2M)         0.33       0.33 r
  ASYN_FIFO/link_Memory/U68/Y (OAI2BB2X1M)                0.15       0.48 r
  ASYN_FIFO/link_Memory/RAM_reg[5][7]/D (DFFQX2M)         0.00       0.48 r
  data arrival time                                                  0.48

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[5][7]/CK (DFFQX2M)        0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: ASYN_FIFO/link_Memory/RAM_reg[5][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[5][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_Memory/RAM_reg[5][6]/CK (DFFQX2M)        0.00       0.00 r
  ASYN_FIFO/link_Memory/RAM_reg[5][6]/Q (DFFQX2M)         0.33       0.33 r
  ASYN_FIFO/link_Memory/U67/Y (OAI2BB2X1M)                0.15       0.48 r
  ASYN_FIFO/link_Memory/RAM_reg[5][6]/D (DFFQX2M)         0.00       0.48 r
  data arrival time                                                  0.48

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[5][6]/CK (DFFQX2M)        0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: ASYN_FIFO/link_Memory/RAM_reg[5][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[5][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_Memory/RAM_reg[5][5]/CK (DFFQX2M)        0.00       0.00 r
  ASYN_FIFO/link_Memory/RAM_reg[5][5]/Q (DFFQX2M)         0.33       0.33 r
  ASYN_FIFO/link_Memory/U66/Y (OAI2BB2X1M)                0.15       0.48 r
  ASYN_FIFO/link_Memory/RAM_reg[5][5]/D (DFFQX2M)         0.00       0.48 r
  data arrival time                                                  0.48

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[5][5]/CK (DFFQX2M)        0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: ASYN_FIFO/link_Memory/RAM_reg[5][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[5][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_Memory/RAM_reg[5][4]/CK (DFFQX2M)        0.00       0.00 r
  ASYN_FIFO/link_Memory/RAM_reg[5][4]/Q (DFFQX2M)         0.33       0.33 r
  ASYN_FIFO/link_Memory/U65/Y (OAI2BB2X1M)                0.15       0.48 r
  ASYN_FIFO/link_Memory/RAM_reg[5][4]/D (DFFQX2M)         0.00       0.48 r
  data arrival time                                                  0.48

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[5][4]/CK (DFFQX2M)        0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: ASYN_FIFO/link_Memory/RAM_reg[5][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[5][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_Memory/RAM_reg[5][3]/CK (DFFQX2M)        0.00       0.00 r
  ASYN_FIFO/link_Memory/RAM_reg[5][3]/Q (DFFQX2M)         0.33       0.33 r
  ASYN_FIFO/link_Memory/U64/Y (OAI2BB2X1M)                0.15       0.48 r
  ASYN_FIFO/link_Memory/RAM_reg[5][3]/D (DFFQX2M)         0.00       0.48 r
  data arrival time                                                  0.48

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[5][3]/CK (DFFQX2M)        0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: ASYN_FIFO/link_Memory/RAM_reg[5][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[5][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_Memory/RAM_reg[5][2]/CK (DFFQX2M)        0.00       0.00 r
  ASYN_FIFO/link_Memory/RAM_reg[5][2]/Q (DFFQX2M)         0.33       0.33 r
  ASYN_FIFO/link_Memory/U63/Y (OAI2BB2X1M)                0.15       0.48 r
  ASYN_FIFO/link_Memory/RAM_reg[5][2]/D (DFFQX2M)         0.00       0.48 r
  data arrival time                                                  0.48

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[5][2]/CK (DFFQX2M)        0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: ASYN_FIFO/link_Memory/RAM_reg[5][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[5][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_Memory/RAM_reg[5][1]/CK (DFFQX2M)        0.00       0.00 r
  ASYN_FIFO/link_Memory/RAM_reg[5][1]/Q (DFFQX2M)         0.33       0.33 r
  ASYN_FIFO/link_Memory/U62/Y (OAI2BB2X1M)                0.15       0.48 r
  ASYN_FIFO/link_Memory/RAM_reg[5][1]/D (DFFQX2M)         0.00       0.48 r
  data arrival time                                                  0.48

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[5][1]/CK (DFFQX2M)        0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: ASYN_FIFO/link_Memory/RAM_reg[5][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[5][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_Memory/RAM_reg[5][0]/CK (DFFQX2M)        0.00       0.00 r
  ASYN_FIFO/link_Memory/RAM_reg[5][0]/Q (DFFQX2M)         0.33       0.33 r
  ASYN_FIFO/link_Memory/U61/Y (OAI2BB2X1M)                0.15       0.48 r
  ASYN_FIFO/link_Memory/RAM_reg[5][0]/D (DFFQX2M)         0.00       0.48 r
  data arrival time                                                  0.48

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[5][0]/CK (DFFQX2M)        0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: ASYN_FIFO/link_Memory/RAM_reg[3][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[3][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_Memory/RAM_reg[3][7]/CK (DFFQX2M)        0.00       0.00 r
  ASYN_FIFO/link_Memory/RAM_reg[3][7]/Q (DFFQX2M)         0.33       0.33 r
  ASYN_FIFO/link_Memory/U16/Y (OAI2BB2X1M)                0.15       0.48 r
  ASYN_FIFO/link_Memory/RAM_reg[3][7]/D (DFFQX2M)         0.00       0.48 r
  data arrival time                                                  0.48

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[3][7]/CK (DFFQX2M)        0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: ASYN_FIFO/link_Memory/RAM_reg[3][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[3][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_Memory/RAM_reg[3][6]/CK (DFFQX2M)        0.00       0.00 r
  ASYN_FIFO/link_Memory/RAM_reg[3][6]/Q (DFFQX2M)         0.33       0.33 r
  ASYN_FIFO/link_Memory/U15/Y (OAI2BB2X1M)                0.15       0.48 r
  ASYN_FIFO/link_Memory/RAM_reg[3][6]/D (DFFQX2M)         0.00       0.48 r
  data arrival time                                                  0.48

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[3][6]/CK (DFFQX2M)        0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: ASYN_FIFO/link_Memory/RAM_reg[3][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[3][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_Memory/RAM_reg[3][5]/CK (DFFQX2M)        0.00       0.00 r
  ASYN_FIFO/link_Memory/RAM_reg[3][5]/Q (DFFQX2M)         0.33       0.33 r
  ASYN_FIFO/link_Memory/U14/Y (OAI2BB2X1M)                0.15       0.48 r
  ASYN_FIFO/link_Memory/RAM_reg[3][5]/D (DFFQX2M)         0.00       0.48 r
  data arrival time                                                  0.48

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[3][5]/CK (DFFQX2M)        0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: ASYN_FIFO/link_Memory/RAM_reg[3][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[3][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_Memory/RAM_reg[3][4]/CK (DFFQX2M)        0.00       0.00 r
  ASYN_FIFO/link_Memory/RAM_reg[3][4]/Q (DFFQX2M)         0.33       0.33 r
  ASYN_FIFO/link_Memory/U13/Y (OAI2BB2X1M)                0.15       0.48 r
  ASYN_FIFO/link_Memory/RAM_reg[3][4]/D (DFFQX2M)         0.00       0.48 r
  data arrival time                                                  0.48

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[3][4]/CK (DFFQX2M)        0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: ASYN_FIFO/link_Memory/RAM_reg[3][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[3][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_Memory/RAM_reg[3][3]/CK (DFFQX2M)        0.00       0.00 r
  ASYN_FIFO/link_Memory/RAM_reg[3][3]/Q (DFFQX2M)         0.33       0.33 r
  ASYN_FIFO/link_Memory/U12/Y (OAI2BB2X1M)                0.15       0.48 r
  ASYN_FIFO/link_Memory/RAM_reg[3][3]/D (DFFQX2M)         0.00       0.48 r
  data arrival time                                                  0.48

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[3][3]/CK (DFFQX2M)        0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: ASYN_FIFO/link_Memory/RAM_reg[3][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[3][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_Memory/RAM_reg[3][2]/CK (DFFQX2M)        0.00       0.00 r
  ASYN_FIFO/link_Memory/RAM_reg[3][2]/Q (DFFQX2M)         0.33       0.33 r
  ASYN_FIFO/link_Memory/U11/Y (OAI2BB2X1M)                0.15       0.48 r
  ASYN_FIFO/link_Memory/RAM_reg[3][2]/D (DFFQX2M)         0.00       0.48 r
  data arrival time                                                  0.48

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[3][2]/CK (DFFQX2M)        0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: ASYN_FIFO/link_Memory/RAM_reg[3][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[3][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_Memory/RAM_reg[3][1]/CK (DFFQX2M)        0.00       0.00 r
  ASYN_FIFO/link_Memory/RAM_reg[3][1]/Q (DFFQX2M)         0.33       0.33 r
  ASYN_FIFO/link_Memory/U10/Y (OAI2BB2X1M)                0.15       0.48 r
  ASYN_FIFO/link_Memory/RAM_reg[3][1]/D (DFFQX2M)         0.00       0.48 r
  data arrival time                                                  0.48

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[3][1]/CK (DFFQX2M)        0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: ASYN_FIFO/link_Memory/RAM_reg[3][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[3][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_Memory/RAM_reg[3][0]/CK (DFFQX2M)        0.00       0.00 r
  ASYN_FIFO/link_Memory/RAM_reg[3][0]/Q (DFFQX2M)         0.33       0.33 r
  ASYN_FIFO/link_Memory/U9/Y (OAI2BB2X1M)                 0.15       0.48 r
  ASYN_FIFO/link_Memory/RAM_reg[3][0]/D (DFFQX2M)         0.00       0.48 r
  data arrival time                                                  0.48

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[3][0]/CK (DFFQX2M)        0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: ASYN_FIFO/link_Memory/RAM_reg[7][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[7][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_Memory/RAM_reg[7][7]/CK (DFFQX2M)        0.00       0.00 r
  ASYN_FIFO/link_Memory/RAM_reg[7][7]/Q (DFFQX2M)         0.33       0.33 r
  ASYN_FIFO/link_Memory/U52/Y (OAI2BB2X1M)                0.15       0.48 r
  ASYN_FIFO/link_Memory/RAM_reg[7][7]/D (DFFQX2M)         0.00       0.48 r
  data arrival time                                                  0.48

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[7][7]/CK (DFFQX2M)        0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: ASYN_FIFO/link_Memory/RAM_reg[7][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[7][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_Memory/RAM_reg[7][6]/CK (DFFQX2M)        0.00       0.00 r
  ASYN_FIFO/link_Memory/RAM_reg[7][6]/Q (DFFQX2M)         0.33       0.33 r
  ASYN_FIFO/link_Memory/U51/Y (OAI2BB2X1M)                0.15       0.48 r
  ASYN_FIFO/link_Memory/RAM_reg[7][6]/D (DFFQX2M)         0.00       0.48 r
  data arrival time                                                  0.48

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[7][6]/CK (DFFQX2M)        0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: ASYN_FIFO/link_Memory/RAM_reg[7][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[7][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_Memory/RAM_reg[7][5]/CK (DFFQX2M)        0.00       0.00 r
  ASYN_FIFO/link_Memory/RAM_reg[7][5]/Q (DFFQX2M)         0.33       0.33 r
  ASYN_FIFO/link_Memory/U50/Y (OAI2BB2X1M)                0.15       0.48 r
  ASYN_FIFO/link_Memory/RAM_reg[7][5]/D (DFFQX2M)         0.00       0.48 r
  data arrival time                                                  0.48

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[7][5]/CK (DFFQX2M)        0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: ASYN_FIFO/link_Memory/RAM_reg[7][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[7][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_Memory/RAM_reg[7][4]/CK (DFFQX2M)        0.00       0.00 r
  ASYN_FIFO/link_Memory/RAM_reg[7][4]/Q (DFFQX2M)         0.33       0.33 r
  ASYN_FIFO/link_Memory/U49/Y (OAI2BB2X1M)                0.15       0.48 r
  ASYN_FIFO/link_Memory/RAM_reg[7][4]/D (DFFQX2M)         0.00       0.48 r
  data arrival time                                                  0.48

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[7][4]/CK (DFFQX2M)        0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: ASYN_FIFO/link_Memory/RAM_reg[7][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[7][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_Memory/RAM_reg[7][3]/CK (DFFQX2M)        0.00       0.00 r
  ASYN_FIFO/link_Memory/RAM_reg[7][3]/Q (DFFQX2M)         0.33       0.33 r
  ASYN_FIFO/link_Memory/U48/Y (OAI2BB2X1M)                0.15       0.48 r
  ASYN_FIFO/link_Memory/RAM_reg[7][3]/D (DFFQX2M)         0.00       0.48 r
  data arrival time                                                  0.48

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[7][3]/CK (DFFQX2M)        0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: ASYN_FIFO/link_Memory/RAM_reg[7][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[7][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_Memory/RAM_reg[7][2]/CK (DFFQX2M)        0.00       0.00 r
  ASYN_FIFO/link_Memory/RAM_reg[7][2]/Q (DFFQX2M)         0.33       0.33 r
  ASYN_FIFO/link_Memory/U47/Y (OAI2BB2X1M)                0.15       0.48 r
  ASYN_FIFO/link_Memory/RAM_reg[7][2]/D (DFFQX2M)         0.00       0.48 r
  data arrival time                                                  0.48

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[7][2]/CK (DFFQX2M)        0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: ASYN_FIFO/link_Memory/RAM_reg[7][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[7][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_Memory/RAM_reg[7][1]/CK (DFFQX2M)        0.00       0.00 r
  ASYN_FIFO/link_Memory/RAM_reg[7][1]/Q (DFFQX2M)         0.33       0.33 r
  ASYN_FIFO/link_Memory/U46/Y (OAI2BB2X1M)                0.15       0.48 r
  ASYN_FIFO/link_Memory/RAM_reg[7][1]/D (DFFQX2M)         0.00       0.48 r
  data arrival time                                                  0.48

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[7][1]/CK (DFFQX2M)        0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: ASYN_FIFO/link_Memory/RAM_reg[7][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[7][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_Memory/RAM_reg[7][0]/CK (DFFQX2M)        0.00       0.00 r
  ASYN_FIFO/link_Memory/RAM_reg[7][0]/Q (DFFQX2M)         0.33       0.33 r
  ASYN_FIFO/link_Memory/U45/Y (OAI2BB2X1M)                0.15       0.48 r
  ASYN_FIFO/link_Memory/RAM_reg[7][0]/D (DFFQX2M)         0.00       0.48 r
  data arrival time                                                  0.48

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[7][0]/CK (DFFQX2M)        0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: REGISTER_FILE/Reg_File_reg[15][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER_FILE/Reg_File_reg[15][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE/Reg_File_reg[15][7]/CK (DFFQX2M)          0.00       0.00 r
  REGISTER_FILE/Reg_File_reg[15][7]/Q (DFFQX2M)           0.33       0.33 r
  REGISTER_FILE/U67/Y (OAI2BB2X1M)                        0.15       0.48 r
  REGISTER_FILE/Reg_File_reg[15][7]/D (DFFQX2M)           0.00       0.48 r
  data arrival time                                                  0.48

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  REGISTER_FILE/Reg_File_reg[15][7]/CK (DFFQX2M)          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: REGISTER_FILE/Reg_File_reg[15][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER_FILE/Reg_File_reg[15][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE/Reg_File_reg[15][6]/CK (DFFQX2M)          0.00       0.00 r
  REGISTER_FILE/Reg_File_reg[15][6]/Q (DFFQX2M)           0.33       0.33 r
  REGISTER_FILE/U66/Y (OAI2BB2X1M)                        0.15       0.48 r
  REGISTER_FILE/Reg_File_reg[15][6]/D (DFFQX2M)           0.00       0.48 r
  data arrival time                                                  0.48

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  REGISTER_FILE/Reg_File_reg[15][6]/CK (DFFQX2M)          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: REGISTER_FILE/Reg_File_reg[15][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER_FILE/Reg_File_reg[15][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE/Reg_File_reg[15][5]/CK (DFFQX2M)          0.00       0.00 r
  REGISTER_FILE/Reg_File_reg[15][5]/Q (DFFQX2M)           0.33       0.33 r
  REGISTER_FILE/U65/Y (OAI2BB2X1M)                        0.15       0.48 r
  REGISTER_FILE/Reg_File_reg[15][5]/D (DFFQX2M)           0.00       0.48 r
  data arrival time                                                  0.48

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  REGISTER_FILE/Reg_File_reg[15][5]/CK (DFFQX2M)          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: REGISTER_FILE/Reg_File_reg[15][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER_FILE/Reg_File_reg[15][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE/Reg_File_reg[15][4]/CK (DFFQX2M)          0.00       0.00 r
  REGISTER_FILE/Reg_File_reg[15][4]/Q (DFFQX2M)           0.33       0.33 r
  REGISTER_FILE/U64/Y (OAI2BB2X1M)                        0.15       0.48 r
  REGISTER_FILE/Reg_File_reg[15][4]/D (DFFQX2M)           0.00       0.48 r
  data arrival time                                                  0.48

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  REGISTER_FILE/Reg_File_reg[15][4]/CK (DFFQX2M)          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: REGISTER_FILE/Reg_File_reg[15][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER_FILE/Reg_File_reg[15][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE/Reg_File_reg[15][3]/CK (DFFQX2M)          0.00       0.00 r
  REGISTER_FILE/Reg_File_reg[15][3]/Q (DFFQX2M)           0.33       0.33 r
  REGISTER_FILE/U63/Y (OAI2BB2X1M)                        0.15       0.48 r
  REGISTER_FILE/Reg_File_reg[15][3]/D (DFFQX2M)           0.00       0.48 r
  data arrival time                                                  0.48

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  REGISTER_FILE/Reg_File_reg[15][3]/CK (DFFQX2M)          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: REGISTER_FILE/Reg_File_reg[15][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER_FILE/Reg_File_reg[15][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE/Reg_File_reg[15][2]/CK (DFFQX2M)          0.00       0.00 r
  REGISTER_FILE/Reg_File_reg[15][2]/Q (DFFQX2M)           0.33       0.33 r
  REGISTER_FILE/U62/Y (OAI2BB2X1M)                        0.15       0.48 r
  REGISTER_FILE/Reg_File_reg[15][2]/D (DFFQX2M)           0.00       0.48 r
  data arrival time                                                  0.48

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  REGISTER_FILE/Reg_File_reg[15][2]/CK (DFFQX2M)          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: REGISTER_FILE/Reg_File_reg[15][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER_FILE/Reg_File_reg[15][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE/Reg_File_reg[15][1]/CK (DFFQX2M)          0.00       0.00 r
  REGISTER_FILE/Reg_File_reg[15][1]/Q (DFFQX2M)           0.33       0.33 r
  REGISTER_FILE/U61/Y (OAI2BB2X1M)                        0.15       0.48 r
  REGISTER_FILE/Reg_File_reg[15][1]/D (DFFQX2M)           0.00       0.48 r
  data arrival time                                                  0.48

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  REGISTER_FILE/Reg_File_reg[15][1]/CK (DFFQX2M)          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: REGISTER_FILE/Reg_File_reg[15][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: REGISTER_FILE/Reg_File_reg[15][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REGISTER_FILE/Reg_File_reg[15][0]/CK (DFFQX2M)          0.00       0.00 r
  REGISTER_FILE/Reg_File_reg[15][0]/Q (DFFQX2M)           0.33       0.33 r
  REGISTER_FILE/U60/Y (OAI2BB2X1M)                        0.15       0.48 r
  REGISTER_FILE/Reg_File_reg[15][0]/D (DFFQX2M)           0.00       0.48 r
  data arrival time                                                  0.48

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  REGISTER_FILE/Reg_File_reg[15][0]/CK (DFFQX2M)          0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: ASYN_FIFO/link_Memory/RAM_reg[0][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[0][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_Memory/RAM_reg[0][7]/CK (DFFQX2M)        0.00       0.00 r
  ASYN_FIFO/link_Memory/RAM_reg[0][7]/Q (DFFQX2M)         0.33       0.33 r
  ASYN_FIFO/link_Memory/U40/Y (OAI2BB2X1M)                0.15       0.48 r
  ASYN_FIFO/link_Memory/RAM_reg[0][7]/D (DFFQX2M)         0.00       0.48 r
  data arrival time                                                  0.48

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[0][7]/CK (DFFQX2M)        0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: ASYN_FIFO/link_Memory/RAM_reg[0][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[0][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_Memory/RAM_reg[0][6]/CK (DFFQX2M)        0.00       0.00 r
  ASYN_FIFO/link_Memory/RAM_reg[0][6]/Q (DFFQX2M)         0.33       0.33 r
  ASYN_FIFO/link_Memory/U39/Y (OAI2BB2X1M)                0.15       0.48 r
  ASYN_FIFO/link_Memory/RAM_reg[0][6]/D (DFFQX2M)         0.00       0.48 r
  data arrival time                                                  0.48

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[0][6]/CK (DFFQX2M)        0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: ASYN_FIFO/link_Memory/RAM_reg[0][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[0][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_Memory/RAM_reg[0][5]/CK (DFFQX2M)        0.00       0.00 r
  ASYN_FIFO/link_Memory/RAM_reg[0][5]/Q (DFFQX2M)         0.33       0.33 r
  ASYN_FIFO/link_Memory/U38/Y (OAI2BB2X1M)                0.15       0.48 r
  ASYN_FIFO/link_Memory/RAM_reg[0][5]/D (DFFQX2M)         0.00       0.48 r
  data arrival time                                                  0.48

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[0][5]/CK (DFFQX2M)        0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: ASYN_FIFO/link_Memory/RAM_reg[0][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[0][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_Memory/RAM_reg[0][4]/CK (DFFQX2M)        0.00       0.00 r
  ASYN_FIFO/link_Memory/RAM_reg[0][4]/Q (DFFQX2M)         0.33       0.33 r
  ASYN_FIFO/link_Memory/U37/Y (OAI2BB2X1M)                0.15       0.48 r
  ASYN_FIFO/link_Memory/RAM_reg[0][4]/D (DFFQX2M)         0.00       0.48 r
  data arrival time                                                  0.48

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[0][4]/CK (DFFQX2M)        0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: ASYN_FIFO/link_Memory/RAM_reg[0][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[0][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_Memory/RAM_reg[0][3]/CK (DFFQX2M)        0.00       0.00 r
  ASYN_FIFO/link_Memory/RAM_reg[0][3]/Q (DFFQX2M)         0.33       0.33 r
  ASYN_FIFO/link_Memory/U36/Y (OAI2BB2X1M)                0.15       0.48 r
  ASYN_FIFO/link_Memory/RAM_reg[0][3]/D (DFFQX2M)         0.00       0.48 r
  data arrival time                                                  0.48

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[0][3]/CK (DFFQX2M)        0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: ASYN_FIFO/link_Memory/RAM_reg[0][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[0][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_Memory/RAM_reg[0][2]/CK (DFFQX2M)        0.00       0.00 r
  ASYN_FIFO/link_Memory/RAM_reg[0][2]/Q (DFFQX2M)         0.33       0.33 r
  ASYN_FIFO/link_Memory/U35/Y (OAI2BB2X1M)                0.15       0.48 r
  ASYN_FIFO/link_Memory/RAM_reg[0][2]/D (DFFQX2M)         0.00       0.48 r
  data arrival time                                                  0.48

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[0][2]/CK (DFFQX2M)        0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: ASYN_FIFO/link_Memory/RAM_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[0][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_Memory/RAM_reg[0][1]/CK (DFFQX2M)        0.00       0.00 r
  ASYN_FIFO/link_Memory/RAM_reg[0][1]/Q (DFFQX2M)         0.33       0.33 r
  ASYN_FIFO/link_Memory/U34/Y (OAI2BB2X1M)                0.15       0.48 r
  ASYN_FIFO/link_Memory/RAM_reg[0][1]/D (DFFQX2M)         0.00       0.48 r
  data arrival time                                                  0.48

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[0][1]/CK (DFFQX2M)        0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: ASYN_FIFO/link_Memory/RAM_reg[0][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[0][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_Memory/RAM_reg[0][0]/CK (DFFQX2M)        0.00       0.00 r
  ASYN_FIFO/link_Memory/RAM_reg[0][0]/Q (DFFQX2M)         0.33       0.33 r
  ASYN_FIFO/link_Memory/U33/Y (OAI2BB2X1M)                0.15       0.48 r
  ASYN_FIFO/link_Memory/RAM_reg[0][0]/D (DFFQX2M)         0.00       0.48 r
  data arrival time                                                  0.48

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[0][0]/CK (DFFQX2M)        0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: ASYN_FIFO/link_Memory/RAM_reg[4][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[4][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_Memory/RAM_reg[4][7]/CK (DFFQX2M)        0.00       0.00 r
  ASYN_FIFO/link_Memory/RAM_reg[4][7]/Q (DFFQX2M)         0.33       0.33 r
  ASYN_FIFO/link_Memory/U76/Y (OAI2BB2X1M)                0.15       0.48 r
  ASYN_FIFO/link_Memory/RAM_reg[4][7]/D (DFFQX2M)         0.00       0.48 r
  data arrival time                                                  0.48

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[4][7]/CK (DFFQX2M)        0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: ASYN_FIFO/link_Memory/RAM_reg[4][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[4][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_Memory/RAM_reg[4][6]/CK (DFFQX2M)        0.00       0.00 r
  ASYN_FIFO/link_Memory/RAM_reg[4][6]/Q (DFFQX2M)         0.33       0.33 r
  ASYN_FIFO/link_Memory/U75/Y (OAI2BB2X1M)                0.15       0.48 r
  ASYN_FIFO/link_Memory/RAM_reg[4][6]/D (DFFQX2M)         0.00       0.48 r
  data arrival time                                                  0.48

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[4][6]/CK (DFFQX2M)        0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: ASYN_FIFO/link_Memory/RAM_reg[4][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[4][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_Memory/RAM_reg[4][5]/CK (DFFQX2M)        0.00       0.00 r
  ASYN_FIFO/link_Memory/RAM_reg[4][5]/Q (DFFQX2M)         0.33       0.33 r
  ASYN_FIFO/link_Memory/U74/Y (OAI2BB2X1M)                0.15       0.48 r
  ASYN_FIFO/link_Memory/RAM_reg[4][5]/D (DFFQX2M)         0.00       0.48 r
  data arrival time                                                  0.48

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[4][5]/CK (DFFQX2M)        0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: ASYN_FIFO/link_Memory/RAM_reg[4][4]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[4][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_Memory/RAM_reg[4][4]/CK (DFFQX2M)        0.00       0.00 r
  ASYN_FIFO/link_Memory/RAM_reg[4][4]/Q (DFFQX2M)         0.33       0.33 r
  ASYN_FIFO/link_Memory/U73/Y (OAI2BB2X1M)                0.15       0.48 r
  ASYN_FIFO/link_Memory/RAM_reg[4][4]/D (DFFQX2M)         0.00       0.48 r
  data arrival time                                                  0.48

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[4][4]/CK (DFFQX2M)        0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: ASYN_FIFO/link_Memory/RAM_reg[4][3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[4][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_Memory/RAM_reg[4][3]/CK (DFFQX2M)        0.00       0.00 r
  ASYN_FIFO/link_Memory/RAM_reg[4][3]/Q (DFFQX2M)         0.33       0.33 r
  ASYN_FIFO/link_Memory/U72/Y (OAI2BB2X1M)                0.15       0.48 r
  ASYN_FIFO/link_Memory/RAM_reg[4][3]/D (DFFQX2M)         0.00       0.48 r
  data arrival time                                                  0.48

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[4][3]/CK (DFFQX2M)        0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: ASYN_FIFO/link_Memory/RAM_reg[4][2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[4][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_Memory/RAM_reg[4][2]/CK (DFFQX2M)        0.00       0.00 r
  ASYN_FIFO/link_Memory/RAM_reg[4][2]/Q (DFFQX2M)         0.33       0.33 r
  ASYN_FIFO/link_Memory/U71/Y (OAI2BB2X1M)                0.15       0.48 r
  ASYN_FIFO/link_Memory/RAM_reg[4][2]/D (DFFQX2M)         0.00       0.48 r
  data arrival time                                                  0.48

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[4][2]/CK (DFFQX2M)        0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: ASYN_FIFO/link_Memory/RAM_reg[4][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[4][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_Memory/RAM_reg[4][1]/CK (DFFQX2M)        0.00       0.00 r
  ASYN_FIFO/link_Memory/RAM_reg[4][1]/Q (DFFQX2M)         0.33       0.33 r
  ASYN_FIFO/link_Memory/U70/Y (OAI2BB2X1M)                0.15       0.48 r
  ASYN_FIFO/link_Memory/RAM_reg[4][1]/D (DFFQX2M)         0.00       0.48 r
  data arrival time                                                  0.48

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[4][1]/CK (DFFQX2M)        0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: ASYN_FIFO/link_Memory/RAM_reg[4][0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ASYN_FIFO/link_Memory/RAM_reg[4][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_Memory/RAM_reg[4][0]/CK (DFFQX2M)        0.00       0.00 r
  ASYN_FIFO/link_Memory/RAM_reg[4][0]/Q (DFFQX2M)         0.33       0.33 r
  ASYN_FIFO/link_Memory/U69/Y (OAI2BB2X1M)                0.15       0.48 r
  ASYN_FIFO/link_Memory/RAM_reg[4][0]/D (DFFQX2M)         0.00       0.48 r
  data arrival time                                                  0.48

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_Memory/RAM_reg[4][0]/CK (DFFQX2M)        0.00       0.10 r
  library hold time                                      -0.06       0.04
  data required time                                                 0.04
  --------------------------------------------------------------------------
  data required time                                                 0.04
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: CONTROL_UNIT/state_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: CONTROL_UNIT/state_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CONTROL_UNIT/state_reg[1]/CK (DFFRQX2M)                 0.00       0.00 r
  CONTROL_UNIT/state_reg[1]/Q (DFFRQX2M)                  0.43       0.43 r
  CONTROL_UNIT/U31/Y (OAI32X1M)                           0.10       0.53 f
  CONTROL_UNIT/state_reg[1]/D (DFFRQX2M)                  0.00       0.53 f
  data arrival time                                                  0.53

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CONTROL_UNIT/state_reg[1]/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: ASYN_FIFO/link_FIFO_Write/wptr_bin_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ASYN_FIFO/link_FIFO_Write/waddr_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_FIFO_Write/wptr_bin_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  ASYN_FIFO/link_FIFO_Write/wptr_bin_reg[0]/Q (DFFRQX2M)
                                                          0.45       0.45 r
  ASYN_FIFO/link_FIFO_Write/U17/Y (OAI2BB2X1M)            0.10       0.54 f
  ASYN_FIFO/link_FIFO_Write/waddr_reg[0]/D (DFFRQX2M)     0.00       0.54 f
  data arrival time                                                  0.54

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_FIFO_Write/waddr_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: ASYN_FIFO/link_FIFO_Write/wptr_bin_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ASYN_FIFO/link_FIFO_Write/wptr_bin_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_FIFO_Write/wptr_bin_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  ASYN_FIFO/link_FIFO_Write/wptr_bin_reg[3]/Q (DFFRQX2M)
                                                          0.40       0.40 r
  ASYN_FIFO/link_FIFO_Write/U30/Y (CLKXOR2X2M)            0.20       0.60 f
  ASYN_FIFO/link_FIFO_Write/wptr_bin_reg[3]/D (DFFRQX2M)
                                                          0.00       0.60 f
  data arrival time                                                  0.60

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_FIFO_Write/wptr_bin_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: ASYN_FIFO/link_FIFO_Write/wptr_bin_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ASYN_FIFO/link_FIFO_Write/wptr_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_FIFO_Write/wptr_bin_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  ASYN_FIFO/link_FIFO_Write/wptr_bin_reg[3]/Q (DFFRQX2M)
                                                          0.40       0.40 r
  ASYN_FIFO/link_FIFO_Write/U14/Y (XNOR2X2M)              0.07       0.47 f
  ASYN_FIFO/link_FIFO_Write/U6/Y (INVX2M)                 0.07       0.54 r
  ASYN_FIFO/link_FIFO_Write/U18/Y (OAI2BB2X1M)            0.07       0.61 f
  ASYN_FIFO/link_FIFO_Write/wptr_reg[3]/D (DFFRQX2M)      0.00       0.61 f
  data arrival time                                                  0.61

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_FIFO_Write/wptr_reg[3]/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: ALU_UNIT/OUT_VALID_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: CONTROL_UNIT/EN_reg
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ALU_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  ALU_UNIT/OUT_VALID_reg/CK (DFFX1M)       0.00       0.00 r
  ALU_UNIT/OUT_VALID_reg/Q (DFFX1M)        0.33       0.33 r
  ALU_UNIT/OUT_VALID (ALU)                 0.00       0.33 r
  CONTROL_UNIT/OUT_Valid (SYS_CTRL)        0.00       0.33 r
  CONTROL_UNIT/U45/Y (NAND3X2M)            0.13       0.46 f
  CONTROL_UNIT/U20/Y (NAND3X2M)            0.10       0.56 r
  CONTROL_UNIT/U110/Y (OAI2BB1X2M)         0.06       0.62 f
  CONTROL_UNIT/EN_reg/D (DFFRQX2M)         0.00       0.62 f
  data arrival time                                   0.62

  clock REF_CLK (rise edge)                0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                        0.10       0.10
  CONTROL_UNIT/EN_reg/CK (DFFRQX2M)        0.00       0.10 r
  library hold time                       -0.02       0.08
  data required time                                  0.08
  -----------------------------------------------------------
  data required time                                  0.08
  data arrival time                                  -0.62
  -----------------------------------------------------------
  slack (MET)                                         0.53


  Startpoint: ALU_UNIT/OUT_VALID_reg
              (rising edge-triggered flip-flop clocked by ALU_CLK)
  Endpoint: CONTROL_UNIT/CLK_EN_reg
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_UNIT/OUT_VALID_reg/CK (DFFX1M)                      0.00       0.00 r
  ALU_UNIT/OUT_VALID_reg/Q (DFFX1M)                       0.33       0.33 r
  ALU_UNIT/OUT_VALID (ALU)                                0.00       0.33 r
  CONTROL_UNIT/OUT_Valid (SYS_CTRL)                       0.00       0.33 r
  CONTROL_UNIT/U45/Y (NAND3X2M)                           0.13       0.46 f
  CONTROL_UNIT/U20/Y (NAND3X2M)                           0.10       0.56 r
  CONTROL_UNIT/U109/Y (OAI2BB1X2M)                        0.06       0.62 f
  CONTROL_UNIT/CLK_EN_reg/D (DFFRQX2M)                    0.00       0.62 f
  data arrival time                                                  0.62

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CONTROL_UNIT/CLK_EN_reg/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: ASYN_FIFO/link_FIFO_Write/wptr_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ASYN_FIFO/link_FIFO_Write/wptr_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_FIFO_Write/wptr_reg[2]/CK (DFFRQX2M)     0.00       0.00 r
  ASYN_FIFO/link_FIFO_Write/wptr_reg[2]/Q (DFFRQX2M)      0.48       0.48 f
  ASYN_FIFO/link_FIFO_Write/U24/Y (OAI2BB1X2M)            0.15       0.63 f
  ASYN_FIFO/link_FIFO_Write/wptr_reg[2]/D (DFFRQX2M)      0.00       0.63 f
  data arrival time                                                  0.63

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_FIFO_Write/wptr_reg[2]/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: CONTROL_UNIT/TX_D_VLD_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: CONTROL_UNIT/TX_D_VLD_reg
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CONTROL_UNIT/TX_D_VLD_reg/CK (DFFRQX2M)                 0.00       0.00 r
  CONTROL_UNIT/TX_D_VLD_reg/Q (DFFRQX2M)                  0.50       0.50 f
  CONTROL_UNIT/U41/Y (NAND2X2M)                           0.07       0.57 r
  CONTROL_UNIT/U40/Y (OAI211X2M)                          0.06       0.63 f
  CONTROL_UNIT/TX_D_VLD_reg/D (DFFRQX2M)                  0.00       0.63 f
  data arrival time                                                  0.63

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CONTROL_UNIT/TX_D_VLD_reg/CK (DFFRQX2M)                 0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: ASYN_FIFO/link_FIFO_Write/wptr_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ASYN_FIFO/link_FIFO_Write/wptr_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_FIFO_Write/wptr_reg[1]/CK (DFFRQX2M)     0.00       0.00 r
  ASYN_FIFO/link_FIFO_Write/wptr_reg[1]/Q (DFFRQX2M)      0.48       0.48 f
  ASYN_FIFO/link_FIFO_Write/U26/Y (OAI2BB1X2M)            0.15       0.63 f
  ASYN_FIFO/link_FIFO_Write/wptr_reg[1]/D (DFFRQX2M)      0.00       0.63 f
  data arrival time                                                  0.63

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_FIFO_Write/wptr_reg[1]/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: UART/UART_Rx/data_sampling_block/sampled_bit_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: framing_error
            (output port clocked by RX_CLK)
  Path Group: REGOUT
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART/UART_Rx/data_sampling_block/sampled_bit_reg/CK (DFFQX2M)
                                                          0.00       0.00 r
  UART/UART_Rx/data_sampling_block/sampled_bit_reg/Q (DFFQX2M)
                                                          0.38       0.38 r
  UART/UART_Rx/data_sampling_block/sampled_bit (data_sampling)
                                                          0.00       0.38 r
  UART/UART_Rx/Stop_Check_block/sampled_bit (Stop_Check)
                                                          0.00       0.38 r
  UART/UART_Rx/Stop_Check_block/U3/Y (INVX2M)             0.05       0.43 f
  UART/UART_Rx/Stop_Check_block/U2/Y (AND3X2M)            0.46       0.89 f
  UART/UART_Rx/Stop_Check_block/stp_err (Stop_Check)      0.00       0.89 f
  UART/UART_Rx/stp_err (UART_RX_TOP)                      0.00       0.89 f
  UART/framing_error (UART_TOP)                           0.00       0.89 f
  framing_error (out)                                     0.00       0.89 f
  data arrival time                                                  0.89

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                 -54.25     -54.15
  data required time                                               -54.15
  --------------------------------------------------------------------------
  data required time                                               -54.15
  data arrival time                                                 -0.89
  --------------------------------------------------------------------------
  slack (MET)                                                       55.04


  Startpoint: UART/UART_Rx/FSM_block/par_chk_en_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: parity_error
            (output port clocked by RX_CLK)
  Path Group: REGOUT
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART/UART_Rx/FSM_block/par_chk_en_reg/CK (DFFRQX2M)     0.00       0.00 r
  UART/UART_Rx/FSM_block/par_chk_en_reg/Q (DFFRQX2M)      0.46       0.46 f
  UART/UART_Rx/FSM_block/par_chk_en (FSM_RX)              0.00       0.46 f
  UART/UART_Rx/parity_Check_block/par_chk_en (parity_Check)
                                                          0.00       0.46 f
  UART/UART_Rx/parity_Check_block/U2/Y (AND3X2M)          0.51       0.97 f
  UART/UART_Rx/parity_Check_block/par_err (parity_Check)
                                                          0.00       0.97 f
  UART/UART_Rx/par_err (UART_RX_TOP)                      0.00       0.97 f
  UART/parity_error (UART_TOP)                            0.00       0.97 f
  parity_error (out)                                      0.00       0.97 f
  data arrival time                                                  0.97

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                                 -54.25     -54.15
  data required time                                               -54.15
  --------------------------------------------------------------------------
  data required time                                               -54.15
  data arrival time                                                 -0.97
  --------------------------------------------------------------------------
  slack (MET)                                                       55.13


  Startpoint: UART/UART_Tx/linkFSM/mux_sel_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: TX_OUT (output port clocked by TX_CLK)
  Path Group: REGOUT
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART/UART_Tx/linkFSM/mux_sel_reg[1]/CK (DFFRQX2M)       0.00       0.00 r
  UART/UART_Tx/linkFSM/mux_sel_reg[1]/Q (DFFRQX2M)        0.47       0.47 f
  UART/UART_Tx/linkFSM/mux_sel[1] (FSM_TX)                0.00       0.47 f
  UART/UART_Tx/linkmux/mux_sel[1] (mux)                   0.00       0.47 f
  UART/UART_Tx/linkmux/U4/Y (NAND3X2M)                    0.09       0.57 r
  UART/UART_Tx/linkmux/U3/Y (OAI21X4M)                    0.21       0.78 f
  UART/UART_Tx/linkmux/TX_OUT (mux)                       0.00       0.78 f
  UART/UART_Tx/TX_OUT (UART_TX_TOP)                       0.00       0.78 f
  UART/TX_OUT_S (UART_TOP)                                0.00       0.78 f
  TX_OUT (out)                                            0.00       0.78 f
  data arrival time                                                  0.78

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  output external delay                               -1736.11   -1736.01
  data required time                                             -1736.01
  --------------------------------------------------------------------------
  data required time                                             -1736.01
  data arrival time                                                 -0.78
  --------------------------------------------------------------------------
  slack (MET)                                                     1736.79


  Startpoint: UART/UART_Rx/edge_bit_counter_block/bit_cnt_reg[3]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART/UART_Rx/edge_bit_counter_block/bit_cnt_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART/UART_Rx/edge_bit_counter_block/bit_cnt_reg[3]/CK (DFFRX1M)
                                                          0.00       0.00 r
  UART/UART_Rx/edge_bit_counter_block/bit_cnt_reg[3]/QN (DFFRX1M)
                                                          0.38       0.38 r
  UART/UART_Rx/edge_bit_counter_block/U9/Y (OAI32X1M)     0.08       0.46 f
  UART/UART_Rx/edge_bit_counter_block/bit_cnt_reg[3]/D (DFFRX1M)
                                                          0.00       0.46 f
  data arrival time                                                  0.46

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART/UART_Rx/edge_bit_counter_block/bit_cnt_reg[3]/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: UART/UART_Rx/data_sampling_block/saving_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART/UART_Rx/data_sampling_block/saving_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART/UART_Rx/data_sampling_block/saving_reg[0]/CK (DFFQX2M)
                                                          0.00       0.00 r
  UART/UART_Rx/data_sampling_block/saving_reg[0]/Q (DFFQX2M)
                                                          0.32       0.32 r
  UART/UART_Rx/data_sampling_block/U6/Y (OAI2BB2X1M)      0.15       0.47 r
  UART/UART_Rx/data_sampling_block/saving_reg[0]/D (DFFQX2M)
                                                          0.00       0.47 r
  data arrival time                                                  0.47

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART/UART_Rx/data_sampling_block/saving_reg[0]/CK (DFFQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: UART/UART_Rx/data_sampling_block/saving_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART/UART_Rx/data_sampling_block/saving_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART/UART_Rx/data_sampling_block/saving_reg[1]/CK (DFFQX2M)
                                                          0.00       0.00 r
  UART/UART_Rx/data_sampling_block/saving_reg[1]/Q (DFFQX2M)
                                                          0.32       0.32 r
  UART/UART_Rx/data_sampling_block/U4/Y (OAI2BB2X1M)      0.15       0.47 r
  UART/UART_Rx/data_sampling_block/saving_reg[1]/D (DFFQX2M)
                                                          0.00       0.47 r
  data arrival time                                                  0.47

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART/UART_Rx/data_sampling_block/saving_reg[1]/CK (DFFQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: UART/UART_Rx/deserializer_block/P_DATA_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART/UART_Rx/deserializer_block/P_DATA_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART/UART_Rx/deserializer_block/P_DATA_reg[1]/CK (DFFQX2M)
                                                          0.00       0.00 r
  UART/UART_Rx/deserializer_block/P_DATA_reg[1]/Q (DFFQX2M)
                                                          0.33       0.33 r
  UART/UART_Rx/deserializer_block/U5/Y (OAI2BB2X1M)       0.15       0.48 r
  UART/UART_Rx/deserializer_block/P_DATA_reg[1]/D (DFFQX2M)
                                                          0.00       0.48 r
  data arrival time                                                  0.48

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART/UART_Rx/deserializer_block/P_DATA_reg[1]/CK (DFFQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: UART/UART_Rx/deserializer_block/P_DATA_reg[5]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART/UART_Rx/deserializer_block/P_DATA_reg[5]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART/UART_Rx/deserializer_block/P_DATA_reg[5]/CK (DFFQX2M)
                                                          0.00       0.00 r
  UART/UART_Rx/deserializer_block/P_DATA_reg[5]/Q (DFFQX2M)
                                                          0.33       0.33 r
  UART/UART_Rx/deserializer_block/U13/Y (OAI2BB2X1M)      0.15       0.48 r
  UART/UART_Rx/deserializer_block/P_DATA_reg[5]/D (DFFQX2M)
                                                          0.00       0.48 r
  data arrival time                                                  0.48

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART/UART_Rx/deserializer_block/P_DATA_reg[5]/CK (DFFQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: UART/UART_Rx/deserializer_block/P_DATA_reg[4]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART/UART_Rx/deserializer_block/P_DATA_reg[4]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART/UART_Rx/deserializer_block/P_DATA_reg[4]/CK (DFFQX2M)
                                                          0.00       0.00 r
  UART/UART_Rx/deserializer_block/P_DATA_reg[4]/Q (DFFQX2M)
                                                          0.33       0.33 r
  UART/UART_Rx/deserializer_block/U11/Y (OAI2BB2X1M)      0.15       0.48 r
  UART/UART_Rx/deserializer_block/P_DATA_reg[4]/D (DFFQX2M)
                                                          0.00       0.48 r
  data arrival time                                                  0.48

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART/UART_Rx/deserializer_block/P_DATA_reg[4]/CK (DFFQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: UART/UART_Rx/deserializer_block/P_DATA_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART/UART_Rx/deserializer_block/P_DATA_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART/UART_Rx/deserializer_block/P_DATA_reg[0]/CK (DFFQX2M)
                                                          0.00       0.00 r
  UART/UART_Rx/deserializer_block/P_DATA_reg[0]/Q (DFFQX2M)
                                                          0.33       0.33 r
  UART/UART_Rx/deserializer_block/U7/Y (OAI2BB2X1M)       0.15       0.48 r
  UART/UART_Rx/deserializer_block/P_DATA_reg[0]/D (DFFQX2M)
                                                          0.00       0.48 r
  data arrival time                                                  0.48

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART/UART_Rx/deserializer_block/P_DATA_reg[0]/CK (DFFQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: UART/UART_Rx/deserializer_block/P_DATA_reg[7]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART/UART_Rx/deserializer_block/P_DATA_reg[7]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART/UART_Rx/deserializer_block/P_DATA_reg[7]/CK (DFFQX2M)
                                                          0.00       0.00 r
  UART/UART_Rx/deserializer_block/P_DATA_reg[7]/Q (DFFQX2M)
                                                          0.33       0.33 r
  UART/UART_Rx/deserializer_block/U23/Y (OAI2BB2X1M)      0.15       0.48 r
  UART/UART_Rx/deserializer_block/P_DATA_reg[7]/D (DFFQX2M)
                                                          0.00       0.48 r
  data arrival time                                                  0.48

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART/UART_Rx/deserializer_block/P_DATA_reg[7]/CK (DFFQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: UART/UART_Rx/deserializer_block/P_DATA_reg[3]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART/UART_Rx/deserializer_block/P_DATA_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART/UART_Rx/deserializer_block/P_DATA_reg[3]/CK (DFFQX2M)
                                                          0.00       0.00 r
  UART/UART_Rx/deserializer_block/P_DATA_reg[3]/Q (DFFQX2M)
                                                          0.33       0.33 r
  UART/UART_Rx/deserializer_block/U18/Y (OAI2BB2X1M)      0.15       0.48 r
  UART/UART_Rx/deserializer_block/P_DATA_reg[3]/D (DFFQX2M)
                                                          0.00       0.48 r
  data arrival time                                                  0.48

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART/UART_Rx/deserializer_block/P_DATA_reg[3]/CK (DFFQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: UART/UART_Rx/deserializer_block/P_DATA_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART/UART_Rx/deserializer_block/P_DATA_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART/UART_Rx/deserializer_block/P_DATA_reg[2]/CK (DFFQX2M)
                                                          0.00       0.00 r
  UART/UART_Rx/deserializer_block/P_DATA_reg[2]/Q (DFFQX2M)
                                                          0.33       0.33 r
  UART/UART_Rx/deserializer_block/U9/Y (OAI2BB2X1M)       0.15       0.48 r
  UART/UART_Rx/deserializer_block/P_DATA_reg[2]/D (DFFQX2M)
                                                          0.00       0.48 r
  data arrival time                                                  0.48

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART/UART_Rx/deserializer_block/P_DATA_reg[2]/CK (DFFQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: UART/UART_Rx/deserializer_block/P_DATA_reg[6]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART/UART_Rx/deserializer_block/P_DATA_reg[6]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART/UART_Rx/deserializer_block/P_DATA_reg[6]/CK (DFFQX2M)
                                                          0.00       0.00 r
  UART/UART_Rx/deserializer_block/P_DATA_reg[6]/Q (DFFQX2M)
                                                          0.33       0.33 r
  UART/UART_Rx/deserializer_block/U15/Y (OAI2BB2X1M)      0.15       0.48 r
  UART/UART_Rx/deserializer_block/P_DATA_reg[6]/D (DFFQX2M)
                                                          0.00       0.48 r
  data arrival time                                                  0.48

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART/UART_Rx/deserializer_block/P_DATA_reg[6]/CK (DFFQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: UART/UART_Rx/data_sampling_block/sampled_bit_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART/UART_Rx/data_sampling_block/sampled_bit_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART/UART_Rx/data_sampling_block/sampled_bit_reg/CK (DFFQX2M)
                                                          0.00       0.00 r
  UART/UART_Rx/data_sampling_block/sampled_bit_reg/Q (DFFQX2M)
                                                          0.38       0.38 r
  UART/UART_Rx/data_sampling_block/U8/Y (OAI2BB2X1M)      0.16       0.54 r
  UART/UART_Rx/data_sampling_block/sampled_bit_reg/D (DFFQX2M)
                                                          0.00       0.54 r
  data arrival time                                                  0.54

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART/UART_Rx/data_sampling_block/sampled_bit_reg/CK (DFFQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.07       0.03
  data required time                                                 0.03
  --------------------------------------------------------------------------
  data required time                                                 0.03
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: UART/UART_Rx/FSM_block/data_valid_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART/UART_Rx/FSM_block/data_valid_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART/UART_Rx/FSM_block/data_valid_reg/CK (DFFRQX2M)     0.00       0.00 r
  UART/UART_Rx/FSM_block/data_valid_reg/Q (DFFRQX2M)      0.46       0.46 f
  UART/UART_Rx/FSM_block/U26/Y (AOI32X1M)                 0.10       0.56 r
  UART/UART_Rx/FSM_block/U25/Y (INVX2M)                   0.04       0.60 f
  UART/UART_Rx/FSM_block/data_valid_reg/D (DFFRQX2M)      0.00       0.60 f
  data arrival time                                                  0.60

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART/UART_Rx/FSM_block/data_valid_reg/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: UART/UART_Rx/FSM_block/enable_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART/UART_Rx/edge_bit_counter_block/bit_cnt_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART/UART_Rx/FSM_block/enable_reg/CK (DFFRQX2M)         0.00       0.00 r
  UART/UART_Rx/FSM_block/enable_reg/Q (DFFRQX2M)          0.47       0.47 f
  UART/UART_Rx/FSM_block/enable (FSM_RX)                  0.00       0.47 f
  UART/UART_Rx/edge_bit_counter_block/enable (edge_bit_counter)
                                                          0.00       0.47 f
  UART/UART_Rx/edge_bit_counter_block/U15/Y (NOR2BX2M)
                                                          0.14       0.61 f
  UART/UART_Rx/edge_bit_counter_block/bit_cnt_reg[2]/D (DFFRQX2M)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART/UART_Rx/edge_bit_counter_block/bit_cnt_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.56       0.56 r
  UART/UART_Rx/edge_bit_counter_block/U26/Y (NOR2X2M)     0.06       0.62 f
  UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[0]/D (DFFRQX2M)
                                                          0.00       0.62 f
  data arrival time                                                  0.62

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: UART/UART_Rx/FSM_block/enable_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART/UART_Rx/FSM_block/enable_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART/UART_Rx/FSM_block/enable_reg/CK (DFFRQX2M)         0.00       0.00 r
  UART/UART_Rx/FSM_block/enable_reg/Q (DFFRQX2M)          0.47       0.47 f
  UART/UART_Rx/FSM_block/U28/Y (OAI2BB1X2M)               0.17       0.65 f
  UART/UART_Rx/FSM_block/enable_reg/D (DFFRQX2M)          0.00       0.65 f
  data arrival time                                                  0.65

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART/UART_Rx/FSM_block/enable_reg/CK (DFFRQX2M)         0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: UART/UART_Rx/FSM_block/deser_en_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART/UART_Rx/FSM_block/deser_en_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART/UART_Rx/FSM_block/deser_en_reg/CK (DFFRQX2M)       0.00       0.00 r
  UART/UART_Rx/FSM_block/deser_en_reg/Q (DFFRQX2M)        0.36       0.36 r
  UART/UART_Rx/FSM_block/U33/Y (OAI2BB2X1M)               0.15       0.51 r
  UART/UART_Rx/FSM_block/deser_en_reg/D (DFFRQX2M)        0.00       0.51 r
  data arrival time                                                  0.51

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART/UART_Rx/FSM_block/deser_en_reg/CK (DFFRQX2M)       0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: UART/UART_Rx/FSM_block/strt_chk_en_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART/UART_Rx/FSM_block/strt_chk_en_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART/UART_Rx/FSM_block/strt_chk_en_reg/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART/UART_Rx/FSM_block/strt_chk_en_reg/Q (DFFRQX2M)     0.36       0.36 r
  UART/UART_Rx/FSM_block/U39/Y (OAI2BB2X1M)               0.15       0.51 r
  UART/UART_Rx/FSM_block/strt_chk_en_reg/D (DFFRQX2M)     0.00       0.51 r
  data arrival time                                                  0.51

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART/UART_Rx/FSM_block/strt_chk_en_reg/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: UART/UART_Rx/FSM_block/stp_chk_en_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART/UART_Rx/FSM_block/stp_chk_en_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART/UART_Rx/FSM_block/stp_chk_en_reg/CK (DFFRQX2M)     0.00       0.00 r
  UART/UART_Rx/FSM_block/stp_chk_en_reg/Q (DFFRQX2M)      0.36       0.36 r
  UART/UART_Rx/FSM_block/U37/Y (OAI2BB2X1M)               0.15       0.51 r
  UART/UART_Rx/FSM_block/stp_chk_en_reg/D (DFFRQX2M)      0.00       0.51 r
  data arrival time                                                  0.51

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART/UART_Rx/FSM_block/stp_chk_en_reg/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: UART/UART_Rx/FSM_block/par_chk_en_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART/UART_Rx/FSM_block/par_chk_en_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART/UART_Rx/FSM_block/par_chk_en_reg/CK (DFFRQX2M)     0.00       0.00 r
  UART/UART_Rx/FSM_block/par_chk_en_reg/Q (DFFRQX2M)      0.36       0.36 r
  UART/UART_Rx/FSM_block/U42/Y (OAI2BB2X1M)               0.15       0.51 r
  UART/UART_Rx/FSM_block/par_chk_en_reg/D (DFFRQX2M)      0.00       0.51 r
  data arrival time                                                  0.51

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART/UART_Rx/FSM_block/par_chk_en_reg/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: UART/UART_Rx/FSM_block/state_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART/UART_Rx/FSM_block/state_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART/UART_Rx/FSM_block/state_reg[2]/CK (DFFRQX2M)       0.00       0.00 r
  UART/UART_Rx/FSM_block/state_reg[2]/Q (DFFRQX2M)        0.40       0.40 r
  UART/UART_Rx/FSM_block/U3/Y (NOR3X2M)                   0.09       0.50 f
  UART/UART_Rx/FSM_block/U32/Y (NAND3X2M)                 0.10       0.59 r
  UART/UART_Rx/FSM_block/U10/Y (OAI211X2M)                0.07       0.66 f
  UART/UART_Rx/FSM_block/state_reg[0]/D (DFFRQX2M)        0.00       0.66 f
  data arrival time                                                  0.66

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART/UART_Rx/FSM_block/state_reg[0]/CK (DFFRQX2M)       0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: UART/UART_Rx/FSM_block/state_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART/UART_Rx/FSM_block/state_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART/UART_Rx/FSM_block/state_reg[2]/CK (DFFRQX2M)       0.00       0.00 r
  UART/UART_Rx/FSM_block/state_reg[2]/Q (DFFRQX2M)        0.40       0.40 r
  UART/UART_Rx/FSM_block/U3/Y (NOR3X2M)                   0.09       0.50 f
  UART/UART_Rx/FSM_block/U32/Y (NAND3X2M)                 0.10       0.59 r
  UART/UART_Rx/FSM_block/U17/Y (OAI211X2M)                0.07       0.66 f
  UART/UART_Rx/FSM_block/state_reg[1]/D (DFFRQX2M)        0.00       0.66 f
  data arrival time                                                  0.66

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART/UART_Rx/FSM_block/state_reg[1]/CK (DFFRQX2M)       0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: UART/UART_Rx/FSM_block/dat_samp_en_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART/UART_Rx/FSM_block/dat_samp_en_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART/UART_Rx/FSM_block/dat_samp_en_reg/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART/UART_Rx/FSM_block/dat_samp_en_reg/Q (DFFRQX2M)     0.50       0.50 f
  UART/UART_Rx/FSM_block/U29/Y (OAI2BB1X2M)               0.18       0.67 f
  UART/UART_Rx/FSM_block/dat_samp_en_reg/D (DFFRQX2M)     0.00       0.67 f
  data arrival time                                                  0.67

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART/UART_Rx/FSM_block/dat_samp_en_reg/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: UART/UART_Rx/edge_bit_counter_block/bit_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART/UART_Rx/edge_bit_counter_block/bit_cnt_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART/UART_Rx/edge_bit_counter_block/bit_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART/UART_Rx/edge_bit_counter_block/bit_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.56       0.56 r
  UART/UART_Rx/edge_bit_counter_block/U13/Y (OAI22X1M)
                                                          0.12       0.68 f
  UART/UART_Rx/edge_bit_counter_block/bit_cnt_reg[0]/D (DFFRQX2M)
                                                          0.00       0.68 f
  data arrival time                                                  0.68

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART/UART_Rx/edge_bit_counter_block/bit_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: UART/UART_Rx/FSM_block/state_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART/UART_Rx/FSM_block/state_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART/UART_Rx/FSM_block/state_reg[2]/CK (DFFRQX2M)       0.00       0.00 r
  UART/UART_Rx/FSM_block/state_reg[2]/Q (DFFRQX2M)        0.49       0.49 f
  UART/UART_Rx/FSM_block/U52/Y (INVX2M)                   0.11       0.60 r
  UART/UART_Rx/FSM_block/U30/Y (OAI2B2X1M)                0.09       0.70 f
  UART/UART_Rx/FSM_block/state_reg[2]/D (DFFRQX2M)        0.00       0.70 f
  data arrival time                                                  0.70

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART/UART_Rx/FSM_block/state_reg[2]/CK (DFFRQX2M)       0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[3]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[3]/Q (DFFRQX2M)
                                                          0.48       0.48 r
  UART/UART_Rx/edge_bit_counter_block/U30/S (ADDHX1M)     0.12       0.61 f
  UART/UART_Rx/edge_bit_counter_block/U5/Y (NOR2BX2M)     0.12       0.73 f
  UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[3]/D (DFFRQX2M)
                                                          0.00       0.73 f
  data arrival time                                                  0.73

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[2]/Q (DFFRQX2M)
                                                          0.48       0.48 r
  UART/UART_Rx/edge_bit_counter_block/U29/S (ADDHX1M)     0.12       0.61 f
  UART/UART_Rx/edge_bit_counter_block/U6/Y (NOR2BX2M)     0.13       0.73 f
  UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[2]/D (DFFRQX2M)
                                                          0.00       0.73 f
  data arrival time                                                  0.73

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[4]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[4]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[4]/Q (DFFRQX2M)
                                                          0.48       0.48 r
  UART/UART_Rx/edge_bit_counter_block/U25/Y (XNOR2X2M)
                                                          0.21       0.70 r
  UART/UART_Rx/edge_bit_counter_block/U24/Y (NOR2X2M)     0.05       0.74 f
  UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[4]/D (DFFRQX2M)
                                                          0.00       0.74 f
  data arrival time                                                  0.74

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[0]/Q (DFFRQX2M)
                                                          0.56       0.56 r
  UART/UART_Rx/edge_bit_counter_block/U28/S (ADDHX1M)     0.09       0.64 f
  UART/UART_Rx/edge_bit_counter_block/U7/Y (NOR2BX2M)     0.13       0.78 f
  UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[1]/D (DFFRQX2M)
                                                          0.00       0.78 f
  data arrival time                                                  0.78

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART/UART_Rx/edge_bit_counter_block/edge_cnt_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.78
  --------------------------------------------------------------------------
  slack (MET)                                                        0.70


  Startpoint: UART/UART_Rx/edge_bit_counter_block/bit_cnt_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART/UART_Rx/edge_bit_counter_block/bit_cnt_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART/UART_Rx/edge_bit_counter_block/bit_cnt_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART/UART_Rx/edge_bit_counter_block/bit_cnt_reg[1]/Q (DFFRQX2M)
                                                          0.53       0.53 r
  UART/UART_Rx/edge_bit_counter_block/U23/Y (NOR2X2M)     0.10       0.63 f
  UART/UART_Rx/edge_bit_counter_block/U27/Y (AO2B2X2M)
                                                          0.18       0.81 f
  UART/UART_Rx/edge_bit_counter_block/bit_cnt_reg[1]/D (DFFRQX2M)
                                                          0.00       0.81 f
  data arrival time                                                  0.81

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART/UART_Rx/edge_bit_counter_block/bit_cnt_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.81
  --------------------------------------------------------------------------
  slack (MET)                                                        0.73


  Startpoint: PULSE_GENERATOR/pulse_done_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: PULSE_GENERATOR/PULSE_SIG_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  PULSE_GENERATOR/pulse_done_reg/CK (DFFRQX2M)            0.00       0.00 r
  PULSE_GENERATOR/pulse_done_reg/Q (DFFRQX2M)             0.36       0.36 r
  PULSE_GENERATOR/U3/Y (AOI2BB1X2M)                       0.04       0.40 f
  PULSE_GENERATOR/PULSE_SIG_reg/D (DFFRQX2M)              0.00       0.40 f
  data arrival time                                                  0.40

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  PULSE_GENERATOR/PULSE_SIG_reg/CK (DFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: UART/UART_Tx/linkFSM/busy_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: PULSE_GENERATOR/pulse_done_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART/UART_Tx/linkFSM/busy_reg/CK (DFFRQX2M)             0.00       0.00 r
  UART/UART_Tx/linkFSM/busy_reg/Q (DFFRQX2M)              0.37       0.37 r
  UART/UART_Tx/linkFSM/busy (FSM_TX)                      0.00       0.37 r
  UART/UART_Tx/busy (UART_TX_TOP)                         0.00       0.37 r
  UART/TX_OUT_V (UART_TOP)                                0.00       0.37 r
  U10/Y (NOR2X2M)                                         0.05       0.42 f
  PULSE_GENERATOR/LVL_SIG (PULSE_GEN)                     0.00       0.42 f
  PULSE_GENERATOR/pulse_done_reg/D (DFFRQX2M)             0.00       0.42 f
  data arrival time                                                  0.42

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  PULSE_GENERATOR/pulse_done_reg/CK (DFFRQX2M)            0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.42
  --------------------------------------------------------------------------
  slack (MET)                                                        0.34


  Startpoint: UART/UART_Tx/linkserializer/ser_done_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART/UART_Tx/linkserializer/ser_done_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART/UART_Tx/linkserializer/ser_done_reg/CK (DFFRX1M)
                                                          0.00       0.00 r
  UART/UART_Tx/linkserializer/ser_done_reg/QN (DFFRX1M)
                                                          0.36       0.36 r
  UART/UART_Tx/linkserializer/U8/Y (OAI21X2M)             0.08       0.44 f
  UART/UART_Tx/linkserializer/ser_done_reg/D (DFFRX1M)
                                                          0.00       0.44 f
  data arrival time                                                  0.44

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART/UART_Tx/linkserializer/ser_done_reg/CK (DFFRX1M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.36


  Startpoint: ASYN_FIFO/link_synchronizer_read/ff1_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: ASYN_FIFO/link_synchronizer_read/q2_ptr_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_synchronizer_read/ff1_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  ASYN_FIFO/link_synchronizer_read/ff1_reg[3]/Q (DFFRQX2M)
                                                          0.45       0.45 f
  ASYN_FIFO/link_synchronizer_read/q2_ptr_reg[3]/D (DFFRQX2M)
                                                          0.00       0.45 f
  data arrival time                                                  0.45

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_synchronizer_read/q2_ptr_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: ASYN_FIFO/link_synchronizer_read/ff1_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: ASYN_FIFO/link_synchronizer_read/q2_ptr_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_synchronizer_read/ff1_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  ASYN_FIFO/link_synchronizer_read/ff1_reg[2]/Q (DFFRQX2M)
                                                          0.45       0.45 f
  ASYN_FIFO/link_synchronizer_read/q2_ptr_reg[2]/D (DFFRQX2M)
                                                          0.00       0.45 f
  data arrival time                                                  0.45

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_synchronizer_read/q2_ptr_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: ASYN_FIFO/link_synchronizer_read/ff1_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: ASYN_FIFO/link_synchronizer_read/q2_ptr_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_synchronizer_read/ff1_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  ASYN_FIFO/link_synchronizer_read/ff1_reg[1]/Q (DFFRQX2M)
                                                          0.45       0.45 f
  ASYN_FIFO/link_synchronizer_read/q2_ptr_reg[1]/D (DFFRQX2M)
                                                          0.00       0.45 f
  data arrival time                                                  0.45

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_synchronizer_read/q2_ptr_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: ASYN_FIFO/link_synchronizer_read/ff1_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: ASYN_FIFO/link_synchronizer_read/q2_ptr_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_synchronizer_read/ff1_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  ASYN_FIFO/link_synchronizer_read/ff1_reg[0]/Q (DFFRQX2M)
                                                          0.45       0.45 f
  ASYN_FIFO/link_synchronizer_read/q2_ptr_reg[0]/D (DFFRQX2M)
                                                          0.00       0.45 f
  data arrival time                                                  0.45

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_synchronizer_read/q2_ptr_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: PULSE_GENERATOR/PULSE_SIG_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: DELAY_ONE_PERIOD/Signal_delayed_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  PULSE_GENERATOR/PULSE_SIG_reg/CK (DFFRQX2M)             0.00       0.00 r
  PULSE_GENERATOR/PULSE_SIG_reg/Q (DFFRQX2M)              0.41       0.41 r
  PULSE_GENERATOR/PULSE_SIG (PULSE_GEN)                   0.00       0.41 r
  DELAY_ONE_PERIOD/Signal (delay_one_period)              0.00       0.41 r
  DELAY_ONE_PERIOD/Signal_delayed_reg/D (DFFQX2M)         0.00       0.41 r
  data arrival time                                                  0.41

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  DELAY_ONE_PERIOD/Signal_delayed_reg/CK (DFFQX2M)        0.00       0.10 r
  library hold time                                      -0.08       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -0.41
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: ASYN_FIFO/link_FIFO_Read/rptr_bin_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: ASYN_FIFO/link_FIFO_Read/rptr_bin_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_FIFO_Read/rptr_bin_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  ASYN_FIFO/link_FIFO_Read/rptr_bin_reg[0]/Q (DFFRQX2M)
                                                          0.41       0.41 r
  ASYN_FIFO/link_FIFO_Read/U15/Y (XNOR2X2M)               0.06       0.47 f
  ASYN_FIFO/link_FIFO_Read/rptr_bin_reg[0]/D (DFFRQX2M)
                                                          0.00       0.47 f
  data arrival time                                                  0.47

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_FIFO_Read/rptr_bin_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: DELAY_ONE_PERIOD/Signal_delayed_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART/UART_Tx/linkFSM/state_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DELAY_ONE_PERIOD/Signal_delayed_reg/CK (DFFQX2M)        0.00       0.00 r
  DELAY_ONE_PERIOD/Signal_delayed_reg/Q (DFFQX2M)         0.32       0.32 f
  DELAY_ONE_PERIOD/Signal_delayed (delay_one_period)      0.00       0.32 f
  UART/TX_IN_V (UART_TOP)                                 0.00       0.32 f
  UART/UART_Tx/Data_Valid (UART_TX_TOP)                   0.00       0.32 f
  UART/UART_Tx/linkFSM/Data_Valid (FSM_TX)                0.00       0.32 f
  UART/UART_Tx/linkFSM/U26/Y (INVX2M)                     0.10       0.42 r
  UART/UART_Tx/linkFSM/U10/Y (OAI21X2M)                   0.08       0.49 f
  UART/UART_Tx/linkFSM/state_reg[0]/D (DFFRQX2M)          0.00       0.49 f
  data arrival time                                                  0.49

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART/UART_Tx/linkFSM/state_reg[0]/CK (DFFRQX2M)         0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: ASYN_FIFO/link_FIFO_Read/rptr_bin_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: ASYN_FIFO/link_FIFO_Read/raddr_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_FIFO_Read/rptr_bin_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  ASYN_FIFO/link_FIFO_Read/rptr_bin_reg[0]/Q (DFFRQX2M)
                                                          0.41       0.41 r
  ASYN_FIFO/link_FIFO_Read/U26/Y (OAI2BB2X1M)             0.09       0.50 f
  ASYN_FIFO/link_FIFO_Read/raddr_reg[0]/D (DFFRQX2M)      0.00       0.50 f
  data arrival time                                                  0.50

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_FIFO_Read/raddr_reg[0]/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: UART/UART_Tx/linkserializer/count_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART/UART_Tx/linkserializer/count_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART/UART_Tx/linkserializer/count_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART/UART_Tx/linkserializer/count_reg[1]/Q (DFFRQX2M)
                                                          0.45       0.45 r
  UART/UART_Tx/linkserializer/U10/Y (OAI32X1M)            0.11       0.56 f
  UART/UART_Tx/linkserializer/count_reg[1]/D (DFFRQX2M)
                                                          0.00       0.56 f
  data arrival time                                                  0.56

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART/UART_Tx/linkserializer/count_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.49


  Startpoint: UART/UART_Tx/linkserializer/ser_done_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART/UART_Tx/linkserializer/count_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART/UART_Tx/linkserializer/ser_done_reg/CK (DFFRX1M)
                                                          0.00       0.00 r
  UART/UART_Tx/linkserializer/ser_done_reg/QN (DFFRX1M)
                                                          0.34       0.34 f
  UART/UART_Tx/linkserializer/U12/Y (NAND3X2M)            0.14       0.48 r
  UART/UART_Tx/linkserializer/U6/Y (OAI32X1M)             0.09       0.57 f
  UART/UART_Tx/linkserializer/count_reg[2]/D (DFFRQX2M)
                                                          0.00       0.57 f
  data arrival time                                                  0.57

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART/UART_Tx/linkserializer/count_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.50


  Startpoint: UART/UART_Tx/linkFSM/mux_sel_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART/UART_Tx/linkFSM/mux_sel_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART/UART_Tx/linkFSM/mux_sel_reg[0]/CK (DFFSQX2M)       0.00       0.00 r
  UART/UART_Tx/linkFSM/mux_sel_reg[0]/Q (DFFSQX2M)        0.41       0.41 r
  UART/UART_Tx/linkFSM/U15/Y (OAI2BB2X1M)                 0.15       0.56 r
  UART/UART_Tx/linkFSM/mux_sel_reg[0]/D (DFFSQX2M)        0.00       0.56 r
  data arrival time                                                  0.56

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART/UART_Tx/linkFSM/mux_sel_reg[0]/CK (DFFSQX2M)       0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: UART/UART_Tx/linkserializer/ser_done_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART/UART_Tx/linkserializer/count_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART/UART_Tx/linkserializer/ser_done_reg/CK (DFFRX1M)
                                                          0.00       0.00 r
  UART/UART_Tx/linkserializer/ser_done_reg/QN (DFFRX1M)
                                                          0.34       0.34 f
  UART/UART_Tx/linkserializer/U12/Y (NAND3X2M)            0.14       0.48 r
  UART/UART_Tx/linkserializer/U13/Y (OAI2BB2X1M)          0.10       0.59 f
  UART/UART_Tx/linkserializer/count_reg[0]/D (DFFRQX2M)
                                                          0.00       0.59 f
  data arrival time                                                  0.59

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART/UART_Tx/linkserializer/count_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: UART/UART_Tx/linkFSM/state_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART/UART_Tx/linkFSM/state_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART/UART_Tx/linkFSM/state_reg[2]/CK (DFFRQX2M)         0.00       0.00 r
  UART/UART_Tx/linkFSM/state_reg[2]/Q (DFFRQX2M)          0.38       0.38 r
  UART/UART_Tx/linkFSM/U21/Y (INVX2M)                     0.06       0.44 f
  UART/UART_Tx/linkFSM/U18/Y (NAND3X2M)                   0.09       0.54 r
  UART/UART_Tx/linkFSM/U8/Y (OAI2BB1X2M)                  0.07       0.60 f
  UART/UART_Tx/linkFSM/state_reg[2]/D (DFFRQX2M)          0.00       0.60 f
  data arrival time                                                  0.60

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART/UART_Tx/linkFSM/state_reg[2]/CK (DFFRQX2M)         0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: UART/UART_Tx/linkFSM/state_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART/UART_Tx/linkFSM/state_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART/UART_Tx/linkFSM/state_reg[2]/CK (DFFRQX2M)         0.00       0.00 r
  UART/UART_Tx/linkFSM/state_reg[2]/Q (DFFRQX2M)          0.38       0.38 r
  UART/UART_Tx/linkFSM/U12/Y (NOR3X2M)                    0.08       0.46 f
  UART/UART_Tx/linkFSM/U6/Y (INVX2M)                      0.07       0.53 r
  UART/UART_Tx/linkFSM/U5/Y (OAI21X2M)                    0.08       0.61 f
  UART/UART_Tx/linkFSM/state_reg[1]/D (DFFRQX2M)          0.00       0.61 f
  data arrival time                                                  0.61

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART/UART_Tx/linkFSM/state_reg[1]/CK (DFFRQX2M)         0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: ASYN_FIFO/link_FIFO_Read/rptr_bin_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: ASYN_FIFO/link_FIFO_Read/rptr_bin_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_FIFO_Read/rptr_bin_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  ASYN_FIFO/link_FIFO_Read/rptr_bin_reg[3]/Q (DFFRQX2M)
                                                          0.37       0.37 r
  ASYN_FIFO/link_FIFO_Read/U5/Y (XNOR2X2M)                0.14       0.51 r
  ASYN_FIFO/link_FIFO_Read/U20/Y (OAI2BB2X1M)             0.10       0.61 f
  ASYN_FIFO/link_FIFO_Read/rptr_bin_reg[3]/D (DFFRQX2M)
                                                          0.00       0.61 f
  data arrival time                                                  0.61

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_FIFO_Read/rptr_bin_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: ASYN_FIFO/link_FIFO_Read/rptr_bin_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: ASYN_FIFO/link_FIFO_Read/rptr_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_FIFO_Read/rptr_bin_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  ASYN_FIFO/link_FIFO_Read/rptr_bin_reg[3]/Q (DFFRQX2M)
                                                          0.37       0.37 r
  ASYN_FIFO/link_FIFO_Read/U5/Y (XNOR2X2M)                0.14       0.51 r
  ASYN_FIFO/link_FIFO_Read/U23/Y (OAI2BB2X1M)             0.10       0.61 f
  ASYN_FIFO/link_FIFO_Read/rptr_reg[3]/D (DFFRQX2M)       0.00       0.61 f
  data arrival time                                                  0.61

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_FIFO_Read/rptr_reg[3]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: ASYN_FIFO/link_FIFO_Read/rptr_bin_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: ASYN_FIFO/link_FIFO_Read/rptr_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_FIFO_Read/rptr_bin_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  ASYN_FIFO/link_FIFO_Read/rptr_bin_reg[3]/Q (DFFRQX2M)
                                                          0.37       0.37 r
  ASYN_FIFO/link_FIFO_Read/U5/Y (XNOR2X2M)                0.08       0.45 f
  ASYN_FIFO/link_FIFO_Read/U22/Y (XNOR2X2M)               0.08       0.53 r
  ASYN_FIFO/link_FIFO_Read/U21/Y (OAI2BB2X1M)             0.08       0.62 f
  ASYN_FIFO/link_FIFO_Read/rptr_reg[2]/D (DFFRQX2M)       0.00       0.62 f
  data arrival time                                                  0.62

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_FIFO_Read/rptr_reg[2]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: UART/UART_Tx/linkserializer/P_DATA_save_reg[7]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART/UART_Tx/linkserializer/ser_data_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART/UART_Tx/linkserializer/P_DATA_save_reg[7]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART/UART_Tx/linkserializer/P_DATA_save_reg[7]/Q (DFFRQX2M)
                                                          0.49       0.49 f
  UART/UART_Tx/linkserializer/U32/Y (INVX2M)              0.08       0.56 r
  UART/UART_Tx/linkserializer/U14/Y (OAI21X2M)            0.06       0.62 f
  UART/UART_Tx/linkserializer/ser_data_reg/D (DFFRQX2M)
                                                          0.00       0.62 f
  data arrival time                                                  0.62

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART/UART_Tx/linkserializer/ser_data_reg/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: ASYN_FIFO/link_FIFO_Read/rptr_bin_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: ASYN_FIFO/link_FIFO_Read/rptr_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_FIFO_Read/rptr_bin_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  ASYN_FIFO/link_FIFO_Read/rptr_bin_reg[0]/Q (DFFRQX2M)
                                                          0.41       0.41 r
  ASYN_FIFO/link_FIFO_Read/U32/Y (INVX2M)                 0.06       0.48 f
  ASYN_FIFO/link_FIFO_Read/U17/Y (XNOR2X2M)               0.07       0.55 r
  ASYN_FIFO/link_FIFO_Read/U16/Y (OAI2BB2X1M)             0.10       0.65 f
  ASYN_FIFO/link_FIFO_Read/rptr_reg[0]/D (DFFRQX2M)       0.00       0.65 f
  data arrival time                                                  0.65

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_FIFO_Read/rptr_reg[0]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: UART/UART_Tx/linkserializer/P_DATA_save_reg[7]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART/UART_Tx/linkserializer/P_DATA_save_reg[7]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART/UART_Tx/linkserializer/P_DATA_save_reg[7]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART/UART_Tx/linkserializer/P_DATA_save_reg[7]/Q (DFFRQX2M)
                                                          0.49       0.49 f
  UART/UART_Tx/linkserializer/U32/Y (INVX2M)              0.08       0.56 r
  UART/UART_Tx/linkserializer/U20/Y (OAI2BB2X1M)          0.09       0.66 f
  UART/UART_Tx/linkserializer/P_DATA_save_reg[7]/D (DFFRQX2M)
                                                          0.00       0.66 f
  data arrival time                                                  0.66

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART/UART_Tx/linkserializer/P_DATA_save_reg[7]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: ASYN_FIFO/link_FIFO_Read/rptr_bin_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: ASYN_FIFO/link_FIFO_Read/rptr_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_FIFO_Read/rptr_bin_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  ASYN_FIFO/link_FIFO_Read/rptr_bin_reg[2]/Q (DFFRQX2M)
                                                          0.38       0.38 r
  ASYN_FIFO/link_FIFO_Read/U7/Y (XNOR2X2M)                0.12       0.50 f
  ASYN_FIFO/link_FIFO_Read/U19/Y (XNOR2X2M)               0.08       0.58 r
  ASYN_FIFO/link_FIFO_Read/U18/Y (OAI2BB2X1M)             0.08       0.67 f
  ASYN_FIFO/link_FIFO_Read/rptr_reg[1]/D (DFFRQX2M)       0.00       0.67 f
  data arrival time                                                  0.67

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_FIFO_Read/rptr_reg[1]/CK (DFFRQX2M)      0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: UART/UART_Tx/linkFSM/busy_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART/UART_Tx/linkFSM/busy_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART/UART_Tx/linkFSM/busy_reg/CK (DFFRQX2M)             0.00       0.00 r
  UART/UART_Tx/linkFSM/busy_reg/Q (DFFRQX2M)              0.37       0.37 r
  UART/UART_Tx/linkFSM/U13/Y (OAI2BB2X1M)                 0.15       0.52 r
  UART/UART_Tx/linkFSM/busy_reg/D (DFFRQX2M)              0.00       0.52 r
  data arrival time                                                  0.52

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART/UART_Tx/linkFSM/busy_reg/CK (DFFRQX2M)             0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: ASYN_FIFO/link_FIFO_Read/rptr_bin_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: ASYN_FIFO/link_FIFO_Read/raddr_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_FIFO_Read/rptr_bin_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  ASYN_FIFO/link_FIFO_Read/rptr_bin_reg[2]/Q (DFFRQX2M)
                                                          0.38       0.38 r
  ASYN_FIFO/link_FIFO_Read/U7/Y (XNOR2X2M)                0.12       0.50 f
  ASYN_FIFO/link_FIFO_Read/U3/Y (INVX2M)                  0.08       0.59 r
  ASYN_FIFO/link_FIFO_Read/U25/Y (OAI2BB2X1M)             0.08       0.67 f
  ASYN_FIFO/link_FIFO_Read/raddr_reg[2]/D (DFFRQX2M)      0.00       0.67 f
  data arrival time                                                  0.67

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_FIFO_Read/raddr_reg[2]/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: ASYN_FIFO/link_FIFO_Read/rptr_bin_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: ASYN_FIFO/link_FIFO_Read/rptr_bin_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_FIFO_Read/rptr_bin_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  ASYN_FIFO/link_FIFO_Read/rptr_bin_reg[2]/Q (DFFRQX2M)
                                                          0.38       0.38 r
  ASYN_FIFO/link_FIFO_Read/U7/Y (XNOR2X2M)                0.12       0.50 f
  ASYN_FIFO/link_FIFO_Read/U3/Y (INVX2M)                  0.08       0.59 r
  ASYN_FIFO/link_FIFO_Read/U24/Y (OAI2BB2X1M)             0.08       0.67 f
  ASYN_FIFO/link_FIFO_Read/rptr_bin_reg[2]/D (DFFRQX2M)
                                                          0.00       0.67 f
  data arrival time                                                  0.67

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_FIFO_Read/rptr_bin_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: UART/UART_Tx/linkserializer/P_DATA_save_reg[5]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART/UART_Tx/linkserializer/P_DATA_save_reg[5]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART/UART_Tx/linkserializer/P_DATA_save_reg[5]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART/UART_Tx/linkserializer/P_DATA_save_reg[5]/Q (DFFRQX2M)
                                                          0.38       0.38 r
  UART/UART_Tx/linkserializer/U28/Y (AO22X1M)             0.14       0.53 r
  UART/UART_Tx/linkserializer/P_DATA_save_reg[5]/D (DFFRQX2M)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART/UART_Tx/linkserializer/P_DATA_save_reg[5]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: UART/UART_Tx/linkserializer/P_DATA_save_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART/UART_Tx/linkserializer/P_DATA_save_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART/UART_Tx/linkserializer/P_DATA_save_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART/UART_Tx/linkserializer/P_DATA_save_reg[1]/Q (DFFRQX2M)
                                                          0.38       0.38 r
  UART/UART_Tx/linkserializer/U24/Y (AO22X1M)             0.14       0.53 r
  UART/UART_Tx/linkserializer/P_DATA_save_reg[1]/D (DFFRQX2M)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART/UART_Tx/linkserializer/P_DATA_save_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: UART/UART_Tx/linkserializer/P_DATA_save_reg[4]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART/UART_Tx/linkserializer/P_DATA_save_reg[4]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART/UART_Tx/linkserializer/P_DATA_save_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART/UART_Tx/linkserializer/P_DATA_save_reg[4]/Q (DFFRQX2M)
                                                          0.39       0.39 r
  UART/UART_Tx/linkserializer/U27/Y (AO22X1M)             0.14       0.53 r
  UART/UART_Tx/linkserializer/P_DATA_save_reg[4]/D (DFFRQX2M)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART/UART_Tx/linkserializer/P_DATA_save_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: UART/UART_Tx/linkserializer/P_DATA_save_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART/UART_Tx/linkserializer/P_DATA_save_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART/UART_Tx/linkserializer/P_DATA_save_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART/UART_Tx/linkserializer/P_DATA_save_reg[0]/Q (DFFRQX2M)
                                                          0.39       0.39 r
  UART/UART_Tx/linkserializer/U23/Y (AO22X1M)             0.14       0.53 r
  UART/UART_Tx/linkserializer/P_DATA_save_reg[0]/D (DFFRQX2M)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART/UART_Tx/linkserializer/P_DATA_save_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: UART/UART_Tx/linkserializer/P_DATA_save_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART/UART_Tx/linkserializer/P_DATA_save_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART/UART_Tx/linkserializer/P_DATA_save_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART/UART_Tx/linkserializer/P_DATA_save_reg[3]/Q (DFFRQX2M)
                                                          0.39       0.39 r
  UART/UART_Tx/linkserializer/U26/Y (AO22X1M)             0.14       0.53 r
  UART/UART_Tx/linkserializer/P_DATA_save_reg[3]/D (DFFRQX2M)
                                                          0.00       0.53 r
  data arrival time                                                  0.53

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART/UART_Tx/linkserializer/P_DATA_save_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: UART/UART_Tx/linkserializer/P_DATA_save_reg[6]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART/UART_Tx/linkserializer/P_DATA_save_reg[6]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART/UART_Tx/linkserializer/P_DATA_save_reg[6]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART/UART_Tx/linkserializer/P_DATA_save_reg[6]/Q (DFFRQX2M)
                                                          0.39       0.39 r
  UART/UART_Tx/linkserializer/U29/Y (AO22X1M)             0.14       0.54 r
  UART/UART_Tx/linkserializer/P_DATA_save_reg[6]/D (DFFRQX2M)
                                                          0.00       0.54 r
  data arrival time                                                  0.54

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART/UART_Tx/linkserializer/P_DATA_save_reg[6]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: UART/UART_Tx/linkserializer/P_DATA_save_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART/UART_Tx/linkserializer/P_DATA_save_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART/UART_Tx/linkserializer/P_DATA_save_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  UART/UART_Tx/linkserializer/P_DATA_save_reg[2]/Q (DFFRQX2M)
                                                          0.39       0.39 r
  UART/UART_Tx/linkserializer/U25/Y (AO22X1M)             0.14       0.54 r
  UART/UART_Tx/linkserializer/P_DATA_save_reg[2]/D (DFFRQX2M)
                                                          0.00       0.54 r
  data arrival time                                                  0.54

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART/UART_Tx/linkserializer/P_DATA_save_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: UART/UART_Tx/linkFSM/ser_en_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART/UART_Tx/linkFSM/ser_en_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART/UART_Tx/linkFSM/ser_en_reg/CK (DFFRQX2M)           0.00       0.00 r
  UART/UART_Tx/linkFSM/ser_en_reg/Q (DFFRQX2M)            0.37       0.37 r
  UART/UART_Tx/linkFSM/U23/Y (AO21XLM)                    0.16       0.53 r
  UART/UART_Tx/linkFSM/ser_en_reg/D (DFFRQX2M)            0.00       0.53 r
  data arrival time                                                  0.53

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART/UART_Tx/linkFSM/ser_en_reg/CK (DFFRQX2M)           0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: ASYN_FIFO/link_FIFO_Read/rptr_bin_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: ASYN_FIFO/link_FIFO_Read/rptr_bin_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_FIFO_Read/rptr_bin_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  ASYN_FIFO/link_FIFO_Read/rptr_bin_reg[1]/Q (DFFRQX2M)
                                                          0.40       0.40 r
  ASYN_FIFO/link_FIFO_Read/U30/Y (CLKXOR2X2M)             0.20       0.60 r
  ASYN_FIFO/link_FIFO_Read/U27/Y (OAI2BB2X1M)             0.08       0.68 f
  ASYN_FIFO/link_FIFO_Read/rptr_bin_reg[1]/D (DFFRQX2M)
                                                          0.00       0.68 f
  data arrival time                                                  0.68

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_FIFO_Read/rptr_bin_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: ASYN_FIFO/link_FIFO_Read/rptr_bin_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: ASYN_FIFO/link_FIFO_Read/raddr_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ASYN_FIFO/link_FIFO_Read/rptr_bin_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  ASYN_FIFO/link_FIFO_Read/rptr_bin_reg[1]/Q (DFFRQX2M)
                                                          0.40       0.40 r
  ASYN_FIFO/link_FIFO_Read/U30/Y (CLKXOR2X2M)             0.20       0.60 r
  ASYN_FIFO/link_FIFO_Read/U28/Y (OAI2BB2X1M)             0.08       0.68 f
  ASYN_FIFO/link_FIFO_Read/raddr_reg[1]/D (DFFRQX2M)      0.00       0.68 f
  data arrival time                                                  0.68

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  ASYN_FIFO/link_FIFO_Read/raddr_reg[1]/CK (DFFRQX2M)     0.00       0.10 r
  library hold time                                      -0.03       0.07
  data required time                                                 0.07
  --------------------------------------------------------------------------
  data required time                                                 0.07
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: UART/UART_Tx/linkFSM/mux_sel_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: UART/UART_Tx/linkFSM/mux_sel_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART/UART_Tx/linkFSM/mux_sel_reg[1]/CK (DFFRQX2M)       0.00       0.00 r
  UART/UART_Tx/linkFSM/mux_sel_reg[1]/Q (DFFRQX2M)        0.38       0.38 r
  UART/UART_Tx/linkFSM/U22/Y (AO22X1M)                    0.16       0.54 r
  UART/UART_Tx/linkFSM/mux_sel_reg[1]/D (DFFRQX2M)        0.00       0.54 r
  data arrival time                                                  0.54

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  UART/UART_Tx/linkFSM/mux_sel_reg[1]/CK (DFFRQX2M)       0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: RST_SYN_UART/ff_reg[0]/CK
              (internal path startpoint clocked by UART_CLK)
  Endpoint: RST_SYN_UART/ff_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  RST_SYN_UART/ff_reg[0]/CK (DFFRQX2M)                    0.00       0.00 r
  RST_SYN_UART/ff_reg[0]/Q (DFFRQX2M)                     0.46       0.46 f
  RST_SYN_UART/ff_reg[1]/D (DFFRQX2M)                     0.00       0.46 f
  data arrival time                                                  0.46

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  RST_SYN_UART/ff_reg[1]/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.38


  Startpoint: CLK_DIV_TX/odd_edge_tog_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_TX/odd_edge_tog_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_TX/odd_edge_tog_reg/CK (DFFSQX2M)               0.00       0.00 r
  CLK_DIV_TX/odd_edge_tog_reg/Q (DFFSQX2M)                0.44       0.44 r
  CLK_DIV_TX/U29/Y (XNOR2X1M)                             0.05       0.49 f
  CLK_DIV_TX/odd_edge_tog_reg/D (DFFSQX2M)                0.00       0.49 f
  data arrival time                                                  0.49

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CLK_DIV_TX/odd_edge_tog_reg/CK (DFFSQX2M)               0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: CLK_DIV_RX/odd_edge_tog_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_RX/odd_edge_tog_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_RX/odd_edge_tog_reg/CK (DFFSQX2M)               0.00       0.00 r
  CLK_DIV_RX/odd_edge_tog_reg/Q (DFFSQX2M)                0.44       0.44 r
  CLK_DIV_RX/U29/Y (XNOR2X1M)                             0.05       0.49 f
  CLK_DIV_RX/odd_edge_tog_reg/D (DFFSQX2M)                0.00       0.49 f
  data arrival time                                                  0.49

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CLK_DIV_RX/odd_edge_tog_reg/CK (DFFSQX2M)               0.00       0.10 r
  library hold time                                      -0.09       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.48


  Startpoint: CLK_DIV_TX/div_clk_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_TX/div_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_TX/div_clk_reg/CK (DFFRQX2M)                    0.00       0.00 r
  CLK_DIV_TX/div_clk_reg/Q (DFFRQX2M)                     0.39       0.39 r
  CLK_DIV_TX/U26/Y (CLKXOR2X2M)                           0.20       0.59 f
  CLK_DIV_TX/div_clk_reg/D (DFFRQX2M)                     0.00       0.59 f
  data arrival time                                                  0.59

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CLK_DIV_TX/div_clk_reg/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: CLK_DIV_RX/div_clk_reg
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_RX/div_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_RX/div_clk_reg/CK (DFFRQX2M)                    0.00       0.00 r
  CLK_DIV_RX/div_clk_reg/Q (DFFRQX2M)                     0.39       0.39 r
  CLK_DIV_RX/U26/Y (CLKXOR2X2M)                           0.20       0.59 f
  CLK_DIV_RX/div_clk_reg/D (DFFRQX2M)                     0.00       0.59 f
  data arrival time                                                  0.59

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CLK_DIV_RX/div_clk_reg/CK (DFFRQX2M)                    0.00       0.10 r
  library hold time                                      -0.02       0.08
  data required time                                                 0.08
  --------------------------------------------------------------------------
  data required time                                                 0.08
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: CLK_DIV_TX/count_reg[6]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_TX/count_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_TX/count_reg[6]/CK (DFFRQX2M)                   0.00       0.00 r
  CLK_DIV_TX/count_reg[6]/Q (DFFRQX2M)                    0.41       0.41 r
  CLK_DIV_TX/U24/Y (AO22X1M)                              0.15       0.56 r
  CLK_DIV_TX/count_reg[6]/D (DFFRQX2M)                    0.00       0.56 r
  data arrival time                                                  0.56

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CLK_DIV_TX/count_reg[6]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: CLK_DIV_RX/count_reg[6]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_RX/count_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_RX/count_reg[6]/CK (DFFRQX2M)                   0.00       0.00 r
  CLK_DIV_RX/count_reg[6]/Q (DFFRQX2M)                    0.41       0.41 r
  CLK_DIV_RX/U24/Y (AO22X1M)                              0.15       0.56 r
  CLK_DIV_RX/count_reg[6]/D (DFFRQX2M)                    0.00       0.56 r
  data arrival time                                                  0.56

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CLK_DIV_RX/count_reg[6]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: CLK_DIV_TX/count_reg[5]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_TX/count_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_TX/count_reg[5]/CK (DFFRQX2M)                   0.00       0.00 r
  CLK_DIV_TX/count_reg[5]/Q (DFFRQX2M)                    0.41       0.41 r
  CLK_DIV_TX/U23/Y (AO22X1M)                              0.15       0.56 r
  CLK_DIV_TX/count_reg[5]/D (DFFRQX2M)                    0.00       0.56 r
  data arrival time                                                  0.56

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CLK_DIV_TX/count_reg[5]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: CLK_DIV_TX/count_reg[4]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_TX/count_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_TX/count_reg[4]/CK (DFFRQX2M)                   0.00       0.00 r
  CLK_DIV_TX/count_reg[4]/Q (DFFRQX2M)                    0.41       0.41 r
  CLK_DIV_TX/U22/Y (AO22X1M)                              0.15       0.56 r
  CLK_DIV_TX/count_reg[4]/D (DFFRQX2M)                    0.00       0.56 r
  data arrival time                                                  0.56

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CLK_DIV_TX/count_reg[4]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: CLK_DIV_TX/count_reg[3]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_TX/count_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_TX/count_reg[3]/CK (DFFRQX2M)                   0.00       0.00 r
  CLK_DIV_TX/count_reg[3]/Q (DFFRQX2M)                    0.41       0.41 r
  CLK_DIV_TX/U21/Y (AO22X1M)                              0.15       0.56 r
  CLK_DIV_TX/count_reg[3]/D (DFFRQX2M)                    0.00       0.56 r
  data arrival time                                                  0.56

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CLK_DIV_TX/count_reg[3]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: CLK_DIV_RX/count_reg[5]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_RX/count_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_RX/count_reg[5]/CK (DFFRQX2M)                   0.00       0.00 r
  CLK_DIV_RX/count_reg[5]/Q (DFFRQX2M)                    0.41       0.41 r
  CLK_DIV_RX/U23/Y (AO22X1M)                              0.15       0.56 r
  CLK_DIV_RX/count_reg[5]/D (DFFRQX2M)                    0.00       0.56 r
  data arrival time                                                  0.56

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CLK_DIV_RX/count_reg[5]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: CLK_DIV_RX/count_reg[4]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_RX/count_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_RX/count_reg[4]/CK (DFFRQX2M)                   0.00       0.00 r
  CLK_DIV_RX/count_reg[4]/Q (DFFRQX2M)                    0.41       0.41 r
  CLK_DIV_RX/U22/Y (AO22X1M)                              0.15       0.56 r
  CLK_DIV_RX/count_reg[4]/D (DFFRQX2M)                    0.00       0.56 r
  data arrival time                                                  0.56

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CLK_DIV_RX/count_reg[4]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: CLK_DIV_RX/count_reg[3]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_RX/count_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_RX/count_reg[3]/CK (DFFRQX2M)                   0.00       0.00 r
  CLK_DIV_RX/count_reg[3]/Q (DFFRQX2M)                    0.41       0.41 r
  CLK_DIV_RX/U21/Y (AO22X1M)                              0.15       0.56 r
  CLK_DIV_RX/count_reg[3]/D (DFFRQX2M)                    0.00       0.56 r
  data arrival time                                                  0.56

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CLK_DIV_RX/count_reg[3]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: CLK_DIV_TX/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_TX/count_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_TX/count_reg[2]/CK (DFFRQX2M)                   0.00       0.00 r
  CLK_DIV_TX/count_reg[2]/Q (DFFRQX2M)                    0.42       0.42 r
  CLK_DIV_TX/U20/Y (AO22X1M)                              0.15       0.57 r
  CLK_DIV_TX/count_reg[2]/D (DFFRQX2M)                    0.00       0.57 r
  data arrival time                                                  0.57

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CLK_DIV_TX/count_reg[2]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: CLK_DIV_TX/count_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_TX/count_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_TX/count_reg[1]/CK (DFFRQX2M)                   0.00       0.00 r
  CLK_DIV_TX/count_reg[1]/Q (DFFRQX2M)                    0.42       0.42 r
  CLK_DIV_TX/U19/Y (AO22X1M)                              0.15       0.57 r
  CLK_DIV_TX/count_reg[1]/D (DFFRQX2M)                    0.00       0.57 r
  data arrival time                                                  0.57

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CLK_DIV_TX/count_reg[1]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: CLK_DIV_RX/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_RX/count_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_RX/count_reg[2]/CK (DFFRQX2M)                   0.00       0.00 r
  CLK_DIV_RX/count_reg[2]/Q (DFFRQX2M)                    0.42       0.42 r
  CLK_DIV_RX/U20/Y (AO22X1M)                              0.15       0.57 r
  CLK_DIV_RX/count_reg[2]/D (DFFRQX2M)                    0.00       0.57 r
  data arrival time                                                  0.57

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CLK_DIV_RX/count_reg[2]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: CLK_DIV_RX/count_reg[1]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_RX/count_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_RX/count_reg[1]/CK (DFFRQX2M)                   0.00       0.00 r
  CLK_DIV_RX/count_reg[1]/Q (DFFRQX2M)                    0.42       0.42 r
  CLK_DIV_RX/U19/Y (AO22X1M)                              0.15       0.57 r
  CLK_DIV_RX/count_reg[1]/D (DFFRQX2M)                    0.00       0.57 r
  data arrival time                                                  0.57

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CLK_DIV_RX/count_reg[1]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: CLK_DIV_TX/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_TX/count_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_TX/count_reg[0]/CK (DFFRQX2M)                   0.00       0.00 r
  CLK_DIV_TX/count_reg[0]/Q (DFFRQX2M)                    0.42       0.42 r
  CLK_DIV_TX/U18/Y (AO22X1M)                              0.15       0.58 r
  CLK_DIV_TX/count_reg[0]/D (DFFRQX2M)                    0.00       0.58 r
  data arrival time                                                  0.58

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CLK_DIV_TX/count_reg[0]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: CLK_DIV_RX/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: CLK_DIV_RX/count_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  CLK_DIV_RX/count_reg[0]/CK (DFFRQX2M)                   0.00       0.00 r
  CLK_DIV_RX/count_reg[0]/Q (DFFRQX2M)                    0.42       0.42 r
  CLK_DIV_RX/U18/Y (AO22X1M)                              0.15       0.58 r
  CLK_DIV_RX/count_reg[0]/D (DFFRQX2M)                    0.00       0.58 r
  data arrival time                                                  0.58

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  CLK_DIV_RX/count_reg[0]/CK (DFFRQX2M)                   0.00       0.10 r
  library hold time                                      -0.17      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


1
