
*** Running vivado
    with args -log SHA1_core.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source SHA1_core.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source SHA1_core.tcl -notrace
Command: synth_design -top SHA1_core -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5864 
WARNING: [Synth 8-2611] redeclaration of ansi port digest_out is not allowed [C:/College/Thesis/VivadoProjects/SHA1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:41]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 341.266 ; gain = 131.637
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'SHA1_core' [C:/College/Thesis/VivadoProjects/SHA1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:23]
	Parameter SHA1_RESET bound to: 0 - type: integer 
	Parameter SHA1_INIT bound to: 1 - type: integer 
	Parameter SHA1_W_ROUNDS bound to: 2 - type: integer 
	Parameter SHA1_ABCDE_INIT bound to: 3 - type: integer 
	Parameter SHA1_F0_ROUNDS bound to: 4 - type: integer 
	Parameter SHA1_F1_ROUNDS bound to: 5 - type: integer 
	Parameter SHA1_F2_ROUNDS bound to: 6 - type: integer 
	Parameter SHA1_F3_ROUNDS bound to: 7 - type: integer 
	Parameter SHA1_FINAL bound to: 8 - type: integer 
	Parameter SHA1_DIGEST bound to: 9 - type: integer 
WARNING: [Synth 8-3848] Net done in module/entity SHA1_core does not have driver. [C:/College/Thesis/VivadoProjects/SHA1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:28]
INFO: [Synth 8-256] done synthesizing module 'SHA1_core' (1#1) [C:/College/Thesis/VivadoProjects/SHA1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:23]
WARNING: [Synth 8-3331] design SHA1_core has unconnected port done
WARNING: [Synth 8-3331] design SHA1_core has unconnected port block_in[511]
WARNING: [Synth 8-3331] design SHA1_core has unconnected port block_in[510]
WARNING: [Synth 8-3331] design SHA1_core has unconnected port block_in[509]
WARNING: [Synth 8-3331] design SHA1_core has unconnected port block_in[508]
WARNING: [Synth 8-3331] design SHA1_core has unconnected port block_in[507]
WARNING: [Synth 8-3331] design SHA1_core has unconnected port block_in[506]
WARNING: [Synth 8-3331] design SHA1_core has unconnected port block_in[505]
WARNING: [Synth 8-3331] design SHA1_core has unconnected port block_in[504]
WARNING: [Synth 8-3331] design SHA1_core has unconnected port block_in[503]
WARNING: [Synth 8-3331] design SHA1_core has unconnected port block_in[502]
WARNING: [Synth 8-3331] design SHA1_core has unconnected port block_in[501]
WARNING: [Synth 8-3331] design SHA1_core has unconnected port block_in[500]
WARNING: [Synth 8-3331] design SHA1_core has unconnected port block_in[499]
WARNING: [Synth 8-3331] design SHA1_core has unconnected port block_in[498]
WARNING: [Synth 8-3331] design SHA1_core has unconnected port block_in[497]
WARNING: [Synth 8-3331] design SHA1_core has unconnected port block_in[496]
WARNING: [Synth 8-3331] design SHA1_core has unconnected port block_in[495]
WARNING: [Synth 8-3331] design SHA1_core has unconnected port block_in[494]
WARNING: [Synth 8-3331] design SHA1_core has unconnected port block_in[493]
WARNING: [Synth 8-3331] design SHA1_core has unconnected port block_in[492]
WARNING: [Synth 8-3331] design SHA1_core has unconnected port block_in[491]
WARNING: [Synth 8-3331] design SHA1_core has unconnected port block_in[490]
WARNING: [Synth 8-3331] design SHA1_core has unconnected port block_in[489]
WARNING: [Synth 8-3331] design SHA1_core has unconnected port block_in[488]
WARNING: [Synth 8-3331] design SHA1_core has unconnected port block_in[487]
WARNING: [Synth 8-3331] design SHA1_core has unconnected port block_in[486]
WARNING: [Synth 8-3331] design SHA1_core has unconnected port block_in[485]
WARNING: [Synth 8-3331] design SHA1_core has unconnected port block_in[484]
WARNING: [Synth 8-3331] design SHA1_core has unconnected port block_in[483]
WARNING: [Synth 8-3331] design SHA1_core has unconnected port block_in[482]
WARNING: [Synth 8-3331] design SHA1_core has unconnected port block_in[481]
WARNING: [Synth 8-3331] design SHA1_core has unconnected port block_in[480]
WARNING: [Synth 8-3331] design SHA1_core has unconnected port block_in[479]
WARNING: [Synth 8-3331] design SHA1_core has unconnected port block_in[478]
WARNING: [Synth 8-3331] design SHA1_core has unconnected port block_in[477]
WARNING: [Synth 8-3331] design SHA1_core has unconnected port block_in[476]
WARNING: [Synth 8-3331] design SHA1_core has unconnected port block_in[475]
WARNING: [Synth 8-3331] design SHA1_core has unconnected port block_in[474]
WARNING: [Synth 8-3331] design SHA1_core has unconnected port block_in[473]
WARNING: [Synth 8-3331] design SHA1_core has unconnected port block_in[472]
WARNING: [Synth 8-3331] design SHA1_core has unconnected port block_in[471]
WARNING: [Synth 8-3331] design SHA1_core has unconnected port block_in[470]
WARNING: [Synth 8-3331] design SHA1_core has unconnected port block_in[469]
WARNING: [Synth 8-3331] design SHA1_core has unconnected port block_in[468]
WARNING: [Synth 8-3331] design SHA1_core has unconnected port block_in[467]
WARNING: [Synth 8-3331] design SHA1_core has unconnected port block_in[466]
WARNING: [Synth 8-3331] design SHA1_core has unconnected port block_in[465]
WARNING: [Synth 8-3331] design SHA1_core has unconnected port block_in[464]
WARNING: [Synth 8-3331] design SHA1_core has unconnected port block_in[463]
WARNING: [Synth 8-3331] design SHA1_core has unconnected port block_in[462]
WARNING: [Synth 8-3331] design SHA1_core has unconnected port block_in[461]
WARNING: [Synth 8-3331] design SHA1_core has unconnected port block_in[460]
WARNING: [Synth 8-3331] design SHA1_core has unconnected port block_in[459]
WARNING: [Synth 8-3331] design SHA1_core has unconnected port block_in[458]
WARNING: [Synth 8-3331] design SHA1_core has unconnected port block_in[457]
WARNING: [Synth 8-3331] design SHA1_core has unconnected port block_in[456]
WARNING: [Synth 8-3331] design SHA1_core has unconnected port block_in[455]
WARNING: [Synth 8-3331] design SHA1_core has unconnected port block_in[454]
WARNING: [Synth 8-3331] design SHA1_core has unconnected port block_in[453]
WARNING: [Synth 8-3331] design SHA1_core has unconnected port block_in[452]
WARNING: [Synth 8-3331] design SHA1_core has unconnected port block_in[451]
WARNING: [Synth 8-3331] design SHA1_core has unconnected port block_in[450]
WARNING: [Synth 8-3331] design SHA1_core has unconnected port block_in[449]
WARNING: [Synth 8-3331] design SHA1_core has unconnected port block_in[448]
WARNING: [Synth 8-3331] design SHA1_core has unconnected port block_in[447]
WARNING: [Synth 8-3331] design SHA1_core has unconnected port block_in[446]
WARNING: [Synth 8-3331] design SHA1_core has unconnected port block_in[445]
WARNING: [Synth 8-3331] design SHA1_core has unconnected port block_in[444]
WARNING: [Synth 8-3331] design SHA1_core has unconnected port block_in[443]
WARNING: [Synth 8-3331] design SHA1_core has unconnected port block_in[442]
WARNING: [Synth 8-3331] design SHA1_core has unconnected port block_in[441]
WARNING: [Synth 8-3331] design SHA1_core has unconnected port block_in[440]
WARNING: [Synth 8-3331] design SHA1_core has unconnected port block_in[439]
WARNING: [Synth 8-3331] design SHA1_core has unconnected port block_in[438]
WARNING: [Synth 8-3331] design SHA1_core has unconnected port block_in[437]
WARNING: [Synth 8-3331] design SHA1_core has unconnected port block_in[436]
WARNING: [Synth 8-3331] design SHA1_core has unconnected port block_in[435]
WARNING: [Synth 8-3331] design SHA1_core has unconnected port block_in[434]
WARNING: [Synth 8-3331] design SHA1_core has unconnected port block_in[433]
WARNING: [Synth 8-3331] design SHA1_core has unconnected port block_in[432]
WARNING: [Synth 8-3331] design SHA1_core has unconnected port block_in[431]
WARNING: [Synth 8-3331] design SHA1_core has unconnected port block_in[430]
WARNING: [Synth 8-3331] design SHA1_core has unconnected port block_in[429]
WARNING: [Synth 8-3331] design SHA1_core has unconnected port block_in[428]
WARNING: [Synth 8-3331] design SHA1_core has unconnected port block_in[427]
WARNING: [Synth 8-3331] design SHA1_core has unconnected port block_in[426]
WARNING: [Synth 8-3331] design SHA1_core has unconnected port block_in[425]
WARNING: [Synth 8-3331] design SHA1_core has unconnected port block_in[424]
WARNING: [Synth 8-3331] design SHA1_core has unconnected port block_in[423]
WARNING: [Synth 8-3331] design SHA1_core has unconnected port block_in[422]
WARNING: [Synth 8-3331] design SHA1_core has unconnected port block_in[421]
WARNING: [Synth 8-3331] design SHA1_core has unconnected port block_in[420]
WARNING: [Synth 8-3331] design SHA1_core has unconnected port block_in[419]
WARNING: [Synth 8-3331] design SHA1_core has unconnected port block_in[418]
WARNING: [Synth 8-3331] design SHA1_core has unconnected port block_in[417]
WARNING: [Synth 8-3331] design SHA1_core has unconnected port block_in[416]
WARNING: [Synth 8-3331] design SHA1_core has unconnected port block_in[415]
WARNING: [Synth 8-3331] design SHA1_core has unconnected port block_in[414]
WARNING: [Synth 8-3331] design SHA1_core has unconnected port block_in[413]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 389.898 ; gain = 180.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 389.898 ; gain = 180.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 389.898 ; gain = 180.270
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-5544] ROM "k" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "hash" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "k" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'digest_out_reg' [C:/College/Thesis/VivadoProjects/SHA1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:780]
WARNING: [Synth 8-327] inferring latch for variable 'hash_reg[4]' [C:/College/Thesis/VivadoProjects/SHA1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:773]
WARNING: [Synth 8-327] inferring latch for variable 'hash_reg[3]' [C:/College/Thesis/VivadoProjects/SHA1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:773]
WARNING: [Synth 8-327] inferring latch for variable 'hash_reg[2]' [C:/College/Thesis/VivadoProjects/SHA1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:773]
WARNING: [Synth 8-327] inferring latch for variable 'hash_reg[1]' [C:/College/Thesis/VivadoProjects/SHA1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:773]
WARNING: [Synth 8-327] inferring latch for variable 'hash_reg[0]' [C:/College/Thesis/VivadoProjects/SHA1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:773]
WARNING: [Synth 8-327] inferring latch for variable 'next_state_reg' [C:/College/Thesis/VivadoProjects/SHA1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'e_reg[80]' [C:/College/Thesis/VivadoProjects/SHA1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:272]
WARNING: [Synth 8-327] inferring latch for variable 'h_reg[4]' [C:/College/Thesis/VivadoProjects/SHA1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:96]
WARNING: [Synth 8-327] inferring latch for variable 'd_reg[80]' [C:/College/Thesis/VivadoProjects/SHA1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:271]
WARNING: [Synth 8-327] inferring latch for variable 'h_reg[3]' [C:/College/Thesis/VivadoProjects/SHA1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:96]
WARNING: [Synth 8-327] inferring latch for variable 'c_reg[80]' [C:/College/Thesis/VivadoProjects/SHA1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:270]
WARNING: [Synth 8-327] inferring latch for variable 'h_reg[2]' [C:/College/Thesis/VivadoProjects/SHA1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:96]
WARNING: [Synth 8-327] inferring latch for variable 'b_reg[80]' [C:/College/Thesis/VivadoProjects/SHA1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:269]
WARNING: [Synth 8-327] inferring latch for variable 'h_reg[1]' [C:/College/Thesis/VivadoProjects/SHA1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:96]
WARNING: [Synth 8-327] inferring latch for variable 'a_reg[80]' [C:/College/Thesis/VivadoProjects/SHA1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:268]
WARNING: [Synth 8-327] inferring latch for variable 'h_reg[0]' [C:/College/Thesis/VivadoProjects/SHA1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:96]
WARNING: [Synth 8-327] inferring latch for variable 'flag_reg' [C:/College/Thesis/VivadoProjects/SHA1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:109]
WARNING: [Synth 8-327] inferring latch for variable 'b_reg[60]' [C:/College/Thesis/VivadoProjects/SHA1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:269]
WARNING: [Synth 8-327] inferring latch for variable 'a_reg[60]' [C:/College/Thesis/VivadoProjects/SHA1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:268]
WARNING: [Synth 8-327] inferring latch for variable 'd_reg[60]' [C:/College/Thesis/VivadoProjects/SHA1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:271]
WARNING: [Synth 8-327] inferring latch for variable 'c_reg[60]' [C:/College/Thesis/VivadoProjects/SHA1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:270]
WARNING: [Synth 8-327] inferring latch for variable 'e_reg[60]' [C:/College/Thesis/VivadoProjects/SHA1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:272]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[60]' [C:/College/Thesis/VivadoProjects/SHA1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:101]
WARNING: [Synth 8-327] inferring latch for variable 'k_reg[3]' [C:/College/Thesis/VivadoProjects/SHA1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:92]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[62]' [C:/College/Thesis/VivadoProjects/SHA1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:101]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[61]' [C:/College/Thesis/VivadoProjects/SHA1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:101]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[63]' [C:/College/Thesis/VivadoProjects/SHA1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:101]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[65]' [C:/College/Thesis/VivadoProjects/SHA1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:101]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[64]' [C:/College/Thesis/VivadoProjects/SHA1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:101]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[66]' [C:/College/Thesis/VivadoProjects/SHA1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:101]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[68]' [C:/College/Thesis/VivadoProjects/SHA1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:101]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[67]' [C:/College/Thesis/VivadoProjects/SHA1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:101]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[69]' [C:/College/Thesis/VivadoProjects/SHA1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:101]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[70]' [C:/College/Thesis/VivadoProjects/SHA1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:101]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[72]' [C:/College/Thesis/VivadoProjects/SHA1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:101]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[71]' [C:/College/Thesis/VivadoProjects/SHA1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:101]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[73]' [C:/College/Thesis/VivadoProjects/SHA1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:101]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[75]' [C:/College/Thesis/VivadoProjects/SHA1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:101]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[74]' [C:/College/Thesis/VivadoProjects/SHA1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:101]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[76]' [C:/College/Thesis/VivadoProjects/SHA1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:101]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[77]' [C:/College/Thesis/VivadoProjects/SHA1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:101]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[78]' [C:/College/Thesis/VivadoProjects/SHA1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:101]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[79]' [C:/College/Thesis/VivadoProjects/SHA1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:101]
WARNING: [Synth 8-327] inferring latch for variable 'b_reg[40]' [C:/College/Thesis/VivadoProjects/SHA1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:269]
WARNING: [Synth 8-327] inferring latch for variable 'd_reg[40]' [C:/College/Thesis/VivadoProjects/SHA1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:271]
WARNING: [Synth 8-327] inferring latch for variable 'c_reg[40]' [C:/College/Thesis/VivadoProjects/SHA1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:270]
WARNING: [Synth 8-327] inferring latch for variable 'e_reg[40]' [C:/College/Thesis/VivadoProjects/SHA1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:272]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[40]' [C:/College/Thesis/VivadoProjects/SHA1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:101]
WARNING: [Synth 8-327] inferring latch for variable 'k_reg[2]' [C:/College/Thesis/VivadoProjects/SHA1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:92]
WARNING: [Synth 8-327] inferring latch for variable 'a_reg[40]' [C:/College/Thesis/VivadoProjects/SHA1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:268]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[42]' [C:/College/Thesis/VivadoProjects/SHA1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:101]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[41]' [C:/College/Thesis/VivadoProjects/SHA1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:101]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[44]' [C:/College/Thesis/VivadoProjects/SHA1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:101]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[43]' [C:/College/Thesis/VivadoProjects/SHA1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:101]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[46]' [C:/College/Thesis/VivadoProjects/SHA1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:101]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[45]' [C:/College/Thesis/VivadoProjects/SHA1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:101]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[48]' [C:/College/Thesis/VivadoProjects/SHA1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:101]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[47]' [C:/College/Thesis/VivadoProjects/SHA1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:101]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[50]' [C:/College/Thesis/VivadoProjects/SHA1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:101]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[49]' [C:/College/Thesis/VivadoProjects/SHA1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:101]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[52]' [C:/College/Thesis/VivadoProjects/SHA1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:101]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[51]' [C:/College/Thesis/VivadoProjects/SHA1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:101]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[54]' [C:/College/Thesis/VivadoProjects/SHA1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:101]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[53]' [C:/College/Thesis/VivadoProjects/SHA1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:101]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[56]' [C:/College/Thesis/VivadoProjects/SHA1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:101]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[55]' [C:/College/Thesis/VivadoProjects/SHA1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:101]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[58]' [C:/College/Thesis/VivadoProjects/SHA1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:101]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[57]' [C:/College/Thesis/VivadoProjects/SHA1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:101]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[59]' [C:/College/Thesis/VivadoProjects/SHA1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:101]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[14]' [C:/College/Thesis/VivadoProjects/SHA1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:101]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[15]' [C:/College/Thesis/VivadoProjects/SHA1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:101]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[0]' [C:/College/Thesis/VivadoProjects/SHA1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:101]
WARNING: [Synth 8-327] inferring latch for variable 'd_reg[20]' [C:/College/Thesis/VivadoProjects/SHA1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:271]
WARNING: [Synth 8-327] inferring latch for variable 'b_reg[20]' [C:/College/Thesis/VivadoProjects/SHA1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:269]
WARNING: [Synth 8-327] inferring latch for variable 'c_reg[20]' [C:/College/Thesis/VivadoProjects/SHA1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:270]
WARNING: [Synth 8-327] inferring latch for variable 'e_reg[20]' [C:/College/Thesis/VivadoProjects/SHA1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:272]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[20]' [C:/College/Thesis/VivadoProjects/SHA1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:101]
WARNING: [Synth 8-327] inferring latch for variable 'k_reg[1]' [C:/College/Thesis/VivadoProjects/SHA1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:92]
WARNING: [Synth 8-327] inferring latch for variable 'a_reg[20]' [C:/College/Thesis/VivadoProjects/SHA1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:268]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[22]' [C:/College/Thesis/VivadoProjects/SHA1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:101]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[21]' [C:/College/Thesis/VivadoProjects/SHA1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:101]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[24]' [C:/College/Thesis/VivadoProjects/SHA1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:101]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[23]' [C:/College/Thesis/VivadoProjects/SHA1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:101]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[25]' [C:/College/Thesis/VivadoProjects/SHA1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:101]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[27]' [C:/College/Thesis/VivadoProjects/SHA1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:101]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[26]' [C:/College/Thesis/VivadoProjects/SHA1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:101]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[28]' [C:/College/Thesis/VivadoProjects/SHA1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:101]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[29]' [C:/College/Thesis/VivadoProjects/SHA1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:101]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[31]' [C:/College/Thesis/VivadoProjects/SHA1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:101]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[30]' [C:/College/Thesis/VivadoProjects/SHA1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:101]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[32]' [C:/College/Thesis/VivadoProjects/SHA1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:101]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[33]' [C:/College/Thesis/VivadoProjects/SHA1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:101]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[35]' [C:/College/Thesis/VivadoProjects/SHA1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:101]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[34]' [C:/College/Thesis/VivadoProjects/SHA1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:101]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[36]' [C:/College/Thesis/VivadoProjects/SHA1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:101]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[38]' [C:/College/Thesis/VivadoProjects/SHA1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:101]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[37]' [C:/College/Thesis/VivadoProjects/SHA1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:101]
WARNING: [Synth 8-327] inferring latch for variable 'w_reg[39]' [C:/College/Thesis/VivadoProjects/SHA1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:101]
WARNING: [Synth 8-327] inferring latch for variable 'b_reg[0]' [C:/College/Thesis/VivadoProjects/SHA1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:269]
INFO: [Common 17-14] Message 'Synth 8-327' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 431.301 ; gain = 221.672
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------+------------+----------+
|      |RTL Partition  |Replication |Instances |
+------+---------------+------------+----------+
|1     |SHA1_core__GB0 |           1|     29140|
|2     |SHA1_core__GB1 |           1|     15296|
|3     |SHA1_core__GB2 |           1|     12384|
+------+---------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   5 Input     32 Bit       Adders := 80    
+---XORs : 
	   3 Input     32 Bit         XORs := 40    
	   4 Input     32 Bit         XORs := 55    
	   2 Input     32 Bit         XORs := 9     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 4     
	  10 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module SHA1_core 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   5 Input     32 Bit       Adders := 80    
+---XORs : 
	   3 Input     32 Bit         XORs := 40    
	   4 Input     32 Bit         XORs := 55    
	   2 Input     32 Bit         XORs := 9     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   8 Input      1 Bit        Muxes := 4     
	  10 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[2][27]' (LDC) to 'i_0/h_reg[4][4]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[2][29]' (LDC) to 'i_0/h_reg[4][0]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[2][0]' (LDC) to 'i_0/h_reg[4][0]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[2][2]' (LDC) to 'i_0/h_reg[4][4]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[2][7]' (LDC) to 'i_0/h_reg[4][4]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[2][9]' (LDC) to 'i_0/h_reg[4][0]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[2][12]' (LDC) to 'i_0/h_reg[4][4]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[2][14]' (LDC) to 'i_0/h_reg[4][0]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[2][17]' (LDC) to 'i_0/h_reg[4][4]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[2][19]' (LDC) to 'i_0/h_reg[4][4]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[2][22]' (LDC) to 'i_0/h_reg[4][0]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[2][24]' (LDC) to 'i_0/h_reg[4][4]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[2][31]' (LDC) to 'i_0/h_reg[4][4]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[2][4]' (LDC) to 'i_0/h_reg[4][4]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[2][5]' (LDC) to 'i_0/h_reg[4][0]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[2][10]' (LDC) to 'i_0/h_reg[4][4]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[2][15]' (LDC) to 'i_0/h_reg[4][4]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[2][20]' (LDC) to 'i_0/h_reg[4][4]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[2][25]' (LDC) to 'i_0/h_reg[4][4]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[2][30]' (LDC) to 'i_0/h_reg[4][0]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[2][3]' (LDC) to 'i_0/h_reg[4][4]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[2][8]' (LDC) to 'i_0/h_reg[4][0]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[2][13]' (LDC) to 'i_0/h_reg[4][4]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[2][18]' (LDC) to 'i_0/h_reg[4][0]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[2][23]' (LDC) to 'i_0/h_reg[4][0]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[2][28]' (LDC) to 'i_0/h_reg[4][0]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[2][1]' (LDC) to 'i_0/h_reg[4][0]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[2][6]' (LDC) to 'i_0/h_reg[4][4]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[2][11]' (LDC) to 'i_0/h_reg[4][4]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[2][16]' (LDC) to 'i_0/h_reg[4][4]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[2][21]' (LDC) to 'i_0/h_reg[4][0]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[2][26]' (LDC) to 'i_0/h_reg[4][4]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[3][0]' (LDC) to 'i_0/h_reg[4][0]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[3][2]' (LDC) to 'i_0/h_reg[4][4]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[3][7]' (LDC) to 'i_0/h_reg[4][4]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[3][9]' (LDC) to 'i_0/h_reg[4][0]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[3][12]' (LDC) to 'i_0/h_reg[4][0]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[3][14]' (LDC) to 'i_0/h_reg[4][4]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[3][17]' (LDC) to 'i_0/h_reg[4][4]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[3][19]' (LDC) to 'i_0/h_reg[4][0]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[3][22]' (LDC) to 'i_0/h_reg[4][4]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[3][24]' (LDC) to 'i_0/h_reg[4][0]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[3][27]' (LDC) to 'i_0/h_reg[4][4]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[3][29]' (LDC) to 'i_0/h_reg[4][0]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[3][4]' (LDC) to 'i_0/h_reg[4][4]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[3][5]' (LDC) to 'i_0/h_reg[4][0]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[3][10]' (LDC) to 'i_0/h_reg[4][0]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[3][15]' (LDC) to 'i_0/h_reg[4][4]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[3][20]' (LDC) to 'i_0/h_reg[4][0]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[3][25]' (LDC) to 'i_0/h_reg[4][4]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[3][30]' (LDC) to 'i_0/h_reg[4][4]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[3][3]' (LDC) to 'i_0/h_reg[4][0]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[3][8]' (LDC) to 'i_0/h_reg[4][4]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[3][13]' (LDC) to 'i_0/h_reg[4][0]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[3][18]' (LDC) to 'i_0/h_reg[4][0]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[3][23]' (LDC) to 'i_0/h_reg[4][0]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[3][28]' (LDC) to 'i_0/h_reg[4][0]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[3][1]' (LDC) to 'i_0/h_reg[4][4]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[3][6]' (LDC) to 'i_0/h_reg[4][4]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[3][11]' (LDC) to 'i_0/h_reg[4][0]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[3][16]' (LDC) to 'i_0/h_reg[4][0]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[3][21]' (LDC) to 'i_0/h_reg[4][4]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[3][26]' (LDC) to 'i_0/h_reg[4][0]'
INFO: [Synth 8-3886] merging instance 'i_0/k_reg[3][31]' (LDC) to 'i_0/h_reg[4][4]'
INFO: [Synth 8-3886] merging instance 'i_0/h_reg[3][0]' (LDC) to 'i_0/h_reg[4][0]'
INFO: [Synth 8-3886] merging instance 'i_0/h_reg[3][1]' (LDC) to 'i_0/h_reg[4][4]'
INFO: [Synth 8-3886] merging instance 'i_0/h_reg[3][2]' (LDC) to 'i_0/h_reg[4][4]'
INFO: [Synth 8-3886] merging instance 'i_0/h_reg[3][3]' (LDC) to 'i_0/h_reg[4][0]'
INFO: [Synth 8-3886] merging instance 'i_0/h_reg[3][4]' (LDC) to 'i_0/h_reg[4][4]'
INFO: [Synth 8-3886] merging instance 'i_0/h_reg[3][5]' (LDC) to 'i_0/h_reg[4][4]'
INFO: [Synth 8-3886] merging instance 'i_0/h_reg[3][6]' (LDC) to 'i_0/h_reg[4][4]'
INFO: [Synth 8-3886] merging instance 'i_0/h_reg[3][7]' (LDC) to 'i_0/h_reg[4][0]'
INFO: [Synth 8-3886] merging instance 'i_0/h_reg[3][8]' (LDC) to 'i_0/h_reg[4][0]'
INFO: [Synth 8-3886] merging instance 'i_0/h_reg[3][9]' (LDC) to 'i_0/h_reg[4][0]'
INFO: [Synth 8-3886] merging instance 'i_0/h_reg[3][10]' (LDC) to 'i_0/h_reg[4][4]'
INFO: [Synth 8-3886] merging instance 'i_0/h_reg[3][11]' (LDC) to 'i_0/h_reg[4][0]'
INFO: [Synth 8-3886] merging instance 'i_0/h_reg[3][12]' (LDC) to 'i_0/h_reg[4][4]'
INFO: [Synth 8-3886] merging instance 'i_0/h_reg[3][13]' (LDC) to 'i_0/h_reg[4][0]'
INFO: [Synth 8-3886] merging instance 'i_0/h_reg[3][14]' (LDC) to 'i_0/h_reg[4][4]'
INFO: [Synth 8-3886] merging instance 'i_0/h_reg[3][15]' (LDC) to 'i_0/h_reg[4][0]'
INFO: [Synth 8-3886] merging instance 'i_0/h_reg[3][16]' (LDC) to 'i_0/h_reg[4][0]'
INFO: [Synth 8-3886] merging instance 'i_0/h_reg[3][17]' (LDC) to 'i_0/h_reg[4][4]'
INFO: [Synth 8-3886] merging instance 'i_0/h_reg[3][18]' (LDC) to 'i_0/h_reg[4][0]'
INFO: [Synth 8-3886] merging instance 'i_0/h_reg[3][19]' (LDC) to 'i_0/h_reg[4][0]'
INFO: [Synth 8-3886] merging instance 'i_0/h_reg[3][20]' (LDC) to 'i_0/h_reg[4][4]'
INFO: [Synth 8-3886] merging instance 'i_0/h_reg[3][21]' (LDC) to 'i_0/h_reg[4][4]'
INFO: [Synth 8-3886] merging instance 'i_0/h_reg[3][22]' (LDC) to 'i_0/h_reg[4][0]'
INFO: [Synth 8-3886] merging instance 'i_0/h_reg[3][23]' (LDC) to 'i_0/h_reg[4][0]'
INFO: [Synth 8-3886] merging instance 'i_0/h_reg[3][24]' (LDC) to 'i_0/h_reg[4][0]'
INFO: [Synth 8-3886] merging instance 'i_0/h_reg[3][25]' (LDC) to 'i_0/h_reg[4][0]'
INFO: [Synth 8-3886] merging instance 'i_0/h_reg[3][26]' (LDC) to 'i_0/h_reg[4][0]'
INFO: [Synth 8-3886] merging instance 'i_0/h_reg[3][27]' (LDC) to 'i_0/h_reg[4][0]'
INFO: [Synth 8-3886] merging instance 'i_0/h_reg[3][28]' (LDC) to 'i_0/h_reg[4][4]'
INFO: [Synth 8-3886] merging instance 'i_0/h_reg[3][29]' (LDC) to 'i_0/h_reg[4][0]'
INFO: [Synth 8-3886] merging instance 'i_0/h_reg[3][30]' (LDC) to 'i_0/h_reg[4][0]'
INFO: [Synth 8-3886] merging instance 'i_0/h_reg[3][31]' (LDC) to 'i_0/h_reg[4][0]'
INFO: [Synth 8-3886] merging instance 'i_0/h_reg[2][0]' (LDC) to 'i_0/h_reg[4][0]'
INFO: [Synth 8-3886] merging instance 'i_0/h_reg[2][1]' (LDC) to 'i_0/h_reg[4][4]'
INFO: [Synth 8-3886] merging instance 'i_0/h_reg[2][2]' (LDC) to 'i_0/h_reg[4][4]'
INFO: [Synth 8-3886] merging instance 'i_0/h_reg[2][3]' (LDC) to 'i_0/h_reg[4][4]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\h_reg[0][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\next_state_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\next_state_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\next_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\next_state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\a_reg[0][31] )
WARNING: [Synth 8-264] enable of latch \e_reg[40][27]  is always disabled
WARNING: [Synth 8-264] enable of latch \e_reg[40][27]  is always disabled
WARNING: [Synth 8-264] enable of latch \b_reg[40][27]  is always disabled
WARNING: [Synth 8-264] enable of latch \b_reg[40][27]  is always disabled
WARNING: [Synth 8-264] enable of latch \d_reg[40][27]  is always disabled
WARNING: [Synth 8-264] enable of latch \d_reg[40][27]  is always disabled
WARNING: [Synth 8-264] enable of latch \c_reg[40][27]  is always disabled
WARNING: [Synth 8-264] enable of latch \c_reg[40][27]  is always disabled
WARNING: [Synth 8-264] enable of latch \e_reg[40][28]  is always disabled
WARNING: [Synth 8-264] enable of latch \e_reg[40][28]  is always disabled
WARNING: [Synth 8-264] enable of latch \b_reg[40][28]  is always disabled
WARNING: [Synth 8-264] enable of latch \b_reg[40][28]  is always disabled
WARNING: [Synth 8-264] enable of latch \d_reg[40][28]  is always disabled
WARNING: [Synth 8-264] enable of latch \d_reg[40][28]  is always disabled
WARNING: [Synth 8-264] enable of latch \c_reg[40][28]  is always disabled
WARNING: [Synth 8-264] enable of latch \c_reg[40][28]  is always disabled
WARNING: [Synth 8-264] enable of latch \e_reg[40][29]  is always disabled
WARNING: [Synth 8-264] enable of latch \e_reg[40][29]  is always disabled
WARNING: [Synth 8-264] enable of latch \b_reg[40][29]  is always disabled
WARNING: [Synth 8-264] enable of latch \b_reg[40][29]  is always disabled
WARNING: [Synth 8-264] enable of latch \d_reg[40][29]  is always disabled
WARNING: [Synth 8-264] enable of latch \d_reg[40][29]  is always disabled
WARNING: [Synth 8-264] enable of latch \c_reg[40][29]  is always disabled
WARNING: [Synth 8-264] enable of latch \c_reg[40][29]  is always disabled
WARNING: [Synth 8-264] enable of latch \e_reg[40][30]  is always disabled
WARNING: [Synth 8-264] enable of latch \e_reg[40][30]  is always disabled
WARNING: [Synth 8-264] enable of latch \b_reg[40][30]  is always disabled
WARNING: [Synth 8-264] enable of latch \b_reg[40][30]  is always disabled
WARNING: [Synth 8-264] enable of latch \d_reg[40][30]  is always disabled
WARNING: [Synth 8-264] enable of latch \d_reg[40][30]  is always disabled
WARNING: [Synth 8-264] enable of latch \c_reg[40][30]  is always disabled
WARNING: [Synth 8-264] enable of latch \c_reg[40][30]  is always disabled
WARNING: [Synth 8-264] enable of latch \e_reg[40][31]  is always disabled
WARNING: [Synth 8-264] enable of latch \e_reg[40][31]  is always disabled
WARNING: [Synth 8-264] enable of latch \b_reg[40][31]  is always disabled
WARNING: [Synth 8-264] enable of latch \b_reg[40][31]  is always disabled
WARNING: [Synth 8-264] enable of latch \d_reg[40][31]  is always disabled
WARNING: [Synth 8-264] enable of latch \d_reg[40][31]  is always disabled
WARNING: [Synth 8-264] enable of latch \c_reg[40][31]  is always disabled
WARNING: [Synth 8-264] enable of latch \c_reg[40][31]  is always disabled
WARNING: [Synth 8-264] enable of latch \a_reg[40][22]  is always disabled
WARNING: [Synth 8-264] enable of latch \a_reg[40][22]  is always disabled
WARNING: [Synth 8-264] enable of latch \a_reg[40][23]  is always disabled
WARNING: [Synth 8-264] enable of latch \a_reg[40][23]  is always disabled
WARNING: [Synth 8-264] enable of latch \a_reg[40][24]  is always disabled
WARNING: [Synth 8-264] enable of latch \a_reg[40][24]  is always disabled
WARNING: [Synth 8-264] enable of latch \a_reg[40][25]  is always disabled
WARNING: [Synth 8-264] enable of latch \a_reg[40][25]  is always disabled
WARNING: [Synth 8-264] enable of latch \a_reg[40][26]  is always disabled
WARNING: [Synth 8-264] enable of latch \a_reg[40][26]  is always disabled
WARNING: [Synth 8-264] enable of latch \e_reg[40][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \e_reg[40][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \b_reg[40][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \b_reg[40][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \d_reg[40][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \d_reg[40][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \c_reg[40][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \c_reg[40][0]  is always disabled
WARNING: [Synth 8-264] enable of latch \e_reg[40][1]  is always disabled
WARNING: [Synth 8-264] enable of latch \e_reg[40][1]  is always disabled
WARNING: [Synth 8-264] enable of latch \b_reg[40][1]  is always disabled
WARNING: [Synth 8-264] enable of latch \b_reg[40][1]  is always disabled
WARNING: [Synth 8-264] enable of latch \d_reg[40][1]  is always disabled
WARNING: [Synth 8-264] enable of latch \d_reg[40][1]  is always disabled
WARNING: [Synth 8-264] enable of latch \c_reg[40][1]  is always disabled
WARNING: [Synth 8-264] enable of latch \c_reg[40][1]  is always disabled
WARNING: [Synth 8-264] enable of latch \e_reg[40][2]  is always disabled
WARNING: [Synth 8-264] enable of latch \e_reg[40][2]  is always disabled
WARNING: [Synth 8-264] enable of latch \b_reg[40][2]  is always disabled
WARNING: [Synth 8-264] enable of latch \b_reg[40][2]  is always disabled
WARNING: [Synth 8-264] enable of latch \d_reg[40][2]  is always disabled
WARNING: [Synth 8-264] enable of latch \d_reg[40][2]  is always disabled
WARNING: [Synth 8-264] enable of latch \c_reg[40][2]  is always disabled
WARNING: [Synth 8-264] enable of latch \c_reg[40][2]  is always disabled
WARNING: [Synth 8-264] enable of latch \e_reg[40][3]  is always disabled
WARNING: [Synth 8-264] enable of latch \e_reg[40][3]  is always disabled
WARNING: [Synth 8-264] enable of latch \b_reg[40][3]  is always disabled
WARNING: [Synth 8-264] enable of latch \b_reg[40][3]  is always disabled
WARNING: [Synth 8-264] enable of latch \d_reg[40][3]  is always disabled
WARNING: [Synth 8-264] enable of latch \d_reg[40][3]  is always disabled
WARNING: [Synth 8-264] enable of latch \c_reg[40][3]  is always disabled
WARNING: [Synth 8-264] enable of latch \c_reg[40][3]  is always disabled
WARNING: [Synth 8-264] enable of latch \e_reg[40][4]  is always disabled
WARNING: [Synth 8-264] enable of latch \e_reg[40][4]  is always disabled
WARNING: [Synth 8-264] enable of latch \b_reg[40][4]  is always disabled
WARNING: [Synth 8-264] enable of latch \b_reg[40][4]  is always disabled
WARNING: [Synth 8-264] enable of latch \d_reg[40][4]  is always disabled
WARNING: [Synth 8-264] enable of latch \d_reg[40][4]  is always disabled
WARNING: [Synth 8-264] enable of latch \c_reg[40][4]  is always disabled
WARNING: [Synth 8-264] enable of latch \c_reg[40][4]  is always disabled
WARNING: [Synth 8-264] enable of latch \e_reg[40][5]  is always disabled
WARNING: [Synth 8-264] enable of latch \e_reg[40][5]  is always disabled
WARNING: [Synth 8-264] enable of latch \b_reg[40][5]  is always disabled
WARNING: [Synth 8-264] enable of latch \b_reg[40][5]  is always disabled
WARNING: [Synth 8-264] enable of latch \d_reg[40][5]  is always disabled
WARNING: [Synth 8-264] enable of latch \d_reg[40][5]  is always disabled
WARNING: [Synth 8-264] enable of latch \c_reg[40][5]  is always disabled
WARNING: [Synth 8-264] enable of latch \c_reg[40][5]  is always disabled
WARNING: [Synth 8-264] enable of latch \e_reg[40][6]  is always disabled
WARNING: [Synth 8-264] enable of latch \e_reg[40][6]  is always disabled
INFO: [Common 17-14] Message 'Synth 8-264' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[59][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[59][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[59][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[59][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[59][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[59][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[59][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[59][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[59][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[58][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[58][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[58][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[58][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[58][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[58][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[58][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[58][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[58][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[58][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[59][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[59][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[59][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[59][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[59][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[59][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[59][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[59][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[59][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[59][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[59][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[59][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[59][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[59][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[59][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[59][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[59][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[59][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[59][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[59][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[59][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[59][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[58][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[58][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[58][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[58][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[57][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[57][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[57][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[57][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[57][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[57][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[57][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[57][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[57][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[57][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[57][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[57][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[57][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[57][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[57][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[58][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[58][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[58][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[58][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[58][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[58][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[58][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[58][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[58][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[58][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[58][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[58][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[58][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[58][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[58][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[58][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[58][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[57][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[57][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[57][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[57][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[56][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[56][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[56][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[56][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[56][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[56][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[56][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[56][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[56][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[56][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[56][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[56][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_reg[56][24] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i_0/flag_reg[3]__0/Q' [C:/College/Thesis/VivadoProjects/SHA1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:60]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/College/Thesis/VivadoProjects/SHA1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:60]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/College/Thesis/VivadoProjects/SHA1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:60]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i_0/flag_reg[2]__0/Q' [C:/College/Thesis/VivadoProjects/SHA1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:60]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/College/Thesis/VivadoProjects/SHA1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:60]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/College/Thesis/VivadoProjects/SHA1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:60]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i_0/flag_reg[1]__0/Q' [C:/College/Thesis/VivadoProjects/SHA1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:60]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/College/Thesis/VivadoProjects/SHA1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:60]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/College/Thesis/VivadoProjects/SHA1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:60]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'i_0/flag_reg[0]__0/Q' [C:/College/Thesis/VivadoProjects/SHA1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:60]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [C:/College/Thesis/VivadoProjects/SHA1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:60]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [C:/College/Thesis/VivadoProjects/SHA1_core/SHA1_core.srcs/sources_1/new/SHA1_core.v:60]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:26 ; elapsed = 00:01:31 . Memory (MB): peak = 699.543 ; gain = 489.914
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------+------------+----------+
|      |RTL Partition  |Replication |Instances |
+------+---------------+------------+----------+
|1     |SHA1_core__GB0 |           1|     16160|
|2     |SHA1_core__GB1 |           1|      7200|
+------+---------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:26 ; elapsed = 00:01:31 . Memory (MB): peak = 699.543 ; gain = 489.914
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------+------------+----------+
|      |RTL Partition  |Replication |Instances |
+------+---------------+------------+----------+
|1     |SHA1_core__GB0 |           1|     16160|
|2     |SHA1_core__GB1 |           1|      7200|
+------+---------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (digest_out_reg[159]) is unused and will be removed from module SHA1_core.
WARNING: [Synth 8-3332] Sequential element (digest_out_reg[158]) is unused and will be removed from module SHA1_core.
WARNING: [Synth 8-3332] Sequential element (digest_out_reg[157]) is unused and will be removed from module SHA1_core.
WARNING: [Synth 8-3332] Sequential element (digest_out_reg[156]) is unused and will be removed from module SHA1_core.
WARNING: [Synth 8-3332] Sequential element (digest_out_reg[155]) is unused and will be removed from module SHA1_core.
WARNING: [Synth 8-3332] Sequential element (digest_out_reg[154]) is unused and will be removed from module SHA1_core.
WARNING: [Synth 8-3332] Sequential element (digest_out_reg[153]) is unused and will be removed from module SHA1_core.
WARNING: [Synth 8-3332] Sequential element (digest_out_reg[152]) is unused and will be removed from module SHA1_core.
WARNING: [Synth 8-3332] Sequential element (digest_out_reg[151]) is unused and will be removed from module SHA1_core.
WARNING: [Synth 8-3332] Sequential element (digest_out_reg[150]) is unused and will be removed from module SHA1_core.
WARNING: [Synth 8-3332] Sequential element (digest_out_reg[149]) is unused and will be removed from module SHA1_core.
WARNING: [Synth 8-3332] Sequential element (digest_out_reg[148]) is unused and will be removed from module SHA1_core.
WARNING: [Synth 8-3332] Sequential element (digest_out_reg[147]) is unused and will be removed from module SHA1_core.
WARNING: [Synth 8-3332] Sequential element (digest_out_reg[146]) is unused and will be removed from module SHA1_core.
WARNING: [Synth 8-3332] Sequential element (digest_out_reg[145]) is unused and will be removed from module SHA1_core.
WARNING: [Synth 8-3332] Sequential element (digest_out_reg[144]) is unused and will be removed from module SHA1_core.
WARNING: [Synth 8-3332] Sequential element (digest_out_reg[143]) is unused and will be removed from module SHA1_core.
WARNING: [Synth 8-3332] Sequential element (digest_out_reg[142]) is unused and will be removed from module SHA1_core.
WARNING: [Synth 8-3332] Sequential element (digest_out_reg[141]) is unused and will be removed from module SHA1_core.
WARNING: [Synth 8-3332] Sequential element (digest_out_reg[140]) is unused and will be removed from module SHA1_core.
WARNING: [Synth 8-3332] Sequential element (digest_out_reg[139]) is unused and will be removed from module SHA1_core.
WARNING: [Synth 8-3332] Sequential element (digest_out_reg[138]) is unused and will be removed from module SHA1_core.
WARNING: [Synth 8-3332] Sequential element (digest_out_reg[137]) is unused and will be removed from module SHA1_core.
WARNING: [Synth 8-3332] Sequential element (digest_out_reg[136]) is unused and will be removed from module SHA1_core.
WARNING: [Synth 8-3332] Sequential element (digest_out_reg[135]) is unused and will be removed from module SHA1_core.
WARNING: [Synth 8-3332] Sequential element (digest_out_reg[134]) is unused and will be removed from module SHA1_core.
WARNING: [Synth 8-3332] Sequential element (digest_out_reg[133]) is unused and will be removed from module SHA1_core.
WARNING: [Synth 8-3332] Sequential element (digest_out_reg[132]) is unused and will be removed from module SHA1_core.
WARNING: [Synth 8-3332] Sequential element (digest_out_reg[131]) is unused and will be removed from module SHA1_core.
WARNING: [Synth 8-3332] Sequential element (digest_out_reg[130]) is unused and will be removed from module SHA1_core.
WARNING: [Synth 8-3332] Sequential element (digest_out_reg[129]) is unused and will be removed from module SHA1_core.
WARNING: [Synth 8-3332] Sequential element (digest_out_reg[128]) is unused and will be removed from module SHA1_core.
WARNING: [Synth 8-3332] Sequential element (digest_out_reg[127]) is unused and will be removed from module SHA1_core.
WARNING: [Synth 8-3332] Sequential element (digest_out_reg[126]) is unused and will be removed from module SHA1_core.
WARNING: [Synth 8-3332] Sequential element (digest_out_reg[125]) is unused and will be removed from module SHA1_core.
WARNING: [Synth 8-3332] Sequential element (digest_out_reg[124]) is unused and will be removed from module SHA1_core.
WARNING: [Synth 8-3332] Sequential element (digest_out_reg[123]) is unused and will be removed from module SHA1_core.
WARNING: [Synth 8-3332] Sequential element (digest_out_reg[122]) is unused and will be removed from module SHA1_core.
WARNING: [Synth 8-3332] Sequential element (digest_out_reg[121]) is unused and will be removed from module SHA1_core.
WARNING: [Synth 8-3332] Sequential element (digest_out_reg[120]) is unused and will be removed from module SHA1_core.
WARNING: [Synth 8-3332] Sequential element (digest_out_reg[119]) is unused and will be removed from module SHA1_core.
WARNING: [Synth 8-3332] Sequential element (digest_out_reg[118]) is unused and will be removed from module SHA1_core.
WARNING: [Synth 8-3332] Sequential element (digest_out_reg[117]) is unused and will be removed from module SHA1_core.
WARNING: [Synth 8-3332] Sequential element (digest_out_reg[116]) is unused and will be removed from module SHA1_core.
WARNING: [Synth 8-3332] Sequential element (digest_out_reg[115]) is unused and will be removed from module SHA1_core.
WARNING: [Synth 8-3332] Sequential element (digest_out_reg[114]) is unused and will be removed from module SHA1_core.
WARNING: [Synth 8-3332] Sequential element (digest_out_reg[113]) is unused and will be removed from module SHA1_core.
WARNING: [Synth 8-3332] Sequential element (digest_out_reg[112]) is unused and will be removed from module SHA1_core.
WARNING: [Synth 8-3332] Sequential element (digest_out_reg[111]) is unused and will be removed from module SHA1_core.
WARNING: [Synth 8-3332] Sequential element (digest_out_reg[110]) is unused and will be removed from module SHA1_core.
WARNING: [Synth 8-3332] Sequential element (digest_out_reg[109]) is unused and will be removed from module SHA1_core.
WARNING: [Synth 8-3332] Sequential element (digest_out_reg[108]) is unused and will be removed from module SHA1_core.
WARNING: [Synth 8-3332] Sequential element (digest_out_reg[107]) is unused and will be removed from module SHA1_core.
WARNING: [Synth 8-3332] Sequential element (digest_out_reg[106]) is unused and will be removed from module SHA1_core.
WARNING: [Synth 8-3332] Sequential element (digest_out_reg[105]) is unused and will be removed from module SHA1_core.
WARNING: [Synth 8-3332] Sequential element (digest_out_reg[104]) is unused and will be removed from module SHA1_core.
WARNING: [Synth 8-3332] Sequential element (digest_out_reg[103]) is unused and will be removed from module SHA1_core.
WARNING: [Synth 8-3332] Sequential element (digest_out_reg[102]) is unused and will be removed from module SHA1_core.
WARNING: [Synth 8-3332] Sequential element (digest_out_reg[101]) is unused and will be removed from module SHA1_core.
WARNING: [Synth 8-3332] Sequential element (digest_out_reg[100]) is unused and will be removed from module SHA1_core.
WARNING: [Synth 8-3332] Sequential element (digest_out_reg[99]) is unused and will be removed from module SHA1_core.
WARNING: [Synth 8-3332] Sequential element (digest_out_reg[98]) is unused and will be removed from module SHA1_core.
WARNING: [Synth 8-3332] Sequential element (digest_out_reg[97]) is unused and will be removed from module SHA1_core.
WARNING: [Synth 8-3332] Sequential element (digest_out_reg[96]) is unused and will be removed from module SHA1_core.
WARNING: [Synth 8-3332] Sequential element (digest_out_reg[95]) is unused and will be removed from module SHA1_core.
WARNING: [Synth 8-3332] Sequential element (digest_out_reg[94]) is unused and will be removed from module SHA1_core.
WARNING: [Synth 8-3332] Sequential element (digest_out_reg[93]) is unused and will be removed from module SHA1_core.
WARNING: [Synth 8-3332] Sequential element (digest_out_reg[92]) is unused and will be removed from module SHA1_core.
WARNING: [Synth 8-3332] Sequential element (digest_out_reg[91]) is unused and will be removed from module SHA1_core.
WARNING: [Synth 8-3332] Sequential element (digest_out_reg[90]) is unused and will be removed from module SHA1_core.
WARNING: [Synth 8-3332] Sequential element (digest_out_reg[89]) is unused and will be removed from module SHA1_core.
WARNING: [Synth 8-3332] Sequential element (digest_out_reg[88]) is unused and will be removed from module SHA1_core.
WARNING: [Synth 8-3332] Sequential element (digest_out_reg[87]) is unused and will be removed from module SHA1_core.
WARNING: [Synth 8-3332] Sequential element (digest_out_reg[86]) is unused and will be removed from module SHA1_core.
WARNING: [Synth 8-3332] Sequential element (digest_out_reg[85]) is unused and will be removed from module SHA1_core.
WARNING: [Synth 8-3332] Sequential element (digest_out_reg[84]) is unused and will be removed from module SHA1_core.
WARNING: [Synth 8-3332] Sequential element (digest_out_reg[83]) is unused and will be removed from module SHA1_core.
WARNING: [Synth 8-3332] Sequential element (digest_out_reg[82]) is unused and will be removed from module SHA1_core.
WARNING: [Synth 8-3332] Sequential element (digest_out_reg[81]) is unused and will be removed from module SHA1_core.
WARNING: [Synth 8-3332] Sequential element (digest_out_reg[80]) is unused and will be removed from module SHA1_core.
WARNING: [Synth 8-3332] Sequential element (digest_out_reg[79]) is unused and will be removed from module SHA1_core.
WARNING: [Synth 8-3332] Sequential element (digest_out_reg[78]) is unused and will be removed from module SHA1_core.
WARNING: [Synth 8-3332] Sequential element (digest_out_reg[77]) is unused and will be removed from module SHA1_core.
WARNING: [Synth 8-3332] Sequential element (digest_out_reg[76]) is unused and will be removed from module SHA1_core.
WARNING: [Synth 8-3332] Sequential element (digest_out_reg[75]) is unused and will be removed from module SHA1_core.
WARNING: [Synth 8-3332] Sequential element (digest_out_reg[74]) is unused and will be removed from module SHA1_core.
WARNING: [Synth 8-3332] Sequential element (digest_out_reg[73]) is unused and will be removed from module SHA1_core.
WARNING: [Synth 8-3332] Sequential element (digest_out_reg[72]) is unused and will be removed from module SHA1_core.
WARNING: [Synth 8-3332] Sequential element (digest_out_reg[71]) is unused and will be removed from module SHA1_core.
WARNING: [Synth 8-3332] Sequential element (digest_out_reg[70]) is unused and will be removed from module SHA1_core.
WARNING: [Synth 8-3332] Sequential element (digest_out_reg[69]) is unused and will be removed from module SHA1_core.
WARNING: [Synth 8-3332] Sequential element (digest_out_reg[68]) is unused and will be removed from module SHA1_core.
WARNING: [Synth 8-3332] Sequential element (digest_out_reg[67]) is unused and will be removed from module SHA1_core.
WARNING: [Synth 8-3332] Sequential element (digest_out_reg[66]) is unused and will be removed from module SHA1_core.
WARNING: [Synth 8-3332] Sequential element (digest_out_reg[65]) is unused and will be removed from module SHA1_core.
WARNING: [Synth 8-3332] Sequential element (digest_out_reg[64]) is unused and will be removed from module SHA1_core.
WARNING: [Synth 8-3332] Sequential element (digest_out_reg[63]) is unused and will be removed from module SHA1_core.
WARNING: [Synth 8-3332] Sequential element (digest_out_reg[62]) is unused and will be removed from module SHA1_core.
WARNING: [Synth 8-3332] Sequential element (digest_out_reg[61]) is unused and will be removed from module SHA1_core.
WARNING: [Synth 8-3332] Sequential element (digest_out_reg[60]) is unused and will be removed from module SHA1_core.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:28 ; elapsed = 00:01:33 . Memory (MB): peak = 699.543 ; gain = 489.914
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:29 ; elapsed = 00:01:34 . Memory (MB): peak = 699.543 ; gain = 489.914
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:29 ; elapsed = 00:01:34 . Memory (MB): peak = 699.543 ; gain = 489.914
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:29 ; elapsed = 00:01:34 . Memory (MB): peak = 699.543 ; gain = 489.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:29 ; elapsed = 00:01:34 . Memory (MB): peak = 699.543 ; gain = 489.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:29 ; elapsed = 00:01:34 . Memory (MB): peak = 699.543 ; gain = 489.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:29 ; elapsed = 00:01:34 . Memory (MB): peak = 699.543 ; gain = 489.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |OBUF  |   160|
|2     |OBUFT |     1|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   161|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:29 ; elapsed = 00:01:34 . Memory (MB): peak = 699.543 ; gain = 489.914
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 12 critical warnings and 23859 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:25 ; elapsed = 00:01:28 . Memory (MB): peak = 699.543 ; gain = 443.680
Synthesis Optimization Complete : Time (s): cpu = 00:01:29 ; elapsed = 00:01:34 . Memory (MB): peak = 699.543 ; gain = 489.914
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
219 Infos, 402 Warnings, 12 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:28 ; elapsed = 00:01:31 . Memory (MB): peak = 699.543 ; gain = 450.629
INFO: [Common 17-1381] The checkpoint 'C:/College/Thesis/VivadoProjects/SHA1_core/SHA1_core.runs/synth_1/SHA1_core.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 699.543 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed May 31 18:47:13 2017...
