$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $scope module tb $end
   $var wire 4 # A [3:0] $end
   $var wire 4 $ B [3:0] $end
   $var wire 4 * S [3:0] $end
   $var wire 1 % SUB $end
   $var wire 1 + COUT $end
   $scope module dut $end
    $var wire 4 # A [3:0] $end
    $var wire 4 $ B [3:0] $end
    $var wire 1 % SUB $end
    $var wire 4 * S [3:0] $end
    $var wire 1 + COUT $end
    $var wire 4 = YB [3:0] $end
    $scope module fa4 $end
     $var wire 4 # A [3:0] $end
     $var wire 4 = B [3:0] $end
     $var wire 1 % CIN $end
     $var wire 4 * S [3:0] $end
     $var wire 1 + COUT $end
     $var wire 5 , carry [4:0] $end
     $scope module genblk1[0] $end
      $scope module fa $end
       $var wire 1 & A $end
       $var wire 1 > B $end
       $var wire 1 % CIN $end
       $var wire 1 ? COUT $end
       $var wire 1 - S $end
       $var wire 1 . COUT1 $end
       $var wire 1 / COUT2 $end
       $var wire 1 0 SUM1 $end
       $scope module ha1 $end
        $var wire 1 & A $end
        $var wire 1 > B $end
        $var wire 1 0 S $end
        $var wire 1 . C $end
       $upscope $end
       $scope module ha2 $end
        $var wire 1 0 A $end
        $var wire 1 % B $end
        $var wire 1 - S $end
        $var wire 1 / C $end
       $upscope $end
      $upscope $end
     $upscope $end
     $scope module genblk1[1] $end
      $scope module fa $end
       $var wire 1 ' A $end
       $var wire 1 @ B $end
       $var wire 1 ? CIN $end
       $var wire 1 A COUT $end
       $var wire 1 1 S $end
       $var wire 1 2 COUT1 $end
       $var wire 1 3 COUT2 $end
       $var wire 1 4 SUM1 $end
       $scope module ha1 $end
        $var wire 1 ' A $end
        $var wire 1 @ B $end
        $var wire 1 4 S $end
        $var wire 1 2 C $end
       $upscope $end
       $scope module ha2 $end
        $var wire 1 4 A $end
        $var wire 1 ? B $end
        $var wire 1 1 S $end
        $var wire 1 3 C $end
       $upscope $end
      $upscope $end
     $upscope $end
     $scope module genblk1[2] $end
      $scope module fa $end
       $var wire 1 ( A $end
       $var wire 1 B B $end
       $var wire 1 A CIN $end
       $var wire 1 C COUT $end
       $var wire 1 5 S $end
       $var wire 1 6 COUT1 $end
       $var wire 1 7 COUT2 $end
       $var wire 1 8 SUM1 $end
       $scope module ha1 $end
        $var wire 1 ( A $end
        $var wire 1 B B $end
        $var wire 1 8 S $end
        $var wire 1 6 C $end
       $upscope $end
       $scope module ha2 $end
        $var wire 1 8 A $end
        $var wire 1 A B $end
        $var wire 1 5 S $end
        $var wire 1 7 C $end
       $upscope $end
      $upscope $end
     $upscope $end
     $scope module genblk1[3] $end
      $scope module fa $end
       $var wire 1 ) A $end
       $var wire 1 D B $end
       $var wire 1 C CIN $end
       $var wire 1 + COUT $end
       $var wire 1 9 S $end
       $var wire 1 : COUT1 $end
       $var wire 1 ; COUT2 $end
       $var wire 1 < SUM1 $end
       $scope module ha1 $end
        $var wire 1 ) A $end
        $var wire 1 D B $end
        $var wire 1 < S $end
        $var wire 1 : C $end
       $upscope $end
       $scope module ha2 $end
        $var wire 1 < A $end
        $var wire 1 C B $end
        $var wire 1 9 S $end
        $var wire 1 ; C $end
       $upscope $end
      $upscope $end
     $upscope $end
    $upscope $end
    $scope module inverter $end
     $var wire 4 $ A [3:0] $end
     $var wire 1 % C $end
     $var wire 4 = Y [3:0] $end
    $upscope $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b1010 #
b0011 $
0%
0&
1'
0(
1)
b1101 *
0+
b00100 ,
1-
0.
0/
10
01
12
03
04
15
06
07
08
19
0:
0;
1<
b0011 =
1>
0?
1@
1A
0B
0C
0D
#1
1%
b0111 *
1+
b10001 ,
00
11
02
14
18
09
1:
0<
b1100 =
0>
0@
0A
1B
1D
#2
b1001 #
b0001 $
0%
1&
0'
b1010 *
0+
b00010 ,
0-
1.
04
05
08
19
0:
1<
b0001 =
1>
1?
0B
0D
#3
1%
b1000 *
1+
b11111 ,
0.
1/
10
01
13
14
17
18
1:
0<
b1110 =
0>
1@
1A
1B
1C
1D
#4
