<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">

<!-- #BeginTemplate "../sopc_template.dwt" -->

<head>
<meta content="text/html; charset=utf-8" http-equiv="Content-Type" />
<meta content="IE=Edge" http-equiv="X-UA-Compatible" />
<!-- #BeginEditable "doctitle" -->
<title>Memory an I/O</title>
<!-- #EndEditable -->
<!-- #BeginEditable "description" -->
<meta content="insert DESCRIPTION here" name="description" />
<!-- #EndEditable -->
<meta content="en-us" http-equiv="Content-Language" />
<meta content="General" name="rating" />
<meta content="no" http-equiv="imagetoolbar" />
<meta content="Copyright 2015, Pat Geary  http://genealogy-web-creations.com/ All Rights Reserved" name="copyright" />
<!-- 
*********************************
Design by: Genealogy Web Creations
http://www.genealogy-web-creations.com/
Release Date: May 2015
*********************************
-->
<!-- main css -->
<link href="../../styles/site.css" rel="stylesheet" type="text/css" />
<!-- media queries css -->
<link href="../../styles/media-queries.css" rel="stylesheet" type="text/css" />
<!-- css3-mediaqueries.js for IE less than 9 --><!--[if lt IE 9]>
<script src="http://css3-mediaqueries-js.googlecode.com/svn/trunk/css3-mediaqueries.js">


</script>
<![endif]-->
<meta content="width=device-width; initial-scale=1.0" name="viewport" />
</head>

<body>

<!-- Page Container begins here -->
<div id="outerWrapper">
	<!-- Masthead begins here -->
	<div id="header">
		<img alt="" src="../../images/title_pic.png" style="height: 170px; width: 699px" /></div>
	<!-- Masthead ends here -->
	<!-- Top Navigation begins here -->
	<div id="topNavigation">
		<ul>
			<li><a href="../../index.html" title="Home">主页</a></li>
			<li><a href="../../about.html" title="About">关于</a></li>
			<li><a href="../../contact.html" title="Contact">联系</a></li>
			<li><a href="../../links.html" title="Links">课程</a></li>
			<li><a href="../../search.html" title="Search">搜索</a></li>
			<li><a href="../../site-map.html" title="Site Map">站点地图</a></li>
		</ul>
	</div>
	<!-- Top Navigation ends here -->
	<!-- Columns Container begins here -->
	<div id="contentWrapper">
		<!-- Left Sidebar Begins Here	-->
		<div id="leftColumn1">
			<!--	Sectional Menu Begins Here	-->
			<p class="heading">课程</p>
			<ul>
				<li><a href="../目录.htm" title="SOPC">SOPC</a></li>
				<li><a href="../../embeddedsys/coming.html" title="嵌入式系统应用">嵌入式系统应用</a></li>
				<li><a href="../../ecircuit/from-name.htm" title="电子线路设计">电子线路设计</a></li>
			</ul>
			
			<!--	Sectional Menu ends Here	-->
			<p class="heading">教学相长</p>
			<p>认真教书，认真学习</p>
		</div>
		<!-- Left Sidebar ends Here	-->
		<!--Main Content Area Begins Here-->
		<div id="content">
			<div style="color: red; background-color: #000000;"  >
					<div id="content1" onclick="document.all.child1.style.display=(document.all.child1.style.display =='none')?'':'none'" > 
					<font face="楷体" size="4">第一章 概述</div> 
					<div id="child1" align="left" style="display:none"> 
						1.<a href="../SOPC基本概念.htm">SOPC系统的基本概念</a> <br> 
						2.<a href="../IP-core.htm">IP核</a> <br> 
						3.<a href="../sopc-dev-process.htm">SOPC开发基本流程</a> <br> 
						4.<a href="../NiosII-introduction.htm">Nios II处理器介绍</a> <br>
						5.<a href="../FPGA-implemented-sopc.htm">用FPGA实现SOPC</a><br>
						6.<a href="../nios-app.htm">应用</a><br>
					</div> 
					
					<div id="content2" onclick="document.all.child2.style.display=(document.all.child2.style.display =='none')?'':'none'" > 
					<font face="楷体" size="4">第二章 Nios II处理器体系结构 </div> 
					<div id="child2" align="left" style="display:none"> 
						1.<a href="../NiosII-architecture.htm">Nios II处理器结构</a> <br> 
						2.<a href="nios-register.htm">Nios II寄存器的配置</a> <br> 
						3.<a href="nios-alu.htm">ALU</a> <br>
						4.<a href="operating-modes.htm">Nios II处理器运行模式及</a><br>
						  <a href="exception.htm">异常和中断</a> <br>
						5.<a href="memory.htm">存储器和外设访问</a><br>
						附录：<a href="implement-cpu-instruction.htm">计算机指令执行</a><br>
					</div> 
					<div id="content3" onclick="document.all.child3.style.display=(document.all.child3.style.display =='none')?'':'none'" > 
					<font face="楷体" size="4">第三章 Avalon接口规范 </div> 
					<div id="child3" style="display:none"> 
						1.<a href="../avalon/avalon-introduction.htm">Avalon总线简介</a> <br> 
						2.<a href="../avalon/avalon-concept.htm">Avalon总线基本概念</a> <br> 
						3.<a href="../avalon/avalon-signal.htm">Avalon信号</a>  <br>
						4.<a href="../avalon/avalon-slave.htm">从端口传输</a> <br>
						5.<a href="../avalon/avalon-master.htm">主端口传输</a> <br>
						6.<a href="../avalon/avalon-streaming.htm">流水线传输</a> <br>
						7.<a href="../avalon/avalon-tristate.htm">三态传输</a> <br>
					</div> 
					
					<div id="content4" onclick="document.all.child5.style.display=(document.all.child5.style.display =='none')?'':'none'" > 
					<font face="楷体" size="4">第四章 SOPC软硬件开发平台 </div> 
					<div id="child5" style="display:none"> 
						1.<a href="../sopcdevelopment/sopc-dev-platform.htm">SOPC系统开发的软硬件平台</a> <br> 
						2.<a href="#">Quartus II下的SOPC Builder工具</a>(Qsys) <br> 
						3.<a href="#">Nios II IDE集成开发环境</a><br>
						4.<a href="../sopcdevelopment/software/HAL/Nios_HAL.htm">软硬件接口的硬件抽象层（HAL)</a><br>
						5.<a href="../sopcdevelopment/example-list.htm">例子</a>
					</div> 
					
					<div id="content5" onclick="document.all.child4.style.display=(document.all.child4.style.display =='none')?'':'none'" > 
					第五章 Nios II处理器常用外设 </div> 
					<div id="child4" style="display:none"> 
						1.<a href="#">并行I/O</a>(重点讲解结构) <br> 
						2.<a href="#">定时器</a> <br> 
						3.<a href="#">异步串口UART</a> <br>
						4.<a href="#">Optrex 1207 LCD</a><br>
						5.<a href="../sopcdevelopment/devices/SDRAM.htm">SDRAM</a>
					</div> 
					
					<div id="content6" onclick="document.all.child6.style.display=(document.all.child6.style.display =='none')?'':'none'" > 
					第六章 μC/OS II操作系统移植 </div> 
					<div id="child6" style="display:none"> 
						1.<a href="../sopcdevelopment/software/os/os.htm">操作系统概念</a> <br> 
						2.<a href="../sopcdevelopment/software/os/ucos/first_ucos.htm">μC/OS II运行在Nios II</a> <br> 
						3.<a href="../sopcdevelopment/software/os/ucos/ucos_api.htm">μC/OS II编程介绍</a> 
					</div> 
					
					<div id="content8" onclick="document.all.child7.style.display=(document.all.child7.style.display =='none')?'':'none'" > 
					<font face="楷体" size="4">第七章 Nios II系统深入设计 </div> 
					<div id="child7" style="display:none"> 
						1.<a href="../sopcdevelopment/hardware/user_instructions/user_instructions.htm">用户定制指令</a> <br> 
						2.<a href="../sopcdevelopment/develop_user_devices.htm">用户定制外设</a> 
					</div>
					
					<div id="content8" onclick="document.all.child8.style.display=(document.all.child8.style.display =='none')?'':'none'" > 
					<font face="楷体" size="4">第八章 调试技术 </div> 
					<div id="child8" style="display:none"> 
						1.<a href="../debug-tech/hardware/ModelSim/modelsim_introduction.htm">ModelSim</a><br>
						2.<a href="../debug-tech/hardware/signaltap/signaltap_introduction.htm">SignalTap</a><br>
						3.Nios EDS调试<br> 
					</div> 
			</div>
			<hr/>
			<!-- #BeginEditable "content" -->
			
<p><font size="7">Memory an I/O</font></p>
<p>（参考资料：Nios II processor reference handbook）</p>
<p><b><font size="6">灵活</font></b></p>
<p><font size="6">The <b>flexible nature</b> of the Nios II memory and I/O 
organization are the <b>most notable difference</b> between Nios II processor 
systems and traditional microcontrollers.Because <b>Nios II processor systems 
are configurable</b>, the memories and peripherals vary from system to system.
<b>As a result, the memory and I/O organization varies from system to system</b>.</font></p>
<p><b><font size="6">访问方式</font></b></p>
<p><font size="6">A Nios II core uses one or more of the following to provide 
memory and I/O access:</font></p>
<p><font size="6">■ Instruction master port—An Avalon® Memory-Mapped (Avalon-MM) 
master port<br>
that connects to instruction memory via system interconnect fabric<br>
■ Instruction cache—Fast cache memory internal to the Nios II core<br>
■ Data master port—An Avalon-MM master port that connects to data memory and<br>
peripherals via system interconnect fabric<br>
■ Data cache—Fast cache memory internal to the Nios II core<br>
■ Tightly-coupled instruction or data memory port—Interface to fast on-chip<br>
memory outside the Nios II core</font></p>
<p><font size="6">The Nios II architecture handles the hardware details for the 
programmer, so<br>
programmers can develop Nios II applications without specific knowledge of the<br>
hardware implementation.</font></p>

<p><img border="0" src="memory.png" width="539" height="483"></p>
<p>　</p>
<p><b><font size="6">Instruction and Data Buses 指令和数据总线</font></b></p>
<p><b><font size="6">关键词：哈佛结构</font></b><br>
<font size="6">The Nios II architecture supports separate instruction and data 
buses, classifying it as a <b>Harvard architecture</b>. Both the instruction and 
data buses are implemented as Avalon-MM master ports that adhere to the 
Avalon-MM interface specification. The data master port connects to both memory 
and peripheral components, while the<br>
instruction master port connects only to memory components.</font></p>
<p><font size="6"><b>Memory and Peripheral Access 内存和外部设备的访问</b></font></p>
<p><font size="6"><b>关键词：统一地址空间</b><br>
The Nios II architecture provides <b>memory-mapped I/O access</b>. Both data 
memory<br>
and peripherals are <b>mapped into the address space of the data master port</b>. 
The<br>
Nios II architecture uses <a href="endian.htm">little-endian</a> byte ordering. 
Words and halfwords are stored in memory with the more-significant bytes at 
higher addresses.</font></p>
<p><font size="6">The Nios II architecture does not specify anything about the 
existence of memory and peripherals; the quantity, type, and connection of 
memory and peripherals are<br>
system-dependent. Typically, Nios II processor systems contain a mix of fast 
on-chip memory and slower off-chip memory. Peripherals typically reside on-chip, 
although interfaces to off-chip peripherals also exist.<br style=" font-style: normal; font-variant: normal; font-weight: normal; letter-spacing: normal; line-height: normal; orphans: 2; text-align: -webkit-auto; text-indent: 0px; text-transform: none; white-space: normal; widows: 2; word-spacing: 0px; -webkit-text-size-adjust: auto; -webkit-text-stroke-width: 0px; ">
　</font></p>
<p><font size="6"><b>Instruction Master Port</b><br>
The Nios II instruction bus is implemented as a 32-bit Avalon-MM master port. 
The<br>
instruction master port performs a single function: it fetches instructions to 
be<br>
executed by the processor. The instruction master port does not perform any 
write<br>
operations.<br style=" font-style: normal; font-variant: normal; font-weight: normal; letter-spacing: normal; line-height: normal; orphans: 2; text-align: -webkit-auto; text-indent: 0px; text-transform: none; white-space: normal; widows: 2; word-spacing: 0px; -webkit-text-size-adjust: auto; -webkit-text-stroke-width: 0px; ">
<span style="letter-spacing: normal"><b>Data Master Port</b><br>
The Nios II data bus is implemented as a 32-bit Avalon-MM master port. The data<br>
master port performs two functions:<br>
■ Read data from memory or a peripheral when the processor executes a load<br>
instruction<br>
■ Write data to memory or a peripheral when the processor executes a store<br>
instruction</span></font><span style="font-family: Helvetica-Condensed-Black;font-size:12pt;color:rgb(0,0,0);font-style:normal;font-variant:normal;"><br class="Apple-interchange-newline">
</span><font size="6"><span style="letter-spacing: normal"><b>Cache Memory</b><br>
The Nios II architecture supports cache memories on both the instruction master 
port(instruction cache) and the data master port (data cache). <b>Cache memory 
resides on-chip</b> as an integral part of the Nios II processor core. The cache 
memories can <b>improve the average memory access time</b> for Nios II processor 
systems that use slow off-chip memory such as SDRAM for program and data 
storage.<br>
The instruction and data caches are <b>enabled perpetually at run-time</b>, but
<b>methods are provided for software to bypass the data cache so that peripheral 
accesses do not return cached data</b>. Cache management and cache coherency are 
handled by software.The Nios II instruction set provides instructions for cache 
management.</span></font></p>
<p><font size="5">例子：在实时采集图像数据时，要写入文件中，但是为了避免突然掉电带来的数据损失，需要将数据直接写到硬盘文件中。</font></p>
<p><font size="6"><span style="letter-spacing: normal"><b>Tightly-Coupled Memory</b><br>
Tightly-coupled memory provides guaranteed <b>low-latency memory access for<br>
performance-critical applications</b>. Compared to cache memory, tightly-coupled<br>
memory provides the following benefits:<br>
■ Performance similar to cache memory<br>
■ Software can guarantee that performance-critical code or data is located in<br>
tightly-coupled memory<br>
■ No real-time caching overhead, such as loading, invalidating, or flushing 
memory<br>
Physically, a tightly-coupled memory port is a separate master port on the Nios 
II<br>
processor core, similar to the instruction or data master port. A Nios II core 
can have zero, one, or multiple tightly-coupled memories. The Nios II 
architecture supports tightly-coupled memory for both instruction and data 
access. Each tightly-coupled memory port connects directly to exactly one memory 
with guaranteed low, fixed latency. The memory is external to the Nios II core 
and is located on chip.</span></font></p>

<p style="line-height: 150%; word-spacing: 4px; text-indent: 25px; margin-top: 17px; margin-bottom: 16px">
<b><font size="7">Address Space and Memory Partitions</font></b></p>
<p style="line-height: 150%; word-spacing: 4px; text-indent: 25px; margin-top: 17px; margin-bottom: 16px">
<font size="5">The MMU provides a 4-GB(why) virtual address space, and is 
capable of addressing up to 4 GB of physical<br>
memory.</font></p>
<p style="line-height: 150%; word-spacing: 4px; text-indent: 25px; margin-top: 17px; margin-bottom: 16px">
<b>
<font size="5"><a href="virtual-meme.htm">Virtual Memory Address Space</a></font></b></p>
<p style="line-height: 150%; word-spacing: 4px; text-indent: 25px; margin-top: 17px; margin-bottom: 16px">
<font size="5">The 4-GB virtual memory space is divided into partitions. The 
upper 2 GB of memory is reserved for the<br>
operating system and the lower 2 GB is reserved for user processes.</font></p>

			<!-- #EndEditable --></div>
		<!--Main Content Area Ends Here--></div>
	<!-- Columns Container ends here -->
	<!-- Footer begins here -->
	<div id="footer">
		
		<p class="smltxt">模板来自于:
		<a href="http://www.genealogy-web-creations.com/" title="Genealogy Web Creations.">
		Genealogy Web Creations</a> </p>
		<p class="smltxt">Template Updated: May 2015 </p>
		<p class="smltxt"><a href="http://www.miitbeian.gov.cn/" title="备案后">京ICP备15041520号</a></p>
	</div>
	<!-- Footer ends here -->
	<!-- Page Container ends here --></div>

</body>

<!-- #EndTemplate -->

</html>
