

================================================================
== Vitis HLS Report for 'ZipperRemoval_Pipeline_VITIS_LOOP_1056_2'
================================================================
* Date:           Thu May  8 10:10:45 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.637 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max   | min |  max  |   Type  |
    +---------+---------+-----------+----------+-----+-------+---------+
    |        5|    65540|  20.000 ns|  0.262 ms|    5|  65540|       no|
    +---------+---------+-----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip   |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |- VITIS_LOOP_1056_2  |        3|    65538|         4|          1|          1|  1 ~ 65536|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     322|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     126|    -|
|Register         |        -|     -|     226|      32|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     226|     480|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln1084_1_fu_378_p2            |         +|   0|  0|  18|          10|          10|
    |add_ln1084_fu_368_p2              |         +|   0|  0|  16|           9|           9|
    |add_ln1495_2_fu_492_p2            |         +|   0|  0|  18|          11|          11|
    |add_ln1495_4_fu_537_p2            |         +|   0|  0|  18|          11|          11|
    |add_ln1495_fu_447_p2              |         +|   0|  0|  18|          11|          11|
    |lum_fu_384_p2                     |         +|   0|  0|  18|          10|          10|
    |ret_V_3_fu_502_p2                 |         +|   0|  0|  19|          12|          12|
    |ret_V_5_fu_547_p2                 |         +|   0|  0|  19|          12|          12|
    |ret_V_fu_457_p2                   |         +|   0|  0|  19|          12|          12|
    |x_2_fu_213_p2                     |         +|   0|  0|  24|          17|           1|
    |and_ln1099_1_fu_604_p2            |       and|   0|  0|   2|           1|           1|
    |and_ln1099_fu_594_p2              |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter3  |       and|   0|  0|   2|           1|           1|
    |ap_condition_514                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op41_read_state2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln1027_1_fu_422_p2           |      icmp|   0|  0|  11|          10|          10|
    |icmp_ln1027_fu_404_p2             |      icmp|   0|  0|  11|          10|          10|
    |icmp_ln1031_1_fu_416_p2           |      icmp|   0|  0|  11|          10|          10|
    |icmp_ln1031_fu_410_p2             |      icmp|   0|  0|  11|          10|          10|
    |icmp_ln1056_fu_207_p2             |      icmp|   0|  0|  13|          17|          17|
    |icmp_ln1062_fu_219_p2             |      icmp|   0|  0|  13|          17|          17|
    |icmp_ln1114_fu_225_p2             |      icmp|   0|  0|  13|          17|           1|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |or_ln1099_fu_609_p2               |        or|   0|  0|   2|           1|           1|
    |select_ln1099_1_fu_621_p3         |    select|   0|  0|  10|           1|          10|
    |select_ln1099_2_fu_627_p3         |    select|   0|  0|  10|           1|          10|
    |select_ln1099_fu_615_p3           |    select|   0|  0|  10|           1|          10|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |xor_ln1031_1_fu_599_p2            |       xor|   0|  0|   2|           1|           2|
    |xor_ln1031_fu_589_p2              |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 322|         220|         218|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3  |   9|          2|    1|          2|
    |ap_sig_allocacmp_x_1     |   9|          2|   17|         34|
    |imgRgb_blk_n             |   9|          2|    1|          2|
    |imgUnzip_blk_n           |   9|          2|    1|          2|
    |p_0_0_0480942_out_o      |   9|          2|   10|         20|
    |p_0_0_0481940_out_o      |   9|          2|   10|         20|
    |p_0_0_0482938_out_o      |   9|          2|   10|         20|
    |p_0_0_0483935_out_o      |   9|          2|   10|         20|
    |p_0_0_0483_1944_fu_122   |   9|          2|   10|         20|
    |rhs_V_1_fu_118           |   9|          2|   10|         20|
    |rhs_V_fu_114             |   9|          2|   10|         20|
    |rhs_fu_110               |   9|          2|   10|         20|
    |x_fu_106                 |   9|          2|   17|         34|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 126|         28|  118|        236|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |b_V_reg_769                        |  10|   0|   10|          0|
    |g_V_reg_764                        |  10|   0|   10|          0|
    |icmp_ln1027_1_reg_754              |   1|   0|    1|          0|
    |icmp_ln1027_reg_739                |   1|   0|    1|          0|
    |icmp_ln1031_1_reg_749              |   1|   0|    1|          0|
    |icmp_ln1031_reg_744                |   1|   0|    1|          0|
    |icmp_ln1056_reg_703                |   1|   0|    1|          0|
    |icmp_ln1056_reg_703_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln1062_reg_707                |   1|   0|    1|          0|
    |icmp_ln1114_reg_711                |   1|   0|    1|          0|
    |p_0_0_0483_1944_fu_122             |  10|   0|   10|          0|
    |r_V_reg_759                        |  10|   0|   10|          0|
    |rhs_1_reg_715                      |  10|   0|   10|          0|
    |rhs_1_reg_715_pp0_iter2_reg        |  10|   0|   10|          0|
    |rhs_V_1_fu_118                     |  10|   0|   10|          0|
    |rhs_V_2_reg_723                    |  10|   0|   10|          0|
    |rhs_V_2_reg_723_pp0_iter2_reg      |  10|   0|   10|          0|
    |rhs_V_4_reg_731                    |  10|   0|   10|          0|
    |rhs_V_4_reg_731_pp0_iter2_reg      |  10|   0|   10|          0|
    |rhs_V_fu_114                       |  10|   0|   10|          0|
    |rhs_fu_110                         |  10|   0|   10|          0|
    |x_fu_106                           |  17|   0|   17|          0|
    |icmp_ln1114_reg_711                |  64|  32|    1|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 226|  32|  163|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+----------------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  ZipperRemoval_Pipeline_VITIS_LOOP_1056_2|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  ZipperRemoval_Pipeline_VITIS_LOOP_1056_2|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  ZipperRemoval_Pipeline_VITIS_LOOP_1056_2|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  ZipperRemoval_Pipeline_VITIS_LOOP_1056_2|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  ZipperRemoval_Pipeline_VITIS_LOOP_1056_2|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  ZipperRemoval_Pipeline_VITIS_LOOP_1056_2|  return value|
|imgRgb_dout                 |   in|   30|     ap_fifo|                                    imgRgb|       pointer|
|imgRgb_num_data_valid       |   in|    2|     ap_fifo|                                    imgRgb|       pointer|
|imgRgb_fifo_cap             |   in|    2|     ap_fifo|                                    imgRgb|       pointer|
|imgRgb_empty_n              |   in|    1|     ap_fifo|                                    imgRgb|       pointer|
|imgRgb_read                 |  out|    1|     ap_fifo|                                    imgRgb|       pointer|
|imgUnzip_din                |  out|   30|     ap_fifo|                                  imgUnzip|       pointer|
|imgUnzip_num_data_valid     |   in|    2|     ap_fifo|                                  imgUnzip|       pointer|
|imgUnzip_fifo_cap           |   in|    2|     ap_fifo|                                  imgUnzip|       pointer|
|imgUnzip_full_n             |   in|    1|     ap_fifo|                                  imgUnzip|       pointer|
|imgUnzip_write              |  out|    1|     ap_fifo|                                  imgUnzip|       pointer|
|p_0_1_0_0_0932_lcssa950975  |   in|   10|     ap_none|                p_0_1_0_0_0932_lcssa950975|        scalar|
|p_0_0_0_0_0930_lcssa948973  |   in|   10|     ap_none|                p_0_0_0_0_0930_lcssa948973|        scalar|
|p_0_2_0_0_0934_lcssa946971  |   in|   10|     ap_none|                p_0_2_0_0_0934_lcssa946971|        scalar|
|conv2_i_i_lcssa969          |   in|   10|     ap_none|                        conv2_i_i_lcssa969|        scalar|
|loopWidth                   |   in|   17|   ap_stable|                                 loopWidth|        scalar|
|zext_ln1040                 |   in|   16|   ap_stable|                               zext_ln1040|        scalar|
|rhs_V_2_out                 |  out|   10|      ap_vld|                               rhs_V_2_out|       pointer|
|rhs_V_2_out_ap_vld          |  out|    1|      ap_vld|                               rhs_V_2_out|       pointer|
|rhs_V_out                   |  out|   10|      ap_vld|                                 rhs_V_out|       pointer|
|rhs_V_out_ap_vld            |  out|    1|      ap_vld|                                 rhs_V_out|       pointer|
|rhs_out                     |  out|   10|      ap_vld|                                   rhs_out|       pointer|
|rhs_out_ap_vld              |  out|    1|      ap_vld|                                   rhs_out|       pointer|
|p_0_0_0483_1944_out         |  out|   10|      ap_vld|                       p_0_0_0483_1944_out|       pointer|
|p_0_0_0483_1944_out_ap_vld  |  out|    1|      ap_vld|                       p_0_0_0483_1944_out|       pointer|
|p_0_0_0480942_out_i         |   in|   10|     ap_ovld|                         p_0_0_0480942_out|       pointer|
|p_0_0_0480942_out_o         |  out|   10|     ap_ovld|                         p_0_0_0480942_out|       pointer|
|p_0_0_0480942_out_o_ap_vld  |  out|    1|     ap_ovld|                         p_0_0_0480942_out|       pointer|
|p_0_0_0481940_out_i         |   in|   10|     ap_ovld|                         p_0_0_0481940_out|       pointer|
|p_0_0_0481940_out_o         |  out|   10|     ap_ovld|                         p_0_0_0481940_out|       pointer|
|p_0_0_0481940_out_o_ap_vld  |  out|    1|     ap_ovld|                         p_0_0_0481940_out|       pointer|
|p_0_0_0482938_out_i         |   in|   10|     ap_ovld|                         p_0_0_0482938_out|       pointer|
|p_0_0_0482938_out_o         |  out|   10|     ap_ovld|                         p_0_0_0482938_out|       pointer|
|p_0_0_0482938_out_o_ap_vld  |  out|    1|     ap_ovld|                         p_0_0_0482938_out|       pointer|
|p_0_0_0483935_out_i         |   in|   10|     ap_ovld|                         p_0_0_0483935_out|       pointer|
|p_0_0_0483935_out_o         |  out|   10|     ap_ovld|                         p_0_0_0483935_out|       pointer|
|p_0_0_0483935_out_o_ap_vld  |  out|    1|     ap_ovld|                         p_0_0_0483935_out|       pointer|
+----------------------------+-----+-----+------------+------------------------------------------+--------------+

