static inline int F_1 ( int V_1 )\r\n{\r\nreturn V_2 [ V_1 ] . V_3 ;\r\n}\r\nstatic inline int F_1 ( int V_1 )\r\n{\r\nreturn 0 ;\r\n}\r\nvoid F_2 ( struct V_4 * V_5 )\r\n{\r\nunsigned int V_6 ;\r\nF_3 () ;\r\nV_6 = V_5 -> V_7 . V_8 ;\r\nif ( V_6 != V_9 )\r\nF_4 ( V_6 ) ;\r\nF_5 () ;\r\n}\r\nvoid F_6 ( struct V_4 * V_5 , unsigned long V_10 ,\r\nint V_11 , int V_12 )\r\n{\r\nunsigned int V_6 ;\r\nF_3 () ;\r\nV_6 = V_5 ? V_5 -> V_7 . V_8 : 0 ;\r\nif ( V_6 != V_9 )\r\nF_7 ( V_10 , V_6 , V_11 , V_12 ) ;\r\nF_5 () ;\r\n}\r\nvoid F_8 ( struct V_13 * V_14 , unsigned long V_10 )\r\n{\r\nF_6 ( V_14 ? V_14 -> V_15 : NULL , V_10 ,\r\nF_1 ( V_16 ) , 0 ) ;\r\n}\r\nstatic void F_9 ( void * V_17 )\r\n{\r\nstruct V_18 * V_19 = V_17 ;\r\nF_4 ( V_19 ? V_19 -> V_6 : 0 ) ;\r\n}\r\nstatic void F_10 ( void * V_17 )\r\n{\r\nstruct V_18 * V_19 = V_17 ;\r\nF_7 ( V_19 -> V_20 , V_19 -> V_6 , V_19 -> V_11 , V_19 -> V_12 ) ;\r\n}\r\nvoid F_11 ( struct V_4 * V_5 )\r\n{\r\nunsigned int V_6 ;\r\nF_3 () ;\r\nV_6 = V_5 -> V_7 . V_8 ;\r\nif ( F_12 ( V_6 == V_9 ) )\r\ngoto V_21;\r\nif ( ! F_13 ( V_5 ) ) {\r\nstruct V_18 V_19 = { . V_6 = V_6 } ;\r\nF_14 ( F_15 ( V_5 ) ,\r\nF_9 , & V_19 , 1 ) ;\r\n}\r\nF_4 ( V_6 ) ;\r\nV_21:\r\nF_5 () ;\r\n}\r\nvoid F_16 ( struct V_4 * V_5 , unsigned long V_10 ,\r\nint V_11 , int V_12 )\r\n{\r\nstruct V_22 * V_23 ;\r\nunsigned int V_6 ;\r\nif ( F_12 ( F_17 ( ! V_5 ) ) )\r\nreturn;\r\nF_3 () ;\r\nV_6 = V_5 -> V_7 . V_8 ;\r\nif ( F_12 ( V_6 == V_9 ) )\r\ngoto V_24;\r\nV_23 = F_15 ( V_5 ) ;\r\nif ( ! F_13 ( V_5 ) ) {\r\nif ( F_18 ( V_25 ) ) {\r\nint V_26 = F_18 ( V_27 ) ;\r\nif ( V_26 )\r\nF_19 ( & V_28 ) ;\r\nF_20 ( V_10 , V_6 , V_11 , V_12 ) ;\r\nif ( V_26 )\r\nF_21 ( & V_28 ) ;\r\ngoto V_24;\r\n} else {\r\nstruct V_18 V_19 = {\r\n. V_6 = V_6 ,\r\n. V_20 = V_10 ,\r\n. V_11 = V_11 ,\r\n. V_12 = V_12 ,\r\n} ;\r\nF_14 ( V_23 ,\r\nF_10 , & V_19 , 1 ) ;\r\n}\r\n}\r\nF_7 ( V_10 , V_6 , V_11 , V_12 ) ;\r\nV_24:\r\nF_5 () ;\r\n}\r\nvoid F_22 ( struct V_13 * V_14 , unsigned long V_10 )\r\n{\r\n#ifdef F_23\r\nif ( V_14 && F_24 ( V_14 ) )\r\nF_25 ( V_14 , V_10 ) ;\r\n#endif\r\nF_16 ( V_14 ? V_14 -> V_15 : NULL , V_10 ,\r\nF_1 ( V_16 ) , 0 ) ;\r\n}\r\nvoid T_1 F_26 ( void )\r\n{\r\n#ifdef F_27\r\nunsigned long V_29 = F_28 () ;\r\nif ( F_29 ( V_29 , L_1 , NULL ) )\r\nF_30 ( V_25 ) ;\r\n#endif\r\n}\r\nvoid F_31 ( unsigned long V_30 , unsigned long V_31 )\r\n{\r\n#ifdef F_27\r\nF_3 () ;\r\nF_32 ( F_9 , NULL , 1 ) ;\r\nF_4 ( 0 ) ;\r\nF_5 () ;\r\n#else\r\nF_4 ( 0 ) ;\r\n#endif\r\n}\r\nvoid F_33 ( struct V_13 * V_14 , unsigned long V_30 ,\r\nunsigned long V_31 )\r\n{\r\nF_11 ( V_14 -> V_15 ) ;\r\n}\r\nvoid F_34 ( struct V_32 * V_33 )\r\n{\r\nF_11 ( V_33 -> V_5 ) ;\r\n}\r\nvoid F_35 ( struct V_32 * V_33 , unsigned long V_34 )\r\n{\r\nint V_11 = V_2 [ V_35 ] . V_3 ;\r\nif ( V_36 != V_37 ) {\r\nunsigned long V_30 = V_34 & V_38 ;\r\nunsigned long V_31 = V_34 + V_39 ;\r\nunsigned long V_40 = 1UL << V_2 [ V_35 ] . V_41 ;\r\nwhile ( V_30 < V_31 ) {\r\nF_16 ( V_33 -> V_5 , V_30 , V_11 , 1 ) ;\r\nV_30 += V_40 ;\r\n}\r\n} else {\r\nunsigned long V_42 = 0xf000000000000000ul ;\r\nunsigned long V_43 = ( V_34 & V_42 ) | 0x1000000000000000ul ;\r\nunsigned long V_44 = V_34 & ~ V_42 ;\r\n#ifdef F_36\r\nV_44 = ( V_44 >> ( V_45 - 4 ) ) & ~ 0xfffful ;\r\n#else\r\nV_44 = ( V_44 >> ( V_45 - 3 ) ) & ~ 0xffful ;\r\n#endif\r\nV_44 |= V_43 ;\r\nF_16 ( V_33 -> V_5 , V_44 , V_11 , 0 ) ;\r\n}\r\n}\r\nstatic void F_37 ( void )\r\n{\r\nunsigned int V_46 ;\r\nunsigned int V_47 ;\r\nunsigned int V_48 ;\r\nint V_49 , V_1 ;\r\n#ifdef F_38\r\nunsigned int V_50 = F_39 ( V_51 ) ;\r\nint V_52 = F_18 ( V_53 ) ;\r\nif ( V_52 && ( V_50 & V_54 ) == V_55 ) {\r\nunsigned int V_56 = F_39 ( V_57 ) ;\r\nunsigned int V_58 , V_59 ;\r\nV_58 = ( V_56 & V_60 ) >> V_61 ;\r\nV_59 = ( V_56 & V_62 ) >> V_63 ;\r\nfor ( V_1 = 0 ; V_1 < V_64 ; ++ V_1 ) {\r\nstruct V_65 * V_66 ;\r\nunsigned int V_41 ;\r\nV_66 = & V_2 [ V_1 ] ;\r\nV_41 = V_66 -> V_41 ;\r\nif ( V_41 == 0 || V_41 & 1 )\r\ncontinue;\r\nV_41 = ( V_41 - 10 ) >> 1 ;\r\nif ( ( V_41 >= V_58 ) && ( V_41 <= V_59 ) )\r\nV_66 -> V_67 |= V_68 ;\r\n}\r\ngoto V_69;\r\n}\r\nif ( V_52 && ( V_50 & V_54 ) == V_70 ) {\r\nT_2 V_56 , V_71 ;\r\nV_46 = F_39 ( V_72 ) ;\r\nV_56 = F_39 ( V_57 ) ;\r\nV_71 = F_39 ( V_73 ) ;\r\nV_48 = F_39 ( V_74 ) ;\r\nif ( ( V_56 & V_75 ) && ( V_46 & V_76 ) )\r\nV_36 = V_77 ;\r\nif ( V_48 != 2 )\r\nV_36 = V_37 ;\r\nfor ( V_1 = 0 ; V_1 < V_64 ; ++ V_1 ) {\r\nstruct V_65 * V_66 = & V_2 [ V_1 ] ;\r\nif ( V_71 & ( 1U << ( V_66 -> V_41 - 10 ) ) ) {\r\nV_66 -> V_67 |= V_68 ;\r\nif ( V_36 && V_1 == V_78 )\r\nV_66 -> V_67 |= V_79 ;\r\n}\r\n}\r\ngoto V_69;\r\n}\r\n#endif\r\nV_46 = F_39 ( V_72 ) ;\r\nV_47 = F_39 ( V_80 ) ;\r\nV_48 = F_39 ( V_74 ) ;\r\nfor ( V_1 = 0 ; V_1 < V_64 ; ++ V_1 ) {\r\nstruct V_65 * V_66 = & V_2 [ V_1 ] ;\r\nif ( V_47 & ( 1U << ( V_66 -> V_41 - 10 ) ) )\r\nV_66 -> V_67 |= V_68 ;\r\n}\r\nif ( ( V_46 & V_75 ) == 0 ||\r\n( V_46 & V_76 ) == 0 )\r\ngoto V_69;\r\nV_36 = V_81 ;\r\nfor ( V_49 = 0 ; V_49 < 3 ; V_49 ++ ) {\r\nunsigned int V_82 , V_83 ;\r\nV_83 = V_48 & 0x1f ;\r\nV_48 >>= 5 ;\r\nV_82 = V_48 & 0x1f ;\r\nV_48 >>= 5 ;\r\nif ( ! V_82 || ! V_83 )\r\ncontinue;\r\nfor ( V_1 = 0 ; V_1 < V_64 ; V_1 ++ ) {\r\nstruct V_65 * V_66 = & V_2 [ V_1 ] ;\r\nif ( V_82 == ( V_66 -> V_41 - 10 ) )\r\nV_66 -> V_67 |= V_79 ;\r\nif ( V_83 == ( V_66 -> V_41 - 10 ) )\r\nV_66 -> V_12 = V_82 + 10 ;\r\n}\r\n}\r\nV_69:\r\nF_40 ( L_2 ) ;\r\nfor ( V_1 = 0 ; V_1 < V_64 ; ++ V_1 ) {\r\nstruct V_65 * V_66 = & V_2 [ V_1 ] ;\r\nconst char * V_84 [] = {\r\nL_3 ,\r\nL_4 ,\r\nL_5 ,\r\nL_6\r\n} ;\r\nif ( V_66 -> V_67 == 0 ) {\r\nV_66 -> V_41 = 0 ;\r\ncontinue;\r\n}\r\nF_40 ( L_7 , 1ul << ( V_66 -> V_41 - 10 ) ,\r\nV_84 [ V_66 -> V_67 & 0x3 ] ) ;\r\n}\r\n}\r\nstatic void F_41 ( void )\r\n{\r\nswitch ( V_36 ) {\r\ncase V_81 :\r\nF_42 ( 0x1c0 , V_85 ) ;\r\nF_42 ( 0x1e0 , V_86 ) ;\r\nbreak;\r\n#ifdef F_38\r\ncase V_77 :\r\nV_87 = V_88 ;\r\nF_42 ( 0x1c0 , V_89 ) ;\r\nF_42 ( 0x1e0 , V_90 ) ;\r\nbreak;\r\n#endif\r\n}\r\nF_40 ( L_8 ,\r\nV_36 != V_37 ? L_9 : L_10 ) ;\r\n}\r\nstatic void F_43 ( void )\r\n{\r\nunsigned int V_91 ;\r\nV_91 = 0x4 << V_92 ;\r\nswitch ( V_36 ) {\r\ncase V_77 :\r\nV_91 |= V_93 ;\r\nV_91 |= V_94 << V_95 ;\r\nV_91 |= F_44 ( 1 ) ;\r\nV_35 = V_78 ;\r\nbreak;\r\ncase V_81 :\r\nV_91 |= V_93 ;\r\n#ifdef F_36\r\nV_91 |= V_96 << V_95 ;\r\nV_35 = V_97 ;\r\n#else\r\nV_91 |= V_98 << V_95 ;\r\nV_35 = V_99 ;\r\n#endif\r\nbreak;\r\ncase V_37 :\r\n#ifdef F_36\r\nV_91 |= V_100 << V_95 ;\r\n#else\r\nV_91 |= V_101 << V_95 ;\r\n#endif\r\nV_35 = V_16 ;\r\nbreak;\r\n}\r\nF_45 ( V_102 , V_91 ) ;\r\n#ifdef F_38\r\nif ( F_18 ( V_53 ) ) {\r\nunsigned int V_103 ;\r\nint T_3 V_104 = F_46 () ;\r\nbool V_105 = true ;\r\nV_103 = ( F_39 ( V_57 ) & V_106 ) / 4 ;\r\n#ifdef F_27\r\nif ( F_47 ( F_48 () ) > 1 )\r\nV_105 = false ;\r\n#endif\r\nif ( V_105 )\r\nV_107 = F_49 ( V_107 ,\r\nV_103 , false ) ;\r\n}\r\n#endif\r\nF_50 () ;\r\n}\r\nstatic void T_1 F_51 ( void )\r\n{\r\nV_108 = V_109 ;\r\nif ( F_18 ( V_53 ) )\r\nV_110 = V_111 ;\r\nelse\r\nV_110 = V_112 ;\r\nF_37 () ;\r\nF_41 () ;\r\n#ifdef F_38\r\nif ( F_18 ( V_53 ) ) {\r\nif ( V_36 == V_37 ) {\r\nV_87 = V_88 ;\r\nF_42 ( 0x1c0 , V_113 ) ;\r\nF_42 ( 0x1e0 ,\r\nV_114 ) ;\r\n}\r\n}\r\n#endif\r\nV_107 = F_52 () ;\r\n}\r\nstatic void T_1 F_53 ( void )\r\n{\r\n#ifdef F_38\r\nif ( F_18 ( V_53 ) ) {\r\nF_54 ( V_107 ) ;\r\n}\r\n#endif\r\nF_55 ( V_107 ) ;\r\n}\r\nvoid T_1 F_56 ( void )\r\n{\r\nF_51 () ;\r\nF_43 () ;\r\nF_53 () ;\r\n}\r\nvoid F_57 ( void )\r\n{\r\nF_43 () ;\r\n}\r\nvoid F_58 ( T_4 V_115 ,\r\nT_4 V_116 )\r\n{\r\n#ifdef F_38\r\nif ( F_59 ( V_53 ) ) {\r\nunsigned long V_117 ;\r\nunsigned int V_103 ;\r\nV_103 = ( F_39 ( V_57 ) & V_106 ) / 4 ;\r\nV_117 = F_49 ( V_116 , V_103 ,\r\ntrue ) ;\r\nV_118 = F_60 ( V_119 , V_117 , 0x40000000 ) ;\r\n} else\r\n#endif\r\nV_118 = F_60 ( V_119 , V_116 , 0x40000000 ) ;\r\nF_55 ( V_115 + V_118 ) ;\r\n}\r\nvoid T_1 F_56 ( void )\r\n{\r\n#ifdef F_61\r\nF_26 () ;\r\n#endif\r\n}
