# Full Adder Verification â€“ SystemVerilog (Vivado Simulator)

## ğŸ§  Overview

This project implements and verifies a 1-bit Full Adder using a structured SystemVerilog testbench. It extends the concepts used in the Half Adder Verification project and introduces verification for a slightly more complex combinational circuit. The testbench uses interfaces, program blocks, self-checking logic, and exhaustive directed testing with a Vivado-friendly simulation flow.

---

## ğŸ“˜ Project Overview

A Full Adder adds three 1-bit inputs:
- `A` â†’ First operand
- `B` â†’ Second operand
- `Cin` â†’ Carry-in

And produces two outputs:
- `SUM` â†’ Sum output
- `Cout` â†’ Carry-out

This design verifies all 8 input combinations and checks correctness using a self-checking structured testbench.

---

## ğŸ”§ File Structure

```
FullAdder_Verification/
â”‚
â”œâ”€â”€ full_adder.sv          DUT (Design Under Test)
â”œâ”€â”€ full_adder_if.sv       Interface for signal bundling
â””â”€â”€ tb_full_adder.sv       Testbench (includes program block)
```

---

## ğŸ“ Design Overview

The Full Adder implements two-level addition:

1. First add A and B (half add)
2. Then add Cin
3. Produce:
   - `SUM` (final LSB)
   - `Cout` (final carry-out)

The logic is fully combinational and does not require clocks or resets.

---

## ğŸ§© Interface Overview

The interface contains all DUT I/O signals:
- `A`
- `B`
- `Cin`
- `SUM`
- `Cout`

**Purpose:**
- Bundles all signals into a single handle
- Provides cleaner wiring
- Enables easy access for the test program
- Keeps testbench modular and scalable

---

## ğŸ§ª Testbench Overview

The structured SystemVerilog testbench includes:

**âœ” Interface Instance**
Connects signals between DUT and TB.

**âœ” DUT Instance**
Wired using the interface.

**âœ” Program Block**
Contains the entire verification sequence, including:
- Loop over all 8 input combinations
- Expected value computation for SUM and Cout
- Self-checking logic using comparisons
- PASS/ERROR logging
- Simulation termination with $finish

**âœ” Vivado Compatibility**
No $dumpvars or $dumpfile neededâ€”Vivado Simulator automatically generates .wdb waveform files.

---

## ğŸ¯ Verification Methodology

This testbench verifies the Full Adder using:

**âœ” Directed Exhaustive Testing**
All 8 combinations of (A, B, Cin) are tested.

**âœ” Self-Checking**
Expected values for SUM and Cout are computed inside the program block and compared with DUT outputs.

**âœ” Structured Testbench Architecture**
Testbench â†’ Interface â†’ DUT â†’ Program block, just like verification done in industry.

---

## ğŸ–¥ï¸ Running Simulation in Vivado

**Steps:**

1. Create a new Vivado project
2. Add files:
   - `full_adder.sv` â†’ Design Sources
   - `full_adder_if.sv` â†’ Simulation Sources
   - `tb_full_adder.sv` â†’ Simulation Sources
3. Run:
   - Flow â†’ Run Simulation â†’ Run Behavioral Simulation
4. View PASS/ERROR results in the simulation console
5. Add signals to the waveform window if needed
6. Vivado will automatically produce .wdb waveform files

---

## ğŸ“Š Expected Simulation Output (Console)

You will see PASS messages for all 8 test cases, such as:

```
[PASS] A=0 B=0 Cin=0 | SUM=0 Cout=0
[PASS] A=0 B=0 Cin=1 | SUM=1 Cout=0
[PASS] A=0 B=1 Cin=0 | SUM=1 Cout=0
[PASS] A=0 B=1 Cin=1 | SUM=0 Cout=1
[PASS] A=1 B=0 Cin=0 | SUM=1 Cout=0
[PASS] A=1 B=0 Cin=1 | SUM=0 Cout=1
[PASS] A=1 B=1 Cin=0 | SUM=0 Cout=1
[PASS] A=1 B=1 Cin=1 | SUM=1 Cout=1

Test been completed
$finish called at time : 8 ns
```

---

## ğŸ§° Tools Used

- **Simulator**: Vivado 2025.1 (XSIM)
- **Language**: SystemVerilog (IEEE 1800-2017)
- **Design Type**: Combinational logic

---

## ğŸ“ What You Learn

By completing this Full Adder verification, you learn:

- How to extend structured testbenches to more complex logic
- How to apply interface-based connectivity
- How to use program blocks reliably in Vivado
- How to perform exhaustive directed verification
- How to compute expected values for multi-input combinational logic
- How to design reusable and scalable TB structures

---

## ğŸ‰ Conclusion

This project demonstrates a clean and professional verification methodology for combinational circuits using SystemVerilog. By applying structured testbench principles to the Full Adder design, the project showcases how interfaces, program blocks, and self-checking logic work together to create maintainable and scalable verification environments. The exhaustive directed testing approach ensures all corner cases are covered, building confidence in the design's correctness. These techniquesâ€”modular interfaces, systematic stimulus generation, and automated checkingâ€”form the foundation for verifying more complex digital systems and represent industry best practices for hardware verification.

---


**Thank you for exploring this verification project!**  
Feel free to explore, fork, or improve it further.
