library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity counter is
  generic(
    max_num: natural := 255;
    N: natural := 8
  );
  port(
    clk: in std_logic;
    rstb: in std_logic;
    pause: in std_logic;
    
    count_out: out std_logic_vector(N-1 downto 0)
  );
end entity;

architecture behavioral of counter is
  signal count: unsigned(N-1 downto 0) := (others => 0);
  
  begin
  
end architecture;