#           time             counts unit events
     0.050078299        105,395,840      mem_inst_retired.any                                          (38.88%)
     0.050078299            321,007      branch-misses                                                 (43.23%)
     0.050078299        214,892,435      instructions              #    2.48  insn per cycle           (51.34%)
     0.050078299         86,522,543      cycles                                                        (51.34%)
     0.050078299          2,857,435      L1-icache-load-misses                                         (51.34%)
     0.050078299         47,444,509      L1-dcache-loads                                               (44.91%)
     0.050078299            850,652      L1-dcache-load-misses     #    1.79% of all L1-dcache accesses  (40.53%)
     0.050078299             92,868      L2-loads                                                      (32.44%)
     0.050078299             19,786      L2-load-misses            #   19.64% of all LL-cache accesses  (32.44%)
     0.050078299            108,627      LLC-loads                                                     (32.44%)
     0.050078299             17,327      LLC-load-misses           #   17.20% of all LL-cache accesses  (32.44%)
     0.100415890        125,227,532      mem_inst_retired.any                                          (31.79%)
     0.100415890            353,855      branch-misses                                                 (35.45%)
     0.100415890        300,513,336      instructions              #    2.31  insn per cycle           (51.34%)
     0.100415890        130,315,988      cycles                                                        (52.31%)
     0.100415890          4,783,520      L1-icache-load-misses                                         (52.31%)
     0.100415890         83,579,746      L1-dcache-loads                                               (52.32%)
     0.100415890          1,312,643      L1-dcache-load-misses     #    1.57% of all L1-dcache accesses  (48.67%)
     0.100415890             92,674      L2-loads                                                      (31.79%)
     0.100415890             14,693      L2-load-misses            #   15.76% of all LL-cache accesses  (31.79%)
     0.100415890             93,810      LLC-loads                                                     (31.79%)
     0.100415890             14,300      LLC-load-misses           #   15.34% of all LL-cache accesses  (31.79%)
     0.150708055        125,322,470      mem_inst_retired.any                                          (31.81%)
     0.150708055            350,088      branch-misses                                                 (31.81%)
     0.150708055        301,076,283      instructions              #    2.31  insn per cycle           (39.77%)
     0.150708055        130,265,432      cycles                                                        (46.74%)
     0.150708055          4,778,346      L1-icache-load-misses                                         (52.28%)
     0.150708055         83,580,938      L1-dcache-loads                                               (52.28%)
     0.150708055          1,465,649      L1-dcache-load-misses     #    1.75% of all L1-dcache accesses  (52.28%)
     0.150708055             95,021      L2-loads                                                      (37.37%)
     0.150708055             14,874      L2-load-misses            #   15.50% of all LL-cache accesses  (31.81%)
     0.150708055             96,857      LLC-loads                                                     (31.81%)
     0.150708055             14,887      LLC-load-misses           #   15.52% of all LL-cache accesses  (31.81%)
     0.201000214        125,412,051      mem_inst_retired.any                                          (31.82%)
     0.201000214            344,911      branch-misses                                                 (31.81%)
     0.201000214        301,661,829      instructions              #    2.32  insn per cycle           (39.77%)
     0.201000214        130,229,010      cycles                                                        (39.77%)
     0.201000214          4,806,551      L1-icache-load-misses                                         (42.18%)
     0.201000214         83,859,406      L1-dcache-loads                                               (50.13%)
     0.201000214          1,442,376      L1-dcache-load-misses     #    1.72% of all L1-dcache accesses  (52.28%)
     0.201000214             96,502      L2-loads                                                      (44.32%)
     0.201000214             14,739      L2-load-misses            #   15.20% of all LL-cache accesses  (41.92%)
     0.201000214             97,471      LLC-loads                                                     (33.97%)
     0.201000214             14,949      LLC-load-misses           #   15.41% of all LL-cache accesses  (31.81%)
     0.251304300        123,782,565      mem_inst_retired.any                                          (31.81%)
     0.251304300            344,889      branch-misses                                                 (31.81%)
     0.251304300        299,333,809      instructions              #    2.30  insn per cycle           (39.76%)
     0.251304300        130,278,789      cycles                                                        (39.76%)
     0.251304300          4,713,894      L1-icache-load-misses                                         (39.76%)
     0.251304300         83,076,004      L1-dcache-loads                                               (39.76%)
     0.251304300          1,435,094      L1-dcache-load-misses     #    1.73% of all L1-dcache accesses  (45.57%)
     0.251304300             95,002      L2-loads                                                      (44.34%)
     0.251304300             12,765      L2-load-misses            #   13.39% of all LL-cache accesses  (44.34%)
     0.251304300             95,642      LLC-loads                                                     (44.34%)
     0.251304300             12,471      LLC-load-misses           #   13.08% of all LL-cache accesses  (38.55%)
     0.301594751        124,237,557      mem_inst_retired.any                                          (43.08%)
     0.301594751            344,904      branch-misses                                                 (35.13%)
     0.301594751        300,161,402      instructions              #    2.30  insn per cycle           (43.09%)
     0.301594751        130,246,779      cycles                                                        (39.77%)
     0.301594751          4,243,183      L1-icache-load-misses                                         (39.77%)
     0.301594751         79,578,294      L1-dcache-loads                                               (39.77%)
     0.301594751          1,534,161      L1-dcache-load-misses     #    1.93% of all L1-dcache accesses  (39.77%)
     0.301594751            114,257      L2-loads                                                      (33.04%)
     0.301594751             14,324      L2-load-misses            #   13.72% of all LL-cache accesses  (40.99%)
     0.301594751             94,556      LLC-loads                                                     (44.32%)
     0.301594751             12,826      LLC-load-misses           #   12.28% of all LL-cache accesses  (44.32%)
     0.351889884        124,278,263      mem_inst_retired.any                                          (44.33%)
     0.351889884            361,040      branch-misses                                                 (44.33%)
     0.351889884        300,190,129      instructions              #    2.30  insn per cycle           (52.28%)
     0.351889884        130,254,094      cycles                                                        (47.66%)
     0.351889884          4,737,542      L1-icache-load-misses                                         (39.76%)
     0.351889884         83,918,752      L1-dcache-loads                                               (39.76%)
     0.351889884          1,430,661      L1-dcache-load-misses     #    1.70% of all L1-dcache accesses  (39.76%)
     0.351889884             96,983      L2-loads                                                      (31.81%)
     0.351889884             12,404      L2-load-misses            #   12.65% of all LL-cache accesses  (31.81%)
     0.351889884             99,095      LLC-loads                                                     (36.43%)
     0.351889884             11,349      LLC-load-misses           #   11.58% of all LL-cache accesses  (44.33%)
     0.402222567        124,066,300      mem_inst_retired.any                                          (39.81%)
     0.402222567            355,564      branch-misses                                                 (44.37%)
     0.402222567        298,715,266      instructions              #    2.29  insn per cycle           (52.32%)
     0.402222567        130,324,808      cycles                                                        (52.32%)
     0.402222567          4,712,381      L1-icache-load-misses                                         (52.26%)
     0.402222567         83,238,230      L1-dcache-loads                                               (44.32%)
     0.402222567          1,458,198      L1-dcache-load-misses     #    1.75% of all L1-dcache accesses  (39.74%)
     0.402222567             97,723      L2-loads                                                      (31.79%)
     0.402222567             12,032      L2-load-misses            #   12.42% of all LL-cache accesses  (31.79%)
     0.402222567             96,008      LLC-loads                                                     (31.79%)
     0.402222567             12,680      LLC-load-misses           #   13.09% of all LL-cache accesses  (31.84%)
     0.452514757        124,168,279      mem_inst_retired.any                                          (31.82%)
     0.452514757            345,406      branch-misses                                                 (35.21%)
     0.452514757        294,203,649      instructions              #    2.26  insn per cycle           (51.11%)
     0.452514757        130,129,468      cycles                                                        (52.27%)
     0.452514757          4,748,335      L1-icache-load-misses                                         (52.27%)
     0.452514757         81,732,670      L1-dcache-loads                                               (52.27%)
     0.452514757          1,432,566      L1-dcache-load-misses     #    1.75% of all L1-dcache accesses  (48.90%)
     0.452514757            102,097      L2-loads                                                      (31.82%)
     0.452514757             13,560      L2-load-misses            #   13.76% of all LL-cache accesses  (31.82%)
     0.452514757             94,962      LLC-loads                                                     (31.82%)
     0.452514757             12,516      LLC-load-misses           #   12.70% of all LL-cache accesses  (31.82%)
     0.502812171        118,224,224      mem_inst_retired.any                                          (31.81%)
     0.502812171            339,474      branch-misses                                                 (31.81%)
     0.502812171        282,329,767      instructions              #    2.17  insn per cycle           (39.76%)
     0.502812171        130,188,093      cycles                                                        (46.54%)
     0.502812171          4,816,886      L1-icache-load-misses                                         (52.29%)
     0.502812171         80,156,186      L1-dcache-loads                                               (52.29%)
     0.502812171          1,483,232      L1-dcache-load-misses     #    1.85% of all L1-dcache accesses  (52.28%)
     0.502812171            117,747      L2-loads                                                      (37.57%)
     0.502812171             13,673      L2-load-misses            #   11.84% of all LL-cache accesses  (31.81%)
     0.502812171            113,289      LLC-loads                                                     (31.81%)
     0.502812171             14,193      LLC-load-misses           #   12.29% of all LL-cache accesses  (31.81%)
     0.553118723        117,752,697      mem_inst_retired.any                                          (31.81%)
     0.553118723            346,241      branch-misses                                                 (31.80%)
     0.553118723        287,735,288      instructions              #    2.21  insn per cycle           (39.76%)
     0.553118723        130,171,882      cycles                                                        (39.75%)
     0.553118723          4,041,158      L1-icache-load-misses                                         (41.97%)
     0.553118723         76,908,425      L1-dcache-loads                                               (49.92%)
     0.553118723          1,556,974      L1-dcache-load-misses     #    2.02% of all L1-dcache accesses  (52.29%)
     0.553118723            119,630      L2-loads                                                      (44.34%)
     0.553118723             12,945      L2-load-misses            #   11.07% of all LL-cache accesses  (42.15%)
     0.553118723            114,239      LLC-loads                                                     (34.20%)
     0.553118723             11,868      LLC-load-misses           #   10.15% of all LL-cache accesses  (31.81%)
     0.603422900        121,368,262      mem_inst_retired.any                                          (31.80%)
     0.603422900            359,955      branch-misses                                                 (31.80%)
     0.603422900        298,210,468      instructions              #    2.29  insn per cycle           (39.75%)
     0.603422900        130,243,447      cycles                                                        (39.76%)
     0.603422900          4,765,708      L1-icache-load-misses                                         (39.76%)
     0.603422900         83,488,906      L1-dcache-loads                                               (39.76%)
     0.603422900          1,438,701      L1-dcache-load-misses     #    1.72% of all L1-dcache accesses  (45.33%)
     0.603422900             96,508      L2-loads                                                      (44.34%)
     0.603422900             13,080      L2-load-misses            #   13.14% of all LL-cache accesses  (44.34%)
     0.603422900            102,519      LLC-loads                                                     (44.34%)
     0.603422900             11,289      LLC-load-misses           #   11.34% of all LL-cache accesses  (38.78%)
     0.653720790        124,269,656      mem_inst_retired.any                                          (43.33%)
     0.653720790            354,406      branch-misses                                                 (35.38%)
     0.653720790        300,102,835      instructions              #    2.30  insn per cycle           (43.34%)
     0.653720790        130,245,522      cycles                                                        (39.76%)
     0.653720790          4,764,791      L1-icache-load-misses                                         (39.76%)
     0.653720790         83,339,535      L1-dcache-loads                                               (39.76%)
     0.653720790          1,456,936      L1-dcache-load-misses     #    1.75% of all L1-dcache accesses  (39.76%)
     0.653720790             96,476      L2-loads                                                      (32.80%)
     0.653720790             13,012      L2-load-misses            #   13.36% of all LL-cache accesses  (40.75%)
     0.653720790             98,282      LLC-loads                                                     (44.33%)
     0.653720790             13,394      LLC-load-misses           #   13.75% of all LL-cache accesses  (44.33%)
     0.704014421        124,453,140      mem_inst_retired.any                                          (44.33%)
     0.704014421            347,253      branch-misses                                                 (44.32%)
     0.704014421        299,727,215      instructions              #    2.30  insn per cycle           (52.28%)
     0.704014421        130,223,433      cycles                                                        (47.90%)
     0.704014421          4,718,516      L1-icache-load-misses                                         (39.95%)
     0.704014421         84,302,021      L1-dcache-loads                                               (39.77%)
     0.704014421          1,457,798      L1-dcache-load-misses     #    1.73% of all L1-dcache accesses  (39.77%)
     0.704014421             91,564      L2-loads                                                      (31.81%)
     0.704014421             11,388      L2-load-misses            #   12.49% of all LL-cache accesses  (31.81%)
     0.704014421             90,770      LLC-loads                                                     (36.18%)
     0.704014421             10,639      LLC-load-misses           #   11.67% of all LL-cache accesses  (44.13%)
     0.754318292        125,559,307      mem_inst_retired.any                                          (39.59%)
     0.754318292            353,538      branch-misses                                                 (44.34%)
     0.754318292        302,099,522      instructions              #    2.32  insn per cycle           (52.29%)
     0.754318292        130,302,950      cycles                                                        (52.29%)
     0.754318292          4,681,366      L1-icache-load-misses                                         (52.29%)
     0.754318292         84,464,819      L1-dcache-loads                                               (44.53%)
     0.754318292          1,469,124      L1-dcache-load-misses     #    1.74% of all L1-dcache accesses  (39.76%)
     0.754318292             90,728      L2-loads                                                      (31.81%)
     0.754318292             10,768      L2-load-misses            #   11.91% of all LL-cache accesses  (31.81%)
     0.754318292             90,164      LLC-loads                                                     (31.81%)
     0.754318292             10,749      LLC-load-misses           #   11.88% of all LL-cache accesses  (31.81%)
     0.804611524        120,798,980      mem_inst_retired.any                                          (31.81%)
     0.804611524            421,713      branch-misses                                                 (35.01%)
     0.804611524        304,742,264      instructions              #    2.34  insn per cycle           (50.92%)
     0.804611524        130,233,573      cycles                                                        (52.28%)
     0.804611524          4,144,074      L1-icache-load-misses                                         (52.28%)
     0.804611524         82,317,505      L1-dcache-loads                                               (52.28%)
     0.804611524          1,461,192      L1-dcache-load-misses     #    1.78% of all L1-dcache accesses  (49.10%)
     0.804611524             88,585      L2-loads                                                      (31.82%)
     0.804611524             10,463      L2-load-misses            #   11.73% of all LL-cache accesses  (31.82%)
     0.804611524             89,867      LLC-loads                                                     (31.82%)
     0.804611524             11,308      LLC-load-misses           #   12.67% of all LL-cache accesses  (31.82%)
     0.854903698        126,415,935      mem_inst_retired.any                                          (31.81%)
     0.854903698            352,661      branch-misses                                                 (31.81%)
     0.854903698        302,271,530      instructions              #    2.32  insn per cycle           (39.77%)
     0.854903698        130,280,942      cycles                                                        (46.36%)
     0.854903698          4,665,637      L1-icache-load-misses                                         (52.28%)
     0.854903698         83,484,529      L1-dcache-loads                                               (52.28%)
     0.854903698          1,418,700      L1-dcache-load-misses     #    1.70% of all L1-dcache accesses  (52.28%)
     0.854903698             90,814      L2-loads                                                      (37.75%)
     0.854903698             11,975      L2-load-misses            #   13.05% of all LL-cache accesses  (31.81%)
     0.854903698             92,760      LLC-loads                                                     (31.81%)
     0.854903698             11,928      LLC-load-misses           #   13.00% of all LL-cache accesses  (31.81%)
     0.905208267        124,729,682      mem_inst_retired.any                                          (31.81%)
     0.905208267            345,681      branch-misses                                                 (31.81%)
     0.905208267        301,269,688      instructions              #    2.31  insn per cycle           (39.76%)
     0.905208267        130,284,429      cycles                                                        (39.76%)
     0.905208267          4,667,035      L1-icache-load-misses                                         (41.79%)
     0.905208267         83,533,444      L1-dcache-loads                                               (49.74%)
     0.905208267          1,424,145      L1-dcache-load-misses     #    1.70% of all L1-dcache accesses  (52.29%)
     0.905208267             90,277      L2-loads                                                      (44.34%)
     0.905208267             10,571      L2-load-misses            #   11.66% of all LL-cache accesses  (42.32%)
     0.905208267             91,039      LLC-loads                                                     (34.38%)
     0.905208267             11,321      LLC-load-misses           #   12.49% of all LL-cache accesses  (31.81%)
     0.955501686        125,030,123      mem_inst_retired.any                                          (31.81%)
     0.955501686            342,985      branch-misses                                                 (31.81%)
     0.955501686        302,247,359      instructions              #    2.32  insn per cycle           (39.77%)
     0.955501686        130,257,838      cycles                                                        (39.77%)
     0.955501686          4,750,619      L1-icache-load-misses                                         (39.77%)
     0.955501686         84,567,473      L1-dcache-loads                                               (39.77%)
     0.955501686          1,489,127      L1-dcache-load-misses     #    1.76% of all L1-dcache accesses  (45.17%)
     0.955501686            122,834      L2-loads                                                      (44.33%)
     0.955501686             10,835      L2-load-misses            #    8.85% of all LL-cache accesses  (44.33%)
     0.955501686            121,995      LLC-loads                                                     (44.33%)
     0.955501686             10,184      LLC-load-misses           #    8.32% of all LL-cache accesses  (38.94%)
     1.005808750        112,019,564      mem_inst_retired.any                                          (43.49%)
     1.005808750            348,498      branch-misses                                                 (35.54%)
     1.005808750        286,526,271      instructions              #    2.20  insn per cycle           (43.50%)
     1.005808750        130,198,752      cycles                                                        (39.75%)
     1.005808750          4,874,900      L1-icache-load-misses                                         (39.76%)
     1.005808750         81,603,721      L1-dcache-loads                                               (39.75%)
     1.005808750          1,493,227      L1-dcache-load-misses     #    1.83% of all L1-dcache accesses  (39.76%)
     1.005808750            109,806      L2-loads                                                      (32.64%)
     1.005808750             10,981      L2-load-misses            #    9.43% of all LL-cache accesses  (40.59%)
     1.005808750            123,196      LLC-loads                                                     (44.34%)
     1.005808750             12,526      LLC-load-misses           #   10.75% of all LL-cache accesses  (44.34%)
     1.056117809        118,140,845      mem_inst_retired.any                                          (44.34%)
     1.056117809            382,565      branch-misses                                                 (44.34%)
     1.056117809        295,365,150      instructions              #    2.27  insn per cycle           (52.29%)
     1.056117809        130,221,132      cycles                                                        (48.09%)
     1.056117809          4,875,011      L1-icache-load-misses                                         (40.14%)
     1.056117809         81,812,876      L1-dcache-loads                                               (39.75%)
     1.056117809          1,424,781      L1-dcache-load-misses     #    1.74% of all L1-dcache accesses  (39.75%)
     1.056117809            100,892      L2-loads                                                      (31.80%)
     1.056117809              9,983      L2-load-misses            #    9.60% of all LL-cache accesses  (31.80%)
     1.056117809            107,039      LLC-loads                                                     (35.99%)
     1.056117809             14,817      LLC-load-misses           #   14.25% of all LL-cache accesses  (43.94%)
     1.106420903        117,131,408      mem_inst_retired.any                                          (39.38%)
     1.106420903            387,011      branch-misses                                                 (44.34%)
     1.106420903        295,134,280      instructions              #    2.27  insn per cycle           (52.29%)
     1.106420903        130,244,627      cycles                                                        (52.29%)
     1.106420903          4,441,761      L1-icache-load-misses                                         (52.29%)
     1.106420903         80,269,817      L1-dcache-loads                                               (44.74%)
     1.106420903          1,452,367      L1-dcache-load-misses     #    1.81% of all L1-dcache accesses  (39.76%)
     1.106420903            102,024      L2-loads                                                      (31.81%)
     1.106420903             11,148      L2-load-misses            #   10.38% of all LL-cache accesses  (31.81%)
     1.106420903            112,808      LLC-loads                                                     (31.80%)
     1.106420903             13,102      LLC-load-misses           #   12.20% of all LL-cache accesses  (31.80%)
     1.156715355        120,965,502      mem_inst_retired.any                                          (31.81%)
     1.156715355            347,980      branch-misses                                                 (34.81%)
     1.156715355        292,727,240      instructions              #    2.25  insn per cycle           (50.71%)
     1.156715355        130,195,039      cycles                                                        (52.28%)
     1.156715355          4,844,820      L1-icache-load-misses                                         (52.28%)
     1.156715355         81,621,486      L1-dcache-loads                                               (52.28%)
     1.156715355          1,483,807      L1-dcache-load-misses     #    1.82% of all L1-dcache accesses  (49.31%)
     1.156715355            109,038      L2-loads                                                      (31.81%)
     1.156715355             11,083      L2-load-misses            #   10.16% of all LL-cache accesses  (31.81%)
     1.156715355            109,074      LLC-loads                                                     (31.81%)
     1.156715355             11,046      LLC-load-misses           #   10.13% of all LL-cache accesses  (31.81%)
     1.207009997        121,538,674      mem_inst_retired.any                                          (31.81%)
     1.207009997            341,986      branch-misses                                                 (31.81%)
     1.207009997        294,124,714      instructions              #    2.26  insn per cycle           (39.76%)
     1.207009997        130,250,984      cycles                                                        (46.15%)
     1.207009997          4,818,572      L1-icache-load-misses                                         (52.28%)
     1.207009997         82,265,052      L1-dcache-loads                                               (52.28%)
     1.207009997          1,459,178      L1-dcache-load-misses     #    1.77% of all L1-dcache accesses  (52.28%)
     1.207009997             99,989      L2-loads                                                      (37.96%)
     1.207009997              8,632      L2-load-misses            #    8.66% of all LL-cache accesses  (31.81%)
     1.207009997             99,370      LLC-loads                                                     (31.81%)
     1.207009997              9,373      LLC-load-misses           #    9.40% of all LL-cache accesses  (31.81%)
     1.257315788        123,160,646      mem_inst_retired.any                                          (31.80%)
     1.257315788            346,692      branch-misses                                                 (31.81%)
     1.257315788        294,936,394      instructions              #    2.26  insn per cycle           (39.76%)
     1.257315788        130,245,303      cycles                                                        (39.76%)
     1.257315788          4,809,386      L1-icache-load-misses                                         (41.57%)
     1.257315788         81,038,038      L1-dcache-loads                                               (49.52%)
     1.257315788          1,469,158      L1-dcache-load-misses     #    1.81% of all L1-dcache accesses  (52.29%)
     1.257315788            102,464      L2-loads                                                      (44.34%)
     1.257315788              8,674      L2-load-misses            #    8.60% of all LL-cache accesses  (42.54%)
     1.257315788             99,176      LLC-loads                                                     (34.59%)
     1.257315788              8,530      LLC-load-misses           #    8.46% of all LL-cache accesses  (31.80%)
#           time             counts unit events
     1.307610149        121,538,495      mem_inst_retired.any                                          (31.81%)
     1.307610149            353,722      branch-misses                                                 (31.81%)
     1.307610149        291,893,125      instructions              #    2.24  insn per cycle           (39.76%)
     1.307610149        130,211,148      cycles                                                        (39.76%)
     1.307610149          4,905,144      L1-icache-load-misses                                         (39.76%)
     1.307610149         82,312,541      L1-dcache-loads                                               (39.76%)
     1.307610149          1,463,610      L1-dcache-load-misses     #    1.78% of all L1-dcache accesses  (44.95%)
     1.307610149            111,681      L2-loads                                                      (44.33%)
     1.307610149             11,099      L2-load-misses            #    9.91% of all LL-cache accesses  (44.33%)
     1.307610149            112,407      LLC-loads                                                     (44.33%)
     1.307610149             10,590      LLC-load-misses           #    9.45% of all LL-cache accesses  (39.16%)
     1.357990092        105,561,942      mem_inst_retired.any                                          (43.80%)
     1.357990092            272,676      branch-misses                                                 (35.86%)
     1.357990092        213,547,671      instructions              #    1.64  insn per cycle           (43.80%)
     1.357990092        130,282,017      cycles                                                        (39.69%)
     1.357990092          2,833,444      L1-icache-load-misses                                         (39.69%)
     1.357990092         66,781,000      L1-dcache-loads                                               (39.69%)
     1.357990092          1,381,547      L1-dcache-load-misses     #    2.07% of all L1-dcache accesses  (39.69%)
     1.357990092            134,528      L2-loads                                                      (32.37%)
     1.357990092              7,462      L2-load-misses            #    5.47% of all LL-cache accesses  (40.31%)
     1.357990092            138,156      LLC-loads                                                     (44.43%)
     1.357990092              6,180      LLC-load-misses           #    4.53% of all LL-cache accesses  (44.43%)
     1.408466429        100,011,408      mem_inst_retired.any                                          (44.53%)
     1.408466429            273,063      branch-misses                                                 (44.53%)
     1.408466429        206,000,255      instructions              #    1.58  insn per cycle           (52.46%)
     1.408466429        130,412,644      cycles                                                        (48.63%)
     1.408466429          2,500,159      L1-icache-load-misses                                         (40.71%)
     1.408466429         56,985,521      L1-dcache-loads                                               (39.62%)
     1.408466429          1,523,696      L1-dcache-load-misses     #    2.67% of all L1-dcache accesses  (39.61%)
     1.408466429            193,618      L2-loads                                                      (31.70%)
     1.408466429              4,562      L2-load-misses            #    2.52% of all LL-cache accesses  (31.69%)
     1.408466429            168,494      LLC-loads                                                     (35.50%)
     1.408466429              5,859      LLC-load-misses           #    3.24% of all LL-cache accesses  (43.43%)
     1.458905801        104,063,099      mem_inst_retired.any                                          (38.59%)
     1.458905801            293,491      branch-misses                                                 (44.50%)
     1.458905801        249,571,776      instructions              #    1.91  insn per cycle           (52.43%)
     1.458905801        130,435,028      cycles                                                        (52.43%)
     1.458905801          2,348,891      L1-icache-load-misses                                         (52.43%)
     1.458905801         77,610,683      L1-dcache-loads                                               (45.57%)
     1.458905801          1,241,087      L1-dcache-load-misses     #    1.60% of all L1-dcache accesses  (39.64%)
     1.458905801            145,694      L2-loads                                                      (31.71%)
     1.458905801              7,001      L2-load-misses            #    4.63% of all LL-cache accesses  (31.71%)
     1.458905801            156,412      LLC-loads                                                     (31.73%)
     1.458905801              5,093      LLC-load-misses           #    3.37% of all LL-cache accesses  (31.73%)
     1.509239355        109,541,733      mem_inst_retired.any                                          (31.78%)
     1.509239355            252,078      branch-misses                                                 (33.81%)
     1.509239355        203,365,113      instructions              #    1.56  insn per cycle           (49.70%)
     1.509239355        130,107,408      cycles                                                        (52.33%)
     1.509239355          2,522,477      L1-icache-load-misses                                         (52.32%)
     1.509239355         66,606,045      L1-dcache-loads                                               (52.32%)
     1.509239355          1,190,999      L1-dcache-load-misses     #    1.79% of all L1-dcache accesses  (50.32%)
     1.509239355            159,574      L2-loads                                                      (31.79%)
     1.509239355              7,540      L2-load-misses            #    4.79% of all LL-cache accesses  (31.79%)
     1.509239355            155,471      LLC-loads                                                     (31.79%)
     1.509239355              8,510      LLC-load-misses           #    5.40% of all LL-cache accesses  (31.78%)
     1.559600694         93,858,870      mem_inst_retired.any                                          (31.77%)
     1.559600694            240,398      branch-misses                                                 (31.77%)
     1.559600694        167,632,527      instructions              #    1.29  insn per cycle           (39.71%)
     1.559600694        130,173,878      cycles                                                        (45.03%)
     1.559600694          2,466,486      L1-icache-load-misses                                         (52.34%)
     1.559600694         71,960,687      L1-dcache-loads                                               (52.34%)
     1.559600694          1,205,603      L1-dcache-load-misses     #    1.68% of all L1-dcache accesses  (52.34%)
     1.559600694            140,616      L2-loads                                                      (39.11%)
     1.559600694              6,857      L2-load-misses            #    4.77% of all LL-cache accesses  (31.77%)
     1.559600694            147,074      LLC-loads                                                     (31.78%)
     1.559600694              8,315      LLC-load-misses           #    5.78% of all LL-cache accesses  (31.77%)
     1.610026835        101,424,919      mem_inst_retired.any                                          (31.73%)
     1.610026835            245,982      branch-misses                                                 (31.73%)
     1.610026835        222,089,760      instructions              #    1.70  insn per cycle           (39.66%)
     1.610026835        130,346,083      cycles                                                        (39.65%)
     1.610026835          2,352,703      L1-icache-load-misses                                         (40.29%)
     1.610026835         68,192,302      L1-dcache-loads                                               (48.22%)
     1.610026835          1,128,951      L1-dcache-load-misses     #    1.66% of all L1-dcache accesses  (52.40%)
     1.610026835            127,890      L2-loads                                                      (44.48%)
     1.610026835              6,545      L2-load-misses            #    4.91% of all LL-cache accesses  (43.86%)
     1.610026835            138,931      LLC-loads                                                     (35.94%)
     1.610026835              8,207      LLC-load-misses           #    6.15% of all LL-cache accesses  (31.73%)
     1.660470633        117,404,425      mem_inst_retired.any                                          (32.80%)
     1.660470633            281,473      branch-misses                                                 (31.72%)
     1.660470633        238,033,674      instructions              #    1.83  insn per cycle           (39.65%)
     1.660470633        130,364,576      cycles                                                        (39.65%)
     1.660470633          2,536,766      L1-icache-load-misses                                         (39.65%)
     1.660470633         75,033,066      L1-dcache-loads                                               (39.65%)
     1.660470633          1,259,826      L1-dcache-load-misses     #    1.68% of all L1-dcache accesses  (43.39%)
     1.660470633            154,643      L2-loads                                                      (43.39%)
     1.660470633              8,260      L2-load-misses            #    5.36% of all LL-cache accesses  (44.49%)
     1.660470633            153,453      LLC-loads                                                     (44.49%)
     1.660470633              7,770      LLC-load-misses           #    5.04% of all LL-cache accesses  (40.77%)
     1.710901499        105,159,992      mem_inst_retired.any                                          (44.48%)
     1.710901499            261,889      branch-misses                                                 (37.63%)
     1.710901499        224,294,816      instructions              #    1.72  insn per cycle           (45.57%)
     1.710901499        130,402,559      cycles                                                        (39.66%)
     1.710901499          2,062,981      L1-icache-load-misses                                         (39.65%)
     1.710901499         72,573,284      L1-dcache-loads                                               (39.65%)
     1.710901499          1,313,498      L1-dcache-load-misses     #    1.81% of all L1-dcache accesses  (39.66%)
     1.710901499            174,303      L2-loads                                                      (31.72%)
     1.710901499              4,909      L2-load-misses            #    2.80% of all LL-cache accesses  (38.56%)
     1.710901499            175,959      LLC-loads                                                     (44.48%)
     1.710901499              5,242      LLC-load-misses           #    2.99% of all LL-cache accesses  (44.48%)
     1.761221747        106,997,892      mem_inst_retired.any                                          (44.36%)
     1.761221747            278,158      branch-misses                                                 (44.36%)
     1.761221747        206,778,450      instructions              #    1.59  insn per cycle           (52.31%)
     1.761221747        130,055,151      cycles                                                        (50.28%)
     1.761221747          2,943,547      L1-icache-load-misses                                         (42.33%)
     1.761221747         65,081,059      L1-dcache-loads                                               (39.74%)
     1.761221747          1,420,993      L1-dcache-load-misses     #    2.18% of all L1-dcache accesses  (39.74%)
     1.761221747            210,386      L2-loads                                                      (31.79%)
     1.761221747              6,252      L2-load-misses            #    2.98% of all LL-cache accesses  (31.80%)
     1.761221747            209,070      LLC-loads                                                     (33.81%)
     1.761221747              6,456      LLC-load-misses           #    3.08% of all LL-cache accesses  (41.75%)
     1.811677286        102,819,663      mem_inst_retired.any                                          (37.07%)
     1.811677286            248,412      branch-misses                                                 (44.51%)
     1.811677286        218,569,561      instructions              #    1.67  insn per cycle           (52.43%)
     1.811677286        130,531,681      cycles                                                        (52.43%)
     1.811677286          2,332,360      L1-icache-load-misses                                         (52.44%)
     1.811677286         72,536,698      L1-dcache-loads                                               (47.10%)
     1.811677286          1,206,719      L1-dcache-load-misses     #    1.66% of all L1-dcache accesses  (39.63%)
     1.811677286            211,233      L2-loads                                                      (31.71%)
     1.811677286              4,462      L2-load-misses            #    2.01% of all LL-cache accesses  (31.71%)
     1.811677286            232,968      LLC-loads                                                     (31.71%)
     1.811677286              3,973      LLC-load-misses           #    1.79% of all LL-cache accesses  (31.71%)
     1.862051284         97,705,951      mem_inst_retired.any                                          (31.77%)
     1.862051284            221,443      branch-misses                                                 (32.25%)
     1.862051284        190,884,818      instructions              #    1.47  insn per cycle           (48.13%)
     1.862051284        130,263,215      cycles                                                        (52.34%)
     1.862051284          2,575,761      L1-icache-load-misses                                         (52.34%)
     1.862051284         62,823,405      L1-dcache-loads                                               (52.34%)
     1.862051284          1,271,990      L1-dcache-load-misses     #    2.02% of all L1-dcache accesses  (51.89%)
     1.862051284            178,380      L2-loads                                                      (31.77%)
     1.862051284              5,079      L2-load-misses            #    3.06% of all LL-cache accesses  (31.77%)
     1.862051284            153,371      LLC-loads                                                     (31.77%)
     1.862051284              5,269      LLC-load-misses           #    3.18% of all LL-cache accesses  (31.77%)
     1.912381809         83,094,626      mem_inst_retired.any                                          (31.79%)
     1.912381809            245,261      branch-misses                                                 (31.80%)
     1.912381809        173,033,715      instructions              #    1.33  insn per cycle           (39.74%)
     1.912381809        130,195,155      cycles                                                        (43.46%)
     1.912381809          2,907,729      L1-icache-load-misses                                         (51.41%)
     1.912381809         55,980,016      L1-dcache-loads                                               (52.31%)
     1.912381809          1,593,467      L1-dcache-load-misses     #    2.85% of all L1-dcache accesses  (52.31%)
     1.912381809            186,995      L2-loads                                                      (40.66%)
     1.912381809              4,417      L2-load-misses            #    2.12% of all LL-cache accesses  (32.71%)
     1.912381809            230,292      LLC-loads                                                     (31.80%)
     1.912381809              2,853      LLC-load-misses           #    1.37% of all LL-cache accesses  (31.79%)
     1.962822092        113,863,634      mem_inst_retired.any                                          (31.72%)
     1.962822092            251,880      branch-misses                                                 (31.72%)
     1.962822092        222,539,578      instructions              #    1.71  insn per cycle           (39.65%)
     1.962822092        130,515,433      cycles                                                        (39.65%)
     1.962822092          2,388,701      L1-icache-load-misses                                         (39.65%)
     1.962822092         70,990,307      L1-dcache-loads                                               (46.67%)
     1.962822092          1,181,367      L1-dcache-load-misses     #    1.66% of all L1-dcache accesses  (52.42%)
     1.962822092            160,776      L2-loads                                                      (44.49%)
     1.962822092              3,654      L2-load-misses            #    2.25% of all LL-cache accesses  (44.49%)
     1.962822092            163,951      LLC-loads                                                     (37.49%)
     1.962822092              6,447      LLC-load-misses           #    3.97% of all LL-cache accesses  (31.72%)
     2.013283316         89,409,213      mem_inst_retired.any                                          (34.39%)
     2.013283316            276,458      branch-misses                                                 (31.70%)
     2.013283316        171,269,628      instructions              #    1.31  insn per cycle           (39.63%)
     2.013283316        130,436,464      cycles                                                        (39.62%)
     2.013283316          2,312,389      L1-icache-load-misses                                         (39.63%)
     2.013283316         52,893,502      L1-dcache-loads                                               (39.63%)
     2.013283316          1,303,699      L1-dcache-load-misses     #    2.46% of all L1-dcache accesses  (41.81%)
     2.013283316            155,284      L2-loads                                                      (41.81%)
     2.013283316              2,983      L2-load-misses            #    1.90% of all LL-cache accesses  (44.52%)
     2.013283316            159,140      LLC-loads                                                     (44.52%)
     2.013283316              3,831      LLC-load-misses           #    2.44% of all LL-cache accesses  (42.36%)
     2.063701913        114,384,057      mem_inst_retired.any                                          (39.21%)
     2.063701913            276,787      branch-misses                                                 (34.06%)
     2.063701913        233,130,477      instructions              #    1.92  insn per cycle           (42.57%)
     2.063701913        121,520,137      cycles                                                        (42.57%)
     2.063701913          2,244,624      L1-icache-load-misses                                         (43.76%)
     2.063701913         61,153,428      L1-dcache-loads                                               (43.76%)
     2.063701913          1,282,540      L1-dcache-load-misses     #    2.10% of all L1-dcache accesses  (43.76%)
     2.063701913            195,237      L2-loads                                                      (35.25%)
     2.063701913              2,923      L2-load-misses            #    1.54% of all LL-cache accesses  (39.21%)
     2.063701913            184,618      LLC-loads                                                     (39.21%)
     2.063701913              3,871      LLC-load-misses           #    2.04% of all LL-cache accesses  (39.21%)
     2.114147859         79,731,922      mem_inst_retired.any                                          (44.49%)
     2.114147859            249,285      branch-misses                                                 (44.05%)
     2.114147859        165,529,524      instructions              #    1.27  insn per cycle           (51.98%)
     2.114147859        130,393,188      cycles                                                        (44.05%)
     2.114147859          2,985,754      L1-icache-load-misses                                         (39.64%)
     2.114147859         57,923,874      L1-dcache-loads                                               (39.65%)
     2.114147859          1,654,169      L1-dcache-load-misses     #    2.86% of all L1-dcache accesses  (39.65%)
     2.114147859            175,990      L2-loads                                                      (31.72%)
     2.114147859              3,944      L2-load-misses            #    1.94% of all LL-cache accesses  (32.14%)
     2.114147859            230,862      LLC-loads                                                     (40.07%)
     2.114147859              6,740      LLC-load-misses           #    3.31% of all LL-cache accesses  (44.49%)
     2.164459046        102,548,330      mem_inst_retired.any                                          (43.29%)
     2.164459046            251,805      branch-misses                                                 (44.34%)
     2.164459046        202,398,745      instructions              #    1.56  insn per cycle           (52.29%)
     2.164459046        130,075,857      cycles                                                        (52.30%)
     2.164459046          2,372,509      L1-icache-load-misses                                         (48.78%)
     2.164459046         61,497,666      L1-dcache-loads                                               (40.83%)
     2.164459046          1,435,530      L1-dcache-load-misses     #    2.33% of all L1-dcache accesses  (39.76%)
     2.164459046            211,393      L2-loads                                                      (31.80%)
     2.164459046              4,805      L2-load-misses            #    2.28% of all LL-cache accesses  (31.80%)
     2.164459046            210,059      LLC-loads                                                     (31.80%)
     2.164459046              4,021      LLC-load-misses           #    1.91% of all LL-cache accesses  (35.31%)
     2.214898798        114,359,719      mem_inst_retired.any                                          (31.72%)
     2.214898798            251,551      branch-misses                                                 (38.60%)
     2.214898798        225,440,414      instructions              #    1.73  insn per cycle           (52.42%)
     2.214898798        130,457,805      cycles                                                        (52.42%)
     2.214898798          2,490,183      L1-icache-load-misses                                         (52.42%)
     2.214898798         73,281,460      L1-dcache-loads                                               (52.42%)
     2.214898798          1,284,117      L1-dcache-load-misses     #    1.75% of all L1-dcache accesses  (45.57%)
     2.214898798            155,054      L2-loads                                                      (31.72%)
     2.214898798              4,798      L2-load-misses            #    3.42% of all LL-cache accesses  (31.72%)
     2.214898798            125,348      LLC-loads                                                     (31.72%)
     2.214898798              4,867      LLC-load-misses           #    3.47% of all LL-cache accesses  (31.72%)
     2.265329868         95,292,948      mem_inst_retired.any                                          (31.73%)
     2.265329868            233,696      branch-misses                                                 (31.73%)
     2.265329868        193,725,006      instructions              #    1.49  insn per cycle           (41.69%)
     2.265329868        130,396,491      cycles                                                        (49.62%)
     2.265329868          2,406,367      L1-icache-load-misses                                         (52.40%)
     2.265329868         66,834,438      L1-dcache-loads                                               (52.41%)
     2.265329868          1,155,337      L1-dcache-load-misses     #    1.73% of all L1-dcache accesses  (52.41%)
     2.265329868            119,880      L2-loads                                                      (34.54%)
     2.265329868              4,210      L2-load-misses            #    3.40% of all LL-cache accesses  (31.73%)
     2.265329868            127,903      LLC-loads                                                     (31.73%)
     2.265329868              4,090      LLC-load-misses           #    3.30% of all LL-cache accesses  (31.73%)
     2.315776798         94,202,965      mem_inst_retired.any                                          (31.71%)
     2.315776798            256,762      branch-misses                                                 (31.71%)
     2.315776798        181,120,257      instructions              #    1.39  insn per cycle           (39.64%)
     2.315776798        130,408,618      cycles                                                        (39.63%)
     2.315776798          3,128,045      L1-icache-load-misses                                         (44.78%)
     2.315776798         60,814,432      L1-dcache-loads                                               (52.43%)
     2.315776798          1,273,251      L1-dcache-load-misses     #    2.09% of all L1-dcache accesses  (52.43%)
     2.315776798            137,154      L2-loads                                                      (44.50%)
     2.315776798              4,835      L2-load-misses            #    3.69% of all LL-cache accesses  (39.38%)
     2.315776798            124,686      LLC-loads                                                     (31.72%)
     2.315776798              4,350      LLC-load-misses           #    3.32% of all LL-cache accesses  (31.72%)
     2.366075495        117,288,894      mem_inst_retired.any                                          (31.81%)
     2.366075495            283,905      branch-misses                                                 (31.81%)
     2.366075495        240,058,478      instructions              #    1.85  insn per cycle           (39.76%)
     2.366075495        130,055,673      cycles                                                        (39.76%)
     2.366075495          2,570,625      L1-icache-load-misses                                         (39.76%)
     2.366075495         67,820,777      L1-dcache-loads                                               (40.05%)
     2.366075495          1,457,852      L1-dcache-load-misses     #    2.15% of all L1-dcache accesses  (48.01%)
     2.366075495            177,120      L2-loads                                                      (44.33%)
     2.366075495              4,281      L2-load-misses            #    2.42% of all LL-cache accesses  (44.33%)
     2.366075495            177,410      LLC-loads                                                     (44.05%)
     2.366075495              5,324      LLC-load-misses           #    3.00% of all LL-cache accesses  (36.10%)
     2.416382719         92,676,238      mem_inst_retired.any                                          (40.66%)
     2.416382719            278,350      branch-misses                                                 (32.71%)
     2.416382719        205,043,597      instructions              #    1.58  insn per cycle           (40.67%)
     2.416382719        130,105,181      cycles                                                        (39.76%)
     2.416382719          2,771,149      L1-icache-load-misses                                         (39.75%)
     2.416382719         62,255,342      L1-dcache-loads                                               (39.75%)
     2.416382719          1,373,553      L1-dcache-load-misses     #    2.21% of all L1-dcache accesses  (39.75%)
     2.416382719            180,100      L2-loads                                                      (35.47%)
     2.416382719              4,781      L2-load-misses            #    2.69% of all LL-cache accesses  (43.42%)
     2.416382719            175,604      LLC-loads                                                     (44.35%)
     2.416382719              3,698      LLC-load-misses           #    2.08% of all LL-cache accesses  (44.34%)
     2.466794854        107,882,954      mem_inst_retired.any                                          (44.47%)
     2.466794854            282,923      branch-misses                                                 (44.46%)
     2.466794854        226,794,878      instructions              #    1.74  insn per cycle           (52.40%)
     2.466794854        130,336,352      cycles                                                        (45.38%)
     2.466794854          2,445,643      L1-icache-load-misses                                         (39.68%)
     2.466794854         72,614,317      L1-dcache-loads                                               (39.68%)
     2.466794854          1,290,455      L1-dcache-load-misses     #    1.78% of all L1-dcache accesses  (39.68%)
     2.466794854            163,062      L2-loads                                                      (31.72%)
     2.466794854              3,205      L2-load-misses            #    1.85% of all LL-cache accesses  (31.73%)
     2.466794854            183,853      LLC-loads                                                     (38.74%)
     2.466794854              4,596      LLC-load-misses           #    2.65% of all LL-cache accesses  (44.45%)
     2.517201094         99,854,966      mem_inst_retired.any                                          (41.93%)
     2.517201094            249,076      branch-misses                                                 (44.44%)
     2.517201094        187,427,668      instructions              #    1.44  insn per cycle           (52.38%)
     2.517201094        130,296,601      cycles                                                        (52.38%)
     2.517201094          2,623,809      L1-icache-load-misses                                         (50.15%)
     2.517201094         71,010,507      L1-dcache-loads                                               (42.22%)
     2.517201094          1,208,942      L1-dcache-load-misses     #    1.70% of all L1-dcache accesses  (39.68%)
     2.517201094            148,340      L2-loads                                                      (31.75%)
     2.517201094              4,885      L2-load-misses            #    3.46% of all LL-cache accesses  (31.75%)
     2.517201094            133,864      LLC-loads                                                     (31.75%)
     2.517201094              5,606      LLC-load-misses           #    3.97% of all LL-cache accesses  (33.96%)
#           time             counts unit events
     2.567507664        102,893,123      mem_inst_retired.any                                          (31.80%)
     2.567507664            289,373      branch-misses                                                 (37.22%)
     2.567507664        219,548,118      instructions              #    1.69  insn per cycle           (52.29%)
     2.567507664        130,111,780      cycles                                                        (52.29%)
     2.567507664          2,567,635      L1-icache-load-misses                                         (52.30%)
     2.567507664         70,644,223      L1-dcache-loads                                               (52.30%)
     2.567507664          1,342,430      L1-dcache-load-misses     #    1.90% of all L1-dcache accesses  (46.90%)
     2.567507664            193,156      L2-loads                                                      (31.81%)
     2.567507664              3,518      L2-load-misses            #    1.78% of all LL-cache accesses  (31.80%)
     2.567507664            201,885      LLC-loads                                                     (31.81%)
     2.567507664              4,282      LLC-load-misses           #    2.17% of all LL-cache accesses  (31.80%)
     2.617855693        109,982,455      mem_inst_retired.any                                          (31.78%)
     2.617855693            253,323      branch-misses                                                 (31.78%)
     2.617855693        216,095,741      instructions              #    1.66  insn per cycle           (40.55%)
     2.617855693        130,198,719      cycles                                                        (48.50%)
     2.617855693          2,320,965      L1-icache-load-misses                                         (52.33%)
     2.617855693         69,991,169      L1-dcache-loads                                               (52.33%)
     2.617855693          1,211,718      L1-dcache-load-misses     #    1.73% of all L1-dcache accesses  (52.33%)
     2.617855693            128,385      L2-loads                                                      (35.63%)
     2.617855693              5,254      L2-load-misses            #    4.19% of all LL-cache accesses  (31.78%)
     2.617855693            122,628      LLC-loads                                                     (31.78%)
     2.617855693              4,512      LLC-load-misses           #    3.60% of all LL-cache accesses  (31.78%)
     2.668150236         99,277,921      mem_inst_retired.any                                          (31.81%)
     2.668150236            244,175      branch-misses                                                 (31.81%)
     2.668150236        216,682,756      instructions              #    1.67  insn per cycle           (39.76%)
     2.668150236        130,055,873      cycles                                                        (39.76%)
     2.668150236          2,503,434      L1-icache-load-misses                                         (43.88%)
     2.668150236         69,863,443      L1-dcache-loads                                               (51.83%)
     2.668150236          1,211,768      L1-dcache-load-misses     #    1.73% of all L1-dcache accesses  (52.28%)
     2.668150236            155,214      L2-loads                                                      (44.33%)
     2.668150236              5,185      L2-load-misses            #    3.18% of all LL-cache accesses  (40.23%)
     2.668150236            170,442      LLC-loads                                                     (32.28%)
     2.668150236              3,891      LLC-load-misses           #    2.39% of all LL-cache accesses  (31.81%)
     2.718600332        109,851,217      mem_inst_retired.any                                          (31.71%)
     2.718600332            267,643      branch-misses                                                 (31.71%)
     2.718600332        224,960,703      instructions              #    1.72  insn per cycle           (39.64%)
     2.718600332        130,449,736      cycles                                                        (39.64%)
     2.718600332          2,337,254      L1-icache-load-misses                                         (39.64%)
     2.718600332         77,969,308      L1-dcache-loads                                               (39.64%)
     2.718600332          1,229,992      L1-dcache-load-misses     #    1.58% of all L1-dcache accesses  (47.12%)
     2.718600332            146,768      L2-loads                                                      (44.50%)
     2.718600332              4,847      L2-load-misses            #    3.27% of all LL-cache accesses  (44.50%)
     2.718600332            150,110      LLC-loads                                                     (44.50%)
     2.718600332              4,665      LLC-load-misses           #    3.14% of all LL-cache accesses  (37.04%)
     2.769038199        106,093,919      mem_inst_retired.any                                          (41.85%)
     2.769038199            275,988      branch-misses                                                 (33.93%)
     2.769038199        218,809,132      instructions              #    1.68  insn per cycle           (41.86%)
     2.769038199        130,407,556      cycles                                                        (39.65%)
     2.769038199          2,762,767      L1-icache-load-misses                                         (39.65%)
     2.769038199         63,992,894      L1-dcache-loads                                               (39.65%)
     2.769038199          1,522,039      L1-dcache-load-misses     #    2.38% of all L1-dcache accesses  (39.65%)
     2.769038199            162,027      L2-loads                                                      (34.33%)
     2.769038199              5,361      L2-load-misses            #    3.36% of all LL-cache accesses  (42.27%)
     2.769038199            156,654      LLC-loads                                                     (44.48%)
     2.769038199              4,190      LLC-load-misses           #    2.63% of all LL-cache accesses  (44.49%)
     2.819461268         87,078,165      mem_inst_retired.any                                          (44.48%)
     2.819461268            240,362      branch-misses                                                 (44.48%)
     2.819461268        177,704,432      instructions              #    1.36  insn per cycle           (52.41%)
     2.819461268        130,397,257      cycles                                                        (46.69%)
     2.819461268          2,413,217      L1-icache-load-misses                                         (39.66%)
     2.819461268         58,624,703      L1-dcache-loads                                               (39.66%)
     2.819461268          1,610,330      L1-dcache-load-misses     #    2.75% of all L1-dcache accesses  (39.66%)
     2.819461268            201,352      L2-loads                                                      (31.72%)
     2.819461268              3,804      L2-load-misses            #    1.96% of all LL-cache accesses  (31.72%)
     2.819461268            187,271      LLC-loads                                                     (37.44%)
     2.819461268              4,266      LLC-load-misses           #    2.20% of all LL-cache accesses  (44.48%)
     2.869879618         97,072,489      mem_inst_retired.any                                          (40.60%)
     2.869879618            269,662      branch-misses                                                 (44.46%)
     2.869879618        188,077,309      instructions              #    1.44  insn per cycle           (52.39%)
     2.869879618        130,292,344      cycles                                                        (52.39%)
     2.869879618          2,320,537      L1-icache-load-misses                                         (51.49%)
     2.869879618         55,611,598      L1-dcache-loads                                               (43.57%)
     2.869879618          1,383,821      L1-dcache-load-misses     #    2.49% of all L1-dcache accesses  (39.67%)
     2.869879618            161,932      L2-loads                                                      (31.74%)
     2.869879618              5,189      L2-load-misses            #    3.12% of all LL-cache accesses  (31.74%)
     2.869879618            170,823      LLC-loads                                                     (31.73%)
     2.869879618              4,803      LLC-load-misses           #    2.89% of all LL-cache accesses  (32.62%)
     2.920435226        110,163,045      mem_inst_retired.any                                          (31.65%)
     2.920435226            260,282      branch-misses                                                 (35.70%)
     2.920435226        234,025,894      instructions              #    1.79  insn per cycle           (51.52%)
     2.920435226        130,728,685      cycles                                                        (52.52%)
     2.920435226          2,472,114      L1-icache-load-misses                                         (52.52%)
     2.920435226         70,515,480      L1-dcache-loads                                               (52.52%)
     2.920435226          1,203,788      L1-dcache-load-misses     #    1.71% of all L1-dcache accesses  (48.50%)
     2.920435226            148,675      L2-loads                                                      (31.65%)
     2.920435226              3,936      L2-load-misses            #    2.69% of all LL-cache accesses  (31.65%)
     2.920435226            143,811      LLC-loads                                                     (31.65%)
     2.920435226              4,173      LLC-load-misses           #    2.85% of all LL-cache accesses  (31.66%)
     2.970857083        107,472,752      mem_inst_retired.any                                          (31.73%)
     2.970857083            252,151      branch-misses                                                 (31.73%)
     2.970857083        216,765,385      instructions              #    1.66  insn per cycle           (39.66%)
     2.970857083        130,409,941      cycles                                                        (46.58%)
     2.970857083          2,457,828      L1-icache-load-misses                                         (52.40%)
     2.970857083         70,432,927      L1-dcache-loads                                               (52.41%)
     2.970857083          1,324,287      L1-dcache-load-misses     #    1.88% of all L1-dcache accesses  (52.40%)
     2.970857083            145,990      L2-loads                                                      (37.57%)
     2.970857083              5,177      L2-load-misses            #    3.78% of all LL-cache accesses  (31.73%)
     2.970857083            128,214      LLC-loads                                                     (31.73%)
     2.970857083              4,664      LLC-load-misses           #    3.40% of all LL-cache accesses  (31.73%)
     3.021155244        102,194,309      mem_inst_retired.any                                          (31.81%)
     3.021155244            239,717      branch-misses                                                 (31.81%)
     3.021155244        180,254,920      instructions              #    1.39  insn per cycle           (39.76%)
     3.021155244        130,027,334      cycles                                                        (39.76%)
     3.021155244          3,030,459      L1-icache-load-misses                                         (41.88%)
     3.021155244         66,722,928      L1-dcache-loads                                               (49.84%)
     3.021155244          1,396,270      L1-dcache-load-misses     #    2.09% of all L1-dcache accesses  (52.28%)
     3.021155244            162,879      L2-loads                                                      (44.33%)
     3.021155244              6,068      L2-load-misses            #    4.19% of all LL-cache accesses  (42.23%)
     3.021155244            127,030      LLC-loads                                                     (34.27%)
     3.021155244              5,629      LLC-load-misses           #    3.88% of all LL-cache accesses  (31.81%)
     3.071470041         89,991,257      mem_inst_retired.any                                          (31.80%)
     3.071470041            252,832      branch-misses                                                 (31.79%)
     3.071470041        182,639,948      instructions              #    1.40  insn per cycle           (39.74%)
     3.071470041        130,131,940      cycles                                                        (39.74%)
     3.071470041          2,736,601      L1-icache-load-misses                                         (39.74%)
     3.071470041         69,056,529      L1-dcache-loads                                               (39.75%)
     3.071470041          1,300,579      L1-dcache-load-misses     #    1.88% of all L1-dcache accesses  (45.25%)
     3.071470041            158,395      L2-loads                                                      (44.36%)
     3.071470041              5,133      L2-load-misses            #    3.13% of all LL-cache accesses  (44.36%)
     3.071470041            169,924      LLC-loads                                                     (44.36%)
     3.071470041              6,812      LLC-load-misses           #    4.15% of all LL-cache accesses  (38.87%)
     3.121808895        106,040,773      mem_inst_retired.any                                          (43.48%)
     3.121808895            273,487      branch-misses                                                 (35.53%)
     3.121808895        219,414,858      instructions              #    1.69  insn per cycle           (43.48%)
     3.121808895        130,149,446      cycles                                                        (39.72%)
     3.121808895          2,797,382      L1-icache-load-misses                                         (39.72%)
     3.121808895         73,731,809      L1-dcache-loads                                               (39.72%)
     3.121808895          1,228,759      L1-dcache-load-misses     #    1.67% of all L1-dcache accesses  (39.72%)
     3.121808895            145,711      L2-loads                                                      (32.68%)
     3.121808895              5,187      L2-load-misses            #    3.58% of all LL-cache accesses  (40.61%)
     3.121808895            143,728      LLC-loads                                                     (44.39%)
     3.121808895              3,706      LLC-load-misses           #    2.56% of all LL-cache accesses  (44.38%)
     3.172127209        116,710,259      mem_inst_retired.any                                          (44.35%)
     3.172127209            256,703      branch-misses                                                 (44.35%)
     3.172127209        225,687,888      instructions              #    1.73  insn per cycle           (52.30%)
     3.172127209        130,114,048      cycles                                                        (48.10%)
     3.172127209          2,322,082      L1-icache-load-misses                                         (40.16%)
     3.172127209         73,372,777      L1-dcache-loads                                               (39.74%)
     3.172127209          1,240,814      L1-dcache-load-misses     #    1.69% of all L1-dcache accesses  (39.75%)
     3.172127209            132,440      L2-loads                                                      (31.80%)
     3.172127209              5,132      L2-load-misses            #    3.97% of all LL-cache accesses  (31.80%)
     3.172127209            126,278      LLC-loads                                                     (35.98%)
     3.172127209              5,061      LLC-load-misses           #    3.91% of all LL-cache accesses  (43.92%)
     3.222450587        120,918,251      mem_inst_retired.any                                          (39.35%)
     3.222450587            277,225      branch-misses                                                 (44.36%)
     3.222450587        228,511,743      instructions              #    1.76  insn per cycle           (52.31%)
     3.222450587        130,166,220      cycles                                                        (52.31%)
     3.222450587          2,735,122      L1-icache-load-misses                                         (52.31%)
     3.222450587         74,214,392      L1-dcache-loads                                               (44.78%)
     3.222450587          1,231,882      L1-dcache-load-misses     #    1.66% of all L1-dcache accesses  (39.74%)
     3.222450587            120,447      L2-loads                                                      (31.79%)
     3.222450587              4,916      L2-load-misses            #    4.22% of all LL-cache accesses  (31.79%)
     3.222450587            112,286      LLC-loads                                                     (31.79%)
     3.222450587              5,444      LLC-load-misses           #    4.68% of all LL-cache accesses  (31.80%)
     3.272989043        111,672,200      mem_inst_retired.any                                          (31.66%)
     3.272989043            234,810      branch-misses                                                 (34.58%)
     3.272989043        225,896,979      instructions              #    1.73  insn per cycle           (50.41%)
     3.272989043        130,662,463      cycles                                                        (52.50%)
     3.272989043          2,578,886      L1-icache-load-misses                                         (52.50%)
     3.272989043         71,201,321      L1-dcache-loads                                               (52.50%)
     3.272989043          1,193,566      L1-dcache-load-misses     #    1.68% of all L1-dcache accesses  (49.61%)
     3.272989043            126,208      L2-loads                                                      (31.66%)
     3.272989043              4,566      L2-load-misses            #    3.94% of all LL-cache accesses  (31.67%)
     3.272989043            105,595      LLC-loads                                                     (31.67%)
     3.272989043              4,730      LLC-load-misses           #    4.08% of all LL-cache accesses  (31.67%)
     3.323425115        103,441,609      mem_inst_retired.any                                          (31.63%)
     3.323425115            228,884      branch-misses                                                 (31.76%)
     3.323425115        188,318,209      instructions              #    1.45  insn per cycle           (39.70%)
     3.323425115        130,273,694      cycles                                                        (45.54%)
     3.323425115          2,837,902      L1-icache-load-misses                                         (52.48%)
     3.323425115         65,128,333      L1-dcache-loads                                               (52.49%)
     3.323425115          1,285,180      L1-dcache-load-misses     #    1.97% of all L1-dcache accesses  (52.49%)
     3.323425115            152,132      L2-loads                                                      (38.73%)
     3.323425115              5,858      L2-load-misses            #    4.30% of all LL-cache accesses  (31.63%)
     3.323425115            120,017      LLC-loads                                                     (31.63%)
     3.323425115              6,278      LLC-load-misses           #    4.61% of all LL-cache accesses  (31.63%)
     3.373774127        108,086,883      mem_inst_retired.any                                          (31.78%)
     3.373774127            252,464      branch-misses                                                 (31.78%)
     3.373774127        217,695,374      instructions              #    1.67  insn per cycle           (39.72%)
     3.373774127        130,217,603      cycles                                                        (39.72%)
     3.373774127          2,136,819      L1-icache-load-misses                                         (40.71%)
     3.373774127         75,791,145      L1-dcache-loads                                               (48.65%)
     3.373774127          1,114,459      L1-dcache-load-misses     #    1.47% of all L1-dcache accesses  (52.33%)
     3.373774127            112,765      L2-loads                                                      (44.39%)
     3.373774127              4,783      L2-load-misses            #    4.17% of all LL-cache accesses  (43.42%)
     3.373774127            116,494      LLC-loads                                                     (35.48%)
     3.373774127              3,165      LLC-load-misses           #    2.76% of all LL-cache accesses  (31.78%)
     3.424220496        108,293,362      mem_inst_retired.any                                          (32.36%)
     3.424220496            261,159      branch-misses                                                 (31.75%)
     3.424220496        228,357,471      instructions              #    1.75  insn per cycle           (39.69%)
     3.424220496        130,252,323      cycles                                                        (39.69%)
     3.424220496          2,471,548      L1-icache-load-misses                                         (39.69%)
     3.424220496         67,251,234      L1-dcache-loads                                               (39.68%)
     3.424220496          1,146,858      L1-dcache-load-misses     #    1.71% of all L1-dcache accesses  (43.89%)
     3.424220496            161,003      L2-loads                                                      (43.82%)
     3.424220496              4,097      L2-load-misses            #    2.62% of all LL-cache accesses  (44.42%)
     3.424220496            151,378      LLC-loads                                                     (44.42%)
     3.424220496              5,183      LLC-load-misses           #    3.32% of all LL-cache accesses  (40.26%)
     3.474669887        102,467,253      mem_inst_retired.any                                          (44.51%)
     3.474669887            242,890      branch-misses                                                 (37.16%)
     3.474669887        214,091,432      instructions              #    1.64  insn per cycle           (45.07%)
     3.474669887        130,414,043      cycles                                                        (39.63%)
     3.474669887          2,655,022      L1-icache-load-misses                                         (39.63%)
     3.474669887         72,366,696      L1-dcache-loads                                               (39.63%)
     3.474669887          1,138,759      L1-dcache-load-misses     #    1.57% of all L1-dcache accesses  (39.63%)
     3.474669887            123,364      L2-loads                                                      (31.72%)
     3.474669887              6,030      L2-load-misses            #    4.69% of all LL-cache accesses  (39.05%)
     3.474669887            133,693      LLC-loads                                                     (44.51%)
     3.474669887              4,459      LLC-load-misses           #    3.47% of all LL-cache accesses  (44.51%)
     3.525104603        109,148,398      mem_inst_retired.any                                          (44.48%)
     3.525104603            272,159      branch-misses                                                 (44.47%)
     3.525104603        239,909,602      instructions              #    1.84  insn per cycle           (52.41%)
     3.525104603        130,379,125      cycles                                                        (49.93%)
     3.525104603          2,305,357      L1-icache-load-misses                                         (42.01%)
     3.525104603         78,110,246      L1-dcache-loads                                               (39.66%)
     3.525104603          1,163,162      L1-dcache-load-misses     #    1.49% of all L1-dcache accesses  (39.66%)
     3.525104603            131,950      L2-loads                                                      (31.73%)
     3.525104603              5,018      L2-load-misses            #    3.58% of all LL-cache accesses  (31.73%)
     3.525104603            148,523      LLC-loads                                                     (34.19%)
     3.525104603              5,905      LLC-load-misses           #    4.21% of all LL-cache accesses  (42.12%)
     3.575567260        109,272,574      mem_inst_retired.any                                          (37.30%)
     3.575567260            260,594      branch-misses                                                 (44.51%)
     3.575567260        227,880,484      instructions              #    1.75  insn per cycle           (52.44%)
     3.575567260        130,538,706      cycles                                                        (52.44%)
     3.575567260          2,397,032      L1-icache-load-misses                                         (52.44%)
     3.575567260         70,138,053      L1-dcache-loads                                               (46.88%)
     3.575567260          1,367,147      L1-dcache-load-misses     #    1.95% of all L1-dcache accesses  (39.64%)
     3.575567260            151,340      L2-loads                                                      (31.71%)
     3.575567260              6,392      L2-load-misses            #    4.32% of all LL-cache accesses  (31.71%)
     3.575567260            144,894      LLC-loads                                                     (31.71%)
     3.575567260              6,305      LLC-load-misses           #    4.26% of all LL-cache accesses  (31.70%)
     3.626003715        100,747,443      mem_inst_retired.any                                          (31.72%)
     3.626003715            256,632      branch-misses                                                 (32.43%)
     3.626003715        191,170,411      instructions              #    1.47  insn per cycle           (48.29%)
     3.626003715        130,385,779      cycles                                                        (52.41%)
     3.626003715          2,693,885      L1-icache-load-misses                                         (52.41%)
     3.626003715         64,881,624      L1-dcache-loads                                               (52.41%)
     3.626003715          1,269,744      L1-dcache-load-misses     #    1.96% of all L1-dcache accesses  (51.73%)
     3.626003715            168,746      L2-loads                                                      (31.72%)
     3.626003715              4,677      L2-load-misses            #    2.75% of all LL-cache accesses  (31.73%)
     3.626003715            171,247      LLC-loads                                                     (31.73%)
     3.626003715              3,278      LLC-load-misses           #    1.93% of all LL-cache accesses  (31.72%)
     3.676448914        108,997,131      mem_inst_retired.any                                          (31.71%)
     3.676448914            274,407      branch-misses                                                 (31.71%)
     3.676448914        229,503,878      instructions              #    1.76  insn per cycle           (39.64%)
     3.676448914        130,455,014      cycles                                                        (43.45%)
     3.676448914          2,655,760      L1-icache-load-misses                                         (51.38%)
     3.676448914         69,335,658      L1-dcache-loads                                               (52.43%)
     3.676448914          1,346,277      L1-dcache-load-misses     #    1.94% of all L1-dcache accesses  (52.42%)
     3.676448914            154,769      L2-loads                                                      (40.71%)
     3.676448914              5,155      L2-load-misses            #    3.57% of all LL-cache accesses  (32.78%)
     3.676448914            134,100      LLC-loads                                                     (31.72%)
     3.676448914              5,309      LLC-load-misses           #    3.68% of all LL-cache accesses  (31.71%)
     3.726902299        106,075,869      mem_inst_retired.any                                          (31.71%)
     3.726902299            225,204      branch-misses                                                 (31.71%)
     3.726902299        193,703,690      instructions              #    1.48  insn per cycle           (39.64%)
     3.726902299        130,447,107      cycles                                                        (39.63%)
     3.726902299          2,261,880      L1-icache-load-misses                                         (39.63%)
     3.726902299         71,429,467      L1-dcache-loads                                               (46.52%)
     3.726902299          1,221,737      L1-dcache-load-misses     #    1.71% of all L1-dcache accesses  (52.43%)
     3.726902299            125,926      L2-loads                                                      (44.51%)
     3.726902299              7,784      L2-load-misses            #    6.53% of all LL-cache accesses  (44.51%)
     3.726902299            112,330      LLC-loads                                                     (37.64%)
     3.726902299              6,413      LLC-load-misses           #    5.38% of all LL-cache accesses  (31.71%)
     3.777341799        110,449,206      mem_inst_retired.any                                          (34.53%)
     3.777341799            255,702      branch-misses                                                 (31.72%)
     3.777341799        230,835,513      instructions              #    1.77  insn per cycle           (39.65%)
     3.777341799        130,428,144      cycles                                                        (39.65%)
     3.777341799          2,323,819      L1-icache-load-misses                                         (39.65%)
     3.777341799         60,747,762      L1-dcache-loads                                               (39.65%)
     3.777341799          1,411,203      L1-dcache-load-misses     #    2.32% of all L1-dcache accesses  (41.67%)
     3.777341799            172,097      L2-loads                                                      (41.66%)
     3.777341799              4,870      L2-load-misses            #    2.97% of all LL-cache accesses  (44.49%)
     3.777341799            156,261      LLC-loads                                                     (44.49%)
     3.777341799              4,575      LLC-load-misses           #    2.79% of all LL-cache accesses  (42.49%)
#           time             counts unit events
     3.827902074         91,150,706      mem_inst_retired.any                                          (44.64%)
     3.827902074            256,752      branch-misses                                                 (39.52%)
     3.827902074        207,733,418      instructions              #    1.59  insn per cycle           (47.44%)
     3.827902074        130,721,126      cycles                                                        (39.54%)
     3.827902074          1,903,318      L1-icache-load-misses                                         (39.54%)
     3.827902074         69,618,466      L1-dcache-loads                                               (39.54%)
     3.827902074          1,159,308      L1-dcache-load-misses     #    1.67% of all L1-dcache accesses  (39.55%)
     3.827902074            146,367      L2-loads                                                      (31.64%)
     3.827902074              5,328      L2-load-misses            #    3.64% of all LL-cache accesses  (36.73%)
     3.827902074            146,055      LLC-loads                                                     (44.63%)
     3.827902074              4,834      LLC-load-misses           #    3.31% of all LL-cache accesses  (44.64%)
     3.878385405        108,378,782      mem_inst_retired.any                                          (44.52%)
     3.878385405            286,603      branch-misses                                                 (44.52%)
     3.878385405        215,037,474      instructions              #    1.65  insn per cycle           (52.44%)
     3.878385405        130,495,402      cycles                                                        (52.43%)
     3.878385405          2,687,321      L1-icache-load-misses                                         (44.51%)
     3.878385405         72,637,403      L1-dcache-loads                                               (39.62%)
     3.878385405          1,207,679      L1-dcache-load-misses     #    1.66% of all L1-dcache accesses  (39.63%)
     3.878385405            149,537      L2-loads                                                      (31.70%)
     3.878385405              4,302      L2-load-misses            #    2.97% of all LL-cache accesses  (31.70%)
     3.878385405            140,251      LLC-loads                                                     (31.71%)
     3.878385405              4,863      LLC-load-misses           #    3.36% of all LL-cache accesses  (39.62%)
     3.928839492         95,806,786      mem_inst_retired.any                                          (34.77%)
     3.928839492            259,166      branch-misses                                                 (42.69%)
     3.928839492        229,773,885      instructions              #    1.76  insn per cycle           (52.43%)
     3.928839492        130,453,641      cycles                                                        (52.43%)
     3.928839492          2,307,807      L1-icache-load-misses                                         (52.43%)
     3.928839492         78,556,463      L1-dcache-loads                                               (49.40%)
     3.928839492          1,392,160      L1-dcache-load-misses     #    1.77% of all L1-dcache accesses  (41.47%)
     3.928839492            188,397      L2-loads                                                      (31.71%)
     3.928839492              2,721      L2-load-misses            #    1.41% of all LL-cache accesses  (31.71%)
     3.928839492            197,055      LLC-loads                                                     (31.71%)
     3.928839492              3,160      LLC-load-misses           #    1.64% of all LL-cache accesses  (31.70%)
     3.979319557        115,177,691      mem_inst_retired.any                                          (31.70%)
     3.979319557            266,163      branch-misses                                                 (31.69%)
     3.979319557        240,520,564      instructions              #    1.84  insn per cycle           (45.73%)
     3.979319557        130,552,244      cycles                                                        (52.45%)
     3.979319557          2,480,844      L1-icache-load-misses                                         (52.46%)
     3.979319557         69,030,663      L1-dcache-loads                                               (52.46%)
     3.979319557          1,159,110      L1-dcache-load-misses     #    1.68% of all L1-dcache accesses  (52.46%)
     3.979319557            122,644      L2-loads                                                      (31.70%)
     3.979319557              5,707      L2-load-misses            #    4.49% of all LL-cache accesses  (31.70%)
     3.979319557            131,374      LLC-loads                                                     (31.70%)
     3.979319557              4,656      LLC-load-misses           #    3.67% of all LL-cache accesses  (31.70%)
     4.029773963        115,802,832      mem_inst_retired.any                                          (31.71%)
     4.029773963            241,684      branch-misses                                                 (31.71%)
     4.029773963        220,956,300      instructions              #    1.69  insn per cycle           (39.64%)
     4.029773963        130,451,584      cycles                                                        (40.83%)
     4.029773963          2,583,557      L1-icache-load-misses                                         (48.76%)
     4.029773963         69,162,641      L1-dcache-loads                                               (52.43%)
     4.029773963          1,167,266      L1-dcache-load-misses     #    1.69% of all L1-dcache accesses  (52.43%)
     4.029773963            151,628      L2-loads                                                      (43.33%)
     4.029773963              6,354      L2-load-misses            #    4.72% of all LL-cache accesses  (35.41%)
     4.029773963            117,704      LLC-loads                                                     (31.71%)
     4.029773963              5,802      LLC-load-misses           #    4.31% of all LL-cache accesses  (31.71%)
     4.080263022        107,631,990      mem_inst_retired.any                                          (31.69%)
     4.080263022            249,819      branch-misses                                                 (31.69%)
     4.080263022        213,834,212      instructions              #    1.64  insn per cycle           (39.61%)
     4.080263022        130,545,887      cycles                                                        (39.61%)
     4.080263022          2,678,249      L1-icache-load-misses                                         (39.61%)
     4.080263022         66,142,611      L1-dcache-loads                                               (43.87%)
     4.080263022          1,212,980      L1-dcache-load-misses     #    1.83% of all L1-dcache accesses  (51.79%)
     4.080263022            140,681      L2-loads                                                      (44.53%)
     4.080263022              5,332      L2-load-misses            #    4.06% of all LL-cache accesses  (44.53%)
     4.080263022            122,240      LLC-loads                                                     (40.30%)
     4.080263022              5,771      LLC-load-misses           #    4.39% of all LL-cache accesses  (32.38%)
     4.130622976        104,731,369      mem_inst_retired.any                                          (37.12%)
     4.130622976            261,181      branch-misses                                                 (31.77%)
     4.130622976        239,518,575      instructions              #    1.84  insn per cycle           (39.71%)
     4.130622976        130,262,321      cycles                                                        (39.71%)
     4.130622976          2,317,733      L1-icache-load-misses                                         (39.71%)
     4.130622976         77,090,230      L1-dcache-loads                                               (39.71%)
     4.130622976          1,194,300      L1-dcache-load-misses     #    1.55% of all L1-dcache accesses  (39.71%)
     4.130622976            153,679      L2-loads                                                      (39.04%)
     4.130622976              4,425      L2-load-misses            #    2.93% of all LL-cache accesses  (44.40%)
     4.130622976            148,708      LLC-loads                                                     (44.40%)
     4.130622976              3,607      LLC-load-misses           #    2.39% of all LL-cache accesses  (44.41%)
     4.181066435        112,327,138      mem_inst_retired.any                                          (44.49%)
     4.181066435            280,376      branch-misses                                                 (41.91%)
     4.181066435        235,165,742      instructions              #    1.80  insn per cycle           (49.84%)
     4.181066435        130,427,979      cycles                                                        (41.92%)
     4.181066435          2,279,157      L1-icache-load-misses                                         (39.65%)
     4.181066435         77,895,794      L1-dcache-loads                                               (39.64%)
     4.181066435          1,110,317      L1-dcache-load-misses     #    1.43% of all L1-dcache accesses  (39.65%)
     4.181066435            135,081      L2-loads                                                      (31.72%)
     4.181066435              3,719      L2-load-misses            #    2.51% of all LL-cache accesses  (34.28%)
     4.181066435            161,515      LLC-loads                                                     (42.21%)
     4.181066435              3,989      LLC-load-misses           #    2.69% of all LL-cache accesses  (44.49%)
     4.231394322         91,600,872      mem_inst_retired.any                                          (44.37%)
     4.231394322            229,442      branch-misses                                                 (44.37%)
     4.231394322        201,397,009      instructions              #    1.55  insn per cycle           (52.31%)
     4.231394322        130,157,959      cycles                                                        (52.31%)
     4.231394322          2,468,309      L1-icache-load-misses                                         (46.64%)
     4.231394322         71,809,869      L1-dcache-loads                                               (39.74%)
     4.231394322          1,380,769      L1-dcache-load-misses     #    1.92% of all L1-dcache accesses  (39.74%)
     4.231394322            143,933      L2-loads                                                      (31.79%)
     4.231394322              3,856      L2-load-misses            #    2.90% of all LL-cache accesses  (31.79%)
     4.231394322            122,353      LLC-loads                                                     (31.79%)
     4.231394322              5,996      LLC-load-misses           #    4.50% of all LL-cache accesses  (37.45%)
     4.281701201        106,370,160      mem_inst_retired.any                                          (32.87%)
     4.281701201            262,955      branch-misses                                                 (40.81%)
     4.281701201        201,107,965      instructions              #    1.55  insn per cycle           (52.29%)
     4.281701201        130,058,402      cycles                                                        (52.29%)
     4.281701201          2,441,779      L1-icache-load-misses                                         (52.29%)
     4.281701201         68,079,849      L1-dcache-loads                                               (51.25%)
     4.281701201          1,201,152      L1-dcache-load-misses     #    1.76% of all L1-dcache accesses  (43.30%)
     4.281701201            145,980      L2-loads                                                      (31.80%)
     4.281701201              5,213      L2-load-misses            #    3.60% of all LL-cache accesses  (31.80%)
     4.281701201            143,549      LLC-loads                                                     (31.81%)
     4.281701201              5,080      LLC-load-misses           #    3.51% of all LL-cache accesses  (31.81%)
     4.332125994        100,981,196      mem_inst_retired.any                                          (31.73%)
     4.332125994            259,305      branch-misses                                                 (31.73%)
     4.332125994        194,812,388      instructions              #    1.49  insn per cycle           (44.08%)
     4.332125994        130,394,079      cycles                                                        (52.01%)
     4.332125994          2,514,807      L1-icache-load-misses                                         (52.40%)
     4.332125994         68,373,071      L1-dcache-loads                                               (52.40%)
     4.332125994          1,277,085      L1-dcache-load-misses     #    1.87% of all L1-dcache accesses  (52.40%)
     4.332125994            131,915      L2-loads                                                      (32.15%)
     4.332125994              5,552      L2-load-misses            #    3.91% of all LL-cache accesses  (31.73%)
     4.332125994            152,174      LLC-loads                                                     (31.74%)
     4.332125994              6,835      LLC-load-misses           #    4.81% of all LL-cache accesses  (31.73%)
     4.382569249         95,813,046      mem_inst_retired.any                                          (31.80%)
     4.382569249            218,274      branch-misses                                                 (31.80%)
     4.382569249        179,942,201      instructions              #    1.38  insn per cycle           (39.75%)
     4.382569249        130,113,237      cycles                                                        (39.75%)
     4.382569249          2,773,690      L1-icache-load-misses                                         (47.31%)
     4.382569249         63,874,923      L1-dcache-loads                                               (52.56%)
     4.382569249          1,406,648      L1-dcache-load-misses     #    2.20% of all L1-dcache accesses  (52.30%)
     4.382569249            202,680      L2-loads                                                      (44.35%)
     4.382569249              4,857      L2-load-misses            #    2.42% of all LL-cache accesses  (36.81%)
     4.382569249            198,152      LLC-loads                                                     (31.54%)
     4.382569249              4,952      LLC-load-misses           #    2.47% of all LL-cache accesses  (31.80%)
     4.432990180        102,276,780      mem_inst_retired.any                                          (31.73%)
     4.432990180            257,992      branch-misses                                                 (31.74%)
     4.432990180        233,567,477      instructions              #    1.79  insn per cycle           (39.67%)
     4.432990180        130,392,320      cycles                                                        (39.67%)
     4.432990180          2,398,618      L1-icache-load-misses                                         (39.66%)
     4.432990180         71,329,489      L1-dcache-loads                                               (42.36%)
     4.432990180          1,203,612      L1-dcache-load-misses     #    1.69% of all L1-dcache accesses  (50.28%)
     4.432990180            138,818      L2-loads                                                      (44.46%)
     4.432990180              4,518      L2-load-misses            #    3.30% of all LL-cache accesses  (44.46%)
     4.432990180            134,609      LLC-loads                                                     (41.79%)
     4.432990180              3,130      LLC-load-misses           #    2.29% of all LL-cache accesses  (33.86%)
     4.483288651        109,955,774      mem_inst_retired.any                                          (38.48%)
     4.483288651            273,236      branch-misses                                                 (31.81%)
     4.483288651        212,346,759      instructions              #    1.63  insn per cycle           (39.77%)
     4.483288651        130,037,321      cycles                                                        (39.76%)
     4.483288651          2,499,771      L1-icache-load-misses                                         (39.76%)
     4.483288651         68,630,797      L1-dcache-loads                                               (39.76%)
     4.483288651          1,258,965      L1-dcache-load-misses     #    1.83% of all L1-dcache accesses  (39.77%)
     4.483288651            126,036      L2-loads                                                      (37.65%)
     4.483288651              4,383      L2-load-misses            #    3.23% of all LL-cache accesses  (44.33%)
     4.483288651            144,966      LLC-loads                                                     (44.33%)
     4.483288651              5,032      LLC-load-misses           #    3.71% of all LL-cache accesses  (44.33%)
     4.533624641         84,583,510      mem_inst_retired.any                                          (44.37%)
     4.533624641            219,507      branch-misses                                                 (43.11%)
     4.533624641        195,949,807      instructions              #    1.51  insn per cycle           (51.06%)
     4.533624641        130,147,192      cycles                                                        (43.12%)
     4.533624641          2,215,295      L1-icache-load-misses                                         (39.73%)
     4.533624641         74,797,491      L1-dcache-loads                                               (39.73%)
     4.533624641          1,368,753      L1-dcache-load-misses     #    1.83% of all L1-dcache accesses  (39.73%)
     4.533624641            183,532      L2-loads                                                      (31.78%)
     4.533624641              5,194      L2-load-misses            #    2.81% of all LL-cache accesses  (33.04%)
     4.533624641            185,694      LLC-loads                                                     (40.98%)
     4.533624641              3,657      LLC-load-misses           #    1.98% of all LL-cache accesses  (44.37%)
     4.584080432        100,899,738      mem_inst_retired.any                                          (44.20%)
     4.584080432            266,051      branch-misses                                                 (44.49%)
     4.584080432        228,819,407      instructions              #    1.75  insn per cycle           (52.42%)
     4.584080432        130,388,978      cycles                                                        (52.42%)
     4.584080432          2,423,154      L1-icache-load-misses                                         (47.89%)
     4.584080432         74,607,992      L1-dcache-loads                                               (39.96%)
     4.584080432          1,156,607      L1-dcache-load-misses     #    1.55% of all L1-dcache accesses  (39.65%)
     4.584080432            126,005      L2-loads                                                      (31.72%)
     4.584080432              6,743      L2-load-misses            #    4.90% of all LL-cache accesses  (31.72%)
     4.584080432            149,321      LLC-loads                                                     (31.72%)
     4.584080432              4,097      LLC-load-misses           #    2.98% of all LL-cache accesses  (36.24%)
     4.634483717        111,041,293      mem_inst_retired.any                                          (31.74%)
     4.634483717            272,897      branch-misses                                                 (39.38%)
     4.634483717        231,105,533      instructions              #    1.77  insn per cycle           (52.39%)
     4.634483717        130,389,742      cycles                                                        (52.39%)
     4.634483717          2,293,354      L1-icache-load-misses                                         (52.39%)
     4.634483717         71,024,877      L1-dcache-loads                                               (52.39%)
     4.634483717          1,376,742      L1-dcache-load-misses     #    1.94% of all L1-dcache accesses  (44.77%)
     4.634483717            176,141      L2-loads                                                      (31.74%)
     4.634483717              3,811      L2-load-misses            #    2.26% of all LL-cache accesses  (31.74%)
     4.634483717            160,703      LLC-loads                                                     (31.74%)
     4.634483717              4,436      LLC-load-misses           #    2.63% of all LL-cache accesses  (31.74%)
     4.684921845         91,655,978      mem_inst_retired.any                                          (31.72%)
     4.684921845            255,157      branch-misses                                                 (31.72%)
     4.684921845        200,268,472      instructions              #    1.54  insn per cycle           (42.51%)
     4.684921845        130,444,121      cycles                                                        (50.44%)
     4.684921845          2,765,025      L1-icache-load-misses                                         (52.41%)
     4.684921845         68,879,547      L1-dcache-loads                                               (52.41%)
     4.684921845          1,285,207      L1-dcache-load-misses     #    1.87% of all L1-dcache accesses  (52.41%)
     4.684921845            156,790      L2-loads                                                      (33.71%)
     4.684921845              3,438      L2-load-misses            #    2.17% of all LL-cache accesses  (31.73%)
     4.684921845            159,660      LLC-loads                                                     (31.73%)
     4.684921845              3,927      LLC-load-misses           #    2.48% of all LL-cache accesses  (31.73%)
     4.735248535        110,263,314      mem_inst_retired.any                                          (31.79%)
     4.735248535            269,765      branch-misses                                                 (31.79%)
     4.735248535        226,409,890      instructions              #    1.74  insn per cycle           (39.74%)
     4.735248535        130,163,546      cycles                                                        (39.74%)
     4.735248535          2,497,093      L1-icache-load-misses                                         (45.71%)
     4.735248535         67,858,473      L1-dcache-loads                                               (52.32%)
     4.735248535          1,240,169      L1-dcache-load-misses     #    1.83% of all L1-dcache accesses  (52.32%)
     4.735248535            136,010      L2-loads                                                      (44.37%)
     4.735248535              4,857      L2-load-misses            #    3.68% of all LL-cache accesses  (38.41%)
     4.735248535            128,130      LLC-loads                                                     (31.79%)
     4.735248535              4,360      LLC-load-misses           #    3.30% of all LL-cache accesses  (31.79%)
     4.785635608        104,193,834      mem_inst_retired.any                                          (31.75%)
     4.785635608            243,119      branch-misses                                                 (31.76%)
     4.785635608        195,878,606      instructions              #    1.50  insn per cycle           (39.69%)
     4.785635608        130,249,484      cycles                                                        (39.69%)
     4.785635608          2,739,054      L1-icache-load-misses                                         (39.69%)
     4.785635608         66,047,664      L1-dcache-loads                                               (41.03%)
     4.785635608          1,209,242      L1-dcache-load-misses     #    1.83% of all L1-dcache accesses  (48.96%)
     4.785635608            124,123      L2-loads                                                      (44.43%)
     4.785635608              4,522      L2-load-misses            #    3.83% of all LL-cache accesses  (44.42%)
     4.785635608            112,010      LLC-loads                                                     (43.11%)
     4.785635608              5,183      LLC-load-misses           #    4.39% of all LL-cache accesses  (35.17%)
     4.835927288        106,177,531      mem_inst_retired.any                                          (39.78%)
     4.835927288            237,631      branch-misses                                                 (31.83%)
     4.835927288        199,160,632      instructions              #    1.53  insn per cycle           (39.78%)
     4.835927288        130,076,725      cycles                                                        (39.75%)
     4.835927288          2,318,303      L1-icache-load-misses                                         (39.75%)
     4.835927288         65,406,793      L1-dcache-loads                                               (39.75%)
     4.835927288          1,447,899      L1-dcache-load-misses     #    2.21% of all L1-dcache accesses  (39.75%)
     4.835927288            169,641      L2-loads                                                      (36.35%)
     4.835927288              5,144      L2-load-misses            #    3.34% of all LL-cache accesses  (44.30%)
     4.835927288            138,498      LLC-loads                                                     (44.35%)
     4.835927288              4,837      LLC-load-misses           #    3.14% of all LL-cache accesses  (44.34%)
     4.886260608        103,413,898      mem_inst_retired.any                                          (44.35%)
     4.886260608            245,908      branch-misses                                                 (44.35%)
     4.886260608        215,738,791      instructions              #    1.66  insn per cycle           (52.30%)
     4.886260608        130,086,666      cycles                                                        (44.39%)
     4.886260608          2,346,514      L1-icache-load-misses                                         (39.75%)
     4.886260608         64,939,188      L1-dcache-loads                                               (39.75%)
     4.886260608          1,323,470      L1-dcache-load-misses     #    2.04% of all L1-dcache accesses  (39.75%)
     4.886260608            155,714      L2-loads                                                      (31.80%)
     4.886260608              4,849      L2-load-misses            #    3.30% of all LL-cache accesses  (31.80%)
     4.886260608            137,967      LLC-loads                                                     (39.70%)
     4.886260608              4,448      LLC-load-misses           #    3.03% of all LL-cache accesses  (44.35%)
     4.936578634        114,600,072      mem_inst_retired.any                                          (43.07%)
     4.936578634            254,416      branch-misses                                                 (44.35%)
     4.936578634        218,660,110      instructions              #    1.68  insn per cycle           (52.30%)
     4.936578634        130,097,043      cycles                                                        (52.30%)
     4.936578634          2,242,638      L1-icache-load-misses                                         (49.00%)
     4.936578634         71,053,215      L1-dcache-loads                                               (41.06%)
     4.936578634          1,149,046      L1-dcache-load-misses     #    1.62% of all L1-dcache accesses  (39.75%)
     4.936578634            123,878      L2-loads                                                      (31.80%)
     4.936578634              5,597      L2-load-misses            #    4.92% of all LL-cache accesses  (31.80%)
     4.936578634            103,623      LLC-loads                                                     (31.80%)
     4.936578634              5,517      LLC-load-misses           #    4.85% of all LL-cache accesses  (35.09%)
     4.986900058         90,155,931      mem_inst_retired.any                                          (31.79%)
     4.986900058            238,334      branch-misses                                                 (38.45%)
     4.986900058        192,674,487      instructions              #    1.48  insn per cycle           (52.31%)
     4.986900058        130,161,054      cycles                                                        (52.31%)
     4.986900058          2,202,764      L1-icache-load-misses                                         (52.31%)
     4.986900058         64,437,591      L1-dcache-loads                                               (52.31%)
     4.986900058          1,360,653      L1-dcache-load-misses     #    2.11% of all L1-dcache accesses  (45.68%)
     4.986900058            166,877      L2-loads                                                      (31.79%)
     4.986900058              5,290      L2-load-misses            #    2.94% of all LL-cache accesses  (31.79%)
     4.986900058            193,282      LLC-loads                                                     (31.79%)
     4.986900058              4,866      LLC-load-misses           #    2.70% of all LL-cache accesses  (31.79%)
     5.037302246        108,619,011      mem_inst_retired.any                                          (31.75%)
     5.037302246            281,856      branch-misses                                                 (31.75%)
     5.037302246        221,398,008      instructions              #    1.70  insn per cycle           (41.71%)
     5.037302246        130,339,809      cycles                                                        (49.64%)
     5.037302246          2,308,303      L1-icache-load-misses                                         (52.37%)
     5.037302246         69,123,222      L1-dcache-loads                                               (52.37%)
     5.037302246          1,274,318      L1-dcache-load-misses     #    1.84% of all L1-dcache accesses  (52.37%)
     5.037302246            119,765      L2-loads                                                      (34.50%)
     5.037302246              3,700      L2-load-misses            #    2.87% of all LL-cache accesses  (31.75%)
     5.037302246            138,204      LLC-loads                                                     (31.75%)
     5.037302246              4,214      LLC-load-misses           #    3.27% of all LL-cache accesses  (31.75%)
#           time             counts unit events
     5.087701447         99,632,068      mem_inst_retired.any                                          (31.75%)
     5.087701447            268,773      branch-misses                                                 (31.75%)
     5.087701447        232,145,535      instructions              #    1.78  insn per cycle           (39.69%)
     5.087701447        130,307,187      cycles                                                        (39.69%)
     5.087701447          2,392,356      L1-icache-load-misses                                         (44.89%)
     5.087701447         78,763,298      L1-dcache-loads                                               (52.38%)
     5.087701447          1,152,231      L1-dcache-load-misses     #    1.46% of all L1-dcache accesses  (52.36%)
     5.087701447            115,759      L2-loads                                                      (44.43%)
     5.087701447              5,014      L2-load-misses            #    3.90% of all LL-cache accesses  (39.25%)
     5.087701447            141,481      LLC-loads                                                     (31.74%)
     5.087701447              2,805      LLC-load-misses           #    2.18% of all LL-cache accesses  (31.76%)
     5.138043301        106,644,647      mem_inst_retired.any                                          (31.79%)
     5.138043301            290,967      branch-misses                                                 (31.79%)
     5.138043301        231,470,132      instructions              #    1.78  insn per cycle           (39.73%)
     5.138043301        130,205,761      cycles                                                        (39.73%)
     5.138043301          2,147,079      L1-icache-load-misses                                         (39.73%)
     5.138043301         82,171,631      L1-dcache-loads                                               (40.17%)
     5.138043301          1,221,218      L1-dcache-load-misses     #    1.49% of all L1-dcache accesses  (48.11%)
     5.138043301            133,031      L2-loads                                                      (44.38%)
     5.138043301              3,916      L2-load-misses            #    2.72% of all LL-cache accesses  (44.38%)
     5.138043301            154,628      LLC-loads                                                     (43.96%)
     5.138043301              3,167      LLC-load-misses           #    2.20% of all LL-cache accesses  (36.02%)
     5.188449771         99,093,133      mem_inst_retired.any                                          (40.71%)
     5.188449771            279,073      branch-misses                                                 (32.78%)
     5.188449771        238,074,238      instructions              #    1.83  insn per cycle           (40.71%)
     5.188449771        130,349,148      cycles                                                        (39.67%)
     5.188449771          2,463,916      L1-icache-load-misses                                         (39.67%)
     5.188449771         78,498,145      L1-dcache-loads                                               (39.67%)
     5.188449771          1,179,656      L1-dcache-load-misses     #    1.50% of all L1-dcache accesses  (39.67%)
     5.188449771            126,680      L2-loads                                                      (35.47%)
     5.188449771              4,177      L2-load-misses            #    3.14% of all LL-cache accesses  (43.40%)
     5.188449771            138,980      LLC-loads                                                     (44.46%)
     5.188449771              4,372      LLC-load-misses           #    3.29% of all LL-cache accesses  (44.46%)
     5.238893580        126,367,623      mem_inst_retired.any                                          (44.49%)
     5.238893580            284,975      branch-misses                                                 (44.49%)
     5.238893580        241,519,561      instructions              #    1.85  insn per cycle           (52.42%)
     5.238893580        130,432,970      cycles                                                        (45.54%)
     5.238893580          2,675,640      L1-icache-load-misses                                         (39.64%)
     5.238893580         60,499,473      L1-dcache-loads                                               (39.64%)
     5.238893580          1,495,344      L1-dcache-load-misses     #    2.47% of all L1-dcache accesses  (39.64%)
     5.238893580            180,781      L2-loads                                                      (31.72%)
     5.238893580              3,937      L2-load-misses            #    2.49% of all LL-cache accesses  (31.72%)
     5.238893580            135,105      LLC-loads                                                     (38.59%)
     5.238893580              5,435      LLC-load-misses           #    3.44% of all LL-cache accesses  (44.51%)
     5.289196342         88,671,439      mem_inst_retired.any                                          (41.82%)
     5.289196342            252,160      branch-misses                                                 (44.33%)
     5.289196342        187,205,544      instructions              #    1.44  insn per cycle           (52.29%)
     5.289196342        129,980,961      cycles                                                        (52.27%)
     5.289196342          2,712,296      L1-icache-load-misses                                         (50.25%)
     5.289196342         58,354,570      L1-dcache-loads                                               (42.30%)
     5.289196342          1,385,544      L1-dcache-load-misses     #    2.37% of all L1-dcache accesses  (39.77%)
     5.289196342            148,676      L2-loads                                                      (31.81%)
     5.289196342              4,956      L2-load-misses            #    3.24% of all LL-cache accesses  (31.81%)
     5.289196342            157,447      LLC-loads                                                     (31.82%)
     5.289196342              6,094      LLC-load-misses           #    3.98% of all LL-cache accesses  (33.83%)
     5.339629158         94,802,570      mem_inst_retired.any                                          (31.72%)
     5.339629158            262,061      branch-misses                                                 (37.14%)
     5.339629158        208,068,280      instructions              #    1.60  insn per cycle           (52.42%)
     5.339629158        130,429,108      cycles                                                        (52.42%)
     5.339629158          2,222,298      L1-icache-load-misses                                         (52.42%)
     5.339629158         64,408,029      L1-dcache-loads                                               (52.42%)
     5.339629158          1,480,203      L1-dcache-load-misses     #    2.30% of all L1-dcache accesses  (47.02%)
     5.339629158            211,998      L2-loads                                                      (31.72%)
     5.339629158              5,580      L2-load-misses            #    2.69% of all LL-cache accesses  (31.72%)
     5.339629158            202,972      LLC-loads                                                     (31.72%)
     5.339629158              5,543      LLC-load-misses           #    2.67% of all LL-cache accesses  (31.72%)
     5.390093251         98,755,482      mem_inst_retired.any                                          (31.71%)
     5.390093251            239,518      branch-misses                                                 (31.70%)
     5.390093251        209,998,485      instructions              #    1.61  insn per cycle           (40.21%)
     5.390093251        130,479,176      cycles                                                        (48.14%)
     5.390093251          2,753,290      L1-icache-load-misses                                         (52.44%)
     5.390093251         64,889,807      L1-dcache-loads                                               (52.44%)
     5.390093251          1,433,609      L1-dcache-load-misses     #    2.21% of all L1-dcache accesses  (52.44%)
     5.390093251            165,644      L2-loads                                                      (36.02%)
     5.390093251              3,349      L2-load-misses            #    2.11% of all LL-cache accesses  (31.71%)
     5.390093251            151,569      LLC-loads                                                     (31.71%)
     5.390093251              5,657      LLC-load-misses           #    3.57% of all LL-cache accesses  (31.71%)
     5.440532033         94,172,040      mem_inst_retired.any                                          (31.73%)
     5.440532033            236,740      branch-misses                                                 (31.73%)
     5.440532033        195,321,569      instructions              #    1.50  insn per cycle           (39.66%)
     5.440532033        130,325,318      cycles                                                        (39.63%)
     5.440532033          2,221,761      L1-icache-load-misses                                         (43.27%)
     5.440532033         63,481,889      L1-dcache-loads                                               (51.20%)
     5.440532033          1,399,258      L1-dcache-load-misses     #    2.20% of all L1-dcache accesses  (52.41%)
     5.440532033            139,747      L2-loads                                                      (44.50%)
     5.440532033              4,574      L2-load-misses            #    3.15% of all LL-cache accesses  (40.88%)
     5.440532033            150,316      LLC-loads                                                     (32.95%)
     5.440532033              3,915      LLC-load-misses           #    2.70% of all LL-cache accesses  (31.72%)
     5.490966263        110,505,987      mem_inst_retired.any                                          (31.73%)
     5.490966263            260,405      branch-misses                                                 (31.72%)
     5.490966263        223,795,485      instructions              #    1.72  insn per cycle           (39.66%)
     5.490966263        130,409,301      cycles                                                        (39.65%)
     5.490966263          2,335,385      L1-icache-load-misses                                         (39.66%)
     5.490966263         82,249,389      L1-dcache-loads                                               (39.65%)
     5.490966263          1,310,662      L1-dcache-load-misses     #    1.59% of all L1-dcache accesses  (46.38%)
     5.490966263            160,387      L2-loads                                                      (44.48%)
     5.490966263              4,514      L2-load-misses            #    2.73% of all LL-cache accesses  (44.48%)
     5.490966263            170,870      LLC-loads                                                     (44.48%)
     5.490966263              4,338      LLC-load-misses           #    2.62% of all LL-cache accesses  (37.78%)
     5.541430204         96,546,156      mem_inst_retired.any                                          (42.62%)
     5.541430204            248,117      branch-misses                                                 (34.69%)
     5.541430204        198,410,011      instructions              #    1.52  insn per cycle           (42.62%)
     5.541430204        130,468,012      cycles                                                        (39.63%)
     5.541430204          2,417,953      L1-icache-load-misses                                         (39.63%)
     5.541430204         62,049,865      L1-dcache-loads                                               (39.61%)
     5.541430204          1,490,122      L1-dcache-load-misses     #    2.40% of all L1-dcache accesses  (39.62%)
     5.541430204            157,508      L2-loads                                                      (33.58%)
     5.541430204              4,324      L2-load-misses            #    2.55% of all LL-cache accesses  (41.51%)
     5.541430204            180,978      LLC-loads                                                     (44.53%)
     5.541430204              4,522      LLC-load-misses           #    2.67% of all LL-cache accesses  (44.53%)
     5.591699580         95,500,135      mem_inst_retired.any                                          (44.30%)
     5.591699580            247,856      branch-misses                                                 (44.30%)
     5.591699580        190,102,155      instructions              #    1.46  insn per cycle           (52.25%)
     5.591699580        129,973,330      cycles                                                        (47.30%)
     5.591699580          2,803,234      L1-icache-load-misses                                         (39.78%)
     5.591699580         61,027,807      L1-dcache-loads                                               (39.78%)
     5.591699580          1,418,386      L1-dcache-load-misses     #    2.32% of all L1-dcache accesses  (39.78%)
     5.591699580            163,135      L2-loads                                                      (31.83%)
     5.591699580              3,955      L2-load-misses            #    2.42% of all LL-cache accesses  (31.83%)
     5.591699580            164,104      LLC-loads                                                     (36.77%)
     5.591699580              4,112      LLC-load-misses           #    2.51% of all LL-cache accesses  (44.30%)
     5.642130997         90,151,104      mem_inst_retired.any                                          (40.11%)
     5.642130997            227,959      branch-misses                                                 (44.48%)
     5.642130997        188,332,592      instructions              #    1.44  insn per cycle           (52.41%)
     5.642130997        130,360,566      cycles                                                        (52.41%)
     5.642130997          2,472,585      L1-icache-load-misses                                         (51.98%)
     5.642130997         61,292,542      L1-dcache-loads                                               (44.05%)
     5.642130997          1,510,489      L1-dcache-load-misses     #    2.46% of all L1-dcache accesses  (39.66%)
     5.642130997            175,392      L2-loads                                                      (31.73%)
     5.642130997              4,977      L2-load-misses            #    2.82% of all LL-cache accesses  (31.73%)
     5.642130997            177,566      LLC-loads                                                     (31.73%)
     5.642130997              5,332      LLC-load-misses           #    3.02% of all LL-cache accesses  (32.15%)
     5.692444552        118,028,870      mem_inst_retired.any                                          (31.82%)
     5.692444552            267,433      branch-misses                                                 (35.36%)
     5.692444552        233,379,409      instructions              #    1.80  insn per cycle           (51.26%)
     5.692444552        130,003,138      cycles                                                        (52.28%)
     5.692444552          2,482,596      L1-icache-load-misses                                         (52.28%)
     5.692444552         71,960,313      L1-dcache-loads                                               (52.28%)
     5.692444552          1,211,517      L1-dcache-load-misses     #    1.68% of all L1-dcache accesses  (48.76%)
     5.692444552            141,568      L2-loads                                                      (31.81%)
     5.692444552              3,721      L2-load-misses            #    2.50% of all LL-cache accesses  (31.81%)
     5.692444552            155,764      LLC-loads                                                     (31.81%)
     5.692444552              3,218      LLC-load-misses           #    2.16% of all LL-cache accesses  (31.82%)
     5.742750266        105,279,421      mem_inst_retired.any                                          (31.81%)
     5.742750266            246,280      branch-misses                                                 (31.79%)
     5.742750266        205,526,469      instructions              #    1.58  insn per cycle           (39.74%)
     5.742750266        130,069,801      cycles                                                        (46.67%)
     5.742750266          2,449,791      L1-icache-load-misses                                         (52.29%)
     5.742750266         70,397,377      L1-dcache-loads                                               (52.28%)
     5.742750266          1,314,815      L1-dcache-load-misses     #    1.87% of all L1-dcache accesses  (52.30%)
     5.742750266            130,091      L2-loads                                                      (37.45%)
     5.742750266              3,159      L2-load-misses            #    2.52% of all LL-cache accesses  (31.81%)
     5.742750266            120,299      LLC-loads                                                     (31.81%)
     5.742750266              4,040      LLC-load-misses           #    3.23% of all LL-cache accesses  (31.81%)
     5.793185699        110,743,256      mem_inst_retired.any                                          (31.73%)
     5.793185699            285,458      branch-misses                                                 (31.72%)
     5.793185699        224,609,309      instructions              #    1.72  insn per cycle           (39.65%)
     5.793185699        130,448,764      cycles                                                        (39.65%)
     5.793185699          2,427,057      L1-icache-load-misses                                         (41.97%)
     5.793185699         77,539,435      L1-dcache-loads                                               (49.91%)
     5.793185699          1,181,702      L1-dcache-load-misses     #    1.52% of all L1-dcache accesses  (52.41%)
     5.793185699            135,240      L2-loads                                                      (44.48%)
     5.793185699              4,357      L2-load-misses            #    2.97% of all LL-cache accesses  (42.18%)
     5.793185699            158,501      LLC-loads                                                     (34.25%)
     5.793185699              2,783      LLC-load-misses           #    1.89% of all LL-cache accesses  (31.73%)
     5.843645380        111,157,815      mem_inst_retired.any                                          (31.71%)
     5.843645380            257,699      branch-misses                                                 (31.71%)
     5.843645380        226,486,817      instructions              #    1.74  insn per cycle           (39.63%)
     5.843645380        130,490,912      cycles                                                        (39.63%)
     5.843645380          2,844,486      L1-icache-load-misses                                         (39.63%)
     5.843645380         71,469,501      L1-dcache-loads                                               (39.63%)
     5.843645380          1,193,868      L1-dcache-load-misses     #    1.67% of all L1-dcache accesses  (45.05%)
     5.843645380            121,037      L2-loads                                                      (44.52%)
     5.843645380              5,971      L2-load-misses            #    5.18% of all LL-cache accesses  (44.51%)
     5.843645380            109,509      LLC-loads                                                     (44.51%)
     5.843645380              4,450      LLC-load-misses           #    3.86% of all LL-cache accesses  (39.12%)
     5.894105781        105,936,799      mem_inst_retired.any                                          (43.95%)
     5.894105781            279,697      branch-misses                                                 (36.03%)
     5.894105781        227,299,690      instructions              #    1.74  insn per cycle           (43.96%)
     5.894105781        130,510,240      cycles                                                        (39.63%)
     5.894105781          2,637,869      L1-icache-load-misses                                         (39.63%)
     5.894105781         75,152,837      L1-dcache-loads                                               (39.63%)
     5.894105781          1,249,469      L1-dcache-load-misses     #    1.66% of all L1-dcache accesses  (39.63%)
     5.894105781            131,424      L2-loads                                                      (32.25%)
     5.894105781              3,809      L2-load-misses            #    2.72% of all LL-cache accesses  (40.17%)
     5.894105781            148,770      LLC-loads                                                     (44.51%)
     5.894105781              3,567      LLC-load-misses           #    2.55% of all LL-cache accesses  (44.51%)
     5.944398464         94,162,674      mem_inst_retired.any                                          (44.32%)
     5.944398464            245,305      branch-misses                                                 (44.32%)
     5.944398464        209,950,458      instructions              #    1.62  insn per cycle           (52.27%)
     5.944398464        129,971,437      cycles                                                        (48.66%)
     5.944398464          2,277,814      L1-icache-load-misses                                         (40.71%)
     5.944398464         75,404,408      L1-dcache-loads                                               (39.77%)
     5.944398464          1,139,509      L1-dcache-load-misses     #    1.51% of all L1-dcache accesses  (39.77%)
     5.944398464            113,689      L2-loads                                                      (31.82%)
     5.944398464              5,399      L2-load-misses            #    4.56% of all LL-cache accesses  (31.82%)
     5.944398464            123,090      LLC-loads                                                     (35.42%)
     5.944398464              4,584      LLC-load-misses           #    3.87% of all LL-cache accesses  (43.37%)
     5.994700100        105,767,469      mem_inst_retired.any                                          (38.83%)
     5.994700100            258,664      branch-misses                                                 (44.34%)
     5.994700100        210,778,515      instructions              #    1.62  insn per cycle           (52.29%)
     5.994700100        130,095,315      cycles                                                        (52.29%)
     5.994700100          2,263,993      L1-icache-load-misses                                         (52.29%)
     5.994700100         75,432,638      L1-dcache-loads                                               (45.29%)
     5.994700100          1,267,810      L1-dcache-load-misses     #    1.68% of all L1-dcache accesses  (39.76%)
     5.994700100            155,230      L2-loads                                                      (31.81%)
     5.994700100              5,561      L2-load-misses            #    3.74% of all LL-cache accesses  (31.81%)
     5.994700100            142,328      LLC-loads                                                     (31.81%)
     5.994700100              4,917      LLC-load-misses           #    3.30% of all LL-cache accesses  (31.81%)
     6.045011956        116,653,347      mem_inst_retired.any                                          (31.80%)
     6.045011956            267,366      branch-misses                                                 (34.24%)
     6.045011956        234,018,665      instructions              #    1.80  insn per cycle           (50.14%)
     6.045011956        130,080,758      cycles                                                        (52.29%)
     6.045011956          2,375,586      L1-icache-load-misses                                         (52.29%)
     6.045011956         71,340,292      L1-dcache-loads                                               (52.29%)
     6.045011956          1,225,531      L1-dcache-load-misses     #    1.72% of all L1-dcache accesses  (49.87%)
     6.045011956            137,840      L2-loads                                                      (31.80%)
     6.045011956              3,907      L2-load-misses            #    2.87% of all LL-cache accesses  (31.81%)
     6.045011956            134,417      LLC-loads                                                     (31.81%)
     6.045011956              4,134      LLC-load-misses           #    3.04% of all LL-cache accesses  (31.81%)
     6.095331558         91,895,738      mem_inst_retired.any                                          (31.79%)
     6.095331558            239,545      branch-misses                                                 (31.79%)
     6.095331558        175,052,614      instructions              #    1.35  insn per cycle           (39.74%)
     6.095331558        130,121,523      cycles                                                        (45.53%)
     6.095331558          2,593,094      L1-icache-load-misses                                         (52.30%)
     6.095331558         62,280,374      L1-dcache-loads                                               (52.31%)
     6.095331558          1,249,694      L1-dcache-load-misses     #    2.01% of all L1-dcache accesses  (52.31%)
     6.095331558            123,496      L2-loads                                                      (38.59%)
     6.095331558              7,444      L2-load-misses            #    5.86% of all LL-cache accesses  (31.80%)
     6.095331558            130,601      LLC-loads                                                     (31.80%)
     6.095331558              6,815      LLC-load-misses           #    5.36% of all LL-cache accesses  (31.79%)
     6.145801220         97,883,260      mem_inst_retired.any                                          (31.70%)
     6.145801220            257,182      branch-misses                                                 (31.70%)
     6.145801220        202,442,943      instructions              #    1.55  insn per cycle           (39.62%)
     6.145801220        130,491,269      cycles                                                        (39.62%)
     6.145801220          2,425,908      L1-icache-load-misses                                         (40.80%)
     6.145801220         68,610,807      L1-dcache-loads                                               (48.72%)
     6.145801220          1,342,478      L1-dcache-load-misses     #    1.96% of all L1-dcache accesses  (52.44%)
     6.145801220            149,771      L2-loads                                                      (44.52%)
     6.145801220              4,740      L2-load-misses            #    2.95% of all LL-cache accesses  (43.37%)
     6.145801220            171,463      LLC-loads                                                     (35.45%)
     6.145801220              5,091      LLC-load-misses           #    3.17% of all LL-cache accesses  (31.70%)
     6.196243663        102,489,453      mem_inst_retired.any                                          (32.34%)
     6.196243663            240,044      branch-misses                                                 (31.72%)
     6.196243663        202,590,831      instructions              #    1.55  insn per cycle           (39.65%)
     6.196243663        130,451,878      cycles                                                        (39.65%)
     6.196243663          2,742,739      L1-icache-load-misses                                         (39.65%)
     6.196243663         72,745,314      L1-dcache-loads                                               (39.65%)
     6.196243663          1,414,878      L1-dcache-load-misses     #    1.94% of all L1-dcache accesses  (43.85%)
     6.196243663            177,664      L2-loads                                                      (43.85%)
     6.196243663              4,544      L2-load-misses            #    2.79% of all LL-cache accesses  (44.49%)
     6.196243663            147,688      LLC-loads                                                     (44.49%)
     6.196243663              3,773      LLC-load-misses           #    2.32% of all LL-cache accesses  (40.31%)
     6.246674770         97,432,868      mem_inst_retired.any                                          (44.48%)
     6.246674770            218,615      branch-misses                                                 (37.17%)
     6.246674770        195,767,222      instructions              #    1.50  insn per cycle           (45.11%)
     6.246674770        130,384,864      cycles                                                        (39.65%)
     6.246674770          2,412,750      L1-icache-load-misses                                         (39.65%)
     6.246674770         64,946,526      L1-dcache-loads                                               (39.65%)
     6.246674770          1,301,448      L1-dcache-load-misses     #    2.00% of all L1-dcache accesses  (39.66%)
     6.246674770            167,961      L2-loads                                                      (31.73%)
     6.246674770              3,998      L2-load-misses            #    2.65% of all LL-cache accesses  (39.02%)
     6.246674770            133,978      LLC-loads                                                     (44.49%)
     6.246674770              5,467      LLC-load-misses           #    3.62% of all LL-cache accesses  (44.48%)
     6.297035169         95,514,493      mem_inst_retired.any                                          (44.40%)
     6.297035169            246,115      branch-misses                                                 (44.40%)
     6.297035169        184,819,995      instructions              #    1.42  insn per cycle           (52.34%)
     6.297035169        130,148,669      cycles                                                        (49.87%)
     6.297035169          2,960,978      L1-icache-load-misses                                         (41.93%)
     6.297035169         56,570,980      L1-dcache-loads                                               (39.72%)
     6.297035169          1,533,631      L1-dcache-load-misses     #    2.71% of all L1-dcache accesses  (39.72%)
     6.297035169            142,362      L2-loads                                                      (31.77%)
     6.297035169              6,042      L2-load-misses            #    4.17% of all LL-cache accesses  (31.77%)
     6.297035169            147,236      LLC-loads                                                     (34.23%)
     6.297035169              4,766      LLC-load-misses           #    3.29% of all LL-cache accesses  (42.17%)
#           time             counts unit events
     6.347344290        103,482,375      mem_inst_retired.any                                          (37.56%)
     6.347344290            250,987      branch-misses                                                 (44.35%)
     6.347344290        198,948,523      instructions              #    1.53  insn per cycle           (52.30%)
     6.347344290        130,123,236      cycles                                                        (52.30%)
     6.347344290          2,339,819      L1-icache-load-misses                                         (52.30%)
     6.347344290         72,245,511      L1-dcache-loads                                               (46.57%)
     6.347344290          1,165,465      L1-dcache-load-misses     #    1.61% of all L1-dcache accesses  (39.75%)
     6.347344290            128,657      L2-loads                                                      (31.80%)
     6.347344290              4,764      L2-load-misses            #    3.72% of all LL-cache accesses  (31.80%)
     6.347344290            127,784      LLC-loads                                                     (31.80%)
     6.347344290              5,060      LLC-load-misses           #    3.95% of all LL-cache accesses  (31.80%)
     6.397685593        106,575,643      mem_inst_retired.any                                          (31.78%)
     6.397685593            270,262      branch-misses                                                 (32.93%)
     6.397685593        238,370,353      instructions              #    1.83  insn per cycle           (48.82%)
     6.397685593        130,144,294      cycles                                                        (52.31%)
     6.397685593          2,336,404      L1-icache-load-misses                                         (52.32%)
     6.397685593         79,656,117      L1-dcache-loads                                               (52.32%)
     6.397685593          1,154,295      L1-dcache-load-misses     #    1.45% of all L1-dcache accesses  (51.20%)
     6.397685593            125,654      L2-loads                                                      (31.79%)
     6.397685593              4,435      L2-load-misses            #    3.55% of all LL-cache accesses  (31.79%)
     6.397685593            123,867      LLC-loads                                                     (31.79%)
     6.397685593              6,473      LLC-load-misses           #    5.19% of all LL-cache accesses  (31.79%)
     6.448035447         91,220,740      mem_inst_retired.any                                          (31.78%)
     6.448035447            243,199      branch-misses                                                 (31.78%)
     6.448035447        228,545,965      instructions              #    1.75  insn per cycle           (39.72%)
     6.448035447        130,260,552      cycles                                                        (44.17%)
     6.448035447          2,187,282      L1-icache-load-misses                                         (52.11%)
     6.448035447         72,654,145      L1-dcache-loads                                               (52.33%)
     6.448035447          1,210,982      L1-dcache-load-misses     #    1.67% of all L1-dcache accesses  (52.33%)
     6.448035447            135,652      L2-loads                                                      (39.96%)
     6.448035447              5,157      L2-load-misses            #    3.84% of all LL-cache accesses  (32.01%)
     6.448035447            133,101      LLC-loads                                                     (31.78%)
     6.448035447              4,022      LLC-load-misses           #    2.99% of all LL-cache accesses  (31.77%)
     6.498428490        110,039,824      mem_inst_retired.any                                          (31.75%)
     6.498428490            239,088      branch-misses                                                 (31.75%)
     6.498428490        201,184,944      instructions              #    1.54  insn per cycle           (39.69%)
     6.498428490        130,294,344      cycles                                                        (39.69%)
     6.498428490          2,277,702      L1-icache-load-misses                                         (39.69%)
     6.498428490         63,151,245      L1-dcache-loads                                               (47.41%)
     6.498428490          1,440,606      L1-dcache-load-misses     #    2.28% of all L1-dcache accesses  (52.37%)
     6.498428490            163,783      L2-loads                                                      (44.43%)
     6.498428490              2,633      L2-load-misses            #    1.60% of all LL-cache accesses  (44.43%)
     6.498428490            165,812      LLC-loads                                                     (36.73%)
     6.498428490              3,791      LLC-load-misses           #    2.30% of all LL-cache accesses  (31.75%)
     6.548866738        102,813,122      mem_inst_retired.any                                          (33.58%)
     6.548866738            249,922      branch-misses                                                 (31.72%)
     6.548866738        213,041,210      instructions              #    1.63  insn per cycle           (39.65%)
     6.548866738        130,412,177      cycles                                                        (39.65%)
     6.548866738          2,516,673      L1-icache-load-misses                                         (39.65%)
     6.548866738         74,189,883      L1-dcache-loads                                               (39.65%)
     6.548866738          1,225,034      L1-dcache-load-misses     #    1.65% of all L1-dcache accesses  (42.61%)
     6.548866738            143,999      L2-loads                                                      (42.61%)
     6.548866738              4,910      L2-load-misses            #    3.55% of all LL-cache accesses  (44.48%)
     6.548866738            132,669      LLC-loads                                                     (44.48%)
     6.548866738              4,807      LLC-load-misses           #    3.47% of all LL-cache accesses  (41.54%)
     6.599235353        103,766,036      mem_inst_retired.any                                          (44.40%)
     6.599235353            273,655      branch-misses                                                 (38.36%)
     6.599235353        219,954,226      instructions              #    1.69  insn per cycle           (46.30%)
     6.599235353        130,210,707      cycles                                                        (39.71%)
     6.599235353          2,736,201      L1-icache-load-misses                                         (39.71%)
     6.599235353         72,056,074      L1-dcache-loads                                               (39.71%)
     6.599235353          1,250,241      L1-dcache-load-misses     #    1.74% of all L1-dcache accesses  (39.71%)
     6.599235353            122,747      L2-loads                                                      (31.77%)
     6.599235353              6,433      L2-load-misses            #    5.22% of all LL-cache accesses  (37.80%)
     6.599235353            123,642      LLC-loads                                                     (44.41%)
     6.599235353              5,841      LLC-load-misses           #    4.74% of all LL-cache accesses  (44.41%)
     6.649645946        101,726,985      mem_inst_retired.any                                          (44.45%)
     6.649645946            259,771      branch-misses                                                 (44.46%)
     6.649645946        230,296,362      instructions              #    1.77  insn per cycle           (52.39%)
     6.649645946        130,364,921      cycles                                                        (51.04%)
     6.649645946          2,268,878      L1-icache-load-misses                                         (43.11%)
     6.649645946         76,329,042      L1-dcache-loads                                               (39.68%)
     6.649645946          1,152,556      L1-dcache-load-misses     #    1.51% of all L1-dcache accesses  (39.67%)
     6.649645946            130,874      L2-loads                                                      (31.74%)
     6.649645946              6,109      L2-load-misses            #    4.33% of all LL-cache accesses  (31.74%)
     6.649645946            151,342      LLC-loads                                                     (33.07%)
     6.649645946              4,779      LLC-load-misses           #    3.39% of all LL-cache accesses  (41.01%)
     6.700074745        108,007,336      mem_inst_retired.any                                          (36.25%)
     6.700074745            272,024      branch-misses                                                 (44.18%)
     6.700074745        237,086,599      instructions              #    1.82  insn per cycle           (52.40%)
     6.700074745        130,379,711      cycles                                                        (52.40%)
     6.700074745          2,354,606      L1-icache-load-misses                                         (52.40%)
     6.700074745         72,128,457      L1-dcache-loads                                               (47.91%)
     6.700074745          1,312,426      L1-dcache-load-misses     #    1.82% of all L1-dcache accesses  (39.98%)
     6.700074745            144,981      L2-loads                                                      (31.73%)
     6.700074745              4,307      L2-load-misses            #    2.97% of all LL-cache accesses  (31.73%)
     6.700074745            145,477      LLC-loads                                                     (31.73%)
     6.700074745              3,861      LLC-load-misses           #    2.66% of all LL-cache accesses  (31.73%)
     6.750504548        106,159,810      mem_inst_retired.any                                          (31.73%)
     6.750504548            253,127      branch-misses                                                 (31.72%)
     6.750504548        198,874,675      instructions              #    1.52  insn per cycle           (47.30%)
     6.750504548        130,467,056      cycles                                                        (52.41%)
     6.750504548          2,739,726      L1-icache-load-misses                                         (52.41%)
     6.750504548         67,550,835      L1-dcache-loads                                               (52.41%)
     6.750504548          1,239,967      L1-dcache-load-misses     #    1.84% of all L1-dcache accesses  (52.41%)
     6.750504548            142,931      L2-loads                                                      (31.73%)
     6.750504548              2,713      L2-load-misses            #    1.84% of all LL-cache accesses  (31.73%)
     6.750504548            151,753      LLC-loads                                                     (31.73%)
     6.750504548              4,198      LLC-load-misses           #    2.85% of all LL-cache accesses  (31.73%)
     6.800810953        107,399,083      mem_inst_retired.any                                          (31.81%)
     6.800810953            260,066      branch-misses                                                 (31.81%)
     6.800810953        225,505,956      instructions              #    1.73  insn per cycle           (39.76%)
     6.800810953        130,064,643      cycles                                                        (42.57%)
     6.800810953          2,425,814      L1-icache-load-misses                                         (50.53%)
     6.800810953         74,739,336      L1-dcache-loads                                               (52.28%)
     6.800810953          1,208,219      L1-dcache-load-misses     #    1.62% of all L1-dcache accesses  (52.29%)
     6.800810953            129,034      L2-loads                                                      (41.54%)
     6.800810953              4,981      L2-load-misses            #    3.84% of all LL-cache accesses  (33.59%)
     6.800810953            130,530      LLC-loads                                                     (31.81%)
     6.800810953              4,285      LLC-load-misses           #    3.30% of all LL-cache accesses  (31.81%)
     6.851123221        104,576,028      mem_inst_retired.any                                          (31.80%)
     6.851123221            264,744      branch-misses                                                 (31.80%)
     6.851123221        237,159,957      instructions              #    1.82  insn per cycle           (39.75%)
     6.851123221        130,139,820      cycles                                                        (39.75%)
     6.851123221          2,027,128      L1-icache-load-misses                                         (39.75%)
     6.851123221         71,121,079      L1-dcache-loads                                               (45.94%)
     6.851123221          1,329,834      L1-dcache-load-misses     #    1.87% of all L1-dcache accesses  (52.30%)
     6.851123221            153,671      L2-loads                                                      (44.35%)
     6.851123221              5,943      L2-load-misses            #    3.99% of all LL-cache accesses  (44.35%)
     6.851123221            144,039      LLC-loads                                                     (38.18%)
     6.851123221              3,232      LLC-load-misses           #    2.17% of all LL-cache accesses  (31.80%)
     6.901586942        106,633,444      mem_inst_retired.any                                          (34.99%)
     6.901586942            255,963      branch-misses                                                 (31.70%)
     6.901586942        224,560,868      instructions              #    1.72  insn per cycle           (39.63%)
     6.901586942        130,506,384      cycles                                                        (39.63%)
     6.901586942          2,681,257      L1-icache-load-misses                                         (39.63%)
     6.901586942         71,528,825      L1-dcache-loads                                               (39.63%)
     6.901586942          1,206,681      L1-dcache-load-misses     #    1.69% of all L1-dcache accesses  (41.21%)
     6.901586942            137,148      L2-loads                                                      (41.21%)
     6.901586942              4,308      L2-load-misses            #    3.34% of all LL-cache accesses  (44.51%)
     6.901586942            120,968      LLC-loads                                                     (44.51%)
     6.901586942              4,811      LLC-load-misses           #    3.73% of all LL-cache accesses  (42.96%)
     6.952033937        116,713,894      mem_inst_retired.any                                          (44.49%)
     6.952033937            275,178      branch-misses                                                 (39.85%)
     6.952033937        240,905,116      instructions              #    1.85  insn per cycle           (47.78%)
     6.952033937        130,391,618      cycles                                                        (39.85%)
     6.952033937          2,138,404      L1-icache-load-misses                                         (39.64%)
     6.952033937         77,303,776      L1-dcache-loads                                               (39.65%)
     6.952033937          1,244,824      L1-dcache-load-misses     #    1.61% of all L1-dcache accesses  (39.65%)
     6.952033937            149,404      L2-loads                                                      (31.72%)
     6.952033937              2,938      L2-load-misses            #    2.05% of all LL-cache accesses  (36.34%)
     6.952033937            137,926      LLC-loads                                                     (44.27%)
     6.952033937              4,771      LLC-load-misses           #    3.32% of all LL-cache accesses  (44.50%)
     7.002328598        105,334,411      mem_inst_retired.any                                          (44.33%)
     7.002328598            265,094      branch-misses                                                 (44.33%)
     7.002328598        205,378,003      instructions              #    1.58  insn per cycle           (52.28%)
     7.002328598        130,111,001      cycles                                                        (52.28%)
     7.002328598          2,495,099      L1-icache-load-misses                                         (44.56%)
     7.002328598         71,409,041      L1-dcache-loads                                               (39.76%)
     7.002328598          1,226,426      L1-dcache-load-misses     #    1.72% of all L1-dcache accesses  (39.76%)
     7.002328598            109,085      L2-loads                                                      (31.81%)
     7.002328598              3,995      L2-load-misses            #    2.78% of all LL-cache accesses  (31.81%)
     7.002328598            178,371      LLC-loads                                                     (31.81%)
     7.002328598              4,576      LLC-load-misses           #    3.18% of all LL-cache accesses  (39.53%)
     7.052766078        109,744,935      mem_inst_retired.any                                          (34.90%)
     7.052766078            254,188      branch-misses                                                 (42.82%)
     7.052766078        205,837,016      instructions              #    1.58  insn per cycle           (52.41%)
     7.052766078        130,369,999      cycles                                                        (52.41%)
     7.052766078          2,593,556      L1-icache-load-misses                                         (52.41%)
     7.052766078         58,402,993      L1-dcache-loads                                               (49.26%)
     7.052766078          1,426,815      L1-dcache-load-misses     #    2.44% of all L1-dcache accesses  (41.34%)
     7.052766078            133,922      L2-loads                                                      (31.73%)
     7.052766078              5,654      L2-load-misses            #    4.16% of all LL-cache accesses  (31.73%)
     7.052766078            137,892      LLC-loads                                                     (31.73%)
     7.052766078              5,695      LLC-load-misses           #    4.19% of all LL-cache accesses  (31.72%)
     7.103209783        109,373,828      mem_inst_retired.any                                          (31.72%)
     7.103209783            253,682      branch-misses                                                 (31.72%)
     7.103209783        223,564,506      instructions              #    1.71  insn per cycle           (45.91%)
     7.103209783        130,443,819      cycles                                                        (52.42%)
     7.103209783          2,248,868      L1-icache-load-misses                                         (52.42%)
     7.103209783         76,299,283      L1-dcache-loads                                               (52.42%)
     7.103209783          1,127,492      L1-dcache-load-misses     #    1.48% of all L1-dcache accesses  (52.42%)
     7.103209783            131,095      L2-loads                                                      (31.72%)
     7.103209783              6,879      L2-load-misses            #    5.30% of all LL-cache accesses  (31.72%)
     7.103209783            128,258      LLC-loads                                                     (31.72%)
     7.103209783              6,368      LLC-load-misses           #    4.91% of all LL-cache accesses  (31.72%)
     7.153633810         86,892,895      mem_inst_retired.any                                          (31.73%)
     7.153633810            217,452      branch-misses                                                 (31.73%)
     7.153633810        185,410,048      instructions              #    1.42  insn per cycle           (39.67%)
     7.153633810        130,402,032      cycles                                                        (41.08%)
     7.153633810          2,479,003      L1-icache-load-misses                                         (49.01%)
     7.153633810         62,923,208      L1-dcache-loads                                               (52.40%)
     7.153633810          1,490,380      L1-dcache-load-misses     #    2.37% of all L1-dcache accesses  (52.40%)
     7.153633810            192,205      L2-loads                                                      (43.08%)
     7.153633810              3,004      L2-load-misses            #    1.57% of all LL-cache accesses  (35.15%)
     7.153633810            191,653      LLC-loads                                                     (31.73%)
     7.153633810              3,977      LLC-load-misses           #    2.07% of all LL-cache accesses  (31.73%)
     7.204051588         91,166,602      mem_inst_retired.any                                          (31.73%)
     7.204051588            254,301      branch-misses                                                 (31.73%)
     7.204051588        200,318,254      instructions              #    1.54  insn per cycle           (39.66%)
     7.204051588        130,323,646      cycles                                                        (39.66%)
     7.204051588          2,091,800      L1-icache-load-misses                                         (39.67%)
     7.204051588         82,331,126      L1-dcache-loads                                               (44.21%)
     7.204051588          1,098,781      L1-dcache-load-misses     #    1.33% of all L1-dcache accesses  (52.14%)
     7.204051588            139,578      L2-loads                                                      (44.47%)
     7.204051588              5,170      L2-load-misses            #    3.58% of all LL-cache accesses  (44.46%)
     7.204051588            149,510      LLC-loads                                                     (39.94%)
     7.204051588              6,925      LLC-load-misses           #    4.79% of all LL-cache accesses  (32.01%)
     7.254511666         91,317,043      mem_inst_retired.any                                          (36.83%)
     7.254511666            226,260      branch-misses                                                 (31.71%)
     7.254511666        207,600,677      instructions              #    1.59  insn per cycle           (39.64%)
     7.254511666        130,551,962      cycles                                                        (39.63%)
     7.254511666          2,594,138      L1-icache-load-misses                                         (39.63%)
     7.254511666         72,750,501      L1-dcache-loads                                               (39.64%)
     7.254511666          1,308,872      L1-dcache-load-misses     #    1.80% of all L1-dcache accesses  (39.63%)
     7.254511666            151,628      L2-loads                                                      (39.37%)
     7.254511666              3,963      L2-load-misses            #    2.63% of all LL-cache accesses  (44.51%)
     7.254511666            149,590      LLC-loads                                                     (44.51%)
     7.254511666              3,574      LLC-load-misses           #    2.37% of all LL-cache accesses  (44.51%)
     7.304949461         93,645,511      mem_inst_retired.any                                          (44.48%)
     7.304949461            255,563      branch-misses                                                 (41.68%)
     7.304949461        220,581,674      instructions              #    1.69  insn per cycle           (49.61%)
     7.304949461        130,329,608      cycles                                                        (41.68%)
     7.304949461          2,568,121      L1-icache-load-misses                                         (39.65%)
     7.304949461         73,562,818      L1-dcache-loads                                               (39.66%)
     7.304949461          1,239,883      L1-dcache-load-misses     #    1.69% of all L1-dcache accesses  (39.66%)
     7.304949461            134,450      L2-loads                                                      (31.73%)
     7.304949461              5,091      L2-load-misses            #    3.56% of all LL-cache accesses  (34.51%)
     7.304949461            151,230      LLC-loads                                                     (42.44%)
     7.304949461              4,744      LLC-load-misses           #    3.32% of all LL-cache accesses  (44.48%)
     7.355244204         99,825,988      mem_inst_retired.any                                          (44.33%)
     7.355244204            256,943      branch-misses                                                 (44.33%)
     7.355244204        206,638,101      instructions              #    1.59  insn per cycle           (52.28%)
     7.355244204        130,101,806      cycles                                                        (52.28%)
     7.355244204          2,411,479      L1-icache-load-misses                                         (46.37%)
     7.355244204         63,384,829      L1-dcache-loads                                               (39.76%)
     7.355244204          1,563,853      L1-dcache-load-misses     #    2.47% of all L1-dcache accesses  (39.76%)
     7.355244204            148,593      L2-loads                                                      (31.81%)
     7.355244204              5,239      L2-load-misses            #    3.33% of all LL-cache accesses  (31.81%)
     7.355244204            166,492      LLC-loads                                                     (31.81%)
     7.355244204              5,998      LLC-load-misses           #    3.81% of all LL-cache accesses  (37.71%)
     7.405548697         98,367,615      mem_inst_retired.any                                          (33.16%)
     7.405548697            244,579      branch-misses                                                 (41.11%)
     7.405548697        198,670,814      instructions              #    1.53  insn per cycle           (52.29%)
     7.405548697        130,037,345      cycles                                                        (52.29%)
     7.405548697          2,480,285      L1-icache-load-misses                                         (52.29%)
     7.405548697         65,016,873      L1-dcache-loads                                               (50.96%)
     7.405548697          1,193,842      L1-dcache-load-misses     #    1.84% of all L1-dcache accesses  (43.01%)
     7.405548697            140,550      L2-loads                                                      (31.81%)
     7.405548697              3,961      L2-load-misses            #    2.69% of all LL-cache accesses  (31.80%)
     7.405548697            153,616      LLC-loads                                                     (31.80%)
     7.405548697              6,478      LLC-load-misses           #    4.40% of all LL-cache accesses  (31.80%)
     7.455976860         98,483,918      mem_inst_retired.any                                          (31.73%)
     7.455976860            268,526      branch-misses                                                 (31.71%)
     7.455976860        224,562,830      instructions              #    1.72  insn per cycle           (44.36%)
     7.455976860        130,367,151      cycles                                                        (52.29%)
     7.455976860          2,406,371      L1-icache-load-misses                                         (52.39%)
     7.455976860         71,462,199      L1-dcache-loads                                               (52.40%)
     7.455976860          1,236,160      L1-dcache-load-misses     #    1.73% of all L1-dcache accesses  (52.42%)
     7.455976860            166,892      L2-loads                                                      (31.86%)
     7.455976860              5,866      L2-load-misses            #    3.51% of all LL-cache accesses  (31.74%)
     7.455976860            167,539      LLC-loads                                                     (31.74%)
     7.455976860              6,104      LLC-load-misses           #    3.65% of all LL-cache accesses  (31.73%)
     7.506430812        108,330,608      mem_inst_retired.any                                          (31.71%)
     7.506430812            262,734      branch-misses                                                 (31.71%)
     7.506430812        228,065,149      instructions              #    1.75  insn per cycle           (39.64%)
     7.506430812        130,493,209      cycles                                                        (39.63%)
     7.506430812          2,596,568      L1-icache-load-misses                                         (47.46%)
     7.506430812         71,254,358      L1-dcache-loads                                               (52.43%)
     7.506430812          1,230,654      L1-dcache-load-misses     #    1.73% of all L1-dcache accesses  (52.43%)
     7.506430812            128,996      L2-loads                                                      (44.51%)
     7.506430812              4,768      L2-load-misses            #    3.55% of all LL-cache accesses  (36.70%)
     7.506430812            139,794      LLC-loads                                                     (31.71%)
     7.506430812              4,679      LLC-load-misses           #    3.48% of all LL-cache accesses  (31.71%)
     7.556874690         93,339,877      mem_inst_retired.any                                          (31.72%)
     7.556874690            247,676      branch-misses                                                 (31.72%)
     7.556874690        200,009,839      instructions              #    1.53  insn per cycle           (39.64%)
     7.556874690        130,372,747      cycles                                                        (39.64%)
     7.556874690          2,610,249      L1-icache-load-misses                                         (39.65%)
     7.556874690         67,357,742      L1-dcache-loads                                               (42.60%)
     7.556874690          1,301,196      L1-dcache-load-misses     #    1.93% of all L1-dcache accesses  (50.53%)
     7.556874690            159,907      L2-loads                                                      (44.50%)
     7.556874690              5,402      L2-load-misses            #    3.46% of all LL-cache accesses  (44.49%)
     7.556874690            152,762      LLC-loads                                                     (41.56%)
     7.556874690              4,407      LLC-load-misses           #    2.82% of all LL-cache accesses  (33.62%)
#           time             counts unit events
     7.607309931         95,334,006      mem_inst_retired.any                                          (38.43%)
     7.607309931            246,967      branch-misses                                                 (31.73%)
     7.607309931        196,665,549      instructions              #    1.51  insn per cycle           (39.66%)
     7.607309931        130,370,700      cycles                                                        (39.65%)
     7.607309931          2,949,130      L1-icache-load-misses                                         (39.64%)
     7.607309931         55,732,292      L1-dcache-loads                                               (39.64%)
     7.607309931          1,614,399      L1-dcache-load-misses     #    2.90% of all L1-dcache accesses  (39.65%)
     7.607309931            167,514      L2-loads                                                      (37.75%)
     7.607309931              3,818      L2-load-misses            #    2.19% of all LL-cache accesses  (44.49%)
     7.607309931            181,916      LLC-loads                                                     (44.49%)
     7.607309931              4,996      LLC-load-misses           #    2.86% of all LL-cache accesses  (44.49%)
     7.657773706         91,174,802      mem_inst_retired.any                                          (44.51%)
     7.657773706            246,724      branch-misses                                                 (43.30%)
     7.657773706        204,411,486      instructions              #    1.57  insn per cycle           (51.23%)
     7.657773706        130,475,271      cycles                                                        (43.30%)
     7.657773706          2,263,630      L1-icache-load-misses                                         (39.63%)
     7.657773706         75,884,313      L1-dcache-loads                                               (39.63%)
     7.657773706          1,124,425      L1-dcache-load-misses     #    1.48% of all L1-dcache accesses  (39.63%)
     7.657773706            103,918      L2-loads                                                      (31.70%)
     7.657773706              4,695      L2-load-misses            #    4.00% of all LL-cache accesses  (32.90%)
     7.657773706            130,945      LLC-loads                                                     (40.83%)
     7.657773706              3,658      LLC-load-misses           #    3.12% of all LL-cache accesses  (44.52%)
     7.708219451        118,901,415      mem_inst_retired.any                                          (43.92%)
     7.708219451            284,565      branch-misses                                                 (44.49%)
     7.708219451        232,664,345      instructions              #    1.78  insn per cycle           (52.42%)
     7.708219451        130,436,761      cycles                                                        (52.42%)
     7.708219451          2,273,078      L1-icache-load-misses                                         (48.17%)
     7.708219451         79,797,033      L1-dcache-loads                                               (40.25%)
     7.708219451          1,170,531      L1-dcache-load-misses     #    1.47% of all L1-dcache accesses  (39.65%)
     7.708219451            125,716      L2-loads                                                      (31.72%)
     7.708219451              6,477      L2-load-misses            #    4.92% of all LL-cache accesses  (31.72%)
     7.708219451            137,755      LLC-loads                                                     (31.72%)
     7.708219451              6,127      LLC-load-misses           #    4.65% of all LL-cache accesses  (35.95%)
     7.758537112        110,324,631      mem_inst_retired.any                                          (31.79%)
     7.758537112            276,901      branch-misses                                                 (39.16%)
     7.758537112        245,296,471      instructions              #    1.89  insn per cycle           (52.30%)
     7.758537112        130,127,113      cycles                                                        (52.30%)
     7.758537112          2,279,406      L1-icache-load-misses                                         (52.30%)
     7.758537112         80,693,316      L1-dcache-loads                                               (52.30%)
     7.758537112          1,249,778      L1-dcache-load-misses     #    1.55% of all L1-dcache accesses  (44.96%)
     7.758537112            143,246      L2-loads                                                      (31.80%)
     7.758537112              6,210      L2-load-misses            #    4.27% of all LL-cache accesses  (31.80%)
     7.758537112            147,553      LLC-loads                                                     (31.80%)
     7.758537112              5,613      LLC-load-misses           #    3.86% of all LL-cache accesses  (31.80%)
     7.808859736        113,106,377      mem_inst_retired.any                                          (31.79%)
     7.808859736            282,564      branch-misses                                                 (31.79%)
     7.808859736        223,841,517      instructions              #    1.72  insn per cycle           (42.51%)
     7.808859736        130,171,805      cycles                                                        (50.45%)
     7.808859736          2,501,413      L1-icache-load-misses                                         (52.31%)
     7.808859736         64,236,998      L1-dcache-loads                                               (52.31%)
     7.808859736          1,504,486      L1-dcache-load-misses     #    2.34% of all L1-dcache accesses  (52.31%)
     7.808859736            173,596      L2-loads                                                      (33.67%)
     7.808859736              5,142      L2-load-misses            #    3.17% of all LL-cache accesses  (31.79%)
     7.808859736            150,743      LLC-loads                                                     (31.79%)
     7.808859736              5,592      LLC-load-misses           #    3.45% of all LL-cache accesses  (31.79%)
     7.859301960        101,219,360      mem_inst_retired.any                                          (31.72%)
     7.859301960            255,853      branch-misses                                                 (31.72%)
     7.859301960        223,904,886      instructions              #    1.72  insn per cycle           (39.64%)
     7.859301960        130,441,301      cycles                                                        (39.65%)
     7.859301960          2,517,543      L1-icache-load-misses                                         (45.72%)
     7.859301960         78,186,966      L1-dcache-loads                                               (52.42%)
     7.859301960          1,230,156      L1-dcache-load-misses     #    1.57% of all L1-dcache accesses  (52.42%)
     7.859301960            148,323      L2-loads                                                      (44.49%)
     7.859301960              5,463      L2-load-misses            #    3.42% of all LL-cache accesses  (38.44%)
     7.859301960            171,009      LLC-loads                                                     (31.72%)
     7.859301960              5,867      LLC-load-misses           #    3.67% of all LL-cache accesses  (31.72%)
     7.909725049         96,784,311      mem_inst_retired.any                                          (31.91%)
     7.909725049            265,769      branch-misses                                                 (31.49%)
     7.909725049        204,228,833      instructions              #    1.58  insn per cycle           (39.37%)
     7.909725049        129,066,499      cycles                                                        (39.34%)
     7.909725049          2,457,147      L1-icache-load-misses                                         (39.32%)
     7.909725049         72,207,906      L1-dcache-loads                                               (40.52%)
     7.909725049          1,152,826      L1-dcache-load-misses     #    1.60% of all L1-dcache accesses  (48.92%)
     7.909725049            137,946      L2-loads                                                      (44.68%)
     7.909725049              5,715      L2-load-misses            #    4.03% of all LL-cache accesses  (44.71%)
     7.909725049            145,810      LLC-loads                                                     (43.56%)
     7.909725049              4,843      LLC-load-misses           #    3.41% of all LL-cache accesses  (35.57%)
     7.960134336         92,128,932      mem_inst_retired.any                                          (40.07%)
     7.960134336            272,557      branch-misses                                                 (32.13%)
     7.960134336        188,164,437      instructions              #    1.44  insn per cycle           (40.07%)
     7.960134336        130,266,656      cycles                                                        (39.65%)
     7.960134336          2,738,118      L1-icache-load-misses                                         (39.66%)
     7.960134336         61,257,564      L1-dcache-loads                                               (39.69%)
     7.960134336          1,649,712      L1-dcache-load-misses     #    2.69% of all L1-dcache accesses  (39.68%)
     7.960134336            182,889      L2-loads                                                      (36.10%)
     7.960134336              4,894      L2-load-misses            #    2.91% of all LL-cache accesses  (44.03%)
     7.960134336            153,463      LLC-loads                                                     (44.47%)
     7.960134336              3,845      LLC-load-misses           #    2.29% of all LL-cache accesses  (44.47%)
     8.010569167        100,930,816      mem_inst_retired.any                                          (44.48%)
     8.010569167            272,900      branch-misses                                                 (44.48%)
     8.010569167        199,030,244      instructions              #    1.53  insn per cycle           (52.41%)
     8.010569167        130,417,389      cycles                                                        (44.90%)
     8.010569167          2,668,070      L1-icache-load-misses                                         (39.65%)
     8.010569167         68,671,983      L1-dcache-loads                                               (39.65%)
     8.010569167          1,244,359      L1-dcache-load-misses     #    1.81% of all L1-dcache accesses  (39.65%)
     8.010569167            137,224      L2-loads                                                      (31.72%)
     8.010569167              5,138      L2-load-misses            #    3.56% of all LL-cache accesses  (31.72%)
     8.010569167            151,331      LLC-loads                                                     (39.22%)
     8.010569167              5,547      LLC-load-misses           #    3.84% of all LL-cache accesses  (44.49%)
     8.061007186        123,641,908      mem_inst_retired.any                                          (42.35%)
     8.061007186            283,726      branch-misses                                                 (44.48%)
     8.061007186        245,030,851      instructions              #    1.88  insn per cycle           (52.41%)
     8.061007186        130,399,751      cycles                                                        (52.41%)
     8.061007186          2,321,424      L1-icache-load-misses                                         (49.74%)
     8.061007186         72,578,104      L1-dcache-loads                                               (41.81%)
     8.061007186          1,231,280      L1-dcache-load-misses     #    1.70% of all L1-dcache accesses  (39.65%)
     8.061007186            129,092      L2-loads                                                      (31.72%)
     8.061007186              4,289      L2-load-misses            #    3.21% of all LL-cache accesses  (31.73%)
     8.061007186            137,976      LLC-loads                                                     (31.73%)
     8.061007186              6,683      LLC-load-misses           #    5.00% of all LL-cache accesses  (34.38%)
     8.111429313        113,953,064      mem_inst_retired.any                                          (31.73%)
     8.111429313            258,039      branch-misses                                                 (37.52%)
     8.111429313        218,383,827      instructions              #    1.67  insn per cycle           (52.40%)
     8.111429313        130,431,889      cycles                                                        (52.40%)
     8.111429313          2,359,004      L1-icache-load-misses                                         (52.40%)
     8.111429313         71,850,253      L1-dcache-loads                                               (52.41%)
     8.111429313          1,268,926      L1-dcache-load-misses     #    1.77% of all L1-dcache accesses  (46.64%)
     8.111429313            190,892      L2-loads                                                      (31.73%)
     8.111429313              4,897      L2-load-misses            #    2.75% of all LL-cache accesses  (31.73%)
     8.111429313            165,040      LLC-loads                                                     (31.73%)
     8.111429313              5,039      LLC-load-misses           #    2.83% of all LL-cache accesses  (31.73%)
     8.161873031        131,404,983      mem_inst_retired.any                                          (31.72%)
     8.161873031            301,092      branch-misses                                                 (31.72%)
     8.161873031        275,161,373      instructions              #    2.11  insn per cycle           (40.63%)
     8.161873031        130,511,634      cycles                                                        (48.55%)
     8.161873031          2,473,954      L1-icache-load-misses                                         (52.42%)
     8.161873031         68,154,838      L1-dcache-loads                                               (52.42%)
     8.161873031          1,197,738      L1-dcache-load-misses     #    1.76% of all L1-dcache accesses  (52.42%)
     8.161873031            145,080      L2-loads                                                      (35.60%)
     8.161873031              3,322      L2-load-misses            #    2.30% of all LL-cache accesses  (31.72%)
     8.161873031            144,006      LLC-loads                                                     (31.72%)
     8.161873031              2,604      LLC-load-misses           #    1.80% of all LL-cache accesses  (31.72%)
     8.212330115         92,857,452      mem_inst_retired.any                                          (31.70%)
     8.212330115            231,123      branch-misses                                                 (31.71%)
     8.212330115        179,722,082      instructions              #    1.38  insn per cycle           (39.64%)
     8.212330115        130,442,470      cycles                                                        (39.63%)
     8.212330115          2,927,090      L1-icache-load-misses                                         (43.70%)
     8.212330115         66,631,185      L1-dcache-loads                                               (51.63%)
     8.212330115          1,298,086      L1-dcache-load-misses     #    1.95% of all L1-dcache accesses  (52.43%)
     8.212330115            169,467      L2-loads                                                      (44.51%)
     8.212330115              6,024      L2-load-misses            #    3.48% of all LL-cache accesses  (40.47%)
     8.212330115            176,542      LLC-loads                                                     (32.54%)
     8.212330115              3,907      LLC-load-misses           #    2.26% of all LL-cache accesses  (31.71%)
     8.262767121         84,787,091      mem_inst_retired.any                                          (31.72%)
     8.262767121            269,551      branch-misses                                                 (31.72%)
     8.262767121        171,412,006      instructions              #    1.31  insn per cycle           (39.65%)
     8.262767121        130,352,656      cycles                                                        (39.65%)
     8.262767121          2,473,319      L1-icache-load-misses                                         (39.65%)
     8.262767121         58,501,714      L1-dcache-loads                                               (39.65%)
     8.262767121          1,476,522      L1-dcache-load-misses     #    2.52% of all L1-dcache accesses  (46.77%)
     8.262767121            181,379      L2-loads                                                      (44.49%)
     8.262767121              4,828      L2-load-misses            #    2.67% of all LL-cache accesses  (44.49%)
     8.262767121            180,441      LLC-loads                                                     (44.49%)
     8.262767121              5,437      LLC-load-misses           #    3.01% of all LL-cache accesses  (37.39%)
     8.313171856         94,294,141      mem_inst_retired.any                                          (42.15%)
     8.313171856            247,510      branch-misses                                                 (34.21%)
     8.313171856        198,492,223      instructions              #    1.52  insn per cycle           (42.15%)
     8.313171856        130,332,740      cycles                                                        (39.67%)
     8.313171856          2,227,061      L1-icache-load-misses                                         (39.67%)
     8.313171856         65,017,323      L1-dcache-loads                                               (39.67%)
     8.313171856          1,435,196      L1-dcache-load-misses     #    2.21% of all L1-dcache accesses  (39.68%)
     8.313171856            114,344      L2-loads                                                      (34.03%)
     8.313171856              5,369      L2-load-misses            #    4.29% of all LL-cache accesses  (41.96%)
     8.313171856            135,903      LLC-loads                                                     (44.45%)
     8.313171856              5,295      LLC-load-misses           #    4.23% of all LL-cache accesses  (44.45%)
     8.363618209        111,047,282      mem_inst_retired.any                                          (44.50%)
     8.363618209            267,489      branch-misses                                                 (44.50%)
     8.363618209        224,905,505      instructions              #    1.72  insn per cycle           (52.43%)
     8.363618209        130,437,405      cycles                                                        (46.98%)
     8.363618209          2,213,313      L1-icache-load-misses                                         (39.64%)
     8.363618209         74,394,019      L1-dcache-loads                                               (39.64%)
     8.363618209          1,208,843      L1-dcache-load-misses     #    1.62% of all L1-dcache accesses  (39.64%)
     8.363618209            156,884      L2-loads                                                      (31.71%)
     8.363618209              2,900      L2-load-misses            #    1.83% of all LL-cache accesses  (31.72%)
     8.363618209            159,808      LLC-loads                                                     (37.15%)
     8.363618209              3,835      LLC-load-misses           #    2.42% of all LL-cache accesses  (44.50%)
     8.414079117         94,688,084      mem_inst_retired.any                                          (40.25%)
     8.414079117            249,350      branch-misses                                                 (44.51%)
     8.414079117        197,159,662      instructions              #    1.51  insn per cycle           (52.43%)
     8.414079117        130,424,571      cycles                                                        (52.43%)
     8.414079117          2,948,066      L1-icache-load-misses                                         (51.84%)
     8.414079117         63,378,002      L1-dcache-loads                                               (43.92%)
     8.414079117          1,317,895      L1-dcache-load-misses     #    2.08% of all L1-dcache accesses  (39.64%)
     8.414079117            198,348      L2-loads                                                      (31.71%)
     8.414079117              4,064      L2-load-misses            #    2.22% of all LL-cache accesses  (31.71%)
     8.414079117            167,965      LLC-loads                                                     (31.71%)
     8.414079117              4,369      LLC-load-misses           #    2.39% of all LL-cache accesses  (32.29%)
     8.464404158        108,905,921      mem_inst_retired.any                                          (31.80%)
     8.464404158            272,833      branch-misses                                                 (35.47%)
     8.464404158        221,109,393      instructions              #    1.70  insn per cycle           (51.37%)
     8.464404158        130,085,868      cycles                                                        (52.32%)
     8.464404158          2,453,185      L1-icache-load-misses                                         (52.32%)
     8.464404158         69,871,871      L1-dcache-loads                                               (52.32%)
     8.464404158          1,237,699      L1-dcache-load-misses     #    1.77% of all L1-dcache accesses  (48.67%)
     8.464404158            163,315      L2-loads                                                      (31.78%)
     8.464404158              6,318      L2-load-misses            #    3.99% of all LL-cache accesses  (31.78%)
     8.464404158            153,448      LLC-loads                                                     (31.78%)
     8.464404158              6,702      LLC-load-misses           #    4.23% of all LL-cache accesses  (31.78%)
     8.514854171        106,168,835      mem_inst_retired.any                                          (31.71%)
     8.514854171            262,048      branch-misses                                                 (31.71%)
     8.514854171        213,097,918      instructions              #    1.63  insn per cycle           (39.64%)
     8.514854171        130,486,932      cycles                                                        (46.61%)
     8.514854171          2,553,639      L1-icache-load-misses                                         (52.43%)
     8.514854171         73,150,826      L1-dcache-loads                                               (52.43%)
     8.514854171          1,143,624      L1-dcache-load-misses     #    1.56% of all L1-dcache accesses  (52.43%)
     8.514854171            130,915      L2-loads                                                      (37.55%)
     8.514854171              4,811      L2-load-misses            #    3.39% of all LL-cache accesses  (31.72%)
     8.514854171            152,923      LLC-loads                                                     (31.71%)
     8.514854171              4,607      LLC-load-misses           #    3.25% of all LL-cache accesses  (31.71%)
     8.565313377        105,640,561      mem_inst_retired.any                                          (31.71%)
     8.565313377            277,641      branch-misses                                                 (31.71%)
     8.565313377        213,608,207      instructions              #    1.64  insn per cycle           (39.64%)
     8.565313377        130,447,713      cycles                                                        (39.63%)
     8.565313377          2,360,430      L1-icache-load-misses                                         (41.75%)
     8.565313377         66,242,723      L1-dcache-loads                                               (49.68%)
     8.565313377          1,301,518      L1-dcache-load-misses     #    1.96% of all L1-dcache accesses  (52.44%)
     8.565313377            140,217      L2-loads                                                      (44.51%)
     8.565313377              5,498      L2-load-misses            #    3.95% of all LL-cache accesses  (42.41%)
     8.565313377            138,034      LLC-loads                                                     (34.49%)
     8.565313377              7,635      LLC-load-misses           #    5.49% of all LL-cache accesses  (31.71%)
     8.615745653         88,699,189      mem_inst_retired.any                                          (31.73%)
     8.615745653            266,451      branch-misses                                                 (31.72%)
     8.615745653        181,367,359      instructions              #    1.39  insn per cycle           (39.65%)
     8.615745653        130,397,759      cycles                                                        (39.65%)
     8.615745653          2,714,519      L1-icache-load-misses                                         (39.66%)
     8.615745653         68,697,820      L1-dcache-loads                                               (39.65%)
     8.615745653          1,235,478      L1-dcache-load-misses     #    1.80% of all L1-dcache accesses  (44.83%)
     8.615745653            157,045      L2-loads                                                      (44.48%)
     8.615745653              6,575      L2-load-misses            #    3.98% of all LL-cache accesses  (44.48%)
     8.615745653            173,114      LLC-loads                                                     (44.49%)
     8.615745653              4,218      LLC-load-misses           #    2.56% of all LL-cache accesses  (39.33%)
     8.666179645         85,443,960      mem_inst_retired.any                                          (44.12%)
     8.666179645            251,447      branch-misses                                                 (36.19%)
     8.666179645        184,060,158      instructions              #    1.41  insn per cycle           (44.13%)
     8.666179645        130,362,758      cycles                                                        (39.65%)
     8.666179645          2,840,639      L1-icache-load-misses                                         (39.65%)
     8.666179645         62,653,640      L1-dcache-loads                                               (39.66%)
     8.666179645          1,338,317      L1-dcache-load-misses     #    2.14% of all L1-dcache accesses  (39.65%)
     8.666179645            127,827      L2-loads                                                      (32.07%)
     8.666179645              6,495      L2-load-misses            #    4.23% of all LL-cache accesses  (40.00%)
     8.666179645            179,303      LLC-loads                                                     (44.48%)
     8.666179645              4,948      LLC-load-misses           #    3.22% of all LL-cache accesses  (44.48%)
     8.716622700         94,674,688      mem_inst_retired.any                                          (44.49%)
     8.716622700            266,691      branch-misses                                                 (44.49%)
     8.716622700        195,861,533      instructions              #    1.50  insn per cycle           (52.42%)
     8.716622700        130,346,282      cycles                                                        (48.96%)
     8.716622700          2,696,505      L1-icache-load-misses                                         (41.04%)
     8.716622700         67,303,191      L1-dcache-loads                                               (39.65%)
     8.716622700          1,286,231      L1-dcache-load-misses     #    1.91% of all L1-dcache accesses  (39.65%)
     8.716622700            156,005      L2-loads                                                      (31.72%)
     8.716622700              4,363      L2-load-misses            #    2.72% of all LL-cache accesses  (31.72%)
     8.716622700            165,348      LLC-loads                                                     (35.17%)
     8.716622700              5,254      LLC-load-misses           #    3.27% of all LL-cache accesses  (43.09%)
     8.767070501         95,132,891      mem_inst_retired.any                                          (38.27%)
     8.767070501            273,358      branch-misses                                                 (44.50%)
     8.767070501        224,578,537      instructions              #    1.72  insn per cycle           (52.43%)
     8.767070501        130,489,564      cycles                                                        (52.42%)
     8.767070501          2,537,803      L1-icache-load-misses                                         (52.42%)
     8.767070501         71,381,044      L1-dcache-loads                                               (45.89%)
     8.767070501          1,203,565      L1-dcache-load-misses     #    1.69% of all L1-dcache accesses  (39.64%)
     8.767070501            148,603      L2-loads                                                      (31.71%)
     8.767070501              5,975      L2-load-misses            #    3.80% of all LL-cache accesses  (31.71%)
     8.767070501            165,757      LLC-loads                                                     (31.72%)
     8.767070501              3,622      LLC-load-misses           #    2.30% of all LL-cache accesses  (31.72%)
     8.817507699        109,789,006      mem_inst_retired.any                                          (31.73%)
     8.817507699            268,628      branch-misses                                                 (33.41%)
     8.817507699        220,069,888      instructions              #    1.69  insn per cycle           (49.27%)
     8.817507699        130,404,825      cycles                                                        (52.41%)
     8.817507699          2,409,973      L1-icache-load-misses                                         (52.41%)
     8.817507699         79,249,868      L1-dcache-loads                                               (52.41%)
     8.817507699          1,176,597      L1-dcache-load-misses     #    1.48% of all L1-dcache accesses  (50.74%)
     8.817507699            138,992      L2-loads                                                      (31.73%)
     8.817507699              4,730      L2-load-misses            #    3.28% of all LL-cache accesses  (31.73%)
     8.817507699            149,450      LLC-loads                                                     (31.73%)
     8.817507699              6,291      LLC-load-misses           #    4.36% of all LL-cache accesses  (31.72%)
#           time             counts unit events
     8.867943445        108,508,555      mem_inst_retired.any                                          (31.73%)
     8.867943445            266,494      branch-misses                                                 (31.70%)
     8.867943445        216,947,227      instructions              #    1.66  insn per cycle           (39.64%)
     8.867943445        130,373,179      cycles                                                        (44.44%)
     8.867943445          2,538,256      L1-icache-load-misses                                         (52.37%)
     8.867943445         65,734,971      L1-dcache-loads                                               (52.40%)
     8.867943445          1,293,668      L1-dcache-load-misses     #    1.97% of all L1-dcache accesses  (52.43%)
     8.867943445            166,352      L2-loads                                                      (39.71%)
     8.867943445              4,326      L2-load-misses            #    2.63% of all LL-cache accesses  (31.78%)
     8.867943445            162,918      LLC-loads                                                     (31.73%)
     8.867943445              5,303      LLC-load-misses           #    3.22% of all LL-cache accesses  (31.73%)
     8.918395228        102,546,246      mem_inst_retired.any                                          (31.72%)
     8.918395228            256,325      branch-misses                                                 (31.71%)
     8.918395228        219,167,443      instructions              #    1.68  insn per cycle           (39.64%)
     8.918395228        130,482,443      cycles                                                        (39.64%)
     8.918395228          2,392,328      L1-icache-load-misses                                         (39.64%)
     8.918395228         74,296,917      L1-dcache-loads                                               (47.53%)
     8.918395228          1,231,414      L1-dcache-load-misses     #    1.66% of all L1-dcache accesses  (52.43%)
     8.918395228            138,994      L2-loads                                                      (44.51%)
     8.918395228              5,624      L2-load-misses            #    4.02% of all LL-cache accesses  (44.50%)
     8.918395228            140,913      LLC-loads                                                     (36.63%)
     8.918395228              3,932      LLC-load-misses           #    2.81% of all LL-cache accesses  (31.71%)
     8.968838940        107,386,531      mem_inst_retired.any                                          (33.52%)
     8.968838940            269,487      branch-misses                                                 (31.72%)
     8.968838940        238,221,794      instructions              #    1.83  insn per cycle           (39.64%)
     8.968838940        130,413,274      cycles                                                        (39.65%)
     8.968838940          2,173,839      L1-icache-load-misses                                         (39.65%)
     8.968838940         78,666,227      L1-dcache-loads                                               (39.65%)
     8.968838940          1,309,426      L1-dcache-load-misses     #    1.66% of all L1-dcache accesses  (42.67%)
     8.968838940            172,140      L2-loads                                                      (42.67%)
     8.968838940              5,047      L2-load-misses            #    3.02% of all LL-cache accesses  (44.50%)
     8.968838940            161,819      LLC-loads                                                     (44.50%)
     8.968838940              4,424      LLC-load-misses           #    2.65% of all LL-cache accesses  (41.49%)
     9.019286933        117,715,762      mem_inst_retired.any                                          (44.50%)
     9.019286933            276,562      branch-misses                                                 (38.38%)
     9.019286933        239,930,393      instructions              #    1.84  insn per cycle           (46.31%)
     9.019286933        130,481,175      cycles                                                        (39.64%)
     9.019286933          2,232,179      L1-icache-load-misses                                         (39.64%)
     9.019286933         74,015,868      L1-dcache-loads                                               (39.64%)
     9.019286933          1,341,342      L1-dcache-load-misses     #    1.81% of all L1-dcache accesses  (39.64%)
     9.019286933            166,586      L2-loads                                                      (31.71%)
     9.019286933              4,667      L2-load-misses            #    3.00% of all LL-cache accesses  (37.81%)
     9.019286933            144,100      LLC-loads                                                     (44.49%)
     9.019286933              5,567      LLC-load-misses           #    3.58% of all LL-cache accesses  (44.49%)
     9.069629589         89,633,137      mem_inst_retired.any                                          (44.38%)
     9.069629589            273,297      branch-misses                                                 (44.38%)
     9.069629589        210,368,874      instructions              #    1.62  insn per cycle           (52.32%)
     9.069629589        130,141,253      cycles                                                        (51.06%)
     9.069629589          2,430,597      L1-icache-load-misses                                         (43.13%)
     9.069629589         76,494,476      L1-dcache-loads                                               (39.73%)
     9.069629589          1,178,907      L1-dcache-load-misses     #    1.54% of all L1-dcache accesses  (39.73%)
     9.069629589            124,031      L2-loads                                                      (31.78%)
     9.069629589              5,962      L2-load-misses            #    4.37% of all LL-cache accesses  (31.78%)
     9.069629589            148,611      LLC-loads                                                     (33.03%)
     9.069629589              6,185      LLC-load-misses           #    4.54% of all LL-cache accesses  (40.97%)
     9.120020951         94,931,306      mem_inst_retired.any                                          (36.31%)
     9.120020951            249,430      branch-misses                                                 (44.24%)
     9.120020951        217,208,897      instructions              #    1.67  insn per cycle           (52.36%)
     9.120020951        130,265,945      cycles                                                        (52.36%)
     9.120020951          2,479,426      L1-icache-load-misses                                         (52.37%)
     9.120020951         74,568,540      L1-dcache-loads                                               (47.83%)
     9.120020951          1,321,005      L1-dcache-load-misses     #    1.77% of all L1-dcache accesses  (39.90%)
     9.120020951            150,741      L2-loads                                                      (31.76%)
     9.120020951              6,621      L2-load-misses            #    4.60% of all LL-cache accesses  (31.76%)
     9.120020951            137,231      LLC-loads                                                     (31.75%)
     9.120020951              6,960      LLC-load-misses           #    4.83% of all LL-cache accesses  (31.75%)
     9.170451195         96,163,100      mem_inst_retired.any                                          (31.73%)
     9.170451195            260,614      branch-misses                                                 (31.72%)
     9.170451195        203,528,054      instructions              #    1.56  insn per cycle           (47.40%)
     9.170451195        130,408,286      cycles                                                        (52.40%)
     9.170451195          2,673,538      L1-icache-load-misses                                         (52.41%)
     9.170451195         66,376,516      L1-dcache-loads                                               (52.40%)
     9.170451195          1,270,787      L1-dcache-load-misses     #    1.91% of all L1-dcache accesses  (52.41%)
     9.170451195            136,359      L2-loads                                                      (31.73%)
     9.170451195              4,692      L2-load-misses            #    3.39% of all LL-cache accesses  (31.73%)
     9.170451195            140,665      LLC-loads                                                     (31.73%)
     9.170451195              4,018      LLC-load-misses           #    2.90% of all LL-cache accesses  (31.73%)
     9.220922004        111,410,754      mem_inst_retired.any                                          (31.70%)
     9.220922004            237,816      branch-misses                                                 (31.70%)
     9.220922004        199,425,863      instructions              #    1.53  insn per cycle           (39.62%)
     9.220922004        130,481,904      cycles                                                        (42.54%)
     9.220922004          2,354,007      L1-icache-load-misses                                         (50.46%)
     9.220922004         60,082,400      L1-dcache-loads                                               (52.45%)
     9.220922004          1,310,874      L1-dcache-load-misses     #    2.18% of all L1-dcache accesses  (52.45%)
     9.220922004            164,778      L2-loads                                                      (41.63%)
     9.220922004              3,966      L2-load-misses            #    2.54% of all LL-cache accesses  (33.71%)
     9.220922004            147,418      LLC-loads                                                     (31.70%)
     9.220922004              5,583      LLC-load-misses           #    3.58% of all LL-cache accesses  (31.70%)
     9.271355455         82,877,388      mem_inst_retired.any                                          (31.73%)
     9.271355455            241,258      branch-misses                                                 (31.73%)
     9.271355455        174,728,530      instructions              #    1.34  insn per cycle           (39.66%)
     9.271355455        130,355,790      cycles                                                        (39.67%)
     9.271355455          2,293,783      L1-icache-load-misses                                         (39.67%)
     9.271355455         64,727,824      L1-dcache-loads                                               (45.62%)
     9.271355455          1,438,690      L1-dcache-load-misses     #    2.22% of all L1-dcache accesses  (52.39%)
     9.271355455            158,859      L2-loads                                                      (44.46%)
     9.271355455              5,561      L2-load-misses            #    3.64% of all LL-cache accesses  (44.46%)
     9.271355455            147,062      LLC-loads                                                     (38.54%)
     9.271355455              6,222      LLC-load-misses           #    4.07% of all LL-cache accesses  (31.74%)
     9.321665220         93,179,687      mem_inst_retired.any                                          (35.25%)
     9.321665220            239,747      branch-misses                                                 (31.80%)
     9.321665220        217,923,728      instructions              #    1.68  insn per cycle           (39.75%)
     9.321665220        130,078,396      cycles                                                        (39.74%)
     9.321665220          2,421,740      L1-icache-load-misses                                         (39.75%)
     9.321665220         72,729,517      L1-dcache-loads                                               (39.75%)
     9.321665220          1,311,372      L1-dcache-load-misses     #    1.80% of all L1-dcache accesses  (40.88%)
     9.321665220            130,691      L2-loads                                                      (40.88%)
     9.321665220              4,139      L2-load-misses            #    3.20% of all LL-cache accesses  (44.35%)
     9.321665220            128,157      LLC-loads                                                     (44.35%)
     9.321665220              3,725      LLC-load-misses           #    2.88% of all LL-cache accesses  (43.24%)
     9.372094296         87,733,439      mem_inst_retired.any                                          (44.48%)
     9.372094296            268,344      branch-misses                                                 (39.99%)
     9.372094296        197,497,283      instructions              #    1.52  insn per cycle           (47.93%)
     9.372094296        130,316,193      cycles                                                        (40.00%)
     9.372094296          2,915,327      L1-icache-load-misses                                         (39.66%)
     9.372094296         64,498,249      L1-dcache-loads                                               (39.66%)
     9.372094296          1,456,111      L1-dcache-load-misses     #    2.26% of all L1-dcache accesses  (39.66%)
     9.372094296            196,706      L2-loads                                                      (31.73%)
     9.372094296              3,741      L2-load-misses            #    2.03% of all LL-cache accesses  (36.19%)
     9.372094296            172,236      LLC-loads                                                     (44.12%)
     9.372094296              3,197      LLC-load-misses           #    1.73% of all LL-cache accesses  (44.47%)
     9.422414195        109,412,793      mem_inst_retired.any                                          (44.36%)
     9.422414195            239,799      branch-misses                                                 (44.36%)
     9.422414195        206,202,252      instructions              #    1.58  insn per cycle           (52.31%)
     9.422414195        130,160,301      cycles                                                        (52.30%)
     9.422414195          2,225,974      L1-icache-load-misses                                         (44.70%)
     9.422414195         61,998,324      L1-dcache-loads                                               (39.74%)
     9.422414195          1,405,513      L1-dcache-load-misses     #    2.27% of all L1-dcache accesses  (39.74%)
     9.422414195            162,643      L2-loads                                                      (31.80%)
     9.422414195              4,789      L2-load-misses            #    3.17% of all LL-cache accesses  (31.80%)
     9.422414195            139,225      LLC-loads                                                     (31.80%)
     9.422414195              4,247      LLC-load-misses           #    2.81% of all LL-cache accesses  (39.39%)
     9.472892397        100,820,174      mem_inst_retired.any                                          (34.70%)
     9.472892397            264,736      branch-misses                                                 (42.62%)
     9.472892397        231,481,792      instructions              #    1.77  insn per cycle           (52.46%)
     9.472892397        130,441,780      cycles                                                        (52.44%)
     9.472892397          2,207,098      L1-icache-load-misses                                         (52.45%)
     9.472892397         75,183,860      L1-dcache-loads                                               (49.48%)
     9.472892397          1,175,178      L1-dcache-load-misses     #    1.56% of all L1-dcache accesses  (41.56%)
     9.472892397            139,886      L2-loads                                                      (31.70%)
     9.472892397              6,192      L2-load-misses            #    4.18% of all LL-cache accesses  (31.70%)
     9.472892397            156,060      LLC-loads                                                     (31.70%)
     9.472892397              5,290      LLC-load-misses           #    3.57% of all LL-cache accesses  (31.70%)
     9.523335683        106,956,054      mem_inst_retired.any                                          (31.72%)
     9.523335683            285,779      branch-misses                                                 (31.71%)
     9.523335683        222,599,788      instructions              #    1.71  insn per cycle           (45.66%)
     9.523335683        130,476,093      cycles                                                        (52.42%)
     9.523335683          2,477,878      L1-icache-load-misses                                         (52.41%)
     9.523335683         75,197,822      L1-dcache-loads                                               (52.41%)
     9.523335683          1,246,540      L1-dcache-load-misses     #    1.66% of all L1-dcache accesses  (52.41%)
     9.523335683            161,054      L2-loads                                                      (31.73%)
     9.523335683              6,077      L2-load-misses            #    3.62% of all LL-cache accesses  (31.73%)
     9.523335683            174,794      LLC-loads                                                     (31.73%)
     9.523335683              4,447      LLC-load-misses           #    2.65% of all LL-cache accesses  (31.73%)
     9.573798447        105,655,232      mem_inst_retired.any                                          (31.72%)
     9.573798447            268,958      branch-misses                                                 (31.68%)
     9.573798447        203,962,595      instructions              #    1.56  insn per cycle           (39.62%)
     9.573798447        130,408,773      cycles                                                        (40.78%)
     9.573798447          2,748,297      L1-icache-load-misses                                         (48.70%)
     9.573798447         67,560,972      L1-dcache-loads                                               (52.42%)
     9.573798447          1,274,391      L1-dcache-load-misses     #    1.89% of all L1-dcache accesses  (52.46%)
     9.573798447            118,982      L2-loads                                                      (43.38%)
     9.573798447              5,396      L2-load-misses            #    4.10% of all LL-cache accesses  (35.45%)
     9.573798447            144,315      LLC-loads                                                     (31.72%)
     9.573798447              4,713      LLC-load-misses           #    3.58% of all LL-cache accesses  (31.72%)
     9.624233956        112,276,499      mem_inst_retired.any                                          (31.73%)
     9.624233956            277,568      branch-misses                                                 (31.73%)
     9.624233956        216,982,732      instructions              #    1.66  insn per cycle           (39.66%)
     9.624233956        130,404,750      cycles                                                        (39.67%)
     9.624233956          2,426,438      L1-icache-load-misses                                         (39.67%)
     9.624233956         76,196,777      L1-dcache-loads                                               (43.88%)
     9.624233956          1,168,769      L1-dcache-load-misses     #    1.53% of all L1-dcache accesses  (51.77%)
     9.624233956            118,844      L2-loads                                                      (44.46%)
     9.624233956              6,470      L2-load-misses            #    5.15% of all LL-cache accesses  (44.46%)
     9.624233956            132,566      LLC-loads                                                     (40.27%)
     9.624233956              6,270      LLC-load-misses           #    4.99% of all LL-cache accesses  (32.38%)
     9.674642486         99,130,896      mem_inst_retired.any                                          (37.21%)
     9.674642486            253,205      branch-misses                                                 (31.57%)
     9.674642486        218,222,458      instructions              #    1.68  insn per cycle           (39.52%)
     9.674642486        129,981,668      cycles                                                        (39.52%)
     9.674642486          2,533,463      L1-icache-load-misses                                         (39.52%)
     9.674642486         73,490,602      L1-dcache-loads                                               (39.53%)
     9.674642486          1,483,948      L1-dcache-load-misses     #    2.02% of all L1-dcache accesses  (39.77%)
     9.674642486            199,049      L2-loads                                                      (39.15%)
     9.674642486              5,234      L2-load-misses            #    2.57% of all LL-cache accesses  (44.57%)
     9.674642486            208,729      LLC-loads                                                     (44.56%)
     9.674642486              5,358      LLC-load-misses           #    2.63% of all LL-cache accesses  (44.57%)
     9.725085262         84,316,388      mem_inst_retired.any                                          (44.52%)
     9.725085262            245,924      branch-misses                                                 (42.08%)
     9.725085262        180,110,200      instructions              #    1.39  insn per cycle           (50.04%)
     9.725085262        129,954,691      cycles                                                        (42.09%)
     9.725085262          2,409,561      L1-icache-load-misses                                         (39.77%)
     9.725085262         69,898,293      L1-dcache-loads                                               (39.77%)
     9.725085262          1,236,478      L1-dcache-load-misses     #    1.77% of all L1-dcache accesses  (39.78%)
     9.725085262            164,856      L2-loads                                                      (31.62%)
     9.725085262              3,114      L2-load-misses            #    1.76% of all LL-cache accesses  (34.03%)
     9.725085262            188,753      LLC-loads                                                     (41.99%)
     9.725085262              3,879      LLC-load-misses           #    2.19% of all LL-cache accesses  (44.31%)
     9.775539931         93,906,656      mem_inst_retired.any                                          (44.46%)
     9.775539931            253,536      branch-misses                                                 (44.46%)
     9.775539931        185,728,062      instructions              #    1.43  insn per cycle           (52.39%)
     9.775539931        130,305,596      cycles                                                        (52.39%)
     9.775539931          2,760,361      L1-icache-load-misses                                         (46.86%)
     9.775539931         59,900,324      L1-dcache-loads                                               (39.67%)
     9.775539931          1,156,249      L1-dcache-load-misses     #    1.93% of all L1-dcache accesses  (39.67%)
     9.775539931            121,023      L2-loads                                                      (31.74%)
     9.775539931              6,064      L2-load-misses            #    4.82% of all LL-cache accesses  (31.74%)
     9.775539931            130,701      LLC-loads                                                     (31.74%)
     9.775539931              5,577      LLC-load-misses           #    4.43% of all LL-cache accesses  (37.25%)
     9.825987047        106,511,527      mem_inst_retired.any                                          (32.43%)
     9.825987047            236,492      branch-misses                                                 (40.25%)
     9.825987047        203,111,725      instructions              #    1.56  insn per cycle           (52.30%)
     9.825987047        130,024,935      cycles                                                        (52.30%)
     9.825987047          2,624,144      L1-icache-load-misses                                         (52.44%)
     9.825987047         66,388,720      L1-dcache-loads                                               (51.69%)
     9.825987047          1,144,816      L1-dcache-load-misses     #    1.72% of all L1-dcache accesses  (43.87%)
     9.825987047            134,870      L2-loads                                                      (31.80%)
     9.825987047              7,270      L2-load-misses            #    5.22% of all LL-cache accesses  (31.80%)
     9.825987047            143,756      LLC-loads                                                     (31.80%)
     9.825987047              6,438      LLC-load-misses           #    4.62% of all LL-cache accesses  (31.66%)
     9.876434479        102,483,343      mem_inst_retired.any                                          (31.55%)
     9.876434479            287,882      branch-misses                                                 (31.55%)
     9.876434479        218,298,077      instructions              #    1.68  insn per cycle           (43.36%)
     9.876434479        130,065,114      cycles                                                        (51.30%)
     9.876434479          2,401,492      L1-icache-load-misses                                         (52.45%)
     9.876434479         72,260,325      L1-dcache-loads                                               (52.55%)
     9.876434479          1,200,483      L1-dcache-load-misses     #    1.66% of all L1-dcache accesses  (52.55%)
     9.876434479            141,321      L2-loads                                                      (32.82%)
     9.876434479              4,208      L2-load-misses            #    2.92% of all LL-cache accesses  (31.79%)
     9.876434479            147,378      LLC-loads                                                     (31.79%)
     9.876434479              4,915      LLC-load-misses           #    3.40% of all LL-cache accesses  (31.66%)
     9.926742382        112,654,510      mem_inst_retired.any                                          (31.80%)
     9.926742382            272,617      branch-misses                                                 (31.80%)
     9.926742382        239,896,056      instructions              #    1.84  insn per cycle           (39.75%)
     9.926742382        130,111,194      cycles                                                        (39.75%)
     9.926742382          2,467,126      L1-icache-load-misses                                         (46.69%)
     9.926742382         80,628,705      L1-dcache-loads                                               (52.30%)
     9.926742382          1,170,153      L1-dcache-load-misses     #    1.45% of all L1-dcache accesses  (52.30%)
     9.926742382            126,335      L2-loads                                                      (44.35%)
     9.926742382              4,586      L2-load-misses            #    3.72% of all LL-cache accesses  (37.43%)
     9.926742382            120,234      LLC-loads                                                     (31.80%)
     9.926742382              5,657      LLC-load-misses           #    4.59% of all LL-cache accesses  (31.80%)
     9.977065986        105,003,149      mem_inst_retired.any                                          (31.80%)
     9.977065986            276,014      branch-misses                                                 (31.79%)
     9.977065986        219,036,227      instructions              #    1.68  insn per cycle           (39.75%)
     9.977065986        130,132,219      cycles                                                        (39.74%)
     9.977065986          2,412,835      L1-icache-load-misses                                         (39.74%)
     9.977065986         74,428,310      L1-dcache-loads                                               (42.09%)
     9.977065986          1,269,678      L1-dcache-load-misses     #    1.71% of all L1-dcache accesses  (50.04%)
     9.977065986            142,459      L2-loads                                                      (44.36%)
     9.977065986              4,750      L2-load-misses            #    3.16% of all LL-cache accesses  (44.35%)
     9.977065986            158,119      LLC-loads                                                     (42.03%)
     9.977065986              5,809      LLC-load-misses           #    3.87% of all LL-cache accesses  (34.08%)
    10.027380373        103,774,301      mem_inst_retired.any                                          (38.67%)
    10.027380373            259,487      branch-misses                                                 (31.80%)
    10.027380373        213,284,284      instructions              #    1.64  insn per cycle           (39.75%)
    10.027380373        130,134,894      cycles                                                        (39.74%)
    10.027380373          2,610,376      L1-icache-load-misses                                         (39.75%)
    10.027380373         70,293,224      L1-dcache-loads                                               (39.74%)
    10.027380373          1,318,324      L1-dcache-load-misses     #    1.88% of all L1-dcache accesses  (39.74%)
    10.027380373            148,265      L2-loads                                                      (37.47%)
    10.027380373              5,870      L2-load-misses            #    4.31% of all LL-cache accesses  (44.35%)
    10.027380373            124,298      LLC-loads                                                     (44.36%)
    10.027380373              5,996      LLC-load-misses           #    4.40% of all LL-cache accesses  (44.36%)
    10.077841010        102,162,215      mem_inst_retired.any                                          (44.51%)
    10.077841010            252,137      branch-misses                                                 (43.44%)
    10.077841010        198,454,254      instructions              #    1.52  insn per cycle           (51.36%)
    10.077841010        130,464,688      cycles                                                        (43.44%)
    10.077841010          2,600,152      L1-icache-load-misses                                         (39.63%)
    10.077841010         66,318,838      L1-dcache-loads                                               (39.63%)
    10.077841010          1,284,159      L1-dcache-load-misses     #    1.94% of all L1-dcache accesses  (39.63%)
    10.077841010            159,327      L2-loads                                                      (31.71%)
    10.077841010              5,416      L2-load-misses            #    3.51% of all LL-cache accesses  (32.77%)
    10.077841010            149,281      LLC-loads                                                     (40.69%)
    10.077841010              5,326      LLC-load-misses           #    3.45% of all LL-cache accesses  (44.52%)
#           time             counts unit events
    10.128299575        118,441,053      mem_inst_retired.any                                          (43.78%)
    10.128299575            263,106      branch-misses                                                 (44.50%)
    10.128299575        223,758,405      instructions              #    1.72  insn per cycle           (52.43%)
    10.128299575        130,420,634      cycles                                                        (52.43%)
    10.128299575          2,352,885      L1-icache-load-misses                                         (48.32%)
    10.128299575         72,647,075      L1-dcache-loads                                               (40.39%)
    10.128299575          1,328,013      L1-dcache-load-misses     #    1.83% of all L1-dcache accesses  (39.64%)
    10.128299575            163,644      L2-loads                                                      (31.71%)
    10.128299575              6,429      L2-load-misses            #    4.34% of all LL-cache accesses  (31.71%)
    10.128299575            132,670      LLC-loads                                                     (31.71%)
    10.128299575              7,013      LLC-load-misses           #    4.73% of all LL-cache accesses  (35.82%)
    10.178727425         92,090,424      mem_inst_retired.any                                          (31.73%)
    10.178727425            244,592      branch-misses                                                 (38.92%)
    10.178727425        189,650,651      instructions              #    1.45  insn per cycle           (52.41%)
    10.178727425        130,390,935      cycles                                                        (52.41%)
    10.178727425          2,595,318      L1-icache-load-misses                                         (52.41%)
    10.178727425         60,843,188      L1-dcache-loads                                               (52.41%)
    10.178727425          1,524,621      L1-dcache-load-misses     #    2.51% of all L1-dcache accesses  (45.23%)
    10.178727425            213,309      L2-loads                                                      (31.73%)
    10.178727425              4,027      L2-load-misses            #    1.93% of all LL-cache accesses  (31.73%)
    10.178727425            204,530      LLC-loads                                                     (31.73%)
    10.178727425              5,761      LLC-load-misses           #    2.76% of all LL-cache accesses  (31.73%)
    10.229047816         90,378,884      mem_inst_retired.any                                          (31.79%)
    10.229047816            239,131      branch-misses                                                 (31.80%)
    10.229047816        196,497,076      instructions              #    1.51  insn per cycle           (42.13%)
    10.229047816        130,092,196      cycles                                                        (50.07%)
    10.229047816          2,470,583      L1-icache-load-misses                                         (52.30%)
    10.229047816         66,074,495      L1-dcache-loads                                               (52.30%)
    10.229047816          1,507,559      L1-dcache-load-misses     #    2.28% of all L1-dcache accesses  (52.31%)
    10.229047816            202,921      L2-loads                                                      (34.05%)
    10.229047816              3,855      L2-load-misses            #    2.02% of all LL-cache accesses  (31.80%)
    10.229047816            178,135      LLC-loads                                                     (31.80%)
    10.229047816              3,733      LLC-load-misses           #    1.96% of all LL-cache accesses  (31.80%)
    10.279448202        100,205,924      mem_inst_retired.any                                          (31.74%)
    10.279448202            281,828      branch-misses                                                 (31.74%)
    10.279448202        229,973,473      instructions              #    1.76  insn per cycle           (39.68%)
    10.279448202        130,351,603      cycles                                                        (39.68%)
    10.279448202          2,389,590      L1-icache-load-misses                                         (45.39%)
    10.279448202         77,454,689      L1-dcache-loads                                               (52.38%)
    10.279448202          1,313,677      L1-dcache-load-misses     #    1.70% of all L1-dcache accesses  (52.39%)
    10.279448202            176,332      L2-loads                                                      (44.45%)
    10.279448202              5,072      L2-load-misses            #    2.71% of all LL-cache accesses  (38.76%)
    10.279448202            198,343      LLC-loads                                                     (31.74%)
    10.279448202              5,964      LLC-load-misses           #    3.18% of all LL-cache accesses  (31.74%)
    10.329908362        127,202,307      mem_inst_retired.any                                          (31.71%)
    10.329908362            272,694      branch-misses                                                 (31.71%)
    10.329908362        243,899,299      instructions              #    1.87  insn per cycle           (39.64%)
    10.329908362        130,525,954      cycles                                                        (39.64%)
    10.329908362          2,294,919      L1-icache-load-misses                                         (39.64%)
    10.329908362         71,474,923      L1-dcache-loads                                               (40.57%)
    10.329908362          1,299,218      L1-dcache-load-misses     #    1.82% of all L1-dcache accesses  (48.50%)
    10.329908362            162,964      L2-loads                                                      (44.50%)
    10.329908362              5,592      L2-load-misses            #    3.60% of all LL-cache accesses  (44.50%)
    10.329908362            147,897      LLC-loads                                                     (43.59%)
    10.329908362              4,980      LLC-load-misses           #    3.20% of all LL-cache accesses  (35.66%)
    10.380197674        110,903,797      mem_inst_retired.any                                          (40.30%)
    10.380197674            282,742      branch-misses                                                 (32.35%)
    10.380197674        221,364,384      instructions              #    1.70  insn per cycle           (40.31%)
    10.380197674        130,049,244      cycles                                                        (39.77%)
    10.380197674          2,280,293      L1-icache-load-misses                                         (39.77%)
    10.380197674         74,515,427      L1-dcache-loads                                               (39.77%)
    10.380197674          1,146,978      L1-dcache-load-misses     #    1.54% of all L1-dcache accesses  (39.77%)
    10.380197674            135,154      L2-loads                                                      (35.82%)
    10.380197674              5,969      L2-load-misses            #    4.26% of all LL-cache accesses  (43.77%)
    10.380197674            145,168      LLC-loads                                                     (44.32%)
    10.380197674              5,823      LLC-load-misses           #    4.15% of all LL-cache accesses  (44.32%)
    10.430505832        103,879,658      mem_inst_retired.any                                          (44.33%)
    10.430505832            287,210      branch-misses                                                 (44.33%)
    10.430505832        239,259,896      instructions              #    1.84  insn per cycle           (52.29%)
    10.430505832        129,997,327      cycles                                                        (44.87%)
    10.430505832          2,399,814      L1-icache-load-misses                                         (39.74%)
    10.430505832         75,674,587      L1-dcache-loads                                               (39.76%)
    10.430505832          1,162,831      L1-dcache-load-misses     #    1.54% of all L1-dcache accesses  (39.76%)
    10.430505832            115,070      L2-loads                                                      (31.81%)
    10.430505832              8,412      L2-load-misses            #    6.42% of all LL-cache accesses  (31.81%)
    10.430505832            146,969      LLC-loads                                                     (39.21%)
    10.430505832              6,026      LLC-load-misses           #    4.60% of all LL-cache accesses  (44.36%)
    10.480808464        109,253,892      mem_inst_retired.any                                          (42.59%)
    10.480808464            253,621      branch-misses                                                 (44.33%)
    10.480808464        207,837,758      instructions              #    1.60  insn per cycle           (52.28%)
    10.480808464        130,050,200      cycles                                                        (52.28%)
    10.480808464          2,434,843      L1-icache-load-misses                                         (49.47%)
    10.480808464         70,947,847      L1-dcache-loads                                               (41.52%)
    10.480808464          1,245,061      L1-dcache-load-misses     #    1.75% of all L1-dcache accesses  (39.76%)
    10.480808464            147,618      L2-loads                                                      (31.81%)
    10.480808464              4,790      L2-load-misses            #    3.20% of all LL-cache accesses  (31.81%)
    10.480808464            152,086      LLC-loads                                                     (31.81%)
    10.480808464              4,204      LLC-load-misses           #    2.81% of all LL-cache accesses  (34.61%)
    10.531109632         94,034,972      mem_inst_retired.any                                          (31.81%)
    10.531109632            257,414      branch-misses                                                 (38.00%)
    10.531109632        210,698,890      instructions              #    1.62  insn per cycle           (52.28%)
    10.531109632        130,097,707      cycles                                                        (52.29%)
    10.531109632          2,612,975      L1-icache-load-misses                                         (52.29%)
    10.531109632         68,344,400      L1-dcache-loads                                               (52.29%)
    10.531109632          1,465,595      L1-dcache-load-misses     #    2.14% of all L1-dcache accesses  (46.11%)
    10.531109632            188,435      L2-loads                                                      (31.81%)
    10.531109632              4,479      L2-load-misses            #    2.39% of all LL-cache accesses  (31.81%)
    10.531109632            185,673      LLC-loads                                                     (31.80%)
    10.531109632              5,294      LLC-load-misses           #    2.83% of all LL-cache accesses  (31.81%)
    10.581414329         96,657,370      mem_inst_retired.any                                          (31.81%)
    10.581414329            293,427      branch-misses                                                 (31.80%)
    10.581414329        216,431,592      instructions              #    1.66  insn per cycle           (41.38%)
    10.581414329        130,092,731      cycles                                                        (49.33%)
    10.581414329          2,737,048      L1-icache-load-misses                                         (52.29%)
    10.581414329         62,615,684      L1-dcache-loads                                               (52.28%)
    10.581414329          1,327,988      L1-dcache-load-misses     #    2.12% of all L1-dcache accesses  (52.29%)
    10.581414329            132,510      L2-loads                                                      (34.79%)
    10.581414329              7,739      L2-load-misses            #    5.41% of all LL-cache accesses  (31.81%)
    10.581414329            153,458      LLC-loads                                                     (31.81%)
    10.581414329              5,898      LLC-load-misses           #    4.12% of all LL-cache accesses  (31.81%)
    10.631848851        114,382,297      mem_inst_retired.any                                          (31.72%)
    10.631848851            261,495      branch-misses                                                 (31.72%)
    10.631848851        245,273,076      instructions              #    1.88  insn per cycle           (39.66%)
    10.631848851        130,452,664      cycles                                                        (39.65%)
    10.631848851          2,453,898      L1-icache-load-misses                                         (44.62%)
    10.631848851         69,591,430      L1-dcache-loads                                               (52.42%)
    10.631848851          1,285,602      L1-dcache-load-misses     #    1.85% of all L1-dcache accesses  (52.42%)
    10.631848851            134,522      L2-loads                                                      (44.49%)
    10.631848851              5,036      L2-load-misses            #    4.05% of all LL-cache accesses  (39.53%)
    10.631848851            114,232      LLC-loads                                                     (31.72%)
    10.631848851              6,859      LLC-load-misses           #    5.51% of all LL-cache accesses  (31.72%)
    10.682291558        103,442,130      mem_inst_retired.any                                          (31.72%)
    10.682291558            272,088      branch-misses                                                 (31.72%)
    10.682291558        217,721,422      instructions              #    1.67  insn per cycle           (39.65%)
    10.682291558        130,435,185      cycles                                                        (39.65%)
    10.682291558          2,332,107      L1-icache-load-misses                                         (39.65%)
    10.682291558         78,237,613      L1-dcache-loads                                               (39.79%)
    10.682291558          1,287,970      L1-dcache-load-misses     #    1.65% of all L1-dcache accesses  (47.72%)
    10.682291558            148,964      L2-loads                                                      (44.49%)
    10.682291558              4,989      L2-load-misses            #    3.25% of all LL-cache accesses  (44.49%)
    10.682291558            158,302      LLC-loads                                                     (44.37%)
    10.682291558              5,134      LLC-load-misses           #    3.34% of all LL-cache accesses  (36.44%)
    10.732757275        107,407,822      mem_inst_retired.any                                          (41.27%)
    10.732757275            249,843      branch-misses                                                 (33.36%)
    10.732757275        230,748,384      instructions              #    1.77  insn per cycle           (41.28%)
    10.732757275        130,521,811      cycles                                                        (39.63%)
    10.732757275          2,447,044      L1-icache-load-misses                                         (39.63%)
    10.732757275         67,451,279      L1-dcache-loads                                               (39.63%)
    10.732757275          1,520,628      L1-dcache-load-misses     #    2.25% of all L1-dcache accesses  (39.63%)
    10.732757275            191,318      L2-loads                                                      (34.93%)
    10.732757275              5,375      L2-load-misses            #    2.96% of all LL-cache accesses  (42.85%)
    10.732757275            172,372      LLC-loads                                                     (44.51%)
    10.732757275              4,353      LLC-load-misses           #    2.39% of all LL-cache accesses  (44.52%)
    10.783211080        113,048,180      mem_inst_retired.any                                          (44.50%)
    10.783211080            258,189      branch-misses                                                 (44.51%)
    10.783211080        226,334,909      instructions              #    1.73  insn per cycle           (52.43%)
    10.783211080        130,479,917      cycles                                                        (46.16%)
    10.783211080          2,135,442      L1-icache-load-misses                                         (39.64%)
    10.783211080         76,479,147      L1-dcache-loads                                               (39.64%)
    10.783211080          1,348,812      L1-dcache-load-misses     #    1.76% of all L1-dcache accesses  (39.64%)
    10.783211080            176,014      L2-loads                                                      (31.71%)
    10.783211080              4,929      L2-load-misses            #    2.68% of all LL-cache accesses  (31.71%)
    10.783211080            191,628      LLC-loads                                                     (37.97%)
    10.783211080              5,208      LLC-load-misses           #    2.83% of all LL-cache accesses  (44.50%)
    10.833673769        102,461,582      mem_inst_retired.any                                          (41.06%)
    10.833673769            277,269      branch-misses                                                 (44.52%)
    10.833673769        212,403,969      instructions              #    1.63  insn per cycle           (52.44%)
    10.833673769        130,466,112      cycles                                                        (52.43%)
    10.833673769          2,633,767      L1-icache-load-misses                                         (51.04%)
    10.833673769         67,379,581      L1-dcache-loads                                               (43.11%)
    10.833673769          1,449,856      L1-dcache-load-misses     #    2.15% of all L1-dcache accesses  (39.63%)
    10.833673769            148,248      L2-loads                                                      (31.71%)
    10.833673769              3,355      L2-load-misses            #    2.21% of all LL-cache accesses  (31.71%)
    10.833673769            155,363      LLC-loads                                                     (31.71%)
    10.833673769              3,347      LLC-load-misses           #    2.20% of all LL-cache accesses  (33.10%)
    10.883965832        110,770,567      mem_inst_retired.any                                          (31.82%)
    10.883965832            254,147      branch-misses                                                 (36.30%)
    10.883965832        199,573,071      instructions              #    1.54  insn per cycle           (52.20%)
    10.883965832        129,993,970      cycles                                                        (52.27%)
    10.883965832          2,685,158      L1-icache-load-misses                                         (52.27%)
    10.883965832         67,163,487      L1-dcache-loads                                               (52.27%)
    10.883965832          1,367,048      L1-dcache-load-misses     #    2.04% of all L1-dcache accesses  (47.81%)
    10.883965832            144,468      L2-loads                                                      (31.82%)
    10.883965832              4,050      L2-load-misses            #    2.82% of all LL-cache accesses  (31.82%)
    10.883965832            142,299      LLC-loads                                                     (31.82%)
    10.883965832              5,687      LLC-load-misses           #    3.97% of all LL-cache accesses  (31.82%)
    10.934275061         96,931,811      mem_inst_retired.any                                          (31.80%)
    10.934275061            254,083      branch-misses                                                 (31.80%)
    10.934275061        219,105,766      instructions              #    1.68  insn per cycle           (39.75%)
    10.934275061        130,128,316      cycles                                                        (47.62%)
    10.934275061          2,416,489      L1-icache-load-misses                                         (52.30%)
    10.934275061         67,871,928      L1-dcache-loads                                               (52.30%)
    10.934275061          1,473,339      L1-dcache-load-misses     #    2.17% of all L1-dcache accesses  (52.30%)
    10.934275061            178,217      L2-loads                                                      (36.49%)
    10.934275061              3,345      L2-load-misses            #    1.81% of all LL-cache accesses  (31.80%)
    10.934275061            191,864      LLC-loads                                                     (31.80%)
    10.934275061              3,966      LLC-load-misses           #    2.14% of all LL-cache accesses  (31.80%)
    10.984719085        116,653,951      mem_inst_retired.any                                          (31.72%)
    10.984719085            258,795      branch-misses                                                 (31.71%)
    10.984719085        231,451,548      instructions              #    1.77  insn per cycle           (39.64%)
    10.984719085        130,455,162      cycles                                                        (39.64%)
    10.984719085          2,548,261      L1-icache-load-misses                                         (42.91%)
    10.984719085         72,445,179      L1-dcache-loads                                               (50.84%)
    10.984719085          1,239,763      L1-dcache-load-misses     #    1.71% of all L1-dcache accesses  (52.42%)
    10.984719085            128,817      L2-loads                                                      (44.49%)
    10.984719085              5,042      L2-load-misses            #    4.09% of all LL-cache accesses  (41.25%)
    10.984719085            117,586      LLC-loads                                                     (33.32%)
    10.984719085              5,366      LLC-load-misses           #    4.36% of all LL-cache accesses  (31.72%)
    11.035139636        109,844,762      mem_inst_retired.any                                          (31.73%)
    11.035139636            267,985      branch-misses                                                 (31.73%)
    11.035139636        214,037,324      instructions              #    1.64  insn per cycle           (39.66%)
    11.035139636        130,395,697      cycles                                                        (39.66%)
    11.035139636          2,803,307      L1-icache-load-misses                                         (39.66%)
    11.035139636         68,826,214      L1-dcache-loads                                               (39.67%)
    11.035139636          1,298,406      L1-dcache-load-misses     #    1.89% of all L1-dcache accesses  (46.02%)
    11.035139636            135,788      L2-loads                                                      (44.47%)
    11.035139636              6,397      L2-load-misses            #    4.71% of all LL-cache accesses  (44.47%)
    11.035139636            135,953      LLC-loads                                                     (44.47%)
    11.035139636              4,703      LLC-load-misses           #    3.46% of all LL-cache accesses  (38.14%)
    11.085562274        102,906,842      mem_inst_retired.any                                          (42.90%)
    11.085562274            265,367      branch-misses                                                 (34.97%)
    11.085562274        208,838,993      instructions              #    1.60  insn per cycle           (42.91%)
    11.085562274        130,395,354      cycles                                                        (39.66%)
    11.085562274          2,371,003      L1-icache-load-misses                                         (39.66%)
    11.085562274         73,736,836      L1-dcache-loads                                               (39.66%)
    11.085562274          1,260,039      L1-dcache-load-misses     #    1.71% of all L1-dcache accesses  (39.66%)
    11.085562274            139,313      L2-loads                                                      (33.28%)
    11.085562274              4,297      L2-load-misses            #    2.79% of all LL-cache accesses  (41.21%)
    11.085562274            168,781      LLC-loads                                                     (44.47%)
    11.085562274              5,881      LLC-load-misses           #    3.82% of all LL-cache accesses  (44.46%)
    11.135967829         88,027,945      mem_inst_retired.any                                          (44.45%)
    11.135967829            217,306      branch-misses                                                 (44.45%)
    11.135967829        172,967,889      instructions              #    1.33  insn per cycle           (52.38%)
    11.135967829        130,323,241      cycles                                                        (47.70%)
    11.135967829          2,486,503      L1-icache-load-misses                                         (39.77%)
    11.135967829         72,052,349      L1-dcache-loads                                               (39.68%)
    11.135967829          1,171,707      L1-dcache-load-misses     #    1.63% of all L1-dcache accesses  (39.68%)
    11.135967829            122,804      L2-loads                                                      (31.74%)
    11.135967829              4,993      L2-load-misses            #    3.79% of all LL-cache accesses  (31.74%)
    11.135967829            140,373      LLC-loads                                                     (36.41%)
    11.135967829              4,357      LLC-load-misses           #    3.31% of all LL-cache accesses  (44.34%)
    11.186410161         98,467,901      mem_inst_retired.any                                          (39.58%)
    11.186410161            262,026      branch-misses                                                 (44.49%)
    11.186410161        216,850,413      instructions              #    1.66  insn per cycle           (52.42%)
    11.186410161        130,429,712      cycles                                                        (52.41%)
    11.186410161          2,438,176      L1-icache-load-misses                                         (52.41%)
    11.186410161         69,475,789      L1-dcache-loads                                               (44.59%)
    11.186410161          1,280,348      L1-dcache-load-misses     #    1.84% of all L1-dcache accesses  (39.65%)
    11.186410161            166,960      L2-loads                                                      (31.73%)
    11.186410161              5,629      L2-load-misses            #    3.31% of all LL-cache accesses  (31.72%)
    11.186410161            173,093      LLC-loads                                                     (31.72%)
    11.186410161              4,820      LLC-load-misses           #    2.83% of all LL-cache accesses  (31.72%)
    11.236839417        111,623,101      mem_inst_retired.any                                          (31.73%)
    11.236839417            287,010      branch-misses                                                 (34.73%)
    11.236839417        207,131,768      instructions              #    1.59  insn per cycle           (50.59%)
    11.236839417        130,360,407      cycles                                                        (52.40%)
    11.236839417          1,903,735      L1-icache-load-misses                                         (52.40%)
    11.236839417         55,394,707      L1-dcache-loads                                               (52.40%)
    11.236839417          1,398,660      L1-dcache-load-misses     #    2.52% of all L1-dcache accesses  (49.42%)
    11.236839417            161,265      L2-loads                                                      (31.74%)
    11.236839417              4,808      L2-load-misses            #    3.11% of all LL-cache accesses  (31.73%)
    11.236839417            147,768      LLC-loads                                                     (31.73%)
    11.236839417              6,719      LLC-load-misses           #    4.35% of all LL-cache accesses  (31.73%)
    11.287250431        119,502,345      mem_inst_retired.any                                          (31.73%)
    11.287250431            290,671      branch-misses                                                 (31.73%)
    11.287250431        275,716,224      instructions              #    2.11  insn per cycle           (39.67%)
    11.287250431        130,462,917      cycles                                                        (45.80%)
    11.287250431          1,801,087      L1-icache-load-misses                                         (52.40%)
    11.287250431         82,158,802      L1-dcache-loads                                               (52.40%)
    11.287250431          1,161,580      L1-dcache-load-misses     #    1.41% of all L1-dcache accesses  (52.39%)
    11.287250431            124,005      L2-loads                                                      (38.35%)
    11.287250431              4,987      L2-load-misses            #    3.72% of all LL-cache accesses  (31.74%)
    11.287250431            143,868      LLC-loads                                                     (31.74%)
    11.287250431              6,481      LLC-load-misses           #    4.84% of all LL-cache accesses  (31.74%)
    11.337551417        104,517,624      mem_inst_retired.any                                          (31.81%)
    11.337551417            237,674      branch-misses                                                 (31.80%)
    11.337551417        200,942,420      instructions              #    1.54  insn per cycle           (39.75%)
    11.337551417        130,134,803      cycles                                                        (39.75%)
    11.337551417          2,324,880      L1-icache-load-misses                                         (41.09%)
    11.337551417         76,058,540      L1-dcache-loads                                               (49.04%)
    11.337551417          1,157,910      L1-dcache-load-misses     #    1.52% of all L1-dcache accesses  (52.28%)
    11.337551417            111,465      L2-loads                                                      (44.34%)
    11.337551417              1,961      L2-load-misses            #    1.65% of all LL-cache accesses  (43.02%)
    11.337551417            126,756      LLC-loads                                                     (35.07%)
    11.337551417              3,222      LLC-load-misses           #    2.71% of all LL-cache accesses  (31.81%)
#           time             counts unit events
    11.387986219         98,966,773      mem_inst_retired.any                                          (31.84%)
    11.387986219            257,038      branch-misses                                                 (31.73%)
    11.387986219        204,709,586      instructions              #    1.57  insn per cycle           (39.66%)
    11.387986219        130,395,133      cycles                                                        (39.65%)
    11.387986219          2,645,940      L1-icache-load-misses                                         (39.66%)
    11.387986219         74,603,695      L1-dcache-loads                                               (39.66%)
    11.387986219          1,278,686      L1-dcache-load-misses     #    1.71% of all L1-dcache accesses  (44.34%)
    11.387986219            158,724      L2-loads                                                      (44.35%)
    11.387986219              5,524      L2-load-misses            #    3.27% of all LL-cache accesses  (44.47%)
    11.387986219            179,001      LLC-loads                                                     (44.48%)
    11.387986219              4,356      LLC-load-misses           #    2.58% of all LL-cache accesses  (39.81%)
    11.438415295        109,951,383      mem_inst_retired.any                                          (44.48%)
    11.438415295            246,129      branch-misses                                                 (36.66%)
    11.438415295        213,702,628      instructions              #    1.64  insn per cycle           (44.60%)
    11.438415295        130,390,112      cycles                                                        (39.65%)
    11.438415295          2,385,187      L1-icache-load-misses                                         (39.65%)
    11.438415295         68,647,936      L1-dcache-loads                                               (39.65%)
    11.438415295          1,232,544      L1-dcache-load-misses     #    1.80% of all L1-dcache accesses  (39.65%)
    11.438415295            115,871      L2-loads                                                      (31.73%)
    11.438415295              5,520      L2-load-misses            #    4.60% of all LL-cache accesses  (39.53%)
    11.438415295            123,925      LLC-loads                                                     (44.49%)
    11.438415295              6,631      LLC-load-misses           #    5.53% of all LL-cache accesses  (44.48%)
    11.488827681         89,956,740      mem_inst_retired.any                                          (44.46%)
    11.488827681            237,447      branch-misses                                                 (44.46%)
    11.488827681        192,610,998      instructions              #    1.48  insn per cycle           (52.39%)
    11.488827681        130,325,964      cycles                                                        (49.40%)
    11.488827681          2,367,634      L1-icache-load-misses                                         (41.47%)
    11.488827681         68,393,236      L1-dcache-loads                                               (39.67%)
    11.488827681          1,319,443      L1-dcache-load-misses     #    1.93% of all L1-dcache accesses  (39.67%)
    11.488827681            166,107      L2-loads                                                      (31.74%)
    11.488827681              5,050      L2-load-misses            #    2.96% of all LL-cache accesses  (31.74%)
    11.488827681            175,659      LLC-loads                                                     (34.71%)
    11.488827681              3,345      LLC-load-misses           #    1.96% of all LL-cache accesses  (42.65%)
    11.539248686        116,518,583      mem_inst_retired.any                                          (37.88%)
    11.539248686            267,080      branch-misses                                                 (44.47%)
    11.539248686        233,320,125      instructions              #    1.79  insn per cycle           (52.40%)
    11.539248686        130,430,807      cycles                                                        (52.40%)
    11.539248686          2,131,139      L1-icache-load-misses                                         (52.40%)
    11.539248686         83,117,032      L1-dcache-loads                                               (46.28%)
    11.539248686          1,240,637      L1-dcache-load-misses     #    1.49% of all L1-dcache accesses  (39.66%)
    11.539248686            140,508      L2-loads                                                      (31.73%)
    11.539248686              6,214      L2-load-misses            #    4.63% of all LL-cache accesses  (31.73%)
    11.539248686            127,939      LLC-loads                                                     (31.73%)
    11.539248686              6,650      LLC-load-misses           #    4.95% of all LL-cache accesses  (31.73%)
    11.589689192        111,811,118      mem_inst_retired.any                                          (31.72%)
    11.589689192            265,689      branch-misses                                                 (33.06%)
    11.589689192        242,595,346      instructions              #    1.86  insn per cycle           (48.92%)
    11.589689192        130,446,424      cycles                                                        (52.41%)
    11.589689192          2,306,908      L1-icache-load-misses                                         (52.42%)
    11.589689192         71,543,659      L1-dcache-loads                                               (52.42%)
    11.589689192          1,249,330      L1-dcache-load-misses     #    1.75% of all L1-dcache accesses  (51.11%)
    11.589689192            151,095      L2-loads                                                      (31.72%)
    11.589689192              4,996      L2-load-misses            #    3.69% of all LL-cache accesses  (31.72%)
    11.589689192            119,724      LLC-loads                                                     (31.72%)
    11.589689192              5,157      LLC-load-misses           #    3.81% of all LL-cache accesses  (31.72%)
    11.640130646        106,508,221      mem_inst_retired.any                                          (31.72%)
    11.640130646            286,819      branch-misses                                                 (31.72%)
    11.640130646        230,903,935      instructions              #    1.77  insn per cycle           (39.65%)
    11.640130646        130,458,023      cycles                                                        (44.08%)
    11.640130646          2,694,351      L1-icache-load-misses                                         (52.01%)
    11.640130646         71,798,578      L1-dcache-loads                                               (52.42%)
    11.640130646          1,279,693      L1-dcache-load-misses     #    1.78% of all L1-dcache accesses  (52.42%)
    11.640130646            167,518      L2-loads                                                      (40.08%)
    11.640130646              5,203      L2-load-misses            #    3.21% of all LL-cache accesses  (32.15%)
    11.640130646            156,776      LLC-loads                                                     (31.72%)
    11.640130646              6,137      LLC-load-misses           #    3.78% of all LL-cache accesses  (31.72%)
    11.690578846         89,823,606      mem_inst_retired.any                                          (31.72%)
    11.690578846            262,207      branch-misses                                                 (31.71%)
    11.690578846        221,563,445      instructions              #    1.70  insn per cycle           (39.64%)
    11.690578846        130,493,916      cycles                                                        (39.64%)
    11.690578846          2,426,720      L1-icache-load-misses                                         (39.64%)
    11.690578846         74,316,050      L1-dcache-loads                                               (47.16%)
    11.690578846          1,209,216      L1-dcache-load-misses     #    1.63% of all L1-dcache accesses  (52.42%)
    11.690578846            132,258      L2-loads                                                      (44.50%)
    11.690578846              7,124      L2-load-misses            #    5.31% of all LL-cache accesses  (44.50%)
    11.690578846            136,312      LLC-loads                                                     (36.99%)
    11.690578846              3,821      LLC-load-misses           #    2.85% of all LL-cache accesses  (31.72%)
    11.740883460        120,144,939      mem_inst_retired.any                                          (33.70%)
    11.740883460            277,784      branch-misses                                                 (31.80%)
    11.740883460        245,137,989      instructions              #    1.88  insn per cycle           (39.76%)
    11.740883460        130,113,228      cycles                                                        (39.75%)
    11.740883460          2,093,194      L1-icache-load-misses                                         (39.76%)
    11.740883460         74,602,128      L1-dcache-loads                                               (39.76%)
    11.740883460          1,212,478      L1-dcache-load-misses     #    1.63% of all L1-dcache accesses  (42.43%)
    11.740883460            148,080      L2-loads                                                      (42.43%)
    11.740883460              4,423      L2-load-misses            #    2.96% of all LL-cache accesses  (44.34%)
    11.740883460            150,451      LLC-loads                                                     (44.34%)
    11.740883460              6,039      LLC-load-misses           #    4.05% of all LL-cache accesses  (41.68%)
    11.791183474        100,699,405      mem_inst_retired.any                                          (44.34%)
    11.791183474            265,675      branch-misses                                                 (38.28%)
    11.791183474        225,372,881      instructions              #    1.73  insn per cycle           (46.24%)
    11.791183474        130,082,044      cycles                                                        (39.75%)
    11.791183474          2,389,968      L1-icache-load-misses                                         (39.75%)
    11.791183474         79,736,225      L1-dcache-loads                                               (39.75%)
    11.791183474          1,148,172      L1-dcache-load-misses     #    1.44% of all L1-dcache accesses  (39.76%)
    11.791183474            145,852      L2-loads                                                      (31.81%)
    11.791183474              5,281      L2-load-misses            #    3.45% of all LL-cache accesses  (37.85%)
    11.791183474            160,345      LLC-loads                                                     (44.34%)
    11.791183474              4,837      LLC-load-misses           #    3.16% of all LL-cache accesses  (44.34%)
    11.841592443        102,061,748      mem_inst_retired.any                                          (44.45%)
    11.841592443            265,480      branch-misses                                                 (44.46%)
    11.841592443        228,149,295      instructions              #    1.75  insn per cycle           (52.39%)
    11.841592443        130,314,503      cycles                                                        (50.93%)
    11.841592443          2,569,021      L1-icache-load-misses                                         (42.99%)
    11.841592443         73,336,487      L1-dcache-loads                                               (39.67%)
    11.841592443          1,285,813      L1-dcache-load-misses     #    1.75% of all L1-dcache accesses  (39.67%)
    11.841592443            166,200      L2-loads                                                      (31.74%)
    11.841592443              4,054      L2-load-misses            #    2.52% of all LL-cache accesses  (31.74%)
    11.841592443            155,208      LLC-loads                                                     (33.19%)
    11.841592443              5,250      LLC-load-misses           #    3.27% of all LL-cache accesses  (41.12%)
    11.891895695        109,296,107      mem_inst_retired.any                                          (36.45%)
    11.891895695            246,411      branch-misses                                                 (44.34%)
    11.891895695        200,191,656      instructions              #    1.54  insn per cycle           (52.29%)
    11.891895695        130,105,853      cycles                                                        (52.29%)
    11.891895695          2,365,252      L1-icache-load-misses                                         (52.29%)
    11.891895695         73,763,949      L1-dcache-loads                                               (47.67%)
    11.891895695          1,204,963      L1-dcache-load-misses     #    1.63% of all L1-dcache accesses  (39.76%)
    11.891895695            144,990      L2-loads                                                      (31.81%)
    11.891895695              4,841      L2-load-misses            #    3.15% of all LL-cache accesses  (31.81%)
    11.891895695            162,161      LLC-loads                                                     (31.81%)
    11.891895695              4,924      LLC-load-misses           #    3.21% of all LL-cache accesses  (31.80%)
    11.942210504        113,649,687      mem_inst_retired.any                                          (31.80%)
    11.942210504            269,908      branch-misses                                                 (31.86%)
    11.942210504        241,212,872      instructions              #    1.85  insn per cycle           (47.75%)
    11.942210504        130,123,064      cycles                                                        (52.30%)
    11.942210504          2,081,019      L1-icache-load-misses                                         (52.30%)
    11.942210504         77,857,227      L1-dcache-loads                                               (52.30%)
    11.942210504          1,220,907      L1-dcache-load-misses     #    1.57% of all L1-dcache accesses  (52.27%)
    11.942210504            131,227      L2-loads                                                      (31.80%)
    11.942210504              5,650      L2-load-misses            #    4.24% of all LL-cache accesses  (31.80%)
    11.942210504            135,104      LLC-loads                                                     (31.80%)
    11.942210504              5,711      LLC-load-misses           #    4.29% of all LL-cache accesses  (31.80%)
    11.992649220        102,930,979      mem_inst_retired.any                                          (31.72%)
    11.992649220            264,548      branch-misses                                                 (31.72%)
    11.992649220        214,887,521      instructions              #    1.65  insn per cycle           (39.65%)
    11.992649220        130,453,722      cycles                                                        (43.05%)
    11.992649220          2,453,084      L1-icache-load-misses                                         (50.97%)
    11.992649220         72,183,121      L1-dcache-loads                                               (52.41%)
    11.992649220          1,298,442      L1-dcache-load-misses     #    1.80% of all L1-dcache accesses  (52.41%)
    11.992649220            146,090      L2-loads                                                      (41.11%)
    11.992649220              5,135      L2-load-misses            #    3.68% of all LL-cache accesses  (33.18%)
    11.992649220            133,257      LLC-loads                                                     (31.73%)
    11.992649220              4,192      LLC-load-misses           #    3.00% of all LL-cache accesses  (31.72%)
    12.043098162         89,294,229      mem_inst_retired.any                                          (31.71%)
    12.043098162            228,354      branch-misses                                                 (31.71%)
    12.043098162        184,675,312      instructions              #    1.42  insn per cycle           (39.64%)
    12.043098162        130,439,555      cycles                                                        (39.63%)
    12.043098162          2,382,052      L1-icache-load-misses                                         (39.64%)
    12.043098162         62,187,164      L1-dcache-loads                                               (46.13%)
    12.043098162          1,457,212      L1-dcache-load-misses     #    2.34% of all L1-dcache accesses  (52.43%)
    12.043098162            135,730      L2-loads                                                      (44.51%)
    12.043098162              4,823      L2-load-misses            #    3.28% of all LL-cache accesses  (44.51%)
    12.043098162            158,328      LLC-loads                                                     (38.04%)
    12.043098162              6,136      LLC-load-misses           #    4.17% of all LL-cache accesses  (31.71%)
    12.093512681         91,961,589      mem_inst_retired.any                                          (34.88%)
    12.093512681            265,060      branch-misses                                                 (31.73%)
    12.093512681        183,044,231      instructions              #    1.40  insn per cycle           (39.67%)
    12.093512681        130,304,754      cycles                                                        (39.66%)
    12.093512681          2,808,271      L1-icache-load-misses                                         (39.66%)
    12.093512681         60,385,249      L1-dcache-loads                                               (39.67%)
    12.093512681          1,494,806      L1-dcache-load-misses     #    2.48% of all L1-dcache accesses  (41.30%)
    12.093512681            174,261      L2-loads                                                      (41.30%)
    12.093512681              4,307      L2-load-misses            #    2.32% of all LL-cache accesses  (44.46%)
    12.093512681            196,796      LLC-loads                                                     (44.46%)
    12.093512681              5,705      LLC-load-misses           #    3.07% of all LL-cache accesses  (42.85%)
    12.143883635         97,721,847      mem_inst_retired.any                                          (44.42%)
    12.143883635            257,558      branch-misses                                                 (39.63%)
    12.143883635        192,032,198      instructions              #    1.47  insn per cycle           (47.57%)
    12.143883635        130,211,919      cycles                                                        (39.70%)
    12.143883635          2,608,406      L1-icache-load-misses                                         (39.69%)
    12.143883635         70,577,804      L1-dcache-loads                                               (39.70%)
    12.143883635          1,495,113      L1-dcache-load-misses     #    2.12% of all L1-dcache accesses  (39.69%)
    12.143883635            190,795      L2-loads                                                      (31.76%)
    12.143883635              4,854      L2-load-misses            #    2.64% of all LL-cache accesses  (36.54%)
    12.143883635            176,788      LLC-loads                                                     (44.42%)
    12.143883635              6,414      LLC-load-misses           #    3.49% of all LL-cache accesses  (44.43%)
    12.194306863         96,380,939      mem_inst_retired.any                                          (44.46%)
    12.194306863            250,143      branch-misses                                                 (44.46%)
    12.194306863        195,813,695      instructions              #    1.50  insn per cycle           (52.40%)
    12.194306863        130,363,648      cycles                                                        (52.33%)
    12.194306863          2,809,672      L1-icache-load-misses                                         (44.40%)
    12.194306863         74,587,502      L1-dcache-loads                                               (39.67%)
    12.194306863          1,231,124      L1-dcache-load-misses     #    1.65% of all L1-dcache accesses  (39.67%)
    12.194306863            140,631      L2-loads                                                      (31.73%)
    12.194306863              4,770      L2-load-misses            #    3.45% of all LL-cache accesses  (31.73%)
    12.194306863            136,052      LLC-loads                                                     (31.78%)
    12.194306863              6,858      LLC-load-misses           #    4.96% of all LL-cache accesses  (39.72%)
    12.244759243        104,943,948      mem_inst_retired.any                                          (34.93%)
    12.244759243            251,259      branch-misses                                                 (42.85%)
    12.244759243        224,424,074      instructions              #    1.72  insn per cycle           (52.42%)
    12.244759243        130,451,989      cycles                                                        (52.42%)
    12.244759243          2,743,378      L1-icache-load-misses                                         (52.42%)
    12.244759243         65,543,191      L1-dcache-loads                                               (49.24%)
    12.244759243          1,260,141      L1-dcache-load-misses     #    1.92% of all L1-dcache accesses  (41.31%)
    12.244759243            122,323      L2-loads                                                      (31.72%)
    12.244759243              4,763      L2-load-misses            #    4.18% of all LL-cache accesses  (31.72%)
    12.244759243            105,509      LLC-loads                                                     (31.72%)
    12.244759243              7,185      LLC-load-misses           #    6.31% of all LL-cache accesses  (31.72%)
    12.295068994        113,511,878      mem_inst_retired.any                                          (31.80%)
    12.295068994            264,562      branch-misses                                                 (31.80%)
    12.295068994        235,888,747      instructions              #    1.81  insn per cycle           (46.04%)
    12.295068994        130,113,801      cycles                                                        (52.29%)
    12.295068994          2,241,915      L1-icache-load-misses                                         (52.29%)
    12.295068994         71,285,083      L1-dcache-loads                                               (52.30%)
    12.295068994          1,340,110      L1-dcache-load-misses     #    1.88% of all L1-dcache accesses  (52.30%)
    12.295068994            140,101      L2-loads                                                      (31.80%)
    12.295068994              5,216      L2-load-misses            #    3.96% of all LL-cache accesses  (31.80%)
    12.295068994            123,363      LLC-loads                                                     (31.80%)
    12.295068994              4,804      LLC-load-misses           #    3.65% of all LL-cache accesses  (31.81%)
    12.345374366        107,944,459      mem_inst_retired.any                                          (31.80%)
    12.345374366            278,664      branch-misses                                                 (31.80%)
    12.345374366        241,698,615      instructions              #    1.86  insn per cycle           (39.75%)
    12.345374366        130,094,120      cycles                                                        (41.45%)
    12.345374366          2,703,922      L1-icache-load-misses                                         (49.41%)
    12.345374366         72,820,065      L1-dcache-loads                                               (52.29%)
    12.345374366          1,434,738      L1-dcache-load-misses     #    1.97% of all L1-dcache accesses  (52.29%)
    12.345374366            184,280      L2-loads                                                      (42.66%)
    12.345374366              4,130      L2-load-misses            #    2.50% of all LL-cache accesses  (34.71%)
    12.345374366            145,669      LLC-loads                                                     (31.81%)
    12.345374366              4,584      LLC-load-misses           #    2.78% of all LL-cache accesses  (31.80%)
    12.395700030        113,554,973      mem_inst_retired.any                                          (31.79%)
    12.395700030            256,500      branch-misses                                                 (31.79%)
    12.395700030        244,355,153      instructions              #    1.88  insn per cycle           (39.74%)
    12.395700030        130,184,559      cycles                                                        (39.74%)
    12.395700030          2,101,568      L1-icache-load-misses                                         (39.74%)
    12.395700030         75,163,664      L1-dcache-loads                                               (44.80%)
    12.395700030          1,239,240      L1-dcache-load-misses     #    1.65% of all L1-dcache accesses  (52.31%)
    12.395700030            133,665      L2-loads                                                      (44.36%)
    12.395700030              5,338      L2-load-misses            #    4.16% of all LL-cache accesses  (44.36%)
    12.395700030            122,683      LLC-loads                                                     (39.32%)
    12.395700030              6,347      LLC-load-misses           #    4.95% of all LL-cache accesses  (31.79%)
    12.446005561        106,917,874      mem_inst_retired.any                                          (35.92%)
    12.446005561            277,252      branch-misses                                                 (31.78%)
    12.446005561        220,275,043      instructions              #    1.69  insn per cycle           (39.73%)
    12.446005561        130,081,161      cycles                                                        (39.76%)
    12.446005561          2,745,139      L1-icache-load-misses                                         (39.75%)
    12.446005561         70,895,261      L1-dcache-loads                                               (39.77%)
    12.446005561          1,358,774      L1-dcache-load-misses     #    1.92% of all L1-dcache accesses  (40.20%)
    12.446005561            157,364      L2-loads                                                      (40.20%)
    12.446005561              4,341      L2-load-misses            #    2.87% of all LL-cache accesses  (44.36%)
    12.446005561            145,448      LLC-loads                                                     (44.33%)
    12.446005561              4,362      LLC-load-misses           #    2.88% of all LL-cache accesses  (43.91%)
    12.496422824        115,365,825      mem_inst_retired.any                                          (44.47%)
    12.496422824            284,402      branch-misses                                                 (40.66%)
    12.496422824        226,538,411      instructions              #    1.74  insn per cycle           (48.60%)
    12.496422824        130,359,155      cycles                                                        (40.67%)
    12.496422824          2,195,625      L1-icache-load-misses                                         (39.66%)
    12.496422824         66,376,997      L1-dcache-loads                                               (39.66%)
    12.496422824          1,505,248      L1-dcache-load-misses     #    2.27% of all L1-dcache accesses  (39.66%)
    12.496422824            154,389      L2-loads                                                      (31.73%)
    12.496422824              5,289      L2-load-misses            #    3.45% of all LL-cache accesses  (35.52%)
    12.496422824            152,509      LLC-loads                                                     (43.45%)
    12.496422824              5,547      LLC-load-misses           #    3.61% of all LL-cache accesses  (44.47%)
    12.546857274        101,668,725      mem_inst_retired.any                                          (44.48%)
    12.546857274            228,742      branch-misses                                                 (44.48%)
    12.546857274        209,343,435      instructions              #    1.60  insn per cycle           (52.41%)
    12.546857274        130,482,310      cycles                                                        (52.41%)
    12.546857274          2,472,210      L1-icache-load-misses                                         (45.49%)
    12.546857274         69,124,932      L1-dcache-loads                                               (39.66%)
    12.546857274          1,234,673      L1-dcache-load-misses     #    1.79% of all L1-dcache accesses  (39.66%)
    12.546857274            134,010      L2-loads                                                      (31.73%)
    12.546857274              5,383      L2-load-misses            #    4.41% of all LL-cache accesses  (31.73%)
    12.546857274            109,885      LLC-loads                                                     (31.73%)
    12.546857274              5,614      LLC-load-misses           #    4.60% of all LL-cache accesses  (38.63%)
    12.597312758        105,483,840      mem_inst_retired.any                                          (33.84%)
    12.597312758            266,267      branch-misses                                                 (41.76%)
    12.597312758        235,353,456      instructions              #    1.80  insn per cycle           (52.43%)
    12.597312758        130,395,050      cycles                                                        (52.43%)
    12.597312758          2,482,997      L1-icache-load-misses                                         (52.44%)
    12.597312758         68,411,658      L1-dcache-loads                                               (50.34%)
    12.597312758          1,510,483      L1-dcache-load-misses     #    2.21% of all L1-dcache accesses  (42.42%)
    12.597312758            216,761      L2-loads                                                      (31.71%)
    12.597312758              4,892      L2-load-misses            #    2.52% of all LL-cache accesses  (31.70%)
    12.597312758            172,109      LLC-loads                                                     (31.71%)
    12.597312758              6,841      LLC-load-misses           #    3.52% of all LL-cache accesses  (31.70%)
#           time             counts unit events
    12.647766328        120,769,223      mem_inst_retired.any                                          (31.71%)
    12.647766328            255,287      branch-misses                                                 (31.71%)
    12.647766328        222,412,429      instructions              #    1.70  insn per cycle           (44.81%)
    12.647766328        130,557,641      cycles                                                        (52.43%)
    12.647766328          2,284,896      L1-icache-load-misses                                         (52.42%)
    12.647766328         68,244,821      L1-dcache-loads                                               (52.42%)
    12.647766328          1,237,963      L1-dcache-load-misses     #    1.81% of all L1-dcache accesses  (52.42%)
    12.647766328            122,076      L2-loads                                                      (31.72%)
    12.647766328              4,369      L2-load-misses            #    3.78% of all LL-cache accesses  (31.72%)
    12.647766328            109,046      LLC-loads                                                     (31.72%)
    12.647766328              5,870      LLC-load-misses           #    5.08% of all LL-cache accesses  (31.72%)
    12.698194316        126,675,546      mem_inst_retired.any                                          (31.74%)
    12.698194316            276,079      branch-misses                                                 (31.73%)
    12.698194316        236,300,302      instructions              #    1.81  insn per cycle           (39.67%)
    12.698194316        130,376,704      cycles                                                        (39.97%)
    12.698194316          2,545,298      L1-icache-load-misses                                         (47.89%)
    12.698194316         72,089,619      L1-dcache-loads                                               (52.39%)
    12.698194316          1,297,485      L1-dcache-load-misses     #    1.80% of all L1-dcache accesses  (52.40%)
    12.698194316            137,099      L2-loads                                                      (44.18%)
    12.698194316              5,047      L2-load-misses            #    3.44% of all LL-cache accesses  (36.26%)
    12.698194316            156,561      LLC-loads                                                     (31.74%)
    12.698194316              3,232      LLC-load-misses           #    2.20% of all LL-cache accesses  (31.74%)
    12.748950971        115,400,857      mem_inst_retired.any                                          (31.52%)
    12.748950971            274,146      branch-misses                                                 (31.52%)
    12.748950971        217,593,405      instructions              #    1.66  insn per cycle           (39.40%)
    12.748950971        131,268,738      cycles                                                        (39.40%)
    12.748950971          2,562,443      L1-icache-load-misses                                         (39.40%)
    12.748950971         75,015,478      L1-dcache-loads                                               (42.81%)
    12.748950971          1,232,525      L1-dcache-load-misses     #    1.64% of all L1-dcache accesses  (50.69%)
    12.748950971            122,280      L2-loads                                                      (44.84%)
    12.748950971              5,941      L2-load-misses            #    4.95% of all LL-cache accesses  (44.84%)
    12.748950971            117,593      LLC-loads                                                     (41.44%)
    12.748950971              5,052      LLC-load-misses           #    4.21% of all LL-cache accesses  (33.57%)
    12.799385835         91,180,816      mem_inst_retired.any                                          (38.57%)
    12.799385835            256,031      branch-misses                                                 (31.72%)
    12.799385835        221,376,531      instructions              #    1.70  insn per cycle           (39.65%)
    12.799385835        130,417,172      cycles                                                        (39.65%)
    12.799385835          2,467,983      L1-icache-load-misses                                         (39.65%)
    12.799385835         74,860,922      L1-dcache-loads                                               (39.66%)
    12.799385835          1,142,296      L1-dcache-load-misses     #    1.53% of all L1-dcache accesses  (39.65%)
    12.799385835            134,459      L2-loads                                                      (37.62%)
    12.799385835              5,032      L2-load-misses            #    3.39% of all LL-cache accesses  (44.49%)
    12.799385835            162,255      LLC-loads                                                     (44.48%)
    12.799385835              4,745      LLC-load-misses           #    3.20% of all LL-cache accesses  (44.48%)
    12.849803921        103,492,527      mem_inst_retired.any                                          (44.47%)
    12.849803921            267,372      branch-misses                                                 (43.40%)
    12.849803921        223,097,737      instructions              #    1.71  insn per cycle           (51.33%)
    12.849803921        130,338,152      cycles                                                        (43.40%)
    12.849803921          2,494,973      L1-icache-load-misses                                         (39.66%)
    12.849803921         67,199,060      L1-dcache-loads                                               (39.66%)
    12.849803921          1,127,478      L1-dcache-load-misses     #    1.68% of all L1-dcache accesses  (39.67%)
    12.849803921            112,639      L2-loads                                                      (31.74%)
    12.849803921              5,562      L2-load-misses            #    4.31% of all LL-cache accesses  (32.79%)
    12.849803921            145,609      LLC-loads                                                     (40.72%)
    12.849803921              4,164      LLC-load-misses           #    3.22% of all LL-cache accesses  (44.47%)
    12.900250808        112,745,619      mem_inst_retired.any                                          (43.86%)
    12.900250808            266,668      branch-misses                                                 (44.49%)
    12.900250808        232,688,063      instructions              #    1.78  insn per cycle           (52.42%)
    12.900250808        130,435,254      cycles                                                        (52.42%)
    12.900250808          2,428,592      L1-icache-load-misses                                         (48.23%)
    12.900250808         68,205,159      L1-dcache-loads                                               (40.31%)
    12.900250808          1,231,050      L1-dcache-load-misses     #    1.80% of all L1-dcache accesses  (39.64%)
    12.900250808            119,767      L2-loads                                                      (31.72%)
    12.900250808              5,507      L2-load-misses            #    4.88% of all LL-cache accesses  (31.72%)
    12.900250808            105,825      LLC-loads                                                     (31.72%)
    12.900250808              4,827      LLC-load-misses           #    4.28% of all LL-cache accesses  (35.90%)
    12.950561092        113,803,689      mem_inst_retired.any                                          (31.81%)
    12.950561092            263,077      branch-misses                                                 (39.11%)
    12.950561092        229,797,304      instructions              #    1.77  insn per cycle           (52.29%)
    12.950561092        130,125,999      cycles                                                        (52.29%)
    12.950561092          2,279,794      L1-icache-load-misses                                         (52.29%)
    12.950561092         81,278,667      L1-dcache-loads                                               (52.29%)
    12.950561092          1,190,872      L1-dcache-load-misses     #    1.47% of all L1-dcache accesses  (45.01%)
    12.950561092            136,790      L2-loads                                                      (31.80%)
    12.950561092              4,958      L2-load-misses            #    3.75% of all LL-cache accesses  (31.81%)
    12.950561092            127,566      LLC-loads                                                     (31.81%)
    12.950561092              4,800      LLC-load-misses           #    3.63% of all LL-cache accesses  (31.81%)
    13.000854038         86,977,826      mem_inst_retired.any                                          (31.81%)
    13.000854038            250,860      branch-misses                                                 (31.81%)
    13.000854038        183,447,918      instructions              #    1.41  insn per cycle           (42.48%)
    13.000854038        130,035,975      cycles                                                        (50.43%)
    13.000854038          2,397,175      L1-icache-load-misses                                         (52.27%)
    13.000854038         63,966,358      L1-dcache-loads                                               (52.28%)
    13.000854038          1,268,236      L1-dcache-load-misses     #    1.98% of all L1-dcache accesses  (52.28%)
    13.000854038            118,975      L2-loads                                                      (33.67%)
    13.000854038              5,742      L2-load-misses            #    4.25% of all LL-cache accesses  (31.82%)
    13.000854038            151,530      LLC-loads                                                     (31.82%)
    13.000854038              4,897      LLC-load-misses           #    3.62% of all LL-cache accesses  (31.81%)
    13.051146022         90,068,825      mem_inst_retired.any                                          (31.81%)
    13.051146022            254,976      branch-misses                                                 (31.82%)
    13.051146022        196,346,376      instructions              #    1.51  insn per cycle           (39.77%)
    13.051146022        130,057,225      cycles                                                        (39.76%)
    13.051146022          2,460,356      L1-icache-load-misses                                         (45.87%)
    13.051146022         61,621,463      L1-dcache-loads                                               (52.28%)
    13.051146022          1,404,154      L1-dcache-load-misses     #    2.28% of all L1-dcache accesses  (52.28%)
    13.051146022            153,052      L2-loads                                                      (44.33%)
    13.051146022              5,891      L2-load-misses            #    3.65% of all LL-cache accesses  (38.24%)
    13.051146022            169,543      LLC-loads                                                     (31.81%)
    13.051146022              5,645      LLC-load-misses           #    3.50% of all LL-cache accesses  (31.81%)
    13.101580114         86,793,638      mem_inst_retired.any                                          (31.72%)
    13.101580114            261,131      branch-misses                                                 (31.72%)
    13.101580114        208,126,304      instructions              #    1.60  insn per cycle           (39.65%)
    13.101580114        130,379,021      cycles                                                        (39.65%)
    13.101580114          2,312,860      L1-icache-load-misses                                         (39.66%)
    13.101580114         67,503,733      L1-dcache-loads                                               (41.20%)
    13.101580114          1,414,408      L1-dcache-load-misses     #    2.10% of all L1-dcache accesses  (49.13%)
    13.101580114            202,406      L2-loads                                                      (44.48%)
    13.101580114              5,897      L2-load-misses            #    3.06% of all LL-cache accesses  (44.47%)
    13.101580114            182,946      LLC-loads                                                     (42.96%)
    13.101580114              7,805      LLC-load-misses           #    4.05% of all LL-cache accesses  (35.02%)
    13.151877055         82,014,588      mem_inst_retired.any                                          (39.65%)
    13.151877055            234,189      branch-misses                                                 (31.81%)
    13.151877055        168,761,046      instructions              #    1.30  insn per cycle           (39.76%)
    13.151877055        130,046,165      cycles                                                        (39.76%)
    13.151877055          3,010,598      L1-icache-load-misses                                         (39.76%)
    13.151877055         63,011,411      L1-dcache-loads                                               (39.76%)
    13.151877055          1,336,720      L1-dcache-load-misses     #    2.12% of all L1-dcache accesses  (39.77%)
    13.151877055            164,208      L2-loads                                                      (36.47%)
    13.151877055              4,363      L2-load-misses            #    2.75% of all LL-cache accesses  (44.32%)
    13.151877055            152,588      LLC-loads                                                     (44.33%)
    13.151877055              4,534      LLC-load-misses           #    2.86% of all LL-cache accesses  (44.33%)
    13.202295884         85,826,020      mem_inst_retired.any                                          (44.46%)
    13.202295884            227,122      branch-misses                                                 (44.37%)
    13.202295884        181,631,912      instructions              #    1.39  insn per cycle           (52.30%)
    13.202295884        130,342,607      cycles                                                        (44.37%)
    13.202295884          2,654,581      L1-icache-load-misses                                         (39.67%)
    13.202295884         62,528,675      L1-dcache-loads                                               (39.67%)
    13.202295884          1,287,438      L1-dcache-load-misses     #    2.06% of all L1-dcache accesses  (39.67%)
    13.202295884            157,709      L2-loads                                                      (31.74%)
    13.202295884              4,048      L2-load-misses            #    2.61% of all LL-cache accesses  (31.81%)
    13.202295884            152,241      LLC-loads                                                     (39.75%)
    13.202295884              4,183      LLC-load-misses           #    2.70% of all LL-cache accesses  (44.46%)
    13.252604077         86,623,978      mem_inst_retired.any                                          (43.00%)
    13.252604077            234,538      branch-misses                                                 (44.33%)
    13.252604077        194,292,730      instructions              #    1.49  insn per cycle           (52.29%)
    13.252604077        130,053,793      cycles                                                        (52.29%)
    13.252604077          2,715,341      L1-icache-load-misses                                         (49.06%)
    13.252604077         61,884,972      L1-dcache-loads                                               (41.12%)
    13.252604077          1,264,328      L1-dcache-load-misses     #    2.04% of all L1-dcache accesses  (39.76%)
    13.252604077            139,501      L2-loads                                                      (31.81%)
    13.252604077              4,608      L2-load-misses            #    2.97% of all LL-cache accesses  (31.81%)
    13.252604077            170,887      LLC-loads                                                     (31.80%)
    13.252604077              4,420      LLC-load-misses           #    2.85% of all LL-cache accesses  (35.02%)
    13.302898955        102,264,395      mem_inst_retired.any                                          (31.80%)
    13.302898955            257,624      branch-misses                                                 (38.42%)
    13.302898955        188,593,231      instructions              #    1.45  insn per cycle           (52.28%)
    13.302898955        130,060,064      cycles                                                        (52.28%)
    13.302898955          2,805,118      L1-icache-load-misses                                         (52.29%)
    13.302898955         62,799,576      L1-dcache-loads                                               (52.29%)
    13.302898955          1,273,647      L1-dcache-load-misses     #    2.03% of all L1-dcache accesses  (45.70%)
    13.302898955            142,385      L2-loads                                                      (31.82%)
    13.302898955              5,428      L2-load-misses            #    3.48% of all LL-cache accesses  (31.81%)
    13.302898955            169,658      LLC-loads                                                     (31.81%)
    13.302898955              5,345      LLC-load-misses           #    3.43% of all LL-cache accesses  (31.80%)
    13.353387421         94,871,124      mem_inst_retired.any                                          (31.69%)
    13.353387421            265,545      branch-misses                                                 (31.69%)
    13.353387421        212,203,636      instructions              #    1.63  insn per cycle           (41.64%)
    13.353387421        130,542,537      cycles                                                        (49.56%)
    13.353387421          2,617,535      L1-icache-load-misses                                         (52.46%)
    13.353387421         63,820,534      L1-dcache-loads                                               (52.46%)
    13.353387421          1,250,293      L1-dcache-load-misses     #    1.96% of all L1-dcache accesses  (52.46%)
    13.353387421            180,668      L2-loads                                                      (34.61%)
    13.353387421              4,098      L2-load-misses            #    2.30% of all LL-cache accesses  (31.69%)
    13.353387421            175,066      LLC-loads                                                     (31.69%)
    13.353387421              5,234      LLC-load-misses           #    2.94% of all LL-cache accesses  (31.69%)
    13.403847936        113,569,042      mem_inst_retired.any                                          (31.71%)
    13.403847936            246,777      branch-misses                                                 (31.71%)
    13.403847936        197,325,215      instructions              #    1.51  insn per cycle           (39.64%)
    13.403847936        130,468,226      cycles                                                        (39.64%)
    13.403847936          2,426,786      L1-icache-load-misses                                         (44.64%)
    13.403847936         66,766,584      L1-dcache-loads                                               (52.43%)
    13.403847936          1,402,039      L1-dcache-load-misses     #    2.10% of all L1-dcache accesses  (52.43%)
    13.403847936            138,966      L2-loads                                                      (44.50%)
    13.403847936              6,920      L2-load-misses            #    5.27% of all LL-cache accesses  (39.52%)
    13.403847936            123,418      LLC-loads                                                     (31.71%)
    13.403847936              5,303      LLC-load-misses           #    4.04% of all LL-cache accesses  (31.71%)
    13.454278652         91,375,513      mem_inst_retired.any                                          (31.72%)
    13.454278652            228,875      branch-misses                                                 (31.73%)
    13.454278652        193,842,551      instructions              #    1.49  insn per cycle           (39.66%)
    13.454278652        130,410,327      cycles                                                        (39.65%)
    13.454278652          2,257,048      L1-icache-load-misses                                         (39.66%)
    13.454278652         63,906,483      L1-dcache-loads                                               (39.80%)
    13.454278652          1,449,677      L1-dcache-load-misses     #    2.27% of all L1-dcache accesses  (47.73%)
    13.454278652            167,560      L2-loads                                                      (44.48%)
    13.454278652              5,843      L2-load-misses            #    3.50% of all LL-cache accesses  (44.47%)
    13.454278652            166,269      LLC-loads                                                     (44.35%)
    13.454278652              4,771      LLC-load-misses           #    2.86% of all LL-cache accesses  (36.42%)
    13.504709618        100,176,448      mem_inst_retired.any                                          (41.21%)
    13.504709618            261,377      branch-misses                                                 (33.28%)
    13.504709618        192,714,276      instructions              #    1.48  insn per cycle           (41.21%)
    13.504709618        130,411,794      cycles                                                        (39.65%)
    13.504709618          2,405,010      L1-icache-load-misses                                         (39.66%)
    13.504709618         70,178,278      L1-dcache-loads                                               (39.65%)
    13.504709618          1,161,093      L1-dcache-load-misses     #    1.65% of all L1-dcache accesses  (39.66%)
    13.504709618            116,131      L2-loads                                                      (34.98%)
    13.504709618              6,258      L2-load-misses            #    4.72% of all LL-cache accesses  (42.90%)
    13.504709618            148,785      LLC-loads                                                     (44.49%)
    13.504709618              6,632      LLC-load-misses           #    5.01% of all LL-cache accesses  (44.48%)
    13.555151399         91,760,213      mem_inst_retired.any                                          (44.49%)
    13.555151399            263,982      branch-misses                                                 (44.49%)
    13.555151399        200,681,029      instructions              #    1.54  insn per cycle           (52.42%)
    13.555151399        130,417,026      cycles                                                        (46.05%)
    13.555151399          2,327,541      L1-icache-load-misses                                         (39.65%)
    13.555151399         81,514,510      L1-dcache-loads                                               (39.65%)
    13.555151399          1,180,926      L1-dcache-load-misses     #    1.45% of all L1-dcache accesses  (39.65%)
    13.555151399            178,047      L2-loads                                                      (31.72%)
    13.555151399              4,069      L2-load-misses            #    2.37% of all LL-cache accesses  (31.72%)
    13.555151399            164,705      LLC-loads                                                     (38.07%)
    13.555151399              4,464      LLC-load-misses           #    2.60% of all LL-cache accesses  (44.48%)
    13.605483255         85,488,796      mem_inst_retired.any                                          (41.28%)
    13.605483255            238,821      branch-misses                                                 (44.36%)
    13.605483255        173,248,812      instructions              #    1.33  insn per cycle           (52.31%)
    13.605483255        130,088,191      cycles                                                        (52.31%)
    13.605483255          2,979,945      L1-icache-load-misses                                         (50.79%)
    13.605483255         60,286,103      L1-dcache-loads                                               (42.85%)
    13.605483255          1,506,170      L1-dcache-load-misses     #    2.50% of all L1-dcache accesses  (39.74%)
    13.605483255            177,086      L2-loads                                                      (31.79%)
    13.605483255              3,094      L2-load-misses            #    1.81% of all LL-cache accesses  (31.79%)
    13.605483255            164,476      LLC-loads                                                     (31.79%)
    13.605483255              2,378      LLC-load-misses           #    1.39% of all LL-cache accesses  (33.30%)
    13.655890255         93,366,259      mem_inst_retired.any                                          (31.74%)
    13.655890255            246,622      branch-misses                                                 (36.59%)
    13.655890255        218,115,931      instructions              #    1.67  insn per cycle           (52.38%)
    13.655890255        130,367,940      cycles                                                        (52.38%)
    13.655890255          2,536,328      L1-icache-load-misses                                         (52.39%)
    13.655890255         72,661,554      L1-dcache-loads                                               (52.39%)
    13.655890255          1,238,959      L1-dcache-load-misses     #    1.71% of all L1-dcache accesses  (47.56%)
    13.655890255            158,104      L2-loads                                                      (31.74%)
    13.655890255              4,524      L2-load-misses            #    3.04% of all LL-cache accesses  (31.74%)
    13.655890255            139,223      LLC-loads                                                     (31.74%)
    13.655890255              6,461      LLC-load-misses           #    4.35% of all LL-cache accesses  (31.74%)
    13.706328258         99,883,363      mem_inst_retired.any                                          (31.72%)
    13.706328258            246,205      branch-misses                                                 (31.72%)
    13.706328258        211,602,561      instructions              #    1.62  insn per cycle           (39.72%)
    13.706328258        130,432,655      cycles                                                        (47.65%)
    13.706328258          2,502,461      L1-icache-load-misses                                         (52.41%)
    13.706328258         67,410,218      L1-dcache-loads                                               (52.41%)
    13.706328258          1,201,431      L1-dcache-load-misses     #    1.78% of all L1-dcache accesses  (52.41%)
    13.706328258            128,956      L2-loads                                                      (36.50%)
    13.706328258              8,567      L2-load-misses            #    6.72% of all LL-cache accesses  (31.72%)
    13.706328258            125,836      LLC-loads                                                     (31.72%)
    13.706328258              8,167      LLC-load-misses           #    6.41% of all LL-cache accesses  (31.72%)
    13.756776248         96,884,122      mem_inst_retired.any                                          (31.72%)
    13.756776248            233,260      branch-misses                                                 (31.70%)
    13.756776248        199,140,390      instructions              #    1.53  insn per cycle           (39.64%)
    13.756776248        130,412,513      cycles                                                        (39.64%)
    13.756776248          2,580,884      L1-icache-load-misses                                         (42.80%)
    13.756776248         65,918,523      L1-dcache-loads                                               (50.73%)
    13.756776248          1,324,755      L1-dcache-load-misses     #    2.01% of all L1-dcache accesses  (52.43%)
    13.756776248            171,516      L2-loads                                                      (44.50%)
    13.756776248              4,115      L2-load-misses            #    2.41% of all LL-cache accesses  (41.35%)
    13.756776248            169,802      LLC-loads                                                     (33.42%)
    13.756776248              4,851      LLC-load-misses           #    2.84% of all LL-cache accesses  (31.72%)
    13.807138232        105,025,854      mem_inst_retired.any                                          (31.77%)
    13.807138232            266,997      branch-misses                                                 (31.77%)
    13.807138232        215,405,436      instructions              #    1.65  insn per cycle           (39.71%)
    13.807138232        130,220,835      cycles                                                        (39.71%)
    13.807138232          2,369,843      L1-icache-load-misses                                         (39.71%)
    13.807138232         70,942,822      L1-dcache-loads                                               (39.71%)
    13.807138232          1,140,845      L1-dcache-load-misses     #    1.61% of all L1-dcache accesses  (45.96%)
    13.807138232            114,947      L2-loads                                                      (44.41%)
    13.807138232              5,962      L2-load-misses            #    4.90% of all LL-cache accesses  (44.41%)
    13.807138232            128,224      LLC-loads                                                     (44.41%)
    13.807138232              4,083      LLC-load-misses           #    3.36% of all LL-cache accesses  (38.17%)
    13.857574243        114,055,974      mem_inst_retired.any                                          (42.92%)
    13.857574243            265,326      branch-misses                                                 (34.99%)
    13.857574243        211,259,112      instructions              #    1.62  insn per cycle           (42.93%)
    13.857574243        130,424,215      cycles                                                        (39.65%)
    13.857574243          2,700,532      L1-icache-load-misses                                         (39.65%)
    13.857574243         67,071,079      L1-dcache-loads                                               (39.65%)
    13.857574243          1,216,347      L1-dcache-load-misses     #    1.81% of all L1-dcache accesses  (39.65%)
    13.857574243            134,477      L2-loads                                                      (33.26%)
    13.857574243              4,893      L2-load-misses            #    3.83% of all LL-cache accesses  (41.20%)
    13.857574243            120,717      LLC-loads                                                     (44.49%)
    13.857574243              4,542      LLC-load-misses           #    3.56% of all LL-cache accesses  (44.49%)
#           time             counts unit events
    13.907970214         88,350,784      mem_inst_retired.any                                          (44.44%)
    13.907970214            223,050      branch-misses                                                 (44.43%)
    13.907970214        176,053,819      instructions              #    1.35  insn per cycle           (52.37%)
    13.907970214        130,260,747      cycles                                                        (47.71%)
    13.907970214          2,629,608      L1-icache-load-misses                                         (39.78%)
    13.907970214         63,326,478      L1-dcache-loads                                               (39.68%)
    13.907970214          1,262,409      L1-dcache-load-misses     #    1.99% of all L1-dcache accesses  (39.69%)
    13.907970214            140,554      L2-loads                                                      (31.75%)
    13.907970214              3,848      L2-load-misses            #    2.88% of all LL-cache accesses  (31.75%)
    13.907970214            127,033      LLC-loads                                                     (36.40%)
    13.907970214              3,861      LLC-load-misses           #    2.89% of all LL-cache accesses  (44.33%)
    13.958272831        106,106,706      mem_inst_retired.any                                          (39.68%)
    13.958272831            263,626      branch-misses                                                 (44.34%)
    13.958272831        207,627,176      instructions              #    1.60  insn per cycle           (52.29%)
    13.958272831        130,094,088      cycles                                                        (52.29%)
    13.958272831          2,516,247      L1-icache-load-misses                                         (52.29%)
    13.958272831         57,959,130      L1-dcache-loads                                               (44.44%)
    13.958272831          1,530,641      L1-dcache-load-misses     #    2.64% of all L1-dcache accesses  (39.75%)
    13.958272831            171,641      L2-loads                                                      (31.80%)
    13.958272831              5,053      L2-load-misses            #    3.05% of all LL-cache accesses  (31.80%)
    13.958272831            159,418      LLC-loads                                                     (31.80%)
    13.958272831              6,510      LLC-load-misses           #    3.93% of all LL-cache accesses  (31.81%)
    14.008710605         82,225,530      mem_inst_retired.any                                          (31.72%)
    14.008710605            239,744      branch-misses                                                 (35.00%)
    14.008710605        193,046,085      instructions              #    1.48  insn per cycle           (50.86%)
    14.008710605        130,396,534      cycles                                                        (52.41%)
    14.008710605          2,471,249      L1-icache-load-misses                                         (52.41%)
    14.008710605         67,575,488      L1-dcache-loads                                               (52.41%)
    14.008710605          1,209,964      L1-dcache-load-misses     #    1.79% of all L1-dcache accesses  (49.16%)
    14.008710605            143,466      L2-loads                                                      (31.73%)
    14.008710605              4,075      L2-load-misses            #    2.69% of all LL-cache accesses  (31.73%)
    14.008710605            159,257      LLC-loads                                                     (31.73%)
    14.008710605              4,702      LLC-load-misses           #    3.11% of all LL-cache accesses  (31.72%)
    14.059148004         96,029,049      mem_inst_retired.any                                          (31.72%)
    14.059148004            277,919      branch-misses                                                 (31.72%)
    14.059148004        185,371,261      instructions              #    1.42  insn per cycle           (39.64%)
    14.059148004        130,406,354      cycles                                                        (46.02%)
    14.059148004          2,424,784      L1-icache-load-misses                                         (52.42%)
    14.059148004         61,172,728      L1-dcache-loads                                               (52.42%)
    14.059148004          1,287,276      L1-dcache-load-misses     #    2.10% of all L1-dcache accesses  (52.42%)
    14.059148004            116,850      L2-loads                                                      (38.14%)
    14.059148004              4,807      L2-load-misses            #    3.86% of all LL-cache accesses  (31.72%)
    14.059148004            132,141      LLC-loads                                                     (31.72%)
    14.059148004              5,828      LLC-load-misses           #    4.68% of all LL-cache accesses  (31.72%)
    14.109565300        107,129,491      mem_inst_retired.any                                          (31.74%)
    14.109565300            272,567      branch-misses                                                 (31.73%)
    14.109565300        232,405,087      instructions              #    1.78  insn per cycle           (39.67%)
    14.109565300        130,324,357      cycles                                                        (39.67%)
    14.109565300          2,322,500      L1-icache-load-misses                                         (41.20%)
    14.109565300         71,119,447      L1-dcache-loads                                               (49.14%)
    14.109565300          1,238,816      L1-dcache-load-misses     #    1.74% of all L1-dcache accesses  (52.39%)
    14.109565300            135,311      L2-loads                                                      (44.46%)
    14.109565300              5,062      L2-load-misses            #    3.46% of all LL-cache accesses  (42.95%)
    14.109565300            157,551      LLC-loads                                                     (35.01%)
    14.109565300              4,243      LLC-load-misses           #    2.90% of all LL-cache accesses  (31.74%)
    14.159857287        107,888,799      mem_inst_retired.any                                          (31.82%)
    14.159857287            255,915      branch-misses                                                 (31.82%)
    14.159857287        211,691,525      instructions              #    1.63  insn per cycle           (39.77%)
    14.159857287        130,059,845      cycles                                                        (39.77%)
    14.159857287          2,752,983      L1-icache-load-misses                                         (39.77%)
    14.159857287         66,279,289      L1-dcache-loads                                               (39.77%)
    14.159857287          1,298,348      L1-dcache-load-misses     #    1.96% of all L1-dcache accesses  (44.46%)
    14.159857287            156,416      L2-loads                                                      (44.32%)
    14.159857287              4,334      L2-load-misses            #    2.79% of all LL-cache accesses  (44.32%)
    14.159857287            154,065      LLC-loads                                                     (44.33%)
    14.159857287              4,545      LLC-load-misses           #    2.93% of all LL-cache accesses  (39.65%)
    14.210155477        102,463,057      mem_inst_retired.any                                          (44.19%)
    14.210155477            277,330      branch-misses                                                 (36.24%)
    14.210155477        214,134,794      instructions              #    1.65  insn per cycle           (44.19%)
    14.210155477        130,110,732      cycles                                                        (39.76%)
    14.210155477          2,487,525      L1-icache-load-misses                                         (39.76%)
    14.210155477         76,168,485      L1-dcache-loads                                               (39.76%)
    14.210155477          1,208,533      L1-dcache-load-misses     #    1.59% of all L1-dcache accesses  (39.76%)
    14.210155477            155,973      L2-loads                                                      (31.93%)
    14.210155477              3,936      L2-load-misses            #    2.44% of all LL-cache accesses  (39.88%)
    14.210155477            166,077      LLC-loads                                                     (44.33%)
    14.210155477              4,646      LLC-load-misses           #    2.89% of all LL-cache accesses  (44.34%)
    14.260460245         92,837,859      mem_inst_retired.any                                          (44.32%)
    14.260460245            266,052      branch-misses                                                 (44.32%)
    14.260460245        205,654,396      instructions              #    1.58  insn per cycle           (52.27%)
    14.260460245        129,941,844      cycles                                                        (48.76%)
    14.260460245          2,868,432      L1-icache-load-misses                                         (40.84%)
    14.260460245         68,741,914      L1-dcache-loads                                               (39.77%)
    14.260460245          1,357,276      L1-dcache-load-misses     #    1.97% of all L1-dcache accesses  (39.77%)
    14.260460245            165,913      L2-loads                                                      (31.82%)
    14.260460245              4,591      L2-load-misses            #    2.61% of all LL-cache accesses  (31.82%)
    14.260460245            186,066      LLC-loads                                                     (35.32%)
    14.260460245              4,188      LLC-load-misses           #    2.38% of all LL-cache accesses  (43.24%)
    14.310762702         83,634,090      mem_inst_retired.any                                          (38.70%)
    14.310762702            235,008      branch-misses                                                 (44.33%)
    14.310762702        175,794,070      instructions              #    1.35  insn per cycle           (52.29%)
    14.310762702        130,100,758      cycles                                                        (52.29%)
    14.310762702          2,463,542      L1-icache-load-misses                                         (52.29%)
    14.310762702         67,449,184      L1-dcache-loads                                               (45.42%)
    14.310762702          1,320,441      L1-dcache-load-misses     #    1.96% of all L1-dcache accesses  (39.77%)
    14.310762702            193,731      L2-loads                                                      (31.81%)
    14.310762702              3,976      L2-load-misses            #    1.93% of all LL-cache accesses  (31.81%)
    14.310762702            218,497      LLC-loads                                                     (31.80%)
    14.310762702              4,943      LLC-load-misses           #    2.40% of all LL-cache accesses  (31.80%)
    14.361070331        104,330,798      mem_inst_retired.any                                          (31.82%)
    14.361070331            282,132      branch-misses                                                 (34.13%)
    14.361070331        226,849,756      instructions              #    1.74  insn per cycle           (50.00%)
    14.361070331        130,000,105      cycles                                                        (52.27%)
    14.361070331          2,618,064      L1-icache-load-misses                                         (52.27%)
    14.361070331         73,980,428      L1-dcache-loads                                               (52.28%)
    14.361070331          1,280,042      L1-dcache-load-misses     #    1.73% of all L1-dcache accesses  (49.98%)
    14.361070331            164,670      L2-loads                                                      (31.82%)
    14.361070331              3,630      L2-load-misses            #    2.25% of all LL-cache accesses  (31.82%)
    14.361070331            157,479      LLC-loads                                                     (31.82%)
    14.361070331              4,714      LLC-load-misses           #    2.93% of all LL-cache accesses  (31.82%)
    14.411390611        106,342,791      mem_inst_retired.any                                          (31.77%)
    14.411390611            266,299      branch-misses                                                 (31.78%)
    14.411390611        205,639,615      instructions              #    1.58  insn per cycle           (39.73%)
    14.411390611        130,074,168      cycles                                                        (45.40%)
    14.411390611          2,528,274      L1-icache-load-misses                                         (52.30%)
    14.411390611         69,531,376      L1-dcache-loads                                               (52.32%)
    14.411390611          1,310,766      L1-dcache-load-misses     #    1.89% of all L1-dcache accesses  (52.32%)
    14.411390611            149,508      L2-loads                                                      (38.71%)
    14.411390611              4,534      L2-load-misses            #    3.00% of all LL-cache accesses  (31.80%)
    14.411390611            152,347      LLC-loads                                                     (31.81%)
    14.411390611              4,563      LLC-load-misses           #    3.02% of all LL-cache accesses  (31.80%)
    14.461690281         93,987,157      mem_inst_retired.any                                          (31.81%)
    14.461690281            235,930      branch-misses                                                 (31.82%)
    14.461690281        196,345,021      instructions              #    1.51  insn per cycle           (39.77%)
    14.461690281        130,070,424      cycles                                                        (39.77%)
    14.461690281          2,739,316      L1-icache-load-misses                                         (40.84%)
    14.461690281         69,988,068      L1-dcache-loads                                               (48.76%)
    14.461690281          1,340,161      L1-dcache-load-misses     #    1.91% of all L1-dcache accesses  (52.28%)
    14.461690281            177,593      L2-loads                                                      (44.32%)
    14.461690281              4,674      L2-load-misses            #    2.46% of all LL-cache accesses  (43.27%)
    14.461690281            202,774      LLC-loads                                                     (35.35%)
    14.461690281              4,561      LLC-load-misses           #    2.40% of all LL-cache accesses  (31.81%)
    14.512137112         99,671,226      mem_inst_retired.any                                          (32.12%)
    14.512137112            226,404      branch-misses                                                 (31.71%)
    14.512137112        188,480,147      instructions              #    1.45  insn per cycle           (39.64%)
    14.512137112        130,430,325      cycles                                                        (39.64%)
    14.512137112          2,553,816      L1-icache-load-misses                                         (39.64%)
    14.512137112         67,277,730      L1-dcache-loads                                               (39.65%)
    14.512137112          1,212,833      L1-dcache-load-misses     #    1.80% of all L1-dcache accesses  (44.07%)
    14.512137112            143,525      L2-loads                                                      (44.07%)
    14.512137112              4,678      L2-load-misses            #    3.29% of all LL-cache accesses  (44.50%)
    14.512137112            141,093      LLC-loads                                                     (44.49%)
    14.512137112              6,183      LLC-load-misses           #    4.34% of all LL-cache accesses  (40.09%)
    14.562577486        101,595,356      mem_inst_retired.any                                          (44.47%)
    14.562577486            272,505      branch-misses                                                 (36.98%)
    14.562577486        229,716,750      instructions              #    1.76  insn per cycle           (44.92%)
    14.562577486        130,449,665      cycles                                                        (39.67%)
    14.562577486          2,384,794      L1-icache-load-misses                                         (39.66%)
    14.562577486         71,533,927      L1-dcache-loads                                               (39.67%)
    14.562577486          1,213,892      L1-dcache-load-misses     #    1.70% of all L1-dcache accesses  (39.67%)
    14.562577486            166,201      L2-loads                                                      (31.73%)
    14.562577486              5,614      L2-load-misses            #    3.54% of all LL-cache accesses  (39.20%)
    14.562577486            151,124      LLC-loads                                                     (44.46%)
    14.562577486              5,575      LLC-load-misses           #    3.51% of all LL-cache accesses  (44.46%)
    14.613026259        102,049,904      mem_inst_retired.any                                          (44.49%)
    14.613026259            251,543      branch-misses                                                 (44.49%)
    14.613026259        224,770,436      instructions              #    1.72  insn per cycle           (52.42%)
    14.613026259        130,494,591      cycles                                                        (49.76%)
    14.613026259          2,225,739      L1-icache-load-misses                                         (41.84%)
    14.613026259         78,595,043      L1-dcache-loads                                               (39.64%)
    14.613026259          1,226,840      L1-dcache-load-misses     #    1.56% of all L1-dcache accesses  (39.65%)
    14.613026259            149,919      L2-loads                                                      (31.72%)
    14.613026259              4,744      L2-load-misses            #    3.17% of all LL-cache accesses  (31.72%)
    14.613026259            149,362      LLC-loads                                                     (34.36%)
    14.613026259              4,074      LLC-load-misses           #    2.72% of all LL-cache accesses  (42.28%)
    14.663443635        106,777,728      mem_inst_retired.any                                          (37.48%)
    14.663443635            257,702      branch-misses                                                 (44.46%)
    14.663443635        211,828,768      instructions              #    1.62  insn per cycle           (52.39%)
    14.663443635        130,363,403      cycles                                                        (52.38%)
    14.663443635          2,394,348      L1-icache-load-misses                                         (52.38%)
    14.663443635         64,522,425      L1-dcache-loads                                               (46.67%)
    14.663443635          1,448,346      L1-dcache-load-misses     #    2.24% of all L1-dcache accesses  (39.67%)
    14.663443635            168,460      L2-loads                                                      (31.75%)
    14.663443635              3,546      L2-load-misses            #    2.13% of all LL-cache accesses  (31.75%)
    14.663443635            165,192      LLC-loads                                                     (31.75%)
    14.663443635              6,422      LLC-load-misses           #    3.85% of all LL-cache accesses  (31.75%)
    14.713886582        109,654,550      mem_inst_retired.any                                          (31.72%)
    14.713886582            265,568      branch-misses                                                 (32.67%)
    14.713886582        223,131,634      instructions              #    1.71  insn per cycle           (48.53%)
    14.713886582        130,474,124      cycles                                                        (52.42%)
    14.713886582          2,512,321      L1-icache-load-misses                                         (52.42%)
    14.713886582         74,307,997      L1-dcache-loads                                               (52.42%)
    14.713886582          1,229,676      L1-dcache-load-misses     #    1.65% of all L1-dcache accesses  (51.49%)
    14.713886582            140,622      L2-loads                                                      (31.72%)
    14.713886582              4,955      L2-load-misses            #    3.40% of all LL-cache accesses  (31.72%)
    14.713886582            151,095      LLC-loads                                                     (31.72%)
    14.713886582              5,268      LLC-load-misses           #    3.61% of all LL-cache accesses  (31.72%)
    14.764347199         99,960,409      mem_inst_retired.any                                          (31.71%)
    14.764347199            264,524      branch-misses                                                 (31.71%)
    14.764347199        195,023,644      instructions              #    1.49  insn per cycle           (39.63%)
    14.764347199        130,509,139      cycles                                                        (43.67%)
    14.764347199          2,489,910      L1-icache-load-misses                                         (51.59%)
    14.764347199         75,882,537      L1-dcache-loads                                               (52.43%)
    14.764347199          1,222,651      L1-dcache-load-misses     #    1.61% of all L1-dcache accesses  (52.44%)
    14.764347199            168,052      L2-loads                                                      (40.49%)
    14.764347199              4,280      L2-load-misses            #    2.49% of all LL-cache accesses  (32.57%)
    14.764347199            175,897      LLC-loads                                                     (31.71%)
    14.764347199              4,497      LLC-load-misses           #    2.61% of all LL-cache accesses  (31.71%)
    14.814683772        100,633,079      mem_inst_retired.any                                          (31.79%)
    14.814683772            279,781      branch-misses                                                 (31.78%)
    14.814683772        193,707,675      instructions              #    1.49  insn per cycle           (39.72%)
    14.814683772        130,140,737      cycles                                                        (39.72%)
    14.814683772          2,259,033      L1-icache-load-misses                                         (39.72%)
    14.814683772         60,128,805      L1-dcache-loads                                               (46.83%)
    14.814683772          1,294,854      L1-dcache-load-misses     #    2.15% of all L1-dcache accesses  (52.32%)
    14.814683772            150,122      L2-loads                                                      (44.38%)
    14.814683772              3,681      L2-load-misses            #    2.50% of all LL-cache accesses  (44.38%)
    14.814683772            143,789      LLC-loads                                                     (37.30%)
    14.814683772              4,416      LLC-load-misses           #    3.00% of all LL-cache accesses  (31.79%)
    14.865094768        122,012,630      mem_inst_retired.any                                          (34.06%)
    14.865094768            291,329      branch-misses                                                 (31.74%)
    14.865094768        236,682,372      instructions              #    1.82  insn per cycle           (39.67%)
    14.865094768        130,403,199      cycles                                                        (39.67%)
    14.865094768          2,657,889      L1-icache-load-misses                                         (39.68%)
    14.865094768         62,643,853      L1-dcache-loads                                               (39.67%)
    14.865094768          1,237,968      L1-dcache-load-misses     #    1.98% of all L1-dcache accesses  (42.12%)
    14.865094768            163,915      L2-loads                                                      (42.12%)
    14.865094768              4,694      L2-load-misses            #    2.80% of all LL-cache accesses  (44.45%)
    14.865094768            171,902      LLC-loads                                                     (44.45%)
    14.865094768              5,308      LLC-load-misses           #    3.16% of all LL-cache accesses  (42.03%)
    14.915560354        102,124,481      mem_inst_retired.any                                          (44.52%)
    14.915560354            263,302      branch-misses                                                 (38.91%)
    14.915560354        231,384,673      instructions              #    1.77  insn per cycle           (46.84%)
    14.915560354        130,567,619      cycles                                                        (39.63%)
    14.915560354          2,172,090      L1-icache-load-misses                                         (39.63%)
    14.915560354         75,397,029      L1-dcache-loads                                               (39.63%)
    14.915560354          1,151,397      L1-dcache-load-misses     #    1.53% of all L1-dcache accesses  (39.63%)
    14.915560354            110,460      L2-loads                                                      (31.70%)
    14.915560354              4,799      L2-load-misses            #    3.80% of all LL-cache accesses  (37.29%)
    14.915560354            141,816      LLC-loads                                                     (44.52%)
    14.915560354              4,550      LLC-load-misses           #    3.61% of all LL-cache accesses  (44.52%)
    14.966027021        114,043,986      mem_inst_retired.any                                          (44.51%)
    14.966027021            266,663      branch-misses                                                 (44.50%)
    14.966027021        230,075,426      instructions              #    1.76  insn per cycle           (52.43%)
    14.966027021        130,489,955      cycles                                                        (51.74%)
    14.966027021          2,260,093      L1-icache-load-misses                                         (43.81%)
    14.966027021         81,419,311      L1-dcache-loads                                               (39.63%)
    14.966027021          1,101,328      L1-dcache-load-misses     #    1.35% of all L1-dcache accesses  (39.64%)
    14.966027021            107,381      L2-loads                                                      (31.71%)
    14.966027021              5,763      L2-load-misses            #    5.39% of all LL-cache accesses  (31.71%)
    14.966027021            106,387      LLC-loads                                                     (32.39%)
    14.966027021              4,536      LLC-load-misses           #    4.24% of all LL-cache accesses  (40.32%)
    15.016468613         96,261,843      mem_inst_retired.any                                          (35.47%)
    15.016468613            247,371      branch-misses                                                 (43.40%)
    15.016468613        204,039,272      instructions              #    1.57  insn per cycle           (52.40%)
    15.016468613        130,355,440      cycles                                                        (52.40%)
    15.016468613          2,351,552      L1-icache-load-misses                                         (52.40%)
    15.016468613         69,988,732      L1-dcache-loads                                               (48.69%)
    15.016468613          1,211,976      L1-dcache-load-misses     #    1.73% of all L1-dcache accesses  (40.76%)
    15.016468613            128,314      L2-loads                                                      (31.73%)
    15.016468613              4,289      L2-load-misses            #    3.25% of all LL-cache accesses  (31.73%)
    15.016468613            135,999      LLC-loads                                                     (31.73%)
    15.016468613              3,986      LLC-load-misses           #    3.02% of all LL-cache accesses  (31.73%)
    15.066916848        109,455,071      mem_inst_retired.any                                          (31.72%)
    15.066916848            282,465      branch-misses                                                 (31.71%)
    15.066916848        229,290,498      instructions              #    1.76  insn per cycle           (46.50%)
    15.066916848        130,476,499      cycles                                                        (52.42%)
    15.066916848          2,348,240      L1-icache-load-misses                                         (52.43%)
    15.066916848         78,610,384      L1-dcache-loads                                               (52.42%)
    15.066916848          1,189,739      L1-dcache-load-misses     #    1.51% of all L1-dcache accesses  (52.43%)
    15.066916848            151,013      L2-loads                                                      (31.72%)
    15.066916848              5,652      L2-load-misses            #    3.63% of all LL-cache accesses  (31.72%)
    15.066916848            160,313      LLC-loads                                                     (31.72%)
    15.066916848              5,246      LLC-load-misses           #    3.37% of all LL-cache accesses  (31.72%)
    15.117373773        108,089,489      mem_inst_retired.any                                          (31.71%)
    15.117373773            272,878      branch-misses                                                 (31.71%)
    15.117373773        226,754,316      instructions              #    1.74  insn per cycle           (39.63%)
    15.117373773        130,455,897      cycles                                                        (41.63%)
    15.117373773          2,528,478      L1-icache-load-misses                                         (49.55%)
    15.117373773         72,263,200      L1-dcache-loads                                               (52.43%)
    15.117373773          1,181,485      L1-dcache-load-misses     #    1.63% of all L1-dcache accesses  (52.43%)
    15.117373773            133,459      L2-loads                                                      (42.53%)
    15.117373773              5,605      L2-load-misses            #    3.96% of all LL-cache accesses  (34.61%)
    15.117373773            149,317      LLC-loads                                                     (31.72%)
    15.117373773              5,742      LLC-load-misses           #    4.06% of all LL-cache accesses  (31.71%)
#           time             counts unit events
    15.167829721        137,253,900      mem_inst_retired.any                                          (31.71%)
    15.167829721            310,452      branch-misses                                                 (31.71%)
    15.167829721        283,244,918      instructions              #    2.17  insn per cycle           (39.64%)
    15.167829721        130,602,043      cycles                                                        (39.64%)
    15.167829721          2,262,374      L1-icache-load-misses                                         (39.64%)
    15.167829721         77,419,011      L1-dcache-loads                                               (44.69%)
    15.167829721          1,208,238      L1-dcache-load-misses     #    1.56% of all L1-dcache accesses  (52.43%)
    15.167829721            134,951      L2-loads                                                      (44.50%)
    15.167829721              5,438      L2-load-misses            #    4.23% of all LL-cache accesses  (44.50%)
    15.167829721            121,930      LLC-loads                                                     (39.47%)
    15.167829721              3,065      LLC-load-misses           #    2.39% of all LL-cache accesses  (31.71%)
    15.218277811        105,378,497      mem_inst_retired.any                                          (36.37%)
    15.218277811            233,554      branch-misses                                                 (31.71%)
    15.218277811        204,189,298      instructions              #    1.57  insn per cycle           (39.64%)
    15.218277811        130,407,053      cycles                                                        (39.64%)
    15.218277811          2,348,102      L1-icache-load-misses                                         (39.64%)
    15.218277811         67,256,064      L1-dcache-loads                                               (39.65%)
    15.218277811          1,217,256      L1-dcache-load-misses     #    1.81% of all L1-dcache accesses  (39.83%)
    15.218277811            142,630      L2-loads                                                      (39.82%)
    15.218277811              5,456      L2-load-misses            #    3.85% of all LL-cache accesses  (44.50%)
    15.218277811            141,001      LLC-loads                                                     (44.50%)
    15.218277811              6,096      LLC-load-misses           #    4.30% of all LL-cache accesses  (44.34%)
    15.268727176         97,543,796      mem_inst_retired.any                                          (44.50%)
    15.268727176            234,561      branch-misses                                                 (41.23%)
    15.268727176        181,043,070      instructions              #    1.39  insn per cycle           (49.16%)
    15.268727176        130,433,738      cycles                                                        (41.23%)
    15.268727176          2,221,152      L1-icache-load-misses                                         (39.64%)
    15.268727176         60,897,426      L1-dcache-loads                                               (39.64%)
    15.268727176          1,449,790      L1-dcache-load-misses     #    2.38% of all L1-dcache accesses  (39.65%)
    15.268727176            148,019      L2-loads                                                      (31.71%)
    15.268727176              5,799      L2-load-misses            #    3.81% of all LL-cache accesses  (34.97%)
    15.268727176            156,467      LLC-loads                                                     (42.90%)
    15.268727176              5,780      LLC-load-misses           #    3.80% of all LL-cache accesses  (44.49%)
    15.319161854        107,733,860      mem_inst_retired.any                                          (44.48%)
    15.319161854            271,617      branch-misses                                                 (44.48%)
    15.319161854        216,739,220      instructions              #    1.66  insn per cycle           (52.41%)
    15.319161854        130,469,267      cycles                                                        (52.41%)
    15.319161854          2,606,179      L1-icache-load-misses                                         (46.08%)
    15.319161854         75,994,049      L1-dcache-loads                                               (39.65%)
    15.319161854          1,233,522      L1-dcache-load-misses     #    1.62% of all L1-dcache accesses  (39.65%)
    15.319161854            156,510      L2-loads                                                      (31.72%)
    15.319161854              5,002      L2-load-misses            #    3.41% of all LL-cache accesses  (31.72%)
    15.319161854            136,484      LLC-loads                                                     (31.72%)
    15.319161854              4,061      LLC-load-misses           #    2.77% of all LL-cache accesses  (38.04%)
    15.369578440        106,866,791      mem_inst_retired.any                                          (33.25%)
    15.369578440            256,340      branch-misses                                                 (41.18%)
    15.369578440        229,694,200      instructions              #    1.76  insn per cycle           (52.39%)
    15.369578440        130,389,859      cycles                                                        (52.39%)
    15.369578440          2,307,113      L1-icache-load-misses                                         (52.39%)
    15.369578440         69,470,590      L1-dcache-loads                                               (50.90%)
    15.369578440          1,225,842      L1-dcache-load-misses     #    1.76% of all L1-dcache accesses  (42.97%)
    15.369578440            179,887      L2-loads                                                      (31.74%)
    15.369578440              5,186      L2-load-misses            #    3.08% of all LL-cache accesses  (31.74%)
    15.369578440            156,582      LLC-loads                                                     (31.74%)
    15.369578440              5,117      LLC-load-misses           #    3.04% of all LL-cache accesses  (31.73%)
    15.420044828        107,459,785      mem_inst_retired.any                                          (31.71%)
    15.420044828            265,442      branch-misses                                                 (31.71%)
    15.420044828        208,132,239      instructions              #    1.59  insn per cycle           (44.28%)
    15.420044828        130,525,026      cycles                                                        (52.20%)
    15.420044828          2,301,661      L1-icache-load-misses                                         (52.45%)
    15.420044828         73,179,909      L1-dcache-loads                                               (52.44%)
    15.420044828          1,135,215      L1-dcache-load-misses     #    1.55% of all L1-dcache accesses  (52.44%)
    15.420044828            116,281      L2-loads                                                      (31.97%)
    15.420044828              4,679      L2-load-misses            #    3.70% of all LL-cache accesses  (31.69%)
    15.420044828            136,396      LLC-loads                                                     (31.71%)
    15.420044828              6,289      LLC-load-misses           #    4.98% of all LL-cache accesses  (31.70%)
    15.470516219        118,999,974      mem_inst_retired.any                                          (31.70%)
    15.470516219            275,957      branch-misses                                                 (31.71%)
    15.470516219        236,370,834      instructions              #    1.81  insn per cycle           (39.63%)
    15.470516219        130,528,602      cycles                                                        (39.63%)
    15.470516219          2,693,701      L1-icache-load-misses                                         (47.29%)
    15.470516219         76,882,571      L1-dcache-loads                                               (52.44%)
    15.470516219          1,240,385      L1-dcache-load-misses     #    1.61% of all L1-dcache accesses  (52.44%)
    15.470516219            123,545      L2-loads                                                      (44.52%)
    15.470516219              5,002      L2-load-misses            #    4.01% of all LL-cache accesses  (36.88%)
    15.470516219            126,174      LLC-loads                                                     (31.71%)
    15.470516219              5,276      LLC-load-misses           #    4.23% of all LL-cache accesses  (31.71%)
    15.520943315        111,914,742      mem_inst_retired.any                                          (31.73%)
    15.520943315            268,136      branch-misses                                                 (31.73%)
    15.520943315        225,762,021      instructions              #    1.73  insn per cycle           (39.66%)
    15.520943315        130,404,188      cycles                                                        (39.66%)
    15.520943315          2,243,941      L1-icache-load-misses                                         (39.66%)
    15.520943315         62,918,909      L1-dcache-loads                                               (42.44%)
    15.520943315          1,435,867      L1-dcache-load-misses     #    2.28% of all L1-dcache accesses  (50.37%)
    15.520943315            146,346      L2-loads                                                      (44.47%)
    15.520943315              4,730      L2-load-misses            #    3.31% of all LL-cache accesses  (44.47%)
    15.520943315            139,311      LLC-loads                                                     (41.72%)
    15.520943315              6,842      LLC-load-misses           #    4.79% of all LL-cache accesses  (33.79%)
    15.571403573         92,116,952      mem_inst_retired.any                                          (38.60%)
    15.571403573            251,627      branch-misses                                                 (31.71%)
    15.571403573        188,234,863      instructions              #    1.44  insn per cycle           (39.63%)
    15.571403573        130,457,278      cycles                                                        (39.63%)
    15.571403573          3,011,166      L1-icache-load-misses                                         (39.63%)
    15.571403573         55,014,661      L1-dcache-loads                                               (39.63%)
    15.571403573          1,486,271      L1-dcache-load-misses     #    2.70% of all L1-dcache accesses  (39.63%)
    15.571403573            199,323      L2-loads                                                      (37.60%)
    15.571403573              5,556      L2-load-misses            #    2.83% of all LL-cache accesses  (44.51%)
    15.571403573            193,452      LLC-loads                                                     (44.51%)
    15.571403573              4,812      LLC-load-misses           #    2.45% of all LL-cache accesses  (44.51%)
    15.621715965         98,061,529      mem_inst_retired.any                                          (44.34%)
    15.621715965            264,053      branch-misses                                                 (43.31%)
    15.621715965        213,371,071      instructions              #    1.64  insn per cycle           (51.27%)
    15.621715965        130,113,403      cycles                                                        (43.32%)
    15.621715965          2,444,137      L1-icache-load-misses                                         (39.75%)
    15.621715965         72,611,083      L1-dcache-loads                                               (39.76%)
    15.621715965          1,200,550      L1-dcache-load-misses     #    1.65% of all L1-dcache accesses  (39.75%)
    15.621715965            153,445      L2-loads                                                      (31.80%)
    15.621715965              4,565      L2-load-misses            #    2.78% of all LL-cache accesses  (32.81%)
    15.621715965            174,722      LLC-loads                                                     (40.76%)
    15.621715965              3,164      LLC-load-misses           #    1.93% of all LL-cache accesses  (44.34%)
    15.672014777         88,556,642      mem_inst_retired.any                                          (44.16%)
    15.672014777            258,609      branch-misses                                                 (44.33%)
    15.672014777        179,877,447      instructions              #    1.38  insn per cycle           (52.28%)
    15.672014777        130,029,357      cycles                                                        (52.29%)
    15.672014777          2,392,359      L1-icache-load-misses                                         (47.91%)
    15.672014777         70,925,245      L1-dcache-loads                                               (39.97%)
    15.672014777          1,257,841      L1-dcache-load-misses     #    1.77% of all L1-dcache accesses  (39.75%)
    15.672014777            160,496      L2-loads                                                      (31.81%)
    15.672014777              4,634      L2-load-misses            #    2.85% of all LL-cache accesses  (31.80%)
    15.672014777            164,832      LLC-loads                                                     (31.80%)
    15.672014777              5,783      LLC-load-misses           #    3.56% of all LL-cache accesses  (36.17%)
    15.722446042        137,050,522      mem_inst_retired.any                                          (31.71%)
    15.722446042            292,655      branch-misses                                                 (39.48%)
    15.722446042        235,871,841      instructions              #    1.81  insn per cycle           (52.40%)
    15.722446042        130,402,574      cycles                                                        (52.41%)
    15.722446042          2,163,052      L1-icache-load-misses                                         (52.41%)
    15.722446042         60,119,127      L1-dcache-loads                                               (52.41%)
    15.722446042          1,347,990      L1-dcache-load-misses     #    2.24% of all L1-dcache accesses  (44.69%)
    15.722446042            163,575      L2-loads                                                      (31.74%)
    15.722446042              7,066      L2-load-misses            #    4.77% of all LL-cache accesses  (31.74%)
    15.722446042            132,808      LLC-loads                                                     (31.72%)
    15.722446042              6,632      LLC-load-misses           #    4.48% of all LL-cache accesses  (31.72%)
    15.772895904        111,443,047      mem_inst_retired.any                                          (31.71%)
    15.772895904            257,899      branch-misses                                                 (31.71%)
    15.772895904        204,707,798      instructions              #    1.57  insn per cycle           (42.57%)
    15.772895904        130,487,041      cycles                                                        (50.50%)
    15.772895904          3,063,925      L1-icache-load-misses                                         (52.42%)
    15.772895904         62,389,627      L1-dcache-loads                                               (52.42%)
    15.772895904          1,428,071      L1-dcache-load-misses     #    2.29% of all L1-dcache accesses  (52.43%)
    15.772895904            172,518      L2-loads                                                      (33.66%)
    15.772895904              6,573      L2-load-misses            #    4.16% of all LL-cache accesses  (31.72%)
    15.772895904            143,260      LLC-loads                                                     (31.72%)
    15.772895904              6,191      LLC-load-misses           #    3.92% of all LL-cache accesses  (31.72%)
    15.823194792        114,850,696      mem_inst_retired.any                                          (31.81%)
    15.823194792            263,093      branch-misses                                                 (31.81%)
    15.823194792        245,408,137      instructions              #    1.89  insn per cycle           (39.76%)
    15.823194792        130,105,629      cycles                                                        (39.76%)
    15.823194792          2,272,239      L1-icache-load-misses                                         (45.78%)
    15.823194792         79,514,643      L1-dcache-loads                                               (52.29%)
    15.823194792          1,243,581      L1-dcache-load-misses     #    1.56% of all L1-dcache accesses  (52.29%)
    15.823194792            138,159      L2-loads                                                      (44.34%)
    15.823194792              5,123      L2-load-misses            #    4.05% of all LL-cache accesses  (38.33%)
    15.823194792            114,590      LLC-loads                                                     (31.80%)
    15.823194792              6,542      LLC-load-misses           #    5.18% of all LL-cache accesses  (31.81%)
    15.873625942         94,766,914      mem_inst_retired.any                                          (31.73%)
    15.873625942            258,316      branch-misses                                                 (31.73%)
    15.873625942        214,917,065      instructions              #    1.65  insn per cycle           (39.66%)
    15.873625942        130,404,652      cycles                                                        (39.66%)
    15.873625942          2,482,017      L1-icache-load-misses                                         (39.66%)
    15.873625942         78,511,342      L1-dcache-loads                                               (41.10%)
    15.873625942          1,211,111      L1-dcache-load-misses     #    1.54% of all L1-dcache accesses  (49.03%)
    15.873625942            131,825      L2-loads                                                      (44.47%)
    15.873625942              6,574      L2-load-misses            #    5.15% of all LL-cache accesses  (44.47%)
    15.873625942            123,440      LLC-loads                                                     (43.06%)
    15.873625942              4,330      LLC-load-misses           #    3.39% of all LL-cache accesses  (35.13%)
    15.924087565        109,514,023      mem_inst_retired.any                                          (39.95%)
    15.924087565            260,230      branch-misses                                                 (32.03%)
    15.924087565        233,149,166      instructions              #    1.79  insn per cycle           (39.96%)
    15.924087565        130,536,747      cycles                                                        (39.63%)
    15.924087565          2,547,867      L1-icache-load-misses                                         (39.63%)
    15.924087565         72,738,689      L1-dcache-loads                                               (39.63%)
    15.924087565          1,244,361      L1-dcache-load-misses     #    1.71% of all L1-dcache accesses  (39.63%)
    15.924087565            120,968      L2-loads                                                      (36.25%)
    15.924087565              5,930      L2-load-misses            #    4.89% of all LL-cache accesses  (44.18%)
    15.924087565            121,445      LLC-loads                                                     (44.52%)
    15.924087565              6,674      LLC-load-misses           #    5.51% of all LL-cache accesses  (44.51%)
    15.974549888        120,591,175      mem_inst_retired.any                                          (44.51%)
    15.974549888            271,150      branch-misses                                                 (44.52%)
    15.974549888        231,489,894      instructions              #    1.77  insn per cycle           (52.44%)
    15.974549888        130,517,000      cycles                                                        (44.84%)
    15.974549888          2,281,396      L1-icache-load-misses                                         (39.63%)
    15.974549888         77,598,345      L1-dcache-loads                                               (39.63%)
    15.974549888          1,361,127      L1-dcache-load-misses     #    1.75% of all L1-dcache accesses  (39.63%)
    15.974549888            171,373      L2-loads                                                      (31.71%)
    15.974549888              5,273      L2-load-misses            #    3.24% of all LL-cache accesses  (31.70%)
    15.974549888            154,497      LLC-loads                                                     (39.29%)
    15.974549888              7,062      LLC-load-misses           #    4.33% of all LL-cache accesses  (44.52%)
    16.024996270         99,455,453      mem_inst_retired.any                                          (42.38%)
    16.024996270            240,586      branch-misses                                                 (44.49%)
    16.024996270        205,214,048      instructions              #    1.57  insn per cycle           (52.42%)
    16.024996270        130,479,491      cycles                                                        (52.42%)
    16.024996270          2,476,049      L1-icache-load-misses                                         (49.71%)
    16.024996270         80,908,070      L1-dcache-loads                                               (41.79%)
    16.024996270          1,185,833      L1-dcache-load-misses     #    1.47% of all L1-dcache accesses  (39.65%)
    16.024996270            133,964      L2-loads                                                      (31.72%)
    16.024996270              4,631      L2-load-misses            #    3.21% of all LL-cache accesses  (31.72%)
    16.024996270            154,274      LLC-loads                                                     (31.71%)
    16.024996270              3,170      LLC-load-misses           #    2.20% of all LL-cache accesses  (34.41%)
    16.075310662        118,781,608      mem_inst_retired.any                                          (31.80%)
    16.075310662            267,777      branch-misses                                                 (37.62%)
    16.075310662        249,075,548      instructions              #    1.91  insn per cycle           (52.30%)
    16.075310662        130,153,944      cycles                                                        (52.30%)
    16.075310662          2,288,492      L1-icache-load-misses                                         (52.30%)
    16.075310662         83,074,055      L1-dcache-loads                                               (52.30%)
    16.075310662          1,135,239      L1-dcache-load-misses     #    1.37% of all L1-dcache accesses  (46.50%)
    16.075310662            125,103      L2-loads                                                      (31.80%)
    16.075310662              4,666      L2-load-misses            #    3.73% of all LL-cache accesses  (31.80%)
    16.075310662            125,091      LLC-loads                                                     (31.80%)
    16.075310662              6,447      LLC-load-misses           #    5.15% of all LL-cache accesses  (31.80%)
    16.125750578        102,336,077      mem_inst_retired.any                                          (31.72%)
    16.125750578            244,740      branch-misses                                                 (31.72%)
    16.125750578        211,557,594      instructions              #    1.62  insn per cycle           (40.87%)
    16.125750578        130,427,840      cycles                                                        (48.79%)
    16.125750578          2,559,761      L1-icache-load-misses                                         (52.41%)
    16.125750578         67,241,555      L1-dcache-loads                                               (52.42%)
    16.125750578          1,232,142      L1-dcache-load-misses     #    1.83% of all L1-dcache accesses  (52.42%)
    16.125750578            153,958      L2-loads                                                      (35.36%)
    16.125750578              5,998      L2-load-misses            #    4.01% of all LL-cache accesses  (31.73%)
    16.125750578            145,438      LLC-loads                                                     (31.73%)
    16.125750578              6,087      LLC-load-misses           #    4.07% of all LL-cache accesses  (31.72%)
    16.176159017         98,591,601      mem_inst_retired.any                                          (31.74%)
    16.176159017            249,615      branch-misses                                                 (31.74%)
    16.176159017        213,703,799      instructions              #    1.64  insn per cycle           (39.67%)
    16.176159017        130,359,574      cycles                                                        (39.67%)
    16.176159017          2,582,571      L1-icache-load-misses                                         (43.98%)
    16.176159017         61,752,926      L1-dcache-loads                                               (51.92%)
    16.176159017          1,294,854      L1-dcache-load-misses     #    2.10% of all L1-dcache accesses  (52.39%)
    16.176159017            130,175      L2-loads                                                      (44.46%)
    16.176159017              5,535      L2-load-misses            #    4.41% of all LL-cache accesses  (40.16%)
    16.176159017            120,730      LLC-loads                                                     (32.23%)
    16.176159017              6,317      LLC-load-misses           #    5.04% of all LL-cache accesses  (31.74%)
    16.226535875         87,988,059      mem_inst_retired.any                                          (31.76%)
    16.226535875            230,773      branch-misses                                                 (31.76%)
    16.226535875        180,655,116      instructions              #    1.39  insn per cycle           (39.70%)
    16.226535875        130,280,937      cycles                                                        (39.70%)
    16.226535875          2,640,524      L1-icache-load-misses                                         (39.70%)
    16.226535875         62,184,507      L1-dcache-loads                                               (39.70%)
    16.226535875          1,192,390      L1-dcache-load-misses     #    1.92% of all L1-dcache accesses  (47.17%)
    16.226535875            119,310      L2-loads                                                      (44.42%)
    16.226535875              4,675      L2-load-misses            #    3.77% of all LL-cache accesses  (44.42%)
    16.226535875            128,518      LLC-loads                                                     (44.42%)
    16.226535875              3,550      LLC-load-misses           #    2.86% of all LL-cache accesses  (36.98%)
    16.276988036         83,962,769      mem_inst_retired.any                                          (41.74%)
    16.276988036            232,656      branch-misses                                                 (33.82%)
    16.276988036        176,917,203      instructions              #    1.36  insn per cycle           (41.75%)
    16.276988036        130,493,126      cycles                                                        (39.64%)
    16.276988036          2,511,182      L1-icache-load-misses                                         (39.64%)
    16.276988036         64,560,606      L1-dcache-loads                                               (39.64%)
    16.276988036          1,170,741      L1-dcache-load-misses     #    1.81% of all L1-dcache accesses  (39.64%)
    16.276988036            126,696      L2-loads                                                      (34.46%)
    16.276988036              5,137      L2-load-misses            #    3.78% of all LL-cache accesses  (42.38%)
    16.276988036            144,890      LLC-loads                                                     (44.50%)
    16.276988036              5,343      LLC-load-misses           #    3.93% of all LL-cache accesses  (44.50%)
    16.327409504         96,590,642      mem_inst_retired.any                                          (44.47%)
    16.327409504            246,548      branch-misses                                                 (44.47%)
    16.327409504        192,829,359      instructions              #    1.48  insn per cycle           (52.40%)
    16.327409504        130,343,786      cycles                                                        (46.58%)
    16.327409504          2,746,998      L1-icache-load-misses                                         (39.66%)
    16.327409504         56,904,388      L1-dcache-loads                                               (39.67%)
    16.327409504          1,564,512      L1-dcache-load-misses     #    2.75% of all L1-dcache accesses  (39.67%)
    16.327409504            174,828      L2-loads                                                      (31.73%)
    16.327409504              3,469      L2-load-misses            #    2.01% of all LL-cache accesses  (31.73%)
    16.327409504            170,674      LLC-loads                                                     (37.54%)
    16.327409504              5,160      LLC-load-misses           #    2.99% of all LL-cache accesses  (44.47%)
    16.377826902        105,738,170      mem_inst_retired.any                                          (40.71%)
    16.377826902            248,971      branch-misses                                                 (44.48%)
    16.377826902        196,368,132      instructions              #    1.51  insn per cycle           (52.41%)
    16.377826902        130,337,837      cycles                                                        (52.39%)
    16.377826902          2,692,822      L1-icache-load-misses                                         (51.38%)
    16.377826902         63,396,920      L1-dcache-loads                                               (43.44%)
    16.377826902          1,401,956      L1-dcache-load-misses     #    2.21% of all L1-dcache accesses  (39.65%)
    16.377826902            149,214      L2-loads                                                      (31.74%)
    16.377826902              6,752      L2-load-misses            #    5.02% of all LL-cache accesses  (31.73%)
    16.377826902            119,710      LLC-loads                                                     (31.73%)
    16.377826902              5,049      LLC-load-misses           #    3.75% of all LL-cache accesses  (32.74%)
#           time             counts unit events
    16.428239142         98,457,940      mem_inst_retired.any                                          (31.73%)
    16.428239142            263,843      branch-misses                                                 (35.90%)
    16.428239142        193,473,710      instructions              #    1.48  insn per cycle           (51.77%)
    16.428239142        130,297,145      cycles                                                        (52.39%)
    16.428239142          2,720,413      L1-icache-load-misses                                         (52.40%)
    16.428239142         70,951,783      L1-dcache-loads                                               (52.40%)
    16.428239142          1,193,689      L1-dcache-load-misses     #    1.68% of all L1-dcache accesses  (48.27%)
    16.428239142            145,870      L2-loads                                                      (31.75%)
    16.428239142              3,857      L2-load-misses            #    2.38% of all LL-cache accesses  (31.73%)
    16.428239142            177,780      LLC-loads                                                     (31.73%)
    16.428239142              4,689      LLC-load-misses           #    2.90% of all LL-cache accesses  (31.73%)
    16.478593094        112,964,060      mem_inst_retired.any                                          (31.77%)
    16.478593094            255,660      branch-misses                                                 (31.77%)
    16.478593094        240,430,358      instructions              #    1.85  insn per cycle           (39.72%)
    16.478593094        130,270,809      cycles                                                        (47.03%)
    16.478593094          2,310,528      L1-icache-load-misses                                         (52.33%)
    16.478593094         83,234,343      L1-dcache-loads                                               (52.34%)
    16.478593094          1,185,428      L1-dcache-load-misses     #    1.42% of all L1-dcache accesses  (52.34%)
    16.478593094            132,325      L2-loads                                                      (37.10%)
    16.478593094              5,680      L2-load-misses            #    4.54% of all LL-cache accesses  (31.78%)
    16.478593094            118,117      LLC-loads                                                     (31.78%)
    16.478593094              6,196      LLC-load-misses           #    4.95% of all LL-cache accesses  (31.78%)
    16.529074822        110,847,963      mem_inst_retired.any                                          (31.69%)
    16.529074822            262,666      branch-misses                                                 (31.69%)
    16.529074822        227,332,873      instructions              #    1.74  insn per cycle           (39.62%)
    16.529074822        130,549,580      cycles                                                        (39.61%)
    16.529074822          2,371,020      L1-icache-load-misses                                         (42.25%)
    16.529074822         73,630,188      L1-dcache-loads                                               (50.17%)
    16.529074822          1,217,831      L1-dcache-load-misses     #    1.65% of all L1-dcache accesses  (52.45%)
    16.529074822            135,615      L2-loads                                                      (44.53%)
    16.529074822              5,209      L2-load-misses            #    3.82% of all LL-cache accesses  (41.92%)
    16.529074822            136,825      LLC-loads                                                     (34.00%)
    16.529074822              4,946      LLC-load-misses           #    3.63% of all LL-cache accesses  (31.70%)
    16.579388223        106,493,511      mem_inst_retired.any                                          (31.80%)
    16.579388223            259,613      branch-misses                                                 (31.80%)
    16.579388223        243,313,889      instructions              #    1.87  insn per cycle           (39.74%)
    16.579388223        130,121,974      cycles                                                        (39.75%)
    16.579388223          2,379,380      L1-icache-load-misses                                         (39.75%)
    16.579388223         75,865,447      L1-dcache-loads                                               (39.75%)
    16.579388223          1,178,163      L1-dcache-load-misses     #    1.55% of all L1-dcache accesses  (45.41%)
    16.579388223            151,683      L2-loads                                                      (44.35%)
    16.579388223              6,411      L2-load-misses            #    4.29% of all LL-cache accesses  (44.36%)
    16.579388223            146,918      LLC-loads                                                     (44.35%)
    16.579388223              6,204      LLC-load-misses           #    4.16% of all LL-cache accesses  (38.71%)
    16.629817155         90,227,992      mem_inst_retired.any                                          (43.40%)
    16.629817155            256,753      branch-misses                                                 (35.48%)
    16.629817155        168,971,290      instructions              #    1.30  insn per cycle           (43.41%)
    16.629817155        130,371,192      cycles                                                        (39.65%)
    16.629817155          2,161,409      L1-icache-load-misses                                         (39.65%)
    16.629817155         58,436,108      L1-dcache-loads                                               (39.66%)
    16.629817155          1,286,773      L1-dcache-load-misses     #    2.20% of all L1-dcache accesses  (39.66%)
    16.629817155            138,782      L2-loads                                                      (32.78%)
    16.629817155              6,568      L2-load-misses            #    4.62% of all LL-cache accesses  (40.71%)
    16.629817155            145,840      LLC-loads                                                     (44.48%)
    16.629817155              6,363      LLC-load-misses           #    4.47% of all LL-cache accesses  (44.48%)
    16.680223411         84,359,878      mem_inst_retired.any                                          (44.44%)
    16.680223411            229,319      branch-misses                                                 (44.45%)
    16.680223411        205,100,643      instructions              #    1.57  insn per cycle           (52.38%)
    16.680223411        130,296,893      cycles                                                        (48.21%)
    16.680223411          2,408,121      L1-icache-load-misses                                         (40.28%)
    16.680223411         77,109,280      L1-dcache-loads                                               (39.68%)
    16.680223411          1,413,327      L1-dcache-load-misses     #    1.83% of all L1-dcache accesses  (39.68%)
    16.680223411            172,664      L2-loads                                                      (31.75%)
    16.680223411              6,004      L2-load-misses            #    3.64% of all LL-cache accesses  (31.74%)
    16.680223411            156,954      LLC-loads                                                     (35.90%)
    16.680223411              4,227      LLC-load-misses           #    2.56% of all LL-cache accesses  (43.84%)
    16.730532873        118,355,023      mem_inst_retired.any                                          (39.17%)
    16.730532873            256,747      branch-misses                                                 (44.35%)
    16.730532873        209,490,512      instructions              #    1.61  insn per cycle           (52.30%)
    16.730532873        130,154,672      cycles                                                        (52.30%)
    16.730532873          2,772,231      L1-icache-load-misses                                         (52.30%)
    16.730532873         69,796,399      L1-dcache-loads                                               (44.95%)
    16.730532873          1,259,122      L1-dcache-load-misses     #    1.80% of all L1-dcache accesses  (39.75%)
    16.730532873            137,441      L2-loads                                                      (31.80%)
    16.730532873              6,918      L2-load-misses            #    5.47% of all LL-cache accesses  (31.80%)
    16.730532873            115,687      LLC-loads                                                     (31.80%)
    16.730532873              7,817      LLC-load-misses           #    6.18% of all LL-cache accesses  (31.80%)
    16.780975199         94,760,083      mem_inst_retired.any                                          (31.72%)
    16.780975199            252,216      branch-misses                                                 (34.48%)
    16.780975199        215,858,950      instructions              #    1.66  insn per cycle           (50.34%)
    16.780975199        130,393,984      cycles                                                        (52.41%)
    16.780975199          2,359,431      L1-icache-load-misses                                         (52.41%)
    16.780975199         73,008,021      L1-dcache-loads                                               (52.42%)
    16.780975199          1,141,224      L1-dcache-load-misses     #    1.56% of all L1-dcache accesses  (49.68%)
    16.780975199            157,051      L2-loads                                                      (31.72%)
    16.780975199              5,138      L2-load-misses            #    3.26% of all LL-cache accesses  (31.72%)
    16.780975199            158,348      LLC-loads                                                     (31.72%)
    16.780975199              4,340      LLC-load-misses           #    2.75% of all LL-cache accesses  (31.72%)
    16.831419691        105,103,955      mem_inst_retired.any                                          (31.72%)
    16.831419691            262,963      branch-misses                                                 (31.72%)
    16.831419691        217,729,292      instructions              #    1.67  insn per cycle           (39.65%)
    16.831419691        130,478,001      cycles                                                        (45.49%)
    16.831419691          2,509,401      L1-icache-load-misses                                         (52.42%)
    16.831419691         73,218,699      L1-dcache-loads                                               (52.42%)
    16.831419691          1,196,346      L1-dcache-load-misses     #    1.63% of all L1-dcache accesses  (52.42%)
    16.831419691            117,116      L2-loads                                                      (38.67%)
    16.831419691              7,131      L2-load-misses            #    6.24% of all LL-cache accesses  (31.72%)
    16.831419691            111,537      LLC-loads                                                     (31.72%)
    16.831419691              7,073      LLC-load-misses           #    6.19% of all LL-cache accesses  (31.72%)
    16.881841397        108,657,712      mem_inst_retired.any                                          (31.73%)
    16.881841397            264,779      branch-misses                                                 (31.73%)
    16.881841397        211,833,976      instructions              #    1.62  insn per cycle           (39.66%)
    16.881841397        130,434,828      cycles                                                        (39.66%)
    16.881841397          2,483,106      L1-icache-load-misses                                         (40.66%)
    16.881841397         75,041,739      L1-dcache-loads                                               (48.59%)
    16.881841397          1,180,248      L1-dcache-load-misses     #    1.57% of all L1-dcache accesses  (52.40%)
    16.881841397            149,584      L2-loads                                                      (44.47%)
    16.881841397              5,702      L2-load-misses            #    3.74% of all LL-cache accesses  (43.49%)
    16.881841397            155,259      LLC-loads                                                     (35.56%)
    16.881841397              4,699      LLC-load-misses           #    3.08% of all LL-cache accesses  (31.73%)
    16.932265961        114,063,396      mem_inst_retired.any                                          (32.40%)
    16.932265961            276,524      branch-misses                                                 (31.73%)
    16.932265961        230,103,497      instructions              #    1.76  insn per cycle           (39.66%)
    16.932265961        130,387,993      cycles                                                        (39.66%)
    16.932265961          2,197,706      L1-icache-load-misses                                         (39.66%)
    16.932265961         80,390,619      L1-dcache-loads                                               (39.66%)
    16.932265961          1,201,343      L1-dcache-load-misses     #    1.49% of all L1-dcache accesses  (43.78%)
    16.932265961            141,265      L2-loads                                                      (43.79%)
    16.932265961              6,285      L2-load-misses            #    4.29% of all LL-cache accesses  (44.47%)
    16.932265961            151,530      LLC-loads                                                     (44.47%)
    16.932265961              6,042      LLC-load-misses           #    4.13% of all LL-cache accesses  (40.37%)
    16.982669006        100,211,922      mem_inst_retired.any                                          (44.45%)
    16.982669006            272,611      branch-misses                                                 (37.19%)
    16.982669006        224,487,161      instructions              #    1.72  insn per cycle           (45.13%)
    16.982669006        130,369,890      cycles                                                        (39.67%)
    16.982669006          2,648,854      L1-icache-load-misses                                         (39.67%)
    16.982669006         66,797,456      L1-dcache-loads                                               (39.68%)
    16.982669006          1,226,823      L1-dcache-load-misses     #    1.84% of all L1-dcache accesses  (39.68%)
    16.982669006            143,470      L2-loads                                                      (31.74%)
    16.982669006              4,606      L2-load-misses            #    2.96% of all LL-cache accesses  (38.99%)
    16.982669006            167,761      LLC-loads                                                     (44.45%)
    16.982669006              3,395      LLC-load-misses           #    2.18% of all LL-cache accesses  (44.45%)
    17.033083486         92,866,068      mem_inst_retired.any                                          (44.46%)
    17.033083486            231,766      branch-misses                                                 (44.46%)
    17.033083486        192,314,713      instructions              #    1.48  insn per cycle           (52.39%)
    17.033083486        130,320,222      cycles                                                        (49.91%)
    17.033083486          2,084,831      L1-icache-load-misses                                         (41.98%)
    17.033083486         58,867,527      L1-dcache-loads                                               (39.67%)
    17.033083486          1,867,692      L1-dcache-load-misses     #    3.17% of all L1-dcache accesses  (39.67%)
    17.033083486            184,493      L2-loads                                                      (31.74%)
    17.033083486              3,475      L2-load-misses            #    1.99% of all LL-cache accesses  (31.74%)
    17.033083486            164,140      LLC-loads                                                     (34.21%)
    17.033083486              4,104      LLC-load-misses           #    2.35% of all LL-cache accesses  (42.14%)
    17.083506002        107,065,006      mem_inst_retired.any                                          (37.38%)
    17.083506002            260,520      branch-misses                                                 (44.47%)
    17.083506002        206,453,538      instructions              #    1.58  insn per cycle           (52.40%)
    17.083506002        130,424,461      cycles                                                        (52.40%)
    17.083506002          2,372,189      L1-icache-load-misses                                         (52.40%)
    17.083506002         67,255,092      L1-dcache-loads                                               (46.78%)
    17.083506002          1,235,665      L1-dcache-load-misses     #    1.84% of all L1-dcache accesses  (39.66%)
    17.083506002            121,338      L2-loads                                                      (31.73%)
    17.083506002              7,799      L2-load-misses            #    6.73% of all LL-cache accesses  (31.73%)
    17.083506002            110,486      LLC-loads                                                     (31.73%)
    17.083506002              8,344      LLC-load-misses           #    7.20% of all LL-cache accesses  (31.73%)
    17.133933946         87,021,786      mem_inst_retired.any                                          (31.74%)
    17.133933946            248,561      branch-misses                                                 (32.57%)
    17.133933946        197,973,661      instructions              #    1.52  insn per cycle           (48.43%)
    17.133933946        130,314,027      cycles                                                        (52.42%)
    17.133933946          2,394,842      L1-icache-load-misses                                         (52.42%)
    17.133933946         78,594,615      L1-dcache-loads                                               (52.42%)
    17.133933946          1,159,325      L1-dcache-load-misses     #    1.48% of all L1-dcache accesses  (51.58%)
    17.133933946            159,151      L2-loads                                                      (31.71%)
    17.133933946              7,731      L2-load-misses            #    4.14% of all LL-cache accesses  (31.71%)
    17.133933946            214,162      LLC-loads                                                     (31.71%)
    17.133933946              7,645      LLC-load-misses           #    4.10% of all LL-cache accesses  (31.74%)
    17.184335539         97,373,859      mem_inst_retired.any                                          (31.74%)
    17.184335539            253,302      branch-misses                                                 (31.74%)
    17.184335539        217,515,692      instructions              #    1.67  insn per cycle           (39.68%)
    17.184335539        130,384,018      cycles                                                        (43.63%)
    17.184335539          2,036,016      L1-icache-load-misses                                         (51.57%)
    17.184335539         76,193,402      L1-dcache-loads                                               (52.38%)
    17.184335539          1,155,264      L1-dcache-load-misses     #    1.52% of all L1-dcache accesses  (52.39%)
    17.184335539            147,636      L2-loads                                                      (40.51%)
    17.184335539              4,061      L2-load-misses            #    2.54% of all LL-cache accesses  (32.58%)
    17.184335539            172,675      LLC-loads                                                     (31.74%)
    17.184335539              3,721      LLC-load-misses           #    2.32% of all LL-cache accesses  (31.74%)
    17.234768442        101,160,012      mem_inst_retired.any                                          (31.72%)
    17.234768442            242,822      branch-misses                                                 (31.72%)
    17.234768442        194,682,409      instructions              #    1.49  insn per cycle           (39.65%)
    17.234768442        130,424,776      cycles                                                        (39.66%)
    17.234768442          2,759,663      L1-icache-load-misses                                         (39.66%)
    17.234768442         58,477,128      L1-dcache-loads                                               (46.77%)
    17.234768442          1,346,699      L1-dcache-load-misses     #    2.30% of all L1-dcache accesses  (52.41%)
    17.234768442            146,816      L2-loads                                                      (44.48%)
    17.234768442              5,640      L2-load-misses            #    3.92% of all LL-cache accesses  (44.48%)
    17.234768442            140,955      LLC-loads                                                     (37.39%)
    17.234768442              6,694      LLC-load-misses           #    4.65% of all LL-cache accesses  (31.73%)
    17.285218659        102,472,131      mem_inst_retired.any                                          (34.27%)
    17.285218659            260,884      branch-misses                                                 (31.71%)
    17.285218659        211,562,020      instructions              #    1.62  insn per cycle           (39.64%)
    17.285218659        130,451,819      cycles                                                        (39.64%)
    17.285218659          2,437,822      L1-icache-load-misses                                         (39.64%)
    17.285218659         67,057,178      L1-dcache-loads                                               (39.64%)
    17.285218659          1,156,588      L1-dcache-load-misses     #    1.72% of all L1-dcache accesses  (41.93%)
    17.285218659            135,856      L2-loads                                                      (41.92%)
    17.285218659              4,687      L2-load-misses            #    3.31% of all LL-cache accesses  (44.50%)
    17.285218659            147,626      LLC-loads                                                     (44.50%)
    17.285218659              5,078      LLC-load-misses           #    3.58% of all LL-cache accesses  (42.23%)
    17.335625826         96,533,832      mem_inst_retired.any                                          (44.45%)
    17.335625826            254,756      branch-misses                                                 (39.08%)
    17.335625826        202,480,553      instructions              #    1.55  insn per cycle           (47.02%)
    17.335625826        130,346,286      cycles                                                        (39.67%)
    17.335625826          2,729,580      L1-icache-load-misses                                         (39.67%)
    17.335625826         63,909,366      L1-dcache-loads                                               (39.67%)
    17.335625826          1,277,829      L1-dcache-load-misses     #    2.00% of all L1-dcache accesses  (39.68%)
    17.335625826            128,353      L2-loads                                                      (31.74%)
    17.335625826              5,997      L2-load-misses            #    4.51% of all LL-cache accesses  (37.10%)
    17.335625826            137,306      LLC-loads                                                     (44.46%)
    17.335625826              4,642      LLC-load-misses           #    3.49% of all LL-cache accesses  (44.46%)
    17.386071294        104,217,223      mem_inst_retired.any                                          (44.50%)
    17.386071294            268,848      branch-misses                                                 (44.49%)
    17.386071294        224,581,435      instructions              #    1.72  insn per cycle           (52.42%)
    17.386071294        130,458,077      cycles                                                        (51.84%)
    17.386071294          2,527,094      L1-icache-load-misses                                         (43.92%)
    17.386071294         66,935,847      L1-dcache-loads                                               (39.64%)
    17.386071294          1,407,194      L1-dcache-load-misses     #    2.10% of all L1-dcache accesses  (39.65%)
    17.386071294            147,383      L2-loads                                                      (31.72%)
    17.386071294              5,886      L2-load-misses            #    4.30% of all LL-cache accesses  (31.71%)
    17.386071294            126,689      LLC-loads                                                     (32.29%)
    17.386071294              6,669      LLC-load-misses           #    4.87% of all LL-cache accesses  (40.21%)
    17.436536278         88,580,560      mem_inst_retired.any                                          (35.40%)
    17.436536278            235,972      branch-misses                                                 (43.32%)
    17.436536278        184,231,590      instructions              #    1.41  insn per cycle           (52.45%)
    17.436536278        130,386,719      cycles                                                        (52.42%)
    17.436536278          2,307,173      L1-icache-load-misses                                         (52.43%)
    17.436536278         61,207,768      L1-dcache-loads                                               (48.77%)
    17.436536278          1,543,789      L1-dcache-load-misses     #    2.52% of all L1-dcache accesses  (40.85%)
    17.436536278            167,166      L2-loads                                                      (31.72%)
    17.436536278              6,180      L2-load-misses            #    3.70% of all LL-cache accesses  (31.71%)
    17.436536278            167,130      LLC-loads                                                     (31.71%)
    17.436536278              7,015      LLC-load-misses           #    4.20% of all LL-cache accesses  (31.72%)
    17.486980757         91,768,346      mem_inst_retired.any                                          (31.72%)
    17.486980757            233,541      branch-misses                                                 (31.72%)
    17.486980757        198,199,168      instructions              #    1.52  insn per cycle           (46.37%)
    17.486980757        130,453,521      cycles                                                        (52.42%)
    17.486980757          2,421,096      L1-icache-load-misses                                         (52.42%)
    17.486980757         69,991,110      L1-dcache-loads                                               (52.42%)
    17.486980757          1,295,915      L1-dcache-load-misses     #    1.85% of all L1-dcache accesses  (52.42%)
    17.486980757            183,123      L2-loads                                                      (31.72%)
    17.486980757              4,678      L2-load-misses            #    2.60% of all LL-cache accesses  (31.72%)
    17.486980757            176,841      LLC-loads                                                     (31.72%)
    17.486980757              6,422      LLC-load-misses           #    3.57% of all LL-cache accesses  (31.72%)
    17.537420730        109,639,181      mem_inst_retired.any                                          (31.72%)
    17.537420730            268,876      branch-misses                                                 (31.72%)
    17.537420730        244,654,862      instructions              #    1.88  insn per cycle           (39.65%)
    17.537420730        130,475,890      cycles                                                        (41.52%)
    17.537420730          2,577,319      L1-icache-load-misses                                         (49.45%)
    17.537420730         70,036,686      L1-dcache-loads                                               (52.42%)
    17.537420730          1,384,395      L1-dcache-load-misses     #    1.98% of all L1-dcache accesses  (52.42%)
    17.537420730            172,825      L2-loads                                                      (42.63%)
    17.537420730              5,984      L2-load-misses            #    3.56% of all LL-cache accesses  (34.70%)
    17.537420730            162,974      LLC-loads                                                     (31.72%)
    17.537420730              5,781      LLC-load-misses           #    3.44% of all LL-cache accesses  (31.72%)
    17.587889424         82,004,786      mem_inst_retired.any                                          (31.70%)
    17.587889424            261,103      branch-misses                                                 (31.70%)
    17.587889424        169,621,955      instructions              #    1.30  insn per cycle           (39.62%)
    17.587889424        130,442,584      cycles                                                        (39.62%)
    17.587889424          2,494,709      L1-icache-load-misses                                         (39.63%)
    17.587889424         65,240,948      L1-dcache-loads                                               (44.58%)
    17.587889424          1,422,944      L1-dcache-load-misses     #    2.18% of all L1-dcache accesses  (52.44%)
    17.587889424            179,240      L2-loads                                                      (44.52%)
    17.587889424              6,026      L2-load-misses            #    2.91% of all LL-cache accesses  (44.52%)
    17.587889424            234,757      LLC-loads                                                     (39.58%)
    17.587889424              6,229      LLC-load-misses           #    3.01% of all LL-cache accesses  (31.70%)
    17.638259639        100,085,394      mem_inst_retired.any                                          (36.40%)
    17.638259639            246,811      branch-misses                                                 (31.76%)
    17.638259639        205,367,667      instructions              #    1.58  insn per cycle           (39.70%)
    17.638259639        130,255,211      cycles                                                        (39.70%)
    17.638259639          2,478,472      L1-icache-load-misses                                         (39.70%)
    17.638259639         72,145,369      L1-dcache-loads                                               (39.70%)
    17.638259639          1,165,490      L1-dcache-load-misses     #    1.62% of all L1-dcache accesses  (39.77%)
    17.638259639            122,484      L2-loads                                                      (39.77%)
    17.638259639              4,390      L2-load-misses            #    3.21% of all LL-cache accesses  (44.42%)
    17.638259639            151,107      LLC-loads                                                     (44.42%)
    17.638259639              5,368      LLC-load-misses           #    3.92% of all LL-cache accesses  (44.37%)
#           time             counts unit events
    17.688669073        104,497,866      mem_inst_retired.any                                          (44.45%)
    17.688669073            266,471      branch-misses                                                 (41.15%)
    17.688669073        218,100,381      instructions              #    1.67  insn per cycle           (49.09%)
    17.688669073        130,381,520      cycles                                                        (41.16%)
    17.688669073          2,701,768      L1-icache-load-misses                                         (39.67%)
    17.688669073         69,193,092      L1-dcache-loads                                               (39.67%)
    17.688669073          1,195,089      L1-dcache-load-misses     #    1.73% of all L1-dcache accesses  (39.67%)
    17.688669073            118,016      L2-loads                                                      (31.74%)
    17.688669073              6,055      L2-load-misses            #    4.83% of all LL-cache accesses  (35.03%)
    17.688669073            132,567      LLC-loads                                                     (42.95%)
    17.688669073              4,204      LLC-load-misses           #    3.36% of all LL-cache accesses  (44.46%)
    17.739139479        106,466,935      mem_inst_retired.any                                          (44.51%)
    17.739139479            260,221      branch-misses                                                 (44.51%)
    17.739139479        206,157,874      instructions              #    1.58  insn per cycle           (52.44%)
    17.739139479        130,477,926      cycles                                                        (52.44%)
    17.739139479          2,621,611      L1-icache-load-misses                                         (46.00%)
    17.739139479         76,408,263      L1-dcache-loads                                               (39.63%)
    17.739139479          1,268,634      L1-dcache-load-misses     #    1.66% of all L1-dcache accesses  (39.63%)
    17.739139479            166,390      L2-loads                                                      (31.71%)
    17.739139479              5,068      L2-load-misses            #    2.93% of all LL-cache accesses  (31.71%)
    17.739139479            179,750      LLC-loads                                                     (31.70%)
    17.739139479              5,126      LLC-load-misses           #    2.96% of all LL-cache accesses  (38.13%)
    17.789612489         97,370,342      mem_inst_retired.any                                          (33.26%)
    17.789612489            240,603      branch-misses                                                 (41.18%)
    17.789612489        218,056,235      instructions              #    1.67  insn per cycle           (52.45%)
    17.789612489        130,497,898      cycles                                                        (52.44%)
    17.789612489          2,669,382      L1-icache-load-misses                                         (52.44%)
    17.789612489         75,330,710      L1-dcache-loads                                               (50.91%)
    17.789612489          1,150,145      L1-dcache-load-misses     #    1.53% of all L1-dcache accesses  (42.99%)
    17.789612489            125,521      L2-loads                                                      (31.70%)
    17.789612489              2,905      L2-load-misses            #    2.35% of all LL-cache accesses  (31.70%)
    17.789612489            121,659      LLC-loads                                                     (31.70%)
    17.789612489              3,933      LLC-load-misses           #    3.18% of all LL-cache accesses  (31.70%)
    17.840069251        101,856,923      mem_inst_retired.any                                          (31.71%)
    17.840069251            240,982      branch-misses                                                 (31.71%)
    17.840069251        217,976,748      instructions              #    1.67  insn per cycle           (44.22%)
    17.840069251        130,511,240      cycles                                                        (52.15%)
    17.840069251          2,428,732      L1-icache-load-misses                                         (52.43%)
    17.840069251         64,250,021      L1-dcache-loads                                               (52.43%)
    17.840069251          1,191,971      L1-dcache-load-misses     #    1.86% of all L1-dcache accesses  (52.43%)
    17.840069251            134,488      L2-loads                                                      (32.01%)
    17.840069251              2,951      L2-load-misses            #    2.18% of all LL-cache accesses  (31.71%)
    17.840069251            136,170      LLC-loads                                                     (31.72%)
    17.840069251              3,840      LLC-load-misses           #    2.84% of all LL-cache accesses  (31.72%)
    17.890501904         99,806,053      mem_inst_retired.any                                          (31.73%)
    17.890501904            234,132      branch-misses                                                 (31.72%)
    17.890501904        184,064,031      instructions              #    1.41  insn per cycle           (39.65%)
    17.890501904        130,432,960      cycles                                                        (39.65%)
    17.890501904          2,600,067      L1-icache-load-misses                                         (47.30%)
    17.890501904         68,898,804      L1-dcache-loads                                               (52.41%)
    17.890501904          1,272,918      L1-dcache-load-misses     #    1.85% of all L1-dcache accesses  (52.41%)
    17.890501904            147,285      L2-loads                                                      (44.49%)
    17.890501904              6,484      L2-load-misses            #    4.55% of all LL-cache accesses  (36.86%)
    17.890501904            137,454      LLC-loads                                                     (31.72%)
    17.890501904              5,913      LLC-load-misses           #    4.15% of all LL-cache accesses  (31.72%)
    17.940924043         97,396,026      mem_inst_retired.any                                          (31.73%)
    17.940924043            259,966      branch-misses                                                 (31.73%)
    17.940924043        213,786,017      instructions              #    1.64  insn per cycle           (39.67%)
    17.940924043        130,399,656      cycles                                                        (39.67%)
    17.940924043          2,366,124      L1-icache-load-misses                                         (39.67%)
    17.940924043         68,982,604      L1-dcache-loads                                               (42.48%)
    17.940924043          1,174,653      L1-dcache-load-misses     #    1.70% of all L1-dcache accesses  (50.42%)
    17.940924043            140,563      L2-loads                                                      (44.47%)
    17.940924043              6,609      L2-load-misses            #    4.56% of all LL-cache accesses  (44.46%)
    17.940924043            149,292      LLC-loads                                                     (41.67%)
    17.940924043              4,233      LLC-load-misses           #    2.92% of all LL-cache accesses  (33.73%)
    17.991335739         95,193,152      mem_inst_retired.any                                          (38.50%)
    17.991335739            234,944      branch-misses                                                 (31.74%)
    17.991335739        195,448,515      instructions              #    1.50  insn per cycle           (39.67%)
    17.991335739        130,424,516      cycles                                                        (39.67%)
    17.991335739          2,339,195      L1-icache-load-misses                                         (39.67%)
    17.991335739         64,904,056      L1-dcache-loads                                               (39.66%)
    17.991335739          1,176,812      L1-dcache-load-misses     #    1.81% of all L1-dcache accesses  (39.67%)
    17.991335739            132,990      L2-loads                                                      (37.68%)
    17.991335739              3,355      L2-load-misses            #    2.46% of all LL-cache accesses  (44.46%)
    17.991335739            139,580      LLC-loads                                                     (44.47%)
    17.991335739              2,833      LLC-load-misses           #    2.08% of all LL-cache accesses  (44.46%)
    18.041804666        103,940,411      mem_inst_retired.any                                          (44.52%)
    18.041804666            256,654      branch-misses                                                 (43.35%)
    18.041804666        202,435,951      instructions              #    1.55  insn per cycle           (51.28%)
    18.041804666        130,439,540      cycles                                                        (43.35%)
    18.041804666          2,613,653      L1-icache-load-misses                                         (39.62%)
    18.041804666         69,219,700      L1-dcache-loads                                               (39.62%)
    18.041804666          1,211,035      L1-dcache-load-misses     #    1.75% of all L1-dcache accesses  (39.63%)
    18.041804666            151,493      L2-loads                                                      (31.71%)
    18.041804666              4,261      L2-load-misses            #    2.79% of all LL-cache accesses  (32.85%)
    18.041804666            153,598      LLC-loads                                                     (40.78%)
    18.041804666              6,165      LLC-load-misses           #    4.04% of all LL-cache accesses  (44.52%)
    18.092237773        107,310,709      mem_inst_retired.any                                          (43.87%)
    18.092237773            262,417      branch-misses                                                 (44.47%)
    18.092237773        213,976,912      instructions              #    1.64  insn per cycle           (52.41%)
    18.092237773        130,417,166      cycles                                                        (52.40%)
    18.092237773          2,468,253      L1-icache-load-misses                                         (48.22%)
    18.092237773         66,522,819      L1-dcache-loads                                               (40.29%)
    18.092237773          1,206,649      L1-dcache-load-misses     #    1.81% of all L1-dcache accesses  (39.66%)
    18.092237773            129,378      L2-loads                                                      (31.73%)
    18.092237773              5,424      L2-load-misses            #    4.12% of all LL-cache accesses  (31.73%)
    18.092237773            133,968      LLC-loads                                                     (31.74%)
    18.092237773              5,947      LLC-load-misses           #    4.52% of all LL-cache accesses  (35.90%)
    18.142685106         98,797,255      mem_inst_retired.any                                          (31.72%)
    18.142685106            246,686      branch-misses                                                 (39.03%)
    18.142685106        205,265,375      instructions              #    1.57  insn per cycle           (52.43%)
    18.142685106        130,492,722      cycles                                                        (52.43%)
    18.142685106          2,682,947      L1-icache-load-misses                                         (52.43%)
    18.142685106         67,093,208      L1-dcache-loads                                               (52.43%)
    18.142685106          1,104,039      L1-dcache-load-misses     #    1.65% of all L1-dcache accesses  (45.14%)
    18.142685106            142,544      L2-loads                                                      (31.71%)
    18.142685106              7,879      L2-load-misses            #    5.95% of all LL-cache accesses  (31.72%)
    18.142685106            122,461      LLC-loads                                                     (31.71%)
    18.142685106              5,925      LLC-load-misses           #    4.47% of all LL-cache accesses  (31.71%)
    18.193115994        105,770,213      mem_inst_retired.any                                          (31.73%)
    18.193115994            241,286      branch-misses                                                 (31.73%)
    18.193115994        203,754,673      instructions              #    1.56  insn per cycle           (42.11%)
    18.193115994        130,432,105      cycles                                                        (50.04%)
    18.193115994          2,529,930      L1-icache-load-misses                                         (52.41%)
    18.193115994         66,744,611      L1-dcache-loads                                               (52.41%)
    18.193115994          1,230,725      L1-dcache-load-misses     #    1.84% of all L1-dcache accesses  (52.41%)
    18.193115994            144,672      L2-loads                                                      (34.12%)
    18.193115994              3,687      L2-load-misses            #    2.45% of all LL-cache accesses  (31.73%)
    18.193115994            155,763      LLC-loads                                                     (31.73%)
    18.193115994              3,520      LLC-load-misses           #    2.34% of all LL-cache accesses  (31.73%)
    18.243562059        102,907,545      mem_inst_retired.any                                          (31.72%)
    18.243562059            257,645      branch-misses                                                 (31.72%)
    18.243562059        218,505,863      instructions              #    1.68  insn per cycle           (39.65%)
    18.243562059        130,432,917      cycles                                                        (39.64%)
    18.243562059          2,361,969      L1-icache-load-misses                                         (45.20%)
    18.243562059         71,725,165      L1-dcache-loads                                               (52.42%)
    18.243562059          1,158,721      L1-dcache-load-misses     #    1.62% of all L1-dcache accesses  (52.42%)
    18.243562059            150,944      L2-loads                                                      (44.50%)
    18.243562059              4,519      L2-load-misses            #    2.79% of all LL-cache accesses  (38.96%)
    18.243562059            173,405      LLC-loads                                                     (31.72%)
    18.243562059              4,284      LLC-load-misses           #    2.64% of all LL-cache accesses  (31.72%)
    18.294023448        114,652,260      mem_inst_retired.any                                          (31.71%)
    18.294023448            236,185      branch-misses                                                 (31.71%)
    18.294023448        199,012,457      instructions              #    1.53  insn per cycle           (39.63%)
    18.294023448        130,473,670      cycles                                                        (39.64%)
    18.294023448          2,367,722      L1-icache-load-misses                                         (39.63%)
    18.294023448         69,897,670      L1-dcache-loads                                               (40.35%)
    18.294023448          1,163,188      L1-dcache-load-misses     #    1.66% of all L1-dcache accesses  (48.27%)
    18.294023448            137,307      L2-loads                                                      (44.51%)
    18.294023448              4,514      L2-load-misses            #    3.43% of all LL-cache accesses  (44.50%)
    18.294023448            126,040      LLC-loads                                                     (43.81%)
    18.294023448              5,085      LLC-load-misses           #    3.86% of all LL-cache accesses  (35.89%)
    18.344320065        114,964,387      mem_inst_retired.any                                          (40.53%)
    18.344320065            281,311      branch-misses                                                 (32.59%)
    18.344320065        221,064,970      instructions              #    1.70  insn per cycle           (40.54%)
    18.344320065        130,072,309      cycles                                                        (39.76%)
    18.344320065          2,335,963      L1-icache-load-misses                                         (39.76%)
    18.344320065         75,165,185      L1-dcache-loads                                               (39.76%)
    18.344320065          1,360,618      L1-dcache-load-misses     #    1.81% of all L1-dcache accesses  (39.76%)
    18.344320065            133,279      L2-loads                                                      (35.59%)
    18.344320065              6,038      L2-load-misses            #    4.11% of all LL-cache accesses  (43.54%)
    18.344320065            160,820      LLC-loads                                                     (44.33%)
    18.344320065              6,320      LLC-load-misses           #    4.30% of all LL-cache accesses  (44.33%)
    18.394630285         96,021,962      mem_inst_retired.any                                          (44.33%)
    18.394630285            243,797      branch-misses                                                 (44.33%)
    18.394630285        207,259,616      instructions              #    1.59  insn per cycle           (52.29%)
    18.394630285        130,110,619      cycles                                                        (45.15%)
    18.394630285          2,801,778      L1-icache-load-misses                                         (39.76%)
    18.394630285         70,683,902      L1-dcache-loads                                               (39.76%)
    18.394630285          1,135,235      L1-dcache-load-misses     #    1.61% of all L1-dcache accesses  (39.76%)
    18.394630285            118,529      L2-loads                                                      (31.81%)
    18.394630285              7,561      L2-load-misses            #    5.79% of all LL-cache accesses  (31.81%)
    18.394630285            142,500      LLC-loads                                                     (38.94%)
    18.394630285              6,477      LLC-load-misses           #    4.96% of all LL-cache accesses  (44.34%)
    18.445016026         96,685,330      mem_inst_retired.any                                          (42.29%)
    18.445016026            233,209      branch-misses                                                 (44.45%)
    18.445016026        192,982,718      instructions              #    1.48  insn per cycle           (52.39%)
    18.445016026        130,196,776      cycles                                                        (52.39%)
    18.445016026          2,194,641      L1-icache-load-misses                                         (49.84%)
    18.445016026         62,277,135      L1-dcache-loads                                               (41.90%)
    18.445016026          1,704,151      L1-dcache-load-misses     #    2.74% of all L1-dcache accesses  (39.71%)
    18.445016026            202,831      L2-loads                                                      (31.73%)
    18.445016026              5,542      L2-load-misses            #    3.03% of all LL-cache accesses  (31.72%)
    18.445016026            163,466      LLC-loads                                                     (31.72%)
    18.445016026              4,092      LLC-load-misses           #    2.23% of all LL-cache accesses  (34.26%)
    18.495323083         86,525,728      mem_inst_retired.any                                          (31.80%)
    18.495323083            212,028      branch-misses                                                 (37.59%)
    18.495323083        190,638,337      instructions              #    1.47  insn per cycle           (52.29%)
    18.495323083        130,113,846      cycles                                                        (52.29%)
    18.495323083          2,352,842      L1-icache-load-misses                                         (52.29%)
    18.495323083         63,720,364      L1-dcache-loads                                               (52.30%)
    18.495323083          1,432,109      L1-dcache-load-misses     #    2.25% of all L1-dcache accesses  (46.53%)
    18.495323083            168,431      L2-loads                                                      (31.80%)
    18.495323083              3,455      L2-load-misses            #    2.27% of all LL-cache accesses  (31.80%)
    18.495323083            135,361      LLC-loads                                                     (31.80%)
    18.495323083              3,858      LLC-load-misses           #    2.54% of all LL-cache accesses  (31.80%)
    18.545776568         94,860,154      mem_inst_retired.any                                          (31.69%)
    18.545776568            241,078      branch-misses                                                 (31.72%)
    18.545776568        192,918,216      instructions              #    1.48  insn per cycle           (40.85%)
    18.545776568        130,421,774      cycles                                                        (48.77%)
    18.545776568          2,501,583      L1-icache-load-misses                                         (52.44%)
    18.545776568         64,235,635      L1-dcache-loads                                               (52.44%)
    18.545776568          1,613,171      L1-dcache-load-misses     #    2.51% of all L1-dcache accesses  (52.45%)
    18.545776568            168,408      L2-loads                                                      (35.44%)
    18.545776568              6,006      L2-load-misses            #    3.46% of all LL-cache accesses  (31.68%)
    18.545776568            178,698      LLC-loads                                                     (31.68%)
    18.545776568              4,646      LLC-load-misses           #    2.68% of all LL-cache accesses  (31.68%)
    18.596221319        109,279,460      mem_inst_retired.any                                          (31.72%)
    18.596221319            291,277      branch-misses                                                 (31.71%)
    18.596221319        216,919,785      instructions              #    1.66  insn per cycle           (39.64%)
    18.596221319        130,443,611      cycles                                                        (39.65%)
    18.596221319          2,272,838      L1-icache-load-misses                                         (43.90%)
    18.596221319         71,815,282      L1-dcache-loads                                               (51.83%)
    18.596221319          1,220,940      L1-dcache-load-misses     #    1.70% of all L1-dcache accesses  (52.42%)
    18.596221319            175,003      L2-loads                                                      (44.47%)
    18.596221319              5,646      L2-load-misses            #    2.88% of all LL-cache accesses  (40.27%)
    18.596221319            217,286      LLC-loads                                                     (32.34%)
    18.596221319              4,737      LLC-load-misses           #    2.42% of all LL-cache accesses  (31.73%)
    18.646533416        119,355,099      mem_inst_retired.any                                          (31.80%)
    18.646533416            258,191      branch-misses                                                 (31.80%)
    18.646533416        240,978,284      instructions              #    1.85  insn per cycle           (39.75%)
    18.646533416        130,136,056      cycles                                                        (39.75%)
    18.646533416          2,347,862      L1-icache-load-misses                                         (39.75%)
    18.646533416         71,636,439      L1-dcache-loads                                               (39.75%)
    18.646533416          1,101,447      L1-dcache-load-misses     #    1.54% of all L1-dcache accesses  (47.10%)
    18.646533416            129,007      L2-loads                                                      (44.35%)
    18.646533416              4,191      L2-load-misses            #    3.23% of all LL-cache accesses  (44.35%)
    18.646533416            130,160      LLC-loads                                                     (44.35%)
    18.646533416              4,570      LLC-load-misses           #    3.53% of all LL-cache accesses  (37.02%)
    18.696945902        101,428,172      mem_inst_retired.any                                          (41.69%)
    18.696945902            238,006      branch-misses                                                 (33.77%)
    18.696945902        193,953,217      instructions              #    1.49  insn per cycle           (41.71%)
    18.696945902        130,384,420      cycles                                                        (39.67%)
    18.696945902          2,174,720      L1-icache-load-misses                                         (39.66%)
    18.696945902         64,948,382      L1-dcache-loads                                               (39.66%)
    18.696945902          1,578,574      L1-dcache-load-misses     #    2.43% of all L1-dcache accesses  (39.66%)
    18.696945902            156,039      L2-loads                                                      (34.48%)
    18.696945902              3,994      L2-load-misses            #    2.56% of all LL-cache accesses  (42.41%)
    18.696945902            155,707      LLC-loads                                                     (44.47%)
    18.696945902              5,120      LLC-load-misses           #    3.28% of all LL-cache accesses  (44.47%)
    18.747389964        100,132,042      mem_inst_retired.any                                          (44.50%)
    18.747389964            245,069      branch-misses                                                 (44.49%)
    18.747389964        198,490,261      instructions              #    1.52  insn per cycle           (52.42%)
    18.747389964        130,420,263      cycles                                                        (46.53%)
    18.747389964          2,416,065      L1-icache-load-misses                                         (39.64%)
    18.747389964         59,594,968      L1-dcache-loads                                               (39.64%)
    18.747389964          1,388,353      L1-dcache-load-misses     #    2.33% of all L1-dcache accesses  (39.65%)
    18.747389964            174,737      L2-loads                                                      (31.72%)
    18.747389964              6,408      L2-load-misses            #    3.68% of all LL-cache accesses  (31.72%)
    18.747389964            173,772      LLC-loads                                                     (37.59%)
    18.747389964              6,884      LLC-load-misses           #    3.95% of all LL-cache accesses  (44.49%)
    18.797865235         90,209,374      mem_inst_retired.any                                          (40.69%)
    18.797865235            231,839      branch-misses                                                 (44.52%)
    18.797865235        185,092,339      instructions              #    1.42  insn per cycle           (52.45%)
    18.797865235        130,482,069      cycles                                                        (52.45%)
    18.797865235          2,256,084      L1-icache-load-misses                                         (51.41%)
    18.797865235         59,656,104      L1-dcache-loads                                               (43.49%)
    18.797865235          1,683,837      L1-dcache-load-misses     #    2.82% of all L1-dcache accesses  (39.62%)
    18.797865235            178,788      L2-loads                                                      (31.70%)
    18.797865235              5,839      L2-load-misses            #    3.17% of all LL-cache accesses  (31.70%)
    18.797865235            189,620      LLC-loads                                                     (31.70%)
    18.797865235              5,747      LLC-load-misses           #    3.12% of all LL-cache accesses  (32.73%)
    18.848230662        111,118,659      mem_inst_retired.any                                          (31.77%)
    18.848230662            259,687      branch-misses                                                 (35.86%)
    18.848230662        209,132,678      instructions              #    1.61  insn per cycle           (51.74%)
    18.848230662        130,250,613      cycles                                                        (52.34%)
    18.848230662          2,240,103      L1-icache-load-misses                                         (52.34%)
    18.848230662         62,551,571      L1-dcache-loads                                               (52.35%)
    18.848230662          1,445,520      L1-dcache-load-misses     #    2.31% of all L1-dcache accesses  (48.28%)
    18.848230662            169,494      L2-loads                                                      (31.77%)
    18.848230662              5,275      L2-load-misses            #    3.15% of all LL-cache accesses  (31.77%)
    18.848230662            165,514      LLC-loads                                                     (31.77%)
    18.848230662              5,118      LLC-load-misses           #    3.06% of all LL-cache accesses  (31.77%)
    18.898599488         91,010,997      mem_inst_retired.any                                          (31.76%)
    18.898599488            246,816      branch-misses                                                 (31.76%)
    18.898599488        224,771,402      instructions              #    1.73  insn per cycle           (39.70%)
    18.898599488        130,260,329      cycles                                                        (47.04%)
    18.898599488          2,201,956      L1-icache-load-misses                                         (52.34%)
    18.898599488         71,757,714      L1-dcache-loads                                               (52.34%)
    18.898599488          1,423,220      L1-dcache-load-misses     #    1.98% of all L1-dcache accesses  (52.35%)
    18.898599488            166,595      L2-loads                                                      (37.11%)
    18.898599488              5,486      L2-load-misses            #    3.07% of all LL-cache accesses  (31.77%)
    18.898599488            190,695      LLC-loads                                                     (31.77%)
    18.898599488              6,414      LLC-load-misses           #    3.59% of all LL-cache accesses  (31.77%)
#           time             counts unit events
    18.949041233         85,793,832      mem_inst_retired.any                                          (31.72%)
    18.949041233            245,459      branch-misses                                                 (31.72%)
    18.949041233        173,091,226      instructions              #    1.33  insn per cycle           (39.65%)
    18.949041233        130,428,926      cycles                                                        (39.65%)
    18.949041233          2,447,068      L1-icache-load-misses                                         (42.27%)
    18.949041233         72,702,462      L1-dcache-loads                                               (50.21%)
    18.949041233          1,357,148      L1-dcache-load-misses     #    1.87% of all L1-dcache accesses  (52.42%)
    18.949041233            163,715      L2-loads                                                      (44.49%)
    18.949041233              5,887      L2-load-misses            #    3.45% of all LL-cache accesses  (41.89%)
    18.949041233            177,534      LLC-loads                                                     (33.96%)
    18.949041233              4,398      LLC-load-misses           #    2.58% of all LL-cache accesses  (31.72%)
    18.999471111         96,880,348      mem_inst_retired.any                                          (31.73%)
    18.999471111            258,389      branch-misses                                                 (31.73%)
    18.999471111        193,871,038      instructions              #    1.49  insn per cycle           (39.66%)
    18.999471111        130,431,651      cycles                                                        (39.65%)
    18.999471111          2,730,512      L1-icache-load-misses                                         (39.66%)
    18.999471111         60,169,388      L1-dcache-loads                                               (39.65%)
    18.999471111          1,491,591      L1-dcache-load-misses     #    2.48% of all L1-dcache accesses  (45.37%)
    18.999471111            169,637      L2-loads                                                      (44.47%)
    18.999471111              1,814      L2-load-misses            #    1.12% of all LL-cache accesses  (44.48%)
    18.999471111            153,438      LLC-loads                                                     (44.48%)
    18.999471111              1,943      LLC-load-misses           #    1.20% of all LL-cache accesses  (38.79%)
    19.049894956        104,112,648      mem_inst_retired.any                                          (43.57%)
    19.049894956            258,410      branch-misses                                                 (35.63%)
    19.049894956        192,145,333      instructions              #    1.47  insn per cycle           (43.57%)
    19.049894956        130,435,329      cycles                                                        (39.66%)
    19.049894956          2,963,814      L1-icache-load-misses                                         (39.66%)
    19.049894956         59,549,040      L1-dcache-loads                                               (39.66%)
    19.049894956          1,410,133      L1-dcache-load-misses     #    2.37% of all L1-dcache accesses  (39.66%)
    19.049894956            146,991      L2-loads                                                      (32.62%)
    19.049894956              5,334      L2-load-misses            #    3.30% of all LL-cache accesses  (40.55%)
    19.049894956            176,099      LLC-loads                                                     (44.48%)
    19.049894956              6,504      LLC-load-misses           #    4.03% of all LL-cache accesses  (44.48%)
    19.100336027         91,220,854      mem_inst_retired.any                                          (44.48%)
    19.100336027            241,867      branch-misses                                                 (44.48%)
    19.100336027        207,266,207      instructions              #    1.59  insn per cycle           (52.41%)
    19.100336027        130,418,661      cycles                                                        (48.39%)
    19.100336027          2,174,074      L1-icache-load-misses                                         (40.47%)
    19.100336027         79,525,322      L1-dcache-loads                                               (39.65%)
    19.100336027          1,155,420      L1-dcache-load-misses     #    1.45% of all L1-dcache accesses  (39.65%)
    19.100336027             94,599      L2-loads                                                      (31.73%)
    19.100336027              8,443      L2-load-misses            #    7.80% of all LL-cache accesses  (31.73%)
    19.100336027            121,801      LLC-loads                                                     (35.73%)
    19.100336027              5,250      LLC-load-misses           #    4.85% of all LL-cache accesses  (43.65%)
    19.150678383         99,742,381      mem_inst_retired.any                                          (38.92%)
    19.150678383            280,668      branch-misses                                                 (44.38%)
    19.150678383        234,416,079      instructions              #    1.80  insn per cycle           (52.33%)
    19.150678383        130,232,832      cycles                                                        (52.33%)
    19.150678383          2,267,966      L1-icache-load-misses                                         (52.33%)
    19.150678383         74,341,198      L1-dcache-loads                                               (45.21%)
    19.150678383          1,219,321      L1-dcache-load-misses     #    1.64% of all L1-dcache accesses  (39.73%)
    19.150678383            148,088      L2-loads                                                      (31.78%)
    19.150678383              4,219      L2-load-misses            #    2.78% of all LL-cache accesses  (31.78%)
    19.150678383            155,642      LLC-loads                                                     (31.78%)
    19.150678383              4,839      LLC-load-misses           #    3.19% of all LL-cache accesses  (31.78%)
    19.201101543        105,529,311      mem_inst_retired.any                                          (31.73%)
    19.201101543            238,760      branch-misses                                                 (34.21%)
    19.201101543        196,472,264      instructions              #    1.51  insn per cycle           (50.07%)
    19.201101543        130,397,439      cycles                                                        (52.40%)
    19.201101543          2,316,216      L1-icache-load-misses                                         (52.39%)
    19.201101543         70,738,073      L1-dcache-loads                                               (52.39%)
    19.201101543          1,204,250      L1-dcache-load-misses     #    1.70% of all L1-dcache accesses  (49.95%)
    19.201101543            158,084      L2-loads                                                      (31.74%)
    19.201101543              3,787      L2-load-misses            #    2.48% of all LL-cache accesses  (31.74%)
    19.201101543            146,754      LLC-loads                                                     (31.74%)
    19.201101543              4,622      LLC-load-misses           #    3.03% of all LL-cache accesses  (31.74%)
    19.251550085        112,297,198      mem_inst_retired.any                                          (31.72%)
    19.251550085            270,659      branch-misses                                                 (31.71%)
    19.251550085        247,982,281      instructions              #    1.90  insn per cycle           (39.64%)
    19.251550085        130,506,358      cycles                                                        (45.24%)
    19.251550085          2,471,222      L1-icache-load-misses                                         (52.42%)
    19.251550085         78,685,327      L1-dcache-loads                                               (52.43%)
    19.251550085          1,180,434      L1-dcache-load-misses     #    1.50% of all L1-dcache accesses  (52.43%)
    19.251550085            125,850      L2-loads                                                      (38.92%)
    19.251550085              4,915      L2-load-misses            #    3.64% of all LL-cache accesses  (31.71%)
    19.251550085            143,841      LLC-loads                                                     (31.72%)
    19.251550085              6,545      LLC-load-misses           #    4.85% of all LL-cache accesses  (31.72%)
    19.301996860        108,535,591      mem_inst_retired.any                                          (31.72%)
    19.301996860            267,097      branch-misses                                                 (31.71%)
    19.301996860        218,553,436      instructions              #    1.68  insn per cycle           (39.64%)
    19.301996860        130,460,968      cycles                                                        (39.64%)
    19.301996860          2,310,625      L1-icache-load-misses                                         (40.38%)
    19.301996860         68,098,471      L1-dcache-loads                                               (48.31%)
    19.301996860          1,275,682      L1-dcache-load-misses     #    1.87% of all L1-dcache accesses  (52.42%)
    19.301996860            163,634      L2-loads                                                      (44.49%)
    19.301996860              5,756      L2-load-misses            #    3.68% of all LL-cache accesses  (43.78%)
    19.301996860            149,035      LLC-loads                                                     (35.85%)
    19.301996860              3,783      LLC-load-misses           #    2.42% of all LL-cache accesses  (31.72%)
    19.352416150        114,027,848      mem_inst_retired.any                                          (32.70%)
    19.352416150            269,796      branch-misses                                                 (31.73%)
    19.352416150        219,328,654      instructions              #    1.68  insn per cycle           (39.67%)
    19.352416150        130,423,117      cycles                                                        (39.67%)
    19.352416150          2,277,960      L1-icache-load-misses                                         (39.67%)
    19.352416150         69,921,315      L1-dcache-loads                                               (39.67%)
    19.352416150          1,143,286      L1-dcache-load-misses     #    1.64% of all L1-dcache accesses  (43.49%)
    19.352416150            126,864      L2-loads                                                      (43.48%)
    19.352416150              4,750      L2-load-misses            #    3.60% of all LL-cache accesses  (44.46%)
    19.352416150            137,247      LLC-loads                                                     (44.46%)
    19.352416150              6,773      LLC-load-misses           #    5.13% of all LL-cache accesses  (40.66%)
    19.402722067        102,277,962      mem_inst_retired.any                                          (44.36%)
    19.402722067            254,839      branch-misses                                                 (37.37%)
    19.402722067        218,440,841      instructions              #    1.68  insn per cycle           (45.33%)
    19.402722067        130,106,094      cycles                                                        (39.76%)
    19.402722067          2,306,321      L1-icache-load-misses                                         (39.76%)
    19.402722067         80,106,932      L1-dcache-loads                                               (39.73%)
    19.402722067          1,114,320      L1-dcache-load-misses     #    1.39% of all L1-dcache accesses  (39.74%)
    19.402722067             98,521      L2-loads                                                      (31.78%)
    19.402722067              5,816      L2-load-misses            #    5.37% of all LL-cache accesses  (38.75%)
    19.402722067            118,002      LLC-loads                                                     (44.36%)
    19.402722067              3,173      LLC-load-misses           #    2.93% of all LL-cache accesses  (44.36%)
    19.453116077        111,575,553      mem_inst_retired.any                                          (44.41%)
    19.453116077            268,551      branch-misses                                                 (44.54%)
    19.453116077        235,243,433      instructions              #    1.81  insn per cycle           (52.50%)
    19.453116077        130,024,022      cycles                                                        (50.11%)
    19.453116077          2,127,216      L1-icache-load-misses                                         (42.16%)
    19.453116077         70,261,273      L1-dcache-loads                                               (39.78%)
    19.453116077          1,423,579      L1-dcache-load-misses     #    2.03% of all L1-dcache accesses  (39.67%)
    19.453116077            166,344      L2-loads                                                      (31.72%)
    19.453116077              4,105      L2-load-misses            #    2.46% of all LL-cache accesses  (31.59%)
    19.453116077            166,950      LLC-loads                                                     (33.97%)
    19.453116077              4,699      LLC-load-misses           #    2.82% of all LL-cache accesses  (42.02%)
    19.503416139         84,731,907      mem_inst_retired.any                                          (37.41%)
    19.503416139            233,434      branch-misses                                                 (44.34%)
    19.503416139        178,433,631      instructions              #    1.37  insn per cycle           (52.30%)
    19.503416139        130,061,136      cycles                                                        (52.30%)
    19.503416139          2,736,843      L1-icache-load-misses                                         (52.30%)
    19.503416139         58,148,271      L1-dcache-loads                                               (46.73%)
    19.503416139          1,456,493      L1-dcache-load-misses     #    2.50% of all L1-dcache accesses  (39.74%)
    19.503416139            155,886      L2-loads                                                      (31.79%)
    19.503416139              6,648      L2-load-misses            #    4.07% of all LL-cache accesses  (31.80%)
    19.503416139            170,577      LLC-loads                                                     (31.79%)
    19.503416139              6,736      LLC-load-misses           #    4.13% of all LL-cache accesses  (31.81%)
    19.553856183         94,177,236      mem_inst_retired.any                                          (31.79%)
    19.553856183            241,540      branch-misses                                                 (32.63%)
    19.553856183        178,470,776      instructions              #    1.38  insn per cycle           (48.32%)
    19.553856183        129,539,059      cycles                                                        (52.17%)
    19.553856183          3,263,972      L1-icache-load-misses                                         (52.27%)
    19.553856183         58,999,021      L1-dcache-loads                                               (52.27%)
    19.553856183          1,481,045      L1-dcache-load-misses     #    2.51% of all L1-dcache accesses  (51.45%)
    19.553856183            190,103      L2-loads                                                      (31.89%)
    19.553856183              5,397      L2-load-misses            #    3.20% of all LL-cache accesses  (31.89%)
    19.553856183            147,007      LLC-loads                                                     (31.88%)
    19.553856183              2,966      LLC-load-misses           #    1.76% of all LL-cache accesses  (31.78%)
    19.604287776         83,261,542      mem_inst_retired.any                                          (31.72%)
    19.604287776            265,033      branch-misses                                                 (31.72%)
    19.604287776        173,792,693      instructions              #    1.33  insn per cycle           (39.65%)
    19.604287776        130,379,385      cycles                                                        (43.76%)
    19.604287776          2,368,705      L1-icache-load-misses                                         (51.69%)
    19.604287776         63,972,875      L1-dcache-loads                                               (52.41%)
    19.604287776          1,218,498      L1-dcache-load-misses     #    1.90% of all L1-dcache accesses  (52.41%)
    19.604287776            122,887      L2-loads                                                      (40.39%)
    19.604287776              5,263      L2-load-misses            #    3.84% of all LL-cache accesses  (32.47%)
    19.604287776            151,274      LLC-loads                                                     (31.73%)
    19.604287776              7,667      LLC-load-misses           #    5.59% of all LL-cache accesses  (31.73%)
    19.654596465        111,592,929      mem_inst_retired.any                                          (31.88%)
    19.654596465            267,591      branch-misses                                                 (31.88%)
    19.654596465        212,579,738      instructions              #    1.64  insn per cycle           (39.73%)
    19.654596465        129,732,661      cycles                                                        (39.73%)
    19.654596465          2,777,149      L1-icache-load-misses                                         (39.73%)
    19.654596465         68,402,630      L1-dcache-loads                                               (46.85%)
    19.654596465          1,270,213      L1-dcache-load-misses     #    1.86% of all L1-dcache accesses  (52.18%)
    19.654596465            136,836      L2-loads                                                      (44.33%)
    19.654596465              5,373      L2-load-misses            #    4.10% of all LL-cache accesses  (44.33%)
    19.654596465            125,051      LLC-loads                                                     (37.23%)
    19.654596465              7,516      LLC-load-misses           #    5.74% of all LL-cache accesses  (31.87%)
    19.705012198        115,640,067      mem_inst_retired.any                                          (33.90%)
    19.705012198            252,022      branch-misses                                                 (31.75%)
    19.705012198        206,920,611      instructions              #    1.59  insn per cycle           (39.68%)
    19.705012198        130,363,077      cycles                                                        (39.68%)
    19.705012198          2,594,730      L1-icache-load-misses                                         (39.68%)
    19.705012198         70,262,826      L1-dcache-loads                                               (39.68%)
    19.705012198          1,249,263      L1-dcache-load-misses     #    1.78% of all L1-dcache accesses  (42.31%)
    19.705012198            140,324      L2-loads                                                      (42.27%)
    19.705012198              5,209      L2-load-misses            #    3.66% of all LL-cache accesses  (44.44%)
    19.705012198            143,948      LLC-loads                                                     (44.44%)
    19.705012198              5,656      LLC-load-misses           #    3.98% of all LL-cache accesses  (41.83%)
    19.755427957        106,814,968      mem_inst_retired.any                                          (44.46%)
    19.755427957            248,181      branch-misses                                                 (38.68%)
    19.755427957        212,339,156      instructions              #    1.63  insn per cycle           (46.62%)
    19.755427957        130,390,705      cycles                                                        (39.67%)
    19.755427957          2,832,364      L1-icache-load-misses                                         (39.67%)
    19.755427957         72,781,322      L1-dcache-loads                                               (39.67%)
    19.755427957          1,262,967      L1-dcache-load-misses     #    1.74% of all L1-dcache accesses  (39.67%)
    19.755427957            160,095      L2-loads                                                      (31.73%)
    19.755427957              3,485      L2-load-misses            #    2.07% of all LL-cache accesses  (37.50%)
    19.755427957            175,924      LLC-loads                                                     (44.46%)
    19.755427957              4,099      LLC-load-misses           #    2.44% of all LL-cache accesses  (44.46%)
    19.805860615         91,697,907      mem_inst_retired.any                                          (44.47%)
    19.805860615            250,678      branch-misses                                                 (44.48%)
    19.805860615        192,686,664      instructions              #    1.48  insn per cycle           (52.41%)
    19.805860615        130,397,641      cycles                                                        (51.43%)
    19.805860615          2,788,833      L1-icache-load-misses                                         (43.51%)
    19.805860615         74,566,861      L1-dcache-loads                                               (39.66%)
    19.805860615          1,297,606      L1-dcache-load-misses     #    1.74% of all L1-dcache accesses  (39.65%)
    19.805860615            174,973      L2-loads                                                      (31.73%)
    19.805860615              3,571      L2-load-misses            #    1.98% of all LL-cache accesses  (31.72%)
    19.805860615            185,741      LLC-loads                                                     (32.69%)
    19.805860615              5,116      LLC-load-misses           #    2.84% of all LL-cache accesses  (40.61%)
    19.856249223         93,480,291      mem_inst_retired.any                                          (35.86%)
    19.856249223            252,683      branch-misses                                                 (43.79%)
    19.856249223        186,957,979      instructions              #    1.43  insn per cycle           (52.37%)
    19.856249223        130,285,662      cycles                                                        (52.37%)
    19.856249223          2,409,174      L1-icache-load-misses                                         (52.37%)
    19.856249223         63,479,419      L1-dcache-loads                                               (48.29%)
    19.856249223          1,652,301      L1-dcache-load-misses     #    2.60% of all L1-dcache accesses  (40.35%)
    19.856249223            196,195      L2-loads                                                      (31.75%)
    19.856249223              7,010      L2-load-misses            #    3.54% of all LL-cache accesses  (31.75%)
    19.856249223            199,463      LLC-loads                                                     (31.75%)
    19.856249223              6,544      LLC-load-misses           #    3.31% of all LL-cache accesses  (31.75%)
    19.906707829         97,791,671      mem_inst_retired.any                                          (31.71%)
    19.906707829            267,303      branch-misses                                                 (31.71%)
    19.906707829        196,400,898      instructions              #    1.51  insn per cycle           (46.92%)
    19.906707829        130,497,204      cycles                                                        (52.43%)
    19.906707829          2,386,005      L1-icache-load-misses                                         (52.43%)
    19.906707829         63,314,397      L1-dcache-loads                                               (52.43%)
    19.906707829          1,393,973      L1-dcache-load-misses     #    2.20% of all L1-dcache accesses  (52.43%)
    19.906707829            162,446      L2-loads                                                      (31.71%)
    19.906707829              4,348      L2-load-misses            #    2.51% of all LL-cache accesses  (31.71%)
    19.906707829            183,746      LLC-loads                                                     (31.71%)
    19.906707829              5,316      LLC-load-misses           #    3.07% of all LL-cache accesses  (31.71%)
    19.957010633         98,621,478      mem_inst_retired.any                                          (31.80%)
    19.957010633            259,889      branch-misses                                                 (31.80%)
    19.957010633        211,418,240      instructions              #    1.63  insn per cycle           (39.75%)
    19.957010633        130,064,921      cycles                                                        (42.17%)
    19.957010633          2,159,730      L1-icache-load-misses                                         (50.13%)
    19.957010633         69,434,042      L1-dcache-loads                                               (52.29%)
    19.957010633          1,132,998      L1-dcache-load-misses     #    1.63% of all L1-dcache accesses  (52.29%)
    19.957010633            136,191      L2-loads                                                      (41.94%)
    19.957010633              5,589      L2-load-misses            #    3.79% of all LL-cache accesses  (33.99%)
    19.957010633            159,073      LLC-loads                                                     (31.81%)
    19.957010633              5,072      LLC-load-misses           #    3.44% of all LL-cache accesses  (31.80%)
    20.007439849        118,708,277      mem_inst_retired.any                                          (31.73%)
    20.007439849            258,369      branch-misses                                                 (31.73%)
    20.007439849        248,523,129      instructions              #    1.91  insn per cycle           (39.66%)
    20.007439849        130,455,091      cycles                                                        (39.65%)
    20.007439849          2,200,153      L1-icache-load-misses                                         (39.66%)
    20.007439849         76,725,719      L1-dcache-loads                                               (45.43%)
    20.007439849          1,130,009      L1-dcache-load-misses     #    1.47% of all L1-dcache accesses  (52.41%)
    20.007439849            107,497      L2-loads                                                      (44.48%)
    20.007439849              6,731      L2-load-misses            #    6.77% of all LL-cache accesses  (44.48%)
    20.007439849             91,256      LLC-loads                                                     (38.73%)
    20.007439849              4,992      LLC-load-misses           #    5.02% of all LL-cache accesses  (31.73%)
    20.057857452        115,984,982      mem_inst_retired.any                                          (35.56%)
    20.057857452            260,119      branch-misses                                                 (31.73%)
    20.057857452        220,713,735      instructions              #    1.69  insn per cycle           (39.66%)
    20.057857452        130,452,969      cycles                                                        (39.67%)
    20.057857452          2,551,682      L1-icache-load-misses                                         (39.66%)
    20.057857452         74,309,568      L1-dcache-loads                                               (39.67%)
    20.057857452          1,342,150      L1-dcache-load-misses     #    1.81% of all L1-dcache accesses  (40.62%)
    20.057857452            137,822      L2-loads                                                      (40.61%)
    20.057857452              2,914      L2-load-misses            #    2.10% of all LL-cache accesses  (44.46%)
    20.057857452            139,785      LLC-loads                                                     (44.46%)
    20.057857452              3,792      LLC-load-misses           #    2.73% of all LL-cache accesses  (43.53%)
    20.108306940        130,789,823      mem_inst_retired.any                                          (44.50%)
    20.108306940            285,942      branch-misses                                                 (40.40%)
    20.108306940        249,461,025      instructions              #    1.91  insn per cycle           (48.33%)
    20.108306940        130,435,640      cycles                                                        (40.40%)
    20.108306940          2,311,132      L1-icache-load-misses                                         (39.64%)
    20.108306940         77,208,439      L1-dcache-loads                                               (39.64%)
    20.108306940          1,193,532      L1-dcache-load-misses     #    1.55% of all L1-dcache accesses  (39.64%)
    20.108306940            120,131      L2-loads                                                      (31.72%)
    20.108306940              3,475      L2-load-misses            #    2.85% of all LL-cache accesses  (35.80%)
    20.108306940            123,601      LLC-loads                                                     (43.73%)
    20.108306940              4,254      LLC-load-misses           #    3.49% of all LL-cache accesses  (44.50%)
    20.158726975         92,875,071      mem_inst_retired.any                                          (44.47%)
    20.158726975            258,393      branch-misses                                                 (44.47%)
    20.158726975        223,377,004      instructions              #    1.71  insn per cycle           (52.40%)
    20.158726975        130,440,426      cycles                                                        (52.40%)
    20.158726975          2,179,179      L1-icache-load-misses                                         (45.24%)
    20.158726975         83,376,731      L1-dcache-loads                                               (39.66%)
    20.158726975          1,166,569      L1-dcache-load-misses     #    1.40% of all L1-dcache accesses  (39.67%)
    20.158726975            128,911      L2-loads                                                      (31.73%)
    20.158726975              3,955      L2-load-misses            #    2.63% of all LL-cache accesses  (31.73%)
    20.158726975            171,789      LLC-loads                                                     (31.74%)
    20.158726975              3,898      LLC-load-misses           #    2.59% of all LL-cache accesses  (38.88%)
#           time             counts unit events
    20.209182305        102,070,589      mem_inst_retired.any                                          (34.09%)
    20.209182305            249,823      branch-misses                                                 (42.01%)
    20.209182305        210,062,538      instructions              #    1.61  insn per cycle           (52.43%)
    20.209182305        130,448,141      cycles                                                        (52.43%)
    20.209182305          2,380,478      L1-icache-load-misses                                         (52.43%)
    20.209182305         74,202,818      L1-dcache-loads                                               (50.07%)
    20.209182305          1,165,371      L1-dcache-load-misses     #    1.57% of all L1-dcache accesses  (42.15%)
    20.209182305            113,883      L2-loads                                                      (31.71%)
    20.209182305              4,171      L2-load-misses            #    3.58% of all LL-cache accesses  (31.71%)
    20.209182305            119,382      LLC-loads                                                     (31.71%)
    20.209182305              3,929      LLC-load-misses           #    3.37% of all LL-cache accesses  (31.71%)
    20.259624229        113,338,269      mem_inst_retired.any                                          (31.72%)
    20.259624229            284,527      branch-misses                                                 (31.72%)
    20.259624229        215,085,605      instructions              #    1.65  insn per cycle           (45.09%)
    20.259624229        130,473,235      cycles                                                        (52.41%)
    20.259624229          2,565,728      L1-icache-load-misses                                         (52.42%)
    20.259624229         63,119,478      L1-dcache-loads                                               (52.42%)
    20.259624229          1,182,884      L1-dcache-load-misses     #    1.87% of all L1-dcache accesses  (52.42%)
    20.259624229            144,600      L2-loads                                                      (31.72%)
    20.259624229              5,081      L2-load-misses            #    3.60% of all LL-cache accesses  (31.73%)
    20.259624229            138,034      LLC-loads                                                     (31.72%)
    20.259624229              7,395      LLC-load-misses           #    5.23% of all LL-cache accesses  (31.72%)
    20.309947500        101,341,627      mem_inst_retired.any                                          (31.79%)
    20.309947500            247,181      branch-misses                                                 (31.79%)
    20.309947500        209,968,440      instructions              #    1.61  insn per cycle           (39.74%)
    20.309947500        130,153,539      cycles                                                        (40.34%)
    20.309947500          2,521,090      L1-icache-load-misses                                         (48.29%)
    20.309947500         75,396,900      L1-dcache-loads                                               (52.31%)
    20.309947500          1,182,812      L1-dcache-load-misses     #    1.57% of all L1-dcache accesses  (52.31%)
    20.309947500            135,073      L2-loads                                                      (43.78%)
    20.309947500              6,753      L2-load-misses            #    5.05% of all LL-cache accesses  (35.83%)
    20.309947500            132,463      LLC-loads                                                     (31.79%)
    20.309947500              5,552      LLC-load-misses           #    4.15% of all LL-cache accesses  (31.79%)
    20.360352630        107,308,166      mem_inst_retired.any                                          (31.76%)
    20.360352630            266,575      branch-misses                                                 (31.76%)
    20.360352630        213,017,367      instructions              #    1.64  insn per cycle           (39.66%)
    20.360352630        130,247,988      cycles                                                        (39.66%)
    20.360352630          2,399,486      L1-icache-load-misses                                         (39.66%)
    20.360352630         63,550,500      L1-dcache-loads                                               (43.58%)
    20.360352630          1,393,298      L1-dcache-load-misses     #    2.19% of all L1-dcache accesses  (51.52%)
    20.360352630            155,767      L2-loads                                                      (44.46%)
    20.360352630              5,236      L2-load-misses            #    3.36% of all LL-cache accesses  (44.46%)
    20.360352630            155,677      LLC-loads                                                     (40.55%)
    20.360352630              4,700      LLC-load-misses           #    3.02% of all LL-cache accesses  (32.62%)
    20.410770856         95,293,540      mem_inst_retired.any                                          (37.38%)
    20.410770856            258,106      branch-misses                                                 (31.73%)
    20.410770856        200,833,174      instructions              #    1.54  insn per cycle           (39.67%)
    20.410770856        130,331,900      cycles                                                        (39.66%)
    20.410770856          2,565,929      L1-icache-load-misses                                         (39.66%)
    20.410770856         72,930,982      L1-dcache-loads                                               (39.66%)
    20.410770856          1,197,450      L1-dcache-load-misses     #    1.64% of all L1-dcache accesses  (39.66%)
    20.410770856            148,630      L2-loads                                                      (38.80%)
    20.410770856              4,893      L2-load-misses            #    3.08% of all LL-cache accesses  (44.47%)
    20.410770856            169,163      LLC-loads                                                     (44.47%)
    20.410770856              4,875      LLC-load-misses           #    3.07% of all LL-cache accesses  (44.47%)
    20.461184884        110,720,714      mem_inst_retired.any                                          (44.46%)
    20.461184884            250,341      branch-misses                                                 (42.17%)
    20.461184884        226,511,785      instructions              #    1.74  insn per cycle           (50.10%)
    20.461184884        130,348,738      cycles                                                        (42.18%)
    20.461184884          2,441,003      L1-icache-load-misses                                         (39.67%)
    20.461184884         71,686,522      L1-dcache-loads                                               (39.67%)
    20.461184884          1,145,836      L1-dcache-load-misses     #    1.60% of all L1-dcache accesses  (39.67%)
    20.461184884            126,306      L2-loads                                                      (31.74%)
    20.461184884              5,924      L2-load-misses            #    4.85% of all LL-cache accesses  (34.01%)
    20.461184884            118,154      LLC-loads                                                     (41.94%)
    20.461184884              4,534      LLC-load-misses           #    3.71% of all LL-cache accesses  (44.46%)
    20.511620486         97,958,923      mem_inst_retired.any                                          (44.48%)
    20.511620486            241,244      branch-misses                                                 (44.49%)
    20.511620486        188,346,649      instructions              #    1.44  insn per cycle           (52.42%)
    20.511620486        130,434,553      cycles                                                        (52.42%)
    20.511620486          2,554,312      L1-icache-load-misses                                         (47.00%)
    20.511620486         66,148,920      L1-dcache-loads                                               (39.66%)
    20.511620486          1,161,216      L1-dcache-load-misses     #    1.76% of all L1-dcache accesses  (39.66%)
    20.511620486            139,966      L2-loads                                                      (31.73%)
    20.511620486              6,040      L2-load-misses            #    4.20% of all LL-cache accesses  (31.72%)
    20.511620486            147,461      LLC-loads                                                     (31.72%)
    20.511620486              4,287      LLC-load-misses           #    2.98% of all LL-cache accesses  (37.13%)
    20.561947802         88,635,693      mem_inst_retired.any                                          (32.10%)
    20.561947802            227,811      branch-misses                                                 (40.08%)
    20.561947802        192,557,259      instructions              #    1.49  insn per cycle           (52.10%)
    20.561947802        129,436,186      cycles                                                        (52.10%)
    20.561947802          2,275,338      L1-icache-load-misses                                         (52.54%)
    20.561947802         63,492,425      L1-dcache-loads                                               (51.95%)
    20.561947802          1,515,002      L1-dcache-load-misses     #    2.39% of all L1-dcache accesses  (43.98%)
    20.561947802            208,836      L2-loads                                                      (31.93%)
    20.561947802              6,604      L2-load-misses            #    3.20% of all LL-cache accesses  (31.93%)
    20.561947802            203,420      LLC-loads                                                     (31.93%)
    20.561947802              7,875      LLC-load-misses           #    3.82% of all LL-cache accesses  (31.49%)
    20.613039480        109,177,017      mem_inst_retired.any                                          (31.32%)
    20.613039480            272,590      branch-misses                                                 (31.31%)
    20.613039480        243,256,653      instructions              #    1.84  insn per cycle           (43.01%)
    20.613039480        132,143,953      cycles                                                        (50.83%)
    20.613039480          2,423,176      L1-icache-load-misses                                         (53.02%)
    20.613039480         76,654,408      L1-dcache-loads                                               (53.02%)
    20.613039480          1,280,940      L1-dcache-load-misses     #    1.67% of all L1-dcache accesses  (53.02%)
    20.613039480            172,182      L2-loads                                                      (33.52%)
    20.613039480              3,420      L2-load-misses            #    2.05% of all LL-cache accesses  (31.31%)
    20.613039480            162,282      LLC-loads                                                     (31.32%)
    20.613039480              5,639      LLC-load-misses           #    3.37% of all LL-cache accesses  (31.32%)
    20.663498331        116,492,868      mem_inst_retired.any                                          (31.71%)
    20.663498331            269,115      branch-misses                                                 (31.71%)
    20.663498331        239,182,656      instructions              #    1.83  insn per cycle           (39.63%)
    20.663498331        130,497,126      cycles                                                        (39.63%)
    20.663498331          2,338,188      L1-icache-load-misses                                         (45.34%)
    20.663498331         77,688,912      L1-dcache-loads                                               (52.43%)
    20.663498331          1,178,625      L1-dcache-load-misses     #    1.52% of all L1-dcache accesses  (52.44%)
    20.663498331            128,422      L2-loads                                                      (44.51%)
    20.663498331              5,380      L2-load-misses            #    3.98% of all LL-cache accesses  (38.82%)
    20.663498331            141,772      LLC-loads                                                     (31.71%)
    20.663498331              7,051      LLC-load-misses           #    5.22% of all LL-cache accesses  (31.71%)
    20.713891494        109,502,132      mem_inst_retired.any                                          (31.75%)
    20.713891494            260,469      branch-misses                                                 (31.75%)
    20.713891494        235,147,737      instructions              #    1.80  insn per cycle           (39.68%)
    20.713891494        130,286,261      cycles                                                        (39.69%)
    20.713891494          2,537,703      L1-icache-load-misses                                         (39.69%)
    20.713891494         71,259,707      L1-dcache-loads                                               (40.52%)
    20.713891494          1,247,726      L1-dcache-load-misses     #    1.75% of all L1-dcache accesses  (48.46%)
    20.713891494            149,510      L2-loads                                                      (44.43%)
    20.713891494              6,272      L2-load-misses            #    4.17% of all LL-cache accesses  (44.43%)
    20.713891494            151,586      LLC-loads                                                     (43.62%)
    20.713891494              7,841      LLC-load-misses           #    5.21% of all LL-cache accesses  (35.68%)
    20.764308452        106,049,988      mem_inst_retired.any                                          (40.42%)
    20.764308452            234,076      branch-misses                                                 (32.49%)
    20.764308452        186,130,736      instructions              #    1.43  insn per cycle           (40.42%)
    20.764308452        130,393,823      cycles                                                        (39.66%)
    20.764308452          2,502,291      L1-icache-load-misses                                         (39.66%)
    20.764308452         62,894,373      L1-dcache-loads                                               (39.66%)
    20.764308452          1,252,109      L1-dcache-load-misses     #    1.99% of all L1-dcache accesses  (39.67%)
    20.764308452            156,781      L2-loads                                                      (35.76%)
    20.764308452              5,824      L2-load-misses            #    3.61% of all LL-cache accesses  (43.69%)
    20.764308452            165,779      LLC-loads                                                     (44.47%)
    20.764308452              6,531      LLC-load-misses           #    4.05% of all LL-cache accesses  (44.46%)
    20.814730634         85,576,991      mem_inst_retired.any                                          (44.47%)
    20.814730634            258,859      branch-misses                                                 (44.46%)
    20.814730634        185,515,061      instructions              #    1.42  insn per cycle           (52.40%)
    20.814730634        130,352,139      cycles                                                        (45.24%)
    20.814730634          2,497,460      L1-icache-load-misses                                         (39.66%)
    20.814730634         68,849,005      L1-dcache-loads                                               (39.67%)
    20.814730634          1,103,025      L1-dcache-load-misses     #    1.60% of all L1-dcache accesses  (39.67%)
    20.814730634            118,515      L2-loads                                                      (31.73%)
    20.814730634              6,456      L2-load-misses            #    4.35% of all LL-cache accesses  (31.73%)
    20.814730634            177,989      LLC-loads                                                     (38.88%)
    20.814730634              6,107      LLC-load-misses           #    4.12% of all LL-cache accesses  (44.47%)
    20.865138251        106,130,686      mem_inst_retired.any                                          (42.05%)
    20.865138251            250,061      branch-misses                                                 (44.45%)
    20.865138251        209,214,506      instructions              #    1.61  insn per cycle           (52.38%)
    20.865138251        130,323,727      cycles                                                        (52.39%)
    20.865138251          2,278,988      L1-icache-load-misses                                         (50.04%)
    20.865138251         72,185,362      L1-dcache-loads                                               (42.10%)
    20.865138251          1,190,802      L1-dcache-load-misses     #    1.65% of all L1-dcache accesses  (39.68%)
    20.865138251            130,591      L2-loads                                                      (31.74%)
    20.865138251              6,109      L2-load-misses            #    4.41% of all LL-cache accesses  (31.74%)
    20.865138251            146,539      LLC-loads                                                     (31.74%)
    20.865138251              5,633      LLC-load-misses           #    4.07% of all LL-cache accesses  (34.08%)
    20.915578825         92,813,592      mem_inst_retired.any                                          (31.72%)
    20.915578825            226,953      branch-misses                                                 (37.26%)
    20.915578825        204,134,035      instructions              #    1.56  insn per cycle           (52.43%)
    20.915578825        130,450,131      cycles                                                        (52.43%)
    20.915578825          2,467,059      L1-icache-load-misses                                         (52.43%)
    20.915578825         77,253,409      L1-dcache-loads                                               (52.43%)
    20.915578825          1,204,905      L1-dcache-load-misses     #    1.56% of all L1-dcache accesses  (46.90%)
    20.915578825            151,618      L2-loads                                                      (31.71%)
    20.915578825              5,341      L2-load-misses            #    3.39% of all LL-cache accesses  (31.71%)
    20.915578825            163,143      LLC-loads                                                     (31.71%)
    20.915578825              4,614      LLC-load-misses           #    2.93% of all LL-cache accesses  (31.73%)
    20.965903281        107,695,909      mem_inst_retired.any                                          (31.75%)
    20.965903281            263,273      branch-misses                                                 (31.82%)
    20.965903281        232,828,582      instructions              #    1.79  insn per cycle           (40.46%)
    20.965903281        130,068,695      cycles                                                        (48.41%)
    20.965903281          2,343,913      L1-icache-load-misses                                         (52.34%)
    20.965903281         76,857,078      L1-dcache-loads                                               (52.34%)
    20.965903281          1,194,013      L1-dcache-load-misses     #    1.55% of all L1-dcache accesses  (52.34%)
    20.965903281            137,893      L2-loads                                                      (35.77%)
    20.965903281              4,548      L2-load-misses            #    3.18% of all LL-cache accesses  (31.74%)
    20.965903281            148,269      LLC-loads                                                     (31.75%)
    20.965903281              5,515      LLC-load-misses           #    3.85% of all LL-cache accesses  (31.75%)
    21.016325365        110,397,765      mem_inst_retired.any                                          (31.73%)
    21.016325365            270,218      branch-misses                                                 (31.73%)
    21.016325365        220,287,856      instructions              #    1.69  insn per cycle           (39.66%)
    21.016325365        130,397,995      cycles                                                        (39.67%)
    21.016325365          2,297,382      L1-icache-load-misses                                         (43.67%)
    21.016325365         73,383,800      L1-dcache-loads                                               (51.60%)
    21.016325365          1,215,026      L1-dcache-load-misses     #    1.66% of all L1-dcache accesses  (52.40%)
    21.016325365            127,630      L2-loads                                                      (44.46%)
    21.016325365              6,976      L2-load-misses            #    5.59% of all LL-cache accesses  (40.48%)
    21.016325365            122,104      LLC-loads                                                     (32.55%)
    21.016325365              6,040      LLC-load-misses           #    4.84% of all LL-cache accesses  (31.74%)
    21.066759404         93,518,035      mem_inst_retired.any                                          (31.72%)
    21.066759404            246,677      branch-misses                                                 (31.72%)
    21.066759404        204,410,420      instructions              #    1.57  insn per cycle           (39.65%)
    21.066759404        130,396,697      cycles                                                        (39.65%)
    21.066759404          2,379,340      L1-icache-load-misses                                         (39.65%)
    21.066759404         68,827,902      L1-dcache-loads                                               (39.66%)
    21.066759404          1,244,699      L1-dcache-load-misses     #    1.81% of all L1-dcache accesses  (46.79%)
    21.066759404            152,875      L2-loads                                                      (44.49%)
    21.066759404              6,759      L2-load-misses            #    4.38% of all LL-cache accesses  (44.49%)
    21.066759404            155,519      LLC-loads                                                     (44.49%)
    21.066759404              7,693      LLC-load-misses           #    4.99% of all LL-cache accesses  (37.37%)
    21.117181447         91,053,982      mem_inst_retired.any                                          (42.15%)
    21.117181447            273,493      branch-misses                                                 (34.22%)
    21.117181447        198,647,710      instructions              #    1.52  insn per cycle           (42.16%)
    21.117181447        130,405,704      cycles                                                        (39.66%)
    21.117181447          2,705,095      L1-icache-load-misses                                         (39.66%)
    21.117181447         68,649,138      L1-dcache-loads                                               (39.66%)
    21.117181447          1,285,718      L1-dcache-load-misses     #    1.87% of all L1-dcache accesses  (39.66%)
    21.117181447            146,223      L2-loads                                                      (34.03%)
    21.117181447              6,291      L2-load-misses            #    3.90% of all LL-cache accesses  (41.96%)
    21.117181447            176,465      LLC-loads                                                     (44.47%)
    21.117181447              6,273      LLC-load-misses           #    3.89% of all LL-cache accesses  (44.47%)
    21.167627913        105,421,162      mem_inst_retired.any                                          (44.49%)
    21.167627913            254,333      branch-misses                                                 (44.50%)
    21.167627913        221,593,934      instructions              #    1.70  insn per cycle           (52.42%)
    21.167627913        130,468,935      cycles                                                        (46.99%)
    21.167627913          2,398,173      L1-icache-load-misses                                         (39.64%)
    21.167627913         75,273,935      L1-dcache-loads                                               (39.65%)
    21.167627913          1,187,904      L1-dcache-load-misses     #    1.58% of all L1-dcache accesses  (39.65%)
    21.167627913            136,012      L2-loads                                                      (31.72%)
    21.167627913              3,773      L2-load-misses            #    2.75% of all LL-cache accesses  (31.72%)
    21.167627913            138,345      LLC-loads                                                     (37.14%)
    21.167627913              4,090      LLC-load-misses           #    2.98% of all LL-cache accesses  (44.49%)
    21.217955270         99,031,991      mem_inst_retired.any                                          (40.33%)
    21.217955270            253,428      branch-misses                                                 (44.36%)
    21.217955270        201,730,848      instructions              #    1.55  insn per cycle           (52.31%)
    21.217955270        130,128,184      cycles                                                        (52.31%)
    21.217955270          2,636,131      L1-icache-load-misses                                         (51.74%)
    21.217955270         70,326,412      L1-dcache-loads                                               (43.79%)
    21.217955270          1,207,534      L1-dcache-load-misses     #    1.72% of all L1-dcache accesses  (39.74%)
    21.217955270            124,587      L2-loads                                                      (31.79%)
    21.217955270              6,435      L2-load-misses            #    4.69% of all LL-cache accesses  (31.79%)
    21.217955270            149,811      LLC-loads                                                     (31.79%)
    21.217955270              6,960      LLC-load-misses           #    5.07% of all LL-cache accesses  (32.35%)
    21.268405414         91,355,464      mem_inst_retired.any                                          (31.72%)
    21.268405414            214,154      branch-misses                                                 (35.62%)
    21.268405414        187,643,816      instructions              #    1.44  insn per cycle           (51.48%)
    21.268405414        130,429,182      cycles                                                        (52.42%)
    21.268405414          2,061,011      L1-icache-load-misses                                         (52.42%)
    21.268405414         66,596,691      L1-dcache-loads                                               (52.42%)
    21.268405414          1,460,867      L1-dcache-load-misses     #    2.19% of all L1-dcache accesses  (48.54%)
    21.268405414            146,081      L2-loads                                                      (31.72%)
    21.268405414              6,843      L2-load-misses            #    4.36% of all LL-cache accesses  (31.72%)
    21.268405414            167,808      LLC-loads                                                     (31.72%)
    21.268405414              5,958      LLC-load-misses           #    3.80% of all LL-cache accesses  (31.72%)
    21.318823074         94,717,845      mem_inst_retired.any                                          (31.73%)
    21.318823074            233,419      branch-misses                                                 (31.73%)
    21.318823074        188,428,277      instructions              #    1.44  insn per cycle           (39.66%)
    21.318823074        130,400,194      cycles                                                        (46.65%)
    21.318823074          2,663,064      L1-icache-load-misses                                         (52.40%)
    21.318823074         63,064,513      L1-dcache-loads                                               (52.40%)
    21.318823074          1,572,897      L1-dcache-load-misses     #    2.49% of all L1-dcache accesses  (52.40%)
    21.318823074            179,919      L2-loads                                                      (37.50%)
    21.318823074              5,422      L2-load-misses            #    3.04% of all LL-cache accesses  (31.74%)
    21.318823074            176,300      LLC-loads                                                     (31.73%)
    21.318823074              6,145      LLC-load-misses           #    3.45% of all LL-cache accesses  (31.73%)
    21.369247247        112,392,365      mem_inst_retired.any                                          (31.73%)
    21.369247247            272,504      branch-misses                                                 (31.73%)
    21.369247247        221,779,220      instructions              #    1.70  insn per cycle           (39.66%)
    21.369247247        130,423,287      cycles                                                        (39.66%)
    21.369247247          2,191,995      L1-icache-load-misses                                         (41.84%)
    21.369247247         71,591,757      L1-dcache-loads                                               (49.77%)
    21.369247247          1,195,821      L1-dcache-load-misses     #    1.67% of all L1-dcache accesses  (52.40%)
    21.369247247            138,880      L2-loads                                                      (44.47%)
    21.369247247              6,832      L2-load-misses            #    5.07% of all LL-cache accesses  (42.31%)
    21.369247247            130,649      LLC-loads                                                     (34.38%)
    21.369247247              6,841      LLC-load-misses           #    5.08% of all LL-cache accesses  (31.73%)
    21.419699847        104,786,641      mem_inst_retired.any                                          (31.72%)
    21.419699847            254,235      branch-misses                                                 (31.72%)
    21.419699847        200,680,242      instructions              #    1.54  insn per cycle           (39.62%)
    21.419699847        130,395,559      cycles                                                        (39.63%)
    21.419699847          2,614,630      L1-icache-load-misses                                         (39.62%)
    21.419699847         64,967,740      L1-dcache-loads                                               (39.62%)
    21.419699847          1,321,031      L1-dcache-load-misses     #    2.03% of all L1-dcache accesses  (44.92%)
    21.419699847            160,398      L2-loads                                                      (44.51%)
    21.419699847              5,606      L2-load-misses            #    3.41% of all LL-cache accesses  (44.52%)
    21.419699847            167,956      LLC-loads                                                     (44.52%)
    21.419699847              6,096      LLC-load-misses           #    3.71% of all LL-cache accesses  (39.24%)
#           time             counts unit events
    21.470134131         99,998,606      mem_inst_retired.any                                          (44.04%)
    21.470134131            265,190      branch-misses                                                 (36.11%)
    21.470134131        212,052,287      instructions              #    1.63  insn per cycle           (44.04%)
    21.470134131        130,414,451      cycles                                                        (39.65%)
    21.470134131          2,337,879      L1-icache-load-misses                                         (39.65%)
    21.470134131         70,649,934      L1-dcache-loads                                               (39.65%)
    21.470134131          1,290,029      L1-dcache-load-misses     #    1.83% of all L1-dcache accesses  (39.65%)
    21.470134131            149,915      L2-loads                                                      (32.15%)
    21.470134131              6,629      L2-load-misses            #    4.50% of all LL-cache accesses  (40.08%)
    21.470134131            144,552      LLC-loads                                                     (44.49%)
    21.470134131              7,755      LLC-load-misses           #    5.27% of all LL-cache accesses  (44.49%)
    21.520564690         83,887,285      mem_inst_retired.any                                          (44.47%)
    21.520564690            269,733      branch-misses                                                 (44.47%)
    21.520564690        173,768,022      instructions              #    1.33  insn per cycle           (52.40%)
    21.520564690        130,260,773      cycles                                                        (48.86%)
    21.520564690          3,057,310      L1-icache-load-misses                                         (40.93%)
    21.520564690         53,576,103      L1-dcache-loads                                               (39.66%)
    21.520564690          1,506,370      L1-dcache-load-misses     #    2.81% of all L1-dcache accesses  (39.66%)
    21.520564690            200,881      L2-loads                                                      (31.73%)
    21.520564690              8,104      L2-load-misses            #    4.08% of all LL-cache accesses  (31.73%)
    21.520564690            195,912      LLC-loads                                                     (35.26%)
    21.520564690              8,028      LLC-load-misses           #    4.05% of all LL-cache accesses  (43.19%)
    21.570868063         97,735,635      mem_inst_retired.any                                          (38.50%)
    21.570868063            253,920      branch-misses                                                 (44.34%)
    21.570868063        176,711,296      instructions              #    1.36  insn per cycle           (52.29%)
    21.570868063        130,090,908      cycles                                                        (52.29%)
    21.570868063          2,919,741      L1-icache-load-misses                                         (52.30%)
    21.570868063         55,361,553      L1-dcache-loads                                               (45.63%)
    21.570868063          1,624,022      L1-dcache-load-misses     #    2.93% of all L1-dcache accesses  (39.74%)
    21.570868063            157,359      L2-loads                                                      (31.80%)
    21.570868063              5,833      L2-load-misses            #    3.90% of all LL-cache accesses  (31.80%)
    21.570868063            141,545      LLC-loads                                                     (31.80%)
    21.570868063              8,644      LLC-load-misses           #    5.78% of all LL-cache accesses  (31.80%)
    21.621336453        109,427,955      mem_inst_retired.any                                          (31.70%)
    21.621336453            274,065      branch-misses                                                 (33.80%)
    21.621336453        227,621,403      instructions              #    1.74  insn per cycle           (49.65%)
    21.621336453        130,518,840      cycles                                                        (52.44%)
    21.621336453          2,326,203      L1-icache-load-misses                                         (52.43%)
    21.621336453         77,663,066      L1-dcache-loads                                               (52.43%)
    21.621336453          1,188,682      L1-dcache-load-misses     #    1.53% of all L1-dcache accesses  (50.38%)
    21.621336453            134,131      L2-loads                                                      (31.71%)
    21.621336453              6,105      L2-load-misses            #    4.64% of all LL-cache accesses  (31.71%)
    21.621336453            129,193      LLC-loads                                                     (31.71%)
    21.621336453              6,055      LLC-load-misses           #    4.60% of all LL-cache accesses  (31.71%)
    21.671782364        109,270,291      mem_inst_retired.any                                          (31.72%)
    21.671782364            292,099      branch-misses                                                 (31.72%)
    21.671782364        230,450,697      instructions              #    1.77  insn per cycle           (39.64%)
    21.671782364        130,488,740      cycles                                                        (44.77%)
    21.671782364          2,380,651      L1-icache-load-misses                                         (52.42%)
    21.671782364         71,631,526      L1-dcache-loads                                               (52.42%)
    21.671782364          1,381,415      L1-dcache-load-misses     #    1.93% of all L1-dcache accesses  (52.42%)
    21.671782364            166,463      L2-loads                                                      (39.38%)
    21.671782364              3,852      L2-load-misses            #    2.36% of all LL-cache accesses  (31.72%)
    21.671782364            159,721      LLC-loads                                                     (31.72%)
    21.671782364              3,921      LLC-load-misses           #    2.40% of all LL-cache accesses  (31.72%)
    21.722159636         93,094,875      mem_inst_retired.any                                          (31.76%)
    21.722159636            249,900      branch-misses                                                 (31.76%)
    21.722159636        191,119,267      instructions              #    1.47  insn per cycle           (39.70%)
    21.722159636        130,228,489      cycles                                                        (39.70%)
    21.722159636          2,823,291      L1-icache-load-misses                                         (39.98%)
    21.722159636         62,905,915      L1-dcache-loads                                               (47.92%)
    21.722159636          1,575,753      L1-dcache-load-misses     #    2.50% of all L1-dcache accesses  (52.36%)
    21.722159636            177,332      L2-loads                                                      (44.42%)
    21.722159636              5,516      L2-load-misses            #    3.08% of all LL-cache accesses  (44.15%)
    21.722159636            180,851      LLC-loads                                                     (36.21%)
    21.722159636              6,287      LLC-load-misses           #    3.51% of all LL-cache accesses  (31.76%)
    21.772482243         88,315,024      mem_inst_retired.any                                          (32.88%)
    21.772482243            251,914      branch-misses                                                 (31.78%)
    21.772482243        177,672,219      instructions              #    1.37  insn per cycle           (39.73%)
    21.772482243        130,050,286      cycles                                                        (39.73%)
    21.772482243          2,946,197      L1-icache-load-misses                                         (39.74%)
    21.772482243         57,311,514      L1-dcache-loads                                               (39.74%)
    21.772482243          1,479,087      L1-dcache-load-misses     #    2.58% of all L1-dcache accesses  (43.25%)
    21.772482243            199,532      L2-loads                                                      (43.25%)
    21.772482243              5,341      L2-load-misses            #    2.79% of all LL-cache accesses  (44.37%)
    21.772482243            182,833      LLC-loads                                                     (44.37%)
    21.772482243              5,500      LLC-load-misses           #    2.88% of all LL-cache accesses  (40.87%)
    21.822832798         84,223,110      mem_inst_retired.any                                          (44.40%)
    21.822832798            239,830      branch-misses                                                 (37.55%)
    21.822832798        176,895,179      instructions              #    1.36  insn per cycle           (45.50%)
    21.822832798        130,166,829      cycles                                                        (39.72%)
    21.822832798          2,933,745      L1-icache-load-misses                                         (39.72%)
    21.822832798         59,403,088      L1-dcache-loads                                               (39.71%)
    21.822832798          1,506,374      L1-dcache-load-misses     #    2.54% of all L1-dcache accesses  (39.72%)
    21.822832798            210,578      L2-loads                                                      (31.77%)
    21.822832798              3,912      L2-load-misses            #    2.04% of all LL-cache accesses  (38.59%)
    21.822832798            173,290      LLC-loads                                                     (44.39%)
    21.822832798              3,653      LLC-load-misses           #    1.90% of all LL-cache accesses  (44.40%)
    21.873196260        116,580,842      mem_inst_retired.any                                          (44.40%)
    21.873196260            257,347      branch-misses                                                 (44.40%)
    21.873196260        226,808,434      instructions              #    1.74  insn per cycle           (52.34%)
    21.873196260        130,205,667      cycles                                                        (50.18%)
    21.873196260          2,327,290      L1-icache-load-misses                                         (42.25%)
    21.873196260         78,072,061      L1-dcache-loads                                               (39.71%)
    21.873196260          1,256,049      L1-dcache-load-misses     #    1.61% of all L1-dcache accesses  (39.71%)
    21.873196260            149,564      L2-loads                                                      (31.78%)
    21.873196260              8,425      L2-load-misses            #    5.18% of all LL-cache accesses  (31.77%)
    21.873196260            175,550      LLC-loads                                                     (33.91%)
    21.873196260              6,260      LLC-load-misses           #    3.85% of all LL-cache accesses  (41.85%)
    21.923650837        109,756,336      mem_inst_retired.any                                          (37.12%)
    21.923650837            264,485      branch-misses                                                 (44.50%)
    21.923650837        241,100,785      instructions              #    1.85  insn per cycle           (52.43%)
    21.923650837        130,497,687      cycles                                                        (52.43%)
    21.923650837          2,032,505      L1-icache-load-misses                                         (52.44%)
    21.923650837         79,731,422      L1-dcache-loads                                               (47.05%)
    21.923650837          1,191,245      L1-dcache-load-misses     #    1.49% of all L1-dcache accesses  (39.65%)
    21.923650837            173,930      L2-loads                                                      (31.71%)
    21.923650837              6,467      L2-load-misses            #    3.66% of all LL-cache accesses  (31.71%)
    21.923650837            179,455      LLC-loads                                                     (31.71%)
    21.923650837              6,633      LLC-load-misses           #    3.75% of all LL-cache accesses  (31.70%)
    21.973972069        112,714,190      mem_inst_retired.any                                          (31.80%)
    21.973972069            253,469      branch-misses                                                 (32.34%)
    21.973972069        211,528,419      instructions              #    1.63  insn per cycle           (48.24%)
    21.973972069        130,118,682      cycles                                                        (52.30%)
    21.973972069          2,652,261      L1-icache-load-misses                                         (52.30%)
    21.973972069         72,619,962      L1-dcache-loads                                               (52.30%)
    21.973972069          1,250,334      L1-dcache-load-misses     #    1.72% of all L1-dcache accesses  (51.78%)
    21.973972069            138,529      L2-loads                                                      (31.79%)
    21.973972069              5,226      L2-load-misses            #    3.78% of all LL-cache accesses  (31.80%)
    21.973972069            137,944      LLC-loads                                                     (31.80%)
    21.973972069              6,908      LLC-load-misses           #    5.00% of all LL-cache accesses  (31.80%)
    22.024279405        117,234,818      mem_inst_retired.any                                          (31.81%)
    22.024279405            273,343      branch-misses                                                 (31.80%)
    22.024279405        217,294,115      instructions              #    1.67  insn per cycle           (39.75%)
    22.024279405        130,142,884      cycles                                                        (43.64%)
    22.024279405          2,478,916      L1-icache-load-misses                                         (51.59%)
    22.024279405         64,037,693      L1-dcache-loads                                               (52.29%)
    22.024279405          1,256,370      L1-dcache-load-misses     #    1.96% of all L1-dcache accesses  (52.29%)
    22.024279405            129,007      L2-loads                                                      (40.47%)
    22.024279405              4,000      L2-load-misses            #    3.16% of all LL-cache accesses  (32.52%)
    22.024279405            124,111      LLC-loads                                                     (31.81%)
    22.024279405              5,420      LLC-load-misses           #    4.28% of all LL-cache accesses  (31.81%)
    22.074599648        121,091,152      mem_inst_retired.any                                          (31.80%)
    22.074599648            257,975      branch-misses                                                 (31.79%)
    22.074599648        252,038,270      instructions              #    1.94  insn per cycle           (39.74%)
    22.074599648        130,187,528      cycles                                                        (39.74%)
    22.074599648          2,009,752      L1-icache-load-misses                                         (39.74%)
    22.074599648         77,509,072      L1-dcache-loads                                               (46.99%)
    22.074599648          1,198,549      L1-dcache-load-misses     #    1.55% of all L1-dcache accesses  (52.30%)
    22.074599648            116,185      L2-loads                                                      (44.36%)
    22.074599648              4,781      L2-load-misses            #    4.19% of all LL-cache accesses  (44.36%)
    22.074599648            112,021      LLC-loads                                                     (37.13%)
    22.074599648              5,488      LLC-load-misses           #    4.81% of all LL-cache accesses  (31.80%)
    22.125034505        127,270,145      mem_inst_retired.any                                          (33.92%)
    22.125034505            262,947      branch-misses                                                 (31.73%)
    22.125034505        243,691,582      instructions              #    1.87  insn per cycle           (39.65%)
    22.125034505        130,448,606      cycles                                                        (39.65%)
    22.125034505          2,101,224      L1-icache-load-misses                                         (39.65%)
    22.125034505         74,301,121      L1-dcache-loads                                               (39.65%)
    22.125034505          1,326,837      L1-dcache-load-misses     #    1.79% of all L1-dcache accesses  (42.27%)
    22.125034505            165,909      L2-loads                                                      (42.27%)
    22.125034505              6,245      L2-load-misses            #    3.92% of all LL-cache accesses  (44.48%)
    22.125034505            152,821      LLC-loads                                                     (44.48%)
    22.125034505              6,803      LLC-load-misses           #    4.27% of all LL-cache accesses  (41.88%)
    22.175331059         98,345,082      mem_inst_retired.any                                          (44.33%)
    22.175331059            264,301      branch-misses                                                 (38.58%)
    22.175331059        211,050,737      instructions              #    1.62  insn per cycle           (46.54%)
    22.175331059        130,081,253      cycles                                                        (39.76%)
    22.175331059          2,260,898      L1-icache-load-misses                                         (39.76%)
    22.175331059         82,241,779      L1-dcache-loads                                               (39.76%)
    22.175331059          1,142,171      L1-dcache-load-misses     #    1.39% of all L1-dcache accesses  (39.76%)
    22.175331059            126,541      L2-loads                                                      (31.81%)
    22.175331059              5,222      L2-load-misses            #    3.97% of all LL-cache accesses  (37.55%)
    22.175331059            136,855      LLC-loads                                                     (44.34%)
    22.175331059              4,991      LLC-load-misses           #    3.79% of all LL-cache accesses  (44.34%)
    22.225757985        114,302,166      mem_inst_retired.any                                          (44.47%)
    22.225757985            283,429      branch-misses                                                 (44.47%)
    22.225757985        253,935,246      instructions              #    1.95  insn per cycle           (52.40%)
    22.225757985        130,376,939      cycles                                                        (51.23%)
    22.225757985          2,390,499      L1-icache-load-misses                                         (43.31%)
    22.225757985         79,510,915      L1-dcache-loads                                               (39.66%)
    22.225757985          1,190,085      L1-dcache-load-misses     #    1.50% of all L1-dcache accesses  (39.66%)
    22.225757985            114,310      L2-loads                                                      (31.73%)
    22.225757985              5,899      L2-load-misses            #    4.74% of all LL-cache accesses  (31.73%)
    22.225757985            134,500      LLC-loads                                                     (32.89%)
    22.225757985              5,307      LLC-load-misses           #    4.27% of all LL-cache accesses  (40.81%)
    22.276192979        110,054,355      mem_inst_retired.any                                          (36.03%)
    22.276192979            259,663      branch-misses                                                 (43.95%)
    22.276192979        230,840,716      instructions              #    1.77  insn per cycle           (52.41%)
    22.276192979        130,426,134      cycles                                                        (52.41%)
    22.276192979          2,371,625      L1-icache-load-misses                                         (52.41%)
    22.276192979         72,462,853      L1-dcache-loads                                               (48.13%)
    22.276192979          1,246,404      L1-dcache-load-misses     #    1.72% of all L1-dcache accesses  (40.21%)
    22.276192979            141,014      L2-loads                                                      (31.72%)
    22.276192979              5,755      L2-load-misses            #    4.26% of all LL-cache accesses  (31.73%)
    22.276192979            129,106      LLC-loads                                                     (31.73%)
    22.276192979              5,080      LLC-load-misses           #    3.76% of all LL-cache accesses  (31.73%)
    22.326619713         99,613,461      mem_inst_retired.any                                          (31.73%)
    22.326619713            270,569      branch-misses                                                 (31.72%)
    22.326619713        197,790,795      instructions              #    1.52  insn per cycle           (47.06%)
    22.326619713        130,442,115      cycles                                                        (52.40%)
    22.326619713          2,799,092      L1-icache-load-misses                                         (52.40%)
    22.326619713         62,131,207      L1-dcache-loads                                               (52.40%)
    22.326619713          1,260,753      L1-dcache-load-misses     #    2.03% of all L1-dcache accesses  (52.41%)
    22.326619713            135,316      L2-loads                                                      (31.74%)
    22.326619713              5,265      L2-load-misses            #    3.79% of all LL-cache accesses  (31.74%)
    22.326619713            142,767      LLC-loads                                                     (31.73%)
    22.326619713              4,008      LLC-load-misses           #    2.88% of all LL-cache accesses  (31.73%)
    22.377007856        110,179,672      mem_inst_retired.any                                          (31.75%)
    22.377007856            282,034      branch-misses                                                 (31.75%)
    22.377007856        230,804,188      instructions              #    1.77  insn per cycle           (39.69%)
    22.377007856        130,300,024      cycles                                                        (42.28%)
    22.377007856          2,436,739      L1-icache-load-misses                                         (50.22%)
    22.377007856         76,201,862      L1-dcache-loads                                               (52.37%)
    22.377007856          1,186,552      L1-dcache-load-misses     #    1.56% of all L1-dcache accesses  (52.37%)
    22.377007856            135,183      L2-loads                                                      (41.86%)
    22.377007856              7,054      L2-load-misses            #    4.80% of all LL-cache accesses  (33.92%)
    22.377007856            158,691      LLC-loads                                                     (31.76%)
    22.377007856              6,231      LLC-load-misses           #    4.24% of all LL-cache accesses  (31.76%)
    22.427393694        102,613,254      mem_inst_retired.any                                          (31.75%)
    22.427393694            288,108      branch-misses                                                 (31.76%)
    22.427393694        195,056,753      instructions              #    1.50  insn per cycle           (39.70%)
    22.427393694        130,179,830      cycles                                                        (39.69%)
    22.427393694          2,392,987      L1-icache-load-misses                                         (39.69%)
    22.427393694         59,970,066      L1-dcache-loads                                               (45.48%)
    22.427393694          1,395,029      L1-dcache-load-misses     #    2.33% of all L1-dcache accesses  (52.38%)
    22.427393694            155,162      L2-loads                                                      (44.44%)
    22.427393694              8,603      L2-load-misses            #    5.49% of all LL-cache accesses  (44.43%)
    22.427393694            158,069      LLC-loads                                                     (38.66%)
    22.427393694              6,921      LLC-load-misses           #    4.42% of all LL-cache accesses  (31.74%)
    22.477840672         80,936,814      mem_inst_retired.any                                          (35.51%)
    22.477840672            253,951      branch-misses                                                 (31.71%)
    22.477840672        170,933,702      instructions              #    1.31  insn per cycle           (39.64%)
    22.477840672        130,430,759      cycles                                                        (39.64%)
    22.477840672          2,642,838      L1-icache-load-misses                                         (39.64%)
    22.477840672         75,124,193      L1-dcache-loads                                               (39.65%)
    22.477840672          1,172,823      L1-dcache-load-misses     #    1.56% of all L1-dcache accesses  (40.69%)
    22.477840672            132,519      L2-loads                                                      (40.68%)
    22.477840672              8,068      L2-load-misses            #    5.34% of all LL-cache accesses  (44.50%)
    22.477840672            169,547      LLC-loads                                                     (44.49%)
    22.477840672              5,524      LLC-load-misses           #    3.66% of all LL-cache accesses  (43.48%)
    22.528271614         84,914,263      mem_inst_retired.any                                          (44.47%)
    22.528271614            234,022      branch-misses                                                 (40.34%)
    22.528271614        184,254,212      instructions              #    1.41  insn per cycle           (48.28%)
    22.528271614        130,357,254      cycles                                                        (40.35%)
    22.528271614          2,541,493      L1-icache-load-misses                                         (39.66%)
    22.528271614         69,228,085      L1-dcache-loads                                               (39.66%)
    22.528271614          1,289,692      L1-dcache-load-misses     #    1.86% of all L1-dcache accesses  (39.66%)
    22.528271614            183,470      L2-loads                                                      (31.73%)
    22.528271614              7,098      L2-load-misses            #    3.71% of all LL-cache accesses  (35.84%)
    22.528271614            199,144      LLC-loads                                                     (43.76%)
    22.528271614              6,172      LLC-load-misses           #    3.23% of all LL-cache accesses  (44.47%)
    22.578714231         93,942,309      mem_inst_retired.any                                          (44.50%)
    22.578714231            260,964      branch-misses                                                 (44.49%)
    22.578714231        184,527,254      instructions              #    1.41  insn per cycle           (52.42%)
    22.578714231        130,462,981      cycles                                                        (52.42%)
    22.578714231          3,056,626      L1-icache-load-misses                                         (45.19%)
    22.578714231         59,725,891      L1-dcache-loads                                               (39.64%)
    22.578714231          1,448,778      L1-dcache-load-misses     #    2.43% of all L1-dcache accesses  (39.64%)
    22.578714231            182,477      L2-loads                                                      (31.72%)
    22.578714231              3,877      L2-load-misses            #    2.35% of all LL-cache accesses  (31.72%)
    22.578714231            147,214      LLC-loads                                                     (31.72%)
    22.578714231              6,925      LLC-load-misses           #    4.20% of all LL-cache accesses  (38.94%)
    22.629016526        106,477,804      mem_inst_retired.any                                          (34.22%)
    22.629016526            268,262      branch-misses                                                 (42.17%)
    22.629016526        214,903,878      instructions              #    1.65  insn per cycle           (52.28%)
    22.629016526        130,048,660      cycles                                                        (52.28%)
    22.629016526          2,601,636      L1-icache-load-misses                                         (52.28%)
    22.629016526         64,828,817      L1-dcache-loads                                               (49.89%)
    22.629016526          1,260,816      L1-dcache-load-misses     #    1.94% of all L1-dcache accesses  (41.95%)
    22.629016526            145,236      L2-loads                                                      (31.81%)
    22.629016526              4,498      L2-load-misses            #    3.35% of all LL-cache accesses  (31.81%)
    22.629016526            123,557      LLC-loads                                                     (31.81%)
    22.629016526              4,605      LLC-load-misses           #    3.43% of all LL-cache accesses  (31.81%)
    22.679404572        105,325,939      mem_inst_retired.any                                          (31.75%)
    22.679404572            260,711      branch-misses                                                 (31.75%)
    22.679404572        221,710,117      instructions              #    1.70  insn per cycle           (45.46%)
    22.679404572        130,357,286      cycles                                                        (52.37%)
    22.679404572          2,634,180      L1-icache-load-misses                                         (52.37%)
    22.679404572         68,592,077      L1-dcache-loads                                               (52.37%)
    22.679404572          1,176,132      L1-dcache-load-misses     #    1.71% of all L1-dcache accesses  (52.37%)
    22.679404572            109,889      L2-loads                                                      (31.76%)
    22.679404572              5,816      L2-load-misses            #    5.04% of all LL-cache accesses  (31.75%)
    22.679404572            120,689      LLC-loads                                                     (31.75%)
    22.679404572              5,357      LLC-load-misses           #    4.65% of all LL-cache accesses  (31.75%)
#           time             counts unit events
    22.729869051         99,495,122      mem_inst_retired.any                                          (31.70%)
    22.729869051            270,118      branch-misses                                                 (31.71%)
    22.729869051        221,909,356      instructions              #    1.70  insn per cycle           (39.63%)
    22.729869051        130,473,565      cycles                                                        (40.66%)
    22.729869051          2,602,287      L1-icache-load-misses                                         (48.59%)
    22.729869051         74,905,282      L1-dcache-loads                                               (52.44%)
    22.729869051          1,208,138      L1-dcache-load-misses     #    1.61% of all L1-dcache accesses  (52.44%)
    22.729869051            127,542      L2-loads                                                      (43.50%)
    22.729869051              6,212      L2-load-misses            #    4.45% of all LL-cache accesses  (35.57%)
    22.729869051            151,489      LLC-loads                                                     (31.71%)
    22.729869051              6,620      LLC-load-misses           #    4.74% of all LL-cache accesses  (31.71%)
    22.780178183        101,965,895      mem_inst_retired.any                                          (31.80%)
    22.780178183            251,205      branch-misses                                                 (31.80%)
    22.780178183        187,776,710      instructions              #    1.44  insn per cycle           (39.75%)
    22.780178183        130,095,988      cycles                                                        (39.75%)
    22.780178183          2,753,508      L1-icache-load-misses                                         (39.75%)
    22.780178183         73,098,402      L1-dcache-loads                                               (43.84%)
    22.780178183          1,243,436      L1-dcache-load-misses     #    1.70% of all L1-dcache accesses  (51.79%)
    22.780178183            126,379      L2-loads                                                      (44.35%)
    22.780178183              6,113      L2-load-misses            #    4.69% of all LL-cache accesses  (44.35%)
    22.780178183            134,402      LLC-loads                                                     (40.27%)
    22.780178183              8,206      LLC-load-misses           #    6.29% of all LL-cache accesses  (32.33%)
    22.830597337        109,599,253      mem_inst_retired.any                                          (37.02%)
    22.830597337            249,802      branch-misses                                                 (31.73%)
    22.830597337        228,914,049      instructions              #    1.76  insn per cycle           (39.67%)
    22.830597337        130,409,601      cycles                                                        (39.66%)
    22.830597337          2,531,802      L1-icache-load-misses                                         (39.66%)
    22.830597337         75,885,309      L1-dcache-loads                                               (39.67%)
    22.830597337          1,311,300      L1-dcache-load-misses     #    1.73% of all L1-dcache accesses  (39.66%)
    22.830597337            134,582      L2-loads                                                      (39.16%)
    22.830597337              6,107      L2-load-misses            #    4.71% of all LL-cache accesses  (44.47%)
    22.830597337            124,914      LLC-loads                                                     (44.47%)
    22.830597337              6,129      LLC-load-misses           #    4.72% of all LL-cache accesses  (44.47%)
    22.881035215        109,438,823      mem_inst_retired.any                                          (44.49%)
    22.881035215            266,818      branch-misses                                                 (41.85%)
    22.881035215        209,940,497      instructions              #    1.61  insn per cycle           (49.79%)
    22.881035215        130,425,493      cycles                                                        (41.86%)
    22.881035215          2,392,686      L1-icache-load-misses                                         (39.65%)
    22.881035215         69,555,807      L1-dcache-loads                                               (39.65%)
    22.881035215          1,298,426      L1-dcache-load-misses     #    1.87% of all L1-dcache accesses  (39.65%)
    22.881035215            154,346      L2-loads                                                      (31.72%)
    22.881035215              6,888      L2-load-misses            #    4.47% of all LL-cache accesses  (34.33%)
    22.881035215            154,101      LLC-loads                                                     (42.26%)
    22.881035215              5,304      LLC-load-misses           #    3.44% of all LL-cache accesses  (44.49%)
    22.931502251        113,861,920      mem_inst_retired.any                                          (44.51%)
    22.931502251            284,743      branch-misses                                                 (44.52%)
    22.931502251        234,931,966      instructions              #    1.80  insn per cycle           (52.45%)
    22.931502251        130,560,890      cycles                                                        (52.45%)
    22.931502251          2,401,933      L1-icache-load-misses                                         (46.74%)
    22.931502251         75,645,111      L1-dcache-loads                                               (39.63%)
    22.931502251          1,360,337      L1-dcache-load-misses     #    1.80% of all L1-dcache accesses  (39.63%)
    22.931502251            152,663      L2-loads                                                      (31.71%)
    22.931502251              8,451      L2-load-misses            #    5.64% of all LL-cache accesses  (31.70%)
    22.931502251            146,897      LLC-loads                                                     (31.70%)
    22.931502251              7,001      LLC-load-misses           #    4.67% of all LL-cache accesses  (37.39%)
    22.981935878        110,693,007      mem_inst_retired.any                                          (32.57%)
    22.981935878            275,837      branch-misses                                                 (40.49%)
    22.981935878        233,596,797      instructions              #    1.79  insn per cycle           (52.40%)
    22.981935878        130,378,925      cycles                                                        (52.40%)
    22.981935878          2,377,996      L1-icache-load-misses                                         (52.41%)
    22.981935878         70,573,130      L1-dcache-loads                                               (51.59%)
    22.981935878          1,491,560      L1-dcache-load-misses     #    2.11% of all L1-dcache accesses  (43.67%)
    22.981935878            182,540      L2-loads                                                      (31.73%)
    22.981935878              5,376      L2-load-misses            #    3.17% of all LL-cache accesses  (31.73%)
    22.981935878            156,784      LLC-loads                                                     (31.73%)
    22.981935878              6,635      LLC-load-misses           #    3.91% of all LL-cache accesses  (31.72%)
    23.032347677        111,645,236      mem_inst_retired.any                                          (31.74%)
    23.032347677            264,923      branch-misses                                                 (31.73%)
    23.032347677        224,057,991      instructions              #    1.72  insn per cycle           (43.62%)
    23.032347677        130,400,824      cycles                                                        (51.55%)
    23.032347677          2,195,750      L1-icache-load-misses                                         (52.39%)
    23.032347677         75,273,432      L1-dcache-loads                                               (52.39%)
    23.032347677          1,254,178      L1-dcache-load-misses     #    1.67% of all L1-dcache accesses  (52.39%)
    23.032347677            120,972      L2-loads                                                      (32.59%)
    23.032347677              5,938      L2-load-misses            #    5.11% of all LL-cache accesses  (31.74%)
    23.032347677            111,543      LLC-loads                                                     (31.74%)
    23.032347677              6,502      LLC-load-misses           #    5.59% of all LL-cache accesses  (31.74%)
    23.082788106        115,451,503      mem_inst_retired.any                                          (31.72%)
    23.082788106            262,849      branch-misses                                                 (31.72%)
    23.082788106        238,666,610      instructions              #    1.83  insn per cycle           (39.65%)
    23.082788106        130,441,762      cycles                                                        (39.65%)
    23.082788106          2,484,264      L1-icache-load-misses                                         (46.74%)
    23.082788106         76,719,298      L1-dcache-loads                                               (52.42%)
    23.082788106          1,178,802      L1-dcache-load-misses     #    1.54% of all L1-dcache accesses  (52.42%)
    23.082788106            130,962      L2-loads                                                      (44.49%)
    23.082788106              7,202      L2-load-misses            #    5.83% of all LL-cache accesses  (37.42%)
    23.082788106            116,245      LLC-loads                                                     (31.72%)
    23.082788106              7,717      LLC-load-misses           #    6.24% of all LL-cache accesses  (31.72%)
    23.133151057        112,116,753      mem_inst_retired.any                                          (31.77%)
    23.133151057            274,681      branch-misses                                                 (31.77%)
    23.133151057        220,592,922      instructions              #    1.69  insn per cycle           (39.71%)
    23.133151057        130,245,281      cycles                                                        (39.71%)
    23.133151057          2,327,285      L1-icache-load-misses                                         (39.71%)
    23.133151057         71,517,288      L1-dcache-loads                                               (41.96%)
    23.133151057          1,290,569      L1-dcache-load-misses     #    1.80% of all L1-dcache accesses  (49.91%)
    23.133151057            137,343      L2-loads                                                      (44.40%)
    23.133151057              5,876      L2-load-misses            #    4.20% of all LL-cache accesses  (44.40%)
    23.133151057            142,512      LLC-loads                                                     (42.16%)
    23.133151057              6,559      LLC-load-misses           #    4.69% of all LL-cache accesses  (34.22%)
    23.183630011        109,043,985      mem_inst_retired.any                                          (39.03%)
    23.183630011            268,321      branch-misses                                                 (31.69%)
    23.183630011        231,683,897      instructions              #    1.77  insn per cycle           (39.62%)
    23.183630011        130,550,020      cycles                                                        (39.61%)
    23.183630011          2,378,298      L1-icache-load-misses                                         (39.62%)
    23.183630011         74,273,541      L1-dcache-loads                                               (39.61%)
    23.183630011          1,477,447      L1-dcache-load-misses     #    1.99% of all L1-dcache accesses  (39.61%)
    23.183630011            180,490      L2-loads                                                      (37.18%)
    23.183630011              5,308      L2-load-misses            #    3.17% of all LL-cache accesses  (44.53%)
    23.183630011            154,036      LLC-loads                                                     (44.54%)
    23.183630011              5,080      LLC-load-misses           #    3.04% of all LL-cache accesses  (44.54%)
    23.234092836        104,800,964      mem_inst_retired.any                                          (44.51%)
    23.234092836            264,781      branch-misses                                                 (43.93%)
    23.234092836        213,993,608      instructions              #    1.64  insn per cycle           (51.86%)
    23.234092836        130,487,498      cycles                                                        (43.94%)
    23.234092836          2,412,956      L1-icache-load-misses                                         (39.64%)
    23.234092836         72,342,580      L1-dcache-loads                                               (39.64%)
    23.234092836          1,365,779      L1-dcache-load-misses     #    1.89% of all L1-dcache accesses  (39.64%)
    23.234092836            158,300      L2-loads                                                      (31.71%)
    23.234092836              4,802      L2-load-misses            #    2.94% of all LL-cache accesses  (32.27%)
    23.234092836            168,273      LLC-loads                                                     (40.19%)
    23.234092836              4,635      LLC-load-misses           #    2.84% of all LL-cache accesses  (44.50%)
    23.284527025        110,969,683      mem_inst_retired.any                                          (43.30%)
    23.284527025            274,515      branch-misses                                                 (44.48%)
    23.284527025        241,540,412      instructions              #    1.85  insn per cycle           (52.41%)
    23.284527025        130,454,724      cycles                                                        (52.42%)
    23.284527025          2,073,656      L1-icache-load-misses                                         (48.79%)
    23.284527025         73,413,307      L1-dcache-loads                                               (40.87%)
    23.284527025          1,206,801      L1-dcache-load-misses     #    1.64% of all L1-dcache accesses  (39.65%)
    23.284527025            130,103      L2-loads                                                      (31.72%)
    23.284527025              5,277      L2-load-misses            #    3.82% of all LL-cache accesses  (31.72%)
    23.284527025            146,305      LLC-loads                                                     (31.72%)
    23.284527025              4,806      LLC-load-misses           #    3.48% of all LL-cache accesses  (35.33%)
    23.334962009        107,068,740      mem_inst_retired.any                                          (31.72%)
    23.334962009            259,269      branch-misses                                                 (38.46%)
    23.334962009        216,205,456      instructions              #    1.66  insn per cycle           (52.41%)
    23.334962009        130,478,582      cycles                                                        (52.41%)
    23.334962009          2,388,390      L1-icache-load-misses                                         (52.41%)
    23.334962009         78,275,065      L1-dcache-loads                                               (52.41%)
    23.334962009          1,186,424      L1-dcache-load-misses     #    1.52% of all L1-dcache accesses  (45.71%)
    23.334962009            129,974      L2-loads                                                      (31.73%)
    23.334962009              4,109      L2-load-misses            #    2.92% of all LL-cache accesses  (31.73%)
    23.334962009            151,017      LLC-loads                                                     (31.73%)
    23.334962009              4,709      LLC-load-misses           #    3.35% of all LL-cache accesses  (31.73%)
    23.385380029         94,667,291      mem_inst_retired.any                                          (31.74%)
    23.385380029            228,384      branch-misses                                                 (31.74%)
    23.385380029        184,808,535      instructions              #    1.42  insn per cycle           (41.59%)
    23.385380029        130,296,040      cycles                                                        (49.50%)
    23.385380029          2,708,153      L1-icache-load-misses                                         (52.38%)
    23.385380029         64,743,694      L1-dcache-loads                                               (52.38%)
    23.385380029          1,370,695      L1-dcache-load-misses     #    2.12% of all L1-dcache accesses  (52.38%)
    23.385380029            132,990      L2-loads                                                      (34.64%)
    23.385380029              4,741      L2-load-misses            #    3.45% of all LL-cache accesses  (31.74%)
    23.385380029            141,634      LLC-loads                                                     (31.75%)
    23.385380029              5,628      LLC-load-misses           #    4.10% of all LL-cache accesses  (31.75%)
    23.435801684         82,707,962      mem_inst_retired.any                                          (31.73%)
    23.435801684            261,693      branch-misses                                                 (31.73%)
    23.435801684        170,474,812      instructions              #    1.31  insn per cycle           (39.66%)
    23.435801684        130,311,598      cycles                                                        (39.66%)
    23.435801684          2,157,000      L1-icache-load-misses                                         (44.71%)
    23.435801684         58,149,289      L1-dcache-loads                                               (52.40%)
    23.435801684          1,414,572      L1-dcache-load-misses     #    2.43% of all L1-dcache accesses  (52.41%)
    23.435801684            153,238      L2-loads                                                      (44.48%)
    23.435801684              5,283      L2-load-misses            #    3.62% of all LL-cache accesses  (39.45%)
    23.435801684            138,670      LLC-loads                                                     (31.73%)
    23.435801684              5,784      LLC-load-misses           #    3.96% of all LL-cache accesses  (31.72%)
    23.486569909        113,526,641      mem_inst_retired.any                                          (31.51%)
    23.486569909            256,627      branch-misses                                                 (31.51%)
    23.486569909        200,448,313      instructions              #    1.53  insn per cycle           (39.39%)
    23.486569909        131,293,019      cycles                                                        (39.39%)
    23.486569909          3,031,440      L1-icache-load-misses                                         (39.39%)
    23.486569909         68,637,519      L1-dcache-loads                                               (39.63%)
    23.486569909          1,260,585      L1-dcache-load-misses     #    1.84% of all L1-dcache accesses  (47.50%)
    23.486569909            134,056      L2-loads                                                      (44.85%)
    23.486569909              3,547      L2-load-misses            #    2.53% of all LL-cache accesses  (44.85%)
    23.486569909            146,432      LLC-loads                                                     (44.63%)
    23.486569909              4,850      LLC-load-misses           #    3.46% of all LL-cache accesses  (36.76%)
    23.536991161        105,761,518      mem_inst_retired.any                                          (41.77%)
    23.536991161            267,709      branch-misses                                                 (33.84%)
    23.536991161        204,998,757      instructions              #    1.57  insn per cycle           (41.78%)
    23.536991161        130,401,432      cycles                                                        (39.66%)
    23.536991161          2,616,573      L1-icache-load-misses                                         (39.66%)
    23.536991161         68,255,497      L1-dcache-loads                                               (39.66%)
    23.536991161          1,297,037      L1-dcache-load-misses     #    1.90% of all L1-dcache accesses  (39.67%)
    23.536991161            172,426      L2-loads                                                      (34.41%)
    23.536991161              5,378      L2-load-misses            #    3.00% of all LL-cache accesses  (42.34%)
    23.536991161            186,184      LLC-loads                                                     (44.47%)
    23.536991161              4,005      LLC-load-misses           #    2.23% of all LL-cache accesses  (44.47%)
    23.587461213        102,036,014      mem_inst_retired.any                                          (44.52%)
    23.587461213            262,967      branch-misses                                                 (44.52%)
    23.587461213        211,594,007      instructions              #    1.62  insn per cycle           (52.45%)
    23.587461213        130,537,669      cycles                                                        (46.64%)
    23.587461213          2,623,457      L1-icache-load-misses                                         (39.63%)
    23.587461213         72,728,205      L1-dcache-loads                                               (39.63%)
    23.587461213          1,152,873      L1-dcache-load-misses     #    1.59% of all L1-dcache accesses  (39.63%)
    23.587461213            117,946      L2-loads                                                      (31.70%)
    23.587461213              6,612      L2-load-misses            #    5.06% of all LL-cache accesses  (31.70%)
    23.587461213            143,344      LLC-loads                                                     (37.49%)
    23.587461213              5,267      LLC-load-misses           #    4.03% of all LL-cache accesses  (44.52%)
    23.637901486         98,132,235      mem_inst_retired.any                                          (40.58%)
    23.637901486            255,274      branch-misses                                                 (44.49%)
    23.637901486        241,136,832      instructions              #    1.85  insn per cycle           (52.42%)
    23.637901486        130,452,726      cycles                                                        (52.42%)
    23.637901486          2,255,611      L1-icache-load-misses                                         (51.51%)
    23.637901486         78,376,130      L1-dcache-loads                                               (43.59%)
    23.637901486          1,222,019      L1-dcache-load-misses     #    1.56% of all L1-dcache accesses  (39.65%)
    23.637901486            154,842      L2-loads                                                      (31.72%)
    23.637901486              4,350      L2-load-misses            #    2.76% of all LL-cache accesses  (31.72%)
    23.637901486            159,905      LLC-loads                                                     (31.72%)
    23.637901486              2,894      LLC-load-misses           #    1.84% of all LL-cache accesses  (32.61%)
    23.688305027        103,717,227      mem_inst_retired.any                                          (31.75%)
    23.688305027            249,901      branch-misses                                                 (35.76%)
    23.688305027        228,142,742      instructions              #    1.75  insn per cycle           (51.63%)
    23.688305027        130,341,124      cycles                                                        (52.38%)
    23.688305027          2,312,415      L1-icache-load-misses                                         (52.38%)
    23.688305027         76,067,781      L1-dcache-loads                                               (52.38%)
    23.688305027          1,175,538      L1-dcache-load-misses     #    1.55% of all L1-dcache accesses  (48.38%)
    23.688305027            120,847      L2-loads                                                      (31.75%)
    23.688305027              5,102      L2-load-misses            #    4.09% of all LL-cache accesses  (31.75%)
    23.688305027            128,436      LLC-loads                                                     (31.75%)
    23.688305027              3,678      LLC-load-misses           #    2.95% of all LL-cache accesses  (31.75%)
    23.738721929         94,000,263      mem_inst_retired.any                                          (31.73%)
    23.738721929            261,647      branch-misses                                                 (31.73%)
    23.738721929        179,991,363      instructions              #    1.38  insn per cycle           (39.66%)
    23.738721929        130,396,851      cycles                                                        (46.85%)
    23.738721929          2,601,056      L1-icache-load-misses                                         (52.39%)
    23.738721929         65,309,687      L1-dcache-loads                                               (52.40%)
    23.738721929          1,222,391      L1-dcache-load-misses     #    1.87% of all L1-dcache accesses  (52.40%)
    23.738721929            118,975      L2-loads                                                      (37.30%)
    23.738721929              5,492      L2-load-misses            #    4.30% of all LL-cache accesses  (31.74%)
    23.738721929            136,328      LLC-loads                                                     (31.74%)
    23.738721929              5,116      LLC-load-misses           #    4.01% of all LL-cache accesses  (31.74%)
    23.789128373        103,623,585      mem_inst_retired.any                                          (31.74%)
    23.789128373            266,506      branch-misses                                                 (31.74%)
    23.789128373        230,005,086      instructions              #    1.76  insn per cycle           (39.67%)
    23.789128373        130,382,183      cycles                                                        (39.68%)
    23.789128373          2,533,108      L1-icache-load-misses                                         (42.06%)
    23.789128373         76,940,372      L1-dcache-loads                                               (50.00%)
    23.789128373          1,166,168      L1-dcache-load-misses     #    1.52% of all L1-dcache accesses  (52.38%)
    23.789128373            123,375      L2-loads                                                      (44.45%)
    23.789128373              6,232      L2-load-misses            #    4.90% of all LL-cache accesses  (42.08%)
    23.789128373            130,763      LLC-loads                                                     (34.15%)
    23.789128373              4,079      LLC-load-misses           #    3.21% of all LL-cache accesses  (31.74%)
    23.839538165         99,230,676      mem_inst_retired.any                                          (31.74%)
    23.839538165            260,869      branch-misses                                                 (31.74%)
    23.839538165        233,729,624      instructions              #    1.79  insn per cycle           (39.68%)
    23.839538165        130,409,578      cycles                                                        (39.67%)
    23.839538165          2,243,765      L1-icache-load-misses                                         (39.68%)
    23.839538165         77,516,437      L1-dcache-loads                                               (39.67%)
    23.839538165          1,182,997      L1-dcache-load-misses     #    1.53% of all L1-dcache accesses  (45.22%)
    23.839538165            136,560      L2-loads                                                      (44.46%)
    23.839538165              4,478      L2-load-misses            #    3.27% of all LL-cache accesses  (44.45%)
    23.839538165            137,380      LLC-loads                                                     (44.46%)
    23.839538165              2,853      LLC-load-misses           #    2.08% of all LL-cache accesses  (38.93%)
    23.889970033        108,297,729      mem_inst_retired.any                                          (43.71%)
    23.889970033            269,407      branch-misses                                                 (35.78%)
    23.889970033        235,361,647      instructions              #    1.80  insn per cycle           (43.71%)
    23.889970033        130,425,269      cycles                                                        (39.65%)
    23.889970033          2,731,325      L1-icache-load-misses                                         (39.65%)
    23.889970033         68,600,136      L1-dcache-loads                                               (39.65%)
    23.889970033          1,206,480      L1-dcache-load-misses     #    1.76% of all L1-dcache accesses  (39.65%)
    23.889970033            137,398      L2-loads                                                      (32.48%)
    23.889970033              4,830      L2-load-misses            #    3.51% of all LL-cache accesses  (40.41%)
    23.889970033            138,032      LLC-loads                                                     (44.48%)
    23.889970033              4,696      LLC-load-misses           #    3.41% of all LL-cache accesses  (44.48%)
    23.940392290         98,806,133      mem_inst_retired.any                                          (44.46%)
    23.940392290            256,404      branch-misses                                                 (44.46%)
    23.940392290        219,800,032      instructions              #    1.69  insn per cycle           (52.40%)
    23.940392290        130,337,033      cycles                                                        (48.53%)
    23.940392290          2,708,208      L1-icache-load-misses                                         (40.60%)
    23.940392290         71,108,692      L1-dcache-loads                                               (39.67%)
    23.940392290          1,365,062      L1-dcache-load-misses     #    1.92% of all L1-dcache accesses  (39.67%)
    23.940392290            168,181      L2-loads                                                      (31.74%)
    23.940392290              4,941      L2-load-misses            #    3.22% of all LL-cache accesses  (31.73%)
    23.940392290            138,422      LLC-loads                                                     (35.60%)
    23.940392290              4,643      LLC-load-misses           #    3.03% of all LL-cache accesses  (43.52%)
#           time             counts unit events
    23.990796213        103,935,471      mem_inst_retired.any                                          (38.76%)
    23.990796213            237,015      branch-misses                                                 (44.45%)
    23.990796213        203,203,520      instructions              #    1.56  insn per cycle           (52.39%)
    23.990796213        130,398,413      cycles                                                        (52.39%)
    23.990796213          2,524,170      L1-icache-load-misses                                         (52.39%)
    23.990796213         68,390,510      L1-dcache-loads                                               (45.39%)
    23.990796213          1,232,773      L1-dcache-load-misses     #    1.80% of all L1-dcache accesses  (39.67%)
    23.990796213            147,265      L2-loads                                                      (31.74%)
    23.990796213              5,516      L2-load-misses            #    3.53% of all LL-cache accesses  (31.74%)
    23.990796213            165,142      LLC-loads                                                     (31.74%)
    23.990796213              4,788      LLC-load-misses           #    3.07% of all LL-cache accesses  (31.74%)
    24.041131989         91,267,116      mem_inst_retired.any                                          (31.78%)
    24.041131989            265,448      branch-misses                                                 (34.03%)
    24.041131989        211,906,615      instructions              #    1.63  insn per cycle           (49.91%)
    24.041131989        130,140,880      cycles                                                        (52.32%)
    24.041131989          2,239,452      L1-icache-load-misses                                         (52.32%)
    24.041131989         74,670,127      L1-dcache-loads                                               (52.32%)
    24.041131989          1,299,186      L1-dcache-load-misses     #    1.74% of all L1-dcache accesses  (50.10%)
    24.041131989            172,540      L2-loads                                                      (31.79%)
    24.041131989              4,803      L2-load-misses            #    2.78% of all LL-cache accesses  (31.79%)
    24.041131989            173,548      LLC-loads                                                     (31.79%)
    24.041131989              4,461      LLC-load-misses           #    2.58% of all LL-cache accesses  (31.79%)
    24.091555866        112,528,251      mem_inst_retired.any                                          (31.73%)
    24.091555866            263,342      branch-misses                                                 (31.73%)
    24.091555866        239,044,228      instructions              #    1.83  insn per cycle           (39.66%)
    24.091555866        130,430,160      cycles                                                        (45.20%)
    24.091555866          2,381,380      L1-icache-load-misses                                         (52.40%)
    24.091555866         80,960,231      L1-dcache-loads                                               (52.40%)
    24.091555866          1,201,525      L1-dcache-load-misses     #    1.48% of all L1-dcache accesses  (52.40%)
    24.091555866            135,263      L2-loads                                                      (38.95%)
    24.091555866              6,141      L2-load-misses            #    4.56% of all LL-cache accesses  (31.74%)
    24.091555866            133,967      LLC-loads                                                     (31.73%)
    24.091555866              4,808      LLC-load-misses           #    3.57% of all LL-cache accesses  (31.73%)
    24.141970138        109,745,525      mem_inst_retired.any                                          (31.74%)
    24.141970138            275,733      branch-misses                                                 (31.73%)
    24.141970138        242,475,824      instructions              #    1.86  insn per cycle           (39.67%)
    24.141970138        130,347,875      cycles                                                        (39.66%)
    24.141970138          2,152,788      L1-icache-load-misses                                         (40.39%)
    24.141970138         74,932,771      L1-dcache-loads                                               (48.33%)
    24.141970138          1,243,980      L1-dcache-load-misses     #    1.66% of all L1-dcache accesses  (52.40%)
    24.141970138            150,822      L2-loads                                                      (44.47%)
    24.141970138              4,367      L2-load-misses            #    2.78% of all LL-cache accesses  (43.76%)
    24.141970138            162,928      LLC-loads                                                     (35.83%)
    24.141970138              4,200      LLC-load-misses           #    2.68% of all LL-cache accesses  (31.73%)
    24.192359437        111,980,892      mem_inst_retired.any                                          (32.61%)
    24.192359437            270,411      branch-misses                                                 (31.75%)
    24.192359437        221,865,816      instructions              #    1.70  insn per cycle           (39.69%)
    24.192359437        130,326,710      cycles                                                        (39.69%)
    24.192359437          2,653,521      L1-icache-load-misses                                         (39.69%)
    24.192359437         68,216,967      L1-dcache-loads                                               (39.69%)
    24.192359437          1,208,967      L1-dcache-load-misses     #    1.77% of all L1-dcache accesses  (43.56%)
    24.192359437            135,200      L2-loads                                                      (43.56%)
    24.192359437              5,478      L2-load-misses            #    3.92% of all LL-cache accesses  (44.43%)
    24.192359437            144,086      LLC-loads                                                     (44.42%)
    24.192359437              4,058      LLC-load-misses           #    2.91% of all LL-cache accesses  (40.58%)
    24.242812923         96,878,062      mem_inst_retired.any                                          (44.51%)
    24.242812923            230,780      branch-misses                                                 (37.44%)
    24.242812923        204,392,679      instructions              #    1.57  insn per cycle           (45.37%)
    24.242812923        130,487,443      cycles                                                        (39.64%)
    24.242812923          2,625,684      L1-icache-load-misses                                         (39.63%)
    24.242812923         71,350,338      L1-dcache-loads                                               (39.63%)
    24.242812923          1,221,803      L1-dcache-load-misses     #    1.71% of all L1-dcache accesses  (39.63%)
    24.242812923            124,735      L2-loads                                                      (31.71%)
    24.242812923              4,671      L2-load-misses            #    3.58% of all LL-cache accesses  (38.77%)
    24.242812923            136,169      LLC-loads                                                     (44.51%)
    24.242812923              3,408      LLC-load-misses           #    2.61% of all LL-cache accesses  (44.51%)
    24.293259586        110,406,159      mem_inst_retired.any                                          (44.49%)
    24.293259586            261,748      branch-misses                                                 (44.50%)
    24.293259586        207,833,623      instructions              #    1.59  insn per cycle           (52.42%)
    24.293259586        130,421,673      cycles                                                        (50.23%)
    24.293259586          2,439,852      L1-icache-load-misses                                         (42.31%)
    24.293259586         70,743,360      L1-dcache-loads                                               (39.64%)
    24.293259586          1,206,462      L1-dcache-load-misses     #    1.71% of all L1-dcache accesses  (39.64%)
    24.293259586            133,165      L2-loads                                                      (31.72%)
    24.293259586              5,568      L2-load-misses            #    4.29% of all LL-cache accesses  (31.71%)
    24.293259586            126,504      LLC-loads                                                     (33.89%)
    24.293259586              4,928      LLC-load-misses           #    3.80% of all LL-cache accesses  (41.82%)
    24.343644613        118,173,775      mem_inst_retired.any                                          (37.05%)
    24.343644613            267,313      branch-misses                                                 (44.42%)
    24.343644613        230,586,702      instructions              #    1.77  insn per cycle           (52.36%)
    24.343644613        130,310,836      cycles                                                        (52.36%)
    24.343644613          2,482,052      L1-icache-load-misses                                         (52.36%)
    24.343644613         74,149,156      L1-dcache-loads                                               (47.10%)
    24.343644613          1,135,983      L1-dcache-load-misses     #    1.53% of all L1-dcache accesses  (39.70%)
    24.343644613            126,160      L2-loads                                                      (31.76%)
    24.343644613              4,159      L2-load-misses            #    3.28% of all LL-cache accesses  (31.76%)
    24.343644613            127,132      LLC-loads                                                     (31.76%)
    24.343644613              4,722      LLC-load-misses           #    3.73% of all LL-cache accesses  (31.76%)
    24.394044004         83,907,606      mem_inst_retired.any                                          (31.75%)
    24.394044004            281,506      branch-misses                                                 (32.31%)
    24.394044004        195,080,277      instructions              #    1.50  insn per cycle           (48.18%)
    24.394044004        130,281,429      cycles                                                        (52.37%)
    24.394044004          2,362,674      L1-icache-load-misses                                         (52.37%)
    24.394044004         63,072,828      L1-dcache-loads                                               (52.37%)
    24.394044004          1,440,148      L1-dcache-load-misses     #    2.28% of all L1-dcache accesses  (51.84%)
    24.394044004            163,884      L2-loads                                                      (31.75%)
    24.394044004              8,038      L2-load-misses            #    4.78% of all LL-cache accesses  (31.75%)
    24.394044004            172,473      LLC-loads                                                     (31.75%)
    24.394044004              5,977      LLC-load-misses           #    3.55% of all LL-cache accesses  (31.75%)
    24.444448655        110,572,532      mem_inst_retired.any                                          (31.75%)
    24.444448655            251,449      branch-misses                                                 (31.75%)
    24.444448655        206,727,314      instructions              #    1.59  insn per cycle           (39.68%)
    24.444448655        130,337,461      cycles                                                        (43.41%)
    24.444448655          2,110,867      L1-icache-load-misses                                         (51.35%)
    24.444448655         69,571,108      L1-dcache-loads                                               (52.40%)
    24.444448655          1,585,736      L1-dcache-load-misses     #    2.28% of all L1-dcache accesses  (52.37%)
    24.444448655            167,579      L2-loads                                                      (40.73%)
    24.444448655              7,421      L2-load-misses            #    4.45% of all LL-cache accesses  (32.80%)
    24.444448655            165,798      LLC-loads                                                     (31.73%)
    24.444448655              5,074      LLC-load-misses           #    3.04% of all LL-cache accesses  (31.75%)
    24.494851676        117,272,647      mem_inst_retired.any                                          (31.74%)
    24.494851676            265,855      branch-misses                                                 (31.74%)
    24.494851676        233,791,977      instructions              #    1.79  insn per cycle           (39.68%)
    24.494851676        130,367,162      cycles                                                        (39.68%)
    24.494851676          2,429,567      L1-icache-load-misses                                         (39.68%)
    24.494851676         71,586,323      L1-dcache-loads                                               (46.57%)
    24.494851676          1,340,386      L1-dcache-load-misses     #    1.87% of all L1-dcache accesses  (52.38%)
    24.494851676            156,216      L2-loads                                                      (44.44%)
    24.494851676              6,063      L2-load-misses            #    3.97% of all LL-cache accesses  (44.44%)
    24.494851676            149,038      LLC-loads                                                     (37.57%)
    24.494851676              6,406      LLC-load-misses           #    4.20% of all LL-cache accesses  (31.75%)
    24.545152032        110,583,568      mem_inst_retired.any                                          (34.24%)
    24.545152032            286,531      branch-misses                                                 (31.80%)
    24.545152032        215,224,845      instructions              #    1.65  insn per cycle           (39.75%)
    24.545152032        130,058,677      cycles                                                        (39.75%)
    24.545152032          2,384,328      L1-icache-load-misses                                         (39.76%)
    24.545152032         80,810,304      L1-dcache-loads                                               (39.76%)
    24.545152032          1,219,315      L1-dcache-load-misses     #    1.51% of all L1-dcache accesses  (41.89%)
    24.545152032            115,499      L2-loads                                                      (41.89%)
    24.545152032              8,523      L2-load-misses            #    7.07% of all LL-cache accesses  (44.34%)
    24.545152032            125,651      LLC-loads                                                     (44.34%)
    24.545152032              8,840      LLC-load-misses           #    7.33% of all LL-cache accesses  (42.22%)
    24.595484404        103,893,072      mem_inst_retired.any                                          (44.37%)
    24.595484404            290,038      branch-misses                                                 (38.86%)
    24.595484404        230,846,498      instructions              #    1.77  insn per cycle           (46.81%)
    24.595484404        130,161,487      cycles                                                        (39.73%)
    24.595484404          2,564,816      L1-icache-load-misses                                         (39.73%)
    24.595484404         74,890,350      L1-dcache-loads                                               (39.73%)
    24.595484404          1,240,759      L1-dcache-load-misses     #    1.66% of all L1-dcache accesses  (39.73%)
    24.595484404            158,083      L2-loads                                                      (31.79%)
    24.595484404              8,367      L2-load-misses            #    5.15% of all LL-cache accesses  (37.29%)
    24.595484404            166,598      LLC-loads                                                     (44.38%)
    24.595484404              6,591      LLC-load-misses           #    4.06% of all LL-cache accesses  (44.37%)
    24.645821093        108,904,990      mem_inst_retired.any                                          (44.37%)
    24.645821093            251,678      branch-misses                                                 (44.37%)
    24.645821093        216,364,650      instructions              #    1.66  insn per cycle           (52.32%)
    24.645821093        130,110,992      cycles                                                        (51.45%)
    24.645821093          2,165,339      L1-icache-load-misses                                         (43.51%)
    24.645821093         75,122,205      L1-dcache-loads                                               (39.73%)
    24.645821093          1,181,397      L1-dcache-load-misses     #    1.57% of all L1-dcache accesses  (39.73%)
    24.645821093            120,921      L2-loads                                                      (31.79%)
    24.645821093              6,729      L2-load-misses            #    5.48% of all LL-cache accesses  (31.79%)
    24.645821093            124,658      LLC-loads                                                     (32.65%)
    24.645821093              8,145      LLC-load-misses           #    6.63% of all LL-cache accesses  (40.59%)
    24.696140815        123,560,974      mem_inst_retired.any                                          (35.99%)
    24.696140815            282,591      branch-misses                                                 (43.93%)
    24.696140815        244,766,593      instructions              #    1.88  insn per cycle           (52.30%)
    24.696140815        130,129,269      cycles                                                        (52.30%)
    24.696140815          2,298,557      L1-icache-load-misses                                         (52.30%)
    24.696140815         74,744,921      L1-dcache-loads                                               (48.14%)
    24.696140815          1,269,584      L1-dcache-load-misses     #    1.70% of all L1-dcache accesses  (40.19%)
    24.696140815            144,119      L2-loads                                                      (31.80%)
    24.696140815              2,912      L2-load-misses            #    2.00% of all LL-cache accesses  (31.80%)
    24.696140815            146,394      LLC-loads                                                     (31.80%)
    24.696140815              3,669      LLC-load-misses           #    2.53% of all LL-cache accesses  (31.80%)
    24.746581723        109,185,838      mem_inst_retired.any                                          (31.72%)
    24.746581723            242,354      branch-misses                                                 (31.72%)
    24.746581723        224,920,241      instructions              #    1.72  insn per cycle           (47.16%)
    24.746581723        130,475,747      cycles                                                        (52.42%)
    24.746581723          2,104,186      L1-icache-load-misses                                         (52.42%)
    24.746581723         80,927,083      L1-dcache-loads                                               (52.42%)
    24.746581723          1,167,471      L1-dcache-load-misses     #    1.44% of all L1-dcache accesses  (52.42%)
    24.746581723            113,098      L2-loads                                                      (31.72%)
    24.746581723              5,951      L2-load-misses            #    5.59% of all LL-cache accesses  (31.72%)
    24.746581723             99,788      LLC-loads                                                     (31.72%)
    24.746581723              6,131      LLC-load-misses           #    5.76% of all LL-cache accesses  (31.72%)
    24.797040742         85,898,307      mem_inst_retired.any                                          (31.71%)
    24.797040742            240,163      branch-misses                                                 (31.71%)
    24.797040742        195,706,180      instructions              #    1.50  insn per cycle           (39.64%)
    24.797040742        130,419,844      cycles                                                        (42.29%)
    24.797040742          2,334,841      L1-icache-load-misses                                         (50.22%)
    24.797040742         67,567,331      L1-dcache-loads                                               (52.43%)
    24.797040742          1,525,993      L1-dcache-load-misses     #    2.26% of all L1-dcache accesses  (52.43%)
    24.797040742            176,300      L2-loads                                                      (41.87%)
    24.797040742              3,453      L2-load-misses            #    1.98% of all LL-cache accesses  (33.94%)
    24.797040742            173,142      LLC-loads                                                     (31.72%)
    24.797040742              3,294      LLC-load-misses           #    1.89% of all LL-cache accesses  (31.72%)
    24.847342142         92,276,681      mem_inst_retired.any                                          (31.81%)
    24.847342142            270,625      branch-misses                                                 (31.81%)
    24.847342142        183,446,050      instructions              #    1.41  insn per cycle           (39.76%)
    24.847342142        130,085,250      cycles                                                        (39.76%)
    24.847342142          3,016,337      L1-icache-load-misses                                         (39.76%)
    24.847342142         59,213,164      L1-dcache-loads                                               (45.49%)
    24.847342142          1,477,071      L1-dcache-load-misses     #    2.49% of all L1-dcache accesses  (52.29%)
    24.847342142            186,491      L2-loads                                                      (44.34%)
    24.847342142              4,833      L2-load-misses            #    2.81% of all LL-cache accesses  (44.34%)
    24.847342142            157,163      LLC-loads                                                     (38.62%)
    24.847342142              4,885      LLC-load-misses           #    2.84% of all LL-cache accesses  (31.81%)
    24.897805568        105,166,222      mem_inst_retired.any                                          (35.42%)
    24.897805568            264,284      branch-misses                                                 (31.70%)
    24.897805568        204,091,529      instructions              #    1.56  insn per cycle           (39.63%)
    24.897805568        130,468,817      cycles                                                        (39.63%)
    24.897805568          2,838,965      L1-icache-load-misses                                         (39.63%)
    24.897805568         69,375,892      L1-dcache-loads                                               (39.63%)
    24.897805568          1,367,742      L1-dcache-load-misses     #    1.97% of all L1-dcache accesses  (40.78%)
    24.897805568            152,727      L2-loads                                                      (40.78%)
    24.897805568              4,520      L2-load-misses            #    3.14% of all LL-cache accesses  (44.51%)
    24.897805568            134,739      LLC-loads                                                     (44.51%)
    24.897805568              4,526      LLC-load-misses           #    3.15% of all LL-cache accesses  (43.39%)
    24.948228005        115,100,068      mem_inst_retired.any                                          (44.47%)
    24.948228005            258,621      branch-misses                                                 (40.27%)
    24.948228005        224,913,606      instructions              #    1.73  insn per cycle           (48.20%)
    24.948228005        130,341,619      cycles                                                        (40.27%)
    24.948228005          2,549,196      L1-icache-load-misses                                         (39.67%)
    24.948228005         65,749,049      L1-dcache-loads                                               (39.66%)
    24.948228005          1,253,894      L1-dcache-load-misses     #    1.91% of all L1-dcache accesses  (39.66%)
    24.948228005            177,733      L2-loads                                                      (31.73%)
    24.948228005              6,891      L2-load-misses            #    4.34% of all LL-cache accesses  (35.91%)
    24.948228005            139,908      LLC-loads                                                     (43.85%)
    24.948228005              5,900      LLC-load-misses           #    3.71% of all LL-cache accesses  (44.47%)
    24.998666268        106,517,889      mem_inst_retired.any                                          (44.49%)
    24.998666268            249,476      branch-misses                                                 (44.49%)
    24.998666268        209,627,130      instructions              #    1.61  insn per cycle           (52.42%)
    24.998666268        130,436,543      cycles                                                        (52.42%)
    24.998666268          2,550,031      L1-icache-load-misses                                         (45.10%)
    24.998666268         69,231,873      L1-dcache-loads                                               (39.65%)
    24.998666268          1,296,701      L1-dcache-load-misses     #    1.87% of all L1-dcache accesses  (39.65%)
    24.998666268            167,831      L2-loads                                                      (31.72%)
    24.998666268              6,828      L2-load-misses            #    4.20% of all LL-cache accesses  (31.72%)
    24.998666268            157,565      LLC-loads                                                     (31.72%)
    24.998666268              4,355      LLC-load-misses           #    2.68% of all LL-cache accesses  (39.03%)
    25.049010458        108,466,357      mem_inst_retired.any                                          (34.29%)
    25.049010458            279,392      branch-misses                                                 (42.23%)
    25.049010458        218,398,754      instructions              #    1.68  insn per cycle           (52.32%)
    25.049010458        130,159,932      cycles                                                        (52.32%)
    25.049010458          2,346,862      L1-icache-load-misses                                         (52.33%)
    25.049010458         79,983,284      L1-dcache-loads                                               (49.84%)
    25.049010458          1,195,440      L1-dcache-load-misses     #    1.49% of all L1-dcache accesses  (41.90%)
    25.049010458            136,333      L2-loads                                                      (31.78%)
    25.049010458              5,953      L2-load-misses            #    4.11% of all LL-cache accesses  (31.78%)
    25.049010458            153,094      LLC-loads                                                     (31.78%)
    25.049010458              6,520      LLC-load-misses           #    4.51% of all LL-cache accesses  (31.78%)
    25.099332114        109,904,351      mem_inst_retired.any                                          (31.80%)
    25.099332114            277,461      branch-misses                                                 (31.79%)
    25.099332114        218,367,458      instructions              #    1.68  insn per cycle           (45.53%)
    25.099332114        130,166,987      cycles                                                        (52.31%)
    25.099332114          2,793,009      L1-icache-load-misses                                         (52.31%)
    25.099332114         65,057,475      L1-dcache-loads                                               (52.31%)
    25.099332114          1,278,983      L1-dcache-load-misses     #    1.97% of all L1-dcache accesses  (52.31%)
    25.099332114            160,256      L2-loads                                                      (31.80%)
    25.099332114              6,305      L2-load-misses            #    4.24% of all LL-cache accesses  (31.80%)
    25.099332114            137,274      LLC-loads                                                     (31.80%)
    25.099332114              6,635      LLC-load-misses           #    4.46% of all LL-cache accesses  (31.80%)
    25.149785810        107,589,005      mem_inst_retired.any                                          (31.71%)
    25.149785810            253,149      branch-misses                                                 (31.71%)
    25.149785810        205,006,420      instructions              #    1.57  insn per cycle           (39.64%)
    25.149785810        130,460,366      cycles                                                        (40.81%)
    25.149785810          2,318,884      L1-icache-load-misses                                         (48.73%)
    25.149785810         71,371,129      L1-dcache-loads                                               (52.43%)
    25.149785810          1,301,688      L1-dcache-load-misses     #    1.82% of all L1-dcache accesses  (52.43%)
    25.149785810            134,837      L2-loads                                                      (43.35%)
    25.149785810              7,172      L2-load-misses            #    5.03% of all LL-cache accesses  (35.43%)
    25.149785810            150,146      LLC-loads                                                     (31.72%)
    25.149785810              7,236      LLC-load-misses           #    5.08% of all LL-cache accesses  (31.71%)
    25.200210404        111,387,192      mem_inst_retired.any                                          (31.73%)
    25.200210404            250,050      branch-misses                                                 (31.73%)
    25.200210404        220,103,642      instructions              #    1.69  insn per cycle           (39.66%)
    25.200210404        130,407,960      cycles                                                        (39.66%)
    25.200210404          2,211,573      L1-icache-load-misses                                         (39.66%)
    25.200210404         76,496,512      L1-dcache-loads                                               (43.90%)
    25.200210404          1,214,628      L1-dcache-load-misses     #    1.59% of all L1-dcache accesses  (51.84%)
    25.200210404            151,733      L2-loads                                                      (44.47%)
    25.200210404              3,773      L2-load-misses            #    2.47% of all LL-cache accesses  (44.47%)
    25.200210404            154,308      LLC-loads                                                     (40.25%)
    25.200210404              6,714      LLC-load-misses           #    4.39% of all LL-cache accesses  (32.32%)
#           time             counts unit events
    25.250710692         92,675,804      mem_inst_retired.any                                          (37.19%)
    25.250710692            246,904      branch-misses                                                 (31.68%)
    25.250710692        176,163,866      instructions              #    1.35  insn per cycle           (39.60%)
    25.250710692        130,581,183      cycles                                                        (39.60%)
    25.250710692          2,821,687      L1-icache-load-misses                                         (39.60%)
    25.250710692         66,484,781      L1-dcache-loads                                               (39.60%)
    25.250710692          1,311,153      L1-dcache-load-misses     #    1.97% of all L1-dcache accesses  (39.60%)
    25.250710692            163,807      L2-loads                                                      (39.03%)
    25.250710692              7,693      L2-load-misses            #    4.34% of all LL-cache accesses  (44.56%)
    25.250710692            190,381      LLC-loads                                                     (44.56%)
    25.250710692              7,359      LLC-load-misses           #    4.16% of all LL-cache accesses  (44.55%)
    25.301132520        106,936,253      mem_inst_retired.any                                          (44.46%)
    25.301132520            261,684      branch-misses                                                 (42.06%)
    25.301132520        229,654,923      instructions              #    1.76  insn per cycle           (50.00%)
    25.301132520        130,380,495      cycles                                                        (42.07%)
    25.301132520          2,299,899      L1-icache-load-misses                                         (39.66%)
    25.301132520         72,613,851      L1-dcache-loads                                               (39.67%)
    25.301132520          1,183,235      L1-dcache-load-misses     #    1.63% of all L1-dcache accesses  (39.67%)
    25.301132520            149,415      L2-loads                                                      (31.73%)
    25.301132520              6,001      L2-load-misses            #    4.15% of all LL-cache accesses  (34.12%)
    25.301132520            139,749      LLC-loads                                                     (42.05%)
    25.301132520              5,921      LLC-load-misses           #    4.10% of all LL-cache accesses  (44.46%)
    25.351544628         98,578,893      mem_inst_retired.any                                          (44.46%)
    25.351544628            281,228      branch-misses                                                 (44.46%)
    25.351544628        218,435,989      instructions              #    1.68  insn per cycle           (52.39%)
    25.351544628        130,364,158      cycles                                                        (52.39%)
    25.351544628          2,091,560      L1-icache-load-misses                                         (46.87%)
    25.351544628         61,143,074      L1-dcache-loads                                               (39.67%)
    25.351544628          1,200,235      L1-dcache-load-misses     #    1.96% of all L1-dcache accesses  (39.67%)
    25.351544628            152,696      L2-loads                                                      (31.74%)
    25.351544628              6,481      L2-load-misses            #    3.49% of all LL-cache accesses  (31.74%)
    25.351544628            218,313      LLC-loads                                                     (31.73%)
    25.351544628              7,849      LLC-load-misses           #    4.23% of all LL-cache accesses  (37.25%)
    25.401983329        101,794,553      mem_inst_retired.any                                          (32.48%)
    25.401983329            255,810      branch-misses                                                 (40.39%)
    25.401983329        198,491,749      instructions              #    1.52  insn per cycle           (52.40%)
    25.401983329        130,290,653      cycles                                                        (52.39%)
    25.401983329          2,825,143      L1-icache-load-misses                                         (52.41%)
    25.401983329         55,629,617      L1-dcache-loads                                               (51.68%)
    25.401983329          1,546,017      L1-dcache-load-misses     #    2.78% of all L1-dcache accesses  (43.77%)
    25.401983329            226,110      L2-loads                                                      (31.74%)
    25.401983329              6,300      L2-load-misses            #    3.14% of all LL-cache accesses  (31.73%)
    25.401983329            175,666      LLC-loads                                                     (31.74%)
    25.401983329              7,574      LLC-load-misses           #    3.77% of all LL-cache accesses  (31.72%)
    25.452409747        112,020,414      mem_inst_retired.any                                          (31.73%)
    25.452409747            272,347      branch-misses                                                 (31.73%)
    25.452409747        216,853,126      instructions              #    1.66  insn per cycle           (43.51%)
    25.452409747        130,417,642      cycles                                                        (51.44%)
    25.452409747          2,707,420      L1-icache-load-misses                                         (52.40%)
    25.452409747         71,203,090      L1-dcache-loads                                               (52.40%)
    25.452409747          1,237,417      L1-dcache-load-misses     #    1.74% of all L1-dcache accesses  (52.41%)
    25.452409747            115,233      L2-loads                                                      (32.71%)
    25.452409747              6,097      L2-load-misses            #    4.99% of all LL-cache accesses  (31.73%)
    25.452409747            129,094      LLC-loads                                                     (31.73%)
    25.452409747              7,671      LLC-load-misses           #    6.28% of all LL-cache accesses  (31.73%)
    25.502839035        112,720,032      mem_inst_retired.any                                          (31.72%)
    25.502839035            293,055      branch-misses                                                 (31.72%)
    25.502839035        222,425,000      instructions              #    1.71  insn per cycle           (39.65%)
    25.502839035        130,427,386      cycles                                                        (39.65%)
    25.502839035          2,427,082      L1-icache-load-misses                                         (46.62%)
    25.502839035         77,801,617      L1-dcache-loads                                               (52.41%)
    25.502839035          1,207,865      L1-dcache-load-misses     #    1.55% of all L1-dcache accesses  (52.41%)
    25.502839035            118,276      L2-loads                                                      (44.48%)
    25.502839035              7,939      L2-load-misses            #    5.62% of all LL-cache accesses  (37.53%)
    25.502839035            164,213      LLC-loads                                                     (31.73%)
    25.502839035              3,586      LLC-load-misses           #    2.54% of all LL-cache accesses  (31.73%)
    25.553264006        108,031,245      mem_inst_retired.any                                          (31.72%)
    25.553264006            243,405      branch-misses                                                 (31.73%)
    25.553264006        233,282,105      instructions              #    1.79  insn per cycle           (39.66%)
    25.553264006        130,411,737      cycles                                                        (39.66%)
    25.553264006          2,426,151      L1-icache-load-misses                                         (39.67%)
    25.553264006         75,421,932      L1-dcache-loads                                               (41.81%)
    25.553264006          1,250,161      L1-dcache-load-misses     #    1.66% of all L1-dcache accesses  (49.74%)
    25.553264006            155,103      L2-loads                                                      (44.47%)
    25.553264006              5,040      L2-load-misses            #    3.61% of all LL-cache accesses  (44.46%)
    25.553264006            124,342      LLC-loads                                                     (42.34%)
    25.553264006              4,743      LLC-load-misses           #    3.39% of all LL-cache accesses  (34.41%)
    25.603704122        116,485,427      mem_inst_retired.any                                          (39.21%)
    25.603704122            255,818      branch-misses                                                 (31.71%)
    25.603704122        243,144,908      instructions              #    1.86  insn per cycle           (39.64%)
    25.603704122        130,464,445      cycles                                                        (39.65%)
    25.603704122          2,231,006      L1-icache-load-misses                                         (39.65%)
    25.603704122         71,952,448      L1-dcache-loads                                               (39.64%)
    25.603704122          1,139,832      L1-dcache-load-misses     #    1.58% of all L1-dcache accesses  (39.65%)
    25.603704122            118,248      L2-loads                                                      (36.98%)
    25.603704122              6,589      L2-load-misses            #    5.79% of all LL-cache accesses  (44.50%)
    25.603704122            109,187      LLC-loads                                                     (44.49%)
    25.603704122              7,704      LLC-load-misses           #    6.77% of all LL-cache accesses  (44.49%)
    25.654166939        121,101,854      mem_inst_retired.any                                          (44.51%)
    25.654166939            265,421      branch-misses                                                 (44.08%)
    25.654166939        242,095,654      instructions              #    1.85  insn per cycle           (52.01%)
    25.654166939        130,523,091      cycles                                                        (44.09%)
    25.654166939          2,380,085      L1-icache-load-misses                                         (39.63%)
    25.654166939         71,667,194      L1-dcache-loads                                               (39.64%)
    25.654166939          1,155,274      L1-dcache-load-misses     #    1.61% of all L1-dcache accesses  (39.63%)
    25.654166939            114,583      L2-loads                                                      (31.70%)
    25.654166939              7,217      L2-load-misses            #    6.11% of all LL-cache accesses  (32.12%)
    25.654166939            121,807      LLC-loads                                                     (40.04%)
    25.654166939              6,769      LLC-load-misses           #    5.73% of all LL-cache accesses  (44.51%)
    25.704560857        103,321,574      mem_inst_retired.any                                          (43.18%)
    25.704560857            257,137      branch-misses                                                 (44.44%)
    25.704560857        209,738,709      instructions              #    1.61  insn per cycle           (52.37%)
    25.704560857        130,259,347      cycles                                                        (52.37%)
    25.704560857          2,296,101      L1-icache-load-misses                                         (48.90%)
    25.704560857         61,601,563      L1-dcache-loads                                               (40.97%)
    25.704560857          1,396,534      L1-dcache-load-misses     #    2.27% of all L1-dcache accesses  (39.69%)
    25.704560857            144,063      L2-loads                                                      (31.75%)
    25.704560857              7,586      L2-load-misses            #    5.21% of all LL-cache accesses  (31.75%)
    25.704560857            147,048      LLC-loads                                                     (31.75%)
    25.704560857              7,503      LLC-load-misses           #    5.15% of all LL-cache accesses  (35.21%)
    25.755317279         93,566,047      mem_inst_retired.any                                          (31.51%)
    25.755317279            242,726      branch-misses                                                 (38.15%)
    25.755317279        213,015,792      instructions              #    1.62  insn per cycle           (52.72%)
    25.755317279        131,268,265      cycles                                                        (52.73%)
    25.755317279          2,438,038      L1-icache-load-misses                                         (52.73%)
    25.755317279         73,006,532      L1-dcache-loads                                               (52.73%)
    25.755317279          1,282,981      L1-dcache-load-misses     #    1.76% of all L1-dcache accesses  (46.12%)
    25.755317279            191,690      L2-loads                                                      (31.52%)
    25.755317279              6,150      L2-load-misses            #    3.23% of all LL-cache accesses  (31.53%)
    25.755317279            189,016      LLC-loads                                                     (31.51%)
    25.755317279              4,811      LLC-load-misses           #    2.53% of all LL-cache accesses  (31.51%)
    25.805754569         87,674,698      mem_inst_retired.any                                          (31.72%)
    25.805754569            250,436      branch-misses                                                 (31.72%)
    25.805754569        197,614,590      instructions              #    1.52  insn per cycle           (40.85%)
    25.805754569        130,416,594      cycles                                                        (48.79%)
    25.805754569          2,587,795      L1-icache-load-misses                                         (52.41%)
    25.805754569         71,416,812      L1-dcache-loads                                               (52.41%)
    25.805754569          1,367,566      L1-dcache-load-misses     #    1.91% of all L1-dcache accesses  (52.41%)
    25.805754569            171,704      L2-loads                                                      (35.37%)
    25.805754569              3,089      L2-load-misses            #    1.72% of all LL-cache accesses  (31.72%)
    25.805754569            187,622      LLC-loads                                                     (31.72%)
    25.805754569              4,712      LLC-load-misses           #    2.62% of all LL-cache accesses  (31.73%)
    25.856197877        112,533,662      mem_inst_retired.any                                          (31.72%)
    25.856197877            258,985      branch-misses                                                 (31.72%)
    25.856197877        199,579,343      instructions              #    1.53  insn per cycle           (39.65%)
    25.856197877        130,433,550      cycles                                                        (39.64%)
    25.856197877          2,853,148      L1-icache-load-misses                                         (43.94%)
    25.856197877         64,476,681      L1-dcache-loads                                               (51.87%)
    25.856197877          1,284,744      L1-dcache-load-misses     #    1.99% of all L1-dcache accesses  (52.41%)
    25.856197877            136,205      L2-loads                                                      (44.49%)
    25.856197877              7,607      L2-load-misses            #    5.81% of all LL-cache accesses  (40.21%)
    25.856197877            125,549      LLC-loads                                                     (32.29%)
    25.856197877              6,598      LLC-load-misses           #    5.04% of all LL-cache accesses  (31.72%)
    25.906516574        121,339,570      mem_inst_retired.any                                          (31.79%)
    25.906516574            256,833      branch-misses                                                 (31.79%)
    25.906516574        222,447,327      instructions              #    1.71  insn per cycle           (39.74%)
    25.906516574        130,167,408      cycles                                                        (39.74%)
    25.906516574          2,709,031      L1-icache-load-misses                                         (39.74%)
    25.906516574         69,716,803      L1-dcache-loads                                               (39.75%)
    25.906516574          1,344,953      L1-dcache-load-misses     #    1.93% of all L1-dcache accesses  (47.15%)
    25.906516574            122,557      L2-loads                                                      (44.36%)
    25.906516574              6,415      L2-load-misses            #    5.44% of all LL-cache accesses  (44.36%)
    25.906516574            113,186      LLC-loads                                                     (44.36%)
    25.906516574              6,022      LLC-load-misses           #    5.11% of all LL-cache accesses  (36.98%)
    25.956973397         97,900,357      mem_inst_retired.any                                          (41.71%)
    25.956973397            261,632      branch-misses                                                 (33.78%)
    25.956973397        199,652,376      instructions              #    1.53  insn per cycle           (41.71%)
    25.956973397        130,486,180      cycles                                                        (39.63%)
    25.956973397          2,287,964      L1-icache-load-misses                                         (39.63%)
    25.956973397         63,593,073      L1-dcache-loads                                               (39.63%)
    25.956973397          1,426,573      L1-dcache-load-misses     #    2.24% of all L1-dcache accesses  (39.63%)
    25.956973397            150,328      L2-loads                                                      (34.49%)
    25.956973397              7,303      L2-load-misses            #    4.37% of all LL-cache accesses  (42.42%)
    25.956973397            183,716      LLC-loads                                                     (44.51%)
    25.956973397              9,355      LLC-load-misses           #    5.60% of all LL-cache accesses  (44.51%)
    26.007396051         96,368,347      mem_inst_retired.any                                          (44.47%)
    26.007396051            255,705      branch-misses                                                 (44.47%)
    26.007396051        194,887,996      instructions              #    1.49  insn per cycle           (52.40%)
    26.007396051        130,395,672      cycles                                                        (46.56%)
    26.007396051          2,833,721      L1-icache-load-misses                                         (39.66%)
    26.007396051         66,962,015      L1-dcache-loads                                               (39.66%)
    26.007396051          1,391,423      L1-dcache-load-misses     #    2.08% of all L1-dcache accesses  (39.66%)
    26.007396051            196,751      L2-loads                                                      (31.73%)
    26.007396051              7,015      L2-load-misses            #    3.64% of all LL-cache accesses  (31.73%)
    26.007396051            188,281      LLC-loads                                                     (37.56%)
    26.007396051              5,313      LLC-load-misses           #    2.76% of all LL-cache accesses  (44.47%)
    26.057727742        108,217,522      mem_inst_retired.any                                          (40.80%)
    26.057727742            253,476      branch-misses                                                 (44.37%)
    26.057727742        195,585,034      instructions              #    1.50  insn per cycle           (52.31%)
    26.057727742        130,101,807      cycles                                                        (52.31%)
    26.057727742          2,572,488      L1-icache-load-misses                                         (51.28%)
    26.057727742         67,222,742      L1-dcache-loads                                               (43.33%)
    26.057727742          1,314,732      L1-dcache-load-misses     #    1.96% of all L1-dcache accesses  (39.74%)
    26.057727742            160,063      L2-loads                                                      (31.79%)
    26.057727742              5,983      L2-load-misses            #    3.82% of all LL-cache accesses  (31.79%)
    26.057727742            153,325      LLC-loads                                                     (31.79%)
    26.057727742              5,644      LLC-load-misses           #    3.60% of all LL-cache accesses  (32.81%)
    26.108142293         92,547,822      mem_inst_retired.any                                          (31.74%)
    26.108142293            239,662      branch-misses                                                 (36.10%)
    26.108142293        194,262,112      instructions              #    1.49  insn per cycle           (51.97%)
    26.108142293        130,310,652      cycles                                                        (52.39%)
    26.108142293          2,644,458      L1-icache-load-misses                                         (52.38%)
    26.108142293         65,390,297      L1-dcache-loads                                               (52.39%)
    26.108142293          1,327,153      L1-dcache-load-misses     #    2.03% of all L1-dcache accesses  (48.05%)
    26.108142293            160,315      L2-loads                                                      (31.75%)
    26.108142293              7,450      L2-load-misses            #    4.38% of all LL-cache accesses  (31.74%)
    26.108142293            180,244      LLC-loads                                                     (31.74%)
    26.108142293              8,669      LLC-load-misses           #    5.09% of all LL-cache accesses  (31.74%)
    26.158453160         91,726,950      mem_inst_retired.any                                          (31.80%)
    26.158453160            270,348      branch-misses                                                 (31.80%)
    26.158453160        209,009,525      instructions              #    1.61  insn per cycle           (39.75%)
    26.158453160        130,137,603      cycles                                                        (47.27%)
    26.158453160          2,769,989      L1-icache-load-misses                                         (52.30%)
    26.158453160         64,050,662      L1-dcache-loads                                               (52.30%)
    26.158453160          1,576,498      L1-dcache-load-misses     #    2.46% of all L1-dcache accesses  (52.30%)
    26.158453160            199,249      L2-loads                                                      (36.85%)
    26.158453160              2,981      L2-load-misses            #    1.42% of all LL-cache accesses  (31.80%)
    26.158453160            221,501      LLC-loads                                                     (31.80%)
    26.158453160              3,710      LLC-load-misses           #    1.76% of all LL-cache accesses  (31.80%)
    26.208896513         84,906,745      mem_inst_retired.any                                          (31.72%)
    26.208896513            228,144      branch-misses                                                 (31.72%)
    26.208896513        180,224,020      instructions              #    1.38  insn per cycle           (39.65%)
    26.208896513        130,433,762      cycles                                                        (39.65%)
    26.208896513          2,446,985      L1-icache-load-misses                                         (42.56%)
    26.208896513         67,171,530      L1-dcache-loads                                               (50.48%)
    26.208896513          1,460,364      L1-dcache-load-misses     #    2.17% of all L1-dcache accesses  (52.42%)
    26.208896513            198,458      L2-loads                                                      (44.49%)
    26.208896513              5,320      L2-load-misses            #    2.63% of all LL-cache accesses  (41.60%)
    26.208896513            206,734      LLC-loads                                                     (33.67%)
    26.208896513              4,804      LLC-load-misses           #    2.37% of all LL-cache accesses  (31.72%)
    26.259322425        110,219,913      mem_inst_retired.any                                          (31.73%)
    26.259322425            271,779      branch-misses                                                 (31.73%)
    26.259322425        247,023,527      instructions              #    1.89  insn per cycle           (39.66%)
    26.259322425        130,404,716      cycles                                                        (39.66%)
    26.259322425          2,138,960      L1-icache-load-misses                                         (39.66%)
    26.259322425         80,500,014      L1-dcache-loads                                               (39.66%)
    26.259322425          1,240,989      L1-dcache-load-misses     #    1.54% of all L1-dcache accesses  (45.66%)
    26.259322425            167,360      L2-loads                                                      (44.47%)
    26.259322425              7,017      L2-load-misses            #    4.43% of all LL-cache accesses  (44.48%)
    26.259322425            149,718      LLC-loads                                                     (44.47%)
    26.259322425              7,273      LLC-load-misses           #    4.59% of all LL-cache accesses  (38.49%)
    26.309746105         86,985,305      mem_inst_retired.any                                          (43.28%)
    26.309746105            259,094      branch-misses                                                 (35.35%)
    26.309746105        169,248,402      instructions              #    1.30  insn per cycle           (43.28%)
    26.309746105        130,356,536      cycles                                                        (39.65%)
    26.309746105          2,132,311      L1-icache-load-misses                                         (39.65%)
    26.309746105         59,329,661      L1-dcache-loads                                               (39.66%)
    26.309746105          1,309,254      L1-dcache-load-misses     #    2.21% of all L1-dcache accesses  (39.66%)
    26.309746105            181,723      L2-loads                                                      (32.91%)
    26.309746105              8,815      L2-load-misses            #    4.69% of all LL-cache accesses  (40.84%)
    26.309746105            193,970      LLC-loads                                                     (44.47%)
    26.309746105              7,056      LLC-load-misses           #    3.76% of all LL-cache accesses  (44.47%)
    26.360158628        106,624,470      mem_inst_retired.any                                          (44.45%)
    26.360158628            282,690      branch-misses                                                 (44.44%)
    26.360158628        214,676,339      instructions              #    1.65  insn per cycle           (52.38%)
    26.360158628        130,293,188      cycles                                                        (48.08%)
    26.360158628          1,969,365      L1-icache-load-misses                                         (40.15%)
    26.360158628         73,127,797      L1-dcache-loads                                               (39.68%)
    26.360158628          1,134,314      L1-dcache-load-misses     #    1.55% of all L1-dcache accesses  (39.68%)
    26.360158628            125,555      L2-loads                                                      (31.75%)
    26.360158628              7,099      L2-load-misses            #    5.62% of all LL-cache accesses  (31.75%)
    26.360158628            127,285      LLC-loads                                                     (36.04%)
    26.360158628              5,966      LLC-load-misses           #    4.72% of all LL-cache accesses  (43.97%)
    26.410600950        108,207,350      mem_inst_retired.any                                          (39.20%)
    26.410600950            259,325      branch-misses                                                 (44.50%)
    26.410600950        228,784,868      instructions              #    1.75  insn per cycle           (52.43%)
    26.410600950        130,461,254      cycles                                                        (52.43%)
    26.410600950          2,200,191      L1-icache-load-misses                                         (52.43%)
    26.410600950         78,630,570      L1-dcache-loads                                               (44.97%)
    26.410600950          1,223,355      L1-dcache-load-misses     #    1.56% of all L1-dcache accesses  (39.66%)
    26.410600950            144,045      L2-loads                                                      (31.71%)
    26.410600950              5,534      L2-load-misses            #    3.77% of all LL-cache accesses  (31.71%)
    26.410600950            149,313      LLC-loads                                                     (31.71%)
    26.410600950              7,490      LLC-load-misses           #    5.11% of all LL-cache accesses  (31.71%)
    26.460937998        115,419,056      mem_inst_retired.any                                          (31.79%)
    26.460937998            243,885      branch-misses                                                 (34.41%)
    26.460937998        203,303,590      instructions              #    1.56  insn per cycle           (50.30%)
    26.460937998        130,150,139      cycles                                                        (52.32%)
    26.460937998          2,405,645      L1-icache-load-misses                                         (52.32%)
    26.460937998         70,441,206      L1-dcache-loads                                               (52.32%)
    26.460937998          1,212,778      L1-dcache-load-misses     #    1.72% of all L1-dcache accesses  (49.71%)
    26.460937998            138,634      L2-loads                                                      (31.79%)
    26.460937998              6,609      L2-load-misses            #    4.69% of all LL-cache accesses  (31.79%)
    26.460937998            143,050      LLC-loads                                                     (31.78%)
    26.460937998              6,462      LLC-load-misses           #    4.59% of all LL-cache accesses  (31.78%)
#           time             counts unit events
    26.511278815        109,508,171      mem_inst_retired.any                                          (31.78%)
    26.511278815            274,679      branch-misses                                                 (31.78%)
    26.511278815        234,704,999      instructions              #    1.80  insn per cycle           (39.73%)
    26.511278815        130,222,909      cycles                                                        (45.65%)
    26.511278815          2,266,280      L1-icache-load-misses                                         (52.32%)
    26.511278815         78,598,725      L1-dcache-loads                                               (52.32%)
    26.511278815          1,235,830      L1-dcache-load-misses     #    1.57% of all L1-dcache accesses  (52.32%)
    26.511278815            145,700      L2-loads                                                      (38.47%)
    26.511278815              5,618      L2-load-misses            #    3.75% of all LL-cache accesses  (31.79%)
    26.511278815            153,690      LLC-loads                                                     (31.79%)
    26.511278815              5,624      LLC-load-misses           #    3.76% of all LL-cache accesses  (31.79%)
    26.561688071        115,305,292      mem_inst_retired.any                                          (31.74%)
    26.561688071            267,172      branch-misses                                                 (31.74%)
    26.561688071        242,511,981      instructions              #    1.86  insn per cycle           (39.67%)
    26.561688071        130,378,120      cycles                                                        (39.67%)
    26.561688071          2,610,266      L1-icache-load-misses                                         (40.95%)
    26.561688071         73,525,486      L1-dcache-loads                                               (48.89%)
    26.561688071          1,273,440      L1-dcache-load-misses     #    1.73% of all L1-dcache accesses  (52.39%)
    26.561688071            141,848      L2-loads                                                      (44.46%)
    26.561688071              4,232      L2-load-misses            #    3.10% of all LL-cache accesses  (43.19%)
    26.561688071            131,183      LLC-loads                                                     (35.26%)
    26.561688071              5,907      LLC-load-misses           #    4.33% of all LL-cache accesses  (31.74%)
    26.612122438        110,674,855      mem_inst_retired.any                                          (32.11%)
    26.612122438            250,256      branch-misses                                                 (31.72%)
    26.612122438        203,896,295      instructions              #    1.56  insn per cycle           (39.65%)
    26.612122438        130,423,151      cycles                                                        (39.65%)
    26.612122438          2,369,195      L1-icache-load-misses                                         (39.65%)
    26.612122438         73,646,702      L1-dcache-loads                                               (39.65%)
    26.612122438          1,197,354      L1-dcache-load-misses     #    1.63% of all L1-dcache accesses  (44.08%)
    26.612122438            131,193      L2-loads                                                      (44.08%)
    26.612122438              6,514      L2-load-misses            #    4.91% of all LL-cache accesses  (44.48%)
    26.612122438            133,890      LLC-loads                                                     (44.48%)
    26.612122438              6,379      LLC-load-misses           #    4.81% of all LL-cache accesses  (40.08%)
    26.662502815         91,704,866      mem_inst_retired.any                                          (44.43%)
    26.662502815            229,311      branch-misses                                                 (36.88%)
    26.662502815        195,805,100      instructions              #    1.50  insn per cycle           (44.82%)
    26.662502815        130,289,573      cycles                                                        (39.69%)
    26.662502815          2,534,950      L1-icache-load-misses                                         (39.69%)
    26.662502815         58,309,906      L1-dcache-loads                                               (39.69%)
    26.662502815          1,328,705      L1-dcache-load-misses     #    2.28% of all L1-dcache accesses  (39.70%)
    26.662502815            124,743      L2-loads                                                      (31.76%)
    26.662502815              7,065      L2-load-misses            #    5.33% of all LL-cache accesses  (39.29%)
    26.662502815            140,411      LLC-loads                                                     (44.43%)
    26.662502815              5,658      LLC-load-misses           #    4.27% of all LL-cache accesses  (44.43%)
    26.712948920        115,939,847      mem_inst_retired.any                                          (44.49%)
    26.712948920            250,451      branch-misses                                                 (44.49%)
    26.712948920        222,519,374      instructions              #    1.71  insn per cycle           (52.42%)
    26.712948920        130,420,422      cycles                                                        (49.61%)
    26.712948920          2,115,562      L1-icache-load-misses                                         (41.69%)
    26.712948920         72,610,483      L1-dcache-loads                                               (39.65%)
    26.712948920          1,215,830      L1-dcache-load-misses     #    1.67% of all L1-dcache accesses  (39.65%)
    26.712948920            165,173      L2-loads                                                      (31.72%)
    26.712948920              5,756      L2-load-misses            #    3.77% of all LL-cache accesses  (31.72%)
    26.712948920            140,323      LLC-loads                                                     (34.51%)
    26.712948920              6,376      LLC-load-misses           #    4.17% of all LL-cache accesses  (42.43%)
    26.763410859         93,639,531      mem_inst_retired.any                                          (37.62%)
    26.763410859            256,008      branch-misses                                                 (44.51%)
    26.763410859        198,054,626      instructions              #    1.52  insn per cycle           (52.44%)
    26.763410859        130,506,103      cycles                                                        (52.44%)
    26.763410859          2,393,897      L1-icache-load-misses                                         (52.43%)
    26.763410859         66,713,773      L1-dcache-loads                                               (46.55%)
    26.763410859          1,301,850      L1-dcache-load-misses     #    1.95% of all L1-dcache accesses  (39.63%)
    26.763410859            152,721      L2-loads                                                      (31.71%)
    26.763410859              5,209      L2-load-misses            #    3.40% of all LL-cache accesses  (31.71%)
    26.763410859            153,513      LLC-loads                                                     (31.71%)
    26.763410859              3,670      LLC-load-misses           #    2.40% of all LL-cache accesses  (31.71%)
    26.813710721         90,876,810      mem_inst_retired.any                                          (31.81%)
    26.813710721            252,501      branch-misses                                                 (32.84%)
    26.813710721        191,276,819      instructions              #    1.47  insn per cycle           (48.74%)
    26.813710721        130,058,443      cycles                                                        (52.28%)
    26.813710721          2,576,219      L1-icache-load-misses                                         (52.29%)
    26.813710721         64,137,257      L1-dcache-loads                                               (52.28%)
    26.813710721          1,456,400      L1-dcache-load-misses     #    2.27% of all L1-dcache accesses  (51.28%)
    26.813710721            175,082      L2-loads                                                      (31.81%)
    26.813710721              5,404      L2-load-misses            #    3.20% of all LL-cache accesses  (31.81%)
    26.813710721            162,965      LLC-loads                                                     (31.81%)
    26.813710721              6,171      LLC-load-misses           #    3.65% of all LL-cache accesses  (31.81%)
    26.864131168         98,013,138      mem_inst_retired.any                                          (31.73%)
    26.864131168            247,722      branch-misses                                                 (31.73%)
    26.864131168        195,854,931      instructions              #    1.50  insn per cycle           (39.66%)
    26.864131168        130,378,756      cycles                                                        (44.05%)
    26.864131168          2,655,820      L1-icache-load-misses                                         (51.98%)
    26.864131168         61,420,768      L1-dcache-loads                                               (52.40%)
    26.864131168          1,469,557      L1-dcache-load-misses     #    2.39% of all L1-dcache accesses  (52.40%)
    26.864131168            174,403      L2-loads                                                      (40.09%)
    26.864131168              4,218      L2-load-misses            #    2.60% of all LL-cache accesses  (32.17%)
    26.864131168            149,682      LLC-loads                                                     (31.74%)
    26.864131168              4,587      LLC-load-misses           #    2.83% of all LL-cache accesses  (31.74%)
    26.914559090         95,718,445      mem_inst_retired.any                                          (31.73%)
    26.914559090            263,341      branch-misses                                                 (31.73%)
    26.914559090        211,376,895      instructions              #    1.62  insn per cycle           (39.66%)
    26.914559090        130,443,857      cycles                                                        (39.66%)
    26.914559090          2,602,440      L1-icache-load-misses                                         (39.66%)
    26.914559090         72,903,393      L1-dcache-loads                                               (47.18%)
    26.914559090          1,236,832      L1-dcache-load-misses     #    1.70% of all L1-dcache accesses  (52.40%)
    26.914559090            149,681      L2-loads                                                      (44.48%)
    26.914559090              5,040      L2-load-misses            #    3.29% of all LL-cache accesses  (44.48%)
    26.914559090            156,579      LLC-loads                                                     (36.97%)
    26.914559090              5,385      LLC-load-misses           #    3.52% of all LL-cache accesses  (31.73%)
    26.964857928         95,282,484      mem_inst_retired.any                                          (33.65%)
    26.964857928            244,495      branch-misses                                                 (31.81%)
    26.964857928        192,827,565      instructions              #    1.48  insn per cycle           (39.76%)
    26.964857928        130,087,587      cycles                                                        (39.76%)
    26.964857928          2,571,108      L1-icache-load-misses                                         (39.76%)
    26.964857928         66,261,197      L1-dcache-loads                                               (39.76%)
    26.964857928          1,312,768      L1-dcache-load-misses     #    1.98% of all L1-dcache accesses  (42.47%)
    26.964857928            133,531      L2-loads                                                      (42.47%)
    26.964857928              4,466      L2-load-misses            #    3.31% of all LL-cache accesses  (44.33%)
    26.964857928            136,448      LLC-loads                                                     (44.34%)
    26.964857928              5,756      LLC-load-misses           #    4.26% of all LL-cache accesses  (41.64%)
    27.015262150        109,810,370      mem_inst_retired.any                                          (44.45%)
    27.015262150            269,588      branch-misses                                                 (38.36%)
    27.015262150        225,894,810      instructions              #    1.73  insn per cycle           (46.29%)
    27.015262150        130,339,348      cycles                                                        (39.67%)
    27.015262150          2,585,560      L1-icache-load-misses                                         (39.67%)
    27.015262150         71,255,551      L1-dcache-loads                                               (39.68%)
    27.015262150          1,358,055      L1-dcache-load-misses     #    1.91% of all L1-dcache accesses  (39.68%)
    27.015262150            176,492      L2-loads                                                      (31.75%)
    27.015262150              6,416      L2-load-misses            #    4.09% of all LL-cache accesses  (37.82%)
    27.015262150            137,267      LLC-loads                                                     (44.45%)
    27.015262150              4,864      LLC-load-misses           #    3.10% of all LL-cache accesses  (44.45%)
    27.065569530        104,332,348      mem_inst_retired.any                                          (44.34%)
    27.065569530            268,021      branch-misses                                                 (44.34%)
    27.065569530        218,348,465      instructions              #    1.68  insn per cycle           (52.29%)
    27.065569530        130,074,654      cycles                                                        (50.98%)
    27.065569530          2,833,199      L1-icache-load-misses                                         (43.03%)
    27.065569530         67,155,044      L1-dcache-loads                                               (39.76%)
    27.065569530          1,421,208      L1-dcache-load-misses     #    2.12% of all L1-dcache accesses  (39.75%)
    27.065569530            179,520      L2-loads                                                      (31.81%)
    27.065569530              6,775      L2-load-misses            #    3.57% of all LL-cache accesses  (31.80%)
    27.065569530            200,518      LLC-loads                                                     (33.10%)
    27.065569530              8,188      LLC-load-misses           #    4.31% of all LL-cache accesses  (41.06%)
    27.115868971        111,326,535      mem_inst_retired.any                                          (36.51%)
    27.115868971            259,874      branch-misses                                                 (44.33%)
    27.115868971        209,616,680      instructions              #    1.61  insn per cycle           (52.28%)
    27.115868971        130,072,309      cycles                                                        (52.28%)
    27.115868971          2,716,042      L1-icache-load-misses                                         (52.28%)
    27.115868971         63,868,589      L1-dcache-loads                                               (47.61%)
    27.115868971          1,484,540      L1-dcache-load-misses     #    2.32% of all L1-dcache accesses  (39.76%)
    27.115868971            170,517      L2-loads                                                      (31.81%)
    27.115868971              7,749      L2-load-misses            #    5.51% of all LL-cache accesses  (31.81%)
    27.115868971            110,720      LLC-loads                                                     (31.81%)
    27.115868971             10,810      LLC-load-misses           #    7.69% of all LL-cache accesses  (31.81%)
    27.166178505        111,182,858      mem_inst_retired.any                                          (31.80%)
    27.166178505            270,287      branch-misses                                                 (31.91%)
    27.166178505        218,896,682      instructions              #    1.68  insn per cycle           (47.82%)
    27.166178505        130,068,968      cycles                                                        (52.29%)
    27.166178505          2,878,210      L1-icache-load-misses                                         (52.30%)
    27.166178505         68,989,503      L1-dcache-loads                                               (52.29%)
    27.166178505          1,370,434      L1-dcache-load-misses     #    1.99% of all L1-dcache accesses  (52.20%)
    27.166178505            187,576      L2-loads                                                      (31.80%)
    27.166178505              6,345      L2-load-misses            #    3.42% of all LL-cache accesses  (31.80%)
    27.166178505            183,644      LLC-loads                                                     (31.80%)
    27.166178505              4,905      LLC-load-misses           #    2.64% of all LL-cache accesses  (31.80%)
    27.216480414        104,554,671      mem_inst_retired.any                                          (31.81%)
    27.216480414            262,123      branch-misses                                                 (31.81%)
    27.216480414        217,697,801      instructions              #    1.67  insn per cycle           (39.76%)
    27.216480414        130,113,134      cycles                                                        (43.24%)
    27.216480414          2,325,461      L1-icache-load-misses                                         (51.18%)
    27.216480414         65,659,042      L1-dcache-loads                                               (52.28%)
    27.216480414          1,341,702      L1-dcache-load-misses     #    2.04% of all L1-dcache accesses  (52.29%)
    27.216480414            186,200      L2-loads                                                      (40.87%)
    27.216480414              6,490      L2-load-misses            #    3.44% of all LL-cache accesses  (32.93%)
    27.216480414            190,587      LLC-loads                                                     (31.81%)
    27.216480414              6,326      LLC-load-misses           #    3.36% of all LL-cache accesses  (31.80%)
    27.266896891         90,282,323      mem_inst_retired.any                                          (31.74%)
    27.266896891            297,793      branch-misses                                                 (31.73%)
    27.266896891        204,134,376      instructions              #    1.57  insn per cycle           (39.67%)
    27.266896891        130,347,429      cycles                                                        (39.66%)
    27.266896891          2,753,486      L1-icache-load-misses                                         (39.67%)
    27.266896891         66,558,196      L1-dcache-loads                                               (46.49%)
    27.266896891          1,302,923      L1-dcache-load-misses     #    1.96% of all L1-dcache accesses  (52.40%)
    27.266896891            168,492      L2-loads                                                      (44.46%)
    27.266896891              7,336      L2-load-misses            #    4.09% of all LL-cache accesses  (44.46%)
    27.266896891            189,959      LLC-loads                                                     (37.66%)
    27.266896891              5,303      LLC-load-misses           #    2.96% of all LL-cache accesses  (31.73%)
    27.317316359         81,364,301      mem_inst_retired.any                                          (34.48%)
    27.317316359            236,799      branch-misses                                                 (31.73%)
    27.317316359        169,814,659      instructions              #    1.30  insn per cycle           (39.66%)
    27.317316359        130,315,870      cycles                                                        (39.66%)
    27.317316359          2,786,437      L1-icache-load-misses                                         (39.66%)
    27.317316359         55,397,119      L1-dcache-loads                                               (39.67%)
    27.317316359          1,458,682      L1-dcache-load-misses     #    2.63% of all L1-dcache accesses  (41.70%)
    27.317316359            183,376      L2-loads                                                      (41.69%)
    27.317316359              6,105      L2-load-misses            #    3.15% of all LL-cache accesses  (44.47%)
    27.317316359            204,611      LLC-loads                                                     (44.47%)
    27.317316359              7,973      LLC-load-misses           #    4.11% of all LL-cache accesses  (42.45%)
    27.367762039         97,612,265      mem_inst_retired.any                                          (44.50%)
    27.367762039            260,197      branch-misses                                                 (39.33%)
    27.367762039        212,071,442      instructions              #    1.63  insn per cycle           (47.26%)
    27.367762039        130,465,544      cycles                                                        (39.64%)
    27.367762039          2,338,071      L1-icache-load-misses                                         (39.64%)
    27.367762039         69,429,610      L1-dcache-loads                                               (39.64%)
    27.367762039          1,232,160      L1-dcache-load-misses     #    1.77% of all L1-dcache accesses  (39.64%)
    27.367762039            164,711      L2-loads                                                      (31.71%)
    27.367762039              3,225      L2-load-misses            #    2.09% of all LL-cache accesses  (36.86%)
    27.367762039            144,124      LLC-loads                                                     (44.50%)
    27.367762039              2,963      LLC-load-misses           #    1.92% of all LL-cache accesses  (44.50%)
    27.418202158        107,083,510      mem_inst_retired.any                                          (44.50%)
    27.418202158            255,854      branch-misses                                                 (44.49%)
    27.418202158        213,712,256      instructions              #    1.64  insn per cycle           (52.40%)
    27.418202158        130,403,087      cycles                                                        (52.10%)
    27.418202158          2,511,899      L1-icache-load-misses                                         (44.17%)
    27.418202158         68,222,166      L1-dcache-loads                                               (39.64%)
    27.418202158          1,480,504      L1-dcache-load-misses     #    2.17% of all L1-dcache accesses  (39.64%)
    27.418202158            146,187      L2-loads                                                      (31.73%)
    27.418202158              2,278      L2-load-misses            #    1.62% of all LL-cache accesses  (31.73%)
    27.418202158            135,065      LLC-loads                                                     (32.02%)
    27.418202158              2,500      LLC-load-misses           #    1.78% of all LL-cache accesses  (39.95%)
    27.468643718         90,834,755      mem_inst_retired.any                                          (35.14%)
    27.468643718            258,329      branch-misses                                                 (43.07%)
    27.468643718        202,553,208      instructions              #    1.55  insn per cycle           (52.42%)
    27.468643718        130,489,701      cycles                                                        (52.42%)
    27.468643718          2,668,691      L1-icache-load-misses                                         (52.42%)
    27.468643718         70,710,804      L1-dcache-loads                                               (49.02%)
    27.468643718          1,531,720      L1-dcache-load-misses     #    2.17% of all L1-dcache accesses  (41.10%)
    27.468643718            151,955      L2-loads                                                      (31.72%)
    27.468643718              4,814      L2-load-misses            #    3.05% of all LL-cache accesses  (31.72%)
    27.468643718            163,709      LLC-loads                                                     (31.72%)
    27.468643718              2,443      LLC-load-misses           #    1.55% of all LL-cache accesses  (31.72%)
    27.518967044        117,305,672      mem_inst_retired.any                                          (31.80%)
    27.518967044            283,596      branch-misses                                                 (31.79%)
    27.518967044        231,504,716      instructions              #    1.78  insn per cycle           (46.26%)
    27.518967044        130,186,307      cycles                                                        (52.30%)
    27.518967044          2,814,661      L1-icache-load-misses                                         (52.30%)
    27.518967044         59,282,178      L1-dcache-loads                                               (52.30%)
    27.518967044          1,405,856      L1-dcache-load-misses     #    2.37% of all L1-dcache accesses  (52.30%)
    27.518967044            179,432      L2-loads                                                      (31.80%)
    27.518967044              3,380      L2-load-misses            #    1.93% of all LL-cache accesses  (31.80%)
    27.518967044            170,798      LLC-loads                                                     (31.80%)
    27.518967044              5,519      LLC-load-misses           #    3.15% of all LL-cache accesses  (31.80%)
    27.569431661        110,672,402      mem_inst_retired.any                                          (31.71%)
    27.569431661            307,531      branch-misses                                                 (31.71%)
    27.569431661        223,669,518      instructions              #    1.71  insn per cycle           (39.63%)
    27.569431661        130,525,012      cycles                                                        (41.52%)
    27.569431661          2,816,501      L1-icache-load-misses                                         (49.45%)
    27.569431661         68,568,388      L1-dcache-loads                                               (52.44%)
    27.569431661          1,316,740      L1-dcache-load-misses     #    1.92% of all L1-dcache accesses  (52.44%)
    27.569431661            168,933      L2-loads                                                      (42.64%)
    27.569431661              4,895      L2-load-misses            #    2.90% of all LL-cache accesses  (34.71%)
    27.569431661            168,113      LLC-loads                                                     (31.71%)
    27.569431661              5,613      LLC-load-misses           #    3.33% of all LL-cache accesses  (31.71%)
    27.619702355         96,876,692      mem_inst_retired.any                                          (31.83%)
    27.619702355            277,493      branch-misses                                                 (31.83%)
    27.619702355        238,524,204      instructions              #    1.83  insn per cycle           (39.78%)
    27.619702355        130,050,815      cycles                                                        (39.78%)
    27.619702355          2,192,701      L1-icache-load-misses                                         (39.78%)
    27.619702355         71,337,818      L1-dcache-loads                                               (44.74%)
    27.619702355          1,306,477      L1-dcache-load-misses     #    1.83% of all L1-dcache accesses  (52.26%)
    27.619702355            191,283      L2-loads                                                      (44.31%)
    27.619702355              5,726      L2-load-misses            #    3.04% of all LL-cache accesses  (44.30%)
    27.619702355            184,979      LLC-loads                                                     (39.36%)
    27.619702355              4,138      LLC-load-misses           #    2.20% of all LL-cache accesses  (31.83%)
    27.669997434         95,016,296      mem_inst_retired.any                                          (35.93%)
    27.669997434            240,464      branch-misses                                                 (31.81%)
    27.669997434        211,682,576      instructions              #    1.63  insn per cycle           (39.76%)
    27.669997434        130,103,840      cycles                                                        (39.76%)
    27.669997434          2,472,087      L1-icache-load-misses                                         (39.76%)
    27.669997434         70,714,081      L1-dcache-loads                                               (39.76%)
    27.669997434          1,269,561      L1-dcache-load-misses     #    1.80% of all L1-dcache accesses  (40.20%)
    27.669997434            161,475      L2-loads                                                      (40.20%)
    27.669997434              6,273      L2-load-misses            #    3.84% of all LL-cache accesses  (44.33%)
    27.669997434            164,968      LLC-loads                                                     (44.33%)
    27.669997434              6,186      LLC-load-misses           #    3.79% of all LL-cache accesses  (43.90%)
    27.720314420        108,300,043      mem_inst_retired.any                                          (44.35%)
    27.720314420            273,024      branch-misses                                                 (40.52%)
    27.720314420        210,291,914      instructions              #    1.62  insn per cycle           (48.47%)
    27.720314420        130,056,500      cycles                                                        (40.52%)
    27.720314420          2,285,269      L1-icache-load-misses                                         (39.74%)
    27.720314420         76,347,948      L1-dcache-loads                                               (39.74%)
    27.720314420          1,174,631      L1-dcache-load-misses     #    1.54% of all L1-dcache accesses  (39.74%)
    27.720314420            153,015      L2-loads                                                      (31.80%)
    27.720314420              6,378      L2-load-misses            #    4.11% of all LL-cache accesses  (35.62%)
    27.720314420            157,281      LLC-loads                                                     (43.57%)
    27.720314420              5,570      LLC-load-misses           #    3.59% of all LL-cache accesses  (44.36%)
#           time             counts unit events
    27.770747132        106,139,836      mem_inst_retired.any                                          (44.48%)
    27.770747132            261,135      branch-misses                                                 (44.48%)
    27.770747132        236,207,333      instructions              #    1.81  insn per cycle           (52.41%)
    27.770747132        130,480,094      cycles                                                        (52.41%)
    27.770747132          2,615,264      L1-icache-load-misses                                         (45.26%)
    27.770747132         71,802,221      L1-dcache-loads                                               (39.66%)
    27.770747132          1,285,693      L1-dcache-load-misses     #    1.79% of all L1-dcache accesses  (39.66%)
    27.770747132            156,578      L2-loads                                                      (31.73%)
    27.770747132              4,784      L2-load-misses            #    3.30% of all LL-cache accesses  (31.73%)
    27.770747132            133,642      LLC-loads                                                     (31.73%)
    27.770747132              4,292      LLC-load-misses           #    2.96% of all LL-cache accesses  (38.86%)
    27.821046391         96,243,191      mem_inst_retired.any                                          (34.16%)
    27.821046391            246,607      branch-misses                                                 (42.11%)
    27.821046391        217,177,863      instructions              #    1.67  insn per cycle           (52.28%)
    27.821046391        130,032,574      cycles                                                        (52.28%)
    27.821046391          2,325,746      L1-icache-load-misses                                         (52.28%)
    27.821046391         75,144,769      L1-dcache-loads                                               (49.95%)
    27.821046391          1,237,480      L1-dcache-load-misses     #    1.65% of all L1-dcache accesses  (42.01%)
    27.821046391            149,985      L2-loads                                                      (31.81%)
    27.821046391              4,734      L2-load-misses            #    3.03% of all LL-cache accesses  (31.81%)
    27.821046391            162,133      LLC-loads                                                     (31.81%)
    27.821046391              4,574      LLC-load-misses           #    2.93% of all LL-cache accesses  (31.81%)
    27.871355832         85,460,588      mem_inst_retired.any                                          (31.80%)
    27.871355832            215,075      branch-misses                                                 (31.80%)
    27.871355832        193,828,558      instructions              #    1.49  insn per cycle           (45.47%)
    27.871355832        130,120,650      cycles                                                        (52.30%)
    27.871355832          2,749,879      L1-icache-load-misses                                         (52.30%)
    27.871355832         71,593,422      L1-dcache-loads                                               (52.30%)
    27.871355832          1,301,337      L1-dcache-load-misses     #    1.82% of all L1-dcache accesses  (52.30%)
    27.871355832            191,929      L2-loads                                                      (31.80%)
    27.871355832              8,430      L2-load-misses            #    4.77% of all LL-cache accesses  (31.80%)
    27.871355832            161,238      LLC-loads                                                     (31.80%)
    27.871355832              4,506      LLC-load-misses           #    2.55% of all LL-cache accesses  (31.80%)
    27.921803767         85,488,052      mem_inst_retired.any                                          (31.72%)
    27.921803767            255,168      branch-misses                                                 (31.72%)
    27.921803767        179,569,855      instructions              #    1.38  insn per cycle           (39.64%)
    27.921803767        130,459,727      cycles                                                        (40.77%)
    27.921803767          1,991,461      L1-icache-load-misses                                         (48.69%)
    27.921803767         67,280,447      L1-dcache-loads                                               (52.42%)
    27.921803767          1,190,751      L1-dcache-load-misses     #    1.77% of all L1-dcache accesses  (52.42%)
    27.921803767            129,277      L2-loads                                                      (43.39%)
    27.921803767              5,385      L2-load-misses            #    4.15% of all LL-cache accesses  (35.47%)
    27.921803767            130,053      LLC-loads                                                     (31.72%)
    27.921803767              4,893      LLC-load-misses           #    3.77% of all LL-cache accesses  (31.72%)
    27.972106845        104,436,362      mem_inst_retired.any                                          (31.81%)
    27.972106845            283,675      branch-misses                                                 (31.80%)
    27.972106845        213,033,589      instructions              #    1.64  insn per cycle           (39.76%)
    27.972106845        130,089,019      cycles                                                        (39.76%)
    27.972106845          2,393,555      L1-icache-load-misses                                         (39.76%)
    27.972106845         71,032,751      L1-dcache-loads                                               (43.97%)
    27.972106845          1,262,291      L1-dcache-load-misses     #    1.78% of all L1-dcache accesses  (51.93%)
    27.972106845            145,287      L2-loads                                                      (44.33%)
    27.972106845              7,256      L2-load-misses            #    4.59% of all LL-cache accesses  (44.34%)
    27.972106845            170,653      LLC-loads                                                     (40.15%)
    27.972106845              7,959      LLC-load-misses           #    5.04% of all LL-cache accesses  (32.20%)
    28.022431388         99,657,671      mem_inst_retired.any                                          (36.77%)
    28.022431388            249,971      branch-misses                                                 (31.79%)
    28.022431388        211,240,774      instructions              #    1.62  insn per cycle           (39.74%)
    28.022431388        130,158,808      cycles                                                        (39.74%)
    28.022431388          2,511,941      L1-icache-load-misses                                         (39.74%)
    28.022431388         75,251,284      L1-dcache-loads                                               (39.74%)
    28.022431388          1,254,847      L1-dcache-load-misses     #    1.67% of all L1-dcache accesses  (39.74%)
    28.022431388            163,881      L2-loads                                                      (39.38%)
    28.022431388              6,354      L2-load-misses            #    3.98% of all LL-cache accesses  (44.36%)
    28.022431388            155,503      LLC-loads                                                     (44.35%)
    28.022431388              4,349      LLC-load-misses           #    2.72% of all LL-cache accesses  (44.35%)
    28.072776409        115,017,407      mem_inst_retired.any                                          (44.39%)
    28.072776409            270,458      branch-misses                                                 (41.42%)
    28.072776409        215,323,103      instructions              #    1.65  insn per cycle           (49.36%)
    28.072776409        130,139,283      cycles                                                        (41.42%)
    28.072776409          2,208,833      L1-icache-load-misses                                         (39.72%)
    28.072776409         64,442,117      L1-dcache-loads                                               (39.72%)
    28.072776409          1,509,388      L1-dcache-load-misses     #    2.34% of all L1-dcache accesses  (39.72%)
    28.072776409            152,292      L2-loads                                                      (31.78%)
    28.072776409              7,456      L2-load-misses            #    5.23% of all LL-cache accesses  (34.74%)
    28.072776409            132,817      LLC-loads                                                     (42.68%)
    28.072776409              7,717      LLC-load-misses           #    5.41% of all LL-cache accesses  (44.39%)
    28.123218229        106,376,236      mem_inst_retired.any                                          (44.49%)
    28.123218229            268,935      branch-misses                                                 (44.49%)
    28.123218229        225,881,501      instructions              #    1.73  insn per cycle           (52.42%)
    28.123218229        130,463,812      cycles                                                        (52.42%)
    28.123218229          2,273,704      L1-icache-load-misses                                         (46.19%)
    28.123218229         73,867,357      L1-dcache-loads                                               (39.65%)
    28.123218229          1,183,910      L1-dcache-load-misses     #    1.60% of all L1-dcache accesses  (39.65%)
    28.123218229            114,180      L2-loads                                                      (31.72%)
    28.123218229              7,962      L2-load-misses            #    6.33% of all LL-cache accesses  (31.72%)
    28.123218229            137,396      LLC-loads                                                     (31.72%)
    28.123218229              6,158      LLC-load-misses           #    4.90% of all LL-cache accesses  (37.93%)
    28.173668656        108,592,897      mem_inst_retired.any                                          (33.12%)
    28.173668656            273,060      branch-misses                                                 (41.05%)
    28.173668656        223,824,213      instructions              #    1.72  insn per cycle           (52.42%)
    28.173668656        130,438,560      cycles                                                        (52.42%)
    28.173668656          2,465,024      L1-icache-load-misses                                         (52.42%)
    28.173668656         73,199,090      L1-dcache-loads                                               (51.04%)
    28.173668656          1,356,346      L1-dcache-load-misses     #    1.85% of all L1-dcache accesses  (43.12%)
    28.173668656            172,956      L2-loads                                                      (31.72%)
    28.173668656              6,687      L2-load-misses            #    3.89% of all LL-cache accesses  (31.72%)
    28.173668656            170,813      LLC-loads                                                     (31.72%)
    28.173668656              4,713      LLC-load-misses           #    2.74% of all LL-cache accesses  (31.72%)
    28.224111519        106,298,062      mem_inst_retired.any                                          (31.72%)
    28.224111519            263,819      branch-misses                                                 (31.72%)
    28.224111519        222,612,827      instructions              #    1.71  insn per cycle           (44.12%)
    28.224111519        130,464,496      cycles                                                        (52.04%)
    28.224111519          2,467,632      L1-icache-load-misses                                         (52.41%)
    28.224111519         79,283,974      L1-dcache-loads                                               (52.42%)
    28.224111519          1,199,410      L1-dcache-load-misses     #    1.51% of all L1-dcache accesses  (52.42%)
    28.224111519            124,087      L2-loads                                                      (32.11%)
    28.224111519              4,605      L2-load-misses            #    3.53% of all LL-cache accesses  (31.72%)
    28.224111519            136,898      LLC-loads                                                     (31.73%)
    28.224111519              4,239      LLC-load-misses           #    3.25% of all LL-cache accesses  (31.72%)
    28.274562424        119,879,261      mem_inst_retired.any                                          (31.71%)
    28.274562424            281,799      branch-misses                                                 (31.71%)
    28.274562424        254,135,589      instructions              #    1.95  insn per cycle           (39.64%)
    28.274562424        130,488,163      cycles                                                        (39.64%)
    28.274562424          2,149,073      L1-icache-load-misses                                         (47.20%)
    28.274562424         80,073,748      L1-dcache-loads                                               (52.43%)
    28.274562424          1,192,203      L1-dcache-load-misses     #    1.49% of all L1-dcache accesses  (52.43%)
    28.274562424            113,775      L2-loads                                                      (44.50%)
    28.274562424              5,841      L2-load-misses            #    5.11% of all LL-cache accesses  (36.96%)
    28.274562424            115,036      LLC-loads                                                     (31.72%)
    28.274562424              6,186      LLC-load-misses           #    5.41% of all LL-cache accesses  (31.71%)
    28.324947814         93,535,530      mem_inst_retired.any                                          (31.75%)
    28.324947814            234,512      branch-misses                                                 (31.75%)
    28.324947814        187,835,268      instructions              #    1.44  insn per cycle           (39.69%)
    28.324947814        130,291,207      cycles                                                        (39.69%)
    28.324947814          2,283,017      L1-icache-load-misses                                         (39.69%)
    28.324947814         67,907,102      L1-dcache-loads                                               (42.40%)
    28.324947814          1,372,871      L1-dcache-load-misses     #    2.02% of all L1-dcache accesses  (50.33%)
    28.324947814            154,365      L2-loads                                                      (44.42%)
    28.324947814              6,942      L2-load-misses            #    4.87% of all LL-cache accesses  (44.42%)
    28.324947814            130,776      LLC-loads                                                     (41.74%)
    28.324947814              7,323      LLC-load-misses           #    5.14% of all LL-cache accesses  (33.81%)
    28.375255014        113,973,476      mem_inst_retired.any                                          (38.42%)
    28.375255014            279,218      branch-misses                                                 (31.80%)
    28.375255014        217,736,256      instructions              #    1.67  insn per cycle           (39.75%)
    28.375255014        130,119,462      cycles                                                        (39.75%)
    28.375255014          2,422,304      L1-icache-load-misses                                         (39.75%)
    28.375255014         64,001,208      L1-dcache-loads                                               (39.75%)
    28.375255014          1,476,460      L1-dcache-load-misses     #    2.31% of all L1-dcache accesses  (39.75%)
    28.375255014            162,789      L2-loads                                                      (37.72%)
    28.375255014              4,965      L2-load-misses            #    3.10% of all LL-cache accesses  (44.35%)
    28.375255014            157,613      LLC-loads                                                     (44.35%)
    28.375255014              5,423      LLC-load-misses           #    3.39% of all LL-cache accesses  (44.35%)
    28.425563387        101,109,094      mem_inst_retired.any                                          (44.34%)
    28.425563387            258,269      branch-misses                                                 (43.01%)
    28.425563387        208,897,885      instructions              #    1.61  insn per cycle           (50.97%)
    28.425563387        130,013,877      cycles                                                        (43.03%)
    28.425563387          2,514,023      L1-icache-load-misses                                         (39.77%)
    28.425563387         70,272,088      L1-dcache-loads                                               (39.74%)
    28.425563387          1,241,331      L1-dcache-load-misses     #    1.77% of all L1-dcache accesses  (39.74%)
    28.425563387            152,843      L2-loads                                                      (31.79%)
    28.425563387              6,317      L2-load-misses            #    3.92% of all LL-cache accesses  (33.12%)
    28.425563387            169,537      LLC-loads                                                     (41.07%)
    28.425563387              4,906      LLC-load-misses           #    3.04% of all LL-cache accesses  (44.35%)
    28.475999001        113,370,598      mem_inst_retired.any                                          (44.41%)
    28.475999001            283,416      branch-misses                                                 (44.54%)
    28.475999001        226,736,239      instructions              #    1.74  insn per cycle           (52.49%)
    28.475999001        130,139,421      cycles                                                        (52.49%)
    28.475999001          2,528,194      L1-icache-load-misses                                         (47.83%)
    28.475999001         74,641,888      L1-dcache-loads                                               (39.72%)
    28.475999001          1,216,618      L1-dcache-load-misses     #    1.63% of all L1-dcache accesses  (39.56%)
    28.475999001            159,661      L2-loads                                                      (31.62%)
    28.475999001              6,809      L2-load-misses            #    4.66% of all LL-cache accesses  (31.62%)
    28.475999001            132,884      LLC-loads                                                     (31.78%)
    28.475999001              5,994      LLC-load-misses           #    4.10% of all LL-cache accesses  (36.43%)
    28.526429161         90,433,922      mem_inst_retired.any                                          (31.72%)
    28.526429161            242,514      branch-misses                                                 (39.52%)
    28.526429161        188,524,952      instructions              #    1.45  insn per cycle           (52.41%)
    28.526429161        130,449,623      cycles                                                        (52.41%)
    28.526429161          2,475,557      L1-icache-load-misses                                         (52.41%)
    28.526429161         65,296,446      L1-dcache-loads                                               (52.41%)
    28.526429161          1,290,807      L1-dcache-load-misses     #    1.98% of all L1-dcache accesses  (44.64%)
    28.526429161            157,672      L2-loads                                                      (31.73%)
    28.526429161              6,190      L2-load-misses            #    4.01% of all LL-cache accesses  (31.72%)
    28.526429161            150,696      LLC-loads                                                     (31.72%)
    28.526429161              7,675      LLC-load-misses           #    4.98% of all LL-cache accesses  (31.73%)
    28.576880457         90,179,104      mem_inst_retired.any                                          (31.52%)
    28.576880457            240,132      branch-misses                                                 (31.52%)
    28.576880457        196,930,660      instructions              #    1.51  insn per cycle           (42.45%)
    28.576880457        130,107,444      cycles                                                        (50.58%)
    28.576880457          2,330,095      L1-icache-load-misses                                         (52.58%)
    28.576880457         72,875,719      L1-dcache-loads                                               (52.58%)
    28.576880457          1,386,148      L1-dcache-load-misses     #    1.90% of all L1-dcache accesses  (52.57%)
    28.576880457            153,202      L2-loads                                                      (33.72%)
    28.576880457              5,851      L2-load-misses            #    3.74% of all LL-cache accesses  (31.81%)
    28.576880457            159,283      LLC-loads                                                     (31.62%)
    28.576880457              7,118      LLC-load-misses           #    4.56% of all LL-cache accesses  (31.52%)
    28.627203383        112,241,467      mem_inst_retired.any                                          (31.79%)
    28.627203383            286,756      branch-misses                                                 (31.79%)
    28.627203383        216,959,702      instructions              #    1.67  insn per cycle           (39.74%)
    28.627203383        130,139,102      cycles                                                        (39.74%)
    28.627203383          2,243,276      L1-icache-load-misses                                         (45.79%)
    28.627203383         74,935,091      L1-dcache-loads                                               (52.31%)
    28.627203383          1,275,523      L1-dcache-load-misses     #    1.70% of all L1-dcache accesses  (52.31%)
    28.627203383            148,698      L2-loads                                                      (44.36%)
    28.627203383              6,295      L2-load-misses            #    3.85% of all LL-cache accesses  (38.33%)
    28.627203383            178,232      LLC-loads                                                     (31.80%)
    28.627203383              5,434      LLC-load-misses           #    3.32% of all LL-cache accesses  (31.80%)
    28.677669141         90,741,241      mem_inst_retired.any                                          (31.84%)
    28.677669141            238,340      branch-misses                                                 (31.84%)
    28.677669141        191,091,292      instructions              #    1.47  insn per cycle           (39.59%)
    28.677669141        129,824,977      cycles                                                        (39.45%)
    28.677669141          2,262,472      L1-icache-load-misses                                         (39.36%)
    28.677669141         62,735,262      L1-dcache-loads                                               (40.80%)
    28.677669141          1,446,727      L1-dcache-load-misses     #    2.31% of all L1-dcache accesses  (48.75%)
    28.677669141            161,632      L2-loads                                                      (44.63%)
    28.677669141              4,807      L2-load-misses            #    2.86% of all LL-cache accesses  (44.72%)
    28.677669141            173,989      LLC-loads                                                     (43.30%)
    28.677669141              5,217      LLC-load-misses           #    3.11% of all LL-cache accesses  (35.34%)
    28.727967630         88,426,721      mem_inst_retired.any                                          (39.83%)
    28.727967630            230,521      branch-misses                                                 (31.89%)
    28.727967630        183,264,614      instructions              #    1.41  insn per cycle           (39.85%)
    28.727967630        130,068,160      cycles                                                        (39.76%)
    28.727967630          2,259,423      L1-icache-load-misses                                         (39.76%)
    28.727967630         61,091,758      L1-dcache-loads                                               (39.76%)
    28.727967630          1,441,584      L1-dcache-load-misses     #    2.36% of all L1-dcache accesses  (39.76%)
    28.727967630            161,184      L2-loads                                                      (36.29%)
    28.727967630              5,737      L2-load-misses            #    3.53% of all LL-cache accesses  (44.23%)
    28.727967630            163,552      LLC-loads                                                     (44.33%)
    28.727967630              5,718      LLC-load-misses           #    3.52% of all LL-cache accesses  (44.33%)
    28.778297337         94,043,921      mem_inst_retired.any                                          (44.35%)
    28.778297337            261,478      branch-misses                                                 (44.53%)
    28.778297337        206,482,867      instructions              #    1.59  insn per cycle           (52.50%)
    28.778297337        129,611,333      cycles                                                        (44.61%)
    28.778297337          2,531,177      L1-icache-load-misses                                         (39.88%)
    28.778297337         70,399,598      L1-dcache-loads                                               (39.69%)
    28.778297337          1,274,246      L1-dcache-load-misses     #    1.81% of all L1-dcache accesses  (39.70%)
    28.778297337            170,044      L2-loads                                                      (31.73%)
    28.778297337              4,939      L2-load-misses            #    2.86% of all LL-cache accesses  (31.54%)
    28.778297337            175,054      LLC-loads                                                     (39.61%)
    28.778297337              4,475      LLC-load-misses           #    2.59% of all LL-cache accesses  (44.35%)
    28.828600835        108,073,253      mem_inst_retired.any                                          (42.93%)
    28.828600835            275,974      branch-misses                                                 (44.26%)
    28.828600835        239,003,023      instructions              #    1.84  insn per cycle           (52.23%)
    28.828600835        129,782,498      cycles                                                        (52.20%)
    28.828600835          2,669,706      L1-icache-load-misses                                         (48.97%)
    28.828600835         68,277,233      L1-dcache-loads                                               (41.16%)
    28.828600835          1,289,414      L1-dcache-load-misses     #    1.89% of all L1-dcache accesses  (39.80%)
    28.828600835            127,871      L2-loads                                                      (31.87%)
    28.828600835              4,214      L2-load-misses            #    3.18% of all LL-cache accesses  (31.86%)
    28.828600835            137,079      LLC-loads                                                     (31.86%)
    28.828600835              5,313      LLC-load-misses           #    4.01% of all LL-cache accesses  (35.08%)
    28.879047626        115,107,848      mem_inst_retired.any                                          (31.56%)
    28.879047626            256,571      branch-misses                                                 (38.17%)
    28.879047626        226,972,822      instructions              #    1.74  insn per cycle           (52.32%)
    28.879047626        130,180,466      cycles                                                        (52.47%)
    28.879047626          2,345,094      L1-icache-load-misses                                         (52.47%)
    28.879047626         70,356,322      L1-dcache-loads                                               (52.55%)
    28.879047626          1,232,156      L1-dcache-load-misses     #    1.75% of all L1-dcache accesses  (45.97%)
    28.879047626            138,258      L2-loads                                                      (31.79%)
    28.879047626              3,878      L2-load-misses            #    2.72% of all LL-cache accesses  (31.79%)
    28.879047626            147,320      LLC-loads                                                     (31.64%)
    28.879047626              5,129      LLC-load-misses           #    3.59% of all LL-cache accesses  (31.64%)
    28.929479048        120,838,191      mem_inst_retired.any                                          (31.73%)
    28.929479048            258,282      branch-misses                                                 (31.72%)
    28.929479048        227,589,465      instructions              #    1.74  insn per cycle           (41.39%)
    28.929479048        130,453,406      cycles                                                        (49.32%)
    28.929479048          2,232,972      L1-icache-load-misses                                         (52.41%)
    28.929479048         77,509,729      L1-dcache-loads                                               (52.40%)
    28.929479048          1,180,671      L1-dcache-load-misses     #    1.52% of all L1-dcache accesses  (52.41%)
    28.929479048            134,414      L2-loads                                                      (34.83%)
    28.929479048              4,005      L2-load-misses            #    2.92% of all LL-cache accesses  (31.73%)
    28.929479048            140,340      LLC-loads                                                     (31.73%)
    28.929479048              4,320      LLC-load-misses           #    3.14% of all LL-cache accesses  (31.73%)
    28.979899455        106,227,459      mem_inst_retired.any                                          (31.77%)
    28.979899455            270,690      branch-misses                                                 (31.65%)
    28.979899455        212,125,918      instructions              #    1.63  insn per cycle           (39.59%)
    28.979899455        130,215,203      cycles                                                        (39.59%)
    28.979899455          2,448,320      L1-icache-load-misses                                         (44.45%)
    28.979899455         70,882,347      L1-dcache-loads                                               (52.35%)
    28.979899455          1,210,733      L1-dcache-load-misses     #    1.71% of all L1-dcache accesses  (52.46%)
    28.979899455            131,768      L2-loads                                                      (44.52%)
    28.979899455              6,455      L2-load-misses            #    4.81% of all LL-cache accesses  (39.69%)
    28.979899455            136,735      LLC-loads                                                     (31.77%)
    28.979899455              5,461      LLC-load-misses           #    4.07% of all LL-cache accesses  (31.77%)
#           time             counts unit events
    29.030322180         93,768,075      mem_inst_retired.any                                          (31.74%)
    29.030322180            254,232      branch-misses                                                 (31.74%)
    29.030322180        221,078,426      instructions              #    1.70  insn per cycle           (39.67%)
    29.030322180        130,327,870      cycles                                                        (39.65%)
    29.030322180          2,577,756      L1-icache-load-misses                                         (39.65%)
    29.030322180         73,172,605      L1-dcache-loads                                               (39.70%)
    29.030322180          1,183,355      L1-dcache-load-misses     #    1.62% of all L1-dcache accesses  (47.62%)
    29.030322180            150,460      L2-loads                                                      (44.48%)
    29.030322180              3,253      L2-load-misses            #    2.14% of all LL-cache accesses  (44.48%)
    29.030322180            153,328      LLC-loads                                                     (44.45%)
    29.030322180              4,049      LLC-load-misses           #    2.67% of all LL-cache accesses  (36.52%)
    29.080752388         89,543,178      mem_inst_retired.any                                          (41.35%)
    29.080752388            229,240      branch-misses                                                 (33.41%)
    29.080752388        201,967,961      instructions              #    1.55  insn per cycle           (41.35%)
    29.080752388        130,258,005      cycles                                                        (39.71%)
    29.080752388          2,637,265      L1-icache-load-misses                                         (39.70%)
    29.080752388         70,953,933      L1-dcache-loads                                               (39.57%)
    29.080752388          1,246,629      L1-dcache-load-misses     #    1.76% of all L1-dcache accesses  (39.57%)
    29.080752388            127,379      L2-loads                                                      (34.81%)
    29.080752388              4,783      L2-load-misses            #    3.71% of all LL-cache accesses  (42.75%)
    29.080752388            130,123      LLC-loads                                                     (44.54%)
    29.080752388              4,411      LLC-load-misses           #    3.43% of all LL-cache accesses  (44.54%)
    29.131211629        110,536,145      mem_inst_retired.any                                          (44.51%)
    29.131211629            259,408      branch-misses                                                 (44.51%)
    29.131211629        228,302,281      instructions              #    1.75  insn per cycle           (52.44%)
    29.131211629        130,469,468      cycles                                                        (46.16%)
    29.131211629          2,255,581      L1-icache-load-misses                                         (39.63%)
    29.131211629         71,456,007      L1-dcache-loads                                               (39.63%)
    29.131211629          1,264,991      L1-dcache-load-misses     #    1.77% of all L1-dcache accesses  (39.64%)
    29.131211629            149,715      L2-loads                                                      (31.71%)
    29.131211629              6,966      L2-load-misses            #    4.69% of all LL-cache accesses  (31.71%)
    29.131211629            147,258      LLC-loads                                                     (37.98%)
    29.131211629              6,250      LLC-load-misses           #    4.21% of all LL-cache accesses  (44.51%)
    29.181599901        111,733,907      mem_inst_retired.any                                          (40.92%)
    29.181599901            257,863      branch-misses                                                 (44.25%)
    29.181599901        208,174,937      instructions              #    1.60  insn per cycle           (52.22%)
    29.181599901        129,742,339      cycles                                                        (52.60%)
    29.181599901          2,427,777      L1-icache-load-misses                                         (51.19%)
    29.181599901         72,895,365      L1-dcache-loads                                               (43.22%)
    29.181599901          1,204,152      L1-dcache-load-misses     #    1.65% of all L1-dcache accesses  (39.80%)
    29.181599901            136,682      L2-loads                                                      (31.83%)
    29.181599901              3,836      L2-load-misses            #    2.82% of all LL-cache accesses  (31.83%)
    29.181599901            135,573      LLC-loads                                                     (31.45%)
    29.181599901              4,499      LLC-load-misses           #    3.30% of all LL-cache accesses  (32.92%)
    29.232056821         88,272,246      mem_inst_retired.any                                          (31.71%)
    29.232056821            233,260      branch-misses                                                 (36.32%)
    29.232056821        213,970,366      instructions              #    1.64  insn per cycle           (52.17%)
    29.232056821        130,467,827      cycles                                                        (52.43%)
    29.232056821          2,078,111      L1-icache-load-misses                                         (52.43%)
    29.232056821         73,500,314      L1-dcache-loads                                               (52.43%)
    29.232056821          1,142,827      L1-dcache-load-misses     #    1.55% of all L1-dcache accesses  (47.84%)
    29.232056821            122,044      L2-loads                                                      (31.71%)
    29.232056821              6,517      L2-load-misses            #    4.91% of all LL-cache accesses  (31.71%)
    29.232056821            143,445      LLC-loads                                                     (31.71%)
    29.232056821              3,591      LLC-load-misses           #    2.71% of all LL-cache accesses  (31.71%)
    29.282510589         89,848,072      mem_inst_retired.any                                          (31.80%)
    29.282510589            251,491      branch-misses                                                 (31.52%)
    29.282510589        196,561,565      instructions              #    1.51  insn per cycle           (39.47%)
    29.282510589        130,132,986      cycles                                                        (47.16%)
    29.282510589          2,522,928      L1-icache-load-misses                                         (52.30%)
    29.282510589         70,002,524      L1-dcache-loads                                               (52.30%)
    29.282510589          1,325,116      L1-dcache-load-misses     #    1.89% of all L1-dcache accesses  (52.58%)
    29.282510589            179,805      L2-loads                                                      (36.95%)
    29.282510589              3,374      L2-load-misses            #    1.83% of all LL-cache accesses  (31.80%)
    29.282510589            189,588      LLC-loads                                                     (31.80%)
    29.282510589              4,704      LLC-load-misses           #    2.55% of all LL-cache accesses  (31.80%)
    29.332971419        117,122,036      mem_inst_retired.any                                          (31.71%)
    29.332971419            278,982      branch-misses                                                 (31.71%)
    29.332971419        222,128,530      instructions              #    1.70  insn per cycle           (39.63%)
    29.332971419        130,469,951      cycles                                                        (39.63%)
    29.332971419          2,227,070      L1-icache-load-misses                                         (42.43%)
    29.332971419         64,836,049      L1-dcache-loads                                               (50.35%)
    29.332971419          1,408,944      L1-dcache-load-misses     #    2.17% of all L1-dcache accesses  (52.44%)
    29.332971419            140,996      L2-loads                                                      (44.51%)
    29.332971419              5,911      L2-load-misses            #    4.27% of all LL-cache accesses  (41.73%)
    29.332971419            135,866      LLC-loads                                                     (33.81%)
    29.332971419              5,143      LLC-load-misses           #    3.72% of all LL-cache accesses  (31.71%)
    29.383432686        107,098,088      mem_inst_retired.any                                          (31.77%)
    29.383432686            222,811      branch-misses                                                 (31.77%)
    29.383432686        206,477,713      instructions              #    1.59  insn per cycle           (39.71%)
    29.383432686        130,237,165      cycles                                                        (39.71%)
    29.383432686          2,228,389      L1-icache-load-misses                                         (39.71%)
    29.383432686         68,694,997      L1-dcache-loads                                               (39.51%)
    29.383432686          1,306,587      L1-dcache-load-misses     #    1.90% of all L1-dcache accesses  (45.37%)
    29.383432686            174,142      L2-loads                                                      (44.40%)
    29.383432686              6,681      L2-load-misses            #    4.31% of all LL-cache accesses  (44.40%)
    29.383432686            135,949      LLC-loads                                                     (44.61%)
    29.383432686              5,345      LLC-load-misses           #    3.45% of all LL-cache accesses  (38.76%)
    29.433875211        107,449,582      mem_inst_retired.any                                          (43.50%)
    29.433875211            272,219      branch-misses                                                 (35.57%)
    29.433875211        226,222,796      instructions              #    1.73  insn per cycle           (43.51%)
    29.433875211        130,425,836      cycles                                                        (39.64%)
    29.433875211          2,792,232      L1-icache-load-misses                                         (39.64%)
    29.433875211         61,294,693      L1-dcache-loads                                               (39.66%)
    29.433875211          1,721,419      L1-dcache-load-misses     #    2.81% of all L1-dcache accesses  (39.66%)
    29.433875211            194,645      L2-loads                                                      (32.68%)
    29.433875211              2,900      L2-load-misses            #    1.59% of all LL-cache accesses  (40.61%)
    29.433875211            170,535      LLC-loads                                                     (44.49%)
    29.433875211              4,890      LLC-load-misses           #    2.68% of all LL-cache accesses  (44.49%)
    29.484169600         89,431,881      mem_inst_retired.any                                          (44.24%)
    29.484169600            243,701      branch-misses                                                 (44.24%)
    29.484169600        208,371,801      instructions              #    1.61  insn per cycle           (52.21%)
    29.484169600        129,782,263      cycles                                                        (48.30%)
    29.484169600          2,483,113      L1-icache-load-misses                                         (40.33%)
    29.484169600         68,270,511      L1-dcache-loads                                               (39.82%)
    29.484169600          1,356,119      L1-dcache-load-misses     #    1.99% of all L1-dcache accesses  (39.82%)
    29.484169600            168,365      L2-loads                                                      (31.85%)
    29.484169600              5,704      L2-load-misses            #    3.50% of all LL-cache accesses  (31.85%)
    29.484169600            157,349      LLC-loads                                                     (35.78%)
    29.484169600              4,499      LLC-load-misses           #    2.76% of all LL-cache accesses  (43.74%)
    29.534475044        118,129,147      mem_inst_retired.any                                          (39.23%)
    29.534475044            286,818      branch-misses                                                 (44.23%)
    29.534475044        248,099,508      instructions              #    1.91  insn per cycle           (52.20%)
    29.534475044        129,850,216      cycles                                                        (52.20%)
    29.534475044          2,540,890      L1-icache-load-misses                                         (52.20%)
    29.534475044         75,179,545      L1-dcache-loads                                               (44.86%)
    29.534475044          1,239,836      L1-dcache-load-misses     #    1.65% of all L1-dcache accesses  (39.83%)
    29.534475044            119,185      L2-loads                                                      (31.87%)
    29.534475044              6,517      L2-load-misses            #    5.19% of all LL-cache accesses  (31.87%)
    29.534475044            132,179      LLC-loads                                                     (31.86%)
    29.534475044              7,573      LLC-load-misses           #    6.03% of all LL-cache accesses  (31.86%)
    29.584930055        107,200,136      mem_inst_retired.any                                          (31.76%)
    29.584930055            270,546      branch-misses                                                 (34.49%)
    29.584930055        212,337,440      instructions              #    1.63  insn per cycle           (50.37%)
    29.584930055        130,275,744      cycles                                                        (52.36%)
    29.584930055          2,217,703      L1-icache-load-misses                                         (52.36%)
    29.584930055         71,564,232      L1-dcache-loads                                               (52.37%)
    29.584930055          1,108,463      L1-dcache-load-misses     #    1.55% of all L1-dcache accesses  (49.65%)
    29.584930055            100,665      L2-loads                                                      (31.76%)
    29.584930055              7,374      L2-load-misses            #    6.64% of all LL-cache accesses  (31.76%)
    29.584930055            121,468      LLC-loads                                                     (31.76%)
    29.584930055              7,749      LLC-load-misses           #    6.98% of all LL-cache accesses  (31.76%)
    29.635371530        114,271,709      mem_inst_retired.any                                          (31.72%)
    29.635371530            261,956      branch-misses                                                 (31.72%)
    29.635371530        246,254,225      instructions              #    1.89  insn per cycle           (39.66%)
    29.635371530        130,472,887      cycles                                                        (45.60%)
    29.635371530          2,306,010      L1-icache-load-misses                                         (52.41%)
    29.635371530         81,900,349      L1-dcache-loads                                               (52.41%)
    29.635371530          1,184,894      L1-dcache-load-misses     #    1.45% of all L1-dcache accesses  (52.41%)
    29.635371530            140,012      L2-loads                                                      (38.56%)
    29.635371530              5,915      L2-load-misses            #    4.32% of all LL-cache accesses  (31.73%)
    29.635371530            134,059      LLC-loads                                                     (31.73%)
    29.635371530              5,853      LLC-load-misses           #    4.27% of all LL-cache accesses  (31.72%)
    29.685819415        101,168,295      mem_inst_retired.any                                          (31.72%)
    29.685819415            298,329      branch-misses                                                 (31.71%)
    29.685819415        213,397,515      instructions              #    1.64  insn per cycle           (39.64%)
    29.685819415        130,392,503      cycles                                                        (39.64%)
    29.685819415          2,842,385      L1-icache-load-misses                                         (40.73%)
    29.685819415         63,557,531      L1-dcache-loads                                               (48.66%)
    29.685819415          1,322,374      L1-dcache-load-misses     #    2.08% of all L1-dcache accesses  (52.42%)
    29.685819415            175,983      L2-loads                                                      (44.50%)
    29.685819415              7,149      L2-load-misses            #    4.04% of all LL-cache accesses  (43.43%)
    29.685819415            177,507      LLC-loads                                                     (35.51%)
    29.685819415              8,351      LLC-load-misses           #    4.72% of all LL-cache accesses  (31.72%)
    29.736256166        102,662,244      mem_inst_retired.any                                          (32.37%)
    29.736256166            271,965      branch-misses                                                 (31.72%)
    29.736256166        215,017,884      instructions              #    1.65  insn per cycle           (39.65%)
    29.736256166        130,406,304      cycles                                                        (39.65%)
    29.736256166          2,157,843      L1-icache-load-misses                                         (39.66%)
    29.736256166         70,722,131      L1-dcache-loads                                               (39.66%)
    29.736256166          1,253,777      L1-dcache-load-misses     #    1.77% of all L1-dcache accesses  (43.82%)
    29.736256166            136,617      L2-loads                                                      (43.82%)
    29.736256166              6,999      L2-load-misses            #    5.12% of all LL-cache accesses  (44.48%)
    29.736256166            136,671      LLC-loads                                                     (44.48%)
    29.736256166              6,719      LLC-load-misses           #    4.92% of all LL-cache accesses  (40.33%)
    29.786703411        107,462,925      mem_inst_retired.any                                          (44.49%)
    29.786703411            294,675      branch-misses                                                 (37.23%)
    29.786703411        229,824,247      instructions              #    1.76  insn per cycle           (45.16%)
    29.786703411        130,491,158      cycles                                                        (39.64%)
    29.786703411          2,517,787      L1-icache-load-misses                                         (39.64%)
    29.786703411         73,098,788      L1-dcache-loads                                               (39.64%)
    29.786703411          1,241,391      L1-dcache-load-misses     #    1.70% of all L1-dcache accesses  (39.64%)
    29.786703411            121,599      L2-loads                                                      (31.72%)
    29.786703411              4,252      L2-load-misses            #    2.91% of all LL-cache accesses  (38.97%)
    29.786703411            170,191      LLC-loads                                                     (44.49%)
    29.786703411              3,865      LLC-load-misses           #    2.65% of all LL-cache accesses  (44.49%)
    29.837074072        112,202,073      mem_inst_retired.any                                          (44.42%)
    29.837074072            250,836      branch-misses                                                 (44.42%)
    29.837074072        207,876,380      instructions              #    1.60  insn per cycle           (52.36%)
    29.837074072        130,251,481      cycles                                                        (49.95%)
    29.837074072          2,619,694      L1-icache-load-misses                                         (42.02%)
    29.837074072         60,037,555      L1-dcache-loads                                               (39.68%)
    29.837074072          1,571,863      L1-dcache-load-misses     #    2.62% of all L1-dcache accesses  (39.68%)
    29.837074072            156,254      L2-loads                                                      (31.74%)
    29.837074072              5,156      L2-load-misses            #    3.51% of all LL-cache accesses  (31.75%)
    29.837074072            137,460      LLC-loads                                                     (34.17%)
    29.837074072              6,172      LLC-load-misses           #    4.20% of all LL-cache accesses  (42.11%)
    29.887487205         98,867,797      mem_inst_retired.any                                          (37.40%)
    29.887487205            280,400      branch-misses                                                 (44.46%)
    29.887487205        218,939,123      instructions              #    1.68  insn per cycle           (52.40%)
    29.887487205        130,377,387      cycles                                                        (52.38%)
    29.887487205          2,455,020      L1-icache-load-misses                                         (52.39%)
    29.887487205         72,949,652      L1-dcache-loads                                               (46.76%)
    29.887487205          1,188,296      L1-dcache-load-misses     #    1.63% of all L1-dcache accesses  (39.68%)
    29.887487205            154,986      L2-loads                                                      (31.74%)
    29.887487205              6,020      L2-load-misses            #    3.82% of all LL-cache accesses  (31.74%)
    29.887487205            160,597      LLC-loads                                                     (31.75%)
    29.887487205              5,254      LLC-load-misses           #    3.33% of all LL-cache accesses  (31.74%)
    29.937954567         95,210,472      mem_inst_retired.any                                          (31.70%)
    29.937954567            237,587      branch-misses                                                 (32.57%)
    29.937954567        185,925,966      instructions              #    1.43  insn per cycle           (48.41%)
    29.937954567        130,461,566      cycles                                                        (52.44%)
    29.937954567          2,719,999      L1-icache-load-misses                                         (52.44%)
    29.937954567         68,355,220      L1-dcache-loads                                               (52.44%)
    29.937954567          1,378,842      L1-dcache-load-misses     #    2.02% of all L1-dcache accesses  (51.60%)
    29.937954567            161,917      L2-loads                                                      (31.71%)
    29.937954567              6,839      L2-load-misses            #    4.53% of all LL-cache accesses  (31.71%)
    29.937954567            139,914      LLC-loads                                                     (31.71%)
    29.937954567              4,421      LLC-load-misses           #    2.93% of all LL-cache accesses  (31.71%)
    29.988395815        125,698,096      mem_inst_retired.any                                          (31.72%)
    29.988395815            277,010      branch-misses                                                 (31.72%)
    29.988395815        237,306,672      instructions              #    1.82  insn per cycle           (39.65%)
    29.988395815        130,491,373      cycles                                                        (43.56%)
    29.988395815          2,646,009      L1-icache-load-misses                                         (51.48%)
    29.988395815         63,196,816      L1-dcache-loads                                               (52.41%)
    29.988395815          1,295,443      L1-dcache-load-misses     #    2.05% of all L1-dcache accesses  (52.41%)
    29.988395815            124,317      L2-loads                                                      (40.59%)
    29.988395815              4,475      L2-load-misses            #    4.02% of all LL-cache accesses  (32.67%)
    29.988395815             98,575      LLC-loads                                                     (31.72%)
    29.988395815              6,929      LLC-load-misses           #    6.22% of all LL-cache accesses  (31.72%)
    30.038825333        113,845,132      mem_inst_retired.any                                          (31.72%)
    30.038825333            279,301      branch-misses                                                 (31.72%)
    30.038825333        229,092,571      instructions              #    1.76  insn per cycle           (39.65%)
    30.038825333        130,399,958      cycles                                                        (39.65%)
    30.038825333          2,395,785      L1-icache-load-misses                                         (39.65%)
    30.038825333         82,499,311      L1-dcache-loads                                               (46.65%)
    30.038825333          1,156,385      L1-dcache-load-misses     #    1.40% of all L1-dcache accesses  (52.41%)
    30.038825333            128,343      L2-loads                                                      (44.49%)
    30.038825333              4,493      L2-load-misses            #    3.53% of all LL-cache accesses  (44.49%)
    30.038825333            126,485      LLC-loads                                                     (37.50%)
    30.038825333              5,166      LLC-load-misses           #    4.05% of all LL-cache accesses  (31.72%)
    30.089270888        104,834,253      mem_inst_retired.any                                          (34.38%)
    30.089270888            272,794      branch-misses                                                 (31.72%)
    30.089270888        237,281,854      instructions              #    1.82  insn per cycle           (39.64%)
    30.089270888        130,469,127      cycles                                                        (39.65%)
    30.089270888          2,443,221      L1-icache-load-misses                                         (39.64%)
    30.089270888         74,242,519      L1-dcache-loads                                               (39.65%)
    30.089270888          1,222,685      L1-dcache-load-misses     #    1.65% of all L1-dcache accesses  (41.81%)
    30.089270888            133,290      L2-loads                                                      (41.81%)
    30.089270888              6,029      L2-load-misses            #    4.66% of all LL-cache accesses  (44.50%)
    30.089270888            125,492      LLC-loads                                                     (44.49%)
    30.089270888              6,537      LLC-load-misses           #    5.05% of all LL-cache accesses  (42.34%)
    30.139706175        117,463,508      mem_inst_retired.any                                          (44.49%)
    30.139706175            257,414      branch-misses                                                 (39.22%)
    30.139706175        231,552,157      instructions              #    1.78  insn per cycle           (47.16%)
    30.139706175        130,421,402      cycles                                                        (39.65%)
    30.139706175          2,238,839      L1-icache-load-misses                                         (39.65%)
    30.139706175         76,123,724      L1-dcache-loads                                               (39.65%)
    30.139706175          1,218,666      L1-dcache-load-misses     #    1.60% of all L1-dcache accesses  (39.65%)
    30.139706175            139,974      L2-loads                                                      (31.72%)
    30.139706175              4,249      L2-load-misses            #    3.16% of all LL-cache accesses  (36.97%)
    30.139706175            129,177      LLC-loads                                                     (44.49%)
    30.139706175              6,527      LLC-load-misses           #    4.85% of all LL-cache accesses  (44.49%)
    30.190141346         98,111,027      mem_inst_retired.any                                          (44.48%)
    30.190141346            261,637      branch-misses                                                 (44.48%)
    30.190141346        228,948,609      instructions              #    1.76  insn per cycle           (52.41%)
    30.190141346        130,387,477      cycles                                                        (51.98%)
    30.190141346          2,288,416      L1-icache-load-misses                                         (44.06%)
    30.190141346         80,780,245      L1-dcache-loads                                               (39.66%)
    30.190141346          1,147,288      L1-dcache-load-misses     #    1.42% of all L1-dcache accesses  (39.66%)
    30.190141346            128,359      L2-loads                                                      (31.73%)
    30.190141346              5,891      L2-load-misses            #    4.18% of all LL-cache accesses  (31.73%)
    30.190141346            153,702      LLC-loads                                                     (32.14%)
    30.190141346              3,853      LLC-load-misses           #    2.73% of all LL-cache accesses  (40.06%)
    30.240586232        100,473,800      mem_inst_retired.any                                          (35.26%)
    30.240586232            288,822      branch-misses                                                 (43.19%)
    30.240586232        223,151,233      instructions              #    1.71  insn per cycle           (52.42%)
    30.240586232        130,418,408      cycles                                                        (52.42%)
    30.240586232          2,401,485      L1-icache-load-misses                                         (52.42%)
    30.240586232         71,519,384      L1-dcache-loads                                               (48.90%)
    30.240586232          1,209,284      L1-dcache-load-misses     #    1.69% of all L1-dcache accesses  (40.97%)
    30.240586232            145,914      L2-loads                                                      (31.72%)
    30.240586232              5,485      L2-load-misses            #    3.64% of all LL-cache accesses  (31.72%)
    30.240586232            155,557      LLC-loads                                                     (31.72%)
    30.240586232              4,936      LLC-load-misses           #    3.27% of all LL-cache accesses  (31.72%)
#           time             counts unit events
    30.291022956        107,690,262      mem_inst_retired.any                                          (31.72%)
    30.291022956            275,599      branch-misses                                                 (31.72%)
    30.291022956        219,456,165      instructions              #    1.68  insn per cycle           (46.27%)
    30.291022956        130,447,943      cycles                                                        (52.41%)
    30.291022956          2,623,752      L1-icache-load-misses                                         (52.42%)
    30.291022956         72,144,787      L1-dcache-loads                                               (52.42%)
    30.291022956          1,383,665      L1-dcache-load-misses     #    1.92% of all L1-dcache accesses  (52.42%)
    30.291022956            146,536      L2-loads                                                      (31.73%)
    30.291022956              5,510      L2-load-misses            #    4.15% of all LL-cache accesses  (31.72%)
    30.291022956            118,895      LLC-loads                                                     (31.72%)
    30.291022956              7,335      LLC-load-misses           #    5.53% of all LL-cache accesses  (31.72%)
    30.341466978         94,541,812      mem_inst_retired.any                                          (31.72%)
    30.341466978            229,729      branch-misses                                                 (31.72%)
    30.341466978        206,289,417      instructions              #    1.58  insn per cycle           (39.65%)
    30.341466978        130,441,692      cycles                                                        (41.43%)
    30.341466978          2,402,429      L1-icache-load-misses                                         (49.36%)
    30.341466978         75,699,930      L1-dcache-loads                                               (52.42%)
    30.341466978          1,185,174      L1-dcache-load-misses     #    1.57% of all L1-dcache accesses  (52.42%)
    30.341466978            120,497      L2-loads                                                      (42.72%)
    30.341466978              4,575      L2-load-misses            #    3.57% of all LL-cache accesses  (34.80%)
    30.341466978            135,982      LLC-loads                                                     (31.72%)
    30.341466978              4,000      LLC-load-misses           #    3.12% of all LL-cache accesses  (31.72%)
    30.391889969         91,387,310      mem_inst_retired.any                                          (31.74%)
    30.391889969            230,848      branch-misses                                                 (31.73%)
    30.391889969        210,058,298      instructions              #    1.61  insn per cycle           (39.67%)
    30.391889969        130,401,180      cycles                                                        (39.67%)
    30.391889969          2,169,077      L1-icache-load-misses                                         (39.67%)
    30.391889969         79,511,920      L1-dcache-loads                                               (44.54%)
    30.391889969          1,147,178      L1-dcache-load-misses     #    1.44% of all L1-dcache accesses  (52.39%)
    30.391889969            118,821      L2-loads                                                      (44.46%)
    30.391889969              8,168      L2-load-misses            #    6.90% of all LL-cache accesses  (44.46%)
    30.391889969            118,018      LLC-loads                                                     (39.61%)
    30.391889969              2,498      LLC-load-misses           #    2.11% of all LL-cache accesses  (31.74%)
    30.442336437        111,628,742      mem_inst_retired.any                                          (36.49%)
    30.442336437            265,263      branch-misses                                                 (31.71%)
    30.442336437        219,705,849      instructions              #    1.68  insn per cycle           (39.64%)
    30.442336437        130,480,757      cycles                                                        (39.64%)
    30.442336437          2,629,593      L1-icache-load-misses                                         (39.64%)
    30.442336437         79,971,884      L1-dcache-loads                                               (39.65%)
    30.442336437          1,207,884      L1-dcache-load-misses     #    1.51% of all L1-dcache accesses  (39.70%)
    30.442336437            149,251      L2-loads                                                      (39.70%)
    30.442336437              4,440      L2-load-misses            #    3.07% of all LL-cache accesses  (44.50%)
    30.442336437            139,921      LLC-loads                                                     (44.49%)
    30.442336437              5,576      LLC-load-misses           #    3.86% of all LL-cache accesses  (44.46%)
    30.492784795        103,602,315      mem_inst_retired.any                                          (44.50%)
    30.492784795            259,731      branch-misses                                                 (41.34%)
    30.492784795        188,344,849      instructions              #    1.44  insn per cycle           (49.28%)
    30.492784795        130,478,349      cycles                                                        (41.36%)
    30.492784795          2,482,803      L1-icache-load-misses                                         (39.64%)
    30.492784795         70,327,315      L1-dcache-loads                                               (39.64%)
    30.492784795          1,181,790      L1-dcache-load-misses     #    1.68% of all L1-dcache accesses  (39.64%)
    30.492784795            115,355      L2-loads                                                      (31.71%)
    30.492784795              5,271      L2-load-misses            #    3.97% of all LL-cache accesses  (34.85%)
    30.492784795            149,919      LLC-loads                                                     (42.77%)
    30.492784795              5,876      LLC-load-misses           #    4.43% of all LL-cache accesses  (44.50%)
    30.543222804        100,705,277      mem_inst_retired.any                                          (44.49%)
    30.543222804            249,444      branch-misses                                                 (44.49%)
    30.543222804        218,550,842      instructions              #    1.68  insn per cycle           (52.41%)
    30.543222804        130,471,339      cycles                                                        (52.42%)
    30.543222804          2,243,746      L1-icache-load-misses                                         (46.21%)
    30.543222804         77,540,222      L1-dcache-loads                                               (39.65%)
    30.543222804          1,124,069      L1-dcache-load-misses     #    1.45% of all L1-dcache accesses  (39.65%)
    30.543222804            125,427      L2-loads                                                      (31.72%)
    30.543222804              6,771      L2-load-misses            #    4.55% of all LL-cache accesses  (31.72%)
    30.543222804            172,511      LLC-loads                                                     (31.72%)
    30.543222804              3,879      LLC-load-misses           #    2.60% of all LL-cache accesses  (37.92%)
    30.593667277        111,709,002      mem_inst_retired.any                                          (33.12%)
    30.593667277            249,224      branch-misses                                                 (41.04%)
    30.593667277        227,159,927      instructions              #    1.74  insn per cycle           (52.42%)
    30.593667277        130,433,712      cycles                                                        (52.42%)
    30.593667277          2,360,268      L1-icache-load-misses                                         (52.42%)
    30.593667277         68,146,890      L1-dcache-loads                                               (51.05%)
    30.593667277          1,156,418      L1-dcache-load-misses     #    1.70% of all L1-dcache accesses  (43.12%)
    30.593667277            124,735      L2-loads                                                      (31.72%)
    30.593667277              5,271      L2-load-misses            #    4.34% of all LL-cache accesses  (31.72%)
    30.593667277            117,938      LLC-loads                                                     (31.72%)
    30.593667277              6,689      LLC-load-misses           #    5.51% of all LL-cache accesses  (31.72%)
    30.644071685         82,273,928      mem_inst_retired.any                                          (31.75%)
    30.644071685            263,893      branch-misses                                                 (31.74%)
    30.644071685        169,194,837      instructions              #    1.30  insn per cycle           (44.16%)
    30.644071685        130,292,016      cycles                                                        (52.09%)
    30.644071685          2,501,931      L1-icache-load-misses                                         (52.38%)
    30.644071685         59,431,786      L1-dcache-loads                                               (52.38%)
    30.644071685          1,307,552      L1-dcache-load-misses     #    2.20% of all L1-dcache accesses  (52.38%)
    30.644071685            167,065      L2-loads                                                      (32.05%)
    30.644071685              8,499      L2-load-misses            #    4.97% of all LL-cache accesses  (31.74%)
    30.644071685            175,081      LLC-loads                                                     (31.75%)
    30.644071685              8,678      LLC-load-misses           #    5.07% of all LL-cache accesses  (31.75%)
    30.694509760        134,250,846      mem_inst_retired.any                                          (31.72%)
    30.694509760            278,285      branch-misses                                                 (31.72%)
    30.694509760        231,195,233      instructions              #    1.77  insn per cycle           (39.65%)
    30.694509760        130,472,125      cycles                                                        (39.65%)
    30.694509760          2,456,095      L1-icache-load-misses                                         (47.29%)
    30.694509760         67,621,569      L1-dcache-loads                                               (52.42%)
    30.694509760          1,215,909      L1-dcache-load-misses     #    1.80% of all L1-dcache accesses  (52.42%)
    30.694509760            132,901      L2-loads                                                      (44.49%)
    30.694509760              9,175      L2-load-misses            #    6.70% of all LL-cache accesses  (36.87%)
    30.694509760            140,901      LLC-loads                                                     (31.72%)
    30.694509760              8,978      LLC-load-misses           #    6.56% of all LL-cache accesses  (31.72%)
    30.744959177         96,723,633      mem_inst_retired.any                                          (31.71%)
    30.744959177            251,933      branch-misses                                                 (31.72%)
    30.744959177        219,673,293      instructions              #    1.68  insn per cycle           (39.64%)
    30.744959177        130,433,641      cycles                                                        (39.64%)
    30.744959177          2,438,416      L1-icache-load-misses                                         (39.64%)
    30.744959177         71,652,704      L1-dcache-loads                                               (42.44%)
    30.744959177          1,203,026      L1-dcache-load-misses     #    1.68% of all L1-dcache accesses  (50.37%)
    30.744959177            125,821      L2-loads                                                      (44.49%)
    30.744959177              5,115      L2-load-misses            #    4.05% of all LL-cache accesses  (44.50%)
    30.744959177            127,082      LLC-loads                                                     (41.72%)
    30.744959177              6,335      LLC-load-misses           #    5.01% of all LL-cache accesses  (33.79%)
    30.795595540        108,467,726      mem_inst_retired.any                                          (38.85%)
    30.795595540            243,636      branch-misses                                                 (31.59%)
    30.795595540        202,632,086      instructions              #    1.55  insn per cycle           (39.49%)
    30.795595540        130,956,959      cycles                                                        (39.49%)
    30.795595540          2,503,583      L1-icache-load-misses                                         (39.49%)
    30.795595540         60,980,114      L1-dcache-loads                                               (39.48%)
    30.795595540          1,479,883      L1-dcache-load-misses     #    2.43% of all L1-dcache accesses  (39.48%)
    30.795595540            152,612      L2-loads                                                      (37.44%)
    30.795595540              5,020      L2-load-misses            #    3.77% of all LL-cache accesses  (44.72%)
    30.795595540            113,825      LLC-loads                                                     (44.72%)
    30.795595540              5,630      LLC-load-misses           #    4.23% of all LL-cache accesses  (44.72%)
    30.846023677        109,632,101      mem_inst_retired.any                                          (44.47%)
    30.846023677            284,812      branch-misses                                                 (43.82%)
    30.846023677        222,884,782      instructions              #    1.71  insn per cycle           (51.76%)
    30.846023677        130,389,832      cycles                                                        (43.83%)
    30.846023677          2,567,924      L1-icache-load-misses                                         (39.67%)
    30.846023677         72,590,295      L1-dcache-loads                                               (39.67%)
    30.846023677          1,135,599      L1-dcache-load-misses     #    1.56% of all L1-dcache accesses  (39.66%)
    30.846023677            125,899      L2-loads                                                      (31.74%)
    30.846023677              5,600      L2-load-misses            #    3.92% of all LL-cache accesses  (32.36%)
    30.846023677            159,919      LLC-loads                                                     (40.28%)
    30.846023677              6,455      LLC-load-misses           #    4.52% of all LL-cache accesses  (44.46%)
    30.896321419        108,102,291      mem_inst_retired.any                                          (43.55%)
    30.896321419            258,798      branch-misses                                                 (44.33%)
    30.896321419        232,499,202      instructions              #    1.79  insn per cycle           (52.28%)
    30.896321419        130,067,018      cycles                                                        (52.28%)
    30.896321419          2,415,478      L1-icache-load-misses                                         (48.51%)
    30.896321419         70,754,697      L1-dcache-loads                                               (40.56%)
    30.896321419          1,199,980      L1-dcache-load-misses     #    1.70% of all L1-dcache accesses  (39.76%)
    30.896321419            119,477      L2-loads                                                      (31.81%)
    30.896321419              5,007      L2-load-misses            #    4.09% of all LL-cache accesses  (31.81%)
    30.896321419            125,495      LLC-loads                                                     (31.81%)
    30.896321419              5,420      LLC-load-misses           #    4.42% of all LL-cache accesses  (35.57%)
    30.946632913        120,036,364      mem_inst_retired.any                                          (31.80%)
    30.946632913            248,777      branch-misses                                                 (38.97%)
    30.946632913        219,850,037      instructions              #    1.69  insn per cycle           (52.30%)
    30.946632913        130,140,414      cycles                                                        (52.30%)
    30.946632913          2,357,172      L1-icache-load-misses                                         (52.30%)
    30.946632913         72,275,671      L1-dcache-loads                                               (52.30%)
    30.946632913          1,178,558      L1-dcache-load-misses     #    1.63% of all L1-dcache accesses  (45.15%)
    30.946632913            129,618      L2-loads                                                      (31.80%)
    30.946632913              3,383      L2-load-misses            #    2.49% of all LL-cache accesses  (31.80%)
    30.946632913            142,111      LLC-loads                                                     (31.80%)
    30.946632913              3,848      LLC-load-misses           #    2.83% of all LL-cache accesses  (31.80%)
    30.996939000         98,494,927      mem_inst_retired.any                                          (31.80%)
    30.996939000            231,708      branch-misses                                                 (31.80%)
    30.996939000        194,311,495      instructions              #    1.49  insn per cycle           (42.32%)
    30.996939000        130,117,350      cycles                                                        (50.27%)
    30.996939000          2,192,187      L1-icache-load-misses                                         (52.29%)
    30.996939000         70,137,905      L1-dcache-loads                                               (52.29%)
    30.996939000          1,216,130      L1-dcache-load-misses     #    1.73% of all L1-dcache accesses  (52.29%)
    30.996939000            121,570      L2-loads                                                      (33.84%)
    30.996939000              4,571      L2-load-misses            #    3.78% of all LL-cache accesses  (31.81%)
    30.996939000            120,333      LLC-loads                                                     (31.81%)
    30.996939000              6,862      LLC-load-misses           #    5.67% of all LL-cache accesses  (31.81%)
    31.047235356         93,612,645      mem_inst_retired.any                                          (31.80%)
    31.047235356            261,515      branch-misses                                                 (31.81%)
    31.047235356        229,819,162      instructions              #    1.77  insn per cycle           (39.76%)
    31.047235356        130,086,125      cycles                                                        (39.76%)
    31.047235356          2,163,044      L1-icache-load-misses                                         (45.70%)
    31.047235356         82,613,942      L1-dcache-loads                                               (52.29%)
    31.047235356          1,138,617      L1-dcache-load-misses     #    1.38% of all L1-dcache accesses  (52.29%)
    31.047235356            142,374      L2-loads                                                      (44.34%)
    31.047235356              5,162      L2-load-misses            #    3.15% of all LL-cache accesses  (38.41%)
    31.047235356            185,753      LLC-loads                                                     (31.81%)
    31.047235356              5,744      LLC-load-misses           #    3.50% of all LL-cache accesses  (31.80%)
    31.097573200         94,430,084      mem_inst_retired.any                                          (31.78%)
    31.097573200            225,607      branch-misses                                                 (31.78%)
    31.097573200        187,434,908      instructions              #    1.44  insn per cycle           (39.73%)
    31.097573200        130,048,978      cycles                                                        (39.73%)
    31.097573200          2,550,637      L1-icache-load-misses                                         (39.73%)
    31.097573200         62,272,644      L1-dcache-loads                                               (41.09%)
    31.097573200          1,198,169      L1-dcache-load-misses     #    1.92% of all L1-dcache accesses  (49.04%)
    31.097573200             99,353      L2-loads                                                      (44.37%)
    31.097573200              5,023      L2-load-misses            #    4.65% of all LL-cache accesses  (44.37%)
    31.097573200            116,712      LLC-loads                                                     (43.03%)
    31.097573200              7,240      LLC-load-misses           #    6.70% of all LL-cache accesses  (35.08%)
    31.147944744         93,410,825      mem_inst_retired.any                                          (39.73%)
    31.147944744            226,155      branch-misses                                                 (31.79%)
    31.147944744        207,192,480      instructions              #    1.59  insn per cycle           (39.74%)
    31.147944744        130,267,604      cycles                                                        (39.70%)
    31.147944744          2,513,042      L1-icache-load-misses                                         (39.70%)
    31.147944744         65,627,982      L1-dcache-loads                                               (39.70%)
    31.147944744          1,420,550      L1-dcache-load-misses     #    2.16% of all L1-dcache accesses  (39.71%)
    31.147944744            170,612      L2-loads                                                      (36.43%)
    31.147944744              4,625      L2-load-misses            #    2.90% of all LL-cache accesses  (44.37%)
    31.147944744            148,251      LLC-loads                                                     (44.42%)
    31.147944744              5,822      LLC-load-misses           #    3.65% of all LL-cache accesses  (44.41%)
    31.198355705         93,630,593      mem_inst_retired.any                                          (44.46%)
    31.198355705            263,774      branch-misses                                                 (44.46%)
    31.198355705        197,695,430      instructions              #    1.52  insn per cycle           (52.39%)
    31.198355705        130,222,699      cycles                                                        (44.49%)
    31.198355705          2,480,097      L1-icache-load-misses                                         (39.67%)
    31.198355705         67,700,551      L1-dcache-loads                                               (39.67%)
    31.198355705          1,216,635      L1-dcache-load-misses     #    1.80% of all L1-dcache accesses  (39.67%)
    31.198355705            151,420      L2-loads                                                      (31.74%)
    31.198355705              5,897      L2-load-misses            #    3.58% of all LL-cache accesses  (31.74%)
    31.198355705            178,467      LLC-loads                                                     (39.62%)
    31.198355705              4,113      LLC-load-misses           #    2.49% of all LL-cache accesses  (44.46%)
    31.248790173         82,536,229      mem_inst_retired.any                                          (42.78%)
    31.248790173            233,445      branch-misses                                                 (44.48%)
    31.248790173        174,333,030      instructions              #    1.34  insn per cycle           (52.41%)
    31.248790173        130,362,019      cycles                                                        (52.40%)
    31.248790173          2,816,498      L1-icache-load-misses                                         (49.31%)
    31.248790173         57,300,691      L1-dcache-loads                                               (41.38%)
    31.248790173          1,299,687      L1-dcache-load-misses     #    2.27% of all L1-dcache accesses  (39.66%)
    31.248790173            128,567      L2-loads                                                      (31.73%)
    31.248790173              5,915      L2-load-misses            #    4.30% of all LL-cache accesses  (31.73%)
    31.248790173            146,276      LLC-loads                                                     (31.73%)
    31.248790173              5,791      LLC-load-misses           #    4.21% of all LL-cache accesses  (34.81%)
    31.299198547        103,453,663      mem_inst_retired.any                                          (31.74%)
    31.299198547            247,063      branch-misses                                                 (37.97%)
    31.299198547        193,576,430      instructions              #    1.49  insn per cycle           (52.38%)
    31.299198547        130,331,849      cycles                                                        (52.39%)
    31.299198547          2,770,881      L1-icache-load-misses                                         (52.38%)
    31.299198547         62,862,151      L1-dcache-loads                                               (52.38%)
    31.299198547          1,302,059      L1-dcache-load-misses     #    2.07% of all L1-dcache accesses  (46.18%)
    31.299198547            136,530      L2-loads                                                      (31.74%)
    31.299198547              9,381      L2-load-misses            #    6.67% of all LL-cache accesses  (31.74%)
    31.299198547            144,767      LLC-loads                                                     (31.74%)
    31.299198547              8,378      LLC-load-misses           #    5.96% of all LL-cache accesses  (31.75%)
    31.349607768        108,279,919      mem_inst_retired.any                                          (31.74%)
    31.349607768            259,643      branch-misses                                                 (31.74%)
    31.349607768        196,787,353      instructions              #    1.51  insn per cycle           (41.12%)
    31.349607768        130,302,283      cycles                                                        (49.04%)
    31.349607768          2,916,574      L1-icache-load-misses                                         (52.38%)
    31.349607768         60,005,758      L1-dcache-loads                                               (52.39%)
    31.349607768          1,240,530      L1-dcache-load-misses     #    2.07% of all L1-dcache accesses  (52.39%)
    31.349607768            142,560      L2-loads                                                      (35.10%)
    31.349607768              7,607      L2-load-misses            #    5.60% of all LL-cache accesses  (31.74%)
    31.349607768            129,157      LLC-loads                                                     (31.74%)
    31.349607768              6,215      LLC-load-misses           #    4.57% of all LL-cache accesses  (31.74%)
    31.400042947        108,327,170      mem_inst_retired.any                                          (31.73%)
    31.400042947            234,221      branch-misses                                                 (31.72%)
    31.400042947        227,304,848      instructions              #    1.74  insn per cycle           (39.65%)
    31.400042947        130,416,971      cycles                                                        (39.65%)
    31.400042947          2,641,053      L1-icache-load-misses                                         (44.24%)
    31.400042947         75,078,588      L1-dcache-loads                                               (52.17%)
    31.400042947          1,318,670      L1-dcache-load-misses     #    1.76% of all L1-dcache accesses  (52.42%)
    31.400042947            156,442      L2-loads                                                      (44.49%)
    31.400042947              5,095      L2-load-misses            #    3.69% of all LL-cache accesses  (39.90%)
    31.400042947            119,571      LLC-loads                                                     (31.97%)
    31.400042947              5,146      LLC-load-misses           #    3.73% of all LL-cache accesses  (31.73%)
    31.450489903        105,824,971      mem_inst_retired.any                                          (31.72%)
    31.450489903            280,123      branch-misses                                                 (31.72%)
    31.450489903        235,888,044      instructions              #    1.81  insn per cycle           (39.65%)
    31.450489903        130,473,449      cycles                                                        (39.64%)
    31.450489903          2,376,389      L1-icache-load-misses                                         (39.64%)
    31.450489903         76,945,760      L1-dcache-loads                                               (39.64%)
    31.450489903          1,211,628      L1-dcache-load-misses     #    1.57% of all L1-dcache accesses  (47.34%)
    31.450489903            135,821      L2-loads                                                      (44.50%)
    31.450489903              6,034      L2-load-misses            #    4.35% of all LL-cache accesses  (44.50%)
    31.450489903            141,908      LLC-loads                                                     (44.50%)
    31.450489903              4,027      LLC-load-misses           #    2.90% of all LL-cache accesses  (36.82%)
    31.500925446        111,138,011      mem_inst_retired.any                                          (41.63%)
    31.500925446            261,673      branch-misses                                                 (33.70%)
    31.500925446        228,576,059      instructions              #    1.75  insn per cycle           (41.64%)
    31.500925446        130,369,819      cycles                                                        (39.64%)
    31.500925446          2,411,918      L1-icache-load-misses                                         (39.64%)
    31.500925446         69,991,019      L1-dcache-loads                                               (39.66%)
    31.500925446          1,214,820      L1-dcache-load-misses     #    1.74% of all L1-dcache accesses  (39.65%)
    31.500925446            144,330      L2-loads                                                      (34.56%)
    31.500925446              6,811      L2-load-misses            #    4.61% of all LL-cache accesses  (42.49%)
    31.500925446            151,316      LLC-loads                                                     (44.49%)
    31.500925446              7,649      LLC-load-misses           #    5.17% of all LL-cache accesses  (44.50%)
#           time             counts unit events
    31.551234552         92,826,695      mem_inst_retired.any                                          (44.34%)
    31.551234552            255,856      branch-misses                                                 (44.34%)
    31.551234552        191,458,485      instructions              #    1.47  insn per cycle           (52.29%)
    31.551234552        130,094,257      cycles                                                        (46.34%)
    31.551234552          2,716,162      L1-icache-load-misses                                         (39.75%)
    31.551234552         66,657,113      L1-dcache-loads                                               (39.75%)
    31.551234552          1,398,198      L1-dcache-load-misses     #    2.10% of all L1-dcache accesses  (39.75%)
    31.551234552            150,543      L2-loads                                                      (31.80%)
    31.551234552              4,575      L2-load-misses            #    2.77% of all LL-cache accesses  (31.80%)
    31.551234552            179,978      LLC-loads                                                     (37.75%)
    31.551234552              5,910      LLC-load-misses           #    3.58% of all LL-cache accesses  (44.34%)
    31.601692859         98,341,252      mem_inst_retired.any                                          (41.02%)
    31.601692859            253,531      branch-misses                                                 (44.51%)
    31.601692859        201,973,727      instructions              #    1.55  insn per cycle           (52.44%)
    31.601692859        130,389,144      cycles                                                        (52.43%)
    31.601692859          2,425,584      L1-icache-load-misses                                         (51.07%)
    31.601692859         72,555,574      L1-dcache-loads                                               (43.15%)
    31.601692859          1,171,530      L1-dcache-load-misses     #    1.61% of all L1-dcache accesses  (39.63%)
    31.601692859            153,874      L2-loads                                                      (31.71%)
    31.601692859              6,772      L2-load-misses            #    4.51% of all LL-cache accesses  (31.71%)
    31.601692859            146,358      LLC-loads                                                     (31.71%)
    31.601692859              8,117      LLC-load-misses           #    5.41% of all LL-cache accesses  (33.05%)
    31.652126868        102,784,631      mem_inst_retired.any                                          (31.72%)
    31.652126868            262,325      branch-misses                                                 (36.16%)
    31.652126868        210,727,432      instructions              #    1.62  insn per cycle           (52.01%)
    31.652126868        130,326,465      cycles                                                        (52.41%)
    31.652126868          2,195,884      L1-icache-load-misses                                         (52.41%)
    31.652126868         61,325,200      L1-dcache-loads                                               (52.41%)
    31.652126868          1,428,657      L1-dcache-load-misses     #    2.33% of all L1-dcache accesses  (48.00%)
    31.652126868            164,247      L2-loads                                                      (31.73%)
    31.652126868              7,270      L2-load-misses            #    4.68% of all LL-cache accesses  (31.73%)
    31.652126868            146,648      LLC-loads                                                     (31.73%)
    31.652126868              7,246      LLC-load-misses           #    4.66% of all LL-cache accesses  (31.73%)
    31.702425321        115,252,546      mem_inst_retired.any                                          (31.81%)
    31.702425321            263,899      branch-misses                                                 (31.80%)
    31.702425321        238,586,401      instructions              #    1.83  insn per cycle           (39.76%)
    31.702425321        130,125,500      cycles                                                        (47.32%)
    31.702425321          2,026,791      L1-icache-load-misses                                         (52.29%)
    31.702425321         66,841,963      L1-dcache-loads                                               (52.29%)
    31.702425321          1,093,167      L1-dcache-load-misses     #    1.64% of all L1-dcache accesses  (52.29%)
    31.702425321            130,081      L2-loads                                                      (36.79%)
    31.702425321              8,048      L2-load-misses            #    6.02% of all LL-cache accesses  (31.81%)
    31.702425321            137,120      LLC-loads                                                     (31.80%)
    31.702425321              8,472      LLC-load-misses           #    6.34% of all LL-cache accesses  (31.81%)
    31.752873563        109,851,535      mem_inst_retired.any                                          (31.72%)
    31.752873563            246,481      branch-misses                                                 (31.72%)
    31.752873563        224,573,305      instructions              #    1.72  insn per cycle           (39.64%)
    31.752873563        130,459,302      cycles                                                        (39.64%)
    31.752873563          2,523,978      L1-icache-load-misses                                         (42.61%)
    31.752873563         74,638,195      L1-dcache-loads                                               (50.53%)
    31.752873563          1,250,182      L1-dcache-load-misses     #    1.67% of all L1-dcache accesses  (52.42%)
    31.752873563            123,842      L2-loads                                                      (44.50%)
    31.752873563              4,139      L2-load-misses            #    3.74% of all LL-cache accesses  (41.55%)
    31.752873563             97,668      LLC-loads                                                     (33.62%)
    31.752873563              5,217      LLC-load-misses           #    4.71% of all LL-cache accesses  (31.72%)
    31.803308673        106,066,375      mem_inst_retired.any                                          (31.71%)
    31.803308673            261,938      branch-misses                                                 (31.71%)
    31.803308673        247,249,493      instructions              #    1.90  insn per cycle           (39.64%)
    31.803308673        130,465,065      cycles                                                        (39.65%)
    31.803308673          2,059,731      L1-icache-load-misses                                         (39.66%)
    31.803308673         77,262,647      L1-dcache-loads                                               (39.66%)
    31.803308673          1,178,946      L1-dcache-load-misses     #    1.53% of all L1-dcache accesses  (45.70%)
    31.803308673            133,508      L2-loads                                                      (44.49%)
    31.803308673              3,890      L2-load-misses            #    2.81% of all LL-cache accesses  (44.50%)
    31.803308673            142,991      LLC-loads                                                     (44.48%)
    31.803308673              4,533      LLC-load-misses           #    3.28% of all LL-cache accesses  (38.45%)
    31.853760401        110,379,104      mem_inst_retired.any                                          (43.27%)
    31.853760401            251,527      branch-misses                                                 (35.35%)
    31.853760401        212,776,233      instructions              #    1.63  insn per cycle           (43.28%)
    31.853760401        130,490,601      cycles                                                        (39.64%)
    31.853760401          2,490,768      L1-icache-load-misses                                         (39.64%)
    31.853760401         70,610,097      L1-dcache-loads                                               (39.64%)
    31.853760401          1,174,590      L1-dcache-load-misses     #    1.66% of all L1-dcache accesses  (39.64%)
    31.853760401            138,458      L2-loads                                                      (32.92%)
    31.853760401              7,489      L2-load-misses            #    5.58% of all LL-cache accesses  (40.85%)
    31.853760401            129,842      LLC-loads                                                     (44.50%)
    31.853760401              5,498      LLC-load-misses           #    4.10% of all LL-cache accesses  (44.50%)
    31.904206584        106,809,605      mem_inst_retired.any                                          (44.51%)
    31.904206584            249,712      branch-misses                                                 (44.48%)
    31.904206584        200,868,022      instructions              #    1.54  insn per cycle           (52.41%)
    31.904206584        130,390,039      cycles                                                        (48.13%)
    31.904206584          2,264,914      L1-icache-load-misses                                         (40.20%)
    31.904206584         74,067,706      L1-dcache-loads                                               (39.63%)
    31.904206584          1,209,176      L1-dcache-load-misses     #    1.63% of all L1-dcache accesses  (39.65%)
    31.904206584            119,860      L2-loads                                                      (31.72%)
    31.904206584              5,270      L2-load-misses            #    4.14% of all LL-cache accesses  (31.72%)
    31.904206584            134,628      LLC-loads                                                     (35.99%)
    31.904206584              6,468      LLC-load-misses           #    5.08% of all LL-cache accesses  (43.92%)
    31.954665421        120,610,214      mem_inst_retired.any                                          (39.09%)
    31.954665421            275,154      branch-misses                                                 (44.51%)
    31.954665421        244,772,748      instructions              #    1.88  insn per cycle           (52.44%)
    31.954665421        130,510,076      cycles                                                        (52.43%)
    31.954665421          2,501,603      L1-icache-load-misses                                         (52.44%)
    31.954665421         70,951,598      L1-dcache-loads                                               (45.09%)
    31.954665421          1,299,293      L1-dcache-load-misses     #    1.83% of all L1-dcache accesses  (39.64%)
    31.954665421            174,264      L2-loads                                                      (31.71%)
    31.954665421              4,740      L2-load-misses            #    3.13% of all LL-cache accesses  (31.71%)
    31.954665421            128,953      LLC-loads                                                     (31.71%)
    31.954665421              6,241      LLC-load-misses           #    4.12% of all LL-cache accesses  (31.71%)
    32.005128118         99,715,871      mem_inst_retired.any                                          (31.71%)
    32.005128118            256,069      branch-misses                                                 (34.21%)
    32.005128118        216,935,415      instructions              #    1.66  insn per cycle           (50.06%)
    32.005128118        130,464,097      cycles                                                        (52.45%)
    32.005128118          2,427,578      L1-icache-load-misses                                         (52.43%)
    32.005128118         72,435,033      L1-dcache-loads                                               (52.43%)
    32.005128118          1,384,341      L1-dcache-load-misses     #    1.91% of all L1-dcache accesses  (49.96%)
    32.005128118            160,902      L2-loads                                                      (31.69%)
    32.005128118              5,717      L2-load-misses            #    3.47% of all LL-cache accesses  (31.71%)
    32.005128118            168,579      LLC-loads                                                     (31.71%)
    32.005128118              4,578      LLC-load-misses           #    2.78% of all LL-cache accesses  (31.71%)
    32.055538909        109,827,967      mem_inst_retired.any                                          (31.74%)
    32.055538909            268,290      branch-misses                                                 (31.74%)
    32.055538909        227,100,335      instructions              #    1.74  insn per cycle           (39.67%)
    32.055538909        130,405,143      cycles                                                        (45.22%)
    32.055538909          2,486,379      L1-icache-load-misses                                         (52.39%)
    32.055538909         71,058,975      L1-dcache-loads                                               (52.40%)
    32.055538909          1,545,270      L1-dcache-load-misses     #    2.17% of all L1-dcache accesses  (52.40%)
    32.055538909            170,512      L2-loads                                                      (38.93%)
    32.055538909              5,019      L2-load-misses            #    3.04% of all LL-cache accesses  (31.74%)
    32.055538909            159,548      LLC-loads                                                     (31.73%)
    32.055538909              6,296      LLC-load-misses           #    3.82% of all LL-cache accesses  (31.73%)
    32.106009779         96,026,395      mem_inst_retired.any                                          (31.70%)
    32.106009779            257,661      branch-misses                                                 (31.70%)
    32.106009779        194,686,157      instructions              #    1.49  insn per cycle           (39.63%)
    32.106009779        130,480,208      cycles                                                        (39.63%)
    32.106009779          2,818,314      L1-icache-load-misses                                         (40.38%)
    32.106009779         56,814,523      L1-dcache-loads                                               (48.31%)
    32.106009779          1,455,810      L1-dcache-load-misses     #    2.56% of all L1-dcache accesses  (52.45%)
    32.106009779            154,322      L2-loads                                                      (44.52%)
    32.106009779              2,727      L2-load-misses            #    1.57% of all LL-cache accesses  (43.78%)
    32.106009779            192,166      LLC-loads                                                     (35.86%)
    32.106009779              4,933      LLC-load-misses           #    2.85% of all LL-cache accesses  (31.70%)
    32.156392052        107,924,138      mem_inst_retired.any                                          (32.67%)
    32.156392052            249,128      branch-misses                                                 (31.76%)
    32.156392052        214,188,979      instructions              #    1.64  insn per cycle           (39.70%)
    32.156392052        130,266,884      cycles                                                        (39.70%)
    32.156392052          2,203,936      L1-icache-load-misses                                         (39.70%)
    32.156392052         69,304,879      L1-dcache-loads                                               (39.70%)
    32.156392052          1,193,266      L1-dcache-load-misses     #    1.72% of all L1-dcache accesses  (43.49%)
    32.156392052            161,871      L2-loads                                                      (43.49%)
    32.156392052              7,410      L2-load-misses            #    4.85% of all LL-cache accesses  (44.42%)
    32.156392052            143,624      LLC-loads                                                     (44.42%)
    32.156392052              6,935      LLC-load-misses           #    4.54% of all LL-cache accesses  (40.65%)
    32.206833795        106,521,522      mem_inst_retired.any                                          (44.49%)
    32.206833795            268,290      branch-misses                                                 (37.48%)
    32.206833795        232,632,264      instructions              #    1.78  insn per cycle           (45.41%)
    32.206833795        130,422,460      cycles                                                        (39.63%)
    32.206833795          2,479,573      L1-icache-load-misses                                         (39.64%)
    32.206833795         75,778,229      L1-dcache-loads                                               (39.65%)
    32.206833795          1,191,297      L1-dcache-load-misses     #    1.57% of all L1-dcache accesses  (39.65%)
    32.206833795            105,034      L2-loads                                                      (31.72%)
    32.206833795              7,139      L2-load-misses            #    6.00% of all LL-cache accesses  (38.71%)
    32.206833795            133,009      LLC-loads                                                     (44.51%)
    32.206833795              4,667      LLC-load-misses           #    3.92% of all LL-cache accesses  (44.49%)
    32.257156896        108,853,417      mem_inst_retired.any                                          (44.36%)
    32.257156896            246,792      branch-misses                                                 (44.36%)
    32.257156896        214,131,774      instructions              #    1.65  insn per cycle           (52.30%)
    32.257156896        130,115,425      cycles                                                        (50.15%)
    32.257156896          2,398,786      L1-icache-load-misses                                         (42.20%)
    32.257156896         73,618,203      L1-dcache-loads                                               (39.74%)
    32.257156896          1,188,659      L1-dcache-load-misses     #    1.61% of all L1-dcache accesses  (39.74%)
    32.257156896            119,736      L2-loads                                                      (31.79%)
    32.257156896              7,721      L2-load-misses            #    6.42% of all LL-cache accesses  (31.80%)
    32.257156896            120,622      LLC-loads                                                     (33.94%)
    32.257156896              6,350      LLC-load-misses           #    5.28% of all LL-cache accesses  (41.89%)
    32.307612701        106,284,200      mem_inst_retired.any                                          (37.20%)
    32.307612701            276,730      branch-misses                                                 (44.52%)
    32.307612701        235,023,087      instructions              #    1.80  insn per cycle           (52.43%)
    32.307612701        130,537,852      cycles                                                        (52.43%)
    32.307612701          2,328,993      L1-icache-load-misses                                         (52.43%)
    32.307612701         74,557,951      L1-dcache-loads                                               (46.97%)
    32.307612701          1,220,235      L1-dcache-load-misses     #    1.64% of all L1-dcache accesses  (39.63%)
    32.307612701            144,828      L2-loads                                                      (31.71%)
    32.307612701              5,814      L2-load-misses            #    3.96% of all LL-cache accesses  (31.71%)
    32.307612701            148,847      LLC-loads                                                     (31.71%)
    32.307612701              6,584      LLC-load-misses           #    4.48% of all LL-cache accesses  (31.71%)
    32.358051742        121,597,125      mem_inst_retired.any                                          (31.73%)
    32.358051742            284,306      branch-misses                                                 (32.34%)
    32.358051742        224,308,898      instructions              #    1.72  insn per cycle           (48.20%)
    32.358051742        130,426,364      cycles                                                        (52.41%)
    32.358051742          2,463,073      L1-icache-load-misses                                         (52.42%)
    32.358051742         67,378,974      L1-dcache-loads                                               (52.41%)
    32.358051742          1,227,541      L1-dcache-load-misses     #    1.82% of all L1-dcache accesses  (51.82%)
    32.358051742            130,683      L2-loads                                                      (31.72%)
    32.358051742              2,260      L2-load-misses            #    1.71% of all LL-cache accesses  (31.72%)
    32.358051742            134,177      LLC-loads                                                     (31.73%)
    32.358051742              3,435      LLC-load-misses           #    2.59% of all LL-cache accesses  (31.73%)
    32.408508661         86,451,218      mem_inst_retired.any                                          (31.71%)
    32.408508661            225,576      branch-misses                                                 (31.71%)
    32.408508661        188,918,152      instructions              #    1.45  insn per cycle           (39.64%)
    32.408508661        130,503,705      cycles                                                        (43.35%)
    32.408508661          2,211,032      L1-icache-load-misses                                         (51.28%)
    32.408508661         62,522,626      L1-dcache-loads                                               (52.43%)
    32.408508661          1,581,731      L1-dcache-load-misses     #    2.53% of all L1-dcache accesses  (52.43%)
    32.408508661            152,104      L2-loads                                                      (40.81%)
    32.408508661              4,315      L2-load-misses            #    2.95% of all LL-cache accesses  (32.88%)
    32.408508661            140,613      LLC-loads                                                     (31.71%)
    32.408508661              6,240      LLC-load-misses           #    4.26% of all LL-cache accesses  (31.71%)
    32.458876446         98,965,197      mem_inst_retired.any                                          (31.77%)
    32.458876446            243,434      branch-misses                                                 (31.77%)
    32.458876446        194,711,537      instructions              #    1.49  insn per cycle           (39.72%)
    32.458876446        130,251,692      cycles                                                        (39.72%)
    32.458876446          2,629,505      L1-icache-load-misses                                         (39.72%)
    32.458876446         68,497,588      L1-dcache-loads                                               (46.47%)
    32.458876446          1,238,834      L1-dcache-load-misses     #    1.81% of all L1-dcache accesses  (52.34%)
    32.458876446            147,987      L2-loads                                                      (44.40%)
    32.458876446              5,491      L2-load-misses            #    3.42% of all LL-cache accesses  (44.39%)
    32.458876446            172,835      LLC-loads                                                     (37.66%)
    32.458876446              4,025      LLC-load-misses           #    2.51% of all LL-cache accesses  (31.77%)
    32.509289787        110,990,051      mem_inst_retired.any                                          (34.43%)
    32.509289787            273,292      branch-misses                                                 (31.74%)
    32.509289787        218,363,462      instructions              #    1.67  insn per cycle           (39.67%)
    32.509289787        130,380,867      cycles                                                        (39.67%)
    32.509289787          2,469,650      L1-icache-load-misses                                         (39.67%)
    32.509289787         74,358,585      L1-dcache-loads                                               (39.68%)
    32.509289787          1,251,621      L1-dcache-load-misses     #    1.68% of all L1-dcache accesses  (41.75%)
    32.509289787            128,698      L2-loads                                                      (41.74%)
    32.509289787              6,942      L2-load-misses            #    5.16% of all LL-cache accesses  (44.45%)
    32.509289787            140,399      LLC-loads                                                     (44.45%)
    32.509289787              7,117      LLC-load-misses           #    5.29% of all LL-cache accesses  (42.40%)
    32.559598479         97,520,297      mem_inst_retired.any                                          (44.35%)
    32.559598479            263,336      branch-misses                                                 (39.11%)
    32.559598479        225,685,887      instructions              #    1.73  insn per cycle           (47.06%)
    32.559598479        130,120,383      cycles                                                        (39.75%)
    32.559598479          2,324,596      L1-icache-load-misses                                         (39.75%)
    32.559598479         76,639,907      L1-dcache-loads                                               (39.75%)
    32.559598479          1,303,066      L1-dcache-load-misses     #    1.70% of all L1-dcache accesses  (39.75%)
    32.559598479            192,596      L2-loads                                                      (31.80%)
    32.559598479              7,066      L2-load-misses            #    3.87% of all LL-cache accesses  (37.02%)
    32.559598479            173,038      LLC-loads                                                     (44.35%)
    32.559598479              5,758      LLC-load-misses           #    3.15% of all LL-cache accesses  (44.35%)
    32.610063518         93,247,026      mem_inst_retired.any                                          (44.51%)
    32.610063518            249,266      branch-misses                                                 (44.51%)
    32.610063518        173,359,531      instructions              #    1.33  insn per cycle           (52.43%)
    32.610063518        130,415,438      cycles                                                        (51.80%)
    32.610063518          2,332,070      L1-icache-load-misses                                         (43.88%)
    32.610063518         59,247,954      L1-dcache-loads                                               (39.63%)
    32.610063518          1,226,594      L1-dcache-load-misses     #    2.07% of all L1-dcache accesses  (39.63%)
    32.610063518            121,585      L2-loads                                                      (31.71%)
    32.610063518              7,803      L2-load-misses            #    6.45% of all LL-cache accesses  (31.72%)
    32.610063518            120,440      LLC-loads                                                     (32.33%)
    32.610063518              6,027      LLC-load-misses           #    4.98% of all LL-cache accesses  (40.25%)
    32.660480884        102,655,979      mem_inst_retired.any                                          (35.44%)
    32.660480884            267,652      branch-misses                                                 (43.36%)
    32.660480884        225,259,751      instructions              #    1.73  insn per cycle           (52.39%)
    32.660480884        130,364,503      cycles                                                        (52.39%)
    32.660480884          2,173,332      L1-icache-load-misses                                         (52.39%)
    32.660480884         72,444,241      L1-dcache-loads                                               (48.72%)
    32.660480884          1,191,420      L1-dcache-load-misses     #    1.64% of all L1-dcache accesses  (40.79%)
    32.660480884            106,050      L2-loads                                                      (31.73%)
    32.660480884              7,237      L2-load-misses            #    6.49% of all LL-cache accesses  (31.74%)
    32.660480884            116,954      LLC-loads                                                     (31.74%)
    32.660480884              5,539      LLC-load-misses           #    4.97% of all LL-cache accesses  (31.74%)
    32.710904263        104,266,733      mem_inst_retired.any                                          (31.73%)
    32.710904263            223,362      branch-misses                                                 (31.73%)
    32.710904263        216,356,409      instructions              #    1.66  insn per cycle           (46.49%)
    32.710904263        130,460,216      cycles                                                        (52.40%)
    32.710904263          2,456,907      L1-icache-load-misses                                         (52.41%)
    32.710904263         74,474,644      L1-dcache-loads                                               (52.40%)
    32.710904263          1,192,989      L1-dcache-load-misses     #    1.60% of all L1-dcache accesses  (52.40%)
    32.710904263            137,207      L2-loads                                                      (31.73%)
    32.710904263              7,633      L2-load-misses            #    6.09% of all LL-cache accesses  (31.73%)
    32.710904263            113,314      LLC-loads                                                     (31.73%)
    32.710904263              7,440      LLC-load-misses           #    5.94% of all LL-cache accesses  (31.73%)
    32.761362051        107,221,545      mem_inst_retired.any                                          (31.71%)
    32.761362051            265,365      branch-misses                                                 (31.71%)
    32.761362051        233,569,243      instructions              #    1.79  insn per cycle           (39.64%)
    32.761362051        130,530,575      cycles                                                        (41.66%)
    32.761362051          2,440,703      L1-icache-load-misses                                         (49.58%)
    32.761362051         74,257,760      L1-dcache-loads                                               (52.44%)
    32.761362051          1,282,092      L1-dcache-load-misses     #    1.73% of all L1-dcache accesses  (52.43%)
    32.761362051            136,468      L2-loads                                                      (42.51%)
    32.761362051              5,144      L2-load-misses            #    3.66% of all LL-cache accesses  (34.58%)
    32.761362051            144,478      LLC-loads                                                     (31.71%)
    32.761362051              5,080      LLC-load-misses           #    3.62% of all LL-cache accesses  (31.71%)
#           time             counts unit events
    32.811699325        101,759,564      mem_inst_retired.any                                          (31.78%)
    32.811699325            253,366      branch-misses                                                 (31.78%)
    32.811699325        201,360,198      instructions              #    1.55  insn per cycle           (39.73%)
    32.811699325        130,174,819      cycles                                                        (39.73%)
    32.811699325          2,450,171      L1-icache-load-misses                                         (39.73%)
    32.811699325         78,256,906      L1-dcache-loads                                               (44.82%)
    32.811699325          1,183,295      L1-dcache-load-misses     #    1.51% of all L1-dcache accesses  (52.32%)
    32.811699325            116,874      L2-loads                                                      (44.38%)
    32.811699325              4,941      L2-load-misses            #    4.06% of all LL-cache accesses  (44.38%)
    32.811699325            126,378      LLC-loads                                                     (39.31%)
    32.811699325              5,883      LLC-load-misses           #    4.84% of all LL-cache accesses  (31.79%)
    32.862161278         98,649,533      mem_inst_retired.any                                          (36.13%)
    32.862161278            245,836      branch-misses                                                 (31.71%)
    32.862161278        227,048,659      instructions              #    1.74  insn per cycle           (39.63%)
    32.862161278        130,496,371      cycles                                                        (39.63%)
    32.862161278          2,449,273      L1-icache-load-misses                                         (39.64%)
    32.862161278         79,556,230      L1-dcache-loads                                               (39.63%)
    32.862161278          1,169,858      L1-dcache-load-misses     #    1.47% of all L1-dcache accesses  (40.07%)
    32.862161278            118,821      L2-loads                                                      (40.07%)
    32.862161278              4,911      L2-load-misses            #    3.94% of all LL-cache accesses  (44.51%)
    32.862161278            130,475      LLC-loads                                                     (44.51%)
    32.862161278              3,542      LLC-load-misses           #    2.84% of all LL-cache accesses  (44.09%)
    32.912617527        110,423,598      mem_inst_retired.any                                          (44.51%)
    32.912617527            257,043      branch-misses                                                 (41.01%)
    32.912617527        217,645,842      instructions              #    1.67  insn per cycle           (48.94%)
    32.912617527        130,486,426      cycles                                                        (41.02%)
    32.912617527          2,592,723      L1-icache-load-misses                                         (39.63%)
    32.912617527         75,997,858      L1-dcache-loads                                               (39.63%)
    32.912617527          1,169,612      L1-dcache-load-misses     #    1.54% of all L1-dcache accesses  (39.64%)
    32.912617527            104,404      L2-loads                                                      (31.71%)
    32.912617527              4,594      L2-load-misses            #    3.78% of all LL-cache accesses  (35.19%)
    32.912617527            138,869      LLC-loads                                                     (43.11%)
    32.912617527              5,583      LLC-load-misses           #    4.59% of all LL-cache accesses  (44.51%)
    32.963027881        110,818,657      mem_inst_retired.any                                          (44.46%)
    32.963027881            263,354      branch-misses                                                 (44.46%)
    32.963027881        211,580,452      instructions              #    1.62  insn per cycle           (52.39%)
    32.963027881        130,383,127      cycles                                                        (52.39%)
    32.963027881          2,820,855      L1-icache-load-misses                                         (45.84%)
    32.963027881         74,196,059      L1-dcache-loads                                               (39.67%)
    32.963027881          1,305,903      L1-dcache-load-misses     #    1.76% of all L1-dcache accesses  (39.67%)
    32.963027881            154,519      L2-loads                                                      (31.74%)
    32.963027881              8,178      L2-load-misses            #    6.01% of all LL-cache accesses  (31.74%)
    32.963027881            117,740      LLC-loads                                                     (31.74%)
    32.963027881             10,371      LLC-load-misses           #    7.62% of all LL-cache accesses  (38.28%)
    33.013470574        114,787,738      mem_inst_retired.any                                          (33.50%)
    33.013470574            266,863      branch-misses                                                 (41.42%)
    33.013470574        245,007,897      instructions              #    1.88  insn per cycle           (52.41%)
    33.013470574        130,422,194      cycles                                                        (52.42%)
    33.013470574          2,439,810      L1-icache-load-misses                                         (52.42%)
    33.013470574         73,656,377      L1-dcache-loads                                               (50.66%)
    33.013470574          1,182,064      L1-dcache-load-misses     #    1.60% of all L1-dcache accesses  (42.74%)
    33.013470574            127,785      L2-loads                                                      (31.72%)
    33.013470574              5,854      L2-load-misses            #    4.75% of all LL-cache accesses  (31.72%)
    33.013470574            118,548      LLC-loads                                                     (31.72%)
    33.013470574              3,644      LLC-load-misses           #    2.96% of all LL-cache accesses  (31.72%)
    33.063927059         95,901,299      mem_inst_retired.any                                          (31.70%)
    33.063927059            239,147      branch-misses                                                 (31.70%)
    33.063927059        212,638,084      instructions              #    1.63  insn per cycle           (44.50%)
    33.063927059        130,551,360      cycles                                                        (52.42%)
    33.063927059          2,323,794      L1-icache-load-misses                                         (52.44%)
    33.063927059         77,390,462      L1-dcache-loads                                               (52.44%)
    33.063927059          1,200,118      L1-dcache-load-misses     #    1.55% of all L1-dcache accesses  (52.44%)
    33.063927059            140,830      L2-loads                                                      (31.75%)
    33.063927059              5,181      L2-load-misses            #    3.52% of all LL-cache accesses  (31.71%)
    33.063927059            153,386      LLC-loads                                                     (31.70%)
    33.063927059              3,671      LLC-load-misses           #    2.50% of all LL-cache accesses  (31.71%)
    33.114382469         94,004,333      mem_inst_retired.any                                          (31.72%)
    33.114382469            242,175      branch-misses                                                 (31.72%)
    33.114382469        212,705,105      instructions              #    1.63  insn per cycle           (39.65%)
    33.114382469        130,464,313      cycles                                                        (39.65%)
    33.114382469          2,558,567      L1-icache-load-misses                                         (47.55%)
    33.114382469         69,827,289      L1-dcache-loads                                               (52.42%)
    33.114382469          1,248,253      L1-dcache-load-misses     #    1.79% of all L1-dcache accesses  (52.42%)
    33.114382469            148,220      L2-loads                                                      (44.49%)
    33.114382469              5,493      L2-load-misses            #    3.90% of all LL-cache accesses  (36.60%)
    33.114382469            133,533      LLC-loads                                                     (31.72%)
    33.114382469              2,228      LLC-load-misses           #    1.58% of all LL-cache accesses  (31.72%)
    33.164673210        113,807,241      mem_inst_retired.any                                          (31.81%)
    33.164673210            273,693      branch-misses                                                 (31.81%)
    33.164673210        237,605,314      instructions              #    1.83  insn per cycle           (39.77%)
    33.164673210        130,080,914      cycles                                                        (39.76%)
    33.164673210          2,077,796      L1-icache-load-misses                                         (39.77%)
    33.164673210         77,564,547      L1-dcache-loads                                               (42.84%)
    33.164673210          1,246,049      L1-dcache-load-misses     #    1.61% of all L1-dcache accesses  (50.79%)
    33.164673210            136,987      L2-loads                                                      (44.33%)
    33.164673210              5,139      L2-load-misses            #    3.48% of all LL-cache accesses  (44.32%)
    33.164673210            158,167      LLC-loads                                                     (41.28%)
    33.164673210              4,348      LLC-load-misses           #    2.95% of all LL-cache accesses  (33.32%)
    33.215102442         89,660,919      mem_inst_retired.any                                          (38.02%)
    33.215102442            263,374      branch-misses                                                 (31.73%)
    33.215102442        212,216,352      instructions              #    1.63  insn per cycle           (39.65%)
    33.215102442        130,424,438      cycles                                                        (39.66%)
    33.215102442          2,318,783      L1-icache-load-misses                                         (39.66%)
    33.215102442         69,814,956      L1-dcache-loads                                               (39.66%)
    33.215102442          1,480,226      L1-dcache-load-misses     #    2.12% of all L1-dcache accesses  (39.65%)
    33.215102442            189,950      L2-loads                                                      (38.17%)
    33.215102442              5,492      L2-load-misses            #    2.81% of all LL-cache accesses  (44.48%)
    33.215102442            200,396      LLC-loads                                                     (44.48%)
    33.215102442              6,582      LLC-load-misses           #    3.37% of all LL-cache accesses  (44.48%)
    33.265552831         92,235,035      mem_inst_retired.any                                          (44.50%)
    33.265552831            230,166      branch-misses                                                 (42.87%)
    33.265552831        184,535,525      instructions              #    1.42  insn per cycle           (50.80%)
    33.265552831        130,370,061      cycles                                                        (42.87%)
    33.265552831          2,217,283      L1-icache-load-misses                                         (39.64%)
    33.265552831         61,257,874      L1-dcache-loads                                               (39.64%)
    33.265552831          1,539,103      L1-dcache-load-misses     #    2.51% of all L1-dcache accesses  (39.64%)
    33.265552831            181,857      L2-loads                                                      (31.71%)
    33.265552831              6,052      L2-load-misses            #    3.25% of all LL-cache accesses  (33.33%)
    33.265552831            190,802      LLC-loads                                                     (41.26%)
    33.265552831              6,310      LLC-load-misses           #    3.39% of all LL-cache accesses  (44.50%)
    33.315995180        101,073,444      mem_inst_retired.any                                          (44.36%)
    33.315995180            264,330      branch-misses                                                 (44.49%)
    33.315995180        201,381,525      instructions              #    1.54  insn per cycle           (52.42%)
    33.315995180        130,408,616      cycles                                                        (52.42%)
    33.315995180          2,757,392      L1-icache-load-misses                                         (47.73%)
    33.315995180         55,475,828      L1-dcache-loads                                               (39.80%)
    33.315995180          1,358,298      L1-dcache-load-misses     #    2.45% of all L1-dcache accesses  (39.65%)
    33.315995180            203,203      L2-loads                                                      (31.72%)
    33.315995180              3,401      L2-load-misses            #    1.76% of all LL-cache accesses  (31.72%)
    33.315995180            183,242      LLC-loads                                                     (31.72%)
    33.315995180              5,274      LLC-load-misses           #    2.73% of all LL-cache accesses  (36.40%)
    33.366427359         99,805,212      mem_inst_retired.any                                          (31.72%)
    33.366427359            268,001      branch-misses                                                 (39.52%)
    33.366427359        211,297,246      instructions              #    1.62  insn per cycle           (52.41%)
    33.366427359        130,431,139      cycles                                                        (52.41%)
    33.366427359          2,411,768      L1-icache-load-misses                                         (52.41%)
    33.366427359         68,374,038      L1-dcache-loads                                               (52.41%)
    33.366427359          1,156,321      L1-dcache-load-misses     #    1.69% of all L1-dcache accesses  (44.64%)
    33.366427359            118,429      L2-loads                                                      (31.72%)
    33.366427359              7,495      L2-load-misses            #    5.98% of all LL-cache accesses  (31.72%)
    33.366427359            132,041      LLC-loads                                                     (31.73%)
    33.366427359              9,441      LLC-load-misses           #    7.54% of all LL-cache accesses  (31.72%)
    33.416878169        103,965,468      mem_inst_retired.any                                          (31.70%)
    33.416878169            270,678      branch-misses                                                 (31.70%)
    33.416878169        219,456,713      instructions              #    1.68  insn per cycle           (42.60%)
    33.416878169        130,413,829      cycles                                                        (50.52%)
    33.416878169          2,715,760      L1-icache-load-misses                                         (52.44%)
    33.416878169         64,212,124      L1-dcache-loads                                               (52.43%)
    33.416878169          1,313,458      L1-dcache-load-misses     #    2.05% of all L1-dcache accesses  (52.44%)
    33.416878169            147,260      L2-loads                                                      (33.63%)
    33.416878169              5,929      L2-load-misses            #    3.97% of all LL-cache accesses  (31.72%)
    33.416878169            151,318      LLC-loads                                                     (31.72%)
    33.416878169              6,448      LLC-load-misses           #    4.32% of all LL-cache accesses  (31.70%)
    33.467323304        104,746,850      mem_inst_retired.any                                          (31.72%)
    33.467323304            254,861      branch-misses                                                 (31.71%)
    33.467323304        196,628,669      instructions              #    1.51  insn per cycle           (39.64%)
    33.467323304        130,458,768      cycles                                                        (39.64%)
    33.467323304          2,444,843      L1-icache-load-misses                                         (45.68%)
    33.467323304         71,138,831      L1-dcache-loads                                               (52.43%)
    33.467323304          1,290,562      L1-dcache-load-misses     #    1.81% of all L1-dcache accesses  (52.43%)
    33.467323304            164,966      L2-loads                                                      (44.50%)
    33.467323304              4,773      L2-load-misses            #    3.12% of all LL-cache accesses  (38.48%)
    33.467323304            140,839      LLC-loads                                                     (31.71%)
    33.467323304              6,199      LLC-load-misses           #    4.05% of all LL-cache accesses  (31.71%)
    33.517774344        100,325,943      mem_inst_retired.any                                          (31.72%)
    33.517774344            236,111      branch-misses                                                 (31.72%)
    33.517774344        205,790,643      instructions              #    1.58  insn per cycle           (39.64%)
    33.517774344        130,465,986      cycles                                                        (39.64%)
    33.517774344          2,545,080      L1-icache-load-misses                                         (39.64%)
    33.517774344         73,745,923      L1-dcache-loads                                               (40.83%)
    33.517774344          1,422,959      L1-dcache-load-misses     #    1.93% of all L1-dcache accesses  (48.75%)
    33.517774344            166,407      L2-loads                                                      (44.49%)
    33.517774344              5,328      L2-load-misses            #    3.26% of all LL-cache accesses  (44.49%)
    33.517774344            160,075      LLC-loads                                                     (43.33%)
    33.517774344              5,847      LLC-load-misses           #    3.58% of all LL-cache accesses  (35.40%)
    33.568076334         88,505,193      mem_inst_retired.any                                          (40.05%)
    33.568076334            243,985      branch-misses                                                 (32.11%)
    33.568076334        195,110,263      instructions              #    1.50  insn per cycle           (40.06%)
    33.568076334        130,089,461      cycles                                                        (39.76%)
    33.568076334          2,583,470      L1-icache-load-misses                                         (39.76%)
    33.568076334         62,482,750      L1-dcache-loads                                               (39.75%)
    33.568076334          1,461,640      L1-dcache-load-misses     #    2.34% of all L1-dcache accesses  (39.75%)
    33.568076334            188,631      L2-loads                                                      (36.08%)
    33.568076334              4,497      L2-load-misses            #    2.47% of all LL-cache accesses  (44.02%)
    33.568076334            174,922      LLC-loads                                                     (44.34%)
    33.568076334              4,311      LLC-load-misses           #    2.37% of all LL-cache accesses  (44.34%)
    33.618430238         83,717,949      mem_inst_retired.any                                          (44.39%)
    33.618430238            239,683      branch-misses                                                 (44.40%)
    33.618430238        185,693,553      instructions              #    1.43  insn per cycle           (52.34%)
    33.618430238        130,199,417      cycles                                                        (44.71%)
    33.618430238          2,629,756      L1-icache-load-misses                                         (39.72%)
    33.618430238         68,519,202      L1-dcache-loads                                               (39.72%)
    33.618430238          1,269,520      L1-dcache-load-misses     #    1.85% of all L1-dcache accesses  (39.72%)
    33.618430238            182,159      L2-loads                                                      (31.77%)
    33.618430238              7,047      L2-load-misses            #    3.61% of all LL-cache accesses  (31.77%)
    33.618430238            208,145      LLC-loads                                                     (39.39%)
    33.618430238              5,737      LLC-load-misses           #    2.94% of all LL-cache accesses  (44.39%)
    33.668841991         99,713,486      mem_inst_retired.any                                          (42.65%)
    33.668841991            242,848      branch-misses                                                 (44.45%)
    33.668841991        188,175,838      instructions              #    1.44  insn per cycle           (52.38%)
    33.668841991        130,298,216      cycles                                                        (52.38%)
    33.668841991          2,962,256      L1-icache-load-misses                                         (49.44%)
    33.668841991         56,724,655      L1-dcache-loads                                               (41.50%)
    33.668841991          1,423,918      L1-dcache-load-misses     #    2.51% of all L1-dcache accesses  (39.68%)
    33.668841991            139,159      L2-loads                                                      (31.74%)
    33.668841991              8,756      L2-load-misses            #    6.77% of all LL-cache accesses  (31.75%)
    33.668841991            119,515      LLC-loads                                                     (31.75%)
    33.668841991              6,099      LLC-load-misses           #    4.72% of all LL-cache accesses  (34.68%)
    33.719154494        107,713,552      mem_inst_retired.any                                          (31.80%)
    33.719154494            254,931      branch-misses                                                 (37.93%)
    33.719154494        230,416,452      instructions              #    1.77  insn per cycle           (52.30%)
    33.719154494        130,100,875      cycles                                                        (52.29%)
    33.719154494          2,703,000      L1-icache-load-misses                                         (52.30%)
    33.719154494         72,605,253      L1-dcache-loads                                               (52.30%)
    33.719154494          1,258,309      L1-dcache-load-misses     #    1.73% of all L1-dcache accesses  (46.19%)
    33.719154494            158,431      L2-loads                                                      (31.80%)
    33.719154494              6,190      L2-load-misses            #    4.08% of all LL-cache accesses  (31.81%)
    33.719154494            145,036      LLC-loads                                                     (31.80%)
    33.719154494              5,550      LLC-load-misses           #    3.66% of all LL-cache accesses  (31.80%)
    33.769479711        112,808,472      mem_inst_retired.any                                          (31.80%)
    33.769479711            273,814      branch-misses                                                 (31.80%)
    33.769479711        230,872,538      instructions              #    1.77  insn per cycle           (41.28%)
    33.769479711        130,146,972      cycles                                                        (49.22%)
    33.769479711          2,382,064      L1-icache-load-misses                                         (52.32%)
    33.769479711         70,488,867      L1-dcache-loads                                               (52.32%)
    33.769479711          1,224,182      L1-dcache-load-misses     #    1.74% of all L1-dcache accesses  (52.32%)
    33.769479711            145,729      L2-loads                                                      (34.90%)
    33.769479711              5,754      L2-load-misses            #    4.06% of all LL-cache accesses  (31.79%)
    33.769479711            137,711      LLC-loads                                                     (31.79%)
    33.769479711              6,305      LLC-load-misses           #    4.45% of all LL-cache accesses  (31.78%)
    33.819822217        108,076,992      mem_inst_retired.any                                          (31.78%)
    33.819822217            261,417      branch-misses                                                 (31.78%)
    33.819822217        236,187,915      instructions              #    1.81  insn per cycle           (39.72%)
    33.819822217        130,203,469      cycles                                                        (39.72%)
    33.819822217          2,367,246      L1-icache-load-misses                                         (44.57%)
    33.819822217         72,899,026      L1-dcache-loads                                               (52.32%)
    33.819822217          1,273,896      L1-dcache-load-misses     #    1.75% of all L1-dcache accesses  (52.32%)
    33.819822217            172,867      L2-loads                                                      (44.38%)
    33.819822217              5,821      L2-load-misses            #    3.37% of all LL-cache accesses  (39.56%)
    33.819822217            172,911      LLC-loads                                                     (31.79%)
    33.819822217              4,854      LLC-load-misses           #    2.81% of all LL-cache accesses  (31.78%)
    33.870249250        111,940,248      mem_inst_retired.any                                          (31.73%)
    33.870249250            257,594      branch-misses                                                 (31.73%)
    33.870249250        218,842,500      instructions              #    1.68  insn per cycle           (39.66%)
    33.870249250        130,450,958      cycles                                                        (39.66%)
    33.870249250          2,077,090      L1-icache-load-misses                                         (39.66%)
    33.870249250         72,073,251      L1-dcache-loads                                               (39.86%)
    33.870249250          1,144,918      L1-dcache-load-misses     #    1.59% of all L1-dcache accesses  (47.79%)
    33.870249250            126,457      L2-loads                                                      (44.47%)
    33.870249250              7,820      L2-load-misses            #    6.17% of all LL-cache accesses  (44.47%)
    33.870249250            127,150      LLC-loads                                                     (44.30%)
    33.870249250              4,966      LLC-load-misses           #    3.92% of all LL-cache accesses  (36.36%)
    33.920694995        106,788,687      mem_inst_retired.any                                          (41.16%)
    33.920694995            280,041      branch-misses                                                 (33.24%)
    33.920694995        235,445,254      instructions              #    1.80  insn per cycle           (41.17%)
    33.920694995        130,494,765      cycles                                                        (39.64%)
    33.920694995          2,319,801      L1-icache-load-misses                                         (39.64%)
    33.920694995         74,207,589      L1-dcache-loads                                               (39.64%)
    33.920694995          1,182,672      L1-dcache-load-misses     #    1.59% of all L1-dcache accesses  (39.64%)
    33.920694995            125,912      L2-loads                                                      (35.03%)
    33.920694995              7,149      L2-load-misses            #    5.51% of all LL-cache accesses  (42.95%)
    33.920694995            133,450      LLC-loads                                                     (44.50%)
    33.920694995              7,809      LLC-load-misses           #    6.02% of all LL-cache accesses  (44.50%)
    33.971180705         91,222,891      mem_inst_retired.any                                          (44.54%)
    33.971180705            235,617      branch-misses                                                 (44.54%)
    33.971180705        190,663,087      instructions              #    1.46  insn per cycle           (52.46%)
    33.971180705        130,521,753      cycles                                                        (46.07%)
    33.971180705          2,822,751      L1-icache-load-misses                                         (39.61%)
    33.971180705         64,174,969      L1-dcache-loads                                               (39.61%)
    33.971180705          1,473,365      L1-dcache-load-misses     #    2.30% of all L1-dcache accesses  (39.61%)
    33.971180705            129,616      L2-loads                                                      (31.69%)
    33.971180705              5,057      L2-load-misses            #    3.63% of all LL-cache accesses  (31.70%)
    33.971180705            149,244      LLC-loads                                                     (38.07%)
    33.971180705              8,210      LLC-load-misses           #    5.89% of all LL-cache accesses  (44.54%)
    34.021478141        110,330,517      mem_inst_retired.any                                          (41.25%)
    34.021478141            273,642      branch-misses                                                 (44.33%)
    34.021478141        223,232,625      instructions              #    1.72  insn per cycle           (52.28%)
    34.021478141        130,060,722      cycles                                                        (52.28%)
    34.021478141          2,446,438      L1-icache-load-misses                                         (50.81%)
    34.021478141         70,384,362      L1-dcache-loads                                               (42.86%)
    34.021478141          1,355,368      L1-dcache-load-misses     #    1.93% of all L1-dcache accesses  (39.77%)
    34.021478141            185,498      L2-loads                                                      (31.81%)
    34.021478141              6,532      L2-load-misses            #    3.46% of all LL-cache accesses  (31.81%)
    34.021478141            191,810      LLC-loads                                                     (31.81%)
    34.021478141              6,766      LLC-load-misses           #    3.59% of all LL-cache accesses  (33.27%)
#           time             counts unit events
    34.071800158        110,791,829      mem_inst_retired.any                                          (31.79%)
    34.071800158            254,680      branch-misses                                                 (36.66%)
    34.071800158        219,144,929      instructions              #    1.68  insn per cycle           (52.31%)
    34.071800158        130,177,031      cycles                                                        (52.31%)
    34.071800158          2,729,310      L1-icache-load-misses                                         (52.31%)
    34.071800158         71,515,538      L1-dcache-loads                                               (52.31%)
    34.071800158          1,336,934      L1-dcache-load-misses     #    1.87% of all L1-dcache accesses  (47.46%)
    34.071800158            169,254      L2-loads                                                      (31.80%)
    34.071800158              8,001      L2-load-misses            #    5.07% of all LL-cache accesses  (31.79%)
    34.071800158            146,448      LLC-loads                                                     (31.79%)
    34.071800158              7,932      LLC-load-misses           #    5.02% of all LL-cache accesses  (31.79%)
    34.122155792        117,370,429      mem_inst_retired.any                                          (31.77%)
    34.122155792            291,670      branch-misses                                                 (31.77%)
    34.122155792        228,995,239      instructions              #    1.76  insn per cycle           (39.97%)
    34.122155792        130,205,172      cycles                                                        (47.90%)
    34.122155792          2,561,712      L1-icache-load-misses                                         (52.33%)
    34.122155792         64,128,122      L1-dcache-loads                                               (52.33%)
    34.122155792          1,337,625      L1-dcache-load-misses     #    2.09% of all L1-dcache accesses  (52.33%)
    34.122155792            145,444      L2-loads                                                      (36.23%)
    34.122155792              9,534      L2-load-misses            #    6.78% of all LL-cache accesses  (31.78%)
    34.122155792            135,746      LLC-loads                                                     (31.78%)
    34.122155792              6,400      LLC-load-misses           #    4.55% of all LL-cache accesses  (31.78%)
    34.172483308        106,229,244      mem_inst_retired.any                                          (31.79%)
    34.172483308            264,612      branch-misses                                                 (31.79%)
    34.172483308        209,087,559      instructions              #    1.61  insn per cycle           (39.74%)
    34.172483308        130,155,460      cycles                                                        (39.74%)
    34.172483308          2,359,907      L1-icache-load-misses                                         (43.25%)
    34.172483308         67,990,335      L1-dcache-loads                                               (51.20%)
    34.172483308          1,230,727      L1-dcache-load-misses     #    1.81% of all L1-dcache accesses  (52.31%)
    34.172483308            152,012      L2-loads                                                      (44.36%)
    34.172483308              7,321      L2-load-misses            #    4.82% of all LL-cache accesses  (40.87%)
    34.172483308            151,641      LLC-loads                                                     (32.92%)
    34.172483308              7,237      LLC-load-misses           #    4.77% of all LL-cache accesses  (31.79%)
    34.222922650         91,794,950      mem_inst_retired.any                                          (31.72%)
    34.222922650            243,626      branch-misses                                                 (31.72%)
    34.222922650        205,763,685      instructions              #    1.58  insn per cycle           (39.65%)
    34.222922650        130,402,831      cycles                                                        (39.65%)
    34.222922650          2,453,568      L1-icache-load-misses                                         (39.65%)
    34.222922650         68,605,111      L1-dcache-loads                                               (39.65%)
    34.222922650          1,215,917      L1-dcache-load-misses     #    1.77% of all L1-dcache accesses  (46.47%)
    34.222922650            157,765      L2-loads                                                      (44.49%)
    34.222922650              7,314      L2-load-misses            #    4.30% of all LL-cache accesses  (44.49%)
    34.222922650            182,441      LLC-loads                                                     (44.49%)
    34.222922650              8,729      LLC-load-misses           #    5.13% of all LL-cache accesses  (37.69%)
    34.273232635        102,165,753      mem_inst_retired.any                                          (42.35%)
    34.273232635            232,452      branch-misses                                                 (34.40%)
    34.273232635        206,475,452      instructions              #    1.59  insn per cycle           (42.35%)
    34.273232635        130,142,012      cycles                                                        (39.75%)
    34.273232635          2,508,578      L1-icache-load-misses                                         (39.74%)
    34.273232635         69,876,312      L1-dcache-loads                                               (39.74%)
    34.273232635          1,233,342      L1-dcache-load-misses     #    1.77% of all L1-dcache accesses  (39.74%)
    34.273232635            141,689      L2-loads                                                      (33.79%)
    34.273232635              6,515      L2-load-misses            #    4.65% of all LL-cache accesses  (41.73%)
    34.273232635            138,737      LLC-loads                                                     (44.35%)
    34.273232635              8,751      LLC-load-misses           #    6.24% of all LL-cache accesses  (44.36%)
    34.323699062        101,043,389      mem_inst_retired.any                                          (44.52%)
    34.323699062            256,371      branch-misses                                                 (44.52%)
    34.323699062        211,189,125      instructions              #    1.62  insn per cycle           (52.44%)
    34.323699062        130,486,560      cycles                                                        (47.12%)
    34.323699062          2,085,970      L1-icache-load-misses                                         (39.63%)
    34.323699062         69,283,797      L1-dcache-loads                                               (39.63%)
    34.323699062          1,499,407      L1-dcache-load-misses     #    2.16% of all L1-dcache accesses  (39.63%)
    34.323699062            168,098      L2-loads                                                      (31.70%)
    34.323699062              8,651      L2-load-misses            #    5.27% of all LL-cache accesses  (31.71%)
    34.323699062            160,398      LLC-loads                                                     (37.01%)
    34.323699062              6,453      LLC-load-misses           #    3.93% of all LL-cache accesses  (44.52%)
    34.374138421         87,794,607      mem_inst_retired.any                                          (40.10%)
    34.374138421            248,978      branch-misses                                                 (44.48%)
    34.374138421        192,910,446      instructions              #    1.48  insn per cycle           (52.41%)
    34.374138421        130,405,210      cycles                                                        (52.41%)
    34.374138421          2,867,861      L1-icache-load-misses                                         (51.99%)
    34.374138421         67,905,564      L1-dcache-loads                                               (44.06%)
    34.374138421          1,250,955      L1-dcache-load-misses     #    1.84% of all L1-dcache accesses  (39.65%)
    34.374138421            143,916      L2-loads                                                      (31.72%)
    34.374138421              6,074      L2-load-misses            #    3.81% of all LL-cache accesses  (31.73%)
    34.374138421            174,584      LLC-loads                                                     (31.72%)
    34.374138421              4,966      LLC-load-misses           #    3.12% of all LL-cache accesses  (32.13%)
    34.424567423         95,652,269      mem_inst_retired.any                                          (31.73%)
    34.424567423            224,569      branch-misses                                                 (35.28%)
    34.424567423        185,924,566      instructions              #    1.43  insn per cycle           (51.14%)
    34.424567423        130,344,438      cycles                                                        (52.42%)
    34.424567423          1,776,632      L1-icache-load-misses                                         (52.42%)
    34.424567423         59,459,934      L1-dcache-loads                                               (52.40%)
    34.424567423          1,840,492      L1-dcache-load-misses     #    3.10% of all L1-dcache accesses  (48.88%)
    34.424567423            190,354      L2-loads                                                      (31.71%)
    34.424567423              9,487      L2-load-misses            #    5.11% of all LL-cache accesses  (31.72%)
    34.424567423            181,071      LLC-loads                                                     (31.73%)
    34.424567423              8,078      LLC-load-misses           #    4.35% of all LL-cache accesses  (31.73%)
    34.474997608         97,335,159      mem_inst_retired.any                                          (31.73%)
    34.474997608            249,851      branch-misses                                                 (31.73%)
    34.474997608        223,607,584      instructions              #    1.71  insn per cycle           (39.65%)
    34.474997608        130,414,327      cycles                                                        (46.31%)
    34.474997608          2,566,239      L1-icache-load-misses                                         (52.41%)
    34.474997608         68,721,342      L1-dcache-loads                                               (52.41%)
    34.474997608          1,509,363      L1-dcache-load-misses     #    2.20% of all L1-dcache accesses  (52.41%)
    34.474997608            180,652      L2-loads                                                      (37.84%)
    34.474997608              6,149      L2-load-misses            #    3.68% of all LL-cache accesses  (31.73%)
    34.474997608            153,503      LLC-loads                                                     (31.73%)
    34.474997608              4,913      LLC-load-misses           #    2.94% of all LL-cache accesses  (31.73%)
    34.525438143         90,598,492      mem_inst_retired.any                                          (31.72%)
    34.525438143            249,069      branch-misses                                                 (31.71%)
    34.525438143        178,695,679      instructions              #    1.37  insn per cycle           (39.64%)
    34.525438143        130,394,427      cycles                                                        (39.64%)
    34.525438143          2,739,850      L1-icache-load-misses                                         (41.48%)
    34.525438143         71,678,008      L1-dcache-loads                                               (49.42%)
    34.525438143          1,254,869      L1-dcache-load-misses     #    1.75% of all L1-dcache accesses  (52.42%)
    34.525438143            132,848      L2-loads                                                      (44.49%)
    34.525438143              6,902      L2-load-misses            #    4.88% of all LL-cache accesses  (42.68%)
    34.525438143            150,237      LLC-loads                                                     (34.75%)
    34.525438143              4,955      LLC-load-misses           #    3.50% of all LL-cache accesses  (31.72%)
    34.575870923        103,208,193      mem_inst_retired.any                                          (31.72%)
    34.575870923            260,033      branch-misses                                                 (31.73%)
    34.575870923        222,364,867      instructions              #    1.70  insn per cycle           (39.66%)
    34.575870923        130,456,528      cycles                                                        (39.66%)
    34.575870923          2,600,095      L1-icache-load-misses                                         (39.65%)
    34.575870923         63,350,344      L1-dcache-loads                                               (39.65%)
    34.575870923          1,409,413      L1-dcache-load-misses     #    2.22% of all L1-dcache accesses  (44.57%)
    34.575870923            192,772      L2-loads                                                      (44.48%)
    34.575870923              5,635      L2-load-misses            #    3.00% of all LL-cache accesses  (44.49%)
    34.575870923            182,487      LLC-loads                                                     (44.49%)
    34.575870923              4,951      LLC-load-misses           #    2.64% of all LL-cache accesses  (39.59%)
    34.626288666         91,509,257      mem_inst_retired.any                                          (44.35%)
    34.626288666            265,060      branch-misses                                                 (36.41%)
    34.626288666        177,092,961      instructions              #    1.36  insn per cycle           (44.35%)
    34.626288666        130,307,321      cycles                                                        (39.66%)
    34.626288666          2,512,482      L1-icache-load-misses                                         (39.67%)
    34.626288666         60,487,010      L1-dcache-loads                                               (39.67%)
    34.626288666          1,259,025      L1-dcache-load-misses     #    2.08% of all L1-dcache accesses  (39.68%)
    34.626288666            142,531      L2-loads                                                      (31.83%)
    34.626288666              5,836      L2-load-misses            #    3.91% of all LL-cache accesses  (39.77%)
    34.626288666            155,965      LLC-loads                                                     (44.46%)
    34.626288666              8,186      LLC-load-misses           #    5.48% of all LL-cache accesses  (44.45%)
    34.676583226        104,418,802      mem_inst_retired.any                                          (44.32%)
    34.676583226            256,509      branch-misses                                                 (44.32%)
    34.676583226        205,813,615      instructions              #    1.58  insn per cycle           (52.28%)
    34.676583226        130,009,089      cycles                                                        (49.03%)
    34.676583226          2,847,102      L1-icache-load-misses                                         (41.08%)
    34.676583226         65,751,035      L1-dcache-loads                                               (39.77%)
    34.676583226          1,353,128      L1-dcache-load-misses     #    2.06% of all L1-dcache accesses  (39.77%)
    34.676583226            169,306      L2-loads                                                      (31.81%)
    34.676583226              5,528      L2-load-misses            #    3.31% of all LL-cache accesses  (31.81%)
    34.676583226            165,116      LLC-loads                                                     (35.05%)
    34.676583226              4,076      LLC-load-misses           #    2.44% of all LL-cache accesses  (43.00%)
    34.726877291         96,342,730      mem_inst_retired.any                                          (38.46%)
    34.726877291            263,025      branch-misses                                                 (44.33%)
    34.726877291        199,683,083      instructions              #    1.54  insn per cycle           (52.28%)
    34.726877291        130,067,368      cycles                                                        (52.29%)
    34.726877291          2,576,677      L1-icache-load-misses                                         (52.28%)
    34.726877291         70,204,793      L1-dcache-loads                                               (45.65%)
    34.726877291          1,367,391      L1-dcache-load-misses     #    1.95% of all L1-dcache accesses  (39.77%)
    34.726877291            186,310      L2-loads                                                      (31.81%)
    34.726877291              6,877      L2-load-misses            #    3.44% of all LL-cache accesses  (31.81%)
    34.726877291            212,967      LLC-loads                                                     (31.81%)
    34.726877291              8,123      LLC-load-misses           #    4.07% of all LL-cache accesses  (31.81%)
    34.777304152        107,931,077      mem_inst_retired.any                                          (31.73%)
    34.777304152            284,573      branch-misses                                                 (33.82%)
    34.777304152        241,474,248      instructions              #    1.85  insn per cycle           (49.67%)
    34.777304152        130,398,996      cycles                                                        (52.40%)
    34.777304152          2,309,512      L1-icache-load-misses                                         (52.40%)
    34.777304152         73,393,872      L1-dcache-loads                                               (52.40%)
    34.777304152          1,188,439      L1-dcache-load-misses     #    1.62% of all L1-dcache accesses  (50.34%)
    34.777304152            105,135      L2-loads                                                      (31.73%)
    34.777304152              9,436      L2-load-misses            #    7.82% of all LL-cache accesses  (31.73%)
    34.777304152            136,296      LLC-loads                                                     (31.73%)
    34.777304152              7,435      LLC-load-misses           #    6.16% of all LL-cache accesses  (31.73%)
    34.827746835        107,799,173      mem_inst_retired.any                                          (31.71%)
    34.827746835            277,466      branch-misses                                                 (31.72%)
    34.827746835        232,316,250      instructions              #    1.78  insn per cycle           (39.65%)
    34.827746835        130,500,889      cycles                                                        (44.84%)
    34.827746835          2,560,056      L1-icache-load-misses                                         (52.42%)
    34.827746835         67,627,435      L1-dcache-loads                                               (52.42%)
    34.827746835          1,227,589      L1-dcache-load-misses     #    1.82% of all L1-dcache accesses  (52.42%)
    34.827746835            130,151      L2-loads                                                      (39.32%)
    34.827746835              6,327      L2-load-misses            #    4.58% of all LL-cache accesses  (31.72%)
    34.827746835            146,371      LLC-loads                                                     (31.72%)
    34.827746835              4,477      LLC-load-misses           #    3.24% of all LL-cache accesses  (31.72%)
    34.878132583        107,252,816      mem_inst_retired.any                                          (31.75%)
    34.878132583            267,808      branch-misses                                                 (31.75%)
    34.878132583        242,570,238      instructions              #    1.86  insn per cycle           (39.68%)
    34.878132583        130,291,588      cycles                                                        (39.69%)
    34.878132583          2,565,837      L1-icache-load-misses                                         (40.04%)
    34.878132583         77,962,138      L1-dcache-loads                                               (47.98%)
    34.878132583          1,173,618      L1-dcache-load-misses     #    1.51% of all L1-dcache accesses  (52.37%)
    34.878132583            132,902      L2-loads                                                      (44.43%)
    34.878132583              7,869      L2-load-misses            #    5.94% of all LL-cache accesses  (44.11%)
    34.878132583            132,144      LLC-loads                                                     (36.16%)
    34.878132583              6,049      LLC-load-misses           #    4.56% of all LL-cache accesses  (31.75%)
    34.928632184        115,995,455      mem_inst_retired.any                                          (33.08%)
    34.928632184            264,763      branch-misses                                                 (31.68%)
    34.928632184        242,560,608      instructions              #    1.86  insn per cycle           (39.60%)
    34.928632184        130,622,851      cycles                                                        (39.60%)
    34.928632184          2,470,502      L1-icache-load-misses                                         (39.60%)
    34.928632184         70,781,049      L1-dcache-loads                                               (39.60%)
    34.928632184          1,267,171      L1-dcache-load-misses     #    1.79% of all L1-dcache accesses  (43.14%)
    34.928632184            121,572      L2-loads                                                      (43.14%)
    34.928632184              7,595      L2-load-misses            #    6.13% of all LL-cache accesses  (44.55%)
    34.928632184            126,295      LLC-loads                                                     (44.55%)
    34.928632184              8,794      LLC-load-misses           #    7.10% of all LL-cache accesses  (41.03%)
    34.978926066        105,945,107      mem_inst_retired.any                                          (44.34%)
    34.978926066            276,037      branch-misses                                                 (37.78%)
    34.978926066        199,630,229      instructions              #    1.54  insn per cycle           (45.74%)
    34.978926066        129,991,857      cycles                                                        (39.77%)
    34.978926066          2,750,249      L1-icache-load-misses                                         (39.77%)
    34.978926066         67,393,302      L1-dcache-loads                                               (39.77%)
    34.978926066          1,274,334      L1-dcache-load-misses     #    1.89% of all L1-dcache accesses  (39.75%)
    34.978926066            164,464      L2-loads                                                      (31.80%)
    34.978926066              7,775      L2-load-misses            #    5.06% of all LL-cache accesses  (38.34%)
    34.978926066            142,569      LLC-loads                                                     (44.31%)
    34.978926066              7,754      LLC-load-misses           #    5.05% of all LL-cache accesses  (44.35%)
    35.029227919        106,473,007      mem_inst_retired.any                                          (44.34%)
    35.029227919            262,577      branch-misses                                                 (44.34%)
    35.029227919        215,945,170      instructions              #    1.66  insn per cycle           (52.29%)
    35.029227919        130,024,008      cycles                                                        (50.30%)
    35.029227919          2,797,986      L1-icache-load-misses                                         (42.35%)
    35.029227919         55,834,765      L1-dcache-loads                                               (39.75%)
    35.029227919          1,468,626      L1-dcache-load-misses     #    2.63% of all L1-dcache accesses  (39.75%)
    35.029227919            120,924      L2-loads                                                      (31.81%)
    35.029227919              6,608      L2-load-misses            #    5.69% of all LL-cache accesses  (31.81%)
    35.029227919            111,287      LLC-loads                                                     (33.78%)
    35.029227919              8,445      LLC-load-misses           #    7.27% of all LL-cache accesses  (41.73%)
    35.079563494        116,738,941      mem_inst_retired.any                                          (37.15%)
    35.079563494            259,795      branch-misses                                                 (44.37%)
    35.079563494        210,911,343      instructions              #    1.62  insn per cycle           (52.32%)
    35.079563494        130,190,361      cycles                                                        (52.32%)
    35.079563494          2,650,479      L1-icache-load-misses                                         (52.32%)
    35.079563494         69,737,787      L1-dcache-loads                                               (46.98%)
    35.079563494          1,318,690      L1-dcache-load-misses     #    1.89% of all L1-dcache accesses  (39.73%)
    35.079563494            156,387      L2-loads                                                      (31.79%)
    35.079563494              6,792      L2-load-misses            #    4.62% of all LL-cache accesses  (31.79%)
    35.079563494            137,532      LLC-loads                                                     (31.79%)
    35.079563494              5,882      LLC-load-misses           #    4.00% of all LL-cache accesses  (31.79%)
    35.129916167        108,586,911      mem_inst_retired.any                                          (31.78%)
    35.129916167            283,854      branch-misses                                                 (32.49%)
    35.129916167        212,766,812      instructions              #    1.63  insn per cycle           (48.38%)
    35.129916167        130,173,908      cycles                                                        (52.33%)
    35.129916167          2,731,371      L1-icache-load-misses                                         (52.33%)
    35.129916167         73,371,745      L1-dcache-loads                                               (52.33%)
    35.129916167          1,353,695      L1-dcache-load-misses     #    1.84% of all L1-dcache accesses  (51.64%)
    35.129916167            125,005      L2-loads                                                      (31.78%)
    35.129916167              8,300      L2-load-misses            #    6.06% of all LL-cache accesses  (31.78%)
    35.129916167            148,881      LLC-loads                                                     (31.78%)
    35.129916167              8,033      LLC-load-misses           #    5.87% of all LL-cache accesses  (31.78%)
    35.180212440        106,579,510      mem_inst_retired.any                                          (31.81%)
    35.180212440            295,484      branch-misses                                                 (31.81%)
    35.180212440        217,214,126      instructions              #    1.67  insn per cycle           (39.76%)
    35.180212440        130,085,094      cycles                                                        (43.76%)
    35.180212440          2,400,311      L1-icache-load-misses                                         (51.71%)
    35.180212440         67,432,377      L1-dcache-loads                                               (52.28%)
    35.180212440          1,266,989      L1-dcache-load-misses     #    1.88% of all L1-dcache accesses  (52.28%)
    35.180212440            141,807      L2-loads                                                      (40.35%)
    35.180212440              6,061      L2-load-misses            #    4.20% of all LL-cache accesses  (32.40%)
    35.180212440            146,779      LLC-loads                                                     (31.81%)
    35.180212440              7,387      LLC-load-misses           #    5.12% of all LL-cache accesses  (31.81%)
    35.230514908         99,066,563      mem_inst_retired.any                                          (31.81%)
    35.230514908            272,033      branch-misses                                                 (31.80%)
    35.230514908        210,817,665      instructions              #    1.62  insn per cycle           (39.75%)
    35.230514908        130,072,630      cycles                                                        (39.75%)
    35.230514908          2,499,405      L1-icache-load-misses                                         (39.75%)
    35.230514908         70,529,925      L1-dcache-loads                                               (47.13%)
    35.230514908          1,264,573      L1-dcache-load-misses     #    1.79% of all L1-dcache accesses  (52.29%)
    35.230514908            158,975      L2-loads                                                      (44.35%)
    35.230514908              6,135      L2-load-misses            #    3.51% of all LL-cache accesses  (44.35%)
    35.230514908            190,673      LLC-loads                                                     (36.99%)
    35.230514908              4,861      LLC-load-misses           #    2.78% of all LL-cache accesses  (31.80%)
    35.280960402        113,012,165      mem_inst_retired.any                                          (33.76%)
    35.280960402            254,844      branch-misses                                                 (31.71%)
    35.280960402        208,808,176      instructions              #    1.60  insn per cycle           (39.64%)
    35.280960402        130,460,095      cycles                                                        (39.64%)
    35.280960402          2,232,274      L1-icache-load-misses                                         (39.65%)
    35.280960402         69,870,645      L1-dcache-loads                                               (39.65%)
    35.280960402          1,263,838      L1-dcache-load-misses     #    1.81% of all L1-dcache accesses  (42.43%)
    35.280960402            144,618      L2-loads                                                      (42.43%)
    35.280960402              5,208      L2-load-misses            #    3.48% of all LL-cache accesses  (44.48%)
    35.280960402            154,929      LLC-loads                                                     (44.48%)
    35.280960402              8,713      LLC-load-misses           #    5.82% of all LL-cache accesses  (41.73%)
#           time             counts unit events
    35.331329041        118,264,902      mem_inst_retired.any                                          (44.41%)
    35.331329041            273,612      branch-misses                                                 (38.52%)
    35.331329041        228,776,187      instructions              #    1.76  insn per cycle           (46.46%)
    35.331329041        130,273,587      cycles                                                        (39.70%)
    35.331329041          2,251,546      L1-icache-load-misses                                         (39.70%)
    35.331329041         80,505,997      L1-dcache-loads                                               (39.71%)
    35.331329041          1,163,027      L1-dcache-load-misses     #    1.44% of all L1-dcache accesses  (39.71%)
    35.331329041            110,785      L2-loads                                                      (31.77%)
    35.331329041              6,890      L2-load-misses            #    5.80% of all LL-cache accesses  (37.65%)
    35.331329041            126,858      LLC-loads                                                     (44.41%)
    35.331329041              5,865      LLC-load-misses           #    4.94% of all LL-cache accesses  (44.41%)
    35.381629810         85,451,025      mem_inst_retired.any                                          (44.33%)
    35.381629810            233,906      branch-misses                                                 (44.33%)
    35.381629810        202,031,592      instructions              #    1.55  insn per cycle           (52.29%)
    35.381629810        130,085,286      cycles                                                        (51.11%)
    35.381629810          2,422,506      L1-icache-load-misses                                         (43.16%)
    35.381629810         74,290,399      L1-dcache-loads                                               (39.76%)
    35.381629810          1,194,061      L1-dcache-load-misses     #    1.61% of all L1-dcache accesses  (39.76%)
    35.381629810            124,495      L2-loads                                                      (31.81%)
    35.381629810              7,488      L2-load-misses            #    5.98% of all LL-cache accesses  (31.81%)
    35.381629810            126,041      LLC-loads                                                     (32.97%)
    35.381629810              5,735      LLC-load-misses           #    4.58% of all LL-cache accesses  (40.92%)
    35.432025818        104,305,532      mem_inst_retired.any                                          (36.30%)
    35.432025818            265,253      branch-misses                                                 (44.23%)
    35.432025818        231,951,315      instructions              #    1.78  insn per cycle           (52.36%)
    35.432025818        130,244,960      cycles                                                        (52.36%)
    35.432025818          2,115,084      L1-icache-load-misses                                         (52.36%)
    35.432025818         79,308,326      L1-dcache-loads                                               (47.85%)
    35.432025818          1,174,536      L1-dcache-load-misses     #    1.48% of all L1-dcache accesses  (39.91%)
    35.432025818            130,904      L2-loads                                                      (31.76%)
    35.432025818              9,834      L2-load-misses            #    7.83% of all LL-cache accesses  (31.76%)
    35.432025818            120,316      LLC-loads                                                     (31.76%)
    35.432025818              9,018      LLC-load-misses           #    7.18% of all LL-cache accesses  (31.76%)
    35.482324600        109,230,994      mem_inst_retired.any                                          (31.81%)
    35.482324600            265,598      branch-misses                                                 (31.81%)
    35.482324600        218,619,135      instructions              #    1.68  insn per cycle           (47.52%)
    35.482324600        130,090,364      cycles                                                        (52.29%)
    35.482324600          2,609,343      L1-icache-load-misses                                         (52.28%)
    35.482324600         74,962,960      L1-dcache-loads                                               (52.28%)
    35.482324600          1,197,510      L1-dcache-load-misses     #    1.60% of all L1-dcache accesses  (52.28%)
    35.482324600            120,599      L2-loads                                                      (31.80%)
    35.482324600              5,466      L2-load-misses            #    4.38% of all LL-cache accesses  (31.81%)
    35.482324600            129,216      LLC-loads                                                     (31.81%)
    35.482324600              5,664      LLC-load-misses           #    4.53% of all LL-cache accesses  (31.81%)
    35.532717469        102,248,630      mem_inst_retired.any                                          (31.75%)
    35.532717469            262,827      branch-misses                                                 (31.75%)
    35.532717469        211,644,350      instructions              #    1.62  insn per cycle           (39.69%)
    35.532717469        130,321,471      cycles                                                        (42.86%)
    35.532717469          2,366,811      L1-icache-load-misses                                         (50.80%)
    35.532717469         68,369,284      L1-dcache-loads                                               (52.37%)
    35.532717469          1,398,251      L1-dcache-load-misses     #    2.05% of all L1-dcache accesses  (52.37%)
    35.532717469            172,826      L2-loads                                                      (41.28%)
    35.532717469              7,093      L2-load-misses            #    4.39% of all LL-cache accesses  (33.34%)
    35.532717469            150,519      LLC-loads                                                     (31.75%)
    35.532717469              6,777      LLC-load-misses           #    4.19% of all LL-cache accesses  (31.75%)
    35.583022983         98,772,075      mem_inst_retired.any                                          (31.80%)
    35.583022983            255,587      branch-misses                                                 (31.80%)
    35.583022983        212,614,004      instructions              #    1.63  insn per cycle           (39.75%)
    35.583022983        130,084,222      cycles                                                        (39.75%)
    35.583022983          2,368,811      L1-icache-load-misses                                         (39.75%)
    35.583022983         76,408,356      L1-dcache-loads                                               (46.13%)
    35.583022983          1,340,968      L1-dcache-load-misses     #    1.76% of all L1-dcache accesses  (52.30%)
    35.583022983            161,677      L2-loads                                                      (44.35%)
    35.583022983              8,268      L2-load-misses            #    5.28% of all LL-cache accesses  (44.35%)
    35.583022983            151,345      LLC-loads                                                     (37.99%)
    35.583022983              7,939      LLC-load-misses           #    5.07% of all LL-cache accesses  (31.80%)
    35.633448146         87,716,713      mem_inst_retired.any                                          (34.74%)
    35.633448146            261,096      branch-misses                                                 (31.72%)
    35.633448146        166,878,179      instructions              #    1.28  insn per cycle           (39.66%)
    35.633448146        130,310,771      cycles                                                        (39.66%)
    35.633448146          2,532,121      L1-icache-load-misses                                         (39.66%)
    35.633448146         54,056,782      L1-dcache-loads                                               (39.66%)
    35.633448146          1,492,657      L1-dcache-load-misses     #    2.76% of all L1-dcache accesses  (41.44%)
    35.633448146            180,705      L2-loads                                                      (41.44%)
    35.633448146              5,430      L2-load-misses            #    2.82% of all LL-cache accesses  (44.47%)
    35.633448146            203,898      LLC-loads                                                     (44.48%)
    35.633448146              8,369      LLC-load-misses           #    4.35% of all LL-cache accesses  (42.71%)
    35.683911152         99,847,898      mem_inst_retired.any                                          (44.52%)
    35.683911152            265,568      branch-misses                                                 (39.61%)
    35.683911152        227,402,805      instructions              #    1.74  insn per cycle           (47.54%)
    35.683911152        130,510,486      cycles                                                        (39.63%)
    35.683911152          2,281,201      L1-icache-load-misses                                         (39.63%)
    35.683911152         73,915,949      L1-dcache-loads                                               (39.63%)
    35.683911152          1,284,473      L1-dcache-load-misses     #    1.74% of all L1-dcache accesses  (39.63%)
    35.683911152            120,757      L2-loads                                                      (31.71%)
    35.683911152              5,322      L2-load-misses            #    4.54% of all LL-cache accesses  (36.60%)
    35.683911152            113,764      LLC-loads                                                     (44.51%)
    35.683911152              4,053      LLC-load-misses           #    3.46% of all LL-cache accesses  (44.53%)
    35.734227268         96,188,524      mem_inst_retired.any                                          (44.35%)
    35.734227268            257,075      branch-misses                                                 (44.35%)
    35.734227268        209,027,081      instructions              #    1.61  insn per cycle           (52.30%)
    35.734227268        130,096,941      cycles                                                        (52.28%)
    35.734227268          2,691,458      L1-icache-load-misses                                         (44.34%)
    35.734227268         67,345,541      L1-dcache-loads                                               (39.75%)
    35.734227268          1,312,036      L1-dcache-load-misses     #    1.95% of all L1-dcache accesses  (39.75%)
    35.734227268            150,193      L2-loads                                                      (31.80%)
    35.734227268              4,739      L2-load-misses            #    3.15% of all LL-cache accesses  (31.80%)
    35.734227268            150,765      LLC-loads                                                     (31.81%)
    35.734227268              5,400      LLC-load-misses           #    3.59% of all LL-cache accesses  (39.74%)
    35.784671818         84,130,541      mem_inst_retired.any                                          (35.07%)
    35.784671818            234,533      branch-misses                                                 (43.00%)
    35.784671818        187,460,280      instructions              #    1.44  insn per cycle           (52.41%)
    35.784671818        130,367,864      cycles                                                        (52.41%)
    35.784671818          2,447,147      L1-icache-load-misses                                         (52.41%)
    35.784671818         68,729,587      L1-dcache-loads                                               (49.09%)
    35.784671818          1,166,530      L1-dcache-load-misses     #    1.70% of all L1-dcache accesses  (41.16%)
    35.784671818            161,706      L2-loads                                                      (31.73%)
    35.784671818              6,641      L2-load-misses            #    3.76% of all LL-cache accesses  (31.72%)
    35.784671818            191,717      LLC-loads                                                     (31.72%)
    35.784671818              5,346      LLC-load-misses           #    3.03% of all LL-cache accesses  (31.72%)
    35.835310471        101,379,353      mem_inst_retired.any                                          (31.60%)
    35.835310471            281,586      branch-misses                                                 (31.60%)
    35.835310471        221,357,964      instructions              #    1.69  insn per cycle           (45.92%)
    35.835310471        130,953,939      cycles                                                        (52.60%)
    35.835310471          2,728,372      L1-icache-load-misses                                         (52.60%)
    35.835310471         65,590,746      L1-dcache-loads                                               (52.60%)
    35.835310471          1,371,810      L1-dcache-load-misses     #    2.09% of all L1-dcache accesses  (52.60%)
    35.835310471            160,507      L2-loads                                                      (31.60%)
    35.835310471              4,784      L2-load-misses            #    2.78% of all LL-cache accesses  (31.60%)
    35.835310471            184,165      LLC-loads                                                     (31.60%)
    35.835310471              6,588      LLC-load-misses           #    3.82% of all LL-cache accesses  (31.60%)
    35.885711782        105,922,561      mem_inst_retired.any                                          (31.75%)
    35.885711782            241,662      branch-misses                                                 (31.74%)
    35.885711782        204,360,798      instructions              #    1.57  insn per cycle           (39.68%)
    35.885711782        130,339,631      cycles                                                        (40.89%)
    35.885711782          2,664,452      L1-icache-load-misses                                         (48.83%)
    35.885711782         67,139,266      L1-dcache-loads                                               (52.38%)
    35.885711782          1,226,338      L1-dcache-load-misses     #    1.83% of all L1-dcache accesses  (52.38%)
    35.885711782            154,829      L2-loads                                                      (43.25%)
    35.885711782              7,743      L2-load-misses            #    5.16% of all LL-cache accesses  (35.32%)
    35.885711782            145,080      LLC-loads                                                     (31.75%)
    35.885711782             10,341      LLC-load-misses           #    6.90% of all LL-cache accesses  (31.75%)
    35.936154980         96,329,234      mem_inst_retired.any                                          (31.72%)
    35.936154980            230,901      branch-misses                                                 (31.72%)
    35.936154980        191,874,668      instructions              #    1.47  insn per cycle           (39.64%)
    35.936154980        130,444,252      cycles                                                        (39.65%)
    35.936154980          2,518,577      L1-icache-load-misses                                         (39.65%)
    35.936154980         71,071,085      L1-dcache-loads                                               (44.03%)
    35.936154980          1,233,715      L1-dcache-load-misses     #    1.74% of all L1-dcache accesses  (51.96%)
    35.936154980            145,129      L2-loads                                                      (44.49%)
    35.936154980              4,749      L2-load-misses            #    3.34% of all LL-cache accesses  (44.49%)
    35.936154980            139,247      LLC-loads                                                     (40.13%)
    35.936154980              4,096      LLC-load-misses           #    2.88% of all LL-cache accesses  (32.20%)
    35.986538191         94,713,909      mem_inst_retired.any                                          (36.94%)
    35.986538191            238,913      branch-misses                                                 (31.75%)
    35.986538191        190,678,255      instructions              #    1.46  insn per cycle           (39.69%)
    35.986538191        130,286,155      cycles                                                        (39.69%)
    35.986538191          2,048,144      L1-icache-load-misses                                         (39.69%)
    35.986538191         65,988,695      L1-dcache-loads                                               (39.69%)
    35.986538191          1,417,334      L1-dcache-load-misses     #    2.15% of all L1-dcache accesses  (39.69%)
    35.986538191            160,522      L2-loads                                                      (39.22%)
    35.986538191              3,844      L2-load-misses            #    2.48% of all LL-cache accesses  (44.43%)
    35.986538191            148,866      LLC-loads                                                     (44.43%)
    35.986538191              4,352      LLC-load-misses           #    2.81% of all LL-cache accesses  (44.43%)
    36.036984845        117,987,000      mem_inst_retired.any                                          (44.49%)
    36.036984845            251,942      branch-misses                                                 (41.75%)
    36.036984845        226,612,232      instructions              #    1.74  insn per cycle           (49.68%)
    36.036984845        130,440,968      cycles                                                        (41.75%)
    36.036984845          2,251,591      L1-icache-load-misses                                         (39.64%)
    36.036984845         73,885,754      L1-dcache-loads                                               (39.64%)
    36.036984845          1,232,792      L1-dcache-load-misses     #    1.67% of all L1-dcache accesses  (39.64%)
    36.036984845            134,799      L2-loads                                                      (31.72%)
    36.036984845              4,139      L2-load-misses            #    3.25% of all LL-cache accesses  (34.45%)
    36.036984845            119,822      LLC-loads                                                     (42.37%)
    36.036984845              7,409      LLC-load-misses           #    5.82% of all LL-cache accesses  (44.50%)
    36.087439205        116,791,830      mem_inst_retired.any                                          (44.51%)
    36.087439205            274,855      branch-misses                                                 (44.50%)
    36.087439205        242,414,048      instructions              #    1.86  insn per cycle           (52.43%)
    36.087439205        130,520,380      cycles                                                        (52.43%)
    36.087439205          2,451,145      L1-icache-load-misses                                         (46.62%)
    36.087439205         74,002,981      L1-dcache-loads                                               (39.64%)
    36.087439205          1,273,586      L1-dcache-load-misses     #    1.72% of all L1-dcache accesses  (39.64%)
    36.087439205            172,482      L2-loads                                                      (31.71%)
    36.087439205              8,684      L2-load-misses            #    5.88% of all LL-cache accesses  (31.71%)
    36.087439205            122,830      LLC-loads                                                     (31.71%)
    36.087439205              7,749      LLC-load-misses           #    5.25% of all LL-cache accesses  (37.51%)
    36.137852827         96,517,143      mem_inst_retired.any                                          (32.71%)
    36.137852827            234,710      branch-misses                                                 (40.64%)
    36.137852827        206,379,806      instructions              #    1.58  insn per cycle           (52.39%)
    36.137852827        130,352,855      cycles                                                        (52.39%)
    36.137852827          2,197,900      L1-icache-load-misses                                         (52.39%)
    36.137852827         73,099,919      L1-dcache-loads                                               (51.44%)
    36.137852827          1,391,827      L1-dcache-load-misses     #    1.90% of all L1-dcache accesses  (43.52%)
    36.137852827            171,550      L2-loads                                                      (31.74%)
    36.137852827              7,271      L2-load-misses            #    4.23% of all LL-cache accesses  (31.74%)
    36.137852827            171,879      LLC-loads                                                     (31.74%)
    36.137852827              5,794      LLC-load-misses           #    3.37% of all LL-cache accesses  (31.73%)
    36.188165402         91,036,937      mem_inst_retired.any                                          (31.80%)
    36.188165402            224,748      branch-misses                                                 (31.80%)
    36.188165402        204,597,212      instructions              #    1.57  insn per cycle           (43.87%)
    36.188165402        130,123,326      cycles                                                        (51.82%)
    36.188165402          2,286,566      L1-icache-load-misses                                         (52.29%)
    36.188165402         66,806,515      L1-dcache-loads                                               (52.29%)
    36.188165402          1,553,593      L1-dcache-load-misses     #    2.33% of all L1-dcache accesses  (52.29%)
    36.188165402            170,702      L2-loads                                                      (32.29%)
    36.188165402              4,945      L2-load-misses            #    3.00% of all LL-cache accesses  (31.81%)
    36.188165402            158,484      LLC-loads                                                     (31.81%)
    36.188165402              3,295      LLC-load-misses           #    2.00% of all LL-cache accesses  (31.80%)
    36.238468991        101,335,765      mem_inst_retired.any                                          (31.81%)
    36.238468991            240,207      branch-misses                                                 (31.81%)
    36.238468991        212,661,782      instructions              #    1.63  insn per cycle           (39.76%)
    36.238468991        130,108,676      cycles                                                        (39.75%)
    36.238468991          2,513,009      L1-icache-load-misses                                         (47.23%)
    36.238468991         72,935,922      L1-dcache-loads                                               (52.29%)
    36.238468991          1,310,015      L1-dcache-load-misses     #    1.80% of all L1-dcache accesses  (52.29%)
    36.238468991            139,335      L2-loads                                                      (44.34%)
    36.238468991              5,672      L2-load-misses            #    4.44% of all LL-cache accesses  (36.88%)
    36.238468991            116,400      LLC-loads                                                     (31.81%)
    36.238468991              5,200      LLC-load-misses           #    4.07% of all LL-cache accesses  (31.81%)
    36.288762274        115,344,936      mem_inst_retired.any                                          (31.81%)
    36.288762274            265,670      branch-misses                                                 (31.81%)
    36.288762274        252,022,345      instructions              #    1.94  insn per cycle           (39.77%)
    36.288762274        130,096,115      cycles                                                        (39.77%)
    36.288762274          2,393,440      L1-icache-load-misses                                         (39.77%)
    36.288762274         80,437,081      L1-dcache-loads                                               (42.66%)
    36.288762274          1,167,613      L1-dcache-load-misses     #    1.45% of all L1-dcache accesses  (50.61%)
    36.288762274            116,309      L2-loads                                                      (44.32%)
    36.288762274              6,946      L2-load-misses            #    6.14% of all LL-cache accesses  (44.32%)
    36.288762274            109,989      LLC-loads                                                     (41.45%)
    36.288762274              5,415      LLC-load-misses           #    4.79% of all LL-cache accesses  (33.50%)
    36.339068770        112,461,242      mem_inst_retired.any                                          (38.04%)
    36.339068770            241,403      branch-misses                                                 (31.80%)
    36.339068770        211,108,113      instructions              #    1.62  insn per cycle           (39.75%)
    36.339068770        130,131,941      cycles                                                        (39.75%)
    36.339068770          2,243,856      L1-icache-load-misses                                         (39.75%)
    36.339068770         71,284,763      L1-dcache-loads                                               (39.75%)
    36.339068770          1,227,009      L1-dcache-load-misses     #    1.72% of all L1-dcache accesses  (39.75%)
    36.339068770            118,501      L2-loads                                                      (38.09%)
    36.339068770              3,720      L2-load-misses            #    3.16% of all LL-cache accesses  (44.34%)
    36.339068770            116,976      LLC-loads                                                     (44.34%)
    36.339068770              4,631      LLC-load-misses           #    3.93% of all LL-cache accesses  (44.34%)
    36.389436687         97,387,163      mem_inst_retired.any                                          (44.41%)
    36.389436687            242,622      branch-misses                                                 (42.71%)
    36.389436687        188,282,516      instructions              #    1.45  insn per cycle           (50.65%)
    36.389436687        130,198,919      cycles                                                        (42.71%)
    36.389436687          2,684,878      L1-icache-load-misses                                         (39.70%)
    36.389436687         60,159,779      L1-dcache-loads                                               (39.70%)
    36.389436687          1,695,831      L1-dcache-load-misses     #    2.82% of all L1-dcache accesses  (39.70%)
    36.389436687            164,908      L2-loads                                                      (31.77%)
    36.389436687              5,119      L2-load-misses            #    3.33% of all LL-cache accesses  (33.46%)
    36.389436687            142,472      LLC-loads                                                     (41.39%)
    36.389436687              4,305      LLC-load-misses           #    2.80% of all LL-cache accesses  (44.41%)
    36.439901609        104,028,428      mem_inst_retired.any                                          (44.43%)
    36.439901609            251,524      branch-misses                                                 (44.42%)
    36.439901609        212,262,297      instructions              #    1.63  insn per cycle           (52.36%)
    36.439901609        130,216,066      cycles                                                        (52.36%)
    36.439901609          2,592,903      L1-icache-load-misses                                         (47.55%)
    36.439901609         68,356,909      L1-dcache-loads                                               (39.69%)
    36.439901609          1,246,926      L1-dcache-load-misses     #    1.82% of all L1-dcache accesses  (39.70%)
    36.439901609            114,485      L2-loads                                                      (31.76%)
    36.439901609              7,947      L2-load-misses            #    6.75% of all LL-cache accesses  (31.78%)
    36.439901609            120,902      LLC-loads                                                     (31.78%)
    36.439901609              7,670      LLC-load-misses           #    6.52% of all LL-cache accesses  (36.55%)
    36.490339671        107,418,617      mem_inst_retired.any                                          (39.27%)
    36.490339671            256,279      branch-misses                                                 (44.09%)
    36.490339671        228,811,097      instructions              #    1.77  insn per cycle           (52.08%)
    36.490339671        129,407,230      cycles                                                        (52.08%)
    36.490339671          2,623,736      L1-icache-load-misses                                         (52.08%)
    36.490339671         71,073,249      L1-dcache-loads                                               (44.78%)
    36.490339671          1,250,336      L1-dcache-load-misses     #    1.76% of all L1-dcache accesses  (39.94%)
    36.490339671            148,636      L2-loads                                                      (31.93%)
    36.490339671              8,191      L2-load-misses            #    5.69% of all LL-cache accesses  (31.94%)
    36.490339671            139,288      LLC-loads                                                     (31.93%)
    36.490339671              4,612      LLC-load-misses           #    3.20% of all LL-cache accesses  (31.94%)
    36.540780892        105,326,259      mem_inst_retired.any                                          (31.72%)
    36.540780892            269,100      branch-misses                                                 (34.87%)
    36.540780892        223,533,426      instructions              #    1.71  insn per cycle           (50.72%)
    36.540780892        130,413,963      cycles                                                        (52.41%)
    36.540780892          2,546,420      L1-icache-load-misses                                         (52.41%)
    36.540780892         68,757,086      L1-dcache-loads                                               (52.42%)
    36.540780892          1,247,513      L1-dcache-load-misses     #    1.81% of all L1-dcache accesses  (49.29%)
    36.540780892            153,923      L2-loads                                                      (31.72%)
    36.540780892              7,719      L2-load-misses            #    5.09% of all LL-cache accesses  (31.72%)
    36.540780892            149,464      LLC-loads                                                     (31.72%)
    36.540780892              6,764      LLC-load-misses           #    4.46% of all LL-cache accesses  (31.72%)
#           time             counts unit events
    36.591137843        101,332,605      mem_inst_retired.any                                          (31.85%)
    36.591137843            264,775      branch-misses                                                 (31.81%)
    36.591137843        189,082,857      instructions              #    1.46  insn per cycle           (39.78%)
    36.591137843        129,605,559      cycles                                                        (45.79%)
    36.591137843          2,700,554      L1-icache-load-misses                                         (52.20%)
    36.591137843         66,931,994      L1-dcache-loads                                               (52.20%)
    36.591137843          1,341,561      L1-dcache-load-misses     #    2.00% of all L1-dcache accesses  (52.24%)
    36.591137843            124,162      L2-loads                                                      (38.32%)
    36.591137843              8,701      L2-load-misses            #    5.72% of all LL-cache accesses  (31.89%)
    36.591137843            179,807      LLC-loads                                                     (31.85%)
    36.591137843             10,425      LLC-load-misses           #    6.86% of all LL-cache accesses  (31.85%)
    36.641561449        132,403,274      mem_inst_retired.any                                          (31.72%)
    36.641561449            273,069      branch-misses                                                 (31.72%)
    36.641561449        236,293,897      instructions              #    1.81  insn per cycle           (39.65%)
    36.641561449        130,329,384      cycles                                                        (39.65%)
    36.641561449          2,519,525      L1-icache-load-misses                                         (41.21%)
    36.641561449         67,228,296      L1-dcache-loads                                               (49.16%)
    36.641561449          1,345,948      L1-dcache-load-misses     #    2.00% of all L1-dcache accesses  (52.41%)
    36.641561449            148,176      L2-loads                                                      (44.48%)
    36.641561449              5,785      L2-load-misses            #    4.13% of all LL-cache accesses  (42.94%)
    36.641561449            132,244      LLC-loads                                                     (35.01%)
    36.641561449              5,835      LLC-load-misses           #    4.16% of all LL-cache accesses  (31.74%)
    36.691999393        110,263,501      mem_inst_retired.any                                          (31.86%)
    36.691999393            245,173      branch-misses                                                 (31.72%)
    36.691999393        213,877,055      instructions              #    1.64  insn per cycle           (39.65%)
    36.691999393        130,448,739      cycles                                                        (39.65%)
    36.691999393          2,684,106      L1-icache-load-misses                                         (39.65%)
    36.691999393         68,459,018      L1-dcache-loads                                               (39.66%)
    36.691999393          1,237,826      L1-dcache-load-misses     #    1.81% of all L1-dcache accesses  (44.33%)
    36.691999393            137,150      L2-loads                                                      (44.33%)
    36.691999393              4,716      L2-load-misses            #    3.43% of all LL-cache accesses  (44.48%)
    36.691999393            137,608      LLC-loads                                                     (44.48%)
    36.691999393              5,715      LLC-load-misses           #    4.16% of all LL-cache accesses  (39.82%)
    36.742441370        102,989,013      mem_inst_retired.any                                          (44.49%)
    36.742441370            278,821      branch-misses                                                 (36.70%)
    36.742441370        249,479,368      instructions              #    1.91  insn per cycle           (44.64%)
    36.742441370        130,494,660      cycles                                                        (39.65%)
    36.742441370          2,231,938      L1-icache-load-misses                                         (39.65%)
    36.742441370         80,252,596      L1-dcache-loads                                               (39.65%)
    36.742441370          1,258,102      L1-dcache-load-misses     #    1.57% of all L1-dcache accesses  (39.65%)
    36.742441370            159,023      L2-loads                                                      (31.72%)
    36.742441370              6,009      L2-load-misses            #    3.62% of all LL-cache accesses  (39.49%)
    36.742441370            172,791      LLC-loads                                                     (44.49%)
    36.742441370              2,519      LLC-load-misses           #    1.52% of all LL-cache accesses  (44.49%)
    36.792868789        104,088,503      mem_inst_retired.any                                          (44.47%)
    36.792868789            249,927      branch-misses                                                 (44.47%)
    36.792868789        207,297,032      instructions              #    1.59  insn per cycle           (52.40%)
    36.792868789        130,392,692      cycles                                                        (49.47%)
    36.792868789          2,223,055      L1-icache-load-misses                                         (41.54%)
    36.792868789         71,577,724      L1-dcache-loads                                               (39.66%)
    36.792868789          1,222,438      L1-dcache-load-misses     #    1.71% of all L1-dcache accesses  (39.66%)
    36.792868789            141,424      L2-loads                                                      (31.73%)
    36.792868789              4,200      L2-load-misses            #    2.79% of all LL-cache accesses  (31.73%)
    36.792868789            159,495      LLC-loads                                                     (34.65%)
    36.792868789              3,325      LLC-load-misses           #    2.21% of all LL-cache accesses  (42.58%)
    36.843315644        112,982,292      mem_inst_retired.any                                          (37.78%)
    36.843315644            266,074      branch-misses                                                 (44.50%)
    36.843315644        240,491,537      instructions              #    1.84  insn per cycle           (52.43%)
    36.843315644        130,511,039      cycles                                                        (52.43%)
    36.843315644          2,222,865      L1-icache-load-misses                                         (52.43%)
    36.843315644         79,339,130      L1-dcache-loads                                               (46.38%)
    36.843315644          1,264,464      L1-dcache-load-misses     #    1.59% of all L1-dcache accesses  (39.65%)
    36.843315644            134,789      L2-loads                                                      (31.72%)
    36.843315644              5,984      L2-load-misses            #    4.43% of all LL-cache accesses  (31.71%)
    36.843315644            135,135      LLC-loads                                                     (31.71%)
    36.843315644              5,629      LLC-load-misses           #    4.17% of all LL-cache accesses  (31.71%)
    36.893735985        111,910,233      mem_inst_retired.any                                          (31.74%)
    36.893735985            255,450      branch-misses                                                 (32.94%)
    36.893735985        225,965,470      instructions              #    1.73  insn per cycle           (48.80%)
    36.893735985        130,321,063      cycles                                                        (52.39%)
    36.893735985          2,268,838      L1-icache-load-misses                                         (52.39%)
    36.893735985         79,066,014      L1-dcache-loads                                               (52.39%)
    36.893735985          1,216,159      L1-dcache-load-misses     #    1.54% of all L1-dcache accesses  (51.21%)
    36.893735985            123,221      L2-loads                                                      (31.74%)
    36.893735985              6,931      L2-load-misses            #    5.74% of all LL-cache accesses  (31.74%)
    36.893735985            118,076      LLC-loads                                                     (31.74%)
    36.893735985              8,632      LLC-load-misses           #    7.15% of all LL-cache accesses  (31.74%)
    36.944197573        111,645,548      mem_inst_retired.any                                          (31.71%)
    36.944197573            274,842      branch-misses                                                 (31.71%)
    36.944197573        237,341,073      instructions              #    1.82  insn per cycle           (39.63%)
    36.944197573        130,507,865      cycles                                                        (43.96%)
    36.944197573          2,303,135      L1-icache-load-misses                                         (51.89%)
    36.944197573         71,712,238      L1-dcache-loads                                               (52.43%)
    36.944197573          1,200,822      L1-dcache-load-misses     #    1.67% of all L1-dcache accesses  (52.44%)
    36.944197573            124,329      L2-loads                                                      (40.20%)
    36.944197573              7,319      L2-load-misses            #    5.66% of all LL-cache accesses  (32.27%)
    36.944197573            134,372      LLC-loads                                                     (31.71%)
    36.944197573              7,839      LLC-load-misses           #    6.06% of all LL-cache accesses  (31.71%)
    36.994650218        112,970,571      mem_inst_retired.any                                          (31.71%)
    36.994650218            255,681      branch-misses                                                 (31.71%)
    36.994650218        218,853,319      instructions              #    1.68  insn per cycle           (39.64%)
    36.994650218        130,472,812      cycles                                                        (39.64%)
    36.994650218          2,566,191      L1-icache-load-misses                                         (39.64%)
    36.994650218         65,610,504      L1-dcache-loads                                               (47.02%)
    36.994650218          1,362,762      L1-dcache-load-misses     #    2.08% of all L1-dcache accesses  (52.43%)
    36.994650218            162,783      L2-loads                                                      (44.50%)
    36.994650218              6,513      L2-load-misses            #    4.46% of all LL-cache accesses  (44.50%)
    36.994650218            129,050      LLC-loads                                                     (37.14%)
    36.994650218              5,505      LLC-load-misses           #    3.77% of all LL-cache accesses  (31.71%)
    37.045070619        107,400,082      mem_inst_retired.any                                          (34.00%)
    37.045070619            263,234      branch-misses                                                 (31.72%)
    37.045070619        235,909,316      instructions              #    1.81  insn per cycle           (39.66%)
    37.045070619        130,360,110      cycles                                                        (39.66%)
    37.045070619          2,394,236      L1-icache-load-misses                                         (39.66%)
    37.045070619         71,758,493      L1-dcache-loads                                               (39.67%)
    37.045070619          1,311,939      L1-dcache-load-misses     #    1.83% of all L1-dcache accesses  (42.19%)
    37.045070619            161,998      L2-loads                                                      (42.18%)
    37.045070619              7,191      L2-load-misses            #    4.52% of all LL-cache accesses  (44.47%)
    37.045070619            155,967      LLC-loads                                                     (44.47%)
    37.045070619              7,719      LLC-load-misses           #    4.86% of all LL-cache accesses  (41.96%)
    37.095403358        104,142,672      mem_inst_retired.any                                          (44.38%)
    37.095403358            266,605      branch-misses                                                 (38.70%)
    37.095403358        237,958,370      instructions              #    1.83  insn per cycle           (46.65%)
    37.095403358        130,156,980      cycles                                                        (39.73%)
    37.095403358          2,350,029      L1-icache-load-misses                                         (39.73%)
    37.095403358         78,521,714      L1-dcache-loads                                               (39.72%)
    37.095403358          1,260,395      L1-dcache-load-misses     #    1.61% of all L1-dcache accesses  (39.73%)
    37.095403358            144,979      L2-loads                                                      (31.78%)
    37.095403358              9,206      L2-load-misses            #    6.38% of all LL-cache accesses  (37.44%)
    37.095403358            143,433      LLC-loads                                                     (44.38%)
    37.095403358              8,597      LLC-load-misses           #    5.96% of all LL-cache accesses  (44.38%)
    37.145843268        100,218,278      mem_inst_retired.any                                          (44.48%)
    37.145843268            263,468      branch-misses                                                 (44.48%)
    37.145843268        193,050,724      instructions              #    1.48  insn per cycle           (52.41%)
    37.145843268        130,391,703      cycles                                                        (51.40%)
    37.145843268          2,542,972      L1-icache-load-misses                                         (43.48%)
    37.145843268         67,220,237      L1-dcache-loads                                               (39.65%)
    37.145843268          1,176,060      L1-dcache-load-misses     #    1.75% of all L1-dcache accesses  (39.65%)
    37.145843268            115,316      L2-loads                                                      (31.72%)
    37.145843268              9,828      L2-load-misses            #    7.97% of all LL-cache accesses  (31.72%)
    37.145843268            131,327      LLC-loads                                                     (32.72%)
    37.145843268              7,839      LLC-load-misses           #    6.36% of all LL-cache accesses  (40.64%)
    37.196264670        114,963,129      mem_inst_retired.any                                          (35.87%)
    37.196264670            287,986      branch-misses                                                 (43.80%)
    37.196264670        232,471,995      instructions              #    1.78  insn per cycle           (52.39%)
    37.196264670        130,320,398      cycles                                                        (52.39%)
    37.196264670          2,360,134      L1-icache-load-misses                                         (52.39%)
    37.196264670         80,957,569      L1-dcache-loads                                               (48.29%)
    37.196264670          1,228,378      L1-dcache-load-misses     #    1.52% of all L1-dcache accesses  (40.36%)
    37.196264670            144,897      L2-loads                                                      (31.74%)
    37.196264670              8,809      L2-load-misses            #    6.49% of all LL-cache accesses  (31.74%)
    37.196264670            126,728      LLC-loads                                                     (31.74%)
    37.196264670              8,862      LLC-load-misses           #    6.53% of all LL-cache accesses  (31.74%)
    37.246593166         85,032,331      mem_inst_retired.any                                          (31.79%)
    37.246593166            239,245      branch-misses                                                 (31.79%)
    37.246593166        189,108,459      instructions              #    1.45  insn per cycle           (47.01%)
    37.246593166        130,158,899      cycles                                                        (52.31%)
    37.246593166          2,377,901      L1-icache-load-misses                                         (52.31%)
    37.246593166         70,016,756      L1-dcache-loads                                               (52.31%)
    37.246593166          1,325,503      L1-dcache-load-misses     #    1.89% of all L1-dcache accesses  (52.32%)
    37.246593166            122,391      L2-loads                                                      (31.80%)
    37.246593166              6,343      L2-load-misses            #    4.47% of all LL-cache accesses  (31.80%)
    37.246593166            161,233      LLC-loads                                                     (31.80%)
    37.246593166              8,571      LLC-load-misses           #    6.04% of all LL-cache accesses  (31.79%)
    37.296910967         82,140,540      mem_inst_retired.any                                          (31.79%)
    37.296910967            229,454      branch-misses                                                 (31.80%)
    37.296910967        191,318,106      instructions              #    1.47  insn per cycle           (39.75%)
    37.296910967        130,105,624      cycles                                                        (42.39%)
    37.296910967          2,192,230      L1-icache-load-misses                                         (50.34%)
    37.296910967         67,235,879      L1-dcache-loads                                               (52.30%)
    37.296910967          1,686,053      L1-dcache-load-misses     #    2.51% of all L1-dcache accesses  (52.30%)
    37.296910967            197,331      L2-loads                                                      (41.73%)
    37.296910967              6,125      L2-load-misses            #    3.14% of all LL-cache accesses  (33.78%)
    37.296910967            193,117      LLC-loads                                                     (31.80%)
    37.296910967              5,277      LLC-load-misses           #    2.70% of all LL-cache accesses  (31.79%)
    37.347321529        112,467,491      mem_inst_retired.any                                          (31.74%)
    37.347321529            255,554      branch-misses                                                 (31.74%)
    37.347321529        203,678,626      instructions              #    1.56  insn per cycle           (39.68%)
    37.347321529        130,337,266      cycles                                                        (39.67%)
    37.347321529          2,977,887      L1-icache-load-misses                                         (39.67%)
    37.347321529         60,784,687      L1-dcache-loads                                               (45.65%)
    37.347321529          1,506,838      L1-dcache-load-misses     #    2.48% of all L1-dcache accesses  (52.38%)
    37.347321529            169,037      L2-loads                                                      (44.45%)
    37.347321529              8,570      L2-load-misses            #    5.25% of all LL-cache accesses  (44.45%)
    37.347321529            157,481      LLC-loads                                                     (38.50%)
    37.347321529              5,547      LLC-load-misses           #    3.40% of all LL-cache accesses  (31.74%)
    37.397619112        110,454,726      mem_inst_retired.any                                          (35.17%)
    37.397619112            271,324      branch-misses                                                 (31.81%)
    37.397619112        233,478,198      instructions              #    1.80  insn per cycle           (39.76%)
    37.397619112        130,063,469      cycles                                                        (39.76%)
    37.397619112          2,304,842      L1-icache-load-misses                                         (39.76%)
    37.397619112         74,128,233      L1-dcache-loads                                               (39.76%)
    37.397619112          1,244,876      L1-dcache-load-misses     #    1.68% of all L1-dcache accesses  (40.96%)
    37.397619112            156,012      L2-loads                                                      (40.96%)
    37.397619112              6,993      L2-load-misses            #    4.64% of all LL-cache accesses  (44.33%)
    37.397619112            145,091      LLC-loads                                                     (44.33%)
    37.397619112              9,313      LLC-load-misses           #    6.19% of all LL-cache accesses  (43.15%)
    37.447924873        108,291,369      mem_inst_retired.any                                          (44.27%)
    37.447924873            270,580      branch-misses                                                 (39.70%)
    37.447924873        222,705,262      instructions              #    1.72  insn per cycle           (47.67%)
    37.447924873        129,804,332      cycles                                                        (39.82%)
    37.447924873          2,293,335      L1-icache-load-misses                                         (39.79%)
    37.447924873         80,125,910      L1-dcache-loads                                               (39.79%)
    37.447924873          1,249,314      L1-dcache-load-misses     #    1.56% of all L1-dcache accesses  (39.81%)
    37.447924873            127,155      L2-loads                                                      (31.85%)
    37.447924873              4,817      L2-load-misses            #    3.46% of all LL-cache accesses  (36.39%)
    37.447924873            151,566      LLC-loads                                                     (44.24%)
    37.447924873              4,831      LLC-load-misses           #    3.47% of all LL-cache accesses  (44.29%)
    37.498264709        100,487,824      mem_inst_retired.any                                          (44.37%)
    37.498264709            250,774      branch-misses                                                 (44.35%)
    37.498264709        227,446,392      instructions              #    1.75  insn per cycle           (52.30%)
    37.498264709        130,153,987      cycles                                                        (52.30%)
    37.498264709          2,404,858      L1-icache-load-misses                                         (44.40%)
    37.498264709         74,922,071      L1-dcache-loads                                               (39.74%)
    37.498264709          1,253,590      L1-dcache-load-misses     #    1.67% of all L1-dcache accesses  (39.74%)
    37.498264709            145,048      L2-loads                                                      (31.80%)
    37.498264709              6,827      L2-load-misses            #    5.28% of all LL-cache accesses  (31.80%)
    37.498264709            113,670      LLC-loads                                                     (31.80%)
    37.498264709              7,688      LLC-load-misses           #    5.94% of all LL-cache accesses  (39.68%)
    37.548745544        114,000,878      mem_inst_retired.any                                          (34.99%)
    37.548745544            277,794      branch-misses                                                 (42.91%)
    37.548745544        232,233,757      instructions              #    1.78  insn per cycle           (52.46%)
    37.548745544        130,529,447      cycles                                                        (52.45%)
    37.548745544          2,592,531      L1-icache-load-misses                                         (52.46%)
    37.548745544         65,597,801      L1-dcache-loads                                               (49.19%)
    37.548745544          1,463,498      L1-dcache-load-misses     #    2.23% of all L1-dcache accesses  (41.27%)
    37.548745544            189,678      L2-loads                                                      (31.69%)
    37.548745544              2,634      L2-load-misses            #    1.59% of all LL-cache accesses  (31.69%)
    37.548745544            141,466      LLC-loads                                                     (31.69%)
    37.548745544              4,717      LLC-load-misses           #    2.85% of all LL-cache accesses  (31.69%)
    37.599161740         81,369,908      mem_inst_retired.any                                          (31.74%)
    37.599161740            267,653      branch-misses                                                 (31.74%)
    37.599161740        168,033,699      instructions              #    1.29  insn per cycle           (45.98%)
    37.599161740        130,327,501      cycles                                                        (52.39%)
    37.599161740          2,720,649      L1-icache-load-misses                                         (52.39%)
    37.599161740         62,227,374      L1-dcache-loads                                               (52.39%)
    37.599161740          1,458,789      L1-dcache-load-misses     #    2.34% of all L1-dcache accesses  (52.40%)
    37.599161740            179,769      L2-loads                                                      (31.74%)
    37.599161740              6,853      L2-load-misses            #    3.86% of all LL-cache accesses  (31.74%)
    37.599161740            175,058      LLC-loads                                                     (31.74%)
    37.599161740              4,508      LLC-load-misses           #    2.54% of all LL-cache accesses  (31.74%)
    37.649587482         96,927,865      mem_inst_retired.any                                          (31.73%)
    37.649587482            232,816      branch-misses                                                 (31.73%)
    37.649587482        171,331,894      instructions              #    1.31  insn per cycle           (39.66%)
    37.649587482        130,363,136      cycles                                                        (41.17%)
    37.649587482          2,978,498      L1-icache-load-misses                                         (49.10%)
    37.649587482         59,832,594      L1-dcache-loads                                               (52.40%)
    37.649587482          1,334,363      L1-dcache-load-misses     #    2.23% of all L1-dcache accesses  (52.40%)
    37.649587482            140,262      L2-loads                                                      (42.99%)
    37.649587482              5,619      L2-load-misses            #    4.42% of all LL-cache accesses  (35.05%)
    37.649587482            114,100      LLC-loads                                                     (31.74%)
    37.649587482              4,345      LLC-load-misses           #    3.42% of all LL-cache accesses  (31.74%)
    37.699887680        109,160,134      mem_inst_retired.any                                          (31.81%)
    37.699887680            265,413      branch-misses                                                 (31.81%)
    37.699887680        223,685,068      instructions              #    1.72  insn per cycle           (39.76%)
    37.699887680        130,078,852      cycles                                                        (39.75%)
    37.699887680          2,220,435      L1-icache-load-misses                                         (39.76%)
    37.699887680         70,648,819      L1-dcache-loads                                               (44.40%)
    37.699887680          1,382,893      L1-dcache-load-misses     #    1.96% of all L1-dcache accesses  (52.29%)
    37.699887680            164,852      L2-loads                                                      (44.34%)
    37.699887680              4,713      L2-load-misses            #    2.83% of all LL-cache accesses  (44.34%)
    37.699887680            168,688      LLC-loads                                                     (39.71%)
    37.699887680              5,165      LLC-load-misses           #    3.10% of all LL-cache accesses  (31.81%)
    37.750283732        109,247,955      mem_inst_retired.any                                          (36.43%)
    37.750283732            266,610      branch-misses                                                 (31.75%)
    37.750283732        228,951,423      instructions              #    1.76  insn per cycle           (39.69%)
    37.750283732        130,338,801      cycles                                                        (39.69%)
    37.750283732          2,133,956      L1-icache-load-misses                                         (39.69%)
    37.750283732         80,263,374      L1-dcache-loads                                               (39.68%)
    37.750283732          1,214,851      L1-dcache-load-misses     #    1.51% of all L1-dcache accesses  (39.74%)
    37.750283732            133,777      L2-loads                                                      (39.74%)
    37.750283732              7,024      L2-load-misses            #    5.29% of all LL-cache accesses  (44.43%)
    37.750283732            131,861      LLC-loads                                                     (44.45%)
    37.750283732              5,112      LLC-load-misses           #    3.85% of all LL-cache accesses  (44.40%)
    37.800736325         99,877,202      mem_inst_retired.any                                          (44.50%)
    37.800736325            260,469      branch-misses                                                 (41.24%)
    37.800736325        235,819,899      instructions              #    1.81  insn per cycle           (49.17%)
    37.800736325        130,440,762      cycles                                                        (41.25%)
    37.800736325          2,308,955      L1-icache-load-misses                                         (39.64%)
    37.800736325         79,861,295      L1-dcache-loads                                               (39.64%)
    37.800736325          1,213,516      L1-dcache-load-misses     #    1.52% of all L1-dcache accesses  (39.64%)
    37.800736325            107,604      L2-loads                                                      (31.72%)
    37.800736325              6,923      L2-load-misses            #    6.03% of all LL-cache accesses  (34.95%)
    37.800736325            122,048      LLC-loads                                                     (42.88%)
    37.800736325              5,671      LLC-load-misses           #    4.94% of all LL-cache accesses  (44.50%)
#           time             counts unit events
    37.851035243        105,009,271      mem_inst_retired.any                                          (44.34%)
    37.851035243            256,632      branch-misses                                                 (44.34%)
    37.851035243        210,712,441      instructions              #    1.62  insn per cycle           (52.29%)
    37.851035243        130,104,139      cycles                                                        (52.29%)
    37.851035243          2,182,034      L1-icache-load-misses                                         (45.96%)
    37.851035243         61,798,933      L1-dcache-loads                                               (39.76%)
    37.851035243          1,503,394      L1-dcache-load-misses     #    2.43% of all L1-dcache accesses  (39.76%)
    37.851035243            166,149      L2-loads                                                      (31.80%)
    37.851035243              7,973      L2-load-misses            #    4.86% of all LL-cache accesses  (31.81%)
    37.851035243            162,060      LLC-loads                                                     (31.81%)
    37.851035243              7,062      LLC-load-misses           #    4.30% of all LL-cache accesses  (38.13%)
    37.901349022        115,393,328      mem_inst_retired.any                                          (33.58%)
    37.901349022            251,154      branch-misses                                                 (41.52%)
    37.901349022        219,814,405      instructions              #    1.69  insn per cycle           (52.29%)
    37.901349022        130,081,259      cycles                                                        (52.30%)
    37.901349022          2,017,632      L1-icache-load-misses                                         (52.30%)
    37.901349022         66,032,872      L1-dcache-loads                                               (50.55%)
    37.901349022          1,517,924      L1-dcache-load-misses     #    2.30% of all L1-dcache accesses  (42.60%)
    37.901349022            169,936      L2-loads                                                      (31.80%)
    37.901349022              9,839      L2-load-misses            #    6.25% of all LL-cache accesses  (31.80%)
    37.901349022            144,894      LLC-loads                                                     (31.80%)
    37.901349022              7,902      LLC-load-misses           #    5.02% of all LL-cache accesses  (31.80%)
    37.951785047        106,909,365      mem_inst_retired.any                                          (31.72%)
    37.951785047            265,948      branch-misses                                                 (31.72%)
    37.951785047        235,136,392      instructions              #    1.80  insn per cycle           (44.76%)
    37.951785047        130,464,923      cycles                                                        (52.42%)
    37.951785047          2,358,935      L1-icache-load-misses                                         (52.41%)
    37.951785047         81,306,253      L1-dcache-loads                                               (52.41%)
    37.951785047          1,193,123      L1-dcache-load-misses     #    1.47% of all L1-dcache accesses  (52.42%)
    37.951785047            128,221      L2-loads                                                      (31.72%)
    37.951785047              6,672      L2-load-misses            #    5.07% of all LL-cache accesses  (31.73%)
    37.951785047            134,748      LLC-loads                                                     (31.73%)
    37.951785047              5,765      LLC-load-misses           #    4.38% of all LL-cache accesses  (31.72%)
    38.002203002        117,679,092      mem_inst_retired.any                                          (31.74%)
    38.002203002            277,602      branch-misses                                                 (31.73%)
    38.002203002        233,969,908      instructions              #    1.79  insn per cycle           (39.67%)
    38.002203002        130,347,686      cycles                                                        (39.94%)
    38.002203002          2,583,282      L1-icache-load-misses                                         (47.87%)
    38.002203002         68,234,137      L1-dcache-loads                                               (52.39%)
    38.002203002          1,261,882      L1-dcache-load-misses     #    1.85% of all L1-dcache accesses  (52.39%)
    38.002203002            142,814      L2-loads                                                      (44.21%)
    38.002203002              7,363      L2-load-misses            #    4.95% of all LL-cache accesses  (36.28%)
    38.002203002            154,434      LLC-loads                                                     (31.74%)
    38.002203002              7,605      LLC-load-misses           #    5.12% of all LL-cache accesses  (31.74%)
    38.052498110        119,635,262      mem_inst_retired.any                                          (31.81%)
    38.052498110            266,414      branch-misses                                                 (31.81%)
    38.052498110        246,265,291      instructions              #    1.89  insn per cycle           (39.76%)
    38.052498110        130,087,174      cycles                                                        (39.76%)
    38.052498110          2,241,855      L1-icache-load-misses                                         (39.77%)
    38.052498110         74,673,230      L1-dcache-loads                                               (43.19%)
    38.052498110          1,272,527      L1-dcache-load-misses     #    1.70% of all L1-dcache accesses  (51.14%)
    38.052498110            139,744      L2-loads                                                      (44.33%)
    38.052498110              5,114      L2-load-misses            #    3.58% of all LL-cache accesses  (44.33%)
    38.052498110            145,853      LLC-loads                                                     (40.92%)
    38.052498110              5,817      LLC-load-misses           #    4.07% of all LL-cache accesses  (32.97%)
    38.102842213        116,724,545      mem_inst_retired.any                                          (37.57%)
    38.102842213            258,071      branch-misses                                                 (31.78%)
    38.102842213        219,109,255      instructions              #    1.68  insn per cycle           (39.72%)
    38.102842213        130,212,316      cycles                                                        (39.72%)
    38.102842213          2,566,706      L1-icache-load-misses                                         (39.72%)
    38.102842213         68,327,785      L1-dcache-loads                                               (39.72%)
    38.102842213          1,239,814      L1-dcache-load-misses     #    1.81% of all L1-dcache accesses  (39.72%)
    38.102842213            147,605      L2-loads                                                      (38.58%)
    38.102842213              8,574      L2-load-misses            #    6.32% of all LL-cache accesses  (44.39%)
    38.102842213            123,818      LLC-loads                                                     (44.39%)
    38.102842213              9,532      LLC-load-misses           #    7.02% of all LL-cache accesses  (44.39%)
    38.153146129        103,825,392      mem_inst_retired.any                                          (44.09%)
    38.153146129            255,514      branch-misses                                                 (41.93%)
    38.153146129        208,096,442      instructions              #    1.61  insn per cycle           (49.92%)
    38.153146129        129,101,603      cycles                                                        (41.94%)
    38.153146129          2,359,524      L1-icache-load-misses                                         (39.49%)
    38.153146129         68,302,468      L1-dcache-loads                                               (39.93%)
    38.153146129          1,177,302      L1-dcache-load-misses     #    1.72% of all L1-dcache accesses  (39.93%)
    38.153146129            106,097      L2-loads                                                      (31.94%)
    38.153146129              8,709      L2-load-misses            #    7.05% of all LL-cache accesses  (34.09%)
    38.153146129            140,968      LLC-loads                                                     (42.07%)
    38.153146129              9,618      LLC-load-misses           #    7.79% of all LL-cache accesses  (44.54%)
    38.203594489         96,304,424      mem_inst_retired.any                                          (44.50%)
    38.203594489            244,443      branch-misses                                                 (44.50%)
    38.203594489        206,138,385      instructions              #    1.58  insn per cycle           (52.43%)
    38.203594489        130,472,714      cycles                                                        (52.43%)
    38.203594489          2,436,799      L1-icache-load-misses                                         (46.93%)
    38.203594489         61,843,435      L1-dcache-loads                                               (39.64%)
    38.203594489          1,458,079      L1-dcache-load-misses     #    2.36% of all L1-dcache accesses  (39.64%)
    38.203594489            174,781      L2-loads                                                      (31.71%)
    38.203594489              6,290      L2-load-misses            #    3.59% of all LL-cache accesses  (31.71%)
    38.203594489            175,997      LLC-loads                                                     (31.72%)
    38.203594489              7,350      LLC-load-misses           #    4.19% of all LL-cache accesses  (37.19%)
    38.254070491         93,780,207      mem_inst_retired.any                                          (32.36%)
    38.254070491            239,578      branch-misses                                                 (40.28%)
    38.254070491        201,382,319      instructions              #    1.54  insn per cycle           (52.44%)
    38.254070491        130,505,286      cycles                                                        (52.44%)
    38.254070491          2,401,685      L1-icache-load-misses                                         (52.45%)
    38.254070491         71,588,647      L1-dcache-loads                                               (51.82%)
    38.254070491          1,302,096      L1-dcache-load-misses     #    1.82% of all L1-dcache accesses  (43.89%)
    38.254070491            150,887      L2-loads                                                      (31.70%)
    38.254070491              6,564      L2-load-misses            #    3.91% of all LL-cache accesses  (31.70%)
    38.254070491            184,835      LLC-loads                                                     (31.70%)
    38.254070491              4,633      LLC-load-misses           #    2.76% of all LL-cache accesses  (31.70%)
    38.304398338        115,578,527      mem_inst_retired.any                                          (31.79%)
    38.304398338            279,297      branch-misses                                                 (31.79%)
    38.304398338        220,188,742      instructions              #    1.69  insn per cycle           (43.42%)
    38.304398338        130,166,082      cycles                                                        (51.37%)
    38.304398338          2,365,423      L1-icache-load-misses                                         (52.31%)
    38.304398338         66,844,651      L1-dcache-loads                                               (52.31%)
    38.304398338          1,329,198      L1-dcache-load-misses     #    1.99% of all L1-dcache accesses  (52.31%)
    38.304398338            151,835      L2-loads                                                      (32.75%)
    38.304398338              6,170      L2-load-misses            #    4.03% of all LL-cache accesses  (31.79%)
    38.304398338            154,481      LLC-loads                                                     (31.79%)
    38.304398338              5,784      LLC-load-misses           #    3.78% of all LL-cache accesses  (31.79%)
    38.354693400        105,448,280      mem_inst_retired.any                                          (31.81%)
    38.354693400            237,930      branch-misses                                                 (31.81%)
    38.354693400        215,060,124      instructions              #    1.65  insn per cycle           (39.77%)
    38.354693400        130,086,489      cycles                                                        (39.76%)
    38.354693400          2,700,164      L1-icache-load-misses                                         (46.77%)
    38.354693400         74,330,099      L1-dcache-loads                                               (52.28%)
    38.354693400          1,238,586      L1-dcache-load-misses     #    1.67% of all L1-dcache accesses  (52.28%)
    38.354693400            120,272      L2-loads                                                      (44.33%)
    38.354693400              6,385      L2-load-misses            #    5.78% of all LL-cache accesses  (37.34%)
    38.354693400            100,775      LLC-loads                                                     (31.81%)
    38.354693400              7,663      LLC-load-misses           #    6.93% of all LL-cache accesses  (31.81%)
    38.405001713         97,985,465      mem_inst_retired.any                                          (31.81%)
    38.405001713            274,260      branch-misses                                                 (31.81%)
    38.405001713        213,767,459      instructions              #    1.64  insn per cycle           (39.76%)
    38.405001713        130,080,759      cycles                                                        (39.76%)
    38.405001713          2,509,027      L1-icache-load-misses                                         (39.74%)
    38.405001713         71,775,477      L1-dcache-loads                                               (42.19%)
    38.405001713          1,278,961      L1-dcache-load-misses     #    1.78% of all L1-dcache accesses  (50.14%)
    38.405001713            145,361      L2-loads                                                      (44.33%)
    38.405001713              6,022      L2-load-misses            #    3.84% of all LL-cache accesses  (44.35%)
    38.405001713            168,319      LLC-loads                                                     (41.92%)
    38.405001713              6,138      LLC-load-misses           #    3.91% of all LL-cache accesses  (33.97%)
    38.455413402        107,653,004      mem_inst_retired.any                                          (38.65%)
    38.455413402            270,237      branch-misses                                                 (31.73%)
    38.455413402        222,435,715      instructions              #    1.71  insn per cycle           (39.67%)
    38.455413402        130,353,516      cycles                                                        (39.67%)
    38.455413402          2,352,073      L1-icache-load-misses                                         (39.66%)
    38.455413402         75,372,158      L1-dcache-loads                                               (39.67%)
    38.455413402          1,293,472      L1-dcache-load-misses     #    1.72% of all L1-dcache accesses  (39.67%)
    38.455413402            153,963      L2-loads                                                      (37.53%)
    38.455413402              6,104      L2-load-misses            #    4.02% of all LL-cache accesses  (44.46%)
    38.455413402            149,561      LLC-loads                                                     (44.46%)
    38.455413402              7,257      LLC-load-misses           #    4.78% of all LL-cache accesses  (44.46%)
    38.505721634        107,576,958      mem_inst_retired.any                                          (44.34%)
    38.505721634            256,626      branch-misses                                                 (43.32%)
    38.505721634        237,819,314      instructions              #    1.83  insn per cycle           (51.28%)
    38.505721634        130,069,667      cycles                                                        (43.33%)
    38.505721634          2,354,720      L1-icache-load-misses                                         (39.75%)
    38.505721634         77,435,458      L1-dcache-loads                                               (39.76%)
    38.505721634          1,267,372      L1-dcache-load-misses     #    1.64% of all L1-dcache accesses  (39.75%)
    38.505721634            167,940      L2-loads                                                      (31.80%)
    38.505721634              4,565      L2-load-misses            #    3.08% of all LL-cache accesses  (32.81%)
    38.505721634            128,654      LLC-loads                                                     (40.76%)
    38.505721634              5,777      LLC-load-misses           #    3.90% of all LL-cache accesses  (44.34%)
    38.556159340        103,803,017      mem_inst_retired.any                                          (44.03%)
    38.556159340            256,753      branch-misses                                                 (44.48%)
    38.556159340        218,637,977      instructions              #    1.68  insn per cycle           (52.41%)
    38.556159340        130,441,801      cycles                                                        (52.41%)
    38.556159340          2,405,813      L1-icache-load-misses                                         (48.05%)
    38.556159340         75,498,891      L1-dcache-loads                                               (40.13%)
    38.556159340          1,310,518      L1-dcache-load-misses     #    1.74% of all L1-dcache accesses  (39.65%)
    38.556159340            167,789      L2-loads                                                      (31.72%)
    38.556159340              7,987      L2-load-misses            #    5.23% of all LL-cache accesses  (31.73%)
    38.556159340            137,629      LLC-loads                                                     (31.73%)
    38.556159340              9,420      LLC-load-misses           #    6.17% of all LL-cache accesses  (36.07%)
    38.606606238         81,997,004      mem_inst_retired.any                                          (31.72%)
    38.606606238            263,147      branch-misses                                                 (39.19%)
    38.606606238        183,210,687      instructions              #    1.40  insn per cycle           (52.43%)
    38.606606238        130,461,168      cycles                                                        (52.43%)
    38.606606238          2,285,917      L1-icache-load-misses                                         (52.43%)
    38.606606238         64,241,348      L1-dcache-loads                                               (52.43%)
    38.606606238          1,431,102      L1-dcache-load-misses     #    2.23% of all L1-dcache accesses  (44.98%)
    38.606606238            154,898      L2-loads                                                      (31.71%)
    38.606606238              7,019      L2-load-misses            #    4.49% of all LL-cache accesses  (31.71%)
    38.606606238            158,024      LLC-loads                                                     (31.71%)
    38.606606238              3,670      LLC-load-misses           #    2.35% of all LL-cache accesses  (31.71%)
    38.657042424        119,821,204      mem_inst_retired.any                                          (31.73%)
    38.657042424            285,298      branch-misses                                                 (31.73%)
    38.657042424        245,606,948      instructions              #    1.88  insn per cycle           (42.27%)
    38.657042424        130,435,219      cycles                                                        (50.20%)
    38.657042424          2,754,891      L1-icache-load-misses                                         (52.41%)
    38.657042424         62,241,652      L1-dcache-loads                                               (52.41%)
    38.657042424          1,315,558      L1-dcache-load-misses     #    2.11% of all L1-dcache accesses  (52.41%)
    38.657042424            160,013      L2-loads                                                      (33.95%)
    38.657042424              4,576      L2-load-misses            #    3.16% of all LL-cache accesses  (31.73%)
    38.657042424            129,554      LLC-loads                                                     (31.73%)
    38.657042424              3,407      LLC-load-misses           #    2.35% of all LL-cache accesses  (31.73%)
    38.707477477        100,801,527      mem_inst_retired.any                                          (31.72%)
    38.707477477            265,809      branch-misses                                                 (31.72%)
    38.707477477        196,508,645      instructions              #    1.51  insn per cycle           (39.65%)
    38.707477477        130,428,212      cycles                                                        (39.65%)
    38.707477477          2,572,525      L1-icache-load-misses                                         (45.37%)
    38.707477477         73,260,163      L1-dcache-loads                                               (52.41%)
    38.707477477          1,264,897      L1-dcache-load-misses     #    1.73% of all L1-dcache accesses  (52.42%)
    38.707477477            141,051      L2-loads                                                      (44.49%)
    38.707477477              8,551      L2-load-misses            #    5.58% of all LL-cache accesses  (38.79%)
    38.707477477            165,309      LLC-loads                                                     (31.72%)
    38.707477477              8,033      LLC-load-misses           #    5.24% of all LL-cache accesses  (31.72%)
    38.757941217        112,003,347      mem_inst_retired.any                                          (31.71%)
    38.757941217            232,729      branch-misses                                                 (31.71%)
    38.757941217        212,916,246      instructions              #    1.63  insn per cycle           (39.63%)
    38.757941217        130,498,962      cycles                                                        (39.63%)
    38.757941217          2,257,192      L1-icache-load-misses                                         (39.63%)
    38.757941217         66,230,197      L1-dcache-loads                                               (40.51%)
    38.757941217          1,233,401      L1-dcache-load-misses     #    1.86% of all L1-dcache accesses  (48.44%)
    38.757941217            146,435      L2-loads                                                      (44.51%)
    38.757941217              3,571      L2-load-misses            #    2.60% of all LL-cache accesses  (44.51%)
    38.757941217            128,490      LLC-loads                                                     (43.65%)
    38.757941217              6,340      LLC-load-misses           #    4.61% of all LL-cache accesses  (35.72%)
    38.808373525         93,304,625      mem_inst_retired.any                                          (40.54%)
    38.808373525            248,249      branch-misses                                                 (32.61%)
    38.808373525        203,448,624      instructions              #    1.56  insn per cycle           (40.55%)
    38.808373525        130,408,301      cycles                                                        (39.65%)
    38.808373525          2,636,501      L1-icache-load-misses                                         (39.65%)
    38.808373525         65,101,232      L1-dcache-loads                                               (39.65%)
    38.808373525          1,316,127      L1-dcache-load-misses     #    2.02% of all L1-dcache accesses  (39.66%)
    38.808373525            136,728      L2-loads                                                      (35.65%)
    38.808373525              9,546      L2-load-misses            #    6.70% of all LL-cache accesses  (43.58%)
    38.808373525            148,047      LLC-loads                                                     (44.48%)
    38.808373525              6,908      LLC-load-misses           #    4.85% of all LL-cache accesses  (44.48%)
    38.858804775         97,668,366      mem_inst_retired.any                                          (44.48%)
    38.858804775            252,633      branch-misses                                                 (44.48%)
    38.858804775        219,073,070      instructions              #    1.68  insn per cycle           (52.41%)
    38.858804775        130,441,013      cycles                                                        (45.38%)
    38.858804775          2,163,926      L1-icache-load-misses                                         (39.66%)
    38.858804775         67,976,782      L1-dcache-loads                                               (39.66%)
    38.858804775          1,448,387      L1-dcache-load-misses     #    2.13% of all L1-dcache accesses  (39.66%)
    38.858804775            159,922      L2-loads                                                      (31.72%)
    38.858804775              5,916      L2-load-misses            #    3.72% of all LL-cache accesses  (31.72%)
    38.858804775            158,049      LLC-loads                                                     (38.75%)
    38.858804775              4,498      LLC-load-misses           #    2.83% of all LL-cache accesses  (44.48%)
    38.909251181        100,898,339      mem_inst_retired.any                                          (41.87%)
    38.909251181            245,531      branch-misses                                                 (44.50%)
    38.909251181        200,352,100      instructions              #    1.54  insn per cycle           (52.42%)
    38.909251181        130,399,346      cycles                                                        (52.42%)
    38.909251181          2,124,497      L1-icache-load-misses                                         (50.21%)
    38.909251181         61,662,593      L1-dcache-loads                                               (42.29%)
    38.909251181          1,757,634      L1-dcache-load-misses     #    2.85% of all L1-dcache accesses  (39.65%)
    38.909251181            187,211      L2-loads                                                      (31.72%)
    38.909251181              5,482      L2-load-misses            #    3.03% of all LL-cache accesses  (31.72%)
    38.909251181            174,093      LLC-loads                                                     (31.72%)
    38.909251181              4,546      LLC-load-misses           #    2.52% of all LL-cache accesses  (33.91%)
    38.959681718         82,020,394      mem_inst_retired.any                                          (31.71%)
    38.959681718            244,145      branch-misses                                                 (37.02%)
    38.959681718        182,978,812      instructions              #    1.40  insn per cycle           (52.42%)
    38.959681718        130,480,737      cycles                                                        (52.43%)
    38.959681718          2,675,148      L1-icache-load-misses                                         (52.42%)
    38.959681718         65,201,609      L1-dcache-loads                                               (52.43%)
    38.959681718          1,376,857      L1-dcache-load-misses     #    2.11% of all L1-dcache accesses  (47.14%)
    38.959681718            138,592      L2-loads                                                      (31.71%)
    38.959681718              7,557      L2-load-misses            #    5.26% of all LL-cache accesses  (31.72%)
    38.959681718            148,647      LLC-loads                                                     (31.72%)
    38.959681718              7,153      LLC-load-misses           #    4.98% of all LL-cache accesses  (31.72%)
    39.010145969        112,167,363      mem_inst_retired.any                                          (31.72%)
    39.010145969            268,202      branch-misses                                                 (31.72%)
    39.010145969        228,173,006      instructions              #    1.75  insn per cycle           (40.10%)
    39.010145969        130,430,487      cycles                                                        (48.02%)
    39.010145969          2,373,150      L1-icache-load-misses                                         (52.42%)
    39.010145969         73,688,638      L1-dcache-loads                                               (52.42%)
    39.010145969          1,161,338      L1-dcache-load-misses     #    1.58% of all L1-dcache accesses  (52.42%)
    39.010145969            122,325      L2-loads                                                      (36.14%)
    39.010145969              8,978      L2-load-misses            #    7.41% of all LL-cache accesses  (31.72%)
    39.010145969            120,146      LLC-loads                                                     (31.72%)
    39.010145969              9,130      LLC-load-misses           #    7.53% of all LL-cache accesses  (31.72%)
    39.060583115         93,551,940      mem_inst_retired.any                                          (31.73%)
    39.060583115            245,001      branch-misses                                                 (31.73%)
    39.060583115        198,604,633      instructions              #    1.52  insn per cycle           (39.65%)
    39.060583115        130,427,333      cycles                                                        (39.65%)
    39.060583115          2,407,744      L1-icache-load-misses                                         (43.18%)
    39.060583115         71,724,477      L1-dcache-loads                                               (51.10%)
    39.060583115          1,175,732      L1-dcache-load-misses     #    1.64% of all L1-dcache accesses  (52.41%)
    39.060583115            122,034      L2-loads                                                      (44.48%)
    39.060583115              5,303      L2-load-misses            #    4.04% of all LL-cache accesses  (40.98%)
    39.060583115            140,361      LLC-loads                                                     (33.05%)
    39.060583115              4,101      LLC-load-misses           #    3.13% of all LL-cache accesses  (31.72%)
#           time             counts unit events
    39.111029755         93,182,929      mem_inst_retired.any                                          (31.71%)
    39.111029755            241,281      branch-misses                                                 (31.71%)
    39.111029755        219,008,925      instructions              #    1.68  insn per cycle           (39.64%)
    39.111029755        130,462,123      cycles                                                        (39.64%)
    39.111029755          2,691,550      L1-icache-load-misses                                         (39.64%)
    39.111029755         70,077,376      L1-dcache-loads                                               (39.65%)
    39.111029755          1,247,880      L1-dcache-load-misses     #    1.78% of all L1-dcache accesses  (46.27%)
    39.111029755            137,586      L2-loads                                                      (44.50%)
    39.111029755              4,847      L2-load-misses            #    3.65% of all LL-cache accesses  (44.50%)
    39.111029755            127,678      LLC-loads                                                     (44.50%)
    39.111029755              5,164      LLC-load-misses           #    3.89% of all LL-cache accesses  (37.89%)
    39.161469346        105,030,397      mem_inst_retired.any                                          (42.70%)
    39.161469346            256,846      branch-misses                                                 (34.78%)
    39.161469346        216,043,486      instructions              #    1.66  insn per cycle           (42.71%)
    39.161469346        130,429,494      cycles                                                        (39.64%)
    39.161469346          2,456,609      L1-icache-load-misses                                         (39.64%)
    39.161469346         68,543,564      L1-dcache-loads                                               (39.65%)
    39.161469346          1,149,927      L1-dcache-load-misses     #    1.68% of all L1-dcache accesses  (39.65%)
    39.161469346            145,259      L2-loads                                                      (33.48%)
    39.161469346              6,696      L2-load-misses            #    4.45% of all LL-cache accesses  (41.41%)
    39.161469346            155,438      LLC-loads                                                     (44.50%)
    39.161469346              5,757      LLC-load-misses           #    3.83% of all LL-cache accesses  (44.50%)
    39.211908721         89,710,307      mem_inst_retired.any                                          (44.49%)
    39.211908721            228,357      branch-misses                                                 (44.49%)
    39.211908721        180,056,682      instructions              #    1.38  insn per cycle           (52.42%)
    39.211908721        130,461,917      cycles                                                        (47.56%)
    39.211908721          2,311,717      L1-icache-load-misses                                         (39.65%)
    39.211908721         63,448,343      L1-dcache-loads                                               (39.65%)
    39.211908721          1,362,119      L1-dcache-load-misses     #    2.15% of all L1-dcache accesses  (39.65%)
    39.211908721            181,350      L2-loads                                                      (31.72%)
    39.211908721              5,255      L2-load-misses            #    3.17% of all LL-cache accesses  (31.72%)
    39.211908721            150,086      LLC-loads                                                     (36.55%)
    39.211908721              5,290      LLC-load-misses           #    3.19% of all LL-cache accesses  (44.47%)
    39.262296812        115,590,938      mem_inst_retired.any                                          (39.73%)
    39.262296812            259,279      branch-misses                                                 (44.43%)
    39.262296812        226,038,963      instructions              #    1.73  insn per cycle           (52.37%)
    39.262296812        130,286,773      cycles                                                        (52.37%)
    39.262296812          2,355,731      L1-icache-load-misses                                         (52.35%)
    39.262296812         77,610,509      L1-dcache-loads                                               (44.41%)
    39.262296812          1,216,293      L1-dcache-load-misses     #    1.57% of all L1-dcache accesses  (39.69%)
    39.262296812            101,901      L2-loads                                                      (31.75%)
    39.262296812              6,678      L2-load-misses            #    6.45% of all LL-cache accesses  (31.76%)
    39.262296812            105,327      LLC-loads                                                     (31.76%)
    39.262296812              7,631      LLC-load-misses           #    7.36% of all LL-cache accesses  (31.76%)
    39.312608786        110,110,680      mem_inst_retired.any                                          (31.80%)
    39.312608786            276,141      branch-misses                                                 (35.04%)
    39.312608786        229,453,654      instructions              #    1.76  insn per cycle           (50.94%)
    39.312608786        130,117,566      cycles                                                        (52.29%)
    39.312608786          2,572,716      L1-icache-load-misses                                         (52.29%)
    39.312608786         70,006,194      L1-dcache-loads                                               (52.29%)
    39.312608786          1,272,431      L1-dcache-load-misses     #    1.82% of all L1-dcache accesses  (49.08%)
    39.312608786            140,201      L2-loads                                                      (31.80%)
    39.312608786              3,653      L2-load-misses            #    2.90% of all LL-cache accesses  (31.81%)
    39.312608786            112,014      LLC-loads                                                     (31.81%)
    39.312608786              4,735      LLC-load-misses           #    3.75% of all LL-cache accesses  (31.80%)
    39.363031365        112,406,586      mem_inst_retired.any                                          (31.73%)
    39.363031365            267,327      branch-misses                                                 (31.73%)
    39.363031365        233,402,359      instructions              #    1.79  insn per cycle           (39.66%)
    39.363031365        130,457,188      cycles                                                        (46.24%)
    39.363031365          2,501,304      L1-icache-load-misses                                         (52.40%)
    39.363031365         80,463,715      L1-dcache-loads                                               (52.40%)
    39.363031365          1,294,869      L1-dcache-load-misses     #    1.61% of all L1-dcache accesses  (52.41%)
    39.363031365            140,056      L2-loads                                                      (37.91%)
    39.363031365              4,178      L2-load-misses            #    2.98% of all LL-cache accesses  (31.73%)
    39.363031365            140,105      LLC-loads                                                     (31.73%)
    39.363031365              3,712      LLC-load-misses           #    2.65% of all LL-cache accesses  (31.73%)
    39.413482751         98,711,936      mem_inst_retired.any                                          (31.70%)
    39.413482751            232,558      branch-misses                                                 (31.70%)
    39.413482751        191,195,271      instructions              #    1.47  insn per cycle           (39.63%)
    39.413482751        130,476,782      cycles                                                        (39.65%)
    39.413482751          2,764,396      L1-icache-load-misses                                         (41.42%)
    39.413482751         68,992,277      L1-dcache-loads                                               (49.35%)
    39.413482751          1,276,065      L1-dcache-load-misses     #    1.85% of all L1-dcache accesses  (52.44%)
    39.413482751            149,097      L2-loads                                                      (44.51%)
    39.413482751              7,762      L2-load-misses            #    5.62% of all LL-cache accesses  (42.76%)
    39.413482751            127,151      LLC-loads                                                     (34.81%)
    39.413482751              6,955      LLC-load-misses           #    5.04% of all LL-cache accesses  (31.70%)
    39.463922689         98,715,098      mem_inst_retired.any                                          (31.72%)
    39.463922689            241,551      branch-misses                                                 (31.71%)
    39.463922689        188,882,207      instructions              #    1.45  insn per cycle           (39.64%)
    39.463922689        130,450,388      cycles                                                        (39.63%)
    39.463922689          2,904,828      L1-icache-load-misses                                         (39.64%)
    39.463922689         70,337,072      L1-dcache-loads                                               (39.64%)
    39.463922689          1,331,364      L1-dcache-load-misses     #    1.89% of all L1-dcache accesses  (44.47%)
    39.463922689            166,002      L2-loads                                                      (44.48%)
    39.463922689              7,014      L2-load-misses            #    3.88% of all LL-cache accesses  (44.51%)
    39.463922689            195,297      LLC-loads                                                     (44.51%)
    39.463922689              9,607      LLC-load-misses           #    5.32% of all LL-cache accesses  (39.69%)
    39.514280783         89,223,549      mem_inst_retired.any                                          (44.38%)
    39.514280783            243,819      branch-misses                                                 (36.44%)
    39.514280783        201,109,837      instructions              #    1.55  insn per cycle           (44.39%)
    39.514280783        130,088,944      cycles                                                        (39.73%)
    39.514280783          2,825,958      L1-icache-load-misses                                         (39.73%)
    39.514280783         67,372,521      L1-dcache-loads                                               (39.73%)
    39.514280783          1,408,027      L1-dcache-load-misses     #    2.09% of all L1-dcache accesses  (39.73%)
    39.514280783            186,218      L2-loads                                                      (31.78%)
    39.514280783             14,514      L2-load-misses            #    7.42% of all LL-cache accesses  (39.69%)
    39.514280783            204,830      LLC-loads                                                     (44.38%)
    39.514280783             14,708      LLC-load-misses           #    7.52% of all LL-cache accesses  (44.38%)
    39.564624169         86,777,181      mem_inst_retired.any                                          (44.38%)
    39.564624169            262,790      branch-misses                                                 (44.38%)
    39.564624169        189,744,983      instructions              #    1.46  insn per cycle           (52.32%)
    39.564624169        130,104,009      cycles                                                        (49.07%)
    39.564624169          2,852,207      L1-icache-load-misses                                         (41.12%)
    39.564624169         63,351,667      L1-dcache-loads                                               (39.72%)
    39.564624169          1,517,081      L1-dcache-load-misses     #    2.39% of all L1-dcache accesses  (39.73%)
    39.564624169            197,735      L2-loads                                                      (31.78%)
    39.564624169              8,865      L2-load-misses            #    4.59% of all LL-cache accesses  (31.78%)
    39.564624169            188,887      LLC-loads                                                     (35.03%)
    39.564624169              7,278      LLC-load-misses           #    3.76% of all LL-cache accesses  (42.97%)
    39.615071396         94,903,144      mem_inst_retired.any                                          (38.27%)
    39.615071396            291,301      branch-misses                                                 (44.49%)
    39.615071396        217,223,348      instructions              #    1.67  insn per cycle           (52.42%)
    39.615071396        130,448,637      cycles                                                        (52.42%)
    39.615071396          2,611,271      L1-icache-load-misses                                         (52.42%)
    39.615071396         73,296,330      L1-dcache-loads                                               (45.89%)
    39.615071396          1,271,532      L1-dcache-load-misses     #    1.73% of all L1-dcache accesses  (39.65%)
    39.615071396            129,241      L2-loads                                                      (31.72%)
    39.615071396              8,235      L2-load-misses            #    6.01% of all LL-cache accesses  (31.72%)
    39.615071396            144,630      LLC-loads                                                     (31.72%)
    39.615071396              9,079      LLC-load-misses           #    6.63% of all LL-cache accesses  (31.72%)
    39.665645156        102,397,462      mem_inst_retired.any                                          (31.64%)
    39.665645156            271,695      branch-misses                                                 (33.33%)
    39.665645156        221,288,709      instructions              #    1.69  insn per cycle           (49.15%)
    39.665645156        130,751,483      cycles                                                        (52.54%)
    39.665645156          2,428,814      L1-icache-load-misses                                         (52.54%)
    39.665645156         66,102,872      L1-dcache-loads                                               (52.54%)
    39.665645156          1,564,532      L1-dcache-load-misses     #    2.37% of all L1-dcache accesses  (50.87%)
    39.665645156            213,844      L2-loads                                                      (31.64%)
    39.665645156              6,922      L2-load-misses            #    3.70% of all LL-cache accesses  (31.64%)
    39.665645156            160,537      LLC-loads                                                     (31.63%)
    39.665645156              4,251      LLC-load-misses           #    2.27% of all LL-cache accesses  (31.64%)
    39.716078160         96,341,517      mem_inst_retired.any                                          (31.72%)
    39.716078160            278,795      branch-misses                                                 (31.73%)
    39.716078160        190,461,538      instructions              #    1.46  insn per cycle           (39.66%)
    39.716078160        130,429,882      cycles                                                        (44.17%)
    39.716078160          2,743,259      L1-icache-load-misses                                         (52.11%)
    39.716078160         65,983,120      L1-dcache-loads                                               (52.41%)
    39.716078160          1,512,669      L1-dcache-load-misses     #    2.29% of all L1-dcache accesses  (52.41%)
    39.716078160            159,941      L2-loads                                                      (39.97%)
    39.716078160              3,804      L2-load-misses            #    2.18% of all LL-cache accesses  (32.04%)
    39.716078160            188,569      LLC-loads                                                     (31.73%)
    39.716078160              5,601      LLC-load-misses           #    3.21% of all LL-cache accesses  (31.72%)
    39.766384172        106,158,014      mem_inst_retired.any                                          (31.80%)
    39.766384172            261,126      branch-misses                                                 (31.80%)
    39.766384172        229,542,629      instructions              #    1.76  insn per cycle           (39.76%)
    39.766384172        130,087,430      cycles                                                        (39.75%)
    39.766384172          2,492,080      L1-icache-load-misses                                         (39.76%)
    39.766384172         69,596,350      L1-dcache-loads                                               (47.41%)
    39.766384172          1,432,681      L1-dcache-load-misses     #    2.06% of all L1-dcache accesses  (52.29%)
    39.766384172            185,643      L2-loads                                                      (44.34%)
    39.766384172              5,383      L2-load-misses            #    3.15% of all LL-cache accesses  (44.34%)
    39.766384172            156,450      LLC-loads                                                     (36.71%)
    39.766384172              7,200      LLC-load-misses           #    4.21% of all LL-cache accesses  (31.80%)
    39.816688240        113,603,478      mem_inst_retired.any                                          (33.32%)
    39.816688240            265,057      branch-misses                                                 (31.81%)
    39.816688240        235,475,771      instructions              #    1.81  insn per cycle           (39.76%)
    39.816688240        130,113,020      cycles                                                        (39.76%)
    39.816688240          2,601,656      L1-icache-load-misses                                         (39.76%)
    39.816688240         66,390,588      L1-dcache-loads                                               (39.76%)
    39.816688240          1,312,978      L1-dcache-load-misses     #    1.98% of all L1-dcache accesses  (42.82%)
    39.816688240            136,903      L2-loads                                                      (42.81%)
    39.816688240              4,881      L2-load-misses            #    3.70% of all LL-cache accesses  (44.33%)
    39.816688240            126,761      LLC-loads                                                     (44.34%)
    39.816688240              8,026      LLC-load-misses           #    6.09% of all LL-cache accesses  (41.29%)
    39.866997472        104,205,924      mem_inst_retired.any                                          (44.35%)
    39.866997472            272,524      branch-misses                                                 (37.91%)
    39.866997472        208,649,752      instructions              #    1.60  insn per cycle           (45.86%)
    39.866997472        130,091,161      cycles                                                        (39.75%)
    39.866997472          2,798,294      L1-icache-load-misses                                         (39.75%)
    39.866997472         70,241,908      L1-dcache-loads                                               (39.74%)
    39.866997472          1,235,935      L1-dcache-load-misses     #    1.76% of all L1-dcache accesses  (39.75%)
    39.866997472            161,351      L2-loads                                                      (31.80%)
    39.866997472             10,448      L2-load-misses            #    6.16% of all LL-cache accesses  (38.23%)
    39.866997472            177,733      LLC-loads                                                     (44.35%)
    39.866997472              6,838      LLC-load-misses           #    4.03% of all LL-cache accesses  (44.35%)
    39.917320995         92,973,193      mem_inst_retired.any                                          (44.36%)
    39.917320995            260,444      branch-misses                                                 (44.36%)
    39.917320995        208,959,395      instructions              #    1.61  insn per cycle           (52.31%)
    39.917320995        130,066,615      cycles                                                        (50.47%)
    39.917320995          2,807,919      L1-icache-load-misses                                         (42.53%)
    39.917320995         67,620,175      L1-dcache-loads                                               (39.74%)
    39.917320995          1,463,960      L1-dcache-load-misses     #    2.16% of all L1-dcache accesses  (39.75%)
    39.917320995            165,300      L2-loads                                                      (31.80%)
    39.917320995              6,668      L2-load-misses            #    3.94% of all LL-cache accesses  (31.79%)
    39.917320995            173,221      LLC-loads                                                     (33.61%)
    39.917320995              7,593      LLC-load-misses           #    4.49% of all LL-cache accesses  (41.56%)
    39.967637958         98,069,756      mem_inst_retired.any                                          (36.98%)
    39.967637958            252,682      branch-misses                                                 (44.34%)
    39.967637958        211,612,375      instructions              #    1.63  insn per cycle           (52.29%)
    39.967637958        130,046,746      cycles                                                        (52.30%)
    39.967637958          2,313,235      L1-icache-load-misses                                         (52.30%)
    39.967637958         70,395,360      L1-dcache-loads                                               (47.14%)
    39.967637958          1,201,595      L1-dcache-load-misses     #    1.71% of all L1-dcache accesses  (39.76%)
    39.967637958            143,575      L2-loads                                                      (31.80%)
    39.967637958              9,810      L2-load-misses            #    7.46% of all LL-cache accesses  (31.80%)
    39.967637958            119,335      LLC-loads                                                     (31.80%)
    39.967637958              7,500      LLC-load-misses           #    5.71% of all LL-cache accesses  (31.80%)
    40.018075238         86,143,134      mem_inst_retired.any                                          (31.72%)
    40.018075238            250,070      branch-misses                                                 (32.29%)
    40.018075238        171,713,625      instructions              #    1.32  insn per cycle           (48.14%)
    40.018075238        130,442,529      cycles                                                        (52.41%)
    40.018075238          2,529,150      L1-icache-load-misses                                         (52.41%)
    40.018075238         70,883,949      L1-dcache-loads                                               (52.42%)
    40.018075238          1,183,625      L1-dcache-load-misses     #    1.67% of all L1-dcache accesses  (51.87%)
    40.018075238            142,128      L2-loads                                                      (31.73%)
    40.018075238              6,615      L2-load-misses            #    3.96% of all LL-cache accesses  (31.73%)
    40.018075238            192,174      LLC-loads                                                     (31.73%)
    40.018075238              8,082      LLC-load-misses           #    4.84% of all LL-cache accesses  (31.72%)
    40.068412096        109,823,660      mem_inst_retired.any                                          (31.79%)
    40.068412096            282,344      branch-misses                                                 (31.79%)
    40.068412096        223,821,365      instructions              #    1.72  insn per cycle           (39.73%)
    40.068412096        130,225,447      cycles                                                        (43.40%)
    40.068412096          2,657,747      L1-icache-load-misses                                         (51.35%)
    40.068412096         65,200,767      L1-dcache-loads                                               (52.32%)
    40.068412096          1,569,519      L1-dcache-load-misses     #    2.41% of all L1-dcache accesses  (52.32%)
    40.068412096            199,884      L2-loads                                                      (40.72%)
    40.068412096              5,482      L2-load-misses            #    2.94% of all LL-cache accesses  (32.77%)
    40.068412096            173,641      LLC-loads                                                     (31.79%)
    40.068412096              2,050      LLC-load-misses           #    1.10% of all LL-cache accesses  (31.79%)
    40.118865179         97,946,091      mem_inst_retired.any                                          (31.71%)
    40.118865179            234,045      branch-misses                                                 (31.71%)
    40.118865179        198,110,266      instructions              #    1.52  insn per cycle           (39.63%)
    40.118865179        130,475,337      cycles                                                        (39.63%)
    40.118865179          2,312,682      L1-icache-load-misses                                         (39.63%)
    40.118865179         73,920,468      L1-dcache-loads                                               (46.60%)
    40.118865179          1,461,565      L1-dcache-load-misses     #    1.98% of all L1-dcache accesses  (52.43%)
    40.118865179            155,137      L2-loads                                                      (44.51%)
    40.118865179              6,295      L2-load-misses            #    4.09% of all LL-cache accesses  (44.51%)
    40.118865179            152,769      LLC-loads                                                     (37.57%)
    40.118865179             10,756      LLC-load-misses           #    6.99% of all LL-cache accesses  (31.71%)
    40.169309878         96,889,181      mem_inst_retired.any                                          (34.46%)
    40.169309878            249,661      branch-misses                                                 (31.72%)
    40.169309878        204,600,257      instructions              #    1.57  insn per cycle           (39.64%)
    40.169309878        130,425,821      cycles                                                        (39.64%)
    40.169309878          2,380,406      L1-icache-load-misses                                         (39.64%)
    40.169309878         59,909,718      L1-dcache-loads                                               (39.64%)
    40.169309878          1,242,967      L1-dcache-load-misses     #    2.07% of all L1-dcache accesses  (41.74%)
    40.169309878            153,832      L2-loads                                                      (41.74%)
    40.169309878              3,377      L2-load-misses            #    2.04% of all LL-cache accesses  (44.50%)
    40.169309878            177,568      LLC-loads                                                     (44.50%)
    40.169309878              4,299      LLC-load-misses           #    2.59% of all LL-cache accesses  (42.42%)
    40.219611974         96,028,120      mem_inst_retired.any                                          (44.34%)
    40.219611974            277,742      branch-misses                                                 (39.13%)
    40.219611974        203,002,383      instructions              #    1.56  insn per cycle           (47.09%)
    40.219611974        130,139,462      cycles                                                        (39.75%)
    40.219611974          2,817,204      L1-icache-load-misses                                         (39.76%)
    40.219611974         59,128,746      L1-dcache-loads                                               (39.75%)
    40.219611974          1,351,432      L1-dcache-load-misses     #    2.29% of all L1-dcache accesses  (39.76%)
    40.219611974            187,891      L2-loads                                                      (31.81%)
    40.219611974              6,495      L2-load-misses            #    3.33% of all LL-cache accesses  (37.00%)
    40.219611974            202,083      LLC-loads                                                     (44.34%)
    40.219611974              8,482      LLC-load-misses           #    4.35% of all LL-cache accesses  (44.34%)
    40.270053951        112,879,847      mem_inst_retired.any                                          (44.49%)
    40.270053951            275,869      branch-misses                                                 (44.49%)
    40.270053951        232,924,775      instructions              #    1.79  insn per cycle           (52.42%)
    40.270053951        130,459,030      cycles                                                        (51.81%)
    40.270053951          2,288,750      L1-icache-load-misses                                         (43.89%)
    40.270053951         76,164,782      L1-dcache-loads                                               (39.65%)
    40.270053951          1,194,565      L1-dcache-load-misses     #    1.57% of all L1-dcache accesses  (39.65%)
    40.270053951            159,907      L2-loads                                                      (31.72%)
    40.270053951              4,760      L2-load-misses            #    3.06% of all LL-cache accesses  (31.72%)
    40.270053951            150,892      LLC-loads                                                     (32.31%)
    40.270053951              5,762      LLC-load-misses           #    3.71% of all LL-cache accesses  (40.24%)
    40.320480874         89,485,197      mem_inst_retired.any                                          (35.45%)
    40.320480874            250,120      branch-misses                                                 (43.38%)
    40.320480874        182,192,562      instructions              #    1.40  insn per cycle           (52.40%)
    40.320480874        130,393,840      cycles                                                        (52.40%)
    40.320480874          2,886,344      L1-icache-load-misses                                         (52.40%)
    40.320480874         61,878,860      L1-dcache-loads                                               (48.71%)
    40.320480874          1,515,901      L1-dcache-load-misses     #    2.45% of all L1-dcache accesses  (40.78%)
    40.320480874            170,354      L2-loads                                                      (31.73%)
    40.320480874              5,418      L2-load-misses            #    3.16% of all LL-cache accesses  (31.73%)
    40.320480874            173,014      LLC-loads                                                     (31.73%)
    40.320480874              2,776      LLC-load-misses           #    1.62% of all LL-cache accesses  (31.73%)
#           time             counts unit events
    40.370790494         82,573,934      mem_inst_retired.any                                          (31.80%)
    40.370790494            223,702      branch-misses                                                 (31.80%)
    40.370790494        192,835,755      instructions              #    1.48  insn per cycle           (46.60%)
    40.370790494        130,166,313      cycles                                                        (52.30%)
    40.370790494          2,476,402      L1-icache-load-misses                                         (52.30%)
    40.370790494         65,285,810      L1-dcache-loads                                               (52.30%)
    40.370790494          1,293,731      L1-dcache-load-misses     #    1.98% of all L1-dcache accesses  (52.30%)
    40.370790494            235,612      L2-loads                                                      (31.81%)
    40.370790494              3,534      L2-load-misses            #    1.53% of all LL-cache accesses  (31.80%)
    40.370790494            225,085      LLC-loads                                                     (31.80%)
    40.370790494              6,459      LLC-load-misses           #    2.80% of all LL-cache accesses  (31.80%)
    40.421255867         81,106,786      mem_inst_retired.any                                          (31.71%)
    40.421255867            273,762      branch-misses                                                 (31.68%)
    40.421255867        168,273,401      instructions              #    1.29  insn per cycle           (39.61%)
    40.421255867        130,393,120      cycles                                                        (41.86%)
    40.421255867          2,222,996      L1-icache-load-misses                                         (49.79%)
    40.421255867         59,646,916      L1-dcache-loads                                               (52.43%)
    40.421255867          1,310,262      L1-dcache-load-misses     #    2.20% of all L1-dcache accesses  (52.46%)
    40.421255867            141,036      L2-loads                                                      (42.31%)
    40.421255867             11,283      L2-load-misses            #    7.30% of all LL-cache accesses  (34.38%)
    40.421255867            168,172      LLC-loads                                                     (31.71%)
    40.421255867             10,933      LLC-load-misses           #    7.07% of all LL-cache accesses  (31.71%)
    40.471702235         98,303,861      mem_inst_retired.any                                          (31.71%)
    40.471702235            266,380      branch-misses                                                 (31.71%)
    40.471702235        172,963,553      instructions              #    1.33  insn per cycle           (39.64%)
    40.471702235        130,446,646      cycles                                                        (39.64%)
    40.471702235          1,952,693      L1-icache-load-misses                                         (39.64%)
    40.471702235         59,930,361      L1-dcache-loads                                               (44.93%)
    40.471702235          1,271,683      L1-dcache-load-misses     #    2.12% of all L1-dcache accesses  (52.43%)
    40.471702235            155,112      L2-loads                                                      (44.50%)
    40.471702235              5,190      L2-load-misses            #    3.57% of all LL-cache accesses  (44.50%)
    40.471702235            135,346      LLC-loads                                                     (39.24%)
    40.471702235              6,549      LLC-load-misses           #    4.51% of all LL-cache accesses  (31.71%)
    40.522132921         91,055,408      mem_inst_retired.any                                          (36.10%)
    40.522132921            230,367      branch-misses                                                 (31.73%)
    40.522132921        188,629,955      instructions              #    1.45  insn per cycle           (39.66%)
    40.522132921        130,400,579      cycles                                                        (39.66%)
    40.522132921          2,293,470      L1-icache-load-misses                                         (39.66%)
    40.522132921         63,108,638      L1-dcache-loads                                               (39.66%)
    40.522132921          1,754,402      L1-dcache-load-misses     #    2.78% of all L1-dcache accesses  (40.09%)
    40.522132921            189,747      L2-loads                                                      (40.08%)
    40.522132921             10,435      L2-load-misses            #    5.56% of all LL-cache accesses  (44.47%)
    40.522132921            185,822      LLC-loads                                                     (44.48%)
    40.522132921              8,820      LLC-load-misses           #    4.70% of all LL-cache accesses  (44.07%)
    40.572581957         90,176,073      mem_inst_retired.any                                          (44.49%)
    40.572581957            244,516      branch-misses                                                 (40.94%)
    40.572581957        203,084,036      instructions              #    1.56  insn per cycle           (48.87%)
    40.572581957        130,432,238      cycles                                                        (40.95%)
    40.572581957          2,617,088      L1-icache-load-misses                                         (39.64%)
    40.572581957         70,130,742      L1-dcache-loads                                               (39.64%)
    40.572581957          1,210,683      L1-dcache-load-misses     #    1.73% of all L1-dcache accesses  (39.64%)
    40.572581957            117,793      L2-loads                                                      (31.72%)
    40.572581957              7,919      L2-load-misses            #    6.12% of all LL-cache accesses  (35.26%)
    40.572581957            141,092      LLC-loads                                                     (43.18%)
    40.572581957              7,237      LLC-load-misses           #    5.59% of all LL-cache accesses  (44.49%)
    40.622913396        129,122,640      mem_inst_retired.any                                          (44.37%)
    40.622913396            266,933      branch-misses                                                 (44.37%)
    40.622913396        236,881,498      instructions              #    1.82  insn per cycle           (52.32%)
    40.622913396        130,201,713      cycles                                                        (52.31%)
    40.622913396          2,144,292      L1-icache-load-misses                                         (45.68%)
    40.622913396         69,234,680      L1-dcache-loads                                               (39.73%)
    40.622913396          1,216,208      L1-dcache-load-misses     #    1.76% of all L1-dcache accesses  (39.74%)
    40.622913396            144,015      L2-loads                                                      (31.79%)
    40.622913396              6,238      L2-load-misses            #    4.25% of all LL-cache accesses  (31.79%)
    40.622913396            149,511      LLC-loads                                                     (31.79%)
    40.622913396              7,122      LLC-load-misses           #    4.85% of all LL-cache accesses  (38.41%)
    40.673349759         93,537,144      mem_inst_retired.any                                          (33.73%)
    40.673349759            275,285      branch-misses                                                 (41.67%)
    40.673349759        222,579,225      instructions              #    1.71  insn per cycle           (52.41%)
    40.673349759        130,398,931      cycles                                                        (52.41%)
    40.673349759          2,691,355      L1-icache-load-misses                                         (52.41%)
    40.673349759         72,406,539      L1-dcache-loads                                               (50.42%)
    40.673349759          1,313,960      L1-dcache-load-misses     #    1.81% of all L1-dcache accesses  (42.49%)
    40.673349759            160,967      L2-loads                                                      (31.73%)
    40.673349759              6,802      L2-load-misses            #    4.56% of all LL-cache accesses  (31.72%)
    40.673349759            137,635      LLC-loads                                                     (31.72%)
    40.673349759              7,521      LLC-load-misses           #    5.04% of all LL-cache accesses  (31.72%)
    40.723786242         94,091,591      mem_inst_retired.any                                          (31.73%)
    40.723786242            223,854      branch-misses                                                 (31.72%)
    40.723786242        200,424,957      instructions              #    1.54  insn per cycle           (44.76%)
    40.723786242        130,470,409      cycles                                                        (52.41%)
    40.723786242          2,463,902      L1-icache-load-misses                                         (52.41%)
    40.723786242         69,365,278      L1-dcache-loads                                               (52.41%)
    40.723786242          1,230,010      L1-dcache-load-misses     #    1.77% of all L1-dcache accesses  (52.42%)
    40.723786242            131,111      L2-loads                                                      (31.72%)
    40.723786242              6,200      L2-load-misses            #    4.76% of all LL-cache accesses  (31.72%)
    40.723786242            129,201      LLC-loads                                                     (31.73%)
    40.723786242              3,965      LLC-load-misses           #    3.05% of all LL-cache accesses  (31.72%)
    40.774234338        106,245,628      mem_inst_retired.any                                          (31.72%)
    40.774234338            253,223      branch-misses                                                 (31.72%)
    40.774234338        229,874,966      instructions              #    1.76  insn per cycle           (39.65%)
    40.774234338        130,460,862      cycles                                                        (39.92%)
    40.774234338          2,157,707      L1-icache-load-misses                                         (47.84%)
    40.774234338         71,106,313      L1-dcache-loads                                               (52.42%)
    40.774234338          1,220,423      L1-dcache-load-misses     #    1.72% of all L1-dcache accesses  (52.43%)
    40.774234338            137,479      L2-loads                                                      (44.24%)
    40.774234338              8,404      L2-load-misses            #    6.01% of all LL-cache accesses  (36.31%)
    40.774234338            142,301      LLC-loads                                                     (31.72%)
    40.774234338              9,686      LLC-load-misses           #    6.92% of all LL-cache accesses  (31.72%)
    40.824668782        112,155,673      mem_inst_retired.any                                          (31.73%)
    40.824668782            266,286      branch-misses                                                 (31.73%)
    40.824668782        226,161,011      instructions              #    1.73  insn per cycle           (39.65%)
    40.824668782        130,441,350      cycles                                                        (39.65%)
    40.824668782          2,278,139      L1-icache-load-misses                                         (39.65%)
    40.824668782         75,206,830      L1-dcache-loads                                               (43.00%)
    40.824668782          1,203,847      L1-dcache-load-misses     #    1.60% of all L1-dcache accesses  (50.93%)
    40.824668782            115,354      L2-loads                                                      (44.48%)
    40.824668782              8,450      L2-load-misses            #    7.28% of all LL-cache accesses  (44.49%)
    40.824668782            116,838      LLC-loads                                                     (41.15%)
    40.824668782              7,611      LLC-load-misses           #    6.56% of all LL-cache accesses  (33.22%)
    40.875096362         96,149,431      mem_inst_retired.any                                          (38.01%)
    40.875096362            260,024      branch-misses                                                 (31.72%)
    40.875096362        209,532,858      instructions              #    1.61  insn per cycle           (39.65%)
    40.875096362        130,411,867      cycles                                                        (39.65%)
    40.875096362          2,849,576      L1-icache-load-misses                                         (39.66%)
    40.875096362         73,683,235      L1-dcache-loads                                               (39.66%)
    40.875096362          1,400,626      L1-dcache-load-misses     #    1.90% of all L1-dcache accesses  (39.66%)
    40.875096362            160,705      L2-loads                                                      (38.18%)
    40.875096362              4,917      L2-load-misses            #    3.05% of all LL-cache accesses  (44.48%)
    40.875096362            161,558      LLC-loads                                                     (44.48%)
    40.875096362              5,272      LLC-load-misses           #    3.27% of all LL-cache accesses  (44.48%)
    40.925548183        101,369,136      mem_inst_retired.any                                          (44.50%)
    40.925548183            264,226      branch-misses                                                 (42.85%)
    40.925548183        201,026,970      instructions              #    1.54  insn per cycle           (50.78%)
    40.925548183        130,400,440      cycles                                                        (42.86%)
    40.925548183          2,528,917      L1-icache-load-misses                                         (39.64%)
    40.925548183         67,643,836      L1-dcache-loads                                               (39.64%)
    40.925548183          1,359,236      L1-dcache-load-misses     #    2.01% of all L1-dcache accesses  (39.65%)
    40.925548183            150,268      L2-loads                                                      (31.72%)
    40.925548183              9,500      L2-load-misses            #    5.69% of all LL-cache accesses  (33.34%)
    40.925548183            183,500      LLC-loads                                                     (41.26%)
    40.925548183              6,709      LLC-load-misses           #    4.02% of all LL-cache accesses  (44.50%)
    40.975983450         93,486,746      mem_inst_retired.any                                          (44.37%)
    40.975983450            257,618      branch-misses                                                 (44.47%)
    40.975983450        214,295,511      instructions              #    1.64  insn per cycle           (52.40%)
    40.975983450        130,394,745      cycles                                                        (52.40%)
    40.975983450          2,523,568      L1-icache-load-misses                                         (47.70%)
    40.975983450         75,993,343      L1-dcache-loads                                               (39.78%)
    40.975983450          1,165,815      L1-dcache-load-misses     #    1.53% of all L1-dcache accesses  (39.66%)
    40.975983450            125,389      L2-loads                                                      (31.73%)
    40.975983450              6,368      L2-load-misses            #    4.92% of all LL-cache accesses  (31.73%)
    40.975983450            133,489      LLC-loads                                                     (31.73%)
    40.975983450              6,161      LLC-load-misses           #    4.76% of all LL-cache accesses  (36.42%)
    41.026280063        111,327,906      mem_inst_retired.any                                          (31.82%)
    41.026280063            288,852      branch-misses                                                 (39.65%)
    41.026280063        225,710,816      instructions              #    1.74  insn per cycle           (52.28%)
    41.026280063        130,072,090      cycles                                                        (52.28%)
    41.026280063          2,567,478      L1-icache-load-misses                                         (52.28%)
    41.026280063         76,296,118      L1-dcache-loads                                               (52.28%)
    41.026280063          1,316,349      L1-dcache-load-misses     #    1.73% of all L1-dcache accesses  (44.46%)
    41.026280063            179,568      L2-loads                                                      (31.81%)
    41.026280063              7,997      L2-load-misses            #    4.65% of all LL-cache accesses  (31.81%)
    41.026280063            164,703      LLC-loads                                                     (31.82%)
    41.026280063              9,879      LLC-load-misses           #    5.74% of all LL-cache accesses  (31.81%)
    41.076592344        116,434,680      mem_inst_retired.any                                          (31.80%)
    41.076592344            269,905      branch-misses                                                 (31.80%)
    41.076592344        229,609,524      instructions              #    1.76  insn per cycle           (43.02%)
    41.076592344        130,143,346      cycles                                                        (50.97%)
    41.076592344          2,556,956      L1-icache-load-misses                                         (52.30%)
    41.076592344         75,538,279      L1-dcache-loads                                               (52.30%)
    41.076592344          1,279,724      L1-dcache-load-misses     #    1.69% of all L1-dcache accesses  (52.30%)
    41.076592344            121,189      L2-loads                                                      (33.15%)
    41.076592344              6,022      L2-load-misses            #    4.70% of all LL-cache accesses  (31.80%)
    41.076592344            134,794      LLC-loads                                                     (31.80%)
    41.076592344              5,956      LLC-load-misses           #    4.65% of all LL-cache accesses  (31.80%)
    41.126985809         85,760,847      mem_inst_retired.any                                          (31.75%)
    41.126985809            244,101      branch-misses                                                 (31.75%)
    41.126985809        195,667,774      instructions              #    1.50  insn per cycle           (39.68%)
    41.126985809        130,261,280      cycles                                                        (39.68%)
    41.126985809          2,542,090      L1-icache-load-misses                                         (46.29%)
    41.126985809         67,269,274      L1-dcache-loads                                               (52.37%)
    41.126985809          1,197,525      L1-dcache-load-misses     #    1.78% of all L1-dcache accesses  (52.37%)
    41.126985809            125,297      L2-loads                                                      (44.44%)
    41.126985809              7,353      L2-load-misses            #    5.34% of all LL-cache accesses  (37.86%)
    41.126985809            149,866      LLC-loads                                                     (31.76%)
    41.126985809              9,315      LLC-load-misses           #    6.77% of all LL-cache accesses  (31.75%)
    41.177416317        111,364,317      mem_inst_retired.any                                          (31.73%)
    41.177416317            247,076      branch-misses                                                 (31.73%)
    41.177416317        216,000,730      instructions              #    1.66  insn per cycle           (39.66%)
    41.177416317        130,381,802      cycles                                                        (39.66%)
    41.177416317          2,357,764      L1-icache-load-misses                                         (39.66%)
    41.177416317         70,582,063      L1-dcache-loads                                               (41.51%)
    41.177416317          1,415,224      L1-dcache-load-misses     #    2.01% of all L1-dcache accesses  (49.44%)
    41.177416317            180,147      L2-loads                                                      (44.47%)
    41.177416317              7,424      L2-load-misses            #    4.17% of all LL-cache accesses  (44.47%)
    41.177416317            175,855      LLC-loads                                                     (42.65%)
    41.177416317              6,906      LLC-load-misses           #    3.88% of all LL-cache accesses  (34.72%)
    41.227840236         93,600,743      mem_inst_retired.any                                          (39.49%)
    41.227840236            247,712      branch-misses                                                 (31.73%)
    41.227840236        214,889,916      instructions              #    1.65  insn per cycle           (39.66%)
    41.227840236        130,395,904      cycles                                                        (39.66%)
    41.227840236          2,529,882      L1-icache-load-misses                                         (39.66%)
    41.227840236         69,147,224      L1-dcache-loads                                               (39.66%)
    41.227840236          1,550,739      L1-dcache-load-misses     #    2.24% of all L1-dcache accesses  (39.66%)
    41.227840236            194,801      L2-loads                                                      (36.69%)
    41.227840236              8,722      L2-load-misses            #    4.67% of all LL-cache accesses  (44.47%)
    41.227840236            178,783      LLC-loads                                                     (44.47%)
    41.227840236              9,141      LLC-load-misses           #    4.89% of all LL-cache accesses  (44.47%)
    41.278496301        116,012,737      mem_inst_retired.any                                          (44.73%)
    41.278496301            250,279      branch-misses                                                 (44.56%)
    41.278496301        217,450,206      instructions              #    1.66  insn per cycle           (52.46%)
    41.278496301        130,973,625      cycles                                                        (44.56%)
    41.278496301          2,504,281      L1-icache-load-misses                                         (39.48%)
    41.278496301         67,253,692      L1-dcache-loads                                               (39.48%)
    41.278496301          1,344,512      L1-dcache-load-misses     #    2.00% of all L1-dcache accesses  (39.48%)
    41.278496301            154,296      L2-loads                                                      (31.59%)
    41.278496301              4,487      L2-load-misses            #    3.13% of all LL-cache accesses  (31.74%)
    41.278496301            132,602      LLC-loads                                                     (39.63%)
    41.278496301              5,866      LLC-load-misses           #    4.09% of all LL-cache accesses  (44.73%)
    41.328922077         89,566,634      mem_inst_retired.any                                          (42.50%)
    41.328922077            232,486      branch-misses                                                 (44.47%)
    41.328922077        181,130,505      instructions              #    1.39  insn per cycle           (52.40%)
    41.328922077        130,377,541      cycles                                                        (52.40%)
    41.328922077          2,625,951      L1-icache-load-misses                                         (49.58%)
    41.328922077         67,345,698      L1-dcache-loads                                               (41.65%)
    41.328922077          1,452,257      L1-dcache-load-misses     #    2.16% of all L1-dcache accesses  (39.67%)
    41.328922077            189,600      L2-loads                                                      (31.73%)
    41.328922077              5,893      L2-load-misses            #    2.93% of all LL-cache accesses  (31.73%)
    41.328922077            212,887      LLC-loads                                                     (31.73%)
    41.328922077              6,865      LLC-load-misses           #    3.41% of all LL-cache accesses  (34.53%)
    41.379336410        105,839,393      mem_inst_retired.any                                          (31.74%)
    41.379336410            282,350      branch-misses                                                 (37.70%)
    41.379336410        205,596,765      instructions              #    1.58  insn per cycle           (52.40%)
    41.379336410        130,419,064      cycles                                                        (52.39%)
    41.379336410          2,883,314      L1-icache-load-misses                                         (52.39%)
    41.379336410         67,905,163      L1-dcache-loads                                               (52.40%)
    41.379336410          1,396,386      L1-dcache-load-misses     #    2.06% of all L1-dcache accesses  (46.46%)
    41.379336410            154,860      L2-loads                                                      (31.74%)
    41.379336410              7,319      L2-load-misses            #    4.52% of all LL-cache accesses  (31.74%)
    41.379336410            168,914      LLC-loads                                                     (31.74%)
    41.379336410              7,058      LLC-load-misses           #    4.36% of all LL-cache accesses  (31.74%)
    41.429777729         81,977,847      mem_inst_retired.any                                          (31.73%)
    41.429777729            252,967      branch-misses                                                 (31.72%)
    41.429777729        178,540,387      instructions              #    1.37  insn per cycle           (40.82%)
    41.429777729        130,340,039      cycles                                                        (48.75%)
    41.429777729          2,163,415      L1-icache-load-misses                                         (52.42%)
    41.429777729         69,856,126      L1-dcache-loads                                               (52.43%)
    41.429777729          1,341,252      L1-dcache-load-misses     #    1.92% of all L1-dcache accesses  (52.43%)
    41.429777729            158,131      L2-loads                                                      (35.40%)
    41.429777729              6,829      L2-load-misses            #    4.29% of all LL-cache accesses  (31.71%)
    41.429777729            160,037      LLC-loads                                                     (31.71%)
    41.429777729              8,643      LLC-load-misses           #    5.43% of all LL-cache accesses  (31.71%)
    41.480182146        106,415,823      mem_inst_retired.any                                          (31.74%)
    41.480182146            272,432      branch-misses                                                 (31.74%)
    41.480182146        238,804,085      instructions              #    1.83  insn per cycle           (39.68%)
    41.480182146        130,359,875      cycles                                                        (39.68%)
    41.480182146          2,517,082      L1-icache-load-misses                                         (43.94%)
    41.480182146         80,222,393      L1-dcache-loads                                               (51.87%)
    41.480182146          1,160,082      L1-dcache-load-misses     #    1.45% of all L1-dcache accesses  (52.38%)
    41.480182146            121,373      L2-loads                                                      (44.45%)
    41.480182146              8,867      L2-load-misses            #    6.34% of all LL-cache accesses  (40.20%)
    41.480182146            158,355      LLC-loads                                                     (32.27%)
    41.480182146              5,367      LLC-load-misses           #    3.84% of all LL-cache accesses  (31.74%)
    41.530582593        111,243,611      mem_inst_retired.any                                          (31.74%)
    41.530582593            251,705      branch-misses                                                 (31.74%)
    41.530582593        221,301,937      instructions              #    1.70  insn per cycle           (39.68%)
    41.530582593        130,316,088      cycles                                                        (39.67%)
    41.530582593          2,536,195      L1-icache-load-misses                                         (39.68%)
    41.530582593         63,382,847      L1-dcache-loads                                               (39.68%)
    41.530582593          1,401,871      L1-dcache-load-misses     #    2.21% of all L1-dcache accesses  (47.11%)
    41.530582593            130,132      L2-loads                                                      (44.45%)
    41.530582593              2,611      L2-load-misses            #    2.07% of all LL-cache accesses  (44.45%)
    41.530582593            122,225      LLC-loads                                                     (44.46%)
    41.530582593              4,190      LLC-load-misses           #    3.32% of all LL-cache accesses  (37.04%)
    41.581011777        105,995,086      mem_inst_retired.any                                          (41.81%)
    41.581011777            260,250      branch-misses                                                 (33.88%)
    41.581011777        230,469,958      instructions              #    1.77  insn per cycle           (41.81%)
    41.581011777        130,432,786      cycles                                                        (39.65%)
    41.581011777          2,153,370      L1-icache-load-misses                                         (39.66%)
    41.581011777         78,572,276      L1-dcache-loads                                               (39.66%)
    41.581011777          1,148,568      L1-dcache-load-misses     #    1.46% of all L1-dcache accesses  (39.66%)
    41.581011777            133,543      L2-loads                                                      (34.38%)
    41.581011777              6,263      L2-load-misses            #    4.33% of all LL-cache accesses  (42.31%)
    41.581011777            155,414      LLC-loads                                                     (44.47%)
    41.581011777              4,996      LLC-load-misses           #    3.46% of all LL-cache accesses  (44.48%)
#           time             counts unit events
    41.631446964        103,355,432      mem_inst_retired.any                                          (44.48%)
    41.631446964            251,585      branch-misses                                                 (44.49%)
    41.631446964        229,801,202      instructions              #    1.76  insn per cycle           (52.41%)
    41.631446964        130,450,428      cycles                                                        (46.64%)
    41.631446964          2,528,924      L1-icache-load-misses                                         (39.65%)
    41.631446964         74,038,488      L1-dcache-loads                                               (39.65%)
    41.631446964          1,200,664      L1-dcache-load-misses     #    1.62% of all L1-dcache accesses  (39.65%)
    41.631446964            102,576      L2-loads                                                      (31.72%)
    41.631446964              7,199      L2-load-misses            #    6.92% of all LL-cache accesses  (31.72%)
    41.631446964            105,552      LLC-loads                                                     (37.49%)
    41.631446964              6,635      LLC-load-misses           #    6.38% of all LL-cache accesses  (44.49%)
    41.681766127        119,274,965      mem_inst_retired.any                                          (40.70%)
    41.681766127            253,754      branch-misses                                                 (44.35%)
    41.681766127        216,091,503      instructions              #    1.66  insn per cycle           (52.30%)
    41.681766127        130,121,474      cycles                                                        (52.30%)
    41.681766127          2,279,280      L1-icache-load-misses                                         (51.36%)
    41.681766127         73,763,992      L1-dcache-loads                                               (43.42%)
    41.681766127          1,232,037      L1-dcache-load-misses     #    1.67% of all L1-dcache accesses  (39.75%)
    41.681766127            116,329      L2-loads                                                      (31.80%)
    41.681766127              5,594      L2-load-misses            #    4.86% of all LL-cache accesses  (31.80%)
    41.681766127            114,035      LLC-loads                                                     (31.80%)
    41.681766127              7,610      LLC-load-misses           #    6.61% of all LL-cache accesses  (32.73%)
    41.732067550        118,008,349      mem_inst_retired.any                                          (31.81%)
    41.732067550            255,726      branch-misses                                                 (36.10%)
    41.732067550        224,933,153      instructions              #    1.73  insn per cycle           (52.01%)
    41.732067550        130,094,103      cycles                                                        (52.28%)
    41.732067550          2,678,337      L1-icache-load-misses                                         (52.28%)
    41.732067550         68,818,024      L1-dcache-loads                                               (52.28%)
    41.732067550          1,175,860      L1-dcache-load-misses     #    1.71% of all L1-dcache accesses  (48.01%)
    41.732067550            115,763      L2-loads                                                      (31.81%)
    41.732067550              8,032      L2-load-misses            #    6.91% of all LL-cache accesses  (31.81%)
    41.732067550            116,831      LLC-loads                                                     (31.81%)
    41.732067550              6,313      LLC-load-misses           #    5.43% of all LL-cache accesses  (31.81%)
    41.782487670        107,491,355      mem_inst_retired.any                                          (31.73%)
    41.782487670            252,976      branch-misses                                                 (31.73%)
    41.782487670        209,843,499      instructions              #    1.61  insn per cycle           (39.67%)
    41.782487670        130,410,035      cycles                                                        (47.32%)
    41.782487670          2,090,509      L1-icache-load-misses                                         (52.39%)
    41.782487670         78,575,555      L1-dcache-loads                                               (52.39%)
    41.782487670          1,219,412      L1-dcache-load-misses     #    1.55% of all L1-dcache accesses  (52.40%)
    41.782487670            128,983      L2-loads                                                      (36.83%)
    41.782487670              3,884      L2-load-misses            #    2.71% of all LL-cache accesses  (31.74%)
    41.782487670            157,885      LLC-loads                                                     (31.74%)
    41.782487670              5,564      LLC-load-misses           #    3.88% of all LL-cache accesses  (31.74%)
    41.832781878        109,215,125      mem_inst_retired.any                                          (31.82%)
    41.832781878            238,622      branch-misses                                                 (31.82%)
    41.832781878        234,638,426      instructions              #    1.80  insn per cycle           (39.77%)
    41.832781878        130,067,137      cycles                                                        (39.77%)
    41.832781878          2,337,278      L1-icache-load-misses                                         (42.63%)
    41.832781878         76,521,057      L1-dcache-loads                                               (50.58%)
    41.832781878          1,296,448      L1-dcache-load-misses     #    1.69% of all L1-dcache accesses  (52.27%)
    41.832781878            142,952      L2-loads                                                      (44.32%)
    41.832781878              5,836      L2-load-misses            #    4.98% of all LL-cache accesses  (41.48%)
    41.832781878             91,384      LLC-loads                                                     (33.53%)
    41.832781878              6,459      LLC-load-misses           #    5.51% of all LL-cache accesses  (31.82%)
    41.883085792        118,557,510      mem_inst_retired.any                                          (31.81%)
    41.883085792            259,048      branch-misses                                                 (31.81%)
    41.883085792        231,241,005      instructions              #    1.78  insn per cycle           (39.76%)
    41.883085792        130,104,882      cycles                                                        (39.76%)
    41.883085792          2,618,349      L1-icache-load-misses                                         (39.75%)
    41.883085792         59,806,527      L1-dcache-loads                                               (39.75%)
    41.883085792          1,664,487      L1-dcache-load-misses     #    2.78% of all L1-dcache accesses  (46.01%)
    41.883085792            164,633      L2-loads                                                      (44.34%)
    41.883085792              5,908      L2-load-misses            #    3.72% of all LL-cache accesses  (44.34%)
    41.883085792            153,361      LLC-loads                                                     (44.34%)
    41.883085792              8,235      LLC-load-misses           #    5.18% of all LL-cache accesses  (38.11%)
    41.933405324         88,769,134      mem_inst_retired.any                                          (42.68%)
    41.933405324            232,923      branch-misses                                                 (34.73%)
    41.933405324        207,869,886      instructions              #    1.60  insn per cycle           (42.69%)
    41.933405324        130,171,663      cycles                                                        (39.75%)
    41.933405324          2,481,425      L1-icache-load-misses                                         (39.74%)
    41.933405324         75,221,857      L1-dcache-loads                                               (39.74%)
    41.933405324          1,323,725      L1-dcache-load-misses     #    1.76% of all L1-dcache accesses  (39.75%)
    41.933405324            153,005      L2-loads                                                      (33.45%)
    41.933405324              7,885      L2-load-misses            #    5.23% of all LL-cache accesses  (41.40%)
    41.933405324            148,469      LLC-loads                                                     (44.35%)
    41.933405324              5,431      LLC-load-misses           #    3.60% of all LL-cache accesses  (44.35%)
    41.983810921        126,961,717      mem_inst_retired.any                                          (44.45%)
    41.983810921            273,019      branch-misses                                                 (44.46%)
    41.983810921        236,385,764      instructions              #    1.81  insn per cycle           (52.39%)
    41.983810921        130,429,375      cycles                                                        (47.40%)
    41.983810921          2,446,028      L1-icache-load-misses                                         (39.67%)
    41.983810921         71,182,783      L1-dcache-loads                                               (39.67%)
    41.983810921          1,255,538      L1-dcache-load-misses     #    1.76% of all L1-dcache accesses  (39.67%)
    41.983810921            133,507      L2-loads                                                      (31.74%)
    41.983810921              4,411      L2-load-misses            #    3.19% of all LL-cache accesses  (31.74%)
    41.983810921            143,218      LLC-loads                                                     (36.72%)
    41.983810921              7,842      LLC-load-misses           #    5.67% of all LL-cache accesses  (44.46%)
    42.034240754         98,519,153      mem_inst_retired.any                                          (39.89%)
    42.034240754            255,678      branch-misses                                                 (44.47%)
    42.034240754        226,611,382      instructions              #    1.74  insn per cycle           (52.40%)
    42.034240754        130,354,794      cycles                                                        (52.40%)
    42.034240754          2,443,435      L1-icache-load-misses                                         (52.20%)
    42.034240754         75,441,203      L1-dcache-loads                                               (44.27%)
    42.034240754          1,224,918      L1-dcache-load-misses     #    1.62% of all L1-dcache accesses  (39.66%)
    42.034240754            135,896      L2-loads                                                      (31.73%)
    42.034240754              6,315      L2-load-misses            #    4.52% of all LL-cache accesses  (31.73%)
    42.034240754            143,781      LLC-loads                                                     (31.73%)
    42.034240754              5,094      LLC-load-misses           #    3.64% of all LL-cache accesses  (31.92%)
    42.084690724         83,175,686      mem_inst_retired.any                                          (31.72%)
    42.084690724            230,660      branch-misses                                                 (35.05%)
    42.084690724        173,166,360      instructions              #    1.33  insn per cycle           (50.91%)
    42.084690724        130,370,149      cycles                                                        (52.43%)
    42.084690724          3,046,225      L1-icache-load-misses                                         (52.43%)
    42.084690724         57,354,204      L1-dcache-loads                                               (52.42%)
    42.084690724          1,480,723      L1-dcache-load-misses     #    2.58% of all L1-dcache accesses  (49.11%)
    42.084690724            174,452      L2-loads                                                      (31.71%)
    42.084690724              6,353      L2-load-misses            #    3.56% of all LL-cache accesses  (31.71%)
    42.084690724            182,295      LLC-loads                                                     (31.72%)
    42.084690724              7,184      LLC-load-misses           #    4.03% of all LL-cache accesses  (31.72%)
    42.135114840         85,309,973      mem_inst_retired.any                                          (31.72%)
    42.135114840            246,872      branch-misses                                                 (31.72%)
    42.135114840        205,803,099      instructions              #    1.58  insn per cycle           (39.66%)
    42.135114840        130,401,546      cycles                                                        (46.08%)
    42.135114840          2,697,350      L1-icache-load-misses                                         (52.41%)
    42.135114840         65,410,012      L1-dcache-loads                                               (52.41%)
    42.135114840          1,463,432      L1-dcache-load-misses     #    2.24% of all L1-dcache accesses  (52.41%)
    42.135114840            197,670      L2-loads                                                      (38.08%)
    42.135114840              9,830      L2-load-misses            #    5.03% of all LL-cache accesses  (31.73%)
    42.135114840            193,468      LLC-loads                                                     (31.73%)
    42.135114840              6,789      LLC-load-misses           #    3.47% of all LL-cache accesses  (31.73%)
    42.185570091        106,508,794      mem_inst_retired.any                                          (31.71%)
    42.185570091            248,187      branch-misses                                                 (31.71%)
    42.185570091        201,052,706      instructions              #    1.54  insn per cycle           (39.64%)
    42.185570091        130,495,437      cycles                                                        (39.64%)
    42.185570091          2,342,388      L1-icache-load-misses                                         (41.24%)
    42.185570091         70,584,855      L1-dcache-loads                                               (49.17%)
    42.185570091          1,298,819      L1-dcache-load-misses     #    1.84% of all L1-dcache accesses  (52.43%)
    42.185570091            158,685      L2-loads                                                      (44.50%)
    42.185570091              4,634      L2-load-misses            #    3.15% of all LL-cache accesses  (42.92%)
    42.185570091            135,663      LLC-loads                                                     (34.99%)
    42.185570091              6,016      LLC-load-misses           #    4.09% of all LL-cache accesses  (31.71%)
    42.236041789        110,808,226      mem_inst_retired.any                                          (31.92%)
    42.236041789            280,081      branch-misses                                                 (31.70%)
    42.236041789        241,340,544      instructions              #    1.85  insn per cycle           (39.62%)
    42.236041789        130,503,931      cycles                                                        (39.62%)
    42.236041789          2,555,675      L1-icache-load-misses                                         (39.62%)
    42.236041789         69,407,764      L1-dcache-loads                                               (39.62%)
    42.236041789          1,499,264      L1-dcache-load-misses     #    2.16% of all L1-dcache accesses  (44.28%)
    42.236041789            165,544      L2-loads                                                      (44.29%)
    42.236041789              5,315      L2-load-misses            #    3.42% of all LL-cache accesses  (44.53%)
    42.236041789            145,339      LLC-loads                                                     (44.53%)
    42.236041789              4,690      LLC-load-misses           #    3.02% of all LL-cache accesses  (39.89%)
    42.286471856        108,589,094      mem_inst_retired.any                                          (44.48%)
    42.286471856            281,469      branch-misses                                                 (36.78%)
    42.286471856        226,422,020      instructions              #    1.74  insn per cycle           (44.71%)
    42.286471856        130,432,706      cycles                                                        (39.65%)
    42.286471856          2,183,622      L1-icache-load-misses                                         (39.65%)
    42.286471856         76,269,247      L1-dcache-loads                                               (39.65%)
    42.286471856          1,248,327      L1-dcache-load-misses     #    1.64% of all L1-dcache accesses  (39.65%)
    42.286471856            119,596      L2-loads                                                      (31.73%)
    42.286471856              4,378      L2-load-misses            #    3.35% of all LL-cache accesses  (39.42%)
    42.286471856            141,911      LLC-loads                                                     (44.48%)
    42.286471856              4,754      LLC-load-misses           #    3.64% of all LL-cache accesses  (44.48%)
    42.336888302        103,921,745      mem_inst_retired.any                                          (44.46%)
    42.336888302            265,391      branch-misses                                                 (44.46%)
    42.336888302        206,725,547      instructions              #    1.59  insn per cycle           (52.39%)
    42.336888302        130,341,428      cycles                                                        (49.53%)
    42.336888302          2,799,322      L1-icache-load-misses                                         (41.60%)
    42.336888302         57,986,873      L1-dcache-loads                                               (39.67%)
    42.336888302          1,586,401      L1-dcache-load-misses     #    2.74% of all L1-dcache accesses  (39.67%)
    42.336888302            183,661      L2-loads                                                      (31.73%)
    42.336888302              5,089      L2-load-misses            #    2.73% of all LL-cache accesses  (31.73%)
    42.336888302            189,456      LLC-loads                                                     (34.59%)
    42.336888302              6,363      LLC-load-misses           #    3.41% of all LL-cache accesses  (42.52%)
    42.387305785        104,030,460      mem_inst_retired.any                                          (37.77%)
    42.387305785            273,385      branch-misses                                                 (44.46%)
    42.387305785        215,265,454      instructions              #    1.65  insn per cycle           (52.40%)
    42.387305785        130,362,266      cycles                                                        (52.39%)
    42.387305785          2,533,879      L1-icache-load-misses                                         (52.40%)
    42.387305785         61,513,683      L1-dcache-loads                                               (46.39%)
    42.387305785          1,767,389      L1-dcache-load-misses     #    2.87% of all L1-dcache accesses  (39.67%)
    42.387305785            218,737      L2-loads                                                      (31.73%)
    42.387305785              5,256      L2-load-misses            #    2.59% of all LL-cache accesses  (31.73%)
    42.387305785            186,625      LLC-loads                                                     (31.74%)
    42.387305785              3,009      LLC-load-misses           #    1.48% of all LL-cache accesses  (31.74%)
    42.437616378        118,468,723      mem_inst_retired.any                                          (31.80%)
    42.437616378            268,323      branch-misses                                                 (33.04%)
    42.437616378        231,072,492      instructions              #    1.78  insn per cycle           (48.95%)
    42.437616378        130,015,077      cycles                                                        (52.28%)
    42.437616378          2,397,290      L1-icache-load-misses                                         (52.28%)
    42.437616378         65,688,321      L1-dcache-loads                                               (52.28%)
    42.437616378          1,322,763      L1-dcache-load-misses     #    2.01% of all L1-dcache accesses  (51.07%)
    42.437616378            155,413      L2-loads                                                      (31.82%)
    42.437616378              5,862      L2-load-misses            #    3.92% of all LL-cache accesses  (31.81%)
    42.437616378            143,737      LLC-loads                                                     (31.81%)
    42.437616378              7,539      LLC-load-misses           #    5.04% of all LL-cache accesses  (31.80%)
    42.487934166        118,515,593      mem_inst_retired.any                                          (31.79%)
    42.487934166            283,695      branch-misses                                                 (31.79%)
    42.487934166        243,008,274      instructions              #    1.87  insn per cycle           (39.74%)
    42.487934166        130,165,035      cycles                                                        (44.32%)
    42.487934166          2,245,197      L1-icache-load-misses                                         (52.27%)
    42.487934166         78,192,628      L1-dcache-loads                                               (52.31%)
    42.487934166          1,197,279      L1-dcache-load-misses     #    1.53% of all L1-dcache accesses  (52.31%)
    42.487934166            146,773      L2-loads                                                      (39.80%)
    42.487934166              4,345      L2-load-misses            #    2.77% of all LL-cache accesses  (31.85%)
    42.487934166            166,715      LLC-loads                                                     (31.79%)
    42.487934166              5,054      LLC-load-misses           #    3.22% of all LL-cache accesses  (31.79%)
    42.538376939        118,432,392      mem_inst_retired.any                                          (31.72%)
    42.538376939            247,216      branch-misses                                                 (31.72%)
    42.538376939        221,296,858      instructions              #    1.70  insn per cycle           (39.65%)
    42.538376939        130,504,146      cycles                                                        (39.65%)
    42.538376939          2,490,366      L1-icache-load-misses                                         (39.65%)
    42.538376939         77,892,449      L1-dcache-loads                                               (47.55%)
    42.538376939          1,202,980      L1-dcache-load-misses     #    1.54% of all L1-dcache accesses  (52.42%)
    42.538376939            124,836      L2-loads                                                      (44.48%)
    42.538376939              8,268      L2-load-misses            #    7.04% of all LL-cache accesses  (44.48%)
    42.538376939            110,021      LLC-loads                                                     (36.61%)
    42.538376939              6,929      LLC-load-misses           #    5.90% of all LL-cache accesses  (31.72%)
    42.588777692         99,357,832      mem_inst_retired.any                                          (33.42%)
    42.588777692            274,948      branch-misses                                                 (31.75%)
    42.588777692        219,438,555      instructions              #    1.68  insn per cycle           (39.68%)
    42.588777692        130,304,244      cycles                                                        (39.68%)
    42.588777692          2,475,200      L1-icache-load-misses                                         (39.68%)
    42.588777692         73,898,333      L1-dcache-loads                                               (39.69%)
    42.588777692          1,360,742      L1-dcache-load-misses     #    1.84% of all L1-dcache accesses  (42.75%)
    42.588777692            181,119      L2-loads                                                      (42.75%)
    42.588777692              8,240      L2-load-misses            #    4.52% of all LL-cache accesses  (44.44%)
    42.588777692            183,088      LLC-loads                                                     (44.44%)
    42.588777692              9,187      LLC-load-misses           #    5.04% of all LL-cache accesses  (41.39%)
    42.639075606        111,838,594      mem_inst_retired.any                                          (44.34%)
    42.639075606            253,305      branch-misses                                                 (38.07%)
    42.639075606        219,739,907      instructions              #    1.69  insn per cycle           (46.03%)
    42.639075606        130,092,529      cycles                                                        (39.75%)
    42.639075606          2,073,993      L1-icache-load-misses                                         (39.76%)
    42.639075606         75,853,057      L1-dcache-loads                                               (39.76%)
    42.639075606          1,283,586      L1-dcache-load-misses     #    1.69% of all L1-dcache accesses  (39.76%)
    42.639075606            133,870      L2-loads                                                      (31.81%)
    42.639075606              6,054      L2-load-misses            #    4.49% of all LL-cache accesses  (38.06%)
    42.639075606            135,763      LLC-loads                                                     (44.34%)
    42.639075606              8,572      LLC-load-misses           #    6.36% of all LL-cache accesses  (44.34%)
    42.689514827        114,190,190      mem_inst_retired.any                                          (44.49%)
    42.689514827            259,317      branch-misses                                                 (44.48%)
    42.689514827        236,497,240      instructions              #    1.81  insn per cycle           (52.41%)
    42.689514827        130,433,564      cycles                                                        (50.74%)
    42.689514827          2,403,076      L1-icache-load-misses                                         (42.82%)
    42.689514827         78,377,163      L1-dcache-loads                                               (39.65%)
    42.689514827          1,310,024      L1-dcache-load-misses     #    1.67% of all L1-dcache accesses  (39.65%)
    42.689514827            160,201      L2-loads                                                      (31.72%)
    42.689514827              4,432      L2-load-misses            #    3.24% of all LL-cache accesses  (31.72%)
    42.689514827            113,419      LLC-loads                                                     (33.38%)
    42.689514827              5,120      LLC-load-misses           #    3.74% of all LL-cache accesses  (41.30%)
    42.739885313        107,180,848      mem_inst_retired.any                                          (36.56%)
    42.739885313            255,988      branch-misses                                                 (44.42%)
    42.739885313        215,486,054      instructions              #    1.65  insn per cycle           (52.36%)
    42.739885313        130,302,922      cycles                                                        (52.36%)
    42.739885313          2,605,156      L1-icache-load-misses                                         (52.35%)
    42.739885313         60,396,570      L1-dcache-loads                                               (47.59%)
    42.739885313          1,572,760      L1-dcache-load-misses     #    2.60% of all L1-dcache accesses  (39.70%)
    42.739885313            184,704      L2-loads                                                      (31.76%)
    42.739885313              6,737      L2-load-misses            #    3.80% of all LL-cache accesses  (31.76%)
    42.739885313            170,301      LLC-loads                                                     (31.76%)
    42.739885313              4,993      LLC-load-misses           #    2.81% of all LL-cache accesses  (31.76%)
    42.790334337        112,197,038      mem_inst_retired.any                                          (31.71%)
    42.790334337            275,272      branch-misses                                                 (31.79%)
    42.790334337        220,064,166      instructions              #    1.69  insn per cycle           (47.65%)
    42.790334337        130,437,332      cycles                                                        (52.42%)
    42.790334337          2,567,356      L1-icache-load-misses                                         (52.42%)
    42.790334337         79,114,243      L1-dcache-loads                                               (52.42%)
    42.790334337          1,369,736      L1-dcache-load-misses     #    1.73% of all L1-dcache accesses  (52.36%)
    42.790334337            143,586      L2-loads                                                      (31.72%)
    42.790334337              4,646      L2-load-misses            #    3.31% of all LL-cache accesses  (31.72%)
    42.790334337            137,027      LLC-loads                                                     (31.72%)
    42.790334337              4,792      LLC-load-misses           #    3.42% of all LL-cache accesses  (31.72%)
    42.840768497        119,145,687      mem_inst_retired.any                                          (31.73%)
    42.840768497            250,476      branch-misses                                                 (31.72%)
    42.840768497        240,526,364      instructions              #    1.84  insn per cycle           (39.65%)
    42.840768497        130,473,979      cycles                                                        (42.81%)
    42.840768497          2,184,739      L1-icache-load-misses                                         (50.74%)
    42.840768497         79,437,354      L1-dcache-loads                                               (52.41%)
    42.840768497          1,162,268      L1-dcache-load-misses     #    1.46% of all L1-dcache accesses  (52.41%)
    42.840768497            106,552      L2-loads                                                      (41.34%)
    42.840768497             11,039      L2-load-misses            #   10.66% of all LL-cache accesses  (33.42%)
    42.840768497            100,546      LLC-loads                                                     (31.73%)
    42.840768497              8,932      LLC-load-misses           #    8.63% of all LL-cache accesses  (31.73%)
#           time             counts unit events
    42.891210405        110,798,752      mem_inst_retired.any                                          (31.72%)
    42.891210405            254,866      branch-misses                                                 (31.72%)
    42.891210405        212,189,947      instructions              #    1.63  insn per cycle           (39.64%)
    42.891210405        130,457,708      cycles                                                        (39.64%)
    42.891210405          2,509,375      L1-icache-load-misses                                         (39.65%)
    42.891210405         68,266,989      L1-dcache-loads                                               (45.90%)
    42.891210405          1,248,101      L1-dcache-load-misses     #    1.83% of all L1-dcache accesses  (52.42%)
    42.891210405            121,359      L2-loads                                                      (44.49%)
    42.891210405              6,064      L2-load-misses            #    5.06% of all LL-cache accesses  (44.49%)
    42.891210405            118,247      LLC-loads                                                     (38.26%)
    42.891210405              4,895      LLC-load-misses           #    4.09% of all LL-cache accesses  (31.72%)
    42.941516575         83,845,616      mem_inst_retired.any                                          (34.96%)
    42.941516575            235,886      branch-misses                                                 (31.80%)
    42.941516575        188,927,114      instructions              #    1.45  insn per cycle           (39.75%)
    42.941516575        130,077,019      cycles                                                        (39.75%)
    42.941516575          2,270,374      L1-icache-load-misses                                         (39.75%)
    42.941516575         62,247,742      L1-dcache-loads                                               (39.75%)
    42.941516575          1,552,079      L1-dcache-load-misses     #    2.49% of all L1-dcache accesses  (41.17%)
    42.941516575            163,215      L2-loads                                                      (41.17%)
    42.941516575              9,097      L2-load-misses            #    5.77% of all LL-cache accesses  (44.34%)
    42.941516575            152,305      LLC-loads                                                     (44.35%)
    42.941516575              9,535      LLC-load-misses           #    6.04% of all LL-cache accesses  (42.95%)
    42.991966293         97,170,184      mem_inst_retired.any                                          (44.50%)
    42.991966293            267,196      branch-misses                                                 (39.72%)
    42.991966293        208,298,305      instructions              #    1.60  insn per cycle           (47.65%)
    42.991966293        130,430,269      cycles                                                        (39.73%)
    42.991966293          2,422,603      L1-icache-load-misses                                         (39.64%)
    42.991966293         78,165,023      L1-dcache-loads                                               (39.64%)
    42.991966293          1,254,200      L1-dcache-load-misses     #    1.60% of all L1-dcache accesses  (39.64%)
    42.991966293            156,532      L2-loads                                                      (31.71%)
    42.991966293              6,829      L2-load-misses            #    4.75% of all LL-cache accesses  (36.47%)
    42.991966293            131,112      LLC-loads                                                     (44.40%)
    42.991966293              5,896      LLC-load-misses           #    4.10% of all LL-cache accesses  (44.50%)
    43.042412111        116,587,811      mem_inst_retired.any                                          (44.49%)
    43.042412111            275,722      branch-misses                                                 (44.49%)
    43.042412111        229,642,732      instructions              #    1.76  insn per cycle           (52.42%)
    43.042412111        130,480,980      cycles                                                        (52.42%)
    43.042412111          2,363,319      L1-icache-load-misses                                         (44.58%)
    43.042412111         77,095,740      L1-dcache-loads                                               (39.65%)
    43.042412111          1,167,172      L1-dcache-load-misses     #    1.51% of all L1-dcache accesses  (39.65%)
    43.042412111            123,174      L2-loads                                                      (31.72%)
    43.042412111              6,383      L2-load-misses            #    4.81% of all LL-cache accesses  (31.72%)
    43.042412111            142,444      LLC-loads                                                     (31.72%)
    43.042412111              7,040      LLC-load-misses           #    5.30% of all LL-cache accesses  (39.54%)
    43.092857383        103,647,001      mem_inst_retired.any                                          (34.73%)
    43.092857383            276,994      branch-misses                                                 (42.65%)
    43.092857383        246,423,379      instructions              #    1.89  insn per cycle           (52.43%)
    43.092857383        130,454,152      cycles                                                        (52.42%)
    43.092857383          2,344,606      L1-icache-load-misses                                         (52.42%)
    43.092857383         75,414,427      L1-dcache-loads                                               (49.44%)
    43.092857383          1,337,526      L1-dcache-load-misses     #    1.77% of all L1-dcache accesses  (41.51%)
    43.092857383            130,002      L2-loads                                                      (31.72%)
    43.092857383              7,308      L2-load-misses            #    5.45% of all LL-cache accesses  (31.72%)
    43.092857383            138,399      LLC-loads                                                     (31.72%)
    43.092857383              6,661      LLC-load-misses           #    4.96% of all LL-cache accesses  (31.72%)
    43.143287415        100,130,962      mem_inst_retired.any                                          (31.73%)
    43.143287415            214,668      branch-misses                                                 (31.72%)
    43.143287415        196,488,689      instructions              #    1.51  insn per cycle           (45.74%)
    43.143287415        130,457,143      cycles                                                        (52.40%)
    43.143287415          2,557,875      L1-icache-load-misses                                         (52.41%)
    43.143287415         62,456,745      L1-dcache-loads                                               (52.41%)
    43.143287415          1,352,211      L1-dcache-load-misses     #    2.17% of all L1-dcache accesses  (52.41%)
    43.143287415            167,159      L2-loads                                                      (31.73%)
    43.143287415              6,322      L2-load-misses            #    4.15% of all LL-cache accesses  (31.73%)
    43.143287415            137,839      LLC-loads                                                     (31.73%)
    43.143287415              5,449      LLC-load-misses           #    3.57% of all LL-cache accesses  (31.72%)
    43.193725042        106,101,547      mem_inst_retired.any                                          (31.72%)
    43.193725042            271,375      branch-misses                                                 (31.73%)
    43.193725042        222,659,367      instructions              #    1.71  insn per cycle           (39.66%)
    43.193725042        130,458,826      cycles                                                        (40.92%)
    43.193725042          2,256,926      L1-icache-load-misses                                         (48.84%)
    43.193725042         77,448,260      L1-dcache-loads                                               (52.41%)
    43.193725042          1,193,470      L1-dcache-load-misses     #    1.54% of all L1-dcache accesses  (52.41%)
    43.193725042            104,091      L2-loads                                                      (43.24%)
    43.193725042              4,814      L2-load-misses            #    4.15% of all LL-cache accesses  (35.31%)
    43.193725042            127,687      LLC-loads                                                     (31.73%)
    43.193725042              4,012      LLC-load-misses           #    3.46% of all LL-cache accesses  (31.73%)
    43.244033005         97,584,512      mem_inst_retired.any                                          (31.80%)
    43.244033005            249,656      branch-misses                                                 (31.80%)
    43.244033005        225,308,197      instructions              #    1.73  insn per cycle           (39.75%)
    43.244033005        130,083,677      cycles                                                        (39.75%)
    43.244033005          2,488,522      L1-icache-load-misses                                         (39.75%)
    43.244033005         72,719,515      L1-dcache-loads                                               (44.13%)
    43.244033005          1,389,544      L1-dcache-load-misses     #    1.91% of all L1-dcache accesses  (52.08%)
    43.244033005            150,054      L2-loads                                                      (44.35%)
    43.244033005              4,986      L2-load-misses            #    3.22% of all LL-cache accesses  (44.34%)
    43.244033005            159,576      LLC-loads                                                     (39.99%)
    43.244033005              4,324      LLC-load-misses           #    2.79% of all LL-cache accesses  (32.03%)
    43.294345636        104,196,707      mem_inst_retired.any                                          (36.61%)
    43.294345636            260,501      branch-misses                                                 (31.80%)
    43.294345636        197,663,937      instructions              #    1.52  insn per cycle           (39.75%)
    43.294345636        130,131,601      cycles                                                        (39.74%)
    43.294345636          2,141,700      L1-icache-load-misses                                         (39.74%)
    43.294345636         58,978,340      L1-dcache-loads                                               (39.74%)
    43.294345636          1,398,885      L1-dcache-load-misses     #    2.37% of all L1-dcache accesses  (39.74%)
    43.294345636            136,830      L2-loads                                                      (39.53%)
    43.294345636              9,976      L2-load-misses            #    7.15% of all LL-cache accesses  (44.36%)
    43.294345636            142,052      LLC-loads                                                     (44.36%)
    43.294345636              9,994      LLC-load-misses           #    7.17% of all LL-cache accesses  (44.36%)
    43.344760436         86,127,686      mem_inst_retired.any                                          (44.46%)
    43.344760436            237,693      branch-misses                                                 (41.33%)
    43.344760436        186,685,281      instructions              #    1.43  insn per cycle           (49.26%)
    43.344760436        130,329,372      cycles                                                        (41.34%)
    43.344760436          2,381,689      L1-icache-load-misses                                         (39.67%)
    43.344760436         73,503,691      L1-dcache-loads                                               (39.67%)
    43.344760436          1,248,593      L1-dcache-load-misses     #    1.70% of all L1-dcache accesses  (39.67%)
    43.344760436            132,825      L2-loads                                                      (31.73%)
    43.344760436              5,606      L2-load-misses            #    4.10% of all LL-cache accesses  (34.85%)
    43.344760436            140,724      LLC-loads                                                     (42.78%)
    43.344760436              3,598      LLC-load-misses           #    2.63% of all LL-cache accesses  (44.46%)
    43.395174907        104,070,439      mem_inst_retired.any                                          (44.45%)
    43.395174907            257,383      branch-misses                                                 (44.45%)
    43.395174907        213,158,692      instructions              #    1.63  insn per cycle           (52.39%)
    43.395174907        130,397,614      cycles                                                        (52.41%)
    43.395174907          2,644,329      L1-icache-load-misses                                         (46.14%)
    43.395174907         64,819,740      L1-dcache-loads                                               (39.68%)
    43.395174907          1,265,906      L1-dcache-load-misses     #    1.95% of all L1-dcache accesses  (39.68%)
    43.395174907            138,682      L2-loads                                                      (31.74%)
    43.395174907              5,052      L2-load-misses            #    3.80% of all LL-cache accesses  (31.74%)
    43.395174907            127,416      LLC-loads                                                     (31.72%)
    43.395174907              6,907      LLC-load-misses           #    5.19% of all LL-cache accesses  (37.97%)
    43.445497134        104,757,081      mem_inst_retired.any                                          (33.29%)
    43.445497134            271,310      branch-misses                                                 (41.23%)
    43.445497134        219,817,288      instructions              #    1.69  insn per cycle           (52.30%)
    43.445497134        130,072,945      cycles                                                        (52.30%)
    43.445497134          2,612,774      L1-icache-load-misses                                         (52.30%)
    43.445497134         70,010,503      L1-dcache-loads                                               (50.83%)
    43.445497134          1,275,686      L1-dcache-load-misses     #    1.82% of all L1-dcache accesses  (42.89%)
    43.445497134            158,462      L2-loads                                                      (31.80%)
    43.445497134              4,506      L2-load-misses            #    3.09% of all LL-cache accesses  (31.80%)
    43.445497134            132,841      LLC-loads                                                     (31.80%)
    43.445497134              4,368      LLC-load-misses           #    3.00% of all LL-cache accesses  (31.80%)
    43.495941512         92,219,304      mem_inst_retired.any                                          (31.72%)
    43.495941512            248,274      branch-misses                                                 (31.71%)
    43.495941512        193,397,304      instructions              #    1.48  insn per cycle           (44.46%)
    43.495941512        130,452,284      cycles                                                        (52.38%)
    43.495941512          2,919,879      L1-icache-load-misses                                         (52.41%)
    43.495941512         59,148,051      L1-dcache-loads                                               (52.42%)
    43.495941512          1,279,747      L1-dcache-load-misses     #    2.16% of all L1-dcache accesses  (52.42%)
    43.495941512            124,272      L2-loads                                                      (31.77%)
    43.495941512              5,963      L2-load-misses            #    4.51% of all LL-cache accesses  (31.72%)
    43.495941512            140,072      LLC-loads                                                     (31.72%)
    43.495941512              5,342      LLC-load-misses           #    4.04% of all LL-cache accesses  (31.72%)
    43.546312138         99,935,754      mem_inst_retired.any                                          (31.76%)
    43.546312138            259,622      branch-misses                                                 (31.76%)
    43.546312138        223,155,480      instructions              #    1.71  insn per cycle           (39.70%)
    43.546312138        130,265,812      cycles                                                        (39.70%)
    43.546312138          2,441,117      L1-icache-load-misses                                         (47.61%)
    43.546312138         68,073,783      L1-dcache-loads                                               (52.35%)
    43.546312138          1,349,395      L1-dcache-load-misses     #    1.98% of all L1-dcache accesses  (52.35%)
    43.546312138            142,268      L2-loads                                                      (44.42%)
    43.546312138              6,921      L2-load-misses            #    5.15% of all LL-cache accesses  (36.53%)
    43.546312138            126,537      LLC-loads                                                     (31.77%)
    43.546312138              9,664      LLC-load-misses           #    7.19% of all LL-cache accesses  (31.77%)
    43.596744218         98,094,783      mem_inst_retired.any                                          (31.73%)
    43.596744218            254,872      branch-misses                                                 (31.72%)
    43.596744218        215,129,793      instructions              #    1.65  insn per cycle           (39.65%)
    43.596744218        130,422,685      cycles                                                        (39.65%)
    43.596744218          2,344,557      L1-icache-load-misses                                         (39.65%)
    43.596744218         68,910,073      L1-dcache-loads                                               (42.85%)
    43.596744218          1,299,057      L1-dcache-load-misses     #    1.89% of all L1-dcache accesses  (50.78%)
    43.596744218            163,598      L2-loads                                                      (44.48%)
    43.596744218              6,692      L2-load-misses            #    3.81% of all LL-cache accesses  (44.48%)
    43.596744218            187,847      LLC-loads                                                     (41.30%)
    43.596744218              5,896      LLC-load-misses           #    3.36% of all LL-cache accesses  (33.38%)
    43.647164757         99,387,827      mem_inst_retired.any                                          (38.16%)
    43.647164757            262,837      branch-misses                                                 (31.73%)
    43.647164757        216,205,121      instructions              #    1.66  insn per cycle           (39.66%)
    43.647164757        130,378,807      cycles                                                        (39.66%)
    43.647164757          2,392,366      L1-icache-load-misses                                         (39.66%)
    43.647164757         68,004,557      L1-dcache-loads                                               (39.66%)
    43.647164757          1,446,300      L1-dcache-load-misses     #    2.13% of all L1-dcache accesses  (39.66%)
    43.647164757            151,792      L2-loads                                                      (38.03%)
    43.647164757              5,603      L2-load-misses            #    3.73% of all LL-cache accesses  (44.47%)
    43.647164757            148,536      LLC-loads                                                     (44.47%)
    43.647164757              4,832      LLC-load-misses           #    3.22% of all LL-cache accesses  (44.47%)
    43.697610410         97,155,272      mem_inst_retired.any                                          (44.49%)
    43.697610410            231,185      branch-misses                                                 (42.99%)
    43.697610410        202,508,980      instructions              #    1.55  insn per cycle           (50.92%)
    43.697610410        130,382,935      cycles                                                        (43.00%)
    43.697610410          2,593,803      L1-icache-load-misses                                         (39.64%)
    43.697610410         67,030,671      L1-dcache-loads                                               (39.65%)
    43.697610410          1,412,313      L1-dcache-load-misses     #    2.11% of all L1-dcache accesses  (39.65%)
    43.697610410            148,353      L2-loads                                                      (31.72%)
    43.697610410              4,433      L2-load-misses            #    3.20% of all LL-cache accesses  (33.20%)
    43.697610410            128,759      LLC-loads                                                     (41.13%)
    43.697610410              3,505      LLC-load-misses           #    2.53% of all LL-cache accesses  (44.50%)
    43.748069306         91,467,916      mem_inst_retired.any                                          (44.23%)
    43.748069306            247,508      branch-misses                                                 (44.51%)
    43.748069306        199,272,908      instructions              #    1.53  insn per cycle           (52.44%)
    43.748069306        130,491,215      cycles                                                        (52.43%)
    43.748069306          2,839,122      L1-icache-load-misses                                         (47.87%)
    43.748069306         72,105,892      L1-dcache-loads                                               (39.94%)
    43.748069306          1,325,966      L1-dcache-load-misses     #    1.84% of all L1-dcache accesses  (39.63%)
    43.748069306            122,271      L2-loads                                                      (31.71%)
    43.748069306              5,317      L2-load-misses            #    3.77% of all LL-cache accesses  (31.71%)
    43.748069306            159,615      LLC-loads                                                     (31.71%)
    43.748069306              5,294      LLC-load-misses           #    3.76% of all LL-cache accesses  (36.26%)
    43.798471683        112,156,079      mem_inst_retired.any                                          (31.75%)
    43.798471683            273,013      branch-misses                                                 (39.40%)
    43.798471683        240,528,832      instructions              #    1.85  insn per cycle           (52.38%)
    43.798471683        130,347,145      cycles                                                        (52.38%)
    43.798471683          2,593,088      L1-icache-load-misses                                         (52.38%)
    43.798471683         74,871,272      L1-dcache-loads                                               (52.38%)
    43.798471683          1,234,241      L1-dcache-load-misses     #    1.65% of all L1-dcache accesses  (44.75%)
    43.798471683            145,801      L2-loads                                                      (31.75%)
    43.798471683              6,132      L2-load-misses            #    4.43% of all LL-cache accesses  (31.75%)
    43.798471683            130,874      LLC-loads                                                     (31.74%)
    43.798471683              8,812      LLC-load-misses           #    6.37% of all LL-cache accesses  (31.75%)
    43.848881083         98,409,394      mem_inst_retired.any                                          (31.74%)
    43.848881083            262,164      branch-misses                                                 (31.74%)
    43.848881083        214,200,193      instructions              #    1.64  insn per cycle           (42.56%)
    43.848881083        130,366,011      cycles                                                        (50.49%)
    43.848881083          2,230,409      L1-icache-load-misses                                         (52.38%)
    43.848881083         69,932,759      L1-dcache-loads                                               (52.38%)
    43.848881083          1,214,524      L1-dcache-load-misses     #    1.74% of all L1-dcache accesses  (52.39%)
    43.848881083            120,407      L2-loads                                                      (33.65%)
    43.848881083              4,567      L2-load-misses            #    3.65% of all LL-cache accesses  (31.75%)
    43.848881083            130,112      LLC-loads                                                     (31.75%)
    43.848881083              3,508      LLC-load-misses           #    2.80% of all LL-cache accesses  (31.75%)
    43.899183537        105,324,882      mem_inst_retired.any                                          (31.80%)
    43.899183537            249,260      branch-misses                                                 (31.80%)
    43.899183537        221,538,112      instructions              #    1.70  insn per cycle           (39.75%)
    43.899183537        130,090,972      cycles                                                        (39.75%)
    43.899183537          2,512,911      L1-icache-load-misses                                         (45.81%)
    43.899183537         72,374,150      L1-dcache-loads                                               (52.29%)
    43.899183537          1,348,284      L1-dcache-load-misses     #    1.86% of all L1-dcache accesses  (52.29%)
    43.899183537            147,367      L2-loads                                                      (44.34%)
    43.899183537              7,934      L2-load-misses            #    5.63% of all LL-cache accesses  (38.30%)
    43.899183537            134,424      LLC-loads                                                     (31.81%)
    43.899183537              5,936      LLC-load-misses           #    4.21% of all LL-cache accesses  (31.80%)
    43.949554231        110,415,266      mem_inst_retired.any                                          (31.77%)
    43.949554231            251,911      branch-misses                                                 (31.77%)
    43.949554231        230,731,039      instructions              #    1.77  insn per cycle           (39.71%)
    43.949554231        130,289,314      cycles                                                        (39.71%)
    43.949554231          2,531,539      L1-icache-load-misses                                         (39.71%)
    43.949554231         71,390,637      L1-dcache-loads                                               (41.17%)
    43.949554231          1,335,347      L1-dcache-load-misses     #    1.87% of all L1-dcache accesses  (49.11%)
    43.949554231            148,602      L2-loads                                                      (44.41%)
    43.949554231              2,344      L2-load-misses            #    1.58% of all LL-cache accesses  (44.41%)
    43.949554231            148,924      LLC-loads                                                     (42.96%)
    43.949554231              4,437      LLC-load-misses           #    2.98% of all LL-cache accesses  (35.02%)
    43.999940810        118,816,633      mem_inst_retired.any                                          (39.71%)
    43.999940810            253,187      branch-misses                                                 (31.78%)
    43.999940810        204,219,833      instructions              #    1.57  insn per cycle           (39.73%)
    43.999940810        130,343,641      cycles                                                        (39.69%)
    43.999940810          2,674,609      L1-icache-load-misses                                         (39.69%)
    43.999940810         76,789,663      L1-dcache-loads                                               (39.69%)
    43.999940810          1,175,544      L1-dcache-load-misses     #    1.53% of all L1-dcache accesses  (39.69%)
    43.999940810            112,849      L2-loads                                                      (36.45%)
    43.999940810              5,229      L2-load-misses            #    4.66% of all LL-cache accesses  (44.38%)
    43.999940810            111,340      LLC-loads                                                     (44.43%)
    43.999940810              6,651      LLC-load-misses           #    5.93% of all LL-cache accesses  (44.43%)
    44.050249269        105,686,522      mem_inst_retired.any                                          (44.35%)
    44.050249269            267,343      branch-misses                                                 (44.35%)
    44.050249269        215,420,468      instructions              #    1.66  insn per cycle           (52.30%)
    44.050249269        130,066,458      cycles                                                        (44.38%)
    44.050249269          2,458,681      L1-icache-load-misses                                         (39.75%)
    44.050249269         59,071,924      L1-dcache-loads                                               (39.75%)
    44.050249269          1,530,513      L1-dcache-load-misses     #    2.59% of all L1-dcache accesses  (39.75%)
    44.050249269            193,050      L2-loads                                                      (31.80%)
    44.050249269              5,013      L2-load-misses            #    2.99% of all LL-cache accesses  (31.80%)
    44.050249269            142,265      LLC-loads                                                     (39.70%)
    44.050249269              4,617      LLC-load-misses           #    2.75% of all LL-cache accesses  (44.35%)
    44.100595550        109,325,184      mem_inst_retired.any                                          (43.06%)
    44.100595550            247,676      branch-misses                                                 (44.38%)
    44.100595550        206,248,906      instructions              #    1.58  insn per cycle           (52.32%)
    44.100595550        130,160,418      cycles                                                        (52.32%)
    44.100595550          2,548,825      L1-icache-load-misses                                         (49.01%)
    44.100595550         69,133,278      L1-dcache-loads                                               (41.07%)
    44.100595550          1,291,496      L1-dcache-load-misses     #    1.87% of all L1-dcache accesses  (39.73%)
    44.100595550            133,365      L2-loads                                                      (31.79%)
    44.100595550              5,429      L2-load-misses            #    4.50% of all LL-cache accesses  (31.79%)
    44.100595550            107,870      LLC-loads                                                     (31.79%)
    44.100595550              6,432      LLC-load-misses           #    5.33% of all LL-cache accesses  (35.08%)
#           time             counts unit events
    44.150904739         98,547,779      mem_inst_retired.any                                          (31.80%)
    44.150904739            244,345      branch-misses                                                 (38.42%)
    44.150904739        208,987,649      instructions              #    1.61  insn per cycle           (52.30%)
    44.150904739        130,133,007      cycles                                                        (52.30%)
    44.150904739          2,446,982      L1-icache-load-misses                                         (52.30%)
    44.150904739         67,865,353      L1-dcache-loads                                               (52.30%)
    44.150904739          1,194,181      L1-dcache-load-misses     #    1.76% of all L1-dcache accesses  (45.70%)
    44.150904739            114,634      L2-loads                                                      (31.80%)
    44.150904739              4,236      L2-load-misses            #    3.64% of all LL-cache accesses  (31.80%)
    44.150904739            117,794      LLC-loads                                                     (31.80%)
    44.150904739              7,035      LLC-load-misses           #    6.05% of all LL-cache accesses  (31.80%)
    44.201332588         86,616,175      mem_inst_retired.any                                          (31.72%)
    44.201332588            223,326      branch-misses                                                 (31.72%)
    44.201332588        187,185,893      instructions              #    1.44  insn per cycle           (41.68%)
    44.201332588        130,377,073      cycles                                                        (49.61%)
    44.201332588          2,552,836      L1-icache-load-misses                                         (52.40%)
    44.201332588         69,201,701      L1-dcache-loads                                               (52.41%)
    44.201332588          1,330,092      L1-dcache-load-misses     #    1.92% of all L1-dcache accesses  (52.41%)
    44.201332588            134,618      L2-loads                                                      (34.55%)
    44.201332588              5,814      L2-load-misses            #    4.01% of all LL-cache accesses  (31.73%)
    44.201332588            155,485      LLC-loads                                                     (31.73%)
    44.201332588              7,825      LLC-load-misses           #    5.39% of all LL-cache accesses  (31.73%)
    44.251788145         87,960,697      mem_inst_retired.any                                          (31.71%)
    44.251788145            270,950      branch-misses                                                 (31.71%)
    44.251788145        196,996,677      instructions              #    1.51  insn per cycle           (39.64%)
    44.251788145        130,454,065      cycles                                                        (39.63%)
    44.251788145          2,412,152      L1-icache-load-misses                                         (44.77%)
    44.251788145         66,787,816      L1-dcache-loads                                               (52.43%)
    44.251788145          1,351,239      L1-dcache-load-misses     #    2.02% of all L1-dcache accesses  (52.44%)
    44.251788145            177,358      L2-loads                                                      (44.51%)
    44.251788145              6,912      L2-load-misses            #    3.97% of all LL-cache accesses  (39.39%)
    44.251788145            170,756      LLC-loads                                                     (31.71%)
    44.251788145              7,405      LLC-load-misses           #    4.25% of all LL-cache accesses  (31.70%)
    44.302237081         99,265,153      mem_inst_retired.any                                          (31.71%)
    44.302237081            239,026      branch-misses                                                 (31.72%)
    44.302237081        217,208,582      instructions              #    1.67  insn per cycle           (39.64%)
    44.302237081        130,449,681      cycles                                                        (39.64%)
    44.302237081          2,328,748      L1-icache-load-misses                                         (39.64%)
    44.302237081         73,501,228      L1-dcache-loads                                               (39.91%)
    44.302237081          1,170,168      L1-dcache-load-misses     #    1.59% of all L1-dcache accesses  (47.84%)
    44.302237081            137,439      L2-loads                                                      (44.49%)
    44.302237081              5,659      L2-load-misses            #    4.05% of all LL-cache accesses  (44.49%)
    44.302237081            142,314      LLC-loads                                                     (44.25%)
    44.302237081              5,374      LLC-load-misses           #    3.84% of all LL-cache accesses  (36.32%)
    44.352534802         94,189,655      mem_inst_retired.any                                          (40.97%)
    44.352534802            263,847      branch-misses                                                 (33.02%)
    44.352534802        187,831,194      instructions              #    1.44  insn per cycle           (40.98%)
    44.352534802        130,048,149      cycles                                                        (39.75%)
    44.352534802          2,228,185      L1-icache-load-misses                                         (39.75%)
    44.352534802         55,330,195      L1-dcache-loads                                               (39.75%)
    44.352534802          1,445,481      L1-dcache-load-misses     #    2.61% of all L1-dcache accesses  (39.76%)
    44.352534802            165,359      L2-loads                                                      (35.16%)
    44.352534802              5,354      L2-load-misses            #    3.31% of all LL-cache accesses  (43.11%)
    44.352534802            158,106      LLC-loads                                                     (44.34%)
    44.352534802              4,889      LLC-load-misses           #    3.02% of all LL-cache accesses  (44.34%)
    44.402956414        109,714,502      mem_inst_retired.any                                          (44.47%)
    44.402956414            272,642      branch-misses                                                 (44.47%)
    44.402956414        245,180,202      instructions              #    1.88  insn per cycle           (52.40%)
    44.402956414        130,375,079      cycles                                                        (45.69%)
    44.402956414          2,112,121      L1-icache-load-misses                                         (39.66%)
    44.402956414         73,331,710      L1-dcache-loads                                               (39.66%)
    44.402956414          1,200,864      L1-dcache-load-misses     #    1.64% of all L1-dcache accesses  (39.66%)
    44.402956414             99,952      L2-loads                                                      (31.73%)
    44.402956414              6,624      L2-load-misses            #    6.06% of all LL-cache accesses  (31.73%)
    44.402956414            118,492      LLC-loads                                                     (38.43%)
    44.402956414              7,148      LLC-load-misses           #    6.54% of all LL-cache accesses  (44.47%)
    44.453439160        107,690,431      mem_inst_retired.any                                          (41.55%)
    44.453439160            261,589      branch-misses                                                 (44.51%)
    44.453439160        230,748,784      instructions              #    1.77  insn per cycle           (52.44%)
    44.453439160        130,482,946      cycles                                                        (52.44%)
    44.453439160          2,307,367      L1-icache-load-misses                                         (50.55%)
    44.453439160         78,392,608      L1-dcache-loads                                               (42.63%)
    44.453439160          1,109,104      L1-dcache-load-misses     #    1.41% of all L1-dcache accesses  (39.63%)
    44.453439160            117,920      L2-loads                                                      (31.70%)
    44.453439160              4,980      L2-load-misses            #    3.99% of all LL-cache accesses  (31.70%)
    44.453439160            131,735      LLC-loads                                                     (31.70%)
    44.453439160              7,172      LLC-load-misses           #    5.75% of all LL-cache accesses  (33.59%)
    44.503825856         93,169,812      mem_inst_retired.any                                          (31.75%)
    44.503825856            247,243      branch-misses                                                 (36.68%)
    44.503825856        181,736,371      instructions              #    1.39  insn per cycle           (52.36%)
    44.503825856        130,292,746      cycles                                                        (52.36%)
    44.503825856          2,775,622      L1-icache-load-misses                                         (52.36%)
    44.503825856         64,455,569      L1-dcache-loads                                               (52.37%)
    44.503825856          1,275,389      L1-dcache-load-misses     #    1.98% of all L1-dcache accesses  (47.46%)
    44.503825856            148,412      L2-loads                                                      (31.76%)
    44.503825856              5,592      L2-load-misses            #    3.82% of all LL-cache accesses  (31.76%)
    44.503825856            143,981      LLC-loads                                                     (31.76%)
    44.503825856              7,591      LLC-load-misses           #    5.19% of all LL-cache accesses  (31.76%)
    44.554143738         99,627,551      mem_inst_retired.any                                          (31.79%)
    44.554143738            263,723      branch-misses                                                 (31.79%)
    44.554143738        228,546,820      instructions              #    1.76  insn per cycle           (39.94%)
    44.554143738        130,102,853      cycles                                                        (47.89%)
    44.554143738          2,269,276      L1-icache-load-misses                                         (52.30%)
    44.554143738         79,470,397      L1-dcache-loads                                               (52.31%)
    44.554143738          1,278,890      L1-dcache-load-misses     #    1.61% of all L1-dcache accesses  (52.31%)
    44.554143738            166,497      L2-loads                                                      (36.24%)
    44.554143738              6,239      L2-load-misses            #    3.61% of all LL-cache accesses  (31.80%)
    44.554143738            179,448      LLC-loads                                                     (31.80%)
    44.554143738              7,523      LLC-load-misses           #    4.35% of all LL-cache accesses  (31.79%)
    44.604486089        114,893,542      mem_inst_retired.any                                          (31.79%)
    44.604486089            267,053      branch-misses                                                 (31.78%)
    44.604486089        246,707,960      instructions              #    1.89  insn per cycle           (39.73%)
    44.604486089        130,192,736      cycles                                                        (39.73%)
    44.604486089          2,191,304      L1-icache-load-misses                                         (43.26%)
    44.604486089         78,669,937      L1-dcache-loads                                               (51.21%)
    44.604486089          1,183,896      L1-dcache-load-misses     #    1.50% of all L1-dcache accesses  (52.32%)
    44.604486089            136,778      L2-loads                                                      (44.37%)
    44.604486089              5,405      L2-load-misses            #    4.28% of all LL-cache accesses  (40.87%)
    44.604486089            115,658      LLC-loads                                                     (32.92%)
    44.604486089              7,643      LLC-load-misses           #    6.06% of all LL-cache accesses  (31.79%)
    44.654811181         87,819,463      mem_inst_retired.any                                          (31.79%)
    44.654811181            232,107      branch-misses                                                 (31.79%)
    44.654811181        185,954,162      instructions              #    1.43  insn per cycle           (39.74%)
    44.654811181        130,164,736      cycles                                                        (39.74%)
    44.654811181          2,279,106      L1-icache-load-misses                                         (39.74%)
    44.654811181         74,734,817      L1-dcache-loads                                               (39.74%)
    44.654811181          1,231,823      L1-dcache-load-misses     #    1.65% of all L1-dcache accesses  (46.57%)
    44.654811181            126,250      L2-loads                                                      (44.36%)
    44.654811181              4,566      L2-load-misses            #    3.32% of all LL-cache accesses  (44.36%)
    44.654811181            148,766      LLC-loads                                                     (44.36%)
    44.654811181              3,675      LLC-load-misses           #    2.67% of all LL-cache accesses  (37.55%)
    44.705156747        105,502,466      mem_inst_retired.any                                          (42.17%)
    44.705156747            259,138      branch-misses                                                 (34.22%)
    44.705156747        230,354,833      instructions              #    1.77  insn per cycle           (42.17%)
    44.705156747        130,185,880      cycles                                                        (39.71%)
    44.705156747          2,355,984      L1-icache-load-misses                                         (39.72%)
    44.705156747         79,658,774      L1-dcache-loads                                               (39.72%)
    44.705156747          1,180,511      L1-dcache-load-misses     #    1.48% of all L1-dcache accesses  (39.72%)
    44.705156747            124,657      L2-loads                                                      (33.99%)
    44.705156747              7,485      L2-load-misses            #    5.86% of all LL-cache accesses  (41.92%)
    44.705156747            130,911      LLC-loads                                                     (44.40%)
    44.705156747              6,345      LLC-load-misses           #    4.97% of all LL-cache accesses  (44.39%)
    44.755603692        113,958,456      mem_inst_retired.any                                          (44.50%)
    44.755603692            294,563      branch-misses                                                 (44.50%)
    44.755603692        228,609,492      instructions              #    1.75  insn per cycle           (52.42%)
    44.755603692        130,466,755      cycles                                                        (46.95%)
    44.755603692          2,351,165      L1-icache-load-misses                                         (39.64%)
    44.755603692         71,658,529      L1-dcache-loads                                               (39.64%)
    44.755603692          1,284,713      L1-dcache-load-misses     #    1.79% of all L1-dcache accesses  (39.64%)
    44.755603692            152,477      L2-loads                                                      (31.72%)
    44.755603692              4,470      L2-load-misses            #    2.89% of all LL-cache accesses  (31.72%)
    44.755603692            157,289      LLC-loads                                                     (37.18%)
    44.755603692              6,986      LLC-load-misses           #    4.51% of all LL-cache accesses  (44.50%)
    44.806032275        103,848,604      mem_inst_retired.any                                          (40.30%)
    44.806032275            268,745      branch-misses                                                 (44.47%)
    44.806032275        215,640,529      instructions              #    1.65  insn per cycle           (52.40%)
    44.806032275        130,428,565      cycles                                                        (52.41%)
    44.806032275          2,432,241      L1-icache-load-misses                                         (51.79%)
    44.806032275         78,270,570      L1-dcache-loads                                               (43.86%)
    44.806032275          1,186,774      L1-dcache-load-misses     #    1.52% of all L1-dcache accesses  (39.66%)
    44.806032275            105,639      L2-loads                                                      (31.73%)
    44.806032275              6,873      L2-load-misses            #    6.30% of all LL-cache accesses  (31.73%)
    44.806032275            112,496      LLC-loads                                                     (31.73%)
    44.806032275              8,043      LLC-load-misses           #    7.37% of all LL-cache accesses  (32.33%)
    44.856486949        117,837,097      mem_inst_retired.any                                          (31.71%)
    44.856486949            254,596      branch-misses                                                 (35.47%)
    44.856486949        224,823,295      instructions              #    1.72  insn per cycle           (51.32%)
    44.856486949        130,439,312      cycles                                                        (52.43%)
    44.856486949          2,291,475      L1-icache-load-misses                                         (52.43%)
    44.856486949         77,051,704      L1-dcache-loads                                               (52.43%)
    44.856486949          1,218,547      L1-dcache-load-misses     #    1.58% of all L1-dcache accesses  (48.70%)
    44.856486949            124,624      L2-loads                                                      (31.72%)
    44.856486949              4,758      L2-load-misses            #    3.82% of all LL-cache accesses  (31.71%)
    44.856486949            124,713      LLC-loads                                                     (31.72%)
    44.856486949              5,013      LLC-load-misses           #    4.02% of all LL-cache accesses  (31.71%)
    44.906913312         94,928,779      mem_inst_retired.any                                          (31.73%)
    44.906913312            241,113      branch-misses                                                 (31.73%)
    44.906913312        209,923,424      instructions              #    1.61  insn per cycle           (39.66%)
    44.906913312        130,471,957      cycles                                                        (46.48%)
    44.906913312          2,725,201      L1-icache-load-misses                                         (52.40%)
    44.906913312         65,943,362      L1-dcache-loads                                               (52.40%)
    44.906913312          1,213,088      L1-dcache-load-misses     #    1.84% of all L1-dcache accesses  (52.41%)
    44.906913312            124,253      L2-loads                                                      (37.68%)
    44.906913312              6,012      L2-load-misses            #    5.24% of all LL-cache accesses  (31.73%)
    44.906913312            105,125      LLC-loads                                                     (31.73%)
    44.906913312              5,679      LLC-load-misses           #    4.95% of all LL-cache accesses  (31.73%)
    44.957380743         89,884,899      mem_inst_retired.any                                          (31.71%)
    44.957380743            264,130      branch-misses                                                 (31.70%)
    44.957380743        178,688,509      instructions              #    1.37  insn per cycle           (39.63%)
    44.957380743        130,486,206      cycles                                                        (39.63%)
    44.957380743          2,997,097      L1-icache-load-misses                                         (41.63%)
    44.957380743         61,029,305      L1-dcache-loads                                               (49.55%)
    44.957380743          1,389,884      L1-dcache-load-misses     #    2.28% of all L1-dcache accesses  (52.44%)
    44.957380743            171,862      L2-loads                                                      (44.52%)
    44.957380743              5,628      L2-load-misses            #    3.45% of all LL-cache accesses  (42.53%)
    44.957380743            153,970      LLC-loads                                                     (34.61%)
    44.957380743              2,557      LLC-load-misses           #    1.57% of all LL-cache accesses  (31.71%)
    45.007801646        109,434,375      mem_inst_retired.any                                          (31.73%)
    45.007801646            236,271      branch-misses                                                 (31.74%)
    45.007801646        211,769,737      instructions              #    1.62  insn per cycle           (39.67%)
    45.007801646        130,408,690      cycles                                                        (39.66%)
    45.007801646          2,913,927      L1-icache-load-misses                                         (39.67%)
    45.007801646         65,894,598      L1-dcache-loads                                               (39.67%)
    45.007801646          1,313,821      L1-dcache-load-misses     #    1.99% of all L1-dcache accesses  (44.70%)
    45.007801646            146,673      L2-loads                                                      (44.47%)
    45.007801646              5,136      L2-load-misses            #    3.77% of all LL-cache accesses  (44.46%)
    45.007801646            125,639      LLC-loads                                                     (44.47%)
    45.007801646              4,885      LLC-load-misses           #    3.59% of all LL-cache accesses  (39.44%)
    45.058102807         94,459,345      mem_inst_retired.any                                          (44.08%)
    45.058102807            251,058      branch-misses                                                 (36.13%)
    45.058102807        213,240,460      instructions              #    1.64  insn per cycle           (44.09%)
    45.058102807        130,105,802      cycles                                                        (39.75%)
    45.058102807          2,505,668      L1-icache-load-misses                                         (39.76%)
    45.058102807         71,955,426      L1-dcache-loads                                               (39.76%)
    45.058102807          1,230,742      L1-dcache-load-misses     #    1.71% of all L1-dcache accesses  (39.76%)
    45.058102807            130,687      L2-loads                                                      (32.04%)
    45.058102807              5,658      L2-load-misses            #    4.17% of all LL-cache accesses  (39.99%)
    45.058102807            140,389      LLC-loads                                                     (44.34%)
    45.058102807              4,440      LLC-load-misses           #    3.28% of all LL-cache accesses  (44.34%)
    45.108567484        107,119,204      mem_inst_retired.any                                          (44.52%)
    45.108567484            271,596      branch-misses                                                 (44.51%)
    45.108567484        230,442,271      instructions              #    1.77  insn per cycle           (52.44%)
    45.108567484        130,504,058      cycles                                                        (48.84%)
    45.108567484          2,432,626      L1-icache-load-misses                                         (40.92%)
    45.108567484         66,009,817      L1-dcache-loads                                               (39.63%)
    45.108567484          1,504,724      L1-dcache-load-misses     #    2.28% of all L1-dcache accesses  (39.63%)
    45.108567484            194,382      L2-loads                                                      (31.70%)
    45.108567484              3,428      L2-load-misses            #    1.97% of all LL-cache accesses  (31.70%)
    45.108567484            153,516      LLC-loads                                                     (35.30%)
    45.108567484              4,726      LLC-load-misses           #    2.72% of all LL-cache accesses  (43.22%)
    45.158880426        107,048,497      mem_inst_retired.any                                          (38.49%)
    45.158880426            259,205      branch-misses                                                 (44.35%)
    45.158880426        211,120,683      instructions              #    1.62  insn per cycle           (52.30%)
    45.158880426        130,132,596      cycles                                                        (52.30%)
    45.158880426          2,420,830      L1-icache-load-misses                                         (52.30%)
    45.158880426         69,855,979      L1-dcache-loads                                               (45.63%)
    45.158880426          1,276,723      L1-dcache-load-misses     #    1.83% of all L1-dcache accesses  (39.75%)
    45.158880426            132,377      L2-loads                                                      (31.80%)
    45.158880426              4,999      L2-load-misses            #    3.82% of all LL-cache accesses  (31.80%)
    45.158880426            129,631      LLC-loads                                                     (31.80%)
    45.158880426              4,855      LLC-load-misses           #    3.71% of all LL-cache accesses  (31.80%)
    45.209188012         99,613,031      mem_inst_retired.any                                          (31.81%)
    45.209188012            269,942      branch-misses                                                 (33.89%)
    45.209188012        232,604,976      instructions              #    1.79  insn per cycle           (49.79%)
    45.209188012        130,082,112      cycles                                                        (52.29%)
    45.209188012          2,445,644      L1-icache-load-misses                                         (52.29%)
    45.209188012         78,350,438      L1-dcache-loads                                               (52.29%)
    45.209188012          1,212,102      L1-dcache-load-misses     #    1.55% of all L1-dcache accesses  (50.23%)
    45.209188012            149,114      L2-loads                                                      (31.81%)
    45.209188012              6,433      L2-load-misses            #    3.90% of all LL-cache accesses  (31.80%)
    45.209188012            180,575      LLC-loads                                                     (31.81%)
    45.209188012              6,215      LLC-load-misses           #    3.77% of all LL-cache accesses  (31.81%)
    45.259489378        115,701,996      mem_inst_retired.any                                          (31.81%)
    45.259489378            259,585      branch-misses                                                 (31.81%)
    45.259489378        229,431,522      instructions              #    1.76  insn per cycle           (39.76%)
    45.259489378        130,151,906      cycles                                                        (45.20%)
    45.259489378          2,410,050      L1-icache-load-misses                                         (52.29%)
    45.259489378         66,933,136      L1-dcache-loads                                               (52.29%)
    45.259489378          1,263,078      L1-dcache-load-misses     #    1.89% of all L1-dcache accesses  (52.29%)
    45.259489378            128,075      L2-loads                                                      (38.91%)
    45.259489378              7,813      L2-load-misses            #    6.95% of all LL-cache accesses  (31.81%)
    45.259489378             96,802      LLC-loads                                                     (31.81%)
    45.259489378              6,860      LLC-load-misses           #    6.10% of all LL-cache accesses  (31.80%)
    45.309897529         80,663,089      mem_inst_retired.any                                          (31.74%)
    45.309897529            249,496      branch-misses                                                 (31.74%)
    45.309897529        168,343,184      instructions              #    1.29  insn per cycle           (39.67%)
    45.309897529        130,274,299      cycles                                                        (39.67%)
    45.309897529          2,356,810      L1-icache-load-misses                                         (40.53%)
    45.309897529         68,379,358      L1-dcache-loads                                               (48.47%)
    45.309897529          1,336,949      L1-dcache-load-misses     #    1.96% of all L1-dcache accesses  (52.39%)
    45.309897529            171,266      L2-loads                                                      (44.46%)
    45.309897529              7,580      L2-load-misses            #    4.33% of all LL-cache accesses  (43.61%)
    45.309897529            179,243      LLC-loads                                                     (35.68%)
    45.309897529              5,812      LLC-load-misses           #    3.32% of all LL-cache accesses  (31.74%)
    45.360197867         89,295,040      mem_inst_retired.any                                          (32.34%)
    45.360197867            255,681      branch-misses                                                 (31.81%)
    45.360197867        222,014,365      instructions              #    1.71  insn per cycle           (39.76%)
    45.360197867        130,103,550      cycles                                                        (39.76%)
    45.360197867          2,275,334      L1-icache-load-misses                                         (39.76%)
    45.360197867         79,995,761      L1-dcache-loads                                               (39.76%)
    45.360197867          1,225,937      L1-dcache-load-misses     #    1.53% of all L1-dcache accesses  (43.79%)
    45.360197867            141,208      L2-loads                                                      (43.79%)
    45.360197867              5,300      L2-load-misses            #    3.89% of all LL-cache accesses  (44.33%)
    45.360197867            130,965      LLC-loads                                                     (44.33%)
    45.360197867              4,009      LLC-load-misses           #    2.95% of all LL-cache accesses  (40.33%)
#           time             counts unit events
    45.410652000        104,773,136      mem_inst_retired.any                                          (44.51%)
    45.410652000            247,050      branch-misses                                                 (37.12%)
    45.410652000        217,226,431      instructions              #    1.66  insn per cycle           (45.05%)
    45.410652000        130,477,740      cycles                                                        (39.64%)
    45.410652000          2,547,009      L1-icache-load-misses                                         (39.64%)
    45.410652000         68,602,474      L1-dcache-loads                                               (39.64%)
    45.410652000          1,211,290      L1-dcache-load-misses     #    1.77% of all L1-dcache accesses  (39.62%)
    45.410652000            110,068      L2-loads                                                      (31.70%)
    45.410652000              4,685      L2-load-misses            #    4.12% of all LL-cache accesses  (39.08%)
    45.410652000            117,144      LLC-loads                                                     (44.50%)
    45.410652000              6,251      LLC-load-misses           #    5.50% of all LL-cache accesses  (44.52%)
    45.461081561        101,513,592      mem_inst_retired.any                                          (44.47%)
    45.461081561            253,042      branch-misses                                                 (44.48%)
    45.461081561        210,441,637      instructions              #    1.61  insn per cycle           (52.41%)
    45.461081561        130,402,010      cycles                                                        (49.89%)
    45.461081561          2,578,890      L1-icache-load-misses                                         (41.96%)
    45.461081561         67,240,086      L1-dcache-loads                                               (39.66%)
    45.461081561          1,211,228      L1-dcache-load-misses     #    1.80% of all L1-dcache accesses  (39.66%)
    45.461081561            116,744      L2-loads                                                      (31.73%)
    45.461081561              6,902      L2-load-misses            #    5.45% of all LL-cache accesses  (31.73%)
    45.461081561            136,468      LLC-loads                                                     (34.23%)
    45.461081561              5,453      LLC-load-misses           #    4.31% of all LL-cache accesses  (42.16%)
    45.511379163        105,417,226      mem_inst_retired.any                                          (37.47%)
    45.511379163            262,161      branch-misses                                                 (44.33%)
    45.511379163        210,665,273      instructions              #    1.62  insn per cycle           (52.28%)
    45.511379163        130,101,651      cycles                                                        (52.28%)
    45.511379163          2,479,962      L1-icache-load-misses                                         (52.28%)
    45.511379163         68,048,633      L1-dcache-loads                                               (46.64%)
    45.511379163          1,305,808      L1-dcache-load-misses     #    1.92% of all L1-dcache accesses  (39.76%)
    45.511379163            122,805      L2-loads                                                      (31.81%)
    45.511379163              7,503      L2-load-misses            #    6.30% of all LL-cache accesses  (31.81%)
    45.511379163            115,388      LLC-loads                                                     (31.81%)
    45.511379163              5,887      LLC-load-misses           #    4.94% of all LL-cache accesses  (31.81%)
    45.561692944        107,254,950      mem_inst_retired.any                                          (31.80%)
    45.561692944            240,376      branch-misses                                                 (32.89%)
    45.561692944        216,364,514      instructions              #    1.66  insn per cycle           (48.78%)
    45.561692944        130,090,653      cycles                                                        (52.29%)
    45.561692944          2,541,894      L1-icache-load-misses                                         (52.30%)
    45.561692944         75,597,131      L1-dcache-loads                                               (52.30%)
    45.561692944          1,145,962      L1-dcache-load-misses     #    1.52% of all L1-dcache accesses  (51.23%)
    45.561692944            111,801      L2-loads                                                      (31.80%)
    45.561692944              6,056      L2-load-misses            #    5.26% of all LL-cache accesses  (31.80%)
    45.561692944            118,603      LLC-loads                                                     (31.80%)
    45.561692944              8,056      LLC-load-misses           #    6.99% of all LL-cache accesses  (31.80%)
    45.612079719         90,873,621      mem_inst_retired.any                                          (31.76%)
    45.612079719            254,153      branch-misses                                                 (31.75%)
    45.612079719        233,946,663      instructions              #    1.79  insn per cycle           (39.69%)
    45.612079719        130,353,706      cycles                                                        (44.12%)
    45.612079719          2,321,817      L1-icache-load-misses                                         (52.06%)
    45.612079719         74,474,247      L1-dcache-loads                                               (52.36%)
    45.612079719          1,211,276      L1-dcache-load-misses     #    1.63% of all L1-dcache accesses  (52.36%)
    45.612079719            116,131      L2-loads                                                      (40.02%)
    45.612079719              4,902      L2-load-misses            #    4.04% of all LL-cache accesses  (32.08%)
    45.612079719            126,284      LLC-loads                                                     (31.76%)
    45.612079719              3,388      LLC-load-misses           #    2.80% of all LL-cache accesses  (31.76%)
    45.662404843        112,790,182      mem_inst_retired.any                                          (31.79%)
    45.662404843            257,472      branch-misses                                                 (31.79%)
    45.662404843        222,506,763      instructions              #    1.71  insn per cycle           (39.74%)
    45.662404843        130,164,693      cycles                                                        (39.74%)
    45.662404843          2,390,535      L1-icache-load-misses                                         (39.74%)
    45.662404843         73,517,276      L1-dcache-loads                                               (47.38%)
    45.662404843          1,244,130      L1-dcache-load-misses     #    1.69% of all L1-dcache accesses  (52.31%)
    45.662404843            126,285      L2-loads                                                      (44.36%)
    45.662404843              6,228      L2-load-misses            #    4.84% of all LL-cache accesses  (44.36%)
    45.662404843            131,053      LLC-loads                                                     (36.74%)
    45.662404843              4,667      LLC-load-misses           #    3.63% of all LL-cache accesses  (31.79%)
    45.712715228        104,228,781      mem_inst_retired.any                                          (33.37%)
    45.712715228            248,823      branch-misses                                                 (31.80%)
    45.712715228        212,847,275      instructions              #    1.64  insn per cycle           (39.75%)
    45.712715228        130,146,058      cycles                                                        (39.75%)
    45.712715228          2,363,618      L1-icache-load-misses                                         (39.75%)
    45.712715228         75,640,613      L1-dcache-loads                                               (39.75%)
    45.712715228          1,183,428      L1-dcache-load-misses     #    1.56% of all L1-dcache accesses  (42.77%)
    45.712715228            131,343      L2-loads                                                      (42.77%)
    45.712715228              6,990      L2-load-misses            #    5.41% of all LL-cache accesses  (44.35%)
    45.712715228            127,152      LLC-loads                                                     (44.35%)
    45.712715228              5,845      LLC-load-misses           #    4.52% of all LL-cache accesses  (41.35%)
    45.763193296        105,518,737      mem_inst_retired.any                                          (44.54%)
    45.763193296            279,348      branch-misses                                                 (38.17%)
    45.763193296        243,921,379      instructions              #    1.87  insn per cycle           (46.10%)
    45.763193296        130,486,625      cycles                                                        (39.61%)
    45.763193296          2,397,369      L1-icache-load-misses                                         (39.61%)
    45.763193296         77,031,517      L1-dcache-loads                                               (39.61%)
    45.763193296          1,522,900      L1-dcache-load-misses     #    1.98% of all L1-dcache accesses  (39.61%)
    45.763193296            163,034      L2-loads                                                      (31.70%)
    45.763193296              5,637      L2-load-misses            #    3.74% of all LL-cache accesses  (38.05%)
    45.763193296            138,683      LLC-loads                                                     (44.54%)
    45.763193296              9,628      LLC-load-misses           #    6.38% of all LL-cache accesses  (44.54%)
    45.813606060        113,502,960      mem_inst_retired.any                                          (44.45%)
    45.813606060            267,207      branch-misses                                                 (44.46%)
    45.813606060        232,421,153      instructions              #    1.78  insn per cycle           (52.39%)
    45.813606060        130,360,653      cycles                                                        (50.95%)
    45.813606060          2,124,354      L1-icache-load-misses                                         (43.02%)
    45.813606060         75,898,825      L1-dcache-loads                                               (39.68%)
    45.813606060          1,211,448      L1-dcache-load-misses     #    1.60% of all L1-dcache accesses  (39.68%)
    45.813606060            131,263      L2-loads                                                      (31.74%)
    45.813606060              9,975      L2-load-misses            #    7.20% of all LL-cache accesses  (31.74%)
    45.813606060            145,712      LLC-loads                                                     (33.16%)
    45.813606060              9,875      LLC-load-misses           #    7.13% of all LL-cache accesses  (41.09%)
    45.863998114        105,364,996      mem_inst_retired.any                                          (36.37%)
    45.863998114            271,606      branch-misses                                                 (44.29%)
    45.863998114        233,976,131      instructions              #    1.80  insn per cycle           (52.36%)
    45.863998114        130,254,318      cycles                                                        (52.36%)
    45.863998114          2,294,989      L1-icache-load-misses                                         (52.36%)
    45.863998114         75,518,282      L1-dcache-loads                                               (47.77%)
    45.863998114          1,490,686      L1-dcache-load-misses     #    1.97% of all L1-dcache accesses  (39.85%)
    45.863998114            145,374      L2-loads                                                      (31.76%)
    45.863998114              7,213      L2-load-misses            #    5.16% of all LL-cache accesses  (31.76%)
    45.863998114            134,126      LLC-loads                                                     (31.76%)
    45.863998114              7,097      LLC-load-misses           #    5.08% of all LL-cache accesses  (31.76%)
    45.914356313        110,956,018      mem_inst_retired.any                                          (31.77%)
    45.914356313            278,123      branch-misses                                                 (31.77%)
    45.914356313        214,037,808      instructions              #    1.64  insn per cycle           (47.51%)
    45.914356313        130,264,229      cycles                                                        (52.34%)
    45.914356313          2,522,719      L1-icache-load-misses                                         (52.34%)
    45.914356313         63,556,412      L1-dcache-loads                                               (52.35%)
    45.914356313          1,483,465      L1-dcache-load-misses     #    2.33% of all L1-dcache accesses  (52.35%)
    45.914356313            158,067      L2-loads                                                      (31.78%)
    45.914356313              4,591      L2-load-misses            #    2.85% of all LL-cache accesses  (31.77%)
    45.914356313            163,806      LLC-loads                                                     (31.77%)
    45.914356313              6,040      LLC-load-misses           #    3.75% of all LL-cache accesses  (31.77%)
    45.964662583        100,094,944      mem_inst_retired.any                                          (31.80%)
    45.964662583            255,517      branch-misses                                                 (31.81%)
    45.964662583        220,454,843      instructions              #    1.69  insn per cycle           (39.76%)
    45.964662583        130,082,012      cycles                                                        (42.87%)
    45.964662583          2,341,790      L1-icache-load-misses                                         (50.83%)
    45.964662583         76,250,942      L1-dcache-loads                                               (52.29%)
    45.964662583          1,248,393      L1-dcache-load-misses     #    1.64% of all L1-dcache accesses  (52.29%)
    45.964662583            153,501      L2-loads                                                      (41.24%)
    45.964662583              8,106      L2-load-misses            #    5.09% of all LL-cache accesses  (33.28%)
    45.964662583            165,275      LLC-loads                                                     (31.81%)
    45.964662583              6,530      LLC-load-misses           #    4.10% of all LL-cache accesses  (31.81%)
    46.014962661        105,669,654      mem_inst_retired.any                                          (31.81%)
    46.014962661            270,939      branch-misses                                                 (31.81%)
    46.014962661        217,290,445      instructions              #    1.67  insn per cycle           (39.76%)
    46.014962661        130,074,916      cycles                                                        (39.76%)
    46.014962661          2,673,477      L1-icache-load-misses                                         (39.76%)
    46.014962661         69,234,341      L1-dcache-loads                                               (46.24%)
    46.014962661          1,349,427      L1-dcache-load-misses     #    1.95% of all L1-dcache accesses  (52.29%)
    46.014962661            151,474      L2-loads                                                      (44.33%)
    46.014962661              4,926      L2-load-misses            #    3.15% of all LL-cache accesses  (44.33%)
    46.014962661            161,144      LLC-loads                                                     (37.87%)
    46.014962661              5,926      LLC-load-misses           #    3.79% of all LL-cache accesses  (31.81%)
    46.065261987        114,641,907      mem_inst_retired.any                                          (34.46%)
    46.065261987            270,571      branch-misses                                                 (31.81%)
    46.065261987        226,479,211      instructions              #    1.74  insn per cycle           (39.76%)
    46.065261987        130,067,190      cycles                                                        (39.75%)
    46.065261987          2,280,918      L1-icache-load-misses                                         (39.75%)
    46.065261987         70,298,668      L1-dcache-loads                                               (39.76%)
    46.065261987          1,145,685      L1-dcache-load-misses     #    1.63% of all L1-dcache accesses  (41.67%)
    46.065261987            124,444      L2-loads                                                      (41.67%)
    46.065261987              7,963      L2-load-misses            #    6.47% of all LL-cache accesses  (44.34%)
    46.065261987            121,518      LLC-loads                                                     (44.34%)
    46.065261987              5,661      LLC-load-misses           #    4.60% of all LL-cache accesses  (42.44%)
    46.115699673         90,740,811      mem_inst_retired.any                                          (44.49%)
    46.115699673            276,662      branch-misses                                                 (39.21%)
    46.115699673        187,023,130      instructions              #    1.43  insn per cycle           (47.14%)
    46.115699673        130,377,983      cycles                                                        (39.64%)
    46.115699673          2,884,845      L1-icache-load-misses                                         (39.65%)
    46.115699673         61,969,548      L1-dcache-loads                                               (39.65%)
    46.115699673          1,685,857      L1-dcache-load-misses     #    2.72% of all L1-dcache accesses  (39.65%)
    46.115699673            196,182      L2-loads                                                      (31.72%)
    46.115699673              6,391      L2-load-misses            #    3.33% of all LL-cache accesses  (36.99%)
    46.115699673            188,173      LLC-loads                                                     (44.49%)
    46.115699673              6,529      LLC-load-misses           #    3.40% of all LL-cache accesses  (44.49%)
    46.166008378         93,543,609      mem_inst_retired.any                                          (44.33%)
    46.166008378            273,752      branch-misses                                                 (44.34%)
    46.166008378        203,320,979      instructions              #    1.56  insn per cycle           (52.29%)
    46.166008378        130,029,107      cycles                                                        (51.85%)
    46.166008378          2,268,508      L1-icache-load-misses                                         (43.91%)
    46.166008378         73,093,625      L1-dcache-loads                                               (39.76%)
    46.166008378          1,225,376      L1-dcache-load-misses     #    1.68% of all L1-dcache accesses  (39.76%)
    46.166008378            175,973      L2-loads                                                      (31.81%)
    46.166008378              8,986      L2-load-misses            #    5.15% of all LL-cache accesses  (31.80%)
    46.166008378            173,195      LLC-loads                                                     (32.23%)
    46.166008378              8,762      LLC-load-misses           #    5.02% of all LL-cache accesses  (40.17%)
    46.216427360        115,793,162      mem_inst_retired.any                                          (35.54%)
    46.216427360            292,258      branch-misses                                                 (43.47%)
    46.216427360        230,745,102      instructions              #    1.77  insn per cycle           (52.39%)
    46.216427360        130,331,059      cycles                                                        (52.39%)
    46.216427360          2,082,006      L1-icache-load-misses                                         (52.39%)
    46.216427360         66,235,564      L1-dcache-loads                                               (48.61%)
    46.216427360          1,344,672      L1-dcache-load-misses     #    2.03% of all L1-dcache accesses  (40.68%)
    46.216427360            173,913      L2-loads                                                      (31.74%)
    46.216427360              5,109      L2-load-misses            #    2.90% of all LL-cache accesses  (31.74%)
    46.216427360            177,972      LLC-loads                                                     (31.74%)
    46.216427360              6,344      LLC-load-misses           #    3.61% of all LL-cache accesses  (31.74%)
    46.266731728        108,263,321      mem_inst_retired.any                                          (31.81%)
    46.266731728            249,507      branch-misses                                                 (31.80%)
    46.266731728        229,365,130      instructions              #    1.76  insn per cycle           (46.72%)
    46.266731728        130,150,915      cycles                                                        (52.29%)
    46.266731728          2,605,243      L1-icache-load-misses                                         (52.29%)
    46.266731728         67,403,743      L1-dcache-loads                                               (52.29%)
    46.266731728          1,177,763      L1-dcache-load-misses     #    1.75% of all L1-dcache accesses  (52.29%)
    46.266731728            122,914      L2-loads                                                      (31.80%)
    46.266731728              6,955      L2-load-misses            #    5.99% of all LL-cache accesses  (31.80%)
    46.266731728            109,156      LLC-loads                                                     (31.80%)
    46.266731728              6,241      LLC-load-misses           #    5.38% of all LL-cache accesses  (31.80%)
    46.317173033        112,589,857      mem_inst_retired.any                                          (31.72%)
    46.317173033            275,869      branch-misses                                                 (31.72%)
    46.317173033        218,184,284      instructions              #    1.67  insn per cycle           (39.65%)
    46.317173033        130,450,882      cycles                                                        (42.01%)
    46.317173033          2,710,630      L1-icache-load-misses                                         (49.94%)
    46.317173033         68,891,603      L1-dcache-loads                                               (52.42%)
    46.317173033          1,449,510      L1-dcache-load-misses     #    2.10% of all L1-dcache accesses  (52.42%)
    46.317173033            167,402      L2-loads                                                      (42.15%)
    46.317173033              7,697      L2-load-misses            #    4.86% of all LL-cache accesses  (34.22%)
    46.317173033            149,112      LLC-loads                                                     (31.72%)
    46.317173033              4,041      LLC-load-misses           #    2.55% of all LL-cache accesses  (31.72%)
    46.367616286         95,582,338      mem_inst_retired.any                                          (31.72%)
    46.367616286            268,402      branch-misses                                                 (31.71%)
    46.367616286        223,416,120      instructions              #    1.71  insn per cycle           (39.65%)
    46.367616286        130,420,752      cycles                                                        (39.65%)
    46.367616286          2,527,571      L1-icache-load-misses                                         (39.65%)
    46.367616286         71,380,162      L1-dcache-loads                                               (45.10%)
    46.367616286          1,461,475      L1-dcache-load-misses     #    2.05% of all L1-dcache accesses  (52.42%)
    46.367616286            152,396      L2-loads                                                      (44.49%)
    46.367616286              3,780      L2-load-misses            #    2.75% of all LL-cache accesses  (44.49%)
    46.367616286            122,128      LLC-loads                                                     (39.06%)
    46.367616286              3,713      LLC-load-misses           #    2.71% of all LL-cache accesses  (31.72%)
    46.417929418        112,799,584      mem_inst_retired.any                                          (35.78%)
    46.417929418            260,970      branch-misses                                                 (31.79%)
    46.417929418        225,485,938      instructions              #    1.73  insn per cycle           (39.74%)
    46.417929418        130,111,963      cycles                                                        (39.74%)
    46.417929418          2,175,021      L1-icache-load-misses                                         (39.74%)
    46.417929418         71,928,410      L1-dcache-loads                                               (39.74%)
    46.417929418          1,237,782      L1-dcache-load-misses     #    1.72% of all L1-dcache accesses  (40.37%)
    46.417929418            129,827      L2-loads                                                      (40.37%)
    46.417929418              5,012      L2-load-misses            #    3.88% of all LL-cache accesses  (44.35%)
    46.417929418            128,308      LLC-loads                                                     (44.35%)
    46.417929418              5,601      LLC-load-misses           #    4.34% of all LL-cache accesses  (43.76%)
    46.468226240        111,487,437      mem_inst_retired.any                                          (44.33%)
    46.468226240            271,659      branch-misses                                                 (40.36%)
    46.468226240        242,861,732      instructions              #    1.87  insn per cycle           (48.32%)
    46.468226240        130,063,977      cycles                                                        (40.37%)
    46.468226240          2,177,293      L1-icache-load-misses                                         (39.76%)
    46.468226240         78,938,838      L1-dcache-loads                                               (39.76%)
    46.468226240          1,198,919      L1-dcache-load-misses     #    1.52% of all L1-dcache accesses  (39.76%)
    46.468226240            139,343      L2-loads                                                      (31.81%)
    46.468226240              6,707      L2-load-misses            #    4.67% of all LL-cache accesses  (35.76%)
    46.468226240            147,860      LLC-loads                                                     (43.72%)
    46.468226240              6,114      LLC-load-misses           #    4.26% of all LL-cache accesses  (44.33%)
    46.518528929        108,016,457      mem_inst_retired.any                                          (44.34%)
    46.518528929            286,476      branch-misses                                                 (44.34%)
    46.518528929        232,060,294      instructions              #    1.78  insn per cycle           (52.29%)
    46.518528929        130,116,969      cycles                                                        (52.29%)
    46.518528929          2,359,369      L1-icache-load-misses                                         (44.95%)
    46.518528929         74,732,852      L1-dcache-loads                                               (39.76%)
    46.518528929          1,165,750      L1-dcache-load-misses     #    1.56% of all L1-dcache accesses  (39.76%)
    46.518528929            118,639      L2-loads                                                      (31.81%)
    46.518528929              7,636      L2-load-misses            #    6.15% of all LL-cache accesses  (31.81%)
    46.518528929            129,764      LLC-loads                                                     (31.81%)
    46.518528929              8,840      LLC-load-misses           #    7.12% of all LL-cache accesses  (39.14%)
    46.568938308        103,859,526      mem_inst_retired.any                                          (34.52%)
    46.568938308            252,844      branch-misses                                                 (42.45%)
    46.568938308        201,285,253      instructions              #    1.54  insn per cycle           (52.38%)
    46.568938308        130,282,937      cycles                                                        (52.38%)
    46.568938308          2,655,684      L1-icache-load-misses                                         (52.38%)
    46.568938308         58,310,605      L1-dcache-loads                                               (49.63%)
    46.568938308          1,310,840      L1-dcache-load-misses     #    2.25% of all L1-dcache accesses  (41.70%)
    46.568938308            120,961      L2-loads                                                      (31.74%)
    46.568938308              8,152      L2-load-misses            #    6.87% of all LL-cache accesses  (31.74%)
    46.568938308            116,414      LLC-loads                                                     (31.74%)
    46.568938308              6,650      LLC-load-misses           #    5.60% of all LL-cache accesses  (31.74%)
    46.619373936         93,546,958      mem_inst_retired.any                                          (31.72%)
    46.619373936            277,626      branch-misses                                                 (31.72%)
    46.619373936        186,710,390      instructions              #    1.43  insn per cycle           (45.57%)
    46.619373936        130,416,581      cycles                                                        (52.42%)
    46.619373936          2,990,324      L1-icache-load-misses                                         (52.41%)
    46.619373936         58,097,076      L1-dcache-loads                                               (52.41%)
    46.619373936          1,513,355      L1-dcache-load-misses     #    2.60% of all L1-dcache accesses  (52.42%)
    46.619373936            182,734      L2-loads                                                      (31.73%)
    46.619373936              6,284      L2-load-misses            #    3.31% of all LL-cache accesses  (31.73%)
    46.619373936            196,958      LLC-loads                                                     (31.72%)
    46.619373936              7,067      LLC-load-misses           #    3.72% of all LL-cache accesses  (31.72%)
#           time             counts unit events
    46.669814703         97,848,738      mem_inst_retired.any                                          (31.72%)
    46.669814703            248,466      branch-misses                                                 (31.72%)
    46.669814703        199,911,297      instructions              #    1.53  insn per cycle           (39.65%)
    46.669814703        130,398,215      cycles                                                        (40.74%)
    46.669814703          2,892,447      L1-icache-load-misses                                         (48.67%)
    46.669814703         63,294,042      L1-dcache-loads                                               (52.41%)
    46.669814703          1,372,997      L1-dcache-load-misses     #    2.17% of all L1-dcache accesses  (52.42%)
    46.669814703            131,283      L2-loads                                                      (43.42%)
    46.669814703              8,999      L2-load-misses            #    6.83% of all LL-cache accesses  (35.49%)
    46.669814703            132,368      LLC-loads                                                     (31.73%)
    46.669814703              6,979      LLC-load-misses           #    5.29% of all LL-cache accesses  (31.72%)
    46.720265018        112,130,320      mem_inst_retired.any                                          (31.72%)
    46.720265018            270,859      branch-misses                                                 (31.71%)
    46.720265018        241,127,085      instructions              #    1.85  insn per cycle           (39.64%)
    46.720265018        130,457,684      cycles                                                        (39.64%)
    46.720265018          2,440,405      L1-icache-load-misses                                         (39.64%)
    46.720265018         77,564,850      L1-dcache-loads                                               (43.81%)
    46.720265018          1,194,045      L1-dcache-load-misses     #    1.54% of all L1-dcache accesses  (51.75%)
    46.720265018            131,907      L2-loads                                                      (44.50%)
    46.720265018              8,011      L2-load-misses            #    5.92% of all LL-cache accesses  (44.50%)
    46.720265018            138,666      LLC-loads                                                     (40.34%)
    46.720265018              6,722      LLC-load-misses           #    4.97% of all LL-cache accesses  (32.41%)
    46.770596830        110,757,146      mem_inst_retired.any                                          (37.09%)
    46.770596830            270,401      branch-misses                                                 (31.79%)
    46.770596830        221,817,144      instructions              #    1.70  insn per cycle           (39.73%)
    46.770596830        130,187,145      cycles                                                        (39.73%)
    46.770596830          2,231,524      L1-icache-load-misses                                         (39.73%)
    46.770596830         71,093,223      L1-dcache-loads                                               (39.73%)
    46.770596830          1,238,762      L1-dcache-load-misses     #    1.74% of all L1-dcache accesses  (39.73%)
    46.770596830            147,436      L2-loads                                                      (39.05%)
    46.770596830              7,644      L2-load-misses            #    5.10% of all LL-cache accesses  (44.37%)
    46.770596830            152,468      LLC-loads                                                     (44.38%)
    46.770596830              6,952      LLC-load-misses           #    4.64% of all LL-cache accesses  (44.37%)
    46.820913547        116,033,625      mem_inst_retired.any                                          (44.35%)
    46.820913547            272,804      branch-misses                                                 (41.71%)
    46.820913547        233,387,551      instructions              #    1.79  insn per cycle           (49.67%)
    46.820913547        130,107,393      cycles                                                        (41.72%)
    46.820913547          2,230,372      L1-icache-load-misses                                         (39.74%)
    46.820913547         77,607,712      L1-dcache-loads                                               (39.75%)
    46.820913547          1,191,625      L1-dcache-load-misses     #    1.54% of all L1-dcache accesses  (39.75%)
    46.820913547            143,092      L2-loads                                                      (31.80%)
    46.820913547              8,540      L2-load-misses            #    6.39% of all LL-cache accesses  (34.42%)
    46.820913547            124,005      LLC-loads                                                     (42.37%)
    46.820913547              6,791      LLC-load-misses           #    5.09% of all LL-cache accesses  (44.35%)
    46.871238462         92,480,533      mem_inst_retired.any                                          (44.36%)
    46.871238462            238,121      branch-misses                                                 (44.36%)
    46.871238462        197,876,221      instructions              #    1.52  insn per cycle           (52.31%)
    46.871238462        130,191,790      cycles                                                        (52.31%)
    46.871238462          2,466,623      L1-icache-load-misses                                         (46.34%)
    46.871238462         70,510,478      L1-dcache-loads                                               (39.74%)
    46.871238462          1,299,146      L1-dcache-load-misses     #    1.84% of all L1-dcache accesses  (39.74%)
    46.871238462            140,571      L2-loads                                                      (31.79%)
    46.871238462             10,770      L2-load-misses            #    6.87% of all LL-cache accesses  (31.79%)
    46.871238462            172,972      LLC-loads                                                     (31.79%)
    46.871238462              7,366      LLC-load-misses           #    4.70% of all LL-cache accesses  (37.75%)
    46.921663680        110,852,246      mem_inst_retired.any                                          (33.10%)
    46.921663680            268,989      branch-misses                                                 (41.02%)
    46.921663680        227,340,305      instructions              #    1.74  insn per cycle           (52.40%)
    46.921663680        130,389,680      cycles                                                        (52.40%)
    46.921663680          2,521,400      L1-icache-load-misses                                         (52.40%)
    46.921663680         69,309,918      L1-dcache-loads                                               (51.06%)
    46.921663680          1,370,020      L1-dcache-load-misses     #    1.98% of all L1-dcache accesses  (43.13%)
    46.921663680            176,970      L2-loads                                                      (31.73%)
    46.921663680              9,787      L2-load-misses            #    5.64% of all LL-cache accesses  (31.73%)
    46.921663680            170,106      LLC-loads                                                     (31.73%)
    46.921663680              6,721      LLC-load-misses           #    3.87% of all LL-cache accesses  (31.73%)
    46.972112580        113,021,194      mem_inst_retired.any                                          (31.72%)
    46.972112580            279,332      branch-misses                                                 (31.72%)
    46.972112580        225,255,666      instructions              #    1.73  insn per cycle           (44.13%)
    46.972112580        130,496,839      cycles                                                        (52.05%)
    46.972112580          2,158,842      L1-icache-load-misses                                         (52.42%)
    46.972112580         74,968,667      L1-dcache-loads                                               (52.42%)
    46.972112580          1,215,780      L1-dcache-load-misses     #    1.62% of all L1-dcache accesses  (52.42%)
    46.972112580            124,222      L2-loads                                                      (32.10%)
    46.972112580             10,006      L2-load-misses            #    7.45% of all LL-cache accesses  (31.72%)
    46.972112580            144,422      LLC-loads                                                     (31.72%)
    46.972112580              6,837      LLC-load-misses           #    5.09% of all LL-cache accesses  (31.72%)
    47.022492756        108,770,934      mem_inst_retired.any                                          (31.76%)
    47.022492756            272,106      branch-misses                                                 (31.76%)
    47.022492756        204,601,023      instructions              #    1.57  insn per cycle           (39.69%)
    47.022492756        130,279,011      cycles                                                        (39.69%)
    47.022492756          2,249,367      L1-icache-load-misses                                         (47.26%)
    47.022492756         71,594,623      L1-dcache-loads                                               (52.36%)
    47.022492756          1,390,244      L1-dcache-load-misses     #    1.94% of all L1-dcache accesses  (52.36%)
    47.022492756            121,952      L2-loads                                                      (44.43%)
    47.022492756              8,858      L2-load-misses            #    6.68% of all LL-cache accesses  (36.88%)
    47.022492756            143,264      LLC-loads                                                     (31.76%)
    47.022492756              9,219      LLC-load-misses           #    6.95% of all LL-cache accesses  (31.76%)
    47.072931797        109,452,101      mem_inst_retired.any                                          (31.72%)
    47.072931797            268,705      branch-misses                                                 (31.72%)
    47.072931797        227,789,024      instructions              #    1.75  insn per cycle           (39.65%)
    47.072931797        130,441,765      cycles                                                        (39.65%)
    47.072931797          2,569,198      L1-icache-load-misses                                         (39.65%)
    47.072931797         67,990,880      L1-dcache-loads                                               (42.48%)
    47.072931797          1,543,857      L1-dcache-load-misses     #    2.27% of all L1-dcache accesses  (50.41%)
    47.072931797            160,728      L2-loads                                                      (44.49%)
    47.072931797              6,921      L2-load-misses            #    4.68% of all LL-cache accesses  (44.48%)
    47.072931797            135,351      LLC-loads                                                     (41.68%)
    47.072931797              6,869      LLC-load-misses           #    4.64% of all LL-cache accesses  (33.75%)
    47.123382791         95,312,214      mem_inst_retired.any                                          (38.58%)
    47.123382791            227,236      branch-misses                                                 (31.70%)
    47.123382791        193,051,048      instructions              #    1.48  insn per cycle           (39.63%)
    47.123382791        130,456,629      cycles                                                        (39.62%)
    47.123382791          2,509,397      L1-icache-load-misses                                         (39.63%)
    47.123382791         59,261,245      L1-dcache-loads                                               (39.63%)
    47.123382791          1,397,889      L1-dcache-load-misses     #    2.36% of all L1-dcache accesses  (39.62%)
    47.123382791            128,953      L2-loads                                                      (37.63%)
    47.123382791              6,870      L2-load-misses            #    5.04% of all LL-cache accesses  (44.52%)
    47.123382791            143,587      LLC-loads                                                     (44.52%)
    47.123382791              5,943      LLC-load-misses           #    4.36% of all LL-cache accesses  (44.52%)
    47.173865335         97,687,565      mem_inst_retired.any                                          (44.52%)
    47.173865335            237,349      branch-misses                                                 (43.47%)
    47.173865335        199,379,572      instructions              #    1.53  insn per cycle           (51.40%)
    47.173865335        130,465,157      cycles                                                        (43.48%)
    47.173865335          2,741,128      L1-icache-load-misses                                         (39.63%)
    47.173865335         67,212,822      L1-dcache-loads                                               (39.63%)
    47.173865335          1,187,914      L1-dcache-load-misses     #    1.77% of all L1-dcache accesses  (39.63%)
    47.173865335            123,702      L2-loads                                                      (31.70%)
    47.173865335              8,572      L2-load-misses            #    6.80% of all LL-cache accesses  (32.73%)
    47.173865335            128,548      LLC-loads                                                     (40.65%)
    47.173865335              7,688      LLC-load-misses           #    6.10% of all LL-cache accesses  (44.52%)
    47.224321725        100,117,148      mem_inst_retired.any                                          (43.74%)
    47.224321725            267,968      branch-misses                                                 (44.51%)
    47.224321725        203,605,317      instructions              #    1.56  insn per cycle           (52.43%)
    47.224321725        130,429,472      cycles                                                        (52.43%)
    47.224321725          2,304,076      L1-icache-load-misses                                         (48.36%)
    47.224321725         57,844,737      L1-dcache-loads                                               (40.43%)
    47.224321725          1,439,788      L1-dcache-load-misses     #    2.49% of all L1-dcache accesses  (39.63%)
    47.224321725            159,369      L2-loads                                                      (31.71%)
    47.224321725             11,951      L2-load-misses            #    7.57% of all LL-cache accesses  (31.71%)
    47.224321725            156,378      LLC-loads                                                     (31.71%)
    47.224321725             10,739      LLC-load-misses           #    6.80% of all LL-cache accesses  (35.76%)
    47.274745590         98,355,483      mem_inst_retired.any                                          (31.73%)
    47.274745590            270,756      branch-misses                                                 (38.88%)
    47.274745590        233,097,435      instructions              #    1.79  insn per cycle           (52.40%)
    47.274745590        130,409,622      cycles                                                        (52.40%)
    47.274745590          2,500,903      L1-icache-load-misses                                         (52.40%)
    47.274745590         71,316,802      L1-dcache-loads                                               (52.41%)
    47.274745590          1,335,273      L1-dcache-load-misses     #    1.87% of all L1-dcache accesses  (45.28%)
    47.274745590            149,362      L2-loads                                                      (31.73%)
    47.274745590              5,839      L2-load-misses            #    4.21% of all LL-cache accesses  (31.73%)
    47.274745590            127,788      LLC-loads                                                     (31.73%)
    47.274745590              5,105      LLC-load-misses           #    3.68% of all LL-cache accesses  (31.73%)
    47.325194831         97,789,108      mem_inst_retired.any                                          (31.71%)
    47.325194831            264,899      branch-misses                                                 (31.71%)
    47.325194831        218,174,594      instructions              #    1.67  insn per cycle           (41.98%)
    47.325194831        130,466,019      cycles                                                        (49.91%)
    47.325194831          2,351,833      L1-icache-load-misses                                         (52.42%)
    47.325194831         69,984,504      L1-dcache-loads                                               (52.42%)
    47.325194831          1,231,156      L1-dcache-load-misses     #    1.76% of all L1-dcache accesses  (52.43%)
    47.325194831            141,528      L2-loads                                                      (34.25%)
    47.325194831              9,890      L2-load-misses            #    6.73% of all LL-cache accesses  (31.72%)
    47.325194831            152,445      LLC-loads                                                     (31.72%)
    47.325194831              7,334      LLC-load-misses           #    4.99% of all LL-cache accesses  (31.72%)
    47.375495393         99,968,617      mem_inst_retired.any                                          (31.81%)
    47.375495393            237,100      branch-misses                                                 (31.81%)
    47.375495393        205,150,791      instructions              #    1.58  insn per cycle           (39.76%)
    47.375495393        130,128,502      cycles                                                        (39.76%)
    47.375495393          2,599,297      L1-icache-load-misses                                         (45.18%)
    47.375495393         67,023,026      L1-dcache-loads                                               (52.29%)
    47.375495393          1,241,700      L1-dcache-load-misses     #    1.85% of all L1-dcache accesses  (52.30%)
    47.375495393            103,832      L2-loads                                                      (44.34%)
    47.375495393              8,052      L2-load-misses            #    7.38% of all LL-cache accesses  (38.93%)
    47.375495393            114,436      LLC-loads                                                     (31.80%)
    47.375495393              9,999      LLC-load-misses           #    9.16% of all LL-cache accesses  (31.80%)
    47.425950325        111,517,186      mem_inst_retired.any                                          (31.72%)
    47.425950325            265,753      branch-misses                                                 (31.72%)
    47.425950325        218,801,524      instructions              #    1.68  insn per cycle           (39.65%)
    47.425950325        130,469,388      cycles                                                        (39.65%)
    47.425950325          2,675,832      L1-icache-load-misses                                         (39.65%)
    47.425950325         62,547,445      L1-dcache-loads                                               (40.49%)
    47.425950325          1,228,568      L1-dcache-load-misses     #    1.96% of all L1-dcache accesses  (48.41%)
    47.425950325            114,100      L2-loads                                                      (44.49%)
    47.425950325              5,788      L2-load-misses            #    5.00% of all LL-cache accesses  (44.48%)
    47.425950325            117,478      LLC-loads                                                     (43.67%)
    47.425950325              6,611      LLC-load-misses           #    5.71% of all LL-cache accesses  (35.74%)
    47.476248646         94,926,695      mem_inst_retired.any                                          (40.39%)
    47.476248646            242,314      branch-misses                                                 (32.44%)
    47.476248646        213,799,115      instructions              #    1.64  insn per cycle           (40.40%)
    47.476248646        130,052,636      cycles                                                        (39.76%)
    47.476248646          2,526,374      L1-icache-load-misses                                         (39.76%)
    47.476248646         71,693,577      L1-dcache-loads                                               (39.76%)
    47.476248646          1,214,986      L1-dcache-load-misses     #    1.69% of all L1-dcache accesses  (39.76%)
    47.476248646            145,704      L2-loads                                                      (35.74%)
    47.476248646             10,830      L2-load-misses            #    7.22% of all LL-cache accesses  (43.68%)
    47.476248646            154,491      LLC-loads                                                     (44.33%)
    47.476248646              9,584      LLC-load-misses           #    6.39% of all LL-cache accesses  (44.33%)
    47.526542473         96,938,719      mem_inst_retired.any                                          (44.33%)
    47.526542473            230,018      branch-misses                                                 (44.33%)
    47.526542473        193,730,453      instructions              #    1.49  insn per cycle           (52.28%)
    47.526542473        130,027,019      cycles                                                        (44.97%)
    47.526542473          2,235,646      L1-icache-load-misses                                         (39.76%)
    47.526542473         61,902,027      L1-dcache-loads                                               (39.76%)
    47.526542473          1,394,866      L1-dcache-load-misses     #    2.25% of all L1-dcache accesses  (39.76%)
    47.526542473            105,368      L2-loads                                                      (31.82%)
    47.526542473              7,540      L2-load-misses            #    6.64% of all LL-cache accesses  (31.82%)
    47.526542473            121,640      LLC-loads                                                     (39.12%)
    47.526542473              5,828      LLC-load-misses           #    5.13% of all LL-cache accesses  (44.33%)
    47.576850672        111,805,459      mem_inst_retired.any                                          (42.51%)
    47.576850672            256,489      branch-misses                                                 (44.34%)
    47.576850672        216,772,378      instructions              #    1.67  insn per cycle           (52.29%)
    47.576850672        130,076,333      cycles                                                        (52.29%)
    47.576850672          2,274,107      L1-icache-load-misses                                         (49.56%)
    47.576850672         71,854,014      L1-dcache-loads                                               (41.61%)
    47.576850672          1,331,195      L1-dcache-load-misses     #    1.85% of all L1-dcache accesses  (39.76%)
    47.576850672            163,631      L2-loads                                                      (31.81%)
    47.576850672              6,974      L2-load-misses            #    4.14% of all LL-cache accesses  (31.80%)
    47.576850672            173,438      LLC-loads                                                     (31.80%)
    47.576850672              6,695      LLC-load-misses           #    3.97% of all LL-cache accesses  (34.53%)
    47.627154563        108,025,817      mem_inst_retired.any                                          (31.80%)
    47.627154563            270,749      branch-misses                                                 (37.92%)
    47.627154563        220,467,641      instructions              #    1.69  insn per cycle           (52.29%)
    47.627154563        130,112,714      cycles                                                        (52.29%)
    47.627154563          2,343,279      L1-icache-load-misses                                         (52.29%)
    47.627154563         77,552,139      L1-dcache-loads                                               (52.30%)
    47.627154563          1,149,350      L1-dcache-load-misses     #    1.48% of all L1-dcache accesses  (46.20%)
    47.627154563            141,401      L2-loads                                                      (31.81%)
    47.627154563              5,241      L2-load-misses            #    3.52% of all LL-cache accesses  (31.81%)
    47.627154563            156,260      LLC-loads                                                     (31.80%)
    47.627154563              4,549      LLC-load-misses           #    3.06% of all LL-cache accesses  (31.80%)
    47.677611692         93,476,874      mem_inst_retired.any                                          (31.71%)
    47.677611692            262,017      branch-misses                                                 (31.71%)
    47.677611692        194,248,841      instructions              #    1.49  insn per cycle           (41.16%)
    47.677611692        130,453,138      cycles                                                        (49.08%)
    47.677611692          2,742,163      L1-icache-load-misses                                         (52.43%)
    47.677611692         61,780,007      L1-dcache-loads                                               (52.43%)
    47.677611692          1,460,058      L1-dcache-load-misses     #    2.36% of all L1-dcache accesses  (52.43%)
    47.677611692            202,663      L2-loads                                                      (35.08%)
    47.677611692             12,213      L2-load-misses            #    6.39% of all LL-cache accesses  (31.71%)
    47.677611692            179,655      LLC-loads                                                     (31.72%)
    47.677611692             10,846      LLC-load-misses           #    5.67% of all LL-cache accesses  (31.72%)
    47.728051116        101,299,110      mem_inst_retired.any                                          (31.72%)
    47.728051116            273,666      branch-misses                                                 (31.72%)
    47.728051116        206,515,514      instructions              #    1.58  insn per cycle           (39.65%)
    47.728051116        130,404,125      cycles                                                        (39.65%)
    47.728051116          2,695,290      L1-icache-load-misses                                         (44.24%)
    47.728051116         72,865,184      L1-dcache-loads                                               (52.17%)
    47.728051116          1,284,517      L1-dcache-load-misses     #    1.76% of all L1-dcache accesses  (52.41%)
    47.728051116            153,401      L2-loads                                                      (44.48%)
    47.728051116             10,904      L2-load-misses            #    7.42% of all LL-cache accesses  (39.92%)
    47.728051116            140,537      LLC-loads                                                     (31.99%)
    47.728051116             10,567      LLC-load-misses           #    7.19% of all LL-cache accesses  (31.72%)
    47.778496190        110,610,600      mem_inst_retired.any                                          (31.72%)
    47.778496190            257,478      branch-misses                                                 (31.72%)
    47.778496190        224,833,769      instructions              #    1.72  insn per cycle           (39.65%)
    47.778496190        130,477,565      cycles                                                        (39.65%)
    47.778496190          2,739,925      L1-icache-load-misses                                         (39.64%)
    47.778496190         67,237,764      L1-dcache-loads                                               (39.64%)
    47.778496190          1,445,021      L1-dcache-load-misses     #    2.15% of all L1-dcache accesses  (47.32%)
    47.778496190            161,302      L2-loads                                                      (44.49%)
    47.778496190              6,279      L2-load-misses            #    4.02% of all LL-cache accesses  (44.50%)
    47.778496190            151,081      LLC-loads                                                     (44.50%)
    47.778496190              5,679      LLC-load-misses           #    3.64% of all LL-cache accesses  (36.83%)
    47.828808786        114,911,590      mem_inst_retired.any                                          (41.50%)
    47.828808786            305,579      branch-misses                                                 (33.55%)
    47.828808786        216,085,365      instructions              #    1.66  insn per cycle           (41.51%)
    47.828808786        130,094,162      cycles                                                        (39.74%)
    47.828808786          2,275,046      L1-icache-load-misses                                         (39.74%)
    47.828808786         79,153,686      L1-dcache-loads                                               (39.74%)
    47.828808786          1,198,360      L1-dcache-load-misses     #    1.51% of all L1-dcache accesses  (39.75%)
    47.828808786            132,933      L2-loads                                                      (34.64%)
    47.828808786              6,900      L2-load-misses            #    4.80% of all LL-cache accesses  (42.59%)
    47.828808786            154,529      LLC-loads                                                     (44.35%)
    47.828808786              9,288      LLC-load-misses           #    6.46% of all LL-cache accesses  (44.35%)
    47.879106639        113,565,465      mem_inst_retired.any                                          (44.34%)
    47.879106639            286,646      branch-misses                                                 (44.33%)
    47.879106639        245,288,445      instructions              #    1.89  insn per cycle           (52.28%)
    47.879106639        130,070,814      cycles                                                        (46.09%)
    47.879106639          2,517,070      L1-icache-load-misses                                         (39.76%)
    47.879106639         76,823,439      L1-dcache-loads                                               (39.76%)
    47.879106639          1,195,884      L1-dcache-load-misses     #    1.56% of all L1-dcache accesses  (39.76%)
    47.879106639            117,718      L2-loads                                                      (31.81%)
    47.879106639              8,135      L2-load-misses            #    6.14% of all LL-cache accesses  (31.81%)
    47.879106639            147,229      LLC-loads                                                     (38.00%)
    47.879106639              6,662      LLC-load-misses           #    5.03% of all LL-cache accesses  (44.33%)
#           time             counts unit events
    47.929434020        112,460,187      mem_inst_retired.any                                          (41.38%)
    47.929434020            269,092      branch-misses                                                 (44.36%)
    47.929434020        228,524,843      instructions              #    1.76  insn per cycle           (52.31%)
    47.929434020        130,152,592      cycles                                                        (52.31%)
    47.929434020          2,303,359      L1-icache-load-misses                                         (50.69%)
    47.929434020         74,847,404      L1-dcache-loads                                               (42.75%)
    47.929434020          1,209,015      L1-dcache-load-misses     #    1.62% of all L1-dcache accesses  (39.74%)
    47.929434020            134,293      L2-loads                                                      (31.79%)
    47.929434020              7,652      L2-load-misses            #    6.03% of all LL-cache accesses  (31.79%)
    47.929434020            119,635      LLC-loads                                                     (31.79%)
    47.929434020              8,237      LLC-load-misses           #    6.49% of all LL-cache accesses  (33.40%)
    47.979700526        108,390,736      mem_inst_retired.any                                          (31.83%)
    47.979700526            267,059      branch-misses                                                 (36.79%)
    47.979700526        211,821,914      instructions              #    1.63  insn per cycle           (52.25%)
    47.979700526        129,989,181      cycles                                                        (52.25%)
    47.979700526          2,415,535      L1-icache-load-misses                                         (52.25%)
    47.979700526         61,947,066      L1-dcache-loads                                               (52.25%)
    47.979700526          1,200,841      L1-dcache-load-misses     #    1.94% of all L1-dcache accesses  (47.31%)
    47.979700526            128,969      L2-loads                                                      (31.83%)
    47.979700526              9,312      L2-load-misses            #    6.97% of all LL-cache accesses  (31.83%)
    47.979700526            138,169      LLC-loads                                                     (31.83%)
    47.979700526              7,099      LLC-load-misses           #    5.31% of all LL-cache accesses  (31.83%)
    48.030040363         98,969,288      mem_inst_retired.any                                          (31.78%)
    48.030040363            250,479      branch-misses                                                 (31.78%)
    48.030040363        216,474,255      instructions              #    1.66  insn per cycle           (40.18%)
    48.030040363        130,188,291      cycles                                                        (48.12%)
    48.030040363          2,284,137      L1-icache-load-misses                                         (52.32%)
    48.030040363         80,444,700      L1-dcache-loads                                               (52.33%)
    48.030040363          1,224,591      L1-dcache-load-misses     #    1.52% of all L1-dcache accesses  (52.32%)
    48.030040363            153,211      L2-loads                                                      (36.01%)
    48.030040363              6,679      L2-load-misses            #    4.21% of all LL-cache accesses  (31.79%)
    48.030040363            163,805      LLC-loads                                                     (31.78%)
    48.030040363              8,278      LLC-load-misses           #    5.22% of all LL-cache accesses  (31.78%)
    48.080481312         89,365,941      mem_inst_retired.any                                          (31.72%)
    48.080481312            248,607      branch-misses                                                 (31.72%)
    48.080481312        188,552,983      instructions              #    1.45  insn per cycle           (39.65%)
    48.080481312        130,432,226      cycles                                                        (39.65%)
    48.080481312          2,503,216      L1-icache-load-misses                                         (43.38%)
    48.080481312         63,808,050      L1-dcache-loads                                               (51.31%)
    48.080481312          1,379,939      L1-dcache-load-misses     #    2.16% of all L1-dcache accesses  (52.42%)
    48.080481312            178,035      L2-loads                                                      (44.49%)
    48.080481312              6,069      L2-load-misses            #    3.23% of all LL-cache accesses  (40.78%)
    48.080481312            197,340      LLC-loads                                                     (32.84%)
    48.080481312              8,407      LLC-load-misses           #    4.48% of all LL-cache accesses  (31.72%)
    48.130908658        113,751,844      mem_inst_retired.any                                          (31.73%)
    48.130908658            262,389      branch-misses                                                 (31.73%)
    48.130908658        236,086,334      instructions              #    1.81  insn per cycle           (39.66%)
    48.130908658        130,424,063      cycles                                                        (39.66%)
    48.130908658          2,455,985      L1-icache-load-misses                                         (39.66%)
    48.130908658         76,585,447      L1-dcache-loads                                               (39.66%)
    48.130908658          1,327,859      L1-dcache-load-misses     #    1.73% of all L1-dcache accesses  (46.48%)
    48.130908658            152,743      L2-loads                                                      (44.47%)
    48.130908658              9,772      L2-load-misses            #    6.56% of all LL-cache accesses  (44.47%)
    48.130908658            145,163      LLC-loads                                                     (44.47%)
    48.130908658              8,287      LLC-load-misses           #    5.56% of all LL-cache accesses  (37.67%)
    48.181206191         96,848,926      mem_inst_retired.any                                          (42.30%)
    48.181206191            279,751      branch-misses                                                 (34.36%)
    48.181206191        210,329,342      instructions              #    1.62  insn per cycle           (42.31%)
    48.181206191        130,080,900      cycles                                                        (39.76%)
    48.181206191          2,600,916      L1-icache-load-misses                                         (39.76%)
    48.181206191         72,134,837      L1-dcache-loads                                               (39.77%)
    48.181206191          1,273,674      L1-dcache-load-misses     #    1.77% of all L1-dcache accesses  (39.77%)
    48.181206191            132,126      L2-loads                                                      (33.82%)
    48.181206191              5,521      L2-load-misses            #    3.75% of all LL-cache accesses  (41.76%)
    48.181206191            161,976      LLC-loads                                                     (44.33%)
    48.181206191              5,535      LLC-load-misses           #    3.76% of all LL-cache accesses  (44.33%)
    48.231619951         94,593,582      mem_inst_retired.any                                          (44.46%)
    48.231619951            273,396      branch-misses                                                 (44.46%)
    48.231619951        174,387,167      instructions              #    1.34  insn per cycle           (52.39%)
    48.231619951        130,319,111      cycles                                                        (47.01%)
    48.231619951          2,256,338      L1-icache-load-misses                                         (39.67%)
    48.231619951         63,581,041      L1-dcache-loads                                               (39.66%)
    48.231619951          1,296,436      L1-dcache-load-misses     #    2.04% of all L1-dcache accesses  (39.67%)
    48.231619951            130,018      L2-loads                                                      (31.74%)
    48.231619951              9,619      L2-load-misses            #    7.22% of all LL-cache accesses  (31.74%)
    48.231619951            136,410      LLC-loads                                                     (37.11%)
    48.231619951              7,268      LLC-load-misses           #    5.46% of all LL-cache accesses  (44.46%)
    48.282077927         94,733,335      mem_inst_retired.any                                          (40.24%)
    48.282077927            257,266      branch-misses                                                 (44.50%)
    48.282077927        194,620,119      instructions              #    1.49  insn per cycle           (52.43%)
    48.282077927        130,387,461      cycles                                                        (52.43%)
    48.282077927          1,958,554      L1-icache-load-misses                                         (51.85%)
    48.282077927         65,783,826      L1-dcache-loads                                               (43.93%)
    48.282077927          1,171,905      L1-dcache-load-misses     #    1.78% of all L1-dcache accesses  (39.64%)
    48.282077927            139,836      L2-loads                                                      (31.71%)
    48.282077927              8,336      L2-load-misses            #    5.68% of all LL-cache accesses  (31.72%)
    48.282077927            153,685      LLC-loads                                                     (31.72%)
    48.282077927              5,695      LLC-load-misses           #    3.88% of all LL-cache accesses  (32.27%)
    48.332506428        112,422,461      mem_inst_retired.any                                          (31.73%)
    48.332506428            244,797      branch-misses                                                 (35.39%)
    48.332506428        199,754,090      instructions              #    1.53  insn per cycle           (51.25%)
    48.332506428        130,397,227      cycles                                                        (52.40%)
    48.332506428          2,360,773      L1-icache-load-misses                                         (52.41%)
    48.332506428         67,160,321      L1-dcache-loads                                               (52.41%)
    48.332506428          1,324,778      L1-dcache-load-misses     #    1.97% of all L1-dcache accesses  (48.77%)
    48.332506428            171,396      L2-loads                                                      (31.73%)
    48.332506428              8,295      L2-load-misses            #    4.63% of all LL-cache accesses  (31.73%)
    48.332506428            186,813      LLC-loads                                                     (31.73%)
    48.332506428              8,494      LLC-load-misses           #    4.74% of all LL-cache accesses  (31.73%)
    48.382888928        107,994,991      mem_inst_retired.any                                          (31.76%)
    48.382888928            254,589      branch-misses                                                 (31.75%)
    48.382888928        226,764,286      instructions              #    1.74  insn per cycle           (39.69%)
    48.382888928        130,252,536      cycles                                                        (46.48%)
    48.382888928          2,339,220      L1-icache-load-misses                                         (52.36%)
    48.382888928         73,810,033      L1-dcache-loads                                               (52.36%)
    48.382888928          1,290,096      L1-dcache-load-misses     #    1.75% of all L1-dcache accesses  (52.36%)
    48.382888928            142,290      L2-loads                                                      (37.66%)
    48.382888928              5,270      L2-load-misses            #    3.75% of all LL-cache accesses  (31.76%)
    48.382888928            138,567      LLC-loads                                                     (31.77%)
    48.382888928              5,990      LLC-load-misses           #    4.27% of all LL-cache accesses  (31.77%)
    48.433275564        108,025,740      mem_inst_retired.any                                          (31.74%)
    48.433275564            263,291      branch-misses                                                 (31.74%)
    48.433275564        235,993,628      instructions              #    1.81  insn per cycle           (39.68%)
    48.433275564        130,220,534      cycles                                                        (39.68%)
    48.433275564          2,361,955      L1-icache-load-misses                                         (41.76%)
    48.433275564         79,864,364      L1-dcache-loads                                               (49.70%)
    48.433275564          1,174,816      L1-dcache-load-misses     #    1.47% of all L1-dcache accesses  (52.37%)
    48.433275564            139,873      L2-loads                                                      (44.43%)
    48.433275564              9,110      L2-load-misses            #    6.70% of all LL-cache accesses  (42.40%)
    48.433275564            132,069      LLC-loads                                                     (34.46%)
    48.433275564              8,866      LLC-load-misses           #    6.52% of all LL-cache accesses  (31.74%)
    48.483569076        117,257,710      mem_inst_retired.any                                          (31.82%)
    48.483569076            268,057      branch-misses                                                 (31.82%)
    48.483569076        226,579,686      instructions              #    1.74  insn per cycle           (39.77%)
    48.483569076        130,074,634      cycles                                                        (39.77%)
    48.483569076          2,275,097      L1-icache-load-misses                                         (39.78%)
    48.483569076         71,825,869      L1-dcache-loads                                               (39.76%)
    48.483569076          1,244,965      L1-dcache-load-misses     #    1.73% of all L1-dcache accesses  (45.03%)
    48.483569076            119,666      L2-loads                                                      (44.32%)
    48.483569076              7,011      L2-load-misses            #    5.71% of all LL-cache accesses  (44.31%)
    48.483569076            125,930      LLC-loads                                                     (44.33%)
    48.483569076              8,352      LLC-load-misses           #    6.80% of all LL-cache accesses  (39.08%)
    48.533918046        113,474,759      mem_inst_retired.any                                          (43.68%)
    48.533918046            272,941      branch-misses                                                 (35.73%)
    48.533918046        227,896,055      instructions              #    1.75  insn per cycle           (43.68%)
    48.533918046        130,230,291      cycles                                                        (39.72%)
    48.533918046          2,458,560      L1-icache-load-misses                                         (39.72%)
    48.533918046         71,913,577      L1-dcache-loads                                               (39.72%)
    48.533918046          1,405,157      L1-dcache-load-misses     #    1.95% of all L1-dcache accesses  (39.72%)
    48.533918046            155,072      L2-loads                                                      (32.47%)
    48.533918046              9,431      L2-load-misses            #    6.57% of all LL-cache accesses  (40.42%)
    48.533918046            131,990      LLC-loads                                                     (44.39%)
    48.533918046              7,269      LLC-load-misses           #    5.06% of all LL-cache accesses  (44.39%)
    48.584227769        104,156,962      mem_inst_retired.any                                          (44.33%)
    48.584227769            262,385      branch-misses                                                 (44.35%)
    48.584227769        211,669,213      instructions              #    1.63  insn per cycle           (52.30%)
    48.584227769        130,063,703      cycles                                                        (48.31%)
    48.584227769          2,489,381      L1-icache-load-misses                                         (40.37%)
    48.584227769         61,344,016      L1-dcache-loads                                               (39.75%)
    48.584227769          1,563,563      L1-dcache-load-misses     #    2.55% of all L1-dcache accesses  (39.75%)
    48.584227769            159,375      L2-loads                                                      (31.81%)
    48.584227769              8,484      L2-load-misses            #    5.01% of all LL-cache accesses  (31.80%)
    48.584227769            179,406      LLC-loads                                                     (35.77%)
    48.584227769              7,767      LLC-load-misses           #    4.59% of all LL-cache accesses  (43.72%)
    48.634645939        108,873,527      mem_inst_retired.any                                          (39.08%)
    48.634645939            266,275      branch-misses                                                 (44.47%)
    48.634645939        230,967,182      instructions              #    1.77  insn per cycle           (52.40%)
    48.634645939        130,424,592      cycles                                                        (52.40%)
    48.634645939          2,545,967      L1-icache-load-misses                                         (52.40%)
    48.634645939         73,025,279      L1-dcache-loads                                               (45.08%)
    48.634645939          1,240,072      L1-dcache-load-misses     #    1.70% of all L1-dcache accesses  (39.67%)
    48.634645939            153,393      L2-loads                                                      (31.73%)
    48.634645939              5,401      L2-load-misses            #    3.80% of all LL-cache accesses  (31.73%)
    48.634645939            131,100      LLC-loads                                                     (31.73%)
    48.634645939              4,090      LLC-load-misses           #    2.88% of all LL-cache accesses  (31.73%)
    48.685085561        114,138,287      mem_inst_retired.any                                          (31.70%)
    48.685085561            265,604      branch-misses                                                 (34.24%)
    48.685085561        222,912,943      instructions              #    1.71  insn per cycle           (50.11%)
    48.685085561        130,350,330      cycles                                                        (52.40%)
    48.685085561          2,634,148      L1-icache-load-misses                                         (52.41%)
    48.685085561         70,031,982      L1-dcache-loads                                               (52.44%)
    48.685085561          1,335,073      L1-dcache-load-misses     #    1.91% of all L1-dcache accesses  (49.93%)
    48.685085561            123,087      L2-loads                                                      (31.73%)
    48.685085561              4,119      L2-load-misses            #    3.03% of all LL-cache accesses  (31.72%)
    48.685085561            149,127      LLC-loads                                                     (31.73%)
    48.685085561              4,550      LLC-load-misses           #    3.34% of all LL-cache accesses  (31.73%)
    48.735472976        108,608,779      mem_inst_retired.any                                          (31.75%)
    48.735472976            255,236      branch-misses                                                 (31.75%)
    48.735472976        240,631,318      instructions              #    1.85  insn per cycle           (39.69%)
    48.735472976        130,327,216      cycles                                                        (45.32%)
    48.735472976          2,106,201      L1-icache-load-misses                                         (52.36%)
    48.735472976         74,834,895      L1-dcache-loads                                               (52.36%)
    48.735472976          1,185,675      L1-dcache-load-misses     #    1.58% of all L1-dcache accesses  (52.36%)
    48.735472976            120,934      L2-loads                                                      (38.82%)
    48.735472976              4,452      L2-load-misses            #    3.70% of all LL-cache accesses  (31.76%)
    48.735472976            119,543      LLC-loads                                                     (31.76%)
    48.735472976              7,049      LLC-load-misses           #    5.86% of all LL-cache accesses  (31.76%)
    48.785922015        103,107,409      mem_inst_retired.any                                          (31.72%)
    48.785922015            270,357      branch-misses                                                 (31.72%)
    48.785922015        219,456,969      instructions              #    1.68  insn per cycle           (39.66%)
    48.785922015        130,422,019      cycles                                                        (39.63%)
    48.785922015          2,312,817      L1-icache-load-misses                                         (40.52%)
    48.785922015         74,333,593      L1-dcache-loads                                               (48.45%)
    48.785922015          1,280,727      L1-dcache-load-misses     #    1.72% of all L1-dcache accesses  (52.42%)
    48.785922015            149,378      L2-loads                                                      (44.50%)
    48.785922015              4,141      L2-load-misses            #    2.91% of all LL-cache accesses  (43.63%)
    48.785922015            135,706      LLC-loads                                                     (35.70%)
    48.785922015              6,033      LLC-load-misses           #    4.23% of all LL-cache accesses  (31.72%)
    48.836361304        106,659,743      mem_inst_retired.any                                          (32.57%)
    48.836361304            256,551      branch-misses                                                 (31.72%)
    48.836361304        236,980,255      instructions              #    1.82  insn per cycle           (39.65%)
    48.836361304        130,421,854      cycles                                                        (39.65%)
    48.836361304          2,318,936      L1-icache-load-misses                                         (39.65%)
    48.836361304         82,657,476      L1-dcache-loads                                               (39.65%)
    48.836361304          1,189,105      L1-dcache-load-misses     #    1.44% of all L1-dcache accesses  (43.62%)
    48.836361304            129,801      L2-loads                                                      (43.61%)
    48.836361304              4,505      L2-load-misses            #    3.41% of all LL-cache accesses  (44.48%)
    48.836361304            134,059      LLC-loads                                                     (44.48%)
    48.836361304              4,075      LLC-load-misses           #    3.09% of all LL-cache accesses  (40.53%)
    48.886792106        105,806,774      mem_inst_retired.any                                          (44.49%)
    48.886792106            246,367      branch-misses                                                 (37.42%)
    48.886792106        229,521,135      instructions              #    1.76  insn per cycle           (45.35%)
    48.886792106        130,441,939      cycles                                                        (39.65%)
    48.886792106          2,172,941      L1-icache-load-misses                                         (39.65%)
    48.886792106         74,687,769      L1-dcache-loads                                               (39.65%)
    48.886792106          1,183,245      L1-dcache-load-misses     #    1.58% of all L1-dcache accesses  (39.65%)
    48.886792106            121,689      L2-loads                                                      (31.72%)
    48.886792106              6,862      L2-load-misses            #    5.71% of all LL-cache accesses  (38.78%)
    48.886792106            118,724      LLC-loads                                                     (44.48%)
    48.886792106              7,567      LLC-load-misses           #    6.30% of all LL-cache accesses  (44.49%)
    48.937236029        125,391,253      mem_inst_retired.any                                          (44.49%)
    48.937236029            280,153      branch-misses                                                 (44.49%)
    48.937236029        239,364,921      instructions              #    1.84  insn per cycle           (52.42%)
    48.937236029        130,436,300      cycles                                                        (50.19%)
    48.937236029          2,299,854      L1-icache-load-misses                                         (42.26%)
    48.937236029         79,526,807      L1-dcache-loads                                               (39.65%)
    48.937236029          1,205,644      L1-dcache-load-misses     #    1.52% of all L1-dcache accesses  (39.65%)
    48.937236029            107,755      L2-loads                                                      (31.72%)
    48.937236029              5,053      L2-load-misses            #    4.64% of all LL-cache accesses  (31.72%)
    48.937236029            110,141      LLC-loads                                                     (33.94%)
    48.937236029              5,472      LLC-load-misses           #    5.02% of all LL-cache accesses  (41.86%)
    48.987640596        108,607,642      mem_inst_retired.any                                          (37.08%)
    48.987640596            256,779      branch-misses                                                 (44.44%)
    48.987640596        239,556,055      instructions              #    1.84  insn per cycle           (52.38%)
    48.987640596        130,366,627      cycles                                                        (52.39%)
    48.987640596          2,540,012      L1-icache-load-misses                                         (52.39%)
    48.987640596         74,172,795      L1-dcache-loads                                               (47.07%)
    48.987640596          1,166,170      L1-dcache-load-misses     #    1.57% of all L1-dcache accesses  (39.68%)
    48.987640596            118,995      L2-loads                                                      (31.75%)
    48.987640596              5,524      L2-load-misses            #    4.64% of all LL-cache accesses  (31.75%)
    48.987640596            118,867      LLC-loads                                                     (31.74%)
    48.987640596              4,562      LLC-load-misses           #    3.84% of all LL-cache accesses  (31.74%)
    49.038100267        105,281,416      mem_inst_retired.any                                          (31.71%)
    49.038100267            261,063      branch-misses                                                 (32.27%)
    49.038100267        202,108,587      instructions              #    1.55  insn per cycle           (48.13%)
    49.038100267        130,470,787      cycles                                                        (52.43%)
    49.038100267          2,786,290      L1-icache-load-misses                                         (52.43%)
    49.038100267         68,368,565      L1-dcache-loads                                               (52.43%)
    49.038100267          1,279,145      L1-dcache-load-misses     #    1.87% of all L1-dcache accesses  (51.89%)
    49.038100267             94,608      L2-loads                                                      (31.71%)
    49.038100267              3,011      L2-load-misses            #    2.54% of all LL-cache accesses  (31.72%)
    49.038100267            142,159      LLC-loads                                                     (31.72%)
    49.038100267              6,161      LLC-load-misses           #    5.20% of all LL-cache accesses  (31.72%)
    49.088404845         87,247,191      mem_inst_retired.any                                          (31.82%)
    49.088404845            238,114      branch-misses                                                 (31.80%)
    49.088404845        223,302,103      instructions              #    1.72  insn per cycle           (39.75%)
    49.088404845        130,142,170      cycles                                                        (43.38%)
    49.088404845          2,164,020      L1-icache-load-misses                                         (51.33%)
    49.088404845         76,277,543      L1-dcache-loads                                               (52.27%)
    49.088404845          1,206,097      L1-dcache-load-misses     #    1.58% of all L1-dcache accesses  (52.29%)
    49.088404845            138,356      L2-loads                                                      (40.73%)
    49.088404845              3,886      L2-load-misses            #    2.86% of all LL-cache accesses  (32.78%)
    49.088404845            133,198      LLC-loads                                                     (31.81%)
    49.088404845              4,530      LLC-load-misses           #    3.34% of all LL-cache accesses  (31.80%)
    49.138863246         96,621,526      mem_inst_retired.any                                          (31.71%)
    49.138863246            245,980      branch-misses                                                 (31.71%)
    49.138863246        194,543,658      instructions              #    1.49  insn per cycle           (39.63%)
    49.138863246        130,455,658      cycles                                                        (39.63%)
    49.138863246          2,633,970      L1-icache-load-misses                                         (39.63%)
    49.138863246         73,868,121      L1-dcache-loads                                               (46.61%)
    49.138863246          1,218,390      L1-dcache-load-misses     #    1.65% of all L1-dcache accesses  (52.44%)
    49.138863246            120,125      L2-loads                                                      (44.51%)
    49.138863246              5,892      L2-load-misses            #    5.04% of all LL-cache accesses  (44.51%)
    49.138863246            113,705      LLC-loads                                                     (37.56%)
    49.138863246              7,328      LLC-load-misses           #    6.27% of all LL-cache accesses  (31.71%)
#           time             counts unit events
    49.189307594        105,960,050      mem_inst_retired.any                                          (34.45%)
    49.189307594            245,507      branch-misses                                                 (31.72%)
    49.189307594        210,905,958      instructions              #    1.62  insn per cycle           (39.65%)
    49.189307594        130,436,807      cycles                                                        (39.65%)
    49.189307594          2,485,191      L1-icache-load-misses                                         (39.64%)
    49.189307594         71,795,111      L1-dcache-loads                                               (39.64%)
    49.189307594          1,195,893      L1-dcache-load-misses     #    1.67% of all L1-dcache accesses  (41.73%)
    49.189307594            134,734      L2-loads                                                      (41.73%)
    49.189307594              5,265      L2-load-misses            #    3.82% of all LL-cache accesses  (44.50%)
    49.189307594            140,846      LLC-loads                                                     (44.50%)
    49.189307594              6,107      LLC-load-misses           #    4.43% of all LL-cache accesses  (42.42%)
    49.239697717        100,914,197      mem_inst_retired.any                                          (44.43%)
    49.239697717            241,557      branch-misses                                                 (39.24%)
    49.239697717        205,101,091      instructions              #    1.57  insn per cycle           (47.18%)
    49.239697717        130,306,265      cycles                                                        (39.68%)
    49.239697717          3,003,818      L1-icache-load-misses                                         (39.69%)
    49.239697717         73,867,207      L1-dcache-loads                                               (39.69%)
    49.239697717          1,408,461      L1-dcache-load-misses     #    1.91% of all L1-dcache accesses  (39.69%)
    49.239697717            150,052      L2-loads                                                      (31.75%)
    49.239697717              4,758      L2-load-misses            #    3.06% of all LL-cache accesses  (36.92%)
    49.239697717            161,383      LLC-loads                                                     (44.44%)
    49.239697717              6,519      LLC-load-misses           #    4.19% of all LL-cache accesses  (44.44%)
    49.290040872        100,265,426      mem_inst_retired.any                                          (44.45%)
    49.290040872            255,658      branch-misses                                                 (44.45%)
    49.290040872        187,778,350      instructions              #    1.45  insn per cycle           (52.41%)
    49.290040872        129,923,106      cycles                                                        (51.96%)
    49.290040872          1,802,876      L1-icache-load-misses                                         (44.01%)
    49.290040872         74,043,602      L1-dcache-loads                                               (39.63%)
    49.290040872          1,140,664      L1-dcache-load-misses     #    1.54% of all L1-dcache accesses  (39.64%)
    49.290040872            110,241      L2-loads                                                      (31.68%)
    49.290040872              4,147      L2-load-misses            #    3.63% of all LL-cache accesses  (31.68%)
    49.290040872            118,540      LLC-loads                                                     (32.25%)
    49.290040872              5,917      LLC-load-misses           #    5.17% of all LL-cache accesses  (40.20%)
    49.340499234        109,616,174      mem_inst_retired.any                                          (35.45%)
    49.340499234            283,183      branch-misses                                                 (43.38%)
    49.340499234        247,282,177      instructions              #    1.90  insn per cycle           (52.43%)
    49.340499234        130,491,017      cycles                                                        (52.43%)
    49.340499234          2,345,481      L1-icache-load-misses                                         (52.43%)
    49.340499234         77,025,646      L1-dcache-loads                                               (48.72%)
    49.340499234          1,155,543      L1-dcache-load-misses     #    1.50% of all L1-dcache accesses  (40.79%)
    49.340499234            105,154      L2-loads                                                      (31.71%)
    49.340499234              5,048      L2-load-misses            #    4.09% of all LL-cache accesses  (31.71%)
    49.340499234            141,765      LLC-loads                                                     (31.71%)
    49.340499234              3,039      LLC-load-misses           #    2.46% of all LL-cache accesses  (31.71%)
    49.390924931        109,462,497      mem_inst_retired.any                                          (31.73%)
    49.390924931            279,526      branch-misses                                                 (31.73%)
    49.390924931        217,099,871      instructions              #    1.66  insn per cycle           (46.46%)
    49.390924931        130,451,674      cycles                                                        (52.40%)
    49.390924931          2,763,688      L1-icache-load-misses                                         (52.41%)
    49.390924931         66,168,095      L1-dcache-loads                                               (52.41%)
    49.390924931          1,293,418      L1-dcache-load-misses     #    1.95% of all L1-dcache accesses  (52.41%)
    49.390924931            124,594      L2-loads                                                      (31.73%)
    49.390924931              3,690      L2-load-misses            #    2.85% of all LL-cache accesses  (31.73%)
    49.390924931            134,246      LLC-loads                                                     (31.74%)
    49.390924931              2,735      LLC-load-misses           #    2.11% of all LL-cache accesses  (31.73%)
    49.441376331         91,354,201      mem_inst_retired.any                                          (31.72%)
    49.441376331            228,160      branch-misses                                                 (31.72%)
    49.441376331        186,659,464      instructions              #    1.43  insn per cycle           (39.64%)
    49.441376331        130,420,857      cycles                                                        (41.62%)
    49.441376331          2,296,655      L1-icache-load-misses                                         (49.55%)
    49.441376331         68,985,888      L1-dcache-loads                                               (52.41%)
    49.441376331          1,316,827      L1-dcache-load-misses     #    1.91% of all L1-dcache accesses  (52.41%)
    49.441376331            123,228      L2-loads                                                      (42.53%)
    49.441376331              5,013      L2-load-misses            #    3.49% of all LL-cache accesses  (34.61%)
    49.441376331            164,071      LLC-loads                                                     (31.73%)
    49.441376331              4,766      LLC-load-misses           #    3.32% of all LL-cache accesses  (31.72%)
    49.491820356         90,883,865      mem_inst_retired.any                                          (31.72%)
    49.491820356            230,216      branch-misses                                                 (31.72%)
    49.491820356        194,053,601      instructions              #    1.49  insn per cycle           (39.64%)
    49.491820356        130,440,380      cycles                                                        (39.64%)
    49.491820356          2,346,891      L1-icache-load-misses                                         (39.64%)
    49.491820356         67,800,459      L1-dcache-loads                                               (44.69%)
    49.491820356          1,350,455      L1-dcache-load-misses     #    1.99% of all L1-dcache accesses  (52.42%)
    49.491820356            166,330      L2-loads                                                      (44.50%)
    49.491820356              3,638      L2-load-misses            #    2.24% of all LL-cache accesses  (44.50%)
    49.491820356            159,045      LLC-loads                                                     (39.47%)
    49.491820356              4,924      LLC-load-misses           #    3.03% of all LL-cache accesses  (31.72%)
    49.542269801        116,191,785      mem_inst_retired.any                                          (36.35%)
    49.542269801            264,676      branch-misses                                                 (31.71%)
    49.542269801        217,177,684      instructions              #    1.66  insn per cycle           (39.64%)
    49.542269801        130,502,114      cycles                                                        (39.65%)
    49.542269801          2,537,212      L1-icache-load-misses                                         (39.65%)
    49.542269801         73,770,553      L1-dcache-loads                                               (39.65%)
    49.542269801          1,315,637      L1-dcache-load-misses     #    1.78% of all L1-dcache accesses  (39.84%)
    49.542269801            137,677      L2-loads                                                      (39.84%)
    49.542269801              5,255      L2-load-misses            #    3.72% of all LL-cache accesses  (44.49%)
    49.542269801            144,801      LLC-loads                                                     (44.49%)
    49.542269801              6,279      LLC-load-misses           #    4.45% of all LL-cache accesses  (44.32%)
    49.592578738        101,189,005      mem_inst_retired.any                                          (44.34%)
    49.592578738            267,587      branch-misses                                                 (41.05%)
    49.592578738        210,859,455      instructions              #    1.62  insn per cycle           (49.00%)
    49.592578738        130,041,312      cycles                                                        (41.05%)
    49.592578738          2,635,653      L1-icache-load-misses                                         (39.75%)
    49.592578738         71,548,112      L1-dcache-loads                                               (39.75%)
    49.592578738          1,286,175      L1-dcache-load-misses     #    1.80% of all L1-dcache accesses  (39.75%)
    49.592578738            152,267      L2-loads                                                      (31.81%)
    49.592578738              5,073      L2-load-misses            #    3.50% of all LL-cache accesses  (35.08%)
    49.592578738            137,816      LLC-loads                                                     (43.03%)
    49.592578738              6,135      LLC-load-misses           #    4.23% of all LL-cache accesses  (44.35%)
    49.643029581        107,389,427      mem_inst_retired.any                                          (44.51%)
    49.643029581            275,051      branch-misses                                                 (44.50%)
    49.643029581        242,407,296      instructions              #    1.86  insn per cycle           (52.43%)
    49.643029581        130,511,327      cycles                                                        (52.43%)
    49.643029581          2,225,321      L1-icache-load-misses                                         (45.81%)
    49.643029581         81,380,597      L1-dcache-loads                                               (39.64%)
    49.643029581          1,246,658      L1-dcache-load-misses     #    1.53% of all L1-dcache accesses  (39.64%)
    49.643029581            127,954      L2-loads                                                      (31.71%)
    49.643029581              3,273      L2-load-misses            #    2.49% of all LL-cache accesses  (31.71%)
    49.643029581            135,179      LLC-loads                                                     (31.71%)
    49.643029581              4,441      LLC-load-misses           #    3.38% of all LL-cache accesses  (38.32%)
    49.693329494        106,922,076      mem_inst_retired.any                                          (33.59%)
    49.693329494            245,908      branch-misses                                                 (41.54%)
    49.693329494        214,380,675      instructions              #    1.65  insn per cycle           (52.28%)
    49.693329494        130,029,117      cycles                                                        (52.28%)
    49.693329494          2,211,448      L1-icache-load-misses                                         (52.28%)
    49.693329494         69,134,059      L1-dcache-loads                                               (50.52%)
    49.693329494          1,366,210      L1-dcache-load-misses     #    1.98% of all L1-dcache accesses  (42.58%)
    49.693329494            188,509      L2-loads                                                      (31.81%)
    49.693329494              4,555      L2-load-misses            #    2.41% of all LL-cache accesses  (31.81%)
    49.693329494            189,313      LLC-loads                                                     (31.81%)
    49.693329494              8,133      LLC-load-misses           #    4.31% of all LL-cache accesses  (31.81%)
    49.743781961         95,901,438      mem_inst_retired.any                                          (31.71%)
    49.743781961            257,106      branch-misses                                                 (31.72%)
    49.743781961        206,189,724      instructions              #    1.58  insn per cycle           (44.78%)
    49.743781961        130,474,196      cycles                                                        (52.42%)
    49.743781961          2,743,691      L1-icache-load-misses                                         (52.43%)
    49.743781961         72,779,930      L1-dcache-loads                                               (52.43%)
    49.743781961          1,282,815      L1-dcache-load-misses     #    1.76% of all L1-dcache accesses  (52.42%)
    49.743781961            126,670      L2-loads                                                      (31.72%)
    49.743781961              4,168      L2-load-misses            #    3.34% of all LL-cache accesses  (31.71%)
    49.743781961            123,028      LLC-loads                                                     (31.72%)
    49.743781961              5,937      LLC-load-misses           #    4.76% of all LL-cache accesses  (31.72%)
    49.794080669         92,026,559      mem_inst_retired.any                                          (31.81%)
    49.794080669            257,218      branch-misses                                                 (31.81%)
    49.794080669        208,764,971      instructions              #    1.61  insn per cycle           (39.76%)
    49.794080669        130,068,588      cycles                                                        (40.04%)
    49.794080669          2,475,763      L1-icache-load-misses                                         (47.99%)
    49.794080669         70,259,666      L1-dcache-loads                                               (52.28%)
    49.794080669          1,237,242      L1-dcache-load-misses     #    1.76% of all L1-dcache accesses  (52.28%)
    49.794080669            159,230      L2-loads                                                      (44.07%)
    49.794080669              9,842      L2-load-misses            #    5.65% of all LL-cache accesses  (36.12%)
    49.794080669            189,356      LLC-loads                                                     (31.81%)
    49.794080669             10,000      LLC-load-misses           #    5.74% of all LL-cache accesses  (31.81%)
    49.844503747        111,817,530      mem_inst_retired.any                                          (31.73%)
    49.844503747            241,081      branch-misses                                                 (31.73%)
    49.844503747        206,481,788      instructions              #    1.58  insn per cycle           (39.66%)
    49.844503747        130,392,163      cycles                                                        (39.66%)
    49.844503747          2,122,008      L1-icache-load-misses                                         (39.66%)
    49.844503747         64,233,577      L1-dcache-loads                                               (43.31%)
    49.844503747          1,357,061      L1-dcache-load-misses     #    2.11% of all L1-dcache accesses  (51.25%)
    49.844503747            152,673      L2-loads                                                      (44.47%)
    49.844503747              5,390      L2-load-misses            #    3.72% of all LL-cache accesses  (44.47%)
    49.844503747            137,452      LLC-loads                                                     (40.84%)
    49.844503747              7,990      LLC-load-misses           #    5.51% of all LL-cache accesses  (32.90%)
    49.894887008        107,028,355      mem_inst_retired.any                                          (37.63%)
    49.894887008            274,955      branch-misses                                                 (31.75%)
    49.894887008        242,380,253      instructions              #    1.86  insn per cycle           (39.69%)
    49.894887008        130,315,553      cycles                                                        (39.69%)
    49.894887008          2,363,510      L1-icache-load-misses                                         (39.69%)
    49.894887008         76,691,100      L1-dcache-loads                                               (39.69%)
    49.894887008          1,215,982      L1-dcache-load-misses     #    1.59% of all L1-dcache accesses  (39.69%)
    49.894887008            132,226      L2-loads                                                      (38.54%)
    49.894887008              8,215      L2-load-misses            #    6.49% of all LL-cache accesses  (44.43%)
    49.894887008            121,025      LLC-loads                                                     (44.43%)
    49.894887008              8,569      LLC-load-misses           #    6.77% of all LL-cache accesses  (44.43%)
    49.945353150        118,765,544      mem_inst_retired.any                                          (44.51%)
    49.945353150            282,756      branch-misses                                                 (42.46%)
    49.945353150        240,838,662      instructions              #    1.85  insn per cycle           (50.39%)
    49.945353150        130,487,034      cycles                                                        (42.46%)
    49.945353150          2,327,211      L1-icache-load-misses                                         (39.63%)
    49.945353150         71,838,429      L1-dcache-loads                                               (39.63%)
    49.945353150          1,264,900      L1-dcache-load-misses     #    1.76% of all L1-dcache accesses  (39.63%)
    49.945353150            143,381      L2-loads                                                      (31.71%)
    49.945353150              6,413      L2-load-misses            #    4.35% of all LL-cache accesses  (33.74%)
    49.945353150            151,419      LLC-loads                                                     (41.67%)
    49.945353150              7,836      LLC-load-misses           #    5.32% of all LL-cache accesses  (44.51%)
    49.995654725        114,910,718      mem_inst_retired.any                                          (44.34%)
    49.995654725            256,669      branch-misses                                                 (44.34%)
    49.995654725        229,978,789      instructions              #    1.77  insn per cycle           (52.29%)
    49.995654725        130,124,584      cycles                                                        (52.29%)
    49.995654725          2,198,085      L1-icache-load-misses                                         (47.18%)
    49.995654725         71,874,203      L1-dcache-loads                                               (39.75%)
    49.995654725          1,230,954      L1-dcache-load-misses     #    1.71% of all L1-dcache accesses  (39.76%)
    49.995654725            148,406      L2-loads                                                      (31.81%)
    49.995654725              8,641      L2-load-misses            #    6.08% of all LL-cache accesses  (31.81%)
    49.995654725            135,710      LLC-loads                                                     (31.81%)
    49.995654725              7,706      LLC-load-misses           #    5.42% of all LL-cache accesses  (36.90%)
    50.045990694        118,582,365      mem_inst_retired.any                                          (32.33%)
    50.045990694            274,288      branch-misses                                                 (40.27%)
    50.045990694        229,432,796      instructions              #    1.76  insn per cycle           (52.32%)
    50.045990694        130,180,222      cycles                                                        (52.32%)
    50.045990694          2,482,345      L1-icache-load-misses                                         (52.32%)
    50.045990694         79,281,855      L1-dcache-loads                                               (51.80%)
    50.045990694          1,251,106      L1-dcache-load-misses     #    1.58% of all L1-dcache accesses  (43.85%)
    50.045990694            159,642      L2-loads                                                      (31.79%)
    50.045990694              8,462      L2-load-misses            #    5.81% of all LL-cache accesses  (31.79%)
    50.045990694            131,732      LLC-loads                                                     (31.79%)
    50.045990694              9,105      LLC-load-misses           #    6.25% of all LL-cache accesses  (31.78%)
    50.096308347         87,561,650      mem_inst_retired.any                                          (31.80%)
    50.096308347            256,044      branch-misses                                                 (31.80%)
    50.096308347        188,342,965      instructions              #    1.45  insn per cycle           (43.59%)
    50.096308347        130,100,431      cycles                                                        (51.54%)
    50.096308347          2,839,646      L1-icache-load-misses                                         (52.29%)
    50.096308347         61,065,536      L1-dcache-loads                                               (52.30%)
    50.096308347          1,407,601      L1-dcache-load-misses     #    2.31% of all L1-dcache accesses  (52.30%)
    50.096308347            175,203      L2-loads                                                      (32.57%)
    50.096308347              5,678      L2-load-misses            #    3.28% of all LL-cache accesses  (31.80%)
    50.096308347            170,619      LLC-loads                                                     (31.80%)
    50.096308347              7,087      LLC-load-misses           #    4.10% of all LL-cache accesses  (31.80%)
    50.146608239        101,340,249      mem_inst_retired.any                                          (31.81%)
    50.146608239            247,470      branch-misses                                                 (31.81%)
    50.146608239        197,077,508      instructions              #    1.52  insn per cycle           (39.76%)
    50.146608239        130,066,625      cycles                                                        (39.76%)
    50.146608239          2,809,468      L1-icache-load-misses                                         (46.95%)
    50.146608239         63,590,179      L1-dcache-loads                                               (52.29%)
    50.146608239          1,494,199      L1-dcache-load-misses     #    2.35% of all L1-dcache accesses  (52.29%)
    50.146608239            175,199      L2-loads                                                      (44.34%)
    50.146608239              3,140      L2-load-misses            #    1.82% of all LL-cache accesses  (37.16%)
    50.146608239            170,648      LLC-loads                                                     (31.81%)
    50.146608239              3,508      LLC-load-misses           #    2.03% of all LL-cache accesses  (31.81%)
    50.197061553         98,122,181      mem_inst_retired.any                                          (31.71%)
    50.197061553            267,386      branch-misses                                                 (31.71%)
    50.197061553        192,997,723      instructions              #    1.48  insn per cycle           (39.63%)
    50.197061553        130,451,561      cycles                                                        (39.63%)
    50.197061553          2,551,879      L1-icache-load-misses                                         (39.63%)
    50.197061553         74,972,677      L1-dcache-loads                                               (42.24%)
    50.197061553          1,234,177      L1-dcache-load-misses     #    1.65% of all L1-dcache accesses  (50.17%)
    50.197061553            146,634      L2-loads                                                      (44.51%)
    50.197061553              4,208      L2-load-misses            #    2.77% of all LL-cache accesses  (44.51%)
    50.197061553            157,488      LLC-loads                                                     (41.92%)
    50.197061553              6,406      LLC-load-misses           #    4.21% of all LL-cache accesses  (34.00%)
    50.247511051        104,771,842      mem_inst_retired.any                                          (38.82%)
    50.247511051            270,884      branch-misses                                                 (31.72%)
    50.247511051        214,730,423      instructions              #    1.65  insn per cycle           (39.64%)
    50.247511051        130,438,067      cycles                                                        (39.64%)
    50.247511051          2,375,016      L1-icache-load-misses                                         (39.63%)
    50.247511051         61,388,920      L1-dcache-loads                                               (39.63%)
    50.247511051          1,408,345      L1-dcache-load-misses     #    2.29% of all L1-dcache accesses  (39.63%)
    50.247511051            155,148      L2-loads                                                      (37.38%)
    50.247511051              3,963      L2-load-misses            #    2.56% of all LL-cache accesses  (44.50%)
    50.247511051            154,733      LLC-loads                                                     (44.51%)
    50.247511051              4,224      LLC-load-misses           #    2.73% of all LL-cache accesses  (44.51%)
    50.297970192         96,848,267      mem_inst_retired.any                                          (44.51%)
    50.297970192            274,781      branch-misses                                                 (43.70%)
    50.297970192        219,038,587      instructions              #    1.68  insn per cycle           (51.63%)
    50.297970192        130,463,791      cycles                                                        (43.70%)
    50.297970192          2,022,629      L1-icache-load-misses                                         (39.63%)
    50.297970192         66,387,810      L1-dcache-loads                                               (39.63%)
    50.297970192          1,236,410      L1-dcache-load-misses     #    1.86% of all L1-dcache accesses  (39.63%)
    50.297970192            144,830      L2-loads                                                      (31.71%)
    50.297970192              4,518      L2-load-misses            #    2.95% of all LL-cache accesses  (32.51%)
    50.297970192            161,172      LLC-loads                                                     (40.44%)
    50.297970192              3,320      LLC-load-misses           #    2.17% of all LL-cache accesses  (44.51%)
    50.348320706        101,590,537      mem_inst_retired.any                                          (43.60%)
    50.348320706            266,721      branch-misses                                                 (44.38%)
    50.348320706        215,146,042      instructions              #    1.65  insn per cycle           (52.33%)
    50.348320706        130,195,129      cycles                                                        (52.33%)
    50.348320706          2,315,902      L1-icache-load-misses                                         (48.46%)
    50.348320706         77,472,117      L1-dcache-loads                                               (40.52%)
    50.348320706          1,232,470      L1-dcache-load-misses     #    1.59% of all L1-dcache accesses  (39.73%)
    50.348320706            158,045      L2-loads                                                      (31.78%)
    50.348320706              4,691      L2-load-misses            #    2.60% of all LL-cache accesses  (31.78%)
    50.348320706            202,507      LLC-loads                                                     (31.78%)
    50.348320706              4,445      LLC-load-misses           #    2.47% of all LL-cache accesses  (35.63%)
    50.398756023        107,354,465      mem_inst_retired.any                                          (31.73%)
    50.398756023            262,982      branch-misses                                                 (38.86%)
    50.398756023        227,425,298      instructions              #    1.74  insn per cycle           (52.41%)
    50.398756023        130,403,928      cycles                                                        (52.40%)
    50.398756023          2,687,708      L1-icache-load-misses                                         (52.40%)
    50.398756023         71,027,790      L1-dcache-loads                                               (52.41%)
    50.398756023          1,368,042      L1-dcache-load-misses     #    1.93% of all L1-dcache accesses  (45.29%)
    50.398756023            134,264      L2-loads                                                      (31.73%)
    50.398756023              5,045      L2-load-misses            #    4.28% of all LL-cache accesses  (31.73%)
    50.398756023            101,555      LLC-loads                                                     (31.73%)
    50.398756023              4,963      LLC-load-misses           #    4.21% of all LL-cache accesses  (31.73%)
#           time             counts unit events
    50.449208148         95,737,260      mem_inst_retired.any                                          (31.72%)
    50.449208148            265,824      branch-misses                                                 (31.71%)
    50.449208148        202,731,728      instructions              #    1.55  insn per cycle           (41.96%)
    50.449208148        130,457,412      cycles                                                        (49.88%)
    50.449208148          2,649,027      L1-icache-load-misses                                         (52.43%)
    50.449208148         68,020,133      L1-dcache-loads                                               (52.42%)
    50.449208148          1,407,566      L1-dcache-load-misses     #    2.07% of all L1-dcache accesses  (52.43%)
    50.449208148            187,031      L2-loads                                                      (34.27%)
    50.449208148              4,578      L2-load-misses            #    2.59% of all LL-cache accesses  (31.71%)
    50.449208148            167,034      LLC-loads                                                     (31.72%)
    50.449208148              6,463      LLC-load-misses           #    3.65% of all LL-cache accesses  (31.72%)
    50.499650715        110,789,939      mem_inst_retired.any                                          (31.72%)
    50.499650715            267,721      branch-misses                                                 (31.72%)
    50.499650715        218,687,636      instructions              #    1.68  insn per cycle           (39.64%)
    50.499650715        130,461,023      cycles                                                        (39.64%)
    50.499650715          2,298,456      L1-icache-load-misses                                         (45.03%)
    50.499650715         72,117,545      L1-dcache-loads                                               (52.42%)
    50.499650715          1,223,310      L1-dcache-load-misses     #    1.70% of all L1-dcache accesses  (52.43%)
    50.499650715            138,876      L2-loads                                                      (44.50%)
    50.499650715              8,801      L2-load-misses            #    6.36% of all LL-cache accesses  (39.13%)
    50.499650715            137,731      LLC-loads                                                     (31.71%)
    50.499650715              8,068      LLC-load-misses           #    5.83% of all LL-cache accesses  (31.72%)
    50.550089180         87,938,160      mem_inst_retired.any                                          (31.72%)
    50.550089180            265,913      branch-misses                                                 (31.72%)
    50.550089180        178,054,771      instructions              #    1.37  insn per cycle           (39.65%)
    50.550089180        130,370,865      cycles                                                        (39.65%)
    50.550089180          2,893,149      L1-icache-load-misses                                         (39.65%)
    50.550089180         62,340,368      L1-dcache-loads                                               (40.18%)
    50.550089180          1,341,627      L1-dcache-load-misses     #    2.15% of all L1-dcache accesses  (48.11%)
    50.550089180            155,876      L2-loads                                                      (44.49%)
    50.550089180              8,677      L2-load-misses            #    4.94% of all LL-cache accesses  (44.49%)
    50.550089180            195,066      LLC-loads                                                     (43.98%)
    50.550089180              8,281      LLC-load-misses           #    4.72% of all LL-cache accesses  (36.05%)
    50.600537968         94,943,702      mem_inst_retired.any                                          (40.85%)
    50.600537968            278,493      branch-misses                                                 (32.92%)
    50.600537968        190,027,052      instructions              #    1.46  insn per cycle           (40.85%)
    50.600537968        130,428,313      cycles                                                        (39.64%)
    50.600537968          2,807,490      L1-icache-load-misses                                         (39.64%)
    50.600537968         58,297,000      L1-dcache-loads                                               (39.65%)
    50.600537968          1,499,649      L1-dcache-load-misses     #    2.57% of all L1-dcache accesses  (39.64%)
    50.600537968            168,001      L2-loads                                                      (35.34%)
    50.600537968              3,702      L2-load-misses            #    2.06% of all LL-cache accesses  (43.27%)
    50.600537968            190,820      LLC-loads                                                     (44.49%)
    50.600537968              7,650      LLC-load-misses           #    4.26% of all LL-cache accesses  (44.49%)
    50.650842783        111,930,555      mem_inst_retired.any                                          (44.34%)
    50.650842783            288,849      branch-misses                                                 (44.34%)
    50.650842783        214,028,410      instructions              #    1.65  insn per cycle           (52.29%)
    50.650842783        130,072,587      cycles                                                        (45.56%)
    50.650842783          2,182,704      L1-icache-load-misses                                         (39.75%)
    50.650842783         77,268,067      L1-dcache-loads                                               (39.75%)
    50.650842783          1,199,350      L1-dcache-load-misses     #    1.55% of all L1-dcache accesses  (39.76%)
    50.650842783            151,144      L2-loads                                                      (31.81%)
    50.650842783              4,071      L2-load-misses            #    2.59% of all LL-cache accesses  (31.81%)
    50.650842783            163,357      LLC-loads                                                     (38.52%)
    50.650842783              7,157      LLC-load-misses           #    4.55% of all LL-cache accesses  (44.34%)
    50.701276321        102,301,827      mem_inst_retired.any                                          (41.81%)
    50.701276321            260,135      branch-misses                                                 (44.48%)
    50.701276321        241,074,883      instructions              #    1.85  insn per cycle           (52.41%)
    50.701276321        130,420,234      cycles                                                        (52.41%)
    50.701276321          2,255,536      L1-icache-load-misses                                         (50.28%)
    50.701276321         77,099,090      L1-dcache-loads                                               (42.35%)
    50.701276321          1,269,048      L1-dcache-load-misses     #    1.65% of all L1-dcache accesses  (39.66%)
    50.701276321            159,532      L2-loads                                                      (31.73%)
    50.701276321              7,693      L2-load-misses            #    4.95% of all LL-cache accesses  (31.73%)
    50.701276321            151,610      LLC-loads                                                     (31.72%)
    50.701276321              6,751      LLC-load-misses           #    4.34% of all LL-cache accesses  (33.84%)
    50.751701759        108,801,356      mem_inst_retired.any                                          (31.72%)
    50.751701759            251,321      branch-misses                                                 (36.99%)
    50.751701759        218,497,870      instructions              #    1.67  insn per cycle           (52.40%)
    50.751701759        130,448,505      cycles                                                        (52.40%)
    50.751701759          2,072,991      L1-icache-load-misses                                         (52.41%)
    50.751701759         76,952,435      L1-dcache-loads                                               (52.41%)
    50.751701759          1,208,573      L1-dcache-load-misses     #    1.57% of all L1-dcache accesses  (47.18%)
    50.751701759            126,254      L2-loads                                                      (31.74%)
    50.751701759              6,435      L2-load-misses            #    4.78% of all LL-cache accesses  (31.73%)
    50.751701759            142,814      LLC-loads                                                     (31.73%)
    50.751701759              7,117      LLC-load-misses           #    5.29% of all LL-cache accesses  (31.73%)
    50.802140392        106,703,832      mem_inst_retired.any                                          (31.71%)
    50.802140392            256,781      branch-misses                                                 (31.71%)
    50.802140392        213,239,669      instructions              #    1.63  insn per cycle           (40.09%)
    50.802140392        130,470,384      cycles                                                        (48.02%)
    50.802140392          2,649,956      L1-icache-load-misses                                         (52.42%)
    50.802140392         71,953,153      L1-dcache-loads                                               (52.43%)
    50.802140392          1,240,442      L1-dcache-load-misses     #    1.72% of all L1-dcache accesses  (52.43%)
    50.802140392            151,593      L2-loads                                                      (36.15%)
    50.802140392              9,199      L2-load-misses            #    5.70% of all LL-cache accesses  (31.72%)
    50.802140392            171,242      LLC-loads                                                     (31.71%)
    50.802140392              5,902      LLC-load-misses           #    3.66% of all LL-cache accesses  (31.71%)
    50.852568069        120,519,251      mem_inst_retired.any                                          (31.73%)
    50.852568069            276,835      branch-misses                                                 (31.73%)
    50.852568069        253,976,609      instructions              #    1.95  insn per cycle           (39.66%)
    50.852568069        130,427,117      cycles                                                        (39.66%)
    50.852568069          2,194,617      L1-icache-load-misses                                         (43.19%)
    50.852568069         72,274,694      L1-dcache-loads                                               (51.12%)
    50.852568069          1,216,958      L1-dcache-load-misses     #    1.68% of all L1-dcache accesses  (52.40%)
    50.852568069            137,733      L2-loads                                                      (44.47%)
    50.852568069              7,985      L2-load-misses            #    5.99% of all LL-cache accesses  (40.96%)
    50.852568069            128,833      LLC-loads                                                     (33.03%)
    50.852568069              9,265      LLC-load-misses           #    6.95% of all LL-cache accesses  (31.73%)
    50.903021377        104,262,070      mem_inst_retired.any                                          (31.71%)
    50.903021377            239,604      branch-misses                                                 (31.71%)
    50.903021377        228,684,818      instructions              #    1.75  insn per cycle           (39.64%)
    50.903021377        130,515,620      cycles                                                        (39.64%)
    50.903021377          2,451,159      L1-icache-load-misses                                         (39.64%)
    50.903021377         77,950,948      L1-dcache-loads                                               (39.64%)
    50.903021377          1,170,373      L1-dcache-load-misses     #    1.50% of all L1-dcache accesses  (46.29%)
    50.903021377            108,373      L2-loads                                                      (44.51%)
    50.903021377              8,362      L2-load-misses            #    7.90% of all LL-cache accesses  (44.51%)
    50.903021377            103,333      LLC-loads                                                     (44.51%)
    50.903021377              6,552      LLC-load-misses           #    6.19% of all LL-cache accesses  (37.88%)
    50.953459466        105,178,571      mem_inst_retired.any                                          (42.69%)
    50.953459466            250,307      branch-misses                                                 (34.76%)
    50.953459466        235,973,560      instructions              #    1.81  insn per cycle           (42.70%)
    50.953459466        130,452,093      cycles                                                        (39.65%)
    50.953459466          2,211,591      L1-icache-load-misses                                         (39.65%)
    50.953459466         73,945,244      L1-dcache-loads                                               (39.65%)
    50.953459466          1,150,170      L1-dcache-load-misses     #    1.56% of all L1-dcache accesses  (39.65%)
    50.953459466            110,728      L2-loads                                                      (33.50%)
    50.953459466              6,582      L2-load-misses            #    5.84% of all LL-cache accesses  (41.42%)
    50.953459466            114,838      LLC-loads                                                     (44.49%)
    50.953459466              6,536      LLC-load-misses           #    5.80% of all LL-cache accesses  (44.49%)
    51.003894424        118,198,173      mem_inst_retired.any                                          (44.48%)
    51.003894424            279,716      branch-misses                                                 (44.48%)
    51.003894424        241,641,502      instructions              #    1.85  insn per cycle           (52.41%)
    51.003894424        130,443,211      cycles                                                        (47.53%)
    51.003894424          2,510,068      L1-icache-load-misses                                         (39.65%)
    51.003894424         68,274,136      L1-dcache-loads                                               (39.65%)
    51.003894424          1,445,161      L1-dcache-load-misses     #    2.12% of all L1-dcache accesses  (39.65%)
    51.003894424            116,494      L2-loads                                                      (31.73%)
    51.003894424              5,175      L2-load-misses            #    4.37% of all LL-cache accesses  (31.72%)
    51.003894424            120,421      LLC-loads                                                     (36.59%)
    51.003894424              8,527      LLC-load-misses           #    7.20% of all LL-cache accesses  (44.48%)
    51.054189938        107,003,062      mem_inst_retired.any                                          (39.83%)
    51.054189938            230,851      branch-misses                                                 (44.33%)
    51.054189938        199,845,637      instructions              #    1.54  insn per cycle           (52.28%)
    51.054189938        130,089,080      cycles                                                        (52.29%)
    51.054189938          2,384,635      L1-icache-load-misses                                         (52.24%)
    51.054189938         72,449,136      L1-dcache-loads                                               (44.29%)
    51.054189938          1,218,382      L1-dcache-load-misses     #    1.68% of all L1-dcache accesses  (39.76%)
    51.054189938            109,838      L2-loads                                                      (31.80%)
    51.054189938              5,482      L2-load-misses            #    4.98% of all LL-cache accesses  (31.81%)
    51.054189938            110,240      LLC-loads                                                     (31.81%)
    51.054189938              5,504      LLC-load-misses           #    5.00% of all LL-cache accesses  (31.84%)
    51.104606999        103,087,807      mem_inst_retired.any                                          (31.74%)
    51.104606999            280,368      branch-misses                                                 (35.18%)
    51.104606999        232,577,818      instructions              #    1.78  insn per cycle           (51.04%)
    51.104606999        130,346,191      cycles                                                        (52.39%)
    51.104606999          2,558,019      L1-icache-load-misses                                         (52.39%)
    51.104606999         71,415,727      L1-dcache-loads                                               (52.39%)
    51.104606999          1,284,999      L1-dcache-load-misses     #    1.80% of all L1-dcache accesses  (48.98%)
    51.104606999            160,187      L2-loads                                                      (31.74%)
    51.104606999              3,572      L2-load-misses            #    2.32% of all LL-cache accesses  (31.74%)
    51.104606999            147,898      LLC-loads                                                     (31.74%)
    51.104606999              4,105      LLC-load-misses           #    2.66% of all LL-cache accesses  (31.74%)
    51.155044270        114,373,560      mem_inst_retired.any                                          (31.72%)
    51.155044270            270,688      branch-misses                                                 (31.72%)
    51.155044270        251,313,146      instructions              #    1.93  insn per cycle           (39.65%)
    51.155044270        130,496,300      cycles                                                        (46.23%)
    51.155044270          2,187,108      L1-icache-load-misses                                         (52.41%)
    51.155044270         83,957,794      L1-dcache-loads                                               (52.42%)
    51.155044270          1,118,582      L1-dcache-load-misses     #    1.33% of all L1-dcache accesses  (52.42%)
    51.155044270            121,803      L2-loads                                                      (37.93%)
    51.155044270              3,624      L2-load-misses            #    2.80% of all LL-cache accesses  (31.73%)
    51.155044270            137,491      LLC-loads                                                     (31.72%)
    51.155044270              5,980      LLC-load-misses           #    4.61% of all LL-cache accesses  (31.72%)
    51.205480386        112,050,406      mem_inst_retired.any                                          (31.72%)
    51.205480386            275,729      branch-misses                                                 (31.72%)
    51.205480386        220,270,200      instructions              #    1.69  insn per cycle           (39.65%)
    51.205480386        130,416,907      cycles                                                        (39.65%)
    51.205480386          2,441,485      L1-icache-load-misses                                         (41.39%)
    51.205480386         69,743,401      L1-dcache-loads                                               (49.32%)
    51.205480386          1,229,368      L1-dcache-load-misses     #    1.76% of all L1-dcache accesses  (52.41%)
    51.205480386            128,533      L2-loads                                                      (44.49%)
    51.205480386              6,884      L2-load-misses            #    5.25% of all LL-cache accesses  (42.77%)
    51.205480386            133,592      LLC-loads                                                     (34.84%)
    51.205480386              8,066      LLC-load-misses           #    6.15% of all LL-cache accesses  (31.73%)
    51.255795804        109,268,887      mem_inst_retired.any                                          (31.80%)
    51.255795804            266,335      branch-misses                                                 (31.80%)
    51.255795804        193,531,303      instructions              #    1.49  insn per cycle           (39.74%)
    51.255795804        130,067,399      cycles                                                        (39.74%)
    51.255795804          2,166,386      L1-icache-load-misses                                         (39.74%)
    51.255795804         56,370,746      L1-dcache-loads                                               (39.74%)
    51.255795804          1,400,791      L1-dcache-load-misses     #    2.48% of all L1-dcache accesses  (44.59%)
    51.255795804            156,040      L2-loads                                                      (44.35%)
    51.255795804              7,831      L2-load-misses            #    4.95% of all LL-cache accesses  (44.36%)
    51.255795804            160,127      LLC-loads                                                     (44.36%)
    51.255795804              8,561      LLC-load-misses           #    5.42% of all LL-cache accesses  (39.53%)
    51.306215141        102,840,506      mem_inst_retired.any                                          (44.21%)
    51.306215141            258,406      branch-misses                                                 (36.28%)
    51.306215141        219,013,955      instructions              #    1.68  insn per cycle           (44.22%)
    51.306215141        130,322,992      cycles                                                        (39.67%)
    51.306215141          1,988,376      L1-icache-load-misses                                         (39.65%)
    51.306215141         62,559,557      L1-dcache-loads                                               (39.65%)
    51.306215141          1,281,890      L1-dcache-load-misses     #    2.05% of all L1-dcache accesses  (39.65%)
    51.306215141            193,477      L2-loads                                                      (31.96%)
    51.306215141              6,641      L2-load-misses            #    3.69% of all LL-cache accesses  (39.92%)
    51.306215141            166,201      LLC-loads                                                     (44.47%)
    51.306215141              5,199      LLC-load-misses           #    2.89% of all LL-cache accesses  (44.47%)
    51.356512183        103,871,579      mem_inst_retired.any                                          (44.33%)
    51.356512183            268,975      branch-misses                                                 (44.33%)
    51.356512183        206,143,649      instructions              #    1.59  insn per cycle           (52.28%)
    51.356512183        130,014,352      cycles                                                        (48.88%)
    51.356512183          2,718,031      L1-icache-load-misses                                         (40.94%)
    51.356512183         62,976,176      L1-dcache-loads                                               (39.76%)
    51.356512183          1,561,486      L1-dcache-load-misses     #    2.48% of all L1-dcache accesses  (39.76%)
    51.356512183            185,438      L2-loads                                                      (31.81%)
    51.356512183              4,680      L2-load-misses            #    2.48% of all LL-cache accesses  (31.81%)
    51.356512183            192,052      LLC-loads                                                     (35.20%)
    51.356512183              5,502      LLC-load-misses           #    2.92% of all LL-cache accesses  (43.14%)
    51.406807188        107,252,738      mem_inst_retired.any                                          (38.61%)
    51.406807188            253,456      branch-misses                                                 (44.34%)
    51.406807188        222,902,865      instructions              #    1.71  insn per cycle           (52.29%)
    51.406807188        130,074,748      cycles                                                        (52.29%)
    51.406807188          2,322,442      L1-icache-load-misses                                         (52.29%)
    51.406807188         69,067,097      L1-dcache-loads                                               (45.52%)
    51.406807188          1,251,742      L1-dcache-load-misses     #    1.81% of all L1-dcache accesses  (39.75%)
    51.406807188            133,653      L2-loads                                                      (31.80%)
    51.406807188             10,085      L2-load-misses            #    7.28% of all LL-cache accesses  (31.80%)
    51.406807188            143,231      LLC-loads                                                     (31.80%)
    51.406807188              7,633      LLC-load-misses           #    5.51% of all LL-cache accesses  (31.82%)
    51.457117697        105,970,278      mem_inst_retired.any                                          (31.80%)
    51.457117697            253,423      branch-misses                                                 (34.02%)
    51.457117697        230,821,540      instructions              #    1.77  insn per cycle           (49.92%)
    51.457117697        130,086,114      cycles                                                        (52.29%)
    51.457117697          2,371,356      L1-icache-load-misses                                         (52.29%)
    51.457117697         81,856,821      L1-dcache-loads                                               (52.29%)
    51.457117697          1,249,576      L1-dcache-load-misses     #    1.53% of all L1-dcache accesses  (50.09%)
    51.457117697            164,860      L2-loads                                                      (31.81%)
    51.457117697              6,363      L2-load-misses            #    4.09% of all LL-cache accesses  (31.81%)
    51.457117697            146,484      LLC-loads                                                     (31.81%)
    51.457117697              7,734      LLC-load-misses           #    4.97% of all LL-cache accesses  (31.80%)
    51.507421232         95,035,237      mem_inst_retired.any                                          (31.80%)
    51.507421232            225,055      branch-misses                                                 (31.80%)
    51.507421232        210,142,605      instructions              #    1.61  insn per cycle           (39.75%)
    51.507421232        130,132,235      cycles                                                        (45.34%)
    51.507421232          2,383,309      L1-icache-load-misses                                         (52.30%)
    51.507421232         75,375,380      L1-dcache-loads                                               (52.30%)
    51.507421232          1,163,996      L1-dcache-load-misses     #    1.54% of all L1-dcache accesses  (52.30%)
    51.507421232            147,836      L2-loads                                                      (38.78%)
    51.507421232              5,591      L2-load-misses            #    4.09% of all LL-cache accesses  (31.80%)
    51.507421232            125,886      LLC-loads                                                     (31.80%)
    51.507421232              5,111      LLC-load-misses           #    3.73% of all LL-cache accesses  (31.79%)
    51.557889970         91,634,031      mem_inst_retired.any                                          (31.70%)
    51.557889970            237,097      branch-misses                                                 (31.70%)
    51.557889970        194,044,444      instructions              #    1.49  insn per cycle           (39.62%)
    51.557889970        130,458,874      cycles                                                        (39.62%)
    51.557889970          2,376,726      L1-icache-load-misses                                         (40.61%)
    51.557889970         67,742,820      L1-dcache-loads                                               (48.54%)
    51.557889970          1,456,584      L1-dcache-load-misses     #    2.15% of all L1-dcache accesses  (52.45%)
    51.557889970            165,676      L2-loads                                                      (44.53%)
    51.557889970              5,975      L2-load-misses            #    3.46% of all LL-cache accesses  (43.56%)
    51.557889970            179,417      LLC-loads                                                     (35.64%)
    51.557889970              6,252      LLC-load-misses           #    3.62% of all LL-cache accesses  (31.70%)
    51.608318339        113,531,560      mem_inst_retired.any                                          (32.50%)
    51.608318339            302,537      branch-misses                                                 (31.73%)
    51.608318339        230,851,019      instructions              #    1.77  insn per cycle           (39.66%)
    51.608318339        130,408,018      cycles                                                        (39.67%)
    51.608318339          2,451,316      L1-icache-load-misses                                         (39.67%)
    51.608318339         77,119,653      L1-dcache-loads                                               (39.67%)
    51.608318339          1,341,469      L1-dcache-load-misses     #    1.74% of all L1-dcache accesses  (43.69%)
    51.608318339            162,094      L2-loads                                                      (43.68%)
    51.608318339              6,370      L2-load-misses            #    3.84% of all LL-cache accesses  (44.46%)
    51.608318339            169,446      LLC-loads                                                     (44.46%)
    51.608318339              8,101      LLC-load-misses           #    4.89% of all LL-cache accesses  (40.46%)
    51.658618903        115,573,269      mem_inst_retired.any                                          (44.34%)
    51.658618903            259,512      branch-misses                                                 (37.16%)
    51.658618903        222,638,529      instructions              #    1.71  insn per cycle           (45.12%)
    51.658618903        130,115,417      cycles                                                        (39.75%)
    51.658618903          2,102,122      L1-icache-load-misses                                         (39.75%)
    51.658618903         74,118,808      L1-dcache-loads                                               (39.75%)
    51.658618903          1,205,614      L1-dcache-load-misses     #    1.63% of all L1-dcache accesses  (39.76%)
    51.658618903            137,581      L2-loads                                                      (31.80%)
    51.658618903              6,566      L2-load-misses            #    4.81% of all LL-cache accesses  (38.97%)
    51.658618903            135,664      LLC-loads                                                     (44.34%)
    51.658618903              6,440      LLC-load-misses           #    4.71% of all LL-cache accesses  (44.34%)
#           time             counts unit events
    51.709046448        107,172,643      mem_inst_retired.any                                          (44.47%)
    51.709046448            263,072      branch-misses                                                 (44.47%)
    51.709046448        238,949,635      instructions              #    1.83  insn per cycle           (52.40%)
    51.709046448        130,382,742      cycles                                                        (49.82%)
    51.709046448          2,142,685      L1-icache-load-misses                                         (41.90%)
    51.709046448         79,679,870      L1-dcache-loads                                               (39.66%)
    51.709046448          1,195,600      L1-dcache-load-misses     #    1.50% of all L1-dcache accesses  (39.66%)
    51.709046448            117,550      L2-loads                                                      (31.73%)
    51.709046448              5,039      L2-load-misses            #    4.21% of all LL-cache accesses  (31.73%)
    51.709046448            122,016      LLC-loads                                                     (34.30%)
    51.709046448              4,589      LLC-load-misses           #    3.83% of all LL-cache accesses  (42.22%)
    51.759493891         82,059,673      mem_inst_retired.any                                          (37.43%)
    51.759493891            233,829      branch-misses                                                 (44.50%)
    51.759493891        195,382,549      instructions              #    1.50  insn per cycle           (52.43%)
    51.759493891        130,498,627      cycles                                                        (52.43%)
    51.759493891          2,594,441      L1-icache-load-misses                                         (52.42%)
    51.759493891         66,427,715      L1-dcache-loads                                               (46.73%)
    51.759493891          1,413,840      L1-dcache-load-misses     #    2.13% of all L1-dcache accesses  (39.64%)
    51.759493891            150,567      L2-loads                                                      (31.72%)
    51.759493891              9,814      L2-load-misses            #    6.05% of all LL-cache accesses  (31.72%)
    51.759493891            173,786      LLC-loads                                                     (31.72%)
    51.759493891              6,999      LLC-load-misses           #    4.32% of all LL-cache accesses  (31.72%)
    51.809807738         84,197,396      mem_inst_retired.any                                          (31.80%)
    51.809807738            256,710      branch-misses                                                 (32.66%)
    51.809807738        225,133,708      instructions              #    1.73  insn per cycle           (48.56%)
    51.809807738        130,086,403      cycles                                                        (52.30%)
    51.809807738          2,327,735      L1-icache-load-misses                                         (52.30%)
    51.809807738         75,854,078      L1-dcache-loads                                               (52.30%)
    51.809807738          1,404,854      L1-dcache-load-misses     #    1.85% of all L1-dcache accesses  (51.46%)
    51.809807738            199,286      L2-loads                                                      (31.80%)
    51.809807738              9,865      L2-load-misses            #    4.79% of all LL-cache accesses  (31.80%)
    51.809807738            212,514      LLC-loads                                                     (31.80%)
    51.809807738              6,748      LLC-load-misses           #    3.28% of all LL-cache accesses  (31.80%)
    51.860237199        105,572,165      mem_inst_retired.any                                          (31.73%)
    51.860237199            255,082      branch-misses                                                 (31.73%)
    51.860237199        213,859,385      instructions              #    1.64  insn per cycle           (39.66%)
    51.860237199        130,420,034      cycles                                                        (43.85%)
    51.860237199          2,447,865      L1-icache-load-misses                                         (51.78%)
    51.860237199         62,216,581      L1-dcache-loads                                               (52.41%)
    51.860237199          1,590,693      L1-dcache-load-misses     #    2.56% of all L1-dcache accesses  (52.41%)
    51.860237199            181,836      L2-loads                                                      (40.30%)
    51.860237199              6,170      L2-load-misses            #    3.63% of all LL-cache accesses  (32.37%)
    51.860237199            158,067      LLC-loads                                                     (31.73%)
    51.860237199              6,302      LLC-load-misses           #    3.71% of all LL-cache accesses  (31.73%)
    51.910681718        106,719,080      mem_inst_retired.any                                          (31.71%)
    51.910681718            258,995      branch-misses                                                 (31.71%)
    51.910681718        221,589,325      instructions              #    1.70  insn per cycle           (39.64%)
    51.910681718        130,447,731      cycles                                                        (39.64%)
    51.910681718          2,272,968      L1-icache-load-misses                                         (39.64%)
    51.910681718         76,358,232      L1-dcache-loads                                               (46.95%)
    51.910681718          1,162,951      L1-dcache-load-misses     #    1.52% of all L1-dcache accesses  (52.43%)
    51.910681718            132,598      L2-loads                                                      (44.50%)
    51.910681718              3,552      L2-load-misses            #    2.49% of all LL-cache accesses  (44.50%)
    51.910681718            152,210      LLC-loads                                                     (37.21%)
    51.910681718              3,830      LLC-load-misses           #    2.69% of all LL-cache accesses  (31.72%)
    51.961130607        110,778,268      mem_inst_retired.any                                          (34.10%)
    51.961130607            253,247      branch-misses                                                 (31.71%)
    51.961130607        238,156,949      instructions              #    1.82  insn per cycle           (39.64%)
    51.961130607        130,503,494      cycles                                                        (39.64%)
    51.961130607          2,389,896      L1-icache-load-misses                                         (39.64%)
    51.961130607         71,497,120      L1-dcache-loads                                               (39.64%)
    51.961130607          1,171,802      L1-dcache-load-misses     #    1.64% of all L1-dcache accesses  (42.10%)
    51.961130607            124,879      L2-loads                                                      (42.09%)
    51.961130607              6,304      L2-load-misses            #    4.97% of all LL-cache accesses  (44.49%)
    51.961130607            128,647      LLC-loads                                                     (44.50%)
    51.961130607              8,234      LLC-load-misses           #    6.50% of all LL-cache accesses  (42.07%)
    52.011560117         99,804,981      mem_inst_retired.any                                          (44.49%)
    52.011560117            260,070      branch-misses                                                 (38.94%)
    52.011560117        189,092,504      instructions              #    1.45  insn per cycle           (46.88%)
    52.011560117        130,366,889      cycles                                                        (39.65%)
    52.011560117          2,673,491      L1-icache-load-misses                                         (39.63%)
    52.011560117         69,730,095      L1-dcache-loads                                               (39.63%)
    52.011560117          1,270,604      L1-dcache-load-misses     #    1.82% of all L1-dcache accesses  (39.64%)
    52.011560117            148,323      L2-loads                                                      (31.71%)
    52.011560117              5,506      L2-load-misses            #    3.69% of all LL-cache accesses  (37.26%)
    52.011560117            150,292      LLC-loads                                                     (44.50%)
    52.011560117              5,822      LLC-load-misses           #    3.90% of all LL-cache accesses  (44.50%)
    52.061964961         87,201,864      mem_inst_retired.any                                          (44.45%)
    52.061964961            205,549      branch-misses                                                 (44.44%)
    52.061964961        181,247,018      instructions              #    1.39  insn per cycle           (52.38%)
    52.061964961        130,344,714      cycles                                                        (51.67%)
    52.061964961          2,489,608      L1-icache-load-misses                                         (43.75%)
    52.061964961         71,889,317      L1-dcache-loads                                               (39.68%)
    52.061964961          1,134,994      L1-dcache-load-misses     #    1.58% of all L1-dcache accesses  (39.68%)
    52.061964961            109,955      L2-loads                                                      (31.74%)
    52.061964961              9,544      L2-load-misses            #    8.54% of all LL-cache accesses  (31.75%)
    52.061964961            113,659      LLC-loads                                                     (32.44%)
    52.061964961              8,485      LLC-load-misses           #    7.59% of all LL-cache accesses  (40.36%)
    52.112415997        110,575,203      mem_inst_retired.any                                          (35.60%)
    52.112415997            277,128      branch-misses                                                 (43.53%)
    52.112415997        242,903,331      instructions              #    1.86  insn per cycle           (52.42%)
    52.112415997        130,372,241      cycles                                                        (52.42%)
    52.112415997          2,396,340      L1-icache-load-misses                                         (52.43%)
    52.112415997         78,936,872      L1-dcache-loads                                               (48.56%)
    52.112415997          1,167,099      L1-dcache-load-misses     #    1.48% of all L1-dcache accesses  (40.64%)
    52.112415997            140,787      L2-loads                                                      (31.72%)
    52.112415997             11,015      L2-load-misses            #    7.72% of all LL-cache accesses  (31.72%)
    52.112415997            144,524      LLC-loads                                                     (31.72%)
    52.112415997              8,655      LLC-load-misses           #    6.07% of all LL-cache accesses  (31.71%)
    52.162749713        119,183,188      mem_inst_retired.any                                          (31.79%)
    52.162749713            270,735      branch-misses                                                 (31.78%)
    52.162749713        231,079,516      instructions              #    1.78  insn per cycle           (46.71%)
    52.162749713        130,179,012      cycles                                                        (52.31%)
    52.162749713          2,718,081      L1-icache-load-misses                                         (52.32%)
    52.162749713         69,414,494      L1-dcache-loads                                               (52.32%)
    52.162749713          1,392,102      L1-dcache-load-misses     #    2.01% of all L1-dcache accesses  (52.32%)
    52.162749713            176,119      L2-loads                                                      (31.79%)
    52.162749713              9,304      L2-load-misses            #    5.17% of all LL-cache accesses  (31.79%)
    52.162749713            184,110      LLC-loads                                                     (31.79%)
    52.162749713              6,587      LLC-load-misses           #    3.66% of all LL-cache accesses  (31.79%)
    52.213185435        124,234,004      mem_inst_retired.any                                          (31.72%)
    52.213185435            276,016      branch-misses                                                 (31.72%)
    52.213185435        237,633,738      instructions              #    1.82  insn per cycle           (39.65%)
    52.213185435        130,448,852      cycles                                                        (41.98%)
    52.213185435          2,397,082      L1-icache-load-misses                                         (49.91%)
    52.213185435         73,786,933      L1-dcache-loads                                               (52.41%)
    52.213185435          1,332,027      L1-dcache-load-misses     #    1.81% of all L1-dcache accesses  (52.41%)
    52.213185435            138,027      L2-loads                                                      (42.17%)
    52.213185435              4,570      L2-load-misses            #    3.78% of all LL-cache accesses  (34.24%)
    52.213185435            103,640      LLC-loads                                                     (31.73%)
    52.213185435              6,521      LLC-load-misses           #    5.40% of all LL-cache accesses  (31.73%)
    52.263523093         99,997,171      mem_inst_retired.any                                          (31.78%)
    52.263523093            270,069      branch-misses                                                 (31.77%)
    52.263523093        190,315,523      instructions              #    1.46  insn per cycle           (39.72%)
    52.263523093        130,186,766      cycles                                                        (39.72%)
    52.263523093          3,022,095      L1-icache-load-misses                                         (39.72%)
    52.263523093         68,072,901      L1-dcache-loads                                               (45.16%)
    52.263523093          1,356,833      L1-dcache-load-misses     #    1.99% of all L1-dcache accesses  (52.34%)
    52.263523093            163,175      L2-loads                                                      (44.40%)
    52.263523093              7,166      L2-load-misses            #    4.29% of all LL-cache accesses  (44.40%)
    52.263523093            170,953      LLC-loads                                                     (38.98%)
    52.263523093              7,436      LLC-load-misses           #    4.45% of all LL-cache accesses  (31.78%)
    52.313972947        105,162,494      mem_inst_retired.any                                          (35.78%)
    52.313972947            285,967      branch-misses                                                 (31.72%)
    52.313972947        255,512,247      instructions              #    1.96  insn per cycle           (39.65%)
    52.313972947        130,444,183      cycles                                                        (39.65%)
    52.313972947          2,322,943      L1-icache-load-misses                                         (39.65%)
    52.313972947         72,401,738      L1-dcache-loads                                               (39.65%)
    52.313972947          1,238,735      L1-dcache-load-misses     #    1.71% of all L1-dcache accesses  (40.41%)
    52.313972947            126,747      L2-loads                                                      (40.41%)
    52.313972947              3,628      L2-load-misses            #    2.89% of all LL-cache accesses  (44.49%)
    52.313972947            124,515      LLC-loads                                                     (44.49%)
    52.313972947              5,588      LLC-load-misses           #    4.45% of all LL-cache accesses  (43.75%)
    52.364398488        109,425,334      mem_inst_retired.any                                          (44.47%)
    52.364398488            263,630      branch-misses                                                 (40.60%)
    52.364398488        218,126,478      instructions              #    1.67  insn per cycle           (48.54%)
    52.364398488        130,334,550      cycles                                                        (40.60%)
    52.364398488          2,605,967      L1-icache-load-misses                                         (39.66%)
    52.364398488         65,720,228      L1-dcache-loads                                               (39.66%)
    52.364398488          1,321,897      L1-dcache-load-misses     #    2.01% of all L1-dcache accesses  (39.66%)
    52.364398488            157,665      L2-loads                                                      (31.73%)
    52.364398488              6,353      L2-load-misses            #    3.92% of all LL-cache accesses  (35.59%)
    52.364398488            166,191      LLC-loads                                                     (43.51%)
    52.364398488              8,960      LLC-load-misses           #    5.53% of all LL-cache accesses  (44.47%)
    52.414844092        108,522,144      mem_inst_retired.any                                          (44.49%)
    52.414844092            278,929      branch-misses                                                 (44.48%)
    52.414844092        220,910,515      instructions              #    1.69  insn per cycle           (52.41%)
    52.414844092        130,459,661      cycles                                                        (52.44%)
    52.414844092          2,539,255      L1-icache-load-misses                                         (45.45%)
    52.414844092         78,250,586      L1-dcache-loads                                               (39.65%)
    52.414844092          1,279,566      L1-dcache-load-misses     #    1.64% of all L1-dcache accesses  (39.65%)
    52.414844092            163,945      L2-loads                                                      (31.72%)
    52.414844092             10,343      L2-load-misses            #    6.44% of all LL-cache accesses  (31.72%)
    52.414844092            157,336      LLC-loads                                                     (31.70%)
    52.414844092              9,308      LLC-load-misses           #    5.79% of all LL-cache accesses  (38.68%)
    52.465267117        113,200,935      mem_inst_retired.any                                          (33.88%)
    52.465267117            284,538      branch-misses                                                 (41.81%)
    52.465267117        252,353,251      instructions              #    1.94  insn per cycle           (52.40%)
    52.465267117        130,357,431      cycles                                                        (52.39%)
    52.465267117          2,299,182      L1-icache-load-misses                                         (52.40%)
    52.465267117         76,139,995      L1-dcache-loads                                               (50.28%)
    52.465267117          1,384,234      L1-dcache-load-misses     #    1.82% of all L1-dcache accesses  (42.35%)
    52.465267117            173,629      L2-loads                                                      (31.74%)
    52.465267117              7,931      L2-load-misses            #    4.69% of all LL-cache accesses  (31.74%)
    52.465267117            164,237      LLC-loads                                                     (31.74%)
    52.465267117              7,638      LLC-load-misses           #    4.52% of all LL-cache accesses  (31.73%)
    52.515576289        112,454,562      mem_inst_retired.any                                          (31.80%)
    52.515576289            260,622      branch-misses                                                 (31.80%)
    52.515576289        228,127,599      instructions              #    1.75  insn per cycle           (45.04%)
    52.515576289        130,140,785      cycles                                                        (52.29%)
    52.515576289          2,163,758      L1-icache-load-misses                                         (52.29%)
    52.515576289         74,901,235      L1-dcache-loads                                               (52.29%)
    52.515576289          1,315,221      L1-dcache-load-misses     #    1.76% of all L1-dcache accesses  (52.30%)
    52.515576289            139,751      L2-loads                                                      (31.81%)
    52.515576289              5,879      L2-load-misses            #    4.43% of all LL-cache accesses  (31.80%)
    52.515576289            125,930      LLC-loads                                                     (31.81%)
    52.515576289              9,150      LLC-load-misses           #    6.89% of all LL-cache accesses  (31.80%)
    52.566017992        111,252,992      mem_inst_retired.any                                          (31.72%)
    52.566017992            276,937      branch-misses                                                 (31.72%)
    52.566017992        222,991,950      instructions              #    1.71  insn per cycle           (39.65%)
    52.566017992        130,434,364      cycles                                                        (40.33%)
    52.566017992          2,789,874      L1-icache-load-misses                                         (48.26%)
    52.566017992         72,093,487      L1-dcache-loads                                               (52.42%)
    52.566017992          1,404,710      L1-dcache-load-misses     #    1.95% of all L1-dcache accesses  (52.42%)
    52.566017992            191,034      L2-loads                                                      (43.82%)
    52.566017992              5,380      L2-load-misses            #    2.87% of all LL-cache accesses  (35.89%)
    52.566017992            184,140      LLC-loads                                                     (31.72%)
    52.566017992              4,631      LLC-load-misses           #    2.47% of all LL-cache accesses  (31.72%)
    52.616476121        112,848,999      mem_inst_retired.any                                          (31.71%)
    52.616476121            282,634      branch-misses                                                 (31.71%)
    52.616476121        225,904,288      instructions              #    1.73  insn per cycle           (39.64%)
    52.616476121        130,484,369      cycles                                                        (39.63%)
    52.616476121          2,390,748      L1-icache-load-misses                                         (39.63%)
    52.616476121         67,089,938      L1-dcache-loads                                               (43.41%)
    52.616476121          1,239,171      L1-dcache-load-misses     #    1.85% of all L1-dcache accesses  (51.34%)
    52.616476121            168,700      L2-loads                                                      (44.51%)
    52.616476121              7,583      L2-load-misses            #    4.48% of all LL-cache accesses  (44.51%)
    52.616476121            170,198      LLC-loads                                                     (40.75%)
    52.616476121              7,266      LLC-load-misses           #    4.29% of all LL-cache accesses  (32.82%)
    52.666907525        103,997,383      mem_inst_retired.any                                          (37.63%)
    52.666907525            233,166      branch-misses                                                 (31.72%)
    52.666907525        208,947,656      instructions              #    1.60  insn per cycle           (39.65%)
    52.666907525        130,450,681      cycles                                                        (39.66%)
    52.666907525          2,360,237      L1-icache-load-misses                                         (39.66%)
    52.666907525         75,226,965      L1-dcache-loads                                               (39.65%)
    52.666907525          1,173,056      L1-dcache-load-misses     #    1.56% of all L1-dcache accesses  (39.66%)
    52.666907525            147,399      L2-loads                                                      (38.56%)
    52.666907525              3,677      L2-load-misses            #    2.39% of all LL-cache accesses  (44.48%)
    52.666907525            159,850      LLC-loads                                                     (44.48%)
    52.666907525              5,486      LLC-load-misses           #    3.57% of all LL-cache accesses  (44.47%)
    52.717206970        111,291,268      mem_inst_retired.any                                          (44.34%)
    52.717206970            270,925      branch-misses                                                 (42.31%)
    52.717206970        235,868,036      instructions              #    1.81  insn per cycle           (50.26%)
    52.717206970        130,088,882      cycles                                                        (42.31%)
    52.717206970          2,622,289      L1-icache-load-misses                                         (39.76%)
    52.717206970         78,504,498      L1-dcache-loads                                               (39.76%)
    52.717206970          1,389,949      L1-dcache-load-misses     #    1.77% of all L1-dcache accesses  (39.76%)
    52.717206970            188,375      L2-loads                                                      (31.80%)
    52.717206970              2,968      L2-load-misses            #    1.72% of all LL-cache accesses  (33.82%)
    52.717206970            156,334      LLC-loads                                                     (41.77%)
    52.717206970              4,084      LLC-load-misses           #    2.37% of all LL-cache accesses  (44.33%)
    52.767518482        105,997,414      mem_inst_retired.any                                          (44.35%)
    52.767518482            281,211      branch-misses                                                 (44.35%)
    52.767518482        225,287,467      instructions              #    1.73  insn per cycle           (52.30%)
    52.767518482        130,155,475      cycles                                                        (52.30%)
    52.767518482          2,631,465      L1-icache-load-misses                                         (46.90%)
    52.767518482         59,718,910      L1-dcache-loads                                               (39.75%)
    52.767518482          1,299,249      L1-dcache-load-misses     #    2.18% of all L1-dcache accesses  (39.75%)
    52.767518482            156,113      L2-loads                                                      (31.80%)
    52.767518482              5,455      L2-load-misses            #    3.52% of all LL-cache accesses  (31.80%)
    52.767518482            153,748      LLC-loads                                                     (31.80%)
    52.767518482              4,284      LLC-load-misses           #    2.77% of all LL-cache accesses  (37.18%)
    52.817836506        124,251,826      mem_inst_retired.any                                          (32.61%)
    52.817836506            281,271      branch-misses                                                 (40.55%)
    52.817836506        237,480,888      instructions              #    1.83  insn per cycle           (52.30%)
    52.817836506        130,118,508      cycles                                                        (52.30%)
    52.817836506          2,681,847      L1-icache-load-misses                                         (52.30%)
    52.817836506         62,976,858      L1-dcache-loads                                               (51.51%)
    52.817836506          1,699,956      L1-dcache-load-misses     #    2.70% of all L1-dcache accesses  (43.56%)
    52.817836506            204,691      L2-loads                                                      (31.80%)
    52.817836506              5,546      L2-load-misses            #    2.93% of all LL-cache accesses  (31.80%)
    52.817836506            173,565      LLC-loads                                                     (31.80%)
    52.817836506              7,289      LLC-load-misses           #    3.85% of all LL-cache accesses  (31.80%)
    52.868241489        103,585,827      mem_inst_retired.any                                          (31.74%)
    52.868241489            290,065      branch-misses                                                 (31.74%)
    52.868241489        223,654,939      instructions              #    1.71  insn per cycle           (43.83%)
    52.868241489        130,411,706      cycles                                                        (51.76%)
    52.868241489          2,678,928      L1-icache-load-misses                                         (52.38%)
    52.868241489         71,328,785      L1-dcache-loads                                               (52.38%)
    52.868241489          1,267,414      L1-dcache-load-misses     #    1.78% of all L1-dcache accesses  (52.38%)
    52.868241489            165,703      L2-loads                                                      (32.38%)
    52.868241489              5,972      L2-load-misses            #    3.48% of all LL-cache accesses  (31.74%)
    52.868241489            177,294      LLC-loads                                                     (31.75%)
    52.868241489              8,784      LLC-load-misses           #    5.12% of all LL-cache accesses  (31.75%)
    52.918572050        107,224,953      mem_inst_retired.any                                          (31.79%)
    52.918572050            257,717      branch-misses                                                 (31.78%)
    52.918572050        213,883,962      instructions              #    1.64  insn per cycle           (39.73%)
    52.918572050        130,208,245      cycles                                                        (39.73%)
    52.918572050          2,478,517      L1-icache-load-misses                                         (47.06%)
    52.918572050         72,905,243      L1-dcache-loads                                               (52.31%)
    52.918572050          1,427,189      L1-dcache-load-misses     #    1.96% of all L1-dcache accesses  (52.32%)
    52.918572050            178,201      L2-loads                                                      (44.37%)
    52.918572050              4,982      L2-load-misses            #    2.72% of all LL-cache accesses  (37.07%)
    52.918572050            188,350      LLC-loads                                                     (31.79%)
    52.918572050              4,969      LLC-load-misses           #    2.71% of all LL-cache accesses  (31.79%)
#           time             counts unit events
    52.968948732         91,424,255      mem_inst_retired.any                                          (31.76%)
    52.968948732            288,871      branch-misses                                                 (31.76%)
    52.968948732        188,846,688      instructions              #    1.45  insn per cycle           (39.70%)
    52.968948732        130,226,036      cycles                                                        (39.69%)
    52.968948732          2,373,096      L1-icache-load-misses                                         (39.69%)
    52.968948732         56,201,779      L1-dcache-loads                                               (42.38%)
    52.968948732          1,297,476      L1-dcache-load-misses     #    2.31% of all L1-dcache accesses  (50.32%)
    52.968948732            169,136      L2-loads                                                      (44.42%)
    52.968948732              4,772      L2-load-misses            #    2.53% of all LL-cache accesses  (44.42%)
    52.968948732            207,431      LLC-loads                                                     (41.76%)
    52.968948732              7,601      LLC-load-misses           #    4.04% of all LL-cache accesses  (33.82%)
    53.019364474         96,439,307      mem_inst_retired.any                                          (38.55%)
    53.019364474            261,270      branch-misses                                                 (31.73%)
    53.019364474        210,799,369      instructions              #    1.62  insn per cycle           (39.67%)
    53.019364474        130,374,340      cycles                                                        (39.67%)
    53.019364474          2,664,582      L1-icache-load-misses                                         (39.66%)
    53.019364474         76,975,114      L1-dcache-loads                                               (39.66%)
    53.019364474          1,407,343      L1-dcache-load-misses     #    1.83% of all L1-dcache accesses  (39.67%)
    53.019364474            162,566      L2-loads                                                      (37.63%)
    53.019364474              6,847      L2-load-misses            #    4.14% of all LL-cache accesses  (44.47%)
    53.019364474            168,343      LLC-loads                                                     (44.47%)
    53.019364474              5,748      LLC-load-misses           #    3.47% of all LL-cache accesses  (44.47%)
    53.069806502        110,659,664      mem_inst_retired.any                                          (44.49%)
    53.069806502            264,862      branch-misses                                                 (43.38%)
    53.069806502        238,108,504      instructions              #    1.83  insn per cycle           (51.31%)
    53.069806502        130,430,369      cycles                                                        (43.38%)
    53.069806502          2,480,358      L1-icache-load-misses                                         (39.65%)
    53.069806502         71,971,881      L1-dcache-loads                                               (39.64%)
    53.069806502          1,193,238      L1-dcache-load-misses     #    1.66% of all L1-dcache accesses  (39.65%)
    53.069806502            121,435      L2-loads                                                      (31.72%)
    53.069806502              7,481      L2-load-misses            #    6.26% of all LL-cache accesses  (32.81%)
    53.069806502            117,391      LLC-loads                                                     (40.74%)
    53.069806502              6,253      LLC-load-misses           #    5.24% of all LL-cache accesses  (44.49%)
    53.120117237        122,622,548      mem_inst_retired.any                                          (43.97%)
    53.120117237            271,444      branch-misses                                                 (44.34%)
    53.120117237        243,349,257      instructions              #    1.87  insn per cycle           (52.29%)
    53.120117237        130,098,294      cycles                                                        (52.29%)
    53.120117237          2,081,516      L1-icache-load-misses                                         (48.10%)
    53.120117237         74,254,318      L1-dcache-loads                                               (40.15%)
    53.120117237          1,248,884      L1-dcache-load-misses     #    1.68% of all L1-dcache accesses  (39.75%)
    53.120117237            144,361      L2-loads                                                      (31.80%)
    53.120117237              4,816      L2-load-misses            #    3.15% of all LL-cache accesses  (31.80%)
    53.120117237            161,581      LLC-loads                                                     (31.80%)
    53.120117237              6,124      LLC-load-misses           #    4.00% of all LL-cache accesses  (35.99%)
    53.170559650        112,334,450      mem_inst_retired.any                                          (31.72%)
    53.170559650            254,578      branch-misses                                                 (39.28%)
    53.170559650        222,829,467      instructions              #    1.71  insn per cycle           (52.42%)
    53.170559650        130,458,877      cycles                                                        (52.42%)
    53.170559650          2,561,993      L1-icache-load-misses                                         (52.42%)
    53.170559650         73,367,369      L1-dcache-loads                                               (52.42%)
    53.170559650          1,169,430      L1-dcache-load-misses     #    1.59% of all L1-dcache accesses  (44.88%)
    53.170559650            141,353      L2-loads                                                      (31.72%)
    53.170559650              8,070      L2-load-misses            #    6.02% of all LL-cache accesses  (31.72%)
    53.170559650            126,896      LLC-loads                                                     (31.72%)
    53.170559650              5,936      LLC-load-misses           #    4.43% of all LL-cache accesses  (31.72%)
    53.220860844        108,064,035      mem_inst_retired.any                                          (31.81%)
    53.220860844            259,958      branch-misses                                                 (31.81%)
    53.220860844        224,422,887      instructions              #    1.73  insn per cycle           (42.48%)
    53.220860844        130,046,837      cycles                                                        (50.43%)
    53.220860844          2,353,163      L1-icache-load-misses                                         (52.28%)
    53.220860844         71,737,131      L1-dcache-loads                                               (52.28%)
    53.220860844          1,233,810      L1-dcache-load-misses     #    1.72% of all L1-dcache accesses  (52.28%)
    53.220860844            123,255      L2-loads                                                      (33.68%)
    53.220860844              5,987      L2-load-misses            #    5.05% of all LL-cache accesses  (31.81%)
    53.220860844            113,643      LLC-loads                                                     (31.81%)
    53.220860844              4,836      LLC-load-misses           #    4.08% of all LL-cache accesses  (31.82%)
    53.271170194         91,580,983      mem_inst_retired.any                                          (31.80%)
    53.271170194            262,067      branch-misses                                                 (31.80%)
    53.271170194        182,746,621      instructions              #    1.40  insn per cycle           (39.75%)
    53.271170194        130,082,095      cycles                                                        (39.75%)
    53.271170194          2,815,272      L1-icache-load-misses                                         (45.84%)
    53.271170194         63,751,829      L1-dcache-loads                                               (52.30%)
    53.271170194          1,373,284      L1-dcache-load-misses     #    2.15% of all L1-dcache accesses  (52.30%)
    53.271170194            188,301      L2-loads                                                      (44.36%)
    53.271170194              8,655      L2-load-misses            #    4.26% of all LL-cache accesses  (38.27%)
    53.271170194            217,961      LLC-loads                                                     (31.80%)
    53.271170194              9,912      LLC-load-misses           #    4.88% of all LL-cache accesses  (31.80%)
    53.321473537         87,916,575      mem_inst_retired.any                                          (31.80%)
    53.321473537            241,354      branch-misses                                                 (31.80%)
    53.321473537        180,501,045      instructions              #    1.39  insn per cycle           (39.75%)
    53.321473537        130,054,306      cycles                                                        (39.75%)
    53.321473537          2,438,643      L1-icache-load-misses                                         (39.75%)
    53.321473537         63,829,798      L1-dcache-loads                                               (41.26%)
    53.321473537          1,477,822      L1-dcache-load-misses     #    2.32% of all L1-dcache accesses  (49.21%)
    53.321473537            153,168      L2-loads                                                      (44.34%)
    53.321473537              5,257      L2-load-misses            #    3.41% of all LL-cache accesses  (44.34%)
    53.321473537            154,836      LLC-loads                                                     (42.86%)
    53.321473537              5,093      LLC-load-misses           #    3.31% of all LL-cache accesses  (34.91%)
    53.371889306        103,418,678      mem_inst_retired.any                                          (39.59%)
    53.371889306            269,419      branch-misses                                                 (31.73%)
    53.371889306        237,864,065      instructions              #    1.82  insn per cycle           (39.66%)
    53.371889306        130,384,842      cycles                                                        (39.66%)
    53.371889306          2,337,167      L1-icache-load-misses                                         (39.67%)
    53.371889306         72,762,544      L1-dcache-loads                                               (39.67%)
    53.371889306          1,421,311      L1-dcache-load-misses     #    1.95% of all L1-dcache accesses  (39.67%)
    53.371889306            187,355      L2-loads                                                      (36.59%)
    53.371889306              7,477      L2-load-misses            #    4.20% of all LL-cache accesses  (44.47%)
    53.371889306            168,818      LLC-loads                                                     (44.46%)
    53.371889306              8,228      LLC-load-misses           #    4.62% of all LL-cache accesses  (44.47%)
    53.422352377         91,836,183      mem_inst_retired.any                                          (44.52%)
    53.422352377            275,672      branch-misses                                                 (44.45%)
    53.422352377        196,567,192      instructions              #    1.51  insn per cycle           (52.38%)
    53.422352377        130,433,880      cycles                                                        (44.46%)
    53.422352377          3,013,053      L1-icache-load-misses                                         (39.62%)
    53.422352377         60,987,968      L1-dcache-loads                                               (39.62%)
    53.422352377          1,530,853      L1-dcache-load-misses     #    2.51% of all L1-dcache accesses  (39.62%)
    53.422352377            192,363      L2-loads                                                      (31.69%)
    53.422352377             11,429      L2-load-misses            #    5.68% of all LL-cache accesses  (31.77%)
    53.422352377            210,248      LLC-loads                                                     (39.69%)
    53.422352377             11,423      LLC-load-misses           #    5.67% of all LL-cache accesses  (44.52%)
    53.472776002         98,831,615      mem_inst_retired.any                                          (42.79%)
    53.472776002            268,211      branch-misses                                                 (44.46%)
    53.472776002        226,850,675      instructions              #    1.74  insn per cycle           (52.40%)
    53.472776002        130,377,407      cycles                                                        (52.40%)
    53.472776002          2,497,166      L1-icache-load-misses                                         (49.30%)
    53.472776002         71,977,954      L1-dcache-loads                                               (41.37%)
    53.472776002          1,273,150      L1-dcache-load-misses     #    1.77% of all L1-dcache accesses  (39.67%)
    53.472776002            198,061      L2-loads                                                      (31.73%)
    53.472776002              8,470      L2-load-misses            #    4.70% of all LL-cache accesses  (31.73%)
    53.472776002            162,736      LLC-loads                                                     (31.73%)
    53.472776002              7,745      LLC-load-misses           #    4.29% of all LL-cache accesses  (34.82%)
    53.523214654        104,389,783      mem_inst_retired.any                                          (31.72%)
    53.523214654            265,165      branch-misses                                                 (37.96%)
    53.523214654        221,299,898      instructions              #    1.70  insn per cycle           (52.41%)
    53.523214654        130,449,538      cycles                                                        (52.41%)
    53.523214654          2,429,497      L1-icache-load-misses                                         (52.41%)
    53.523214654         70,243,111      L1-dcache-loads                                               (52.41%)
    53.523214654          1,233,510      L1-dcache-load-misses     #    1.76% of all L1-dcache accesses  (46.20%)
    53.523214654            147,697      L2-loads                                                      (31.73%)
    53.523214654              7,637      L2-load-misses            #    5.24% of all LL-cache accesses  (31.73%)
    53.523214654            143,645      LLC-loads                                                     (31.72%)
    53.523214654              7,067      LLC-load-misses           #    4.85% of all LL-cache accesses  (31.72%)
    53.573615425         99,082,350      mem_inst_retired.any                                          (31.75%)
    53.573615425            289,884      branch-misses                                                 (31.74%)
    53.573615425        186,886,837      instructions              #    1.43  insn per cycle           (41.09%)
    53.573615425        130,309,170      cycles                                                        (49.02%)
    53.573615425          2,914,078      L1-icache-load-misses                                         (52.38%)
    53.573615425         66,536,530      L1-dcache-loads                                               (52.38%)
    53.573615425          1,445,477      L1-dcache-load-misses     #    2.17% of all L1-dcache accesses  (52.38%)
    53.573615425            170,559      L2-loads                                                      (35.12%)
    53.573615425              4,454      L2-load-misses            #    2.41% of all LL-cache accesses  (31.74%)
    53.573615425            199,097      LLC-loads                                                     (31.75%)
    53.573615425              8,164      LLC-load-misses           #    4.42% of all LL-cache accesses  (31.75%)
    53.624085755         86,022,243      mem_inst_retired.any                                          (31.70%)
    53.624085755            243,638      branch-misses                                                 (31.70%)
    53.624085755        196,846,274      instructions              #    1.51  insn per cycle           (39.63%)
    53.624085755        130,487,198      cycles                                                        (39.62%)
    53.624085755          2,581,942      L1-icache-load-misses                                         (44.20%)
    53.624085755         72,695,526      L1-dcache-loads                                               (52.12%)
    53.624085755          1,252,951      L1-dcache-load-misses     #    1.72% of all L1-dcache accesses  (52.44%)
    53.624085755            137,299      L2-loads                                                      (44.52%)
    53.624085755              8,009      L2-load-misses            #    5.18% of all LL-cache accesses  (39.96%)
    53.624085755            171,970      LLC-loads                                                     (32.04%)
    53.624085755              8,926      LLC-load-misses           #    5.77% of all LL-cache accesses  (31.71%)
    53.674511171        104,582,276      mem_inst_retired.any                                          (31.73%)
    53.674511171            247,964      branch-misses                                                 (31.73%)
    53.674511171        214,596,858      instructions              #    1.65  insn per cycle           (39.66%)
    53.674511171        130,412,966      cycles                                                        (39.66%)
    53.674511171          2,379,617      L1-icache-load-misses                                         (39.66%)
    53.674511171         67,194,114      L1-dcache-loads                                               (39.66%)
    53.674511171          1,342,047      L1-dcache-load-misses     #    2.00% of all L1-dcache accesses  (47.27%)
    53.674511171            176,352      L2-loads                                                      (44.47%)
    53.674511171              7,253      L2-load-misses            #    4.67% of all LL-cache accesses  (44.47%)
    53.674511171            134,236      LLC-loads                                                     (44.47%)
    53.674511171              5,130      LLC-load-misses           #    3.30% of all LL-cache accesses  (36.88%)
    53.724835257         88,487,455      mem_inst_retired.any                                          (41.54%)
    53.724835257            252,367      branch-misses                                                 (33.60%)
    53.724835257        216,445,659      instructions              #    1.66  insn per cycle           (41.55%)
    53.724835257        130,153,962      cycles                                                        (39.74%)
    53.724835257          2,306,408      L1-icache-load-misses                                         (39.74%)
    53.724835257         74,212,292      L1-dcache-loads                                               (39.74%)
    53.724835257          1,467,674      L1-dcache-load-misses     #    1.98% of all L1-dcache accesses  (39.74%)
    53.724835257            208,003      L2-loads                                                      (34.59%)
    53.724835257              6,789      L2-load-misses            #    3.38% of all LL-cache accesses  (42.53%)
    53.724835257            194,020      LLC-loads                                                     (44.36%)
    53.724835257              5,916      LLC-load-misses           #    2.94% of all LL-cache accesses  (44.36%)
    53.775268339        102,841,788      mem_inst_retired.any                                          (44.49%)
    53.775268339            245,356      branch-misses                                                 (44.47%)
    53.775268339        216,074,086      instructions              #    1.66  insn per cycle           (52.41%)
    53.775268339        130,394,788      cycles                                                        (46.29%)
    53.775268339          2,292,441      L1-icache-load-misses                                         (39.65%)
    53.775268339         77,718,361      L1-dcache-loads                                               (39.65%)
    53.775268339          1,183,929      L1-dcache-load-misses     #    1.52% of all L1-dcache accesses  (39.66%)
    53.775268339            109,944      L2-loads                                                      (31.73%)
    53.775268339              7,797      L2-load-misses            #    6.92% of all LL-cache accesses  (31.73%)
    53.775268339            115,542      LLC-loads                                                     (37.83%)
    53.775268339              4,370      LLC-load-misses           #    3.88% of all LL-cache accesses  (44.48%)
    53.825728904        117,621,970      mem_inst_retired.any                                          (40.94%)
    53.825728904            271,600      branch-misses                                                 (44.51%)
    53.825728904        223,487,502      instructions              #    1.71  insn per cycle           (52.44%)
    53.825728904        130,491,397      cycles                                                        (52.44%)
    53.825728904          2,383,634      L1-icache-load-misses                                         (51.15%)
    53.825728904         77,383,583      L1-dcache-loads                                               (43.23%)
    53.825728904          1,203,902      L1-dcache-load-misses     #    1.56% of all L1-dcache accesses  (39.63%)
    53.825728904            151,586      L2-loads                                                      (31.71%)
    53.825728904              9,173      L2-load-misses            #    6.29% of all LL-cache accesses  (31.71%)
    53.825728904            140,275      LLC-loads                                                     (31.71%)
    53.825728904              8,441      LLC-load-misses           #    5.78% of all LL-cache accesses  (32.98%)
    53.876140535        116,630,361      mem_inst_retired.any                                          (31.74%)
    53.876140535            275,109      branch-misses                                                 (36.10%)
    53.876140535        242,504,228      instructions              #    1.86  insn per cycle           (51.96%)
    53.876140535        130,366,954      cycles                                                        (52.38%)
    53.876140535          2,207,936      L1-icache-load-misses                                         (52.38%)
    53.876140535         73,468,484      L1-dcache-loads                                               (52.39%)
    53.876140535          1,365,247      L1-dcache-load-misses     #    1.86% of all L1-dcache accesses  (48.05%)
    53.876140535            134,779      L2-loads                                                      (31.75%)
    53.876140535              9,872      L2-load-misses            #    7.56% of all LL-cache accesses  (31.74%)
    53.876140535            126,518      LLC-loads                                                     (31.74%)
    53.876140535             10,153      LLC-load-misses           #    7.77% of all LL-cache accesses  (31.74%)
    53.926499214        106,701,136      mem_inst_retired.any                                          (31.77%)
    53.926499214            246,000      branch-misses                                                 (31.77%)
    53.926499214        209,917,342      instructions              #    1.61  insn per cycle           (39.71%)
    53.926499214        130,239,273      cycles                                                        (47.23%)
    53.926499214          2,492,604      L1-icache-load-misses                                         (52.34%)
    53.926499214         76,527,816      L1-dcache-loads                                               (52.34%)
    53.926499214          1,417,679      L1-dcache-load-misses     #    1.85% of all L1-dcache accesses  (52.34%)
    53.926499214            169,926      L2-loads                                                      (36.90%)
    53.926499214              6,235      L2-load-misses            #    3.83% of all LL-cache accesses  (31.77%)
    53.926499214            155,572      LLC-loads                                                     (31.77%)
    53.926499214              5,114      LLC-load-misses           #    3.14% of all LL-cache accesses  (31.77%)
    53.976935482         87,060,451      mem_inst_retired.any                                          (31.72%)
    53.976935482            262,288      branch-misses                                                 (31.72%)
    53.976935482        189,386,186      instructions              #    1.45  insn per cycle           (39.65%)
    53.976935482        130,383,190      cycles                                                        (39.65%)
    53.976935482          2,190,422      L1-icache-load-misses                                         (42.48%)
    53.976935482         79,716,419      L1-dcache-loads                                               (50.41%)
    53.976935482          1,155,578      L1-dcache-load-misses     #    1.45% of all L1-dcache accesses  (52.42%)
    53.976935482            148,317      L2-loads                                                      (44.49%)
    53.976935482              8,135      L2-load-misses            #    5.03% of all LL-cache accesses  (41.68%)
    53.976935482            175,032      LLC-loads                                                     (33.75%)
    53.976935482             12,388      LLC-load-misses           #    7.66% of all LL-cache accesses  (31.72%)
    54.027381214         92,523,646      mem_inst_retired.any                                          (31.72%)
    54.027381214            245,584      branch-misses                                                 (31.72%)
    54.027381214        227,459,890      instructions              #    1.74  insn per cycle           (39.64%)
    54.027381214        130,525,086      cycles                                                        (39.65%)
    54.027381214          2,219,037      L1-icache-load-misses                                         (39.65%)
    54.027381214         78,739,900      L1-dcache-loads                                               (39.65%)
    54.027381214          1,234,718      L1-dcache-load-misses     #    1.57% of all L1-dcache accesses  (45.56%)
    54.027381214            156,561      L2-loads                                                      (44.50%)
    54.027381214              6,960      L2-load-misses            #    4.67% of all LL-cache accesses  (44.50%)
    54.027381214            141,527      LLC-loads                                                     (44.49%)
    54.027381214              2,119      LLC-load-misses           #    1.42% of all LL-cache accesses  (38.59%)
    54.077830635        108,898,781      mem_inst_retired.any                                          (43.41%)
    54.077830635            259,136      branch-misses                                                 (35.49%)
    54.077830635        202,878,839      instructions              #    1.56  insn per cycle           (43.42%)
    54.077830635        130,445,280      cycles                                                        (39.64%)
    54.077830635          2,860,146      L1-icache-load-misses                                         (39.64%)
    54.077830635         68,360,602      L1-dcache-loads                                               (39.64%)
    54.077830635          1,377,021      L1-dcache-load-misses     #    2.01% of all L1-dcache accesses  (39.64%)
    54.077830635            163,820      L2-loads                                                      (32.78%)
    54.077830635              7,177      L2-load-misses            #    4.31% of all LL-cache accesses  (40.71%)
    54.077830635            168,918      LLC-loads                                                     (44.50%)
    54.077830635              6,853      LLC-load-misses           #    4.12% of all LL-cache accesses  (44.50%)
    54.128279141        120,520,699      mem_inst_retired.any                                          (44.49%)
    54.128279141            286,760      branch-misses                                                 (44.49%)
    54.128279141        241,592,744      instructions              #    1.85  insn per cycle           (52.42%)
    54.128279141        130,417,768      cycles                                                        (48.27%)
    54.128279141          2,404,739      L1-icache-load-misses                                         (40.35%)
    54.128279141         78,539,014      L1-dcache-loads                                               (39.64%)
    54.128279141          1,191,262      L1-dcache-load-misses     #    1.52% of all L1-dcache accesses  (39.65%)
    54.128279141            117,826      L2-loads                                                      (31.72%)
    54.128279141              4,666      L2-load-misses            #    3.73% of all LL-cache accesses  (31.72%)
    54.128279141            132,577      LLC-loads                                                     (35.85%)
    54.128279141              4,463      LLC-load-misses           #    3.56% of all LL-cache accesses  (43.78%)
    54.178712135        108,013,508      mem_inst_retired.any                                          (38.96%)
    54.178712135            267,196      branch-misses                                                 (44.48%)
    54.178712135        230,971,071      instructions              #    1.77  insn per cycle           (52.41%)
    54.178712135        130,465,737      cycles                                                        (52.42%)
    54.178712135          2,438,020      L1-icache-load-misses                                         (52.42%)
    54.178712135         72,439,456      L1-dcache-loads                                               (45.20%)
    54.178712135          1,353,517      L1-dcache-load-misses     #    1.87% of all L1-dcache accesses  (39.66%)
    54.178712135            163,389      L2-loads                                                      (31.73%)
    54.178712135              5,027      L2-load-misses            #    2.93% of all LL-cache accesses  (31.72%)
    54.178712135            179,346      LLC-loads                                                     (31.72%)
    54.178712135              6,248      LLC-load-misses           #    3.65% of all LL-cache accesses  (31.72%)
#           time             counts unit events
    54.229156985        106,226,861      mem_inst_retired.any                                          (31.72%)
    54.229156985            257,224      branch-misses                                                 (34.12%)
    54.229156985        214,685,299      instructions              #    1.65  insn per cycle           (49.98%)
    54.229156985        130,417,837      cycles                                                        (52.42%)
    54.229156985          2,507,890      L1-icache-load-misses                                         (52.42%)
    54.229156985         73,954,786      L1-dcache-loads                                               (52.42%)
    54.229156985          1,359,434      L1-dcache-load-misses     #    1.84% of all L1-dcache accesses  (50.04%)
    54.229156985            158,719      L2-loads                                                      (31.72%)
    54.229156985              5,576      L2-load-misses            #    3.55% of all LL-cache accesses  (31.72%)
    54.229156985            155,293      LLC-loads                                                     (31.72%)
    54.229156985              6,293      LLC-load-misses           #    4.01% of all LL-cache accesses  (31.72%)
    54.279634503         97,248,205      mem_inst_retired.any                                          (31.70%)
    54.279634503            241,581      branch-misses                                                 (31.70%)
    54.279634503        210,375,953      instructions              #    1.61  insn per cycle           (39.62%)
    54.279634503        130,611,019      cycles                                                        (45.10%)
    54.279634503          2,623,787      L1-icache-load-misses                                         (52.45%)
    54.279634503         72,472,836      L1-dcache-loads                                               (52.45%)
    54.279634503          1,261,947      L1-dcache-load-misses     #    1.74% of all L1-dcache accesses  (52.45%)
    54.279634503            141,298      L2-loads                                                      (39.07%)
    54.279634503              3,078      L2-load-misses            #    2.24% of all LL-cache accesses  (31.70%)
    54.279634503            133,629      LLC-loads                                                     (31.70%)
    54.279634503              5,902      LLC-load-misses           #    4.29% of all LL-cache accesses  (31.70%)
    54.330084227        114,609,010      mem_inst_retired.any                                          (31.72%)
    54.330084227            266,568      branch-misses                                                 (31.72%)
    54.330084227        237,875,575      instructions              #    1.82  insn per cycle           (39.64%)
    54.330084227        130,479,717      cycles                                                        (39.65%)
    54.330084227          2,296,241      L1-icache-load-misses                                         (40.21%)
    54.330084227         73,859,409      L1-dcache-loads                                               (48.14%)
    54.330084227          1,483,729      L1-dcache-load-misses     #    2.01% of all L1-dcache accesses  (52.42%)
    54.330084227            164,330      L2-loads                                                      (44.49%)
    54.330084227              3,806      L2-load-misses            #    2.32% of all LL-cache accesses  (43.95%)
    54.330084227            163,274      LLC-loads                                                     (36.02%)
    54.330084227              3,231      LLC-load-misses           #    1.97% of all LL-cache accesses  (31.72%)
    54.380448909        111,118,814      mem_inst_retired.any                                          (32.80%)
    54.380448909            264,625      branch-misses                                                 (31.76%)
    54.380448909        244,055,412      instructions              #    1.87  insn per cycle           (39.71%)
    54.380448909        130,258,635      cycles                                                        (39.70%)
    54.380448909          2,221,186      L1-icache-load-misses                                         (39.71%)
    54.380448909         81,872,264      L1-dcache-loads                                               (39.71%)
    54.380448909          1,144,170      L1-dcache-load-misses     #    1.40% of all L1-dcache accesses  (43.36%)
    54.380448909            117,713      L2-loads                                                      (43.36%)
    54.380448909              4,468      L2-load-misses            #    3.81% of all LL-cache accesses  (44.40%)
    54.380448909            116,975      LLC-loads                                                     (44.41%)
    54.380448909              6,555      LLC-load-misses           #    5.59% of all LL-cache accesses  (40.77%)
    54.431020210        107,163,387      mem_inst_retired.any                                          (44.62%)
    54.431020210            263,641      branch-misses                                                 (37.74%)
    54.431020210        210,141,321      instructions              #    1.61  insn per cycle           (45.66%)
    54.431020210        130,712,721      cycles                                                        (39.53%)
    54.431020210          2,593,327      L1-icache-load-misses                                         (39.54%)
    54.431020210         68,251,055      L1-dcache-loads                                               (39.56%)
    54.431020210          1,273,133      L1-dcache-load-misses     #    1.87% of all L1-dcache accesses  (39.56%)
    54.431020210            153,670      L2-loads                                                      (31.64%)
    54.431020210              6,575      L2-load-misses            #    4.15% of all LL-cache accesses  (38.51%)
    54.431020210            163,328      LLC-loads                                                     (44.64%)
    54.431020210              4,854      LLC-load-misses           #    3.06% of all LL-cache accesses  (44.64%)
    54.481437742        117,614,521      mem_inst_retired.any                                          (44.46%)
    54.481437742            282,953      branch-misses                                                 (44.46%)
    54.481437742        234,041,314      instructions              #    1.80  insn per cycle           (52.40%)
    54.481437742        130,359,709      cycles                                                        (50.61%)
    54.481437742          2,428,565      L1-icache-load-misses                                         (42.68%)
    54.481437742         78,891,254      L1-dcache-loads                                               (39.67%)
    54.481437742          1,275,625      L1-dcache-load-misses     #    1.62% of all L1-dcache accesses  (39.66%)
    54.481437742            138,393      L2-loads                                                      (31.73%)
    54.481437742              4,165      L2-load-misses            #    2.96% of all LL-cache accesses  (31.73%)
    54.481437742            143,358      LLC-loads                                                     (33.51%)
    54.481437742              6,913      LLC-load-misses           #    4.91% of all LL-cache accesses  (41.44%)
    54.531869785        112,556,250      mem_inst_retired.any                                          (36.67%)
    54.531869785            280,667      branch-misses                                                 (44.48%)
    54.531869785        230,520,817      instructions              #    1.77  insn per cycle           (52.41%)
    54.531869785        130,444,513      cycles                                                        (52.41%)
    54.531869785          2,710,106      L1-icache-load-misses                                         (52.41%)
    54.531869785         67,597,010      L1-dcache-loads                                               (47.50%)
    54.531869785          1,274,236      L1-dcache-load-misses     #    1.89% of all L1-dcache accesses  (39.65%)
    54.531869785            127,425      L2-loads                                                      (31.73%)
    54.531869785              5,264      L2-load-misses            #    3.88% of all LL-cache accesses  (31.72%)
    54.531869785            143,748      LLC-loads                                                     (31.73%)
    54.531869785              3,366      LLC-load-misses           #    2.48% of all LL-cache accesses  (31.73%)
    54.582332753        113,488,244      mem_inst_retired.any                                          (31.71%)
    54.582332753            249,641      branch-misses                                                 (31.82%)
    54.582332753        218,300,229      instructions              #    1.67  insn per cycle           (47.67%)
    54.582332753        130,482,117      cycles                                                        (52.44%)
    54.582332753          2,810,980      L1-icache-load-misses                                         (52.44%)
    54.582332753         69,278,235      L1-dcache-loads                                               (52.43%)
    54.582332753          1,327,842      L1-dcache-load-misses     #    1.92% of all L1-dcache accesses  (52.35%)
    54.582332753            173,715      L2-loads                                                      (31.71%)
    54.582332753              5,589      L2-load-misses            #    3.41% of all LL-cache accesses  (31.70%)
    54.582332753            154,060      LLC-loads                                                     (31.71%)
    54.582332753              5,099      LLC-load-misses           #    3.11% of all LL-cache accesses  (31.71%)
    54.632699132        116,248,655      mem_inst_retired.any                                          (31.77%)
    54.632699132            248,619      branch-misses                                                 (31.77%)
    54.632699132        219,959,070      instructions              #    1.69  insn per cycle           (39.71%)
    54.632699132        130,246,292      cycles                                                        (42.86%)
    54.632699132          2,627,339      L1-icache-load-misses                                         (50.80%)
    54.632699132         63,805,518      L1-dcache-loads                                               (52.34%)
    54.632699132          1,347,386      L1-dcache-load-misses     #    2.11% of all L1-dcache accesses  (52.34%)
    54.632699132            143,769      L2-loads                                                      (41.27%)
    54.632699132              4,341      L2-load-misses            #    3.09% of all LL-cache accesses  (33.33%)
    54.632699132            137,458      LLC-loads                                                     (31.77%)
    54.632699132              7,569      LLC-load-misses           #    5.38% of all LL-cache accesses  (31.77%)
    54.683107581        106,160,294      mem_inst_retired.any                                          (31.74%)
    54.683107581            262,015      branch-misses                                                 (31.74%)
    54.683107581        202,207,834      instructions              #    1.55  insn per cycle           (39.67%)
    54.683107581        130,332,169      cycles                                                        (39.67%)
    54.683107581          2,782,479      L1-icache-load-misses                                         (39.67%)
    54.683107581         61,128,579      L1-dcache-loads                                               (46.06%)
    54.683107581          1,445,216      L1-dcache-load-misses     #    2.36% of all L1-dcache accesses  (52.39%)
    54.683107581            171,360      L2-loads                                                      (44.46%)
    54.683107581              4,894      L2-load-misses            #    3.08% of all LL-cache accesses  (44.45%)
    54.683107581            146,838      LLC-loads                                                     (38.08%)
    54.683107581              6,227      LLC-load-misses           #    3.91% of all LL-cache accesses  (31.75%)
    54.733414952         97,821,994      mem_inst_retired.any                                          (34.76%)
    54.733414952            280,639      branch-misses                                                 (31.81%)
    54.733414952        231,597,841      instructions              #    1.78  insn per cycle           (39.76%)
    54.733414952        130,117,229      cycles                                                        (39.76%)
    54.733414952          2,101,982      L1-icache-load-misses                                         (39.75%)
    54.733414952         74,055,333      L1-dcache-loads                                               (39.75%)
    54.733414952          1,216,283      L1-dcache-load-misses     #    1.64% of all L1-dcache accesses  (41.38%)
    54.733414952            148,778      L2-loads                                                      (41.36%)
    54.733414952              5,532      L2-load-misses            #    3.42% of all LL-cache accesses  (44.34%)
    54.733414952            174,698      LLC-loads                                                     (44.34%)
    54.733414952              6,748      LLC-load-misses           #    4.17% of all LL-cache accesses  (42.74%)
    54.783870729         98,752,705      mem_inst_retired.any                                          (44.51%)
    54.783870729            273,596      branch-misses                                                 (39.53%)
    54.783870729        212,095,035      instructions              #    1.63  insn per cycle           (47.46%)
    54.783870729        130,474,414      cycles                                                        (39.63%)
    54.783870729          2,524,893      L1-icache-load-misses                                         (39.63%)
    54.783870729         64,717,444      L1-dcache-loads                                               (39.64%)
    54.783870729          1,485,337      L1-dcache-load-misses     #    2.30% of all L1-dcache accesses  (39.64%)
    54.783870729            192,476      L2-loads                                                      (31.71%)
    54.783870729              8,015      L2-load-misses            #    4.39% of all LL-cache accesses  (36.67%)
    54.783870729            172,731      LLC-loads                                                     (44.50%)
    54.783870729              4,996      LLC-load-misses           #    2.74% of all LL-cache accesses  (44.51%)
    54.834166986        111,102,102      mem_inst_retired.any                                          (44.33%)
    54.834166986            293,554      branch-misses                                                 (44.33%)
    54.834166986        246,239,772      instructions              #    1.89  insn per cycle           (52.28%)
    54.834166986        130,046,512      cycles                                                        (52.18%)
    54.834166986          2,579,516      L1-icache-load-misses                                         (44.23%)
    54.834166986         75,614,017      L1-dcache-loads                                               (39.76%)
    54.834166986          1,263,593      L1-dcache-load-misses     #    1.67% of all L1-dcache accesses  (39.76%)
    54.834166986            174,180      L2-loads                                                      (31.81%)
    54.834166986              6,642      L2-load-misses            #    4.28% of all LL-cache accesses  (31.81%)
    54.834166986            136,340      LLC-loads                                                     (31.90%)
    54.834166986              4,991      LLC-load-misses           #    3.21% of all LL-cache accesses  (39.85%)
    54.884465488        110,800,857      mem_inst_retired.any                                          (35.32%)
    54.884465488            245,925      branch-misses                                                 (43.26%)
    54.884465488        197,243,022      instructions              #    1.52  insn per cycle           (52.27%)
    54.884465488        130,004,754      cycles                                                        (52.27%)
    54.884465488          2,489,555      L1-icache-load-misses                                         (52.28%)
    54.884465488         65,277,456      L1-dcache-loads                                               (48.79%)
    54.884465488          1,295,609      L1-dcache-load-misses     #    1.98% of all L1-dcache accesses  (40.85%)
    54.884465488            137,097      L2-loads                                                      (31.81%)
    54.884465488              9,061      L2-load-misses            #    6.73% of all LL-cache accesses  (31.82%)
    54.884465488            132,171      LLC-loads                                                     (31.82%)
    54.884465488             10,178      LLC-load-misses           #    7.56% of all LL-cache accesses  (31.81%)
    54.934836240         89,712,416      mem_inst_retired.any                                          (31.76%)
    54.934836240            235,471      branch-misses                                                 (31.76%)
    54.934836240        205,170,988      instructions              #    1.57  insn per cycle           (46.57%)
    54.934836240        130,270,851      cycles                                                        (52.36%)
    54.934836240          2,298,539      L1-icache-load-misses                                         (52.36%)
    54.934836240         64,665,767      L1-dcache-loads                                               (52.36%)
    54.934836240          1,405,801      L1-dcache-load-misses     #    2.17% of all L1-dcache accesses  (52.36%)
    54.934836240            161,800      L2-loads                                                      (31.76%)
    54.934836240              8,185      L2-load-misses            #    5.18% of all LL-cache accesses  (31.76%)
    54.934836240            153,933      LLC-loads                                                     (31.76%)
    54.934836240              6,203      LLC-load-misses           #    3.93% of all LL-cache accesses  (31.76%)
    54.985210994        102,508,591      mem_inst_retired.any                                          (31.77%)
    54.985210994            277,654      branch-misses                                                 (31.76%)
    54.985210994        208,020,738      instructions              #    1.60  insn per cycle           (39.71%)
    54.985210994        130,227,883      cycles                                                        (41.86%)
    54.985210994          2,559,882      L1-icache-load-misses                                         (49.79%)
    54.985210994         61,199,450      L1-dcache-loads                                               (52.34%)
    54.985210994          1,305,437      L1-dcache-load-misses     #    2.13% of all L1-dcache accesses  (52.35%)
    54.985210994            152,697      L2-loads                                                      (42.28%)
    54.985210994              5,147      L2-load-misses            #    3.13% of all LL-cache accesses  (34.34%)
    54.985210994            176,431      LLC-loads                                                     (31.77%)
    54.985210994              8,029      LLC-load-misses           #    4.88% of all LL-cache accesses  (31.77%)
    55.035625671         87,662,296      mem_inst_retired.any                                          (31.73%)
    55.035625671            255,653      branch-misses                                                 (31.73%)
    55.035625671        185,936,439      instructions              #    1.43  insn per cycle           (39.67%)
    55.035625671        130,298,992      cycles                                                        (39.66%)
    55.035625671          2,552,806      L1-icache-load-misses                                         (39.67%)
    55.035625671         67,725,969      L1-dcache-loads                                               (45.05%)
    55.035625671          1,402,406      L1-dcache-load-misses     #    2.07% of all L1-dcache accesses  (52.40%)
    55.035625671            175,381      L2-loads                                                      (44.47%)
    55.035625671              6,079      L2-load-misses            #    3.23% of all LL-cache accesses  (44.46%)
    55.035625671            200,829      LLC-loads                                                     (39.11%)
    55.035625671              6,731      LLC-load-misses           #    3.58% of all LL-cache accesses  (31.73%)
    55.086068613         89,580,494      mem_inst_retired.any                                          (35.96%)
    55.086068613            256,625      branch-misses                                                 (31.72%)
    55.086068613        187,709,725      instructions              #    1.44  insn per cycle           (39.64%)
    55.086068613        130,425,254      cycles                                                        (39.65%)
    55.086068613          2,375,536      L1-icache-load-misses                                         (39.65%)
    55.086068613         65,492,979      L1-dcache-loads                                               (39.65%)
    55.086068613          1,713,303      L1-dcache-load-misses     #    2.62% of all L1-dcache accesses  (40.23%)
    55.086068613            172,528      L2-loads                                                      (40.23%)
    55.086068613              5,917      L2-load-misses            #    3.48% of all LL-cache accesses  (44.49%)
    55.086068613            167,679      LLC-loads                                                     (44.49%)
    55.086068613              6,340      LLC-load-misses           #    3.73% of all LL-cache accesses  (43.92%)
    55.136504668        106,031,260      mem_inst_retired.any                                          (44.48%)
    55.136504668            264,761      branch-misses                                                 (40.81%)
    55.136504668        199,944,062      instructions              #    1.53  insn per cycle           (48.74%)
    55.136504668        130,366,009      cycles                                                        (40.81%)
    55.136504668          2,911,917      L1-icache-load-misses                                         (39.65%)
    55.136504668         59,271,000      L1-dcache-loads                                               (39.65%)
    55.136504668          1,573,555      L1-dcache-load-misses     #    2.65% of all L1-dcache accesses  (39.64%)
    55.136504668            185,524      L2-loads                                                      (31.72%)
    55.136504668              8,448      L2-load-misses            #    5.18% of all LL-cache accesses  (35.38%)
    55.136504668            140,661      LLC-loads                                                     (43.31%)
    55.136504668              6,596      LLC-load-misses           #    4.04% of all LL-cache accesses  (44.49%)
    55.186965018        102,403,642      mem_inst_retired.any                                          (44.51%)
    55.186965018            259,414      branch-misses                                                 (44.51%)
    55.186965018        226,718,431      instructions              #    1.74  insn per cycle           (52.44%)
    55.186965018        130,546,281      cycles                                                        (52.43%)
    55.186965018          2,369,302      L1-icache-load-misses                                         (45.68%)
    55.186965018         72,907,830      L1-dcache-loads                                               (39.63%)
    55.186965018          1,301,356      L1-dcache-load-misses     #    1.78% of all L1-dcache accesses  (39.64%)
    55.186965018            182,044      L2-loads                                                      (31.71%)
    55.186965018              5,723      L2-load-misses            #    3.42% of all LL-cache accesses  (31.71%)
    55.186965018            152,408      LLC-loads                                                     (31.71%)
    55.186965018              6,384      LLC-load-misses           #    3.82% of all LL-cache accesses  (38.45%)
    55.237274548         88,310,324      mem_inst_retired.any                                          (33.71%)
    55.237274548            266,633      branch-misses                                                 (41.66%)
    55.237274548        201,274,463      instructions              #    1.55  insn per cycle           (52.29%)
    55.237274548        130,073,984      cycles                                                        (52.29%)
    55.237274548          2,495,194      L1-icache-load-misses                                         (52.30%)
    55.237274548         76,426,150      L1-dcache-loads                                               (50.41%)
    55.237274548          1,138,981      L1-dcache-load-misses     #    1.49% of all L1-dcache accesses  (42.47%)
    55.237274548            131,494      L2-loads                                                      (31.80%)
    55.237274548              5,223      L2-load-misses            #    3.36% of all LL-cache accesses  (31.80%)
    55.237274548            179,118      LLC-loads                                                     (31.80%)
    55.237274548              5,267      LLC-load-misses           #    3.39% of all LL-cache accesses  (31.80%)
    55.287699743         92,314,289      mem_inst_retired.any                                          (31.73%)
    55.287699743            223,199      branch-misses                                                 (31.73%)
    55.287699743        197,617,684      instructions              #    1.52  insn per cycle           (44.92%)
    55.287699743        130,419,972      cycles                                                        (52.40%)
    55.287699743          2,576,207      L1-icache-load-misses                                         (52.39%)
    55.287699743         73,517,577      L1-dcache-loads                                               (52.39%)
    55.287699743          1,388,822      L1-dcache-load-misses     #    1.89% of all L1-dcache accesses  (52.39%)
    55.287699743            173,666      L2-loads                                                      (31.74%)
    55.287699743              5,592      L2-load-misses            #    3.32% of all LL-cache accesses  (31.74%)
    55.287699743            162,773      LLC-loads                                                     (31.74%)
    55.287699743              4,228      LLC-load-misses           #    2.51% of all LL-cache accesses  (31.74%)
    55.337997404        107,210,783      mem_inst_retired.any                                          (31.81%)
    55.337997404            234,276      branch-misses                                                 (31.81%)
    55.337997404        218,062,964      instructions              #    1.68  insn per cycle           (39.76%)
    55.337997404        130,086,148      cycles                                                        (40.21%)
    55.337997404          2,572,157      L1-icache-load-misses                                         (48.16%)
    55.337997404         72,730,477      L1-dcache-loads                                               (52.29%)
    55.337997404          1,238,330      L1-dcache-load-misses     #    1.70% of all L1-dcache accesses  (52.29%)
    55.337997404            154,119      L2-loads                                                      (43.91%)
    55.337997404              5,749      L2-load-misses            #    4.07% of all LL-cache accesses  (35.95%)
    55.337997404            128,047      LLC-loads                                                     (31.81%)
    55.337997404              5,499      LLC-load-misses           #    3.90% of all LL-cache accesses  (31.80%)
    55.388439295         98,461,646      mem_inst_retired.any                                          (31.73%)
    55.388439295            252,387      branch-misses                                                 (31.73%)
    55.388439295        207,317,695      instructions              #    1.59  insn per cycle           (39.66%)
    55.388439295        130,447,614      cycles                                                        (39.66%)
    55.388439295          2,561,643      L1-icache-load-misses                                         (39.66%)
    55.388439295         65,501,518      L1-dcache-loads                                               (43.46%)
    55.388439295          1,327,271      L1-dcache-load-misses     #    2.03% of all L1-dcache accesses  (51.39%)
    55.388439295            167,717      L2-loads                                                      (44.47%)
    55.388439295              5,924      L2-load-misses            #    3.70% of all LL-cache accesses  (44.47%)
    55.388439295            152,664      LLC-loads                                                     (40.69%)
    55.388439295              3,959      LLC-load-misses           #    2.47% of all LL-cache accesses  (32.76%)
    55.438784469         98,090,534      mem_inst_retired.any                                          (37.45%)
    55.438784469            257,688      branch-misses                                                 (31.78%)
    55.438784469        191,165,841      instructions              #    1.47  insn per cycle           (39.72%)
    55.438784469        130,188,682      cycles                                                        (39.71%)
    55.438784469          2,703,706      L1-icache-load-misses                                         (39.71%)
    55.438784469         57,948,749      L1-dcache-loads                                               (39.71%)
    55.438784469          1,379,705      L1-dcache-load-misses     #    2.38% of all L1-dcache accesses  (39.72%)
    55.438784469            143,192      L2-loads                                                      (38.70%)
    55.438784469              3,653      L2-load-misses            #    2.66% of all LL-cache accesses  (44.40%)
    55.438784469            131,510      LLC-loads                                                     (44.40%)
    55.438784469              4,065      LLC-load-misses           #    2.96% of all LL-cache accesses  (44.39%)
#           time             counts unit events
    55.489235447         98,556,687      mem_inst_retired.any                                          (44.50%)
    55.489235447            246,884      branch-misses                                                 (42.24%)
    55.489235447        215,757,987      instructions              #    1.65  insn per cycle           (50.17%)
    55.489235447        130,457,863      cycles                                                        (42.24%)
    55.489235447          2,250,976      L1-icache-load-misses                                         (39.64%)
    55.489235447         73,788,539      L1-dcache-loads                                               (39.64%)
    55.489235447          1,376,276      L1-dcache-load-misses     #    1.87% of all L1-dcache accesses  (39.64%)
    55.489235447            136,223      L2-loads                                                      (31.72%)
    55.489235447              5,898      L2-load-misses            #    4.36% of all LL-cache accesses  (33.96%)
    55.489235447            134,146      LLC-loads                                                     (41.88%)
    55.489235447              9,439      LLC-load-misses           #    6.98% of all LL-cache accesses  (44.50%)
    55.539580131        105,160,840      mem_inst_retired.any                                          (44.39%)
    55.539580131            235,950      branch-misses                                                 (44.39%)
    55.539580131        217,607,997      instructions              #    1.67  insn per cycle           (52.33%)
    55.539580131        130,244,607      cycles                                                        (52.33%)
    55.539580131          2,357,451      L1-icache-load-misses                                         (47.00%)
    55.539580131         67,939,700      L1-dcache-loads                                               (39.72%)
    55.539580131          1,180,201      L1-dcache-load-misses     #    1.74% of all L1-dcache accesses  (39.72%)
    55.539580131            133,860      L2-loads                                                      (31.78%)
    55.539580131             10,453      L2-load-misses            #    8.17% of all LL-cache accesses  (31.78%)
    55.539580131            121,900      LLC-loads                                                     (31.78%)
    55.539580131             10,165      LLC-load-misses           #    7.95% of all LL-cache accesses  (37.10%)
    55.590034419         92,419,678      mem_inst_retired.any                                          (32.40%)
    55.590034419            231,967      branch-misses                                                 (40.32%)
    55.590034419        201,209,717      instructions              #    1.54  insn per cycle           (52.43%)
    55.590034419        130,437,829      cycles                                                        (52.43%)
    55.590034419          2,535,018      L1-icache-load-misses                                         (52.42%)
    55.590034419         66,929,151      L1-dcache-loads                                               (51.77%)
    55.590034419          1,151,398      L1-dcache-load-misses     #    1.72% of all L1-dcache accesses  (43.84%)
    55.590034419            152,079      L2-loads                                                      (31.71%)
    55.590034419              6,391      L2-load-misses            #    4.02% of all LL-cache accesses  (31.72%)
    55.590034419            166,267      LLC-loads                                                     (31.72%)
    55.590034419              4,265      LLC-load-misses           #    2.68% of all LL-cache accesses  (31.72%)
    55.640353829         98,759,412      mem_inst_retired.any                                          (31.80%)
    55.640353829            236,983      branch-misses                                                 (31.80%)
    55.640353829        201,581,372      instructions              #    1.55  insn per cycle           (43.51%)
    55.640353829        130,115,552      cycles                                                        (51.45%)
    55.640353829          2,389,205      L1-icache-load-misses                                         (52.30%)
    55.640353829         71,342,490      L1-dcache-loads                                               (52.30%)
    55.640353829          1,251,277      L1-dcache-load-misses     #    1.75% of all L1-dcache accesses  (52.30%)
    55.640353829            155,976      L2-loads                                                      (32.66%)
    55.640353829              6,754      L2-load-misses            #    4.52% of all LL-cache accesses  (31.80%)
    55.640353829            143,019      LLC-loads                                                     (31.80%)
    55.640353829              4,700      LLC-load-misses           #    3.14% of all LL-cache accesses  (31.80%)
    55.690648776        108,674,269      mem_inst_retired.any                                          (31.81%)
    55.690648776            269,189      branch-misses                                                 (31.81%)
    55.690648776        219,069,842      instructions              #    1.68  insn per cycle           (39.76%)
    55.690648776        130,072,892      cycles                                                        (39.76%)
    55.690648776          2,345,822      L1-icache-load-misses                                         (46.86%)
    55.690648776         65,487,405      L1-dcache-loads                                               (52.28%)
    55.690648776          1,405,254      L1-dcache-load-misses     #    2.15% of all L1-dcache accesses  (52.29%)
    55.690648776            152,048      L2-loads                                                      (44.34%)
    55.690648776              3,938      L2-load-misses            #    2.47% of all LL-cache accesses  (37.25%)
    55.690648776            166,805      LLC-loads                                                     (31.81%)
    55.690648776              4,633      LLC-load-misses           #    2.91% of all LL-cache accesses  (31.81%)
    55.741055175         95,544,810      mem_inst_retired.any                                          (31.74%)
    55.741055175            239,116      branch-misses                                                 (31.75%)
    55.741055175        200,670,823      instructions              #    1.54  insn per cycle           (39.68%)
    55.741055175        130,360,186      cycles                                                        (39.68%)
    55.741055175          2,798,173      L1-icache-load-misses                                         (39.68%)
    55.741055175         70,622,439      L1-dcache-loads                                               (42.20%)
    55.741055175          1,303,435      L1-dcache-load-misses     #    1.85% of all L1-dcache accesses  (50.14%)
    55.741055175            132,810      L2-loads                                                      (44.44%)
    55.741055175              6,601      L2-load-misses            #    5.26% of all LL-cache accesses  (44.45%)
    55.741055175            118,235      LLC-loads                                                     (41.94%)
    55.741055175              9,387      LLC-load-misses           #    7.48% of all LL-cache accesses  (34.00%)
    55.791362029         89,056,647      mem_inst_retired.any                                          (38.63%)
    55.791362029            251,174      branch-misses                                                 (31.80%)
    55.791362029        210,218,380      instructions              #    1.62  insn per cycle           (39.75%)
    55.791362029        130,152,933      cycles                                                        (39.75%)
    55.791362029          2,655,469      L1-icache-load-misses                                         (39.75%)
    55.791362029         70,457,373      L1-dcache-loads                                               (39.75%)
    55.791362029          1,246,111      L1-dcache-load-misses     #    1.77% of all L1-dcache accesses  (39.75%)
    55.791362029            138,184      L2-loads                                                      (37.50%)
    55.791362029              9,289      L2-load-misses            #    6.81% of all LL-cache accesses  (44.35%)
    55.791362029            134,796      LLC-loads                                                     (44.35%)
    55.791362029              6,277      LLC-load-misses           #    4.60% of all LL-cache accesses  (44.35%)
    55.841780811        100,228,164      mem_inst_retired.any                                          (44.46%)
    55.841780811            255,898      branch-misses                                                 (43.35%)
    55.841780811        217,101,932      instructions              #    1.67  insn per cycle           (51.28%)
    55.841780811        130,320,061      cycles                                                        (43.35%)
    55.841780811          2,537,916      L1-icache-load-misses                                         (39.66%)
    55.841780811         61,958,460      L1-dcache-loads                                               (39.66%)
    55.841780811          1,236,001      L1-dcache-load-misses     #    1.99% of all L1-dcache accesses  (39.67%)
    55.841780811            138,867      L2-loads                                                      (31.74%)
    55.841780811              3,404      L2-load-misses            #    2.28% of all LL-cache accesses  (32.83%)
    55.841780811            159,916      LLC-loads                                                     (40.77%)
    55.841780811              4,895      LLC-load-misses           #    3.28% of all LL-cache accesses  (44.47%)
    55.892159305        108,876,405      mem_inst_retired.any                                          (43.97%)
    55.892159305            232,301      branch-misses                                                 (44.41%)
    55.892159305        207,298,932      instructions              #    1.59  insn per cycle           (52.36%)
    55.892159305        130,258,520      cycles                                                        (52.35%)
    55.892159305          2,419,915      L1-icache-load-misses                                         (48.11%)
    55.892159305         60,733,648      L1-dcache-loads                                               (40.18%)
    55.892159305          1,420,231      L1-dcache-load-misses     #    2.34% of all L1-dcache accesses  (39.70%)
    55.892159305            162,764      L2-loads                                                      (31.76%)
    55.892159305              6,236      L2-load-misses            #    4.06% of all LL-cache accesses  (31.77%)
    55.892159305            144,423      LLC-loads                                                     (31.77%)
    55.892159305              4,814      LLC-load-misses           #    3.13% of all LL-cache accesses  (35.99%)
    55.942627780        109,658,902      mem_inst_retired.any                                          (31.70%)
    55.942627780            237,865      branch-misses                                                 (39.17%)
    55.942627780        219,115,934      instructions              #    1.68  insn per cycle           (52.45%)
    55.942627780        130,556,571      cycles                                                        (52.44%)
    55.942627780          2,386,310      L1-icache-load-misses                                         (52.45%)
    55.942627780         67,976,675      L1-dcache-loads                                               (52.45%)
    55.942627780          1,284,114      L1-dcache-load-misses     #    1.89% of all L1-dcache accesses  (45.01%)
    55.942627780            165,048      L2-loads                                                      (31.70%)
    55.942627780              6,201      L2-load-misses            #    3.86% of all LL-cache accesses  (31.70%)
    55.942627780            156,210      LLC-loads                                                     (31.70%)
    55.942627780              7,236      LLC-load-misses           #    4.50% of all LL-cache accesses  (31.70%)
    55.993064058        122,745,302      mem_inst_retired.any                                          (31.73%)
    55.993064058            265,595      branch-misses                                                 (31.72%)
    55.993064058        245,751,439      instructions              #    1.88  insn per cycle           (42.22%)
    55.993064058        130,458,174      cycles                                                        (50.15%)
    55.993064058          2,101,110      L1-icache-load-misses                                         (52.41%)
    55.993064058         83,239,238      L1-dcache-loads                                               (52.41%)
    55.993064058          1,233,661      L1-dcache-load-misses     #    1.48% of all L1-dcache accesses  (52.41%)
    55.993064058            146,861      L2-loads                                                      (34.01%)
    55.993064058              6,491      L2-load-misses            #    4.39% of all LL-cache accesses  (31.73%)
    55.993064058            148,553      LLC-loads                                                     (31.73%)
    55.993064058              7,469      LLC-load-misses           #    5.06% of all LL-cache accesses  (31.73%)
    56.043499147        103,061,200      mem_inst_retired.any                                          (31.72%)
    56.043499147            246,204      branch-misses                                                 (31.72%)
    56.043499147        191,043,176      instructions              #    1.47  insn per cycle           (39.65%)
    56.043499147        130,384,215      cycles                                                        (39.65%)
    56.043499147          2,789,923      L1-icache-load-misses                                         (45.32%)
    56.043499147         64,968,894      L1-dcache-loads                                               (52.41%)
    56.043499147          1,420,050      L1-dcache-load-misses     #    2.19% of all L1-dcache accesses  (52.42%)
    56.043499147            175,226      L2-loads                                                      (44.49%)
    56.043499147              5,389      L2-load-misses            #    2.93% of all LL-cache accesses  (38.84%)
    56.043499147            192,665      LLC-loads                                                     (31.73%)
    56.043499147             10,743      LLC-load-misses           #    5.84% of all LL-cache accesses  (31.72%)
    56.093969440        111,280,559      mem_inst_retired.any                                          (31.70%)
    56.093969440            281,261      branch-misses                                                 (31.70%)
    56.093969440        214,523,766      instructions              #    1.64  insn per cycle           (39.62%)
    56.093969440        130,486,695      cycles                                                        (39.62%)
    56.093969440          1,730,920      L1-icache-load-misses                                         (39.62%)
    56.093969440         65,051,193      L1-dcache-loads                                               (40.46%)
    56.093969440          1,151,982      L1-dcache-load-misses     #    1.77% of all L1-dcache accesses  (48.39%)
    56.093969440            135,071      L2-loads                                                      (44.52%)
    56.093969440              7,753      L2-load-misses            #    5.44% of all LL-cache accesses  (44.52%)
    56.093969440            150,132      LLC-loads                                                     (43.70%)
    56.093969440              8,113      LLC-load-misses           #    5.69% of all LL-cache accesses  (35.78%)
    56.144403815        101,444,327      mem_inst_retired.any                                          (40.60%)
    56.144403815            269,121      branch-misses                                                 (32.67%)
    56.144403815        202,531,977      instructions              #    1.55  insn per cycle           (40.60%)
    56.144403815        130,418,201      cycles                                                        (39.65%)
    56.144403815          2,265,859      L1-icache-load-misses                                         (39.65%)
    56.144403815         72,754,513      L1-dcache-loads                                               (39.65%)
    56.144403815          1,151,928      L1-dcache-load-misses     #    1.58% of all L1-dcache accesses  (39.66%)
    56.144403815            161,337      L2-loads                                                      (35.59%)
    56.144403815              7,201      L2-load-misses            #    4.11% of all LL-cache accesses  (43.52%)
    56.144403815            189,485      LLC-loads                                                     (44.49%)
    56.144403815              7,596      LLC-load-misses           #    4.33% of all LL-cache accesses  (44.48%)
    56.194853634         91,946,747      mem_inst_retired.any                                          (44.50%)
    56.194853634            245,920      branch-misses                                                 (44.50%)
    56.194853634        206,040,890      instructions              #    1.58  insn per cycle           (52.43%)
    56.194853634        130,444,767      cycles                                                        (45.45%)
    56.194853634          2,523,779      L1-icache-load-misses                                         (39.64%)
    56.194853634         70,695,388      L1-dcache-loads                                               (39.64%)
    56.194853634          1,180,449      L1-dcache-load-misses     #    1.67% of all L1-dcache accesses  (39.64%)
    56.194853634            156,439      L2-loads                                                      (31.72%)
    56.194853634              5,807      L2-load-misses            #    3.58% of all LL-cache accesses  (31.72%)
    56.194853634            167,524      LLC-loads                                                     (38.68%)
    56.194853634              3,979      LLC-load-misses           #    2.46% of all LL-cache accesses  (44.50%)
    56.245292919        104,093,493      mem_inst_retired.any                                          (41.78%)
    56.245292919            256,336      branch-misses                                                 (44.49%)
    56.245292919        217,499,897      instructions              #    1.67  insn per cycle           (52.42%)
    56.245292919        130,422,490      cycles                                                        (52.43%)
    56.245292919          2,202,022      L1-icache-load-misses                                         (50.31%)
    56.245292919         71,770,613      L1-dcache-loads                                               (42.38%)
    56.245292919          1,465,429      L1-dcache-load-misses     #    2.04% of all L1-dcache accesses  (39.64%)
    56.245292919            132,144      L2-loads                                                      (31.71%)
    56.245292919              4,306      L2-load-misses            #    3.29% of all LL-cache accesses  (31.72%)
    56.245292919            129,687      LLC-loads                                                     (31.72%)
    56.245292919              8,062      LLC-load-misses           #    6.16% of all LL-cache accesses  (33.82%)
    56.295701403        110,222,610      mem_inst_retired.any                                          (31.73%)
    56.295701403            252,116      branch-misses                                                 (36.96%)
    56.295701403        221,225,514      instructions              #    1.70  insn per cycle           (52.40%)
    56.295701403        130,430,845      cycles                                                        (52.40%)
    56.295701403          2,075,633      L1-icache-load-misses                                         (52.40%)
    56.295701403         78,370,081      L1-dcache-loads                                               (52.40%)
    56.295701403          1,205,923      L1-dcache-load-misses     #    1.54% of all L1-dcache accesses  (47.20%)
    56.295701403            157,706      L2-loads                                                      (31.74%)
    56.295701403              4,143      L2-load-misses            #    2.53% of all LL-cache accesses  (31.74%)
    56.295701403            170,324      LLC-loads                                                     (31.73%)
    56.295701403              3,718      LLC-load-misses           #    2.27% of all LL-cache accesses  (31.73%)
    56.346138187        107,783,079      mem_inst_retired.any                                          (31.73%)
    56.346138187            265,347      branch-misses                                                 (31.73%)
    56.346138187        235,217,011      instructions              #    1.80  insn per cycle           (40.09%)
    56.346138187        130,405,571      cycles                                                        (48.01%)
    56.346138187          2,621,183      L1-icache-load-misses                                         (52.40%)
    56.346138187         74,487,532      L1-dcache-loads                                               (52.40%)
    56.346138187          1,214,594      L1-dcache-load-misses     #    1.63% of all L1-dcache accesses  (52.40%)
    56.346138187            111,424      L2-loads                                                      (36.14%)
    56.346138187              4,592      L2-load-misses            #    3.98% of all LL-cache accesses  (31.73%)
    56.346138187            119,246      LLC-loads                                                     (31.73%)
    56.346138187              7,197      LLC-load-misses           #    6.24% of all LL-cache accesses  (31.73%)
    56.396561370         91,172,203      mem_inst_retired.any                                          (31.73%)
    56.396561370            225,572      branch-misses                                                 (31.73%)
    56.396561370        184,613,641      instructions              #    1.42  insn per cycle           (39.66%)
    56.396561370        130,408,944      cycles                                                        (39.67%)
    56.396561370          2,656,857      L1-icache-load-misses                                         (43.20%)
    56.396561370         61,564,677      L1-dcache-loads                                               (51.13%)
    56.396561370          1,390,831      L1-dcache-load-misses     #    2.26% of all L1-dcache accesses  (52.40%)
    56.396561370            154,488      L2-loads                                                      (44.46%)
    56.396561370              6,356      L2-load-misses            #    4.49% of all LL-cache accesses  (40.95%)
    56.396561370            128,620      LLC-loads                                                     (33.02%)
    56.396561370              9,598      LLC-load-misses           #    6.78% of all LL-cache accesses  (31.73%)
    56.446996666        112,144,129      mem_inst_retired.any                                          (31.70%)
    56.446996666            273,748      branch-misses                                                 (31.70%)
    56.446996666        241,361,328      instructions              #    1.85  insn per cycle           (39.64%)
    56.446996666        130,440,235      cycles                                                        (39.66%)
    56.446996666          2,314,090      L1-icache-load-misses                                         (39.66%)
    56.446996666         74,096,532      L1-dcache-loads                                               (39.66%)
    56.446996666          1,156,596      L1-dcache-load-misses     #    1.56% of all L1-dcache accesses  (46.33%)
    56.446996666            125,522      L2-loads                                                      (44.50%)
    56.446996666              6,150      L2-load-misses            #    4.80% of all LL-cache accesses  (44.50%)
    56.446996666            130,875      LLC-loads                                                     (44.47%)
    56.446996666              8,264      LLC-load-misses           #    6.45% of all LL-cache accesses  (37.83%)
    56.497423084         99,704,112      mem_inst_retired.any                                          (42.63%)
    56.497423084            258,491      branch-misses                                                 (34.70%)
    56.497423084        199,751,051      instructions              #    1.53  insn per cycle           (42.64%)
    56.497423084        130,408,702      cycles                                                        (39.65%)
    56.497423084          2,804,528      L1-icache-load-misses                                         (39.66%)
    56.497423084         58,809,127      L1-dcache-loads                                               (39.66%)
    56.497423084          1,449,706      L1-dcache-load-misses     #    2.47% of all L1-dcache accesses  (39.66%)
    56.497423084            157,907      L2-loads                                                      (33.56%)
    56.497423084              4,063      L2-load-misses            #    2.53% of all LL-cache accesses  (41.49%)
    56.497423084            163,516      LLC-loads                                                     (44.48%)
    56.497423084              4,418      LLC-load-misses           #    2.75% of all LL-cache accesses  (44.47%)
    56.547826970        100,202,572      mem_inst_retired.any                                          (44.45%)
    56.547826970            255,709      branch-misses                                                 (44.46%)
    56.547826970        218,418,948      instructions              #    1.68  insn per cycle           (52.39%)
    56.547826970        130,366,543      cycles                                                        (47.43%)
    56.547826970          2,276,665      L1-icache-load-misses                                         (39.67%)
    56.547826970         67,979,216      L1-dcache-loads                                               (39.68%)
    56.547826970          1,155,663      L1-dcache-load-misses     #    1.70% of all L1-dcache accesses  (39.67%)
    56.547826970            112,006      L2-loads                                                      (31.74%)
    56.547826970              4,315      L2-load-misses            #    3.69% of all LL-cache accesses  (31.74%)
    56.547826970            121,575      LLC-loads                                                     (36.69%)
    56.547826970              6,512      LLC-load-misses           #    5.58% of all LL-cache accesses  (44.45%)
    56.598145804        111,054,826      mem_inst_retired.any                                          (39.96%)
    56.598145804            248,670      branch-misses                                                 (44.36%)
    56.598145804        222,870,180      instructions              #    1.71  insn per cycle           (52.31%)
    56.598145804        130,037,615      cycles                                                        (52.31%)
    56.598145804          2,324,781      L1-icache-load-misses                                         (52.10%)
    56.598145804         64,385,614      L1-dcache-loads                                               (44.16%)
    56.598145804          1,191,930      L1-dcache-load-misses     #    1.85% of all L1-dcache accesses  (39.73%)
    56.598145804            147,179      L2-loads                                                      (31.78%)
    56.598145804              6,425      L2-load-misses            #    4.18% of all LL-cache accesses  (31.81%)
    56.598145804            160,184      LLC-loads                                                     (31.81%)
    56.598145804              3,308      LLC-load-misses           #    2.15% of all LL-cache accesses  (31.97%)
    56.648573428        112,706,376      mem_inst_retired.any                                          (31.73%)
    56.648573428            269,933      branch-misses                                                 (35.26%)
    56.648573428        218,273,784      instructions              #    1.67  insn per cycle           (51.12%)
    56.648573428        130,385,061      cycles                                                        (52.40%)
    56.648573428          2,223,019      L1-icache-load-misses                                         (52.40%)
    56.648573428         72,163,003      L1-dcache-loads                                               (52.40%)
    56.648573428          1,267,930      L1-dcache-load-misses     #    1.76% of all L1-dcache accesses  (48.90%)
    56.648573428            188,876      L2-loads                                                      (31.73%)
    56.648573428              6,151      L2-load-misses            #    3.28% of all LL-cache accesses  (31.73%)
    56.648573428            185,618      LLC-loads                                                     (31.73%)
    56.648573428              6,983      LLC-load-misses           #    3.73% of all LL-cache accesses  (31.73%)
    56.699014107         97,119,877      mem_inst_retired.any                                          (31.72%)
    56.699014107            272,720      branch-misses                                                 (31.72%)
    56.699014107        196,587,543      instructions              #    1.51  insn per cycle           (39.65%)
    56.699014107        130,463,366      cycles                                                        (46.29%)
    56.699014107          2,792,304      L1-icache-load-misses                                         (52.42%)
    56.699014107         59,799,044      L1-dcache-loads                                               (52.42%)
    56.699014107          1,473,523      L1-dcache-load-misses     #    2.46% of all L1-dcache accesses  (52.42%)
    56.699014107            191,199      L2-loads                                                      (37.86%)
    56.699014107              3,912      L2-load-misses            #    2.23% of all LL-cache accesses  (31.72%)
    56.699014107            160,431      LLC-loads                                                     (31.72%)
    56.699014107              3,309      LLC-load-misses           #    1.88% of all LL-cache accesses  (31.72%)
#           time             counts unit events
    56.749318429        113,712,289      mem_inst_retired.any                                          (31.80%)
    56.749318429            260,220      branch-misses                                                 (31.80%)
    56.749318429        239,039,114      instructions              #    1.84  insn per cycle           (39.75%)
    56.749318429        130,095,826      cycles                                                        (39.75%)
    56.749318429          2,442,890      L1-icache-load-misses                                         (41.57%)
    56.749318429         70,228,745      L1-dcache-loads                                               (49.52%)
    56.749318429          1,248,297      L1-dcache-load-misses     #    1.78% of all L1-dcache accesses  (52.29%)
    56.749318429            154,833      L2-loads                                                      (44.34%)
    56.749318429              3,165      L2-load-misses            #    2.36% of all LL-cache accesses  (42.55%)
    56.749318429            113,170      LLC-loads                                                     (34.59%)
    56.749318429              5,332      LLC-load-misses           #    3.98% of all LL-cache accesses  (31.81%)
    56.799637893        111,334,246      mem_inst_retired.any                                          (31.80%)
    56.799637893            257,142      branch-misses                                                 (31.79%)
    56.799637893        220,081,966      instructions              #    1.69  insn per cycle           (39.74%)
    56.799637893        130,145,720      cycles                                                        (39.74%)
    56.799637893          2,682,014      L1-icache-load-misses                                         (39.74%)
    56.799637893         64,026,365      L1-dcache-loads                                               (39.74%)
    56.799637893          1,218,355      L1-dcache-load-misses     #    1.90% of all L1-dcache accesses  (44.92%)
    56.799637893            133,666      L2-loads                                                      (44.36%)
    56.799637893              9,208      L2-load-misses            #    7.31% of all LL-cache accesses  (44.36%)
    56.799637893            118,401      LLC-loads                                                     (44.36%)
    56.799637893              5,007      LLC-load-misses           #    3.97% of all LL-cache accesses  (39.20%)
    56.849949209        120,628,211      mem_inst_retired.any                                          (43.77%)
    56.849949209            282,248      branch-misses                                                 (35.83%)
    56.849949209        233,116,175      instructions              #    1.79  insn per cycle           (43.78%)
    56.849949209        130,120,308      cycles                                                        (39.75%)
    56.849949209          2,318,827      L1-icache-load-misses                                         (39.75%)
    56.849949209         75,497,760      L1-dcache-loads                                               (39.75%)
    56.849949209          1,244,440      L1-dcache-load-misses     #    1.65% of all L1-dcache accesses  (39.75%)
    56.849949209            156,722      L2-loads                                                      (32.36%)
    56.849949209              8,714      L2-load-misses            #    6.01% of all LL-cache accesses  (40.31%)
    56.849949209            133,146      LLC-loads                                                     (44.35%)
    56.849949209              9,618      LLC-load-misses           #    6.64% of all LL-cache accesses  (44.35%)
    56.900248662        106,844,439      mem_inst_retired.any                                          (44.33%)
    56.900248662            266,882      branch-misses                                                 (44.33%)
    56.900248662        245,493,288      instructions              #    1.89  insn per cycle           (52.29%)
    56.900248662        130,041,328      cycles                                                        (48.37%)
    56.900248662          2,390,310      L1-icache-load-misses                                         (40.42%)
    56.900248662         76,797,211      L1-dcache-loads                                               (39.77%)
    56.900248662          1,210,381      L1-dcache-load-misses     #    1.58% of all L1-dcache accesses  (39.77%)
    56.900248662            147,923      L2-loads                                                      (31.81%)
    56.900248662              4,364      L2-load-misses            #    3.13% of all LL-cache accesses  (31.80%)
    56.900248662            130,592      LLC-loads                                                     (35.71%)
    56.900248662              6,328      LLC-load-misses           #    4.54% of all LL-cache accesses  (43.66%)
    56.950595514        101,610,000      mem_inst_retired.any                                          (39.09%)
    56.950595514            232,348      branch-misses                                                 (44.39%)
    56.950595514        197,184,661      instructions              #    1.51  insn per cycle           (52.33%)
    56.950595514        130,259,562      cycles                                                        (52.33%)
    56.950595514          2,481,863      L1-icache-load-misses                                         (52.34%)
    56.950595514         73,702,477      L1-dcache-loads                                               (45.04%)
    56.950595514          1,233,056      L1-dcache-load-misses     #    1.67% of all L1-dcache accesses  (39.72%)
    56.950595514            132,253      L2-loads                                                      (31.77%)
    56.950595514              5,730      L2-load-misses            #    4.49% of all LL-cache accesses  (31.78%)
    56.950595514            122,932      LLC-loads                                                     (31.78%)
    56.950595514              7,135      LLC-load-misses           #    5.59% of all LL-cache accesses  (31.77%)
    57.001015827         82,676,563      mem_inst_retired.any                                          (31.73%)
    57.001015827            257,470      branch-misses                                                 (34.37%)
    57.001015827        195,813,989      instructions              #    1.50  insn per cycle           (50.23%)
    57.001015827        130,342,260      cycles                                                        (52.40%)
    57.001015827          2,420,347      L1-icache-load-misses                                         (52.40%)
    57.001015827         68,733,578      L1-dcache-loads                                               (52.41%)
    57.001015827          1,316,400      L1-dcache-load-misses     #    1.92% of all L1-dcache accesses  (49.79%)
    57.001015827            160,973      L2-loads                                                      (31.74%)
    57.001015827             15,898      L2-load-misses            #    9.84% of all LL-cache accesses  (31.73%)
    57.001015827            162,087      LLC-loads                                                     (31.73%)
    57.001015827             10,009      LLC-load-misses           #    6.20% of all LL-cache accesses  (31.73%)
    57.051433721        116,121,423      mem_inst_retired.any                                          (31.73%)
    57.051433721            249,381      branch-misses                                                 (31.73%)
    57.051433721        233,889,464      instructions              #    1.79  insn per cycle           (39.66%)
    57.051433721        130,399,862      cycles                                                        (45.44%)
    57.051433721          2,503,290      L1-icache-load-misses                                         (52.40%)
    57.051433721         68,010,518      L1-dcache-loads                                               (52.40%)
    57.051433721          1,290,164      L1-dcache-load-misses     #    1.90% of all L1-dcache accesses  (52.40%)
    57.051433721            153,266      L2-loads                                                      (38.71%)
    57.051433721              5,517      L2-load-misses            #    3.74% of all LL-cache accesses  (31.74%)
    57.051433721            141,540      LLC-loads                                                     (31.74%)
    57.051433721              6,948      LLC-load-misses           #    4.71% of all LL-cache accesses  (31.73%)
    57.101903995         95,605,753      mem_inst_retired.any                                          (31.70%)
    57.101903995            239,056      branch-misses                                                 (31.70%)
    57.101903995        194,246,262      instructions              #    1.49  insn per cycle           (39.62%)
    57.101903995        130,509,276      cycles                                                        (39.63%)
    57.101903995          2,483,999      L1-icache-load-misses                                         (40.60%)
    57.101903995         61,418,631      L1-dcache-loads                                               (48.52%)
    57.101903995          1,455,610      L1-dcache-load-misses     #    2.37% of all L1-dcache accesses  (52.45%)
    57.101903995            146,122      L2-loads                                                      (44.52%)
    57.101903995              5,546      L2-load-misses            #    4.17% of all LL-cache accesses  (43.57%)
    57.101903995            119,791      LLC-loads                                                     (35.65%)
    57.101903995              6,267      LLC-load-misses           #    4.71% of all LL-cache accesses  (31.70%)
    57.152311635        109,296,906      mem_inst_retired.any                                          (32.50%)
    57.152311635            273,965      branch-misses                                                 (31.74%)
    57.152311635        237,445,472      instructions              #    1.82  insn per cycle           (39.67%)
    57.152311635        130,340,757      cycles                                                        (39.67%)
    57.152311635          2,580,201      L1-icache-load-misses                                         (39.67%)
    57.152311635         75,146,510      L1-dcache-loads                                               (39.67%)
    57.152311635          1,191,861      L1-dcache-load-misses     #    1.59% of all L1-dcache accesses  (43.68%)
    57.152311635            124,260      L2-loads                                                      (43.68%)
    57.152311635              6,514      L2-load-misses            #    5.10% of all LL-cache accesses  (44.45%)
    57.152311635            131,440      LLC-loads                                                     (44.45%)
    57.152311635              6,894      LLC-load-misses           #    5.39% of all LL-cache accesses  (40.47%)
    57.202763362        104,655,639      mem_inst_retired.any                                          (44.51%)
    57.202763362            252,497      branch-misses                                                 (37.35%)
    57.202763362        232,331,916      instructions              #    1.78  insn per cycle           (45.28%)
    57.202763362        130,438,596      cycles                                                        (39.62%)
    57.202763362          2,203,236      L1-icache-load-misses                                         (39.62%)
    57.202763362         73,645,540      L1-dcache-loads                                               (39.63%)
    57.202763362          1,228,595      L1-dcache-load-misses     #    1.67% of all L1-dcache accesses  (39.63%)
    57.202763362            125,781      L2-loads                                                      (31.72%)
    57.202763362              3,941      L2-load-misses            #    3.18% of all LL-cache accesses  (38.86%)
    57.202763362            121,926      LLC-loads                                                     (44.52%)
    57.202763362              6,929      LLC-load-misses           #    5.59% of all LL-cache accesses  (44.52%)
    57.253207497        111,652,994      mem_inst_retired.any                                          (44.49%)
    57.253207497            238,344      branch-misses                                                 (44.49%)
    57.253207497        206,255,892      instructions              #    1.58  insn per cycle           (52.42%)
    57.253207497        130,440,618      cycles                                                        (50.13%)
    57.253207497          2,345,920      L1-icache-load-misses                                         (42.20%)
    57.253207497         70,574,881      L1-dcache-loads                                               (39.65%)
    57.253207497          1,238,081      L1-dcache-load-misses     #    1.75% of all L1-dcache accesses  (39.65%)
    57.253207497            123,077      L2-loads                                                      (31.72%)
    57.253207497              5,192      L2-load-misses            #    4.32% of all LL-cache accesses  (31.72%)
    57.253207497            117,519      LLC-loads                                                     (34.00%)
    57.253207497              5,145      LLC-load-misses           #    4.28% of all LL-cache accesses  (41.92%)
    57.303649259         93,073,208      mem_inst_retired.any                                          (37.11%)
    57.303649259            242,641      branch-misses                                                 (44.49%)
    57.303649259        208,114,102      instructions              #    1.59  insn per cycle           (52.42%)
    57.303649259        130,507,012      cycles                                                        (52.42%)
    57.303649259          2,459,042      L1-icache-load-misses                                         (52.42%)
    57.303649259         74,030,122      L1-dcache-loads                                               (47.05%)
    57.303649259          1,358,911      L1-dcache-load-misses     #    1.84% of all L1-dcache accesses  (39.65%)
    57.303649259            151,769      L2-loads                                                      (31.72%)
    57.303649259              6,229      L2-load-misses            #    3.63% of all LL-cache accesses  (31.72%)
    57.303649259            191,104      LLC-loads                                                     (31.72%)
    57.303649259              4,965      LLC-load-misses           #    2.90% of all LL-cache accesses  (31.72%)
    57.354107362         85,759,402      mem_inst_retired.any                                          (31.71%)
    57.354107362            241,836      branch-misses                                                 (32.25%)
    57.354107362        187,574,216      instructions              #    1.44  insn per cycle           (48.11%)
    57.354107362        130,435,401      cycles                                                        (52.43%)
    57.354107362          2,494,681      L1-icache-load-misses                                         (52.43%)
    57.354107362         68,756,724      L1-dcache-loads                                               (52.44%)
    57.354107362          1,280,275      L1-dcache-load-misses     #    1.86% of all L1-dcache accesses  (51.92%)
    57.354107362            171,656      L2-loads                                                      (31.72%)
    57.354107362              6,055      L2-load-misses            #    3.47% of all LL-cache accesses  (31.71%)
    57.354107362            177,796      LLC-loads                                                     (31.70%)
    57.354107362              8,536      LLC-load-misses           #    4.89% of all LL-cache accesses  (31.71%)
    57.404404577        106,569,651      mem_inst_retired.any                                          (31.82%)
    57.404404577            272,325      branch-misses                                                 (31.81%)
    57.404404577        241,632,110      instructions              #    1.86  insn per cycle           (39.77%)
    57.404404577        130,011,439      cycles                                                        (43.36%)
    57.404404577          2,188,828      L1-icache-load-misses                                         (51.32%)
    57.404404577         70,241,115      L1-dcache-loads                                               (52.28%)
    57.404404577          1,339,331      L1-dcache-load-misses     #    1.91% of all L1-dcache accesses  (52.28%)
    57.404404577            151,716      L2-loads                                                      (40.75%)
    57.404404577              6,133      L2-load-misses            #    4.25% of all LL-cache accesses  (32.79%)
    57.404404577            137,186      LLC-loads                                                     (31.81%)
    57.404404577              4,960      LLC-load-misses           #    3.43% of all LL-cache accesses  (31.81%)
    57.454741198        113,510,693      mem_inst_retired.any                                          (31.75%)
    57.454741198            253,620      branch-misses                                                 (31.75%)
    57.454741198        222,342,950      instructions              #    1.73  insn per cycle           (39.81%)
    57.454741198        128,343,404      cycles                                                        (38.90%)
    57.454741198          2,698,294      L1-icache-load-misses                                         (38.90%)
    57.454741198         68,687,698      L1-dcache-loads                                               (46.46%)
    57.454741198          1,456,679      L1-dcache-load-misses     #    2.12% of all L1-dcache accesses  (52.13%)
    57.454741198            170,191      L2-loads                                                      (44.98%)
    57.454741198              5,345      L2-load-misses            #    3.36% of all LL-cache accesses  (44.99%)
    57.454741198            148,041      LLC-loads                                                     (37.92%)
    57.454741198              6,023      LLC-load-misses           #    3.79% of all LL-cache accesses  (32.22%)
    57.505174874        108,502,646      mem_inst_retired.any                                          (34.19%)
    57.505174874            263,892      branch-misses                                                 (31.74%)
    57.505174874        230,915,404      instructions              #    1.77  insn per cycle           (39.67%)
    57.505174874        130,393,208      cycles                                                        (39.67%)
    57.505174874          2,969,162      L1-icache-load-misses                                         (39.67%)
    57.505174874         69,397,899      L1-dcache-loads                                               (39.64%)
    57.505174874          1,437,030      L1-dcache-load-misses     #    2.07% of all L1-dcache accesses  (41.98%)
    57.505174874            182,434      L2-loads                                                      (41.98%)
    57.505174874              8,330      L2-load-misses            #    5.05% of all LL-cache accesses  (44.45%)
    57.505174874            147,491      LLC-loads                                                     (44.49%)
    57.505174874             10,160      LLC-load-misses           #    6.16% of all LL-cache accesses  (42.16%)
    57.555596462         93,295,774      mem_inst_retired.any                                          (44.67%)
    57.555596462            229,451      branch-misses                                                 (39.18%)
    57.555596462        200,743,993      instructions              #    1.55  insn per cycle           (47.15%)
    57.555596462        129,855,742      cycles                                                        (39.83%)
    57.555596462          2,320,193      L1-icache-load-misses                                         (39.51%)
    57.555596462         61,215,064      L1-dcache-loads                                               (39.39%)
    57.555596462          1,246,427      L1-dcache-load-misses     #    2.04% of all L1-dcache accesses  (39.40%)
    57.555596462            144,011      L2-loads                                                      (31.43%)
    57.555596462              7,783      L2-load-misses            #    5.32% of all LL-cache accesses  (37.22%)
    57.555596462            148,747      LLC-loads                                                     (44.67%)
    57.555596462              7,295      LLC-load-misses           #    4.98% of all LL-cache accesses  (44.67%)
    57.606050179         96,101,168      mem_inst_retired.any                                          (44.50%)
    57.606050179            257,002      branch-misses                                                 (44.50%)
    57.606050179        208,879,030      instructions              #    1.60  insn per cycle           (52.43%)
    57.606050179        130,458,441      cycles                                                        (51.79%)
    57.606050179          2,382,241      L1-icache-load-misses                                         (43.87%)
    57.606050179         72,831,439      L1-dcache-loads                                               (39.64%)
    57.606050179          1,167,664      L1-dcache-load-misses     #    1.60% of all L1-dcache accesses  (39.64%)
    57.606050179            148,011      L2-loads                                                      (31.71%)
    57.606050179              7,107      L2-load-misses            #    4.63% of all LL-cache accesses  (31.71%)
    57.606050179            158,977      LLC-loads                                                     (32.34%)
    57.606050179              3,089      LLC-load-misses           #    2.01% of all LL-cache accesses  (40.26%)
    57.656494203         84,454,039      mem_inst_retired.any                                          (35.17%)
    57.656494203            244,163      branch-misses                                                 (43.42%)
    57.656494203        190,983,465      instructions              #    1.47  insn per cycle           (52.50%)
    57.656494203        129,843,966      cycles                                                        (52.65%)
    57.656494203          2,358,003      L1-icache-load-misses                                         (52.65%)
    57.656494203         70,789,667      L1-dcache-loads                                               (48.93%)
    57.656494203          1,241,332      L1-dcache-load-misses     #    1.75% of all L1-dcache accesses  (40.97%)
    57.656494203            175,835      L2-loads                                                      (31.86%)
    57.656494203             10,538      L2-load-misses            #    5.62% of all LL-cache accesses  (31.57%)
    57.656494203            199,227      LLC-loads                                                     (31.42%)
    57.656494203             11,553      LLC-load-misses           #    6.16% of all LL-cache accesses  (31.42%)
    57.706793452        110,021,723      mem_inst_retired.any                                          (31.81%)
    57.706793452            255,408      branch-misses                                                 (31.81%)
    57.706793452        226,536,399      instructions              #    1.74  insn per cycle           (46.59%)
    57.706793452        130,092,132      cycles                                                        (52.29%)
    57.706793452          2,469,739      L1-icache-load-misses                                         (52.28%)
    57.706793452         65,981,328      L1-dcache-loads                                               (52.29%)
    57.706793452          1,479,451      L1-dcache-load-misses     #    2.24% of all L1-dcache accesses  (52.28%)
    57.706793452            149,877      L2-loads                                                      (31.81%)
    57.706793452              4,065      L2-load-misses            #    2.87% of all LL-cache accesses  (31.81%)
    57.706793452            133,304      LLC-loads                                                     (31.81%)
    57.706793452              4,686      LLC-load-misses           #    3.31% of all LL-cache accesses  (31.81%)
    57.757102943        101,258,851      mem_inst_retired.any                                          (31.71%)
    57.757102943            224,379      branch-misses                                                 (31.72%)
    57.757102943        214,947,483      instructions              #    1.66  insn per cycle           (39.70%)
    57.757102943        129,601,293      cycles                                                        (41.79%)
    57.757102943          2,137,406      L1-icache-load-misses                                         (49.78%)
    57.757102943         79,790,758      L1-dcache-loads                                               (52.33%)
    57.757102943          1,138,622      L1-dcache-load-misses     #    1.43% of all L1-dcache accesses  (52.33%)
    57.757102943            104,844      L2-loads                                                      (42.27%)
    57.757102943              8,875      L2-load-misses            #    8.45% of all LL-cache accesses  (34.28%)
    57.757102943            105,097      LLC-loads                                                     (31.91%)
    57.757102943              7,180      LLC-load-misses           #    6.84% of all LL-cache accesses  (31.90%)
    57.807548624        104,503,766      mem_inst_retired.any                                          (31.72%)
    57.807548624            263,468      branch-misses                                                 (31.71%)
    57.807548624        205,998,786      instructions              #    1.58  insn per cycle           (39.64%)
    57.807548624        130,450,312      cycles                                                        (39.64%)
    57.807548624          2,228,201      L1-icache-load-misses                                         (39.64%)
    57.807548624         78,645,489      L1-dcache-loads                                               (45.23%)
    57.807548624          1,189,641      L1-dcache-load-misses     #    1.51% of all L1-dcache accesses  (52.42%)
    57.807548624            122,107      L2-loads                                                      (44.50%)
    57.807548624              5,710      L2-load-misses            #    4.54% of all LL-cache accesses  (44.50%)
    57.807548624            129,171      LLC-loads                                                     (38.93%)
    57.807548624              8,474      LLC-load-misses           #    6.74% of all LL-cache accesses  (31.72%)
    57.857968169        105,709,148      mem_inst_retired.any                                          (35.89%)
    57.857968169            242,319      branch-misses                                                 (31.83%)
    57.857968169        195,121,863      instructions              #    1.50  insn per cycle           (39.79%)
    57.857968169        129,999,378      cycles                                                        (39.79%)
    57.857968169          2,521,666      L1-icache-load-misses                                         (39.67%)
    57.857968169         77,357,680      L1-dcache-loads                                               (39.67%)
    57.857968169          1,173,604      L1-dcache-load-misses     #    1.52% of all L1-dcache accesses  (40.21%)
    57.857968169            136,085      L2-loads                                                      (40.21%)
    57.857968169             11,645      L2-load-misses            #    7.95% of all LL-cache accesses  (44.41%)
    57.857968169            157,010      LLC-loads                                                     (44.41%)
    57.857968169              9,855      LLC-load-misses           #    6.72% of all LL-cache accesses  (43.89%)
    57.908290295        112,329,807      mem_inst_retired.any                                          (44.35%)
    57.908290295            279,485      branch-misses                                                 (40.46%)
    57.908290295        237,442,643      instructions              #    1.83  insn per cycle           (48.42%)
    57.908290295        130,085,421      cycles                                                        (40.47%)
    57.908290295          2,169,940      L1-icache-load-misses                                         (39.74%)
    57.908290295         81,116,085      L1-dcache-loads                                               (39.74%)
    57.908290295          1,158,674      L1-dcache-load-misses     #    1.43% of all L1-dcache accesses  (39.75%)
    57.908290295            128,030      L2-loads                                                      (31.80%)
    57.908290295              6,783      L2-load-misses            #    5.00% of all LL-cache accesses  (35.67%)
    57.908290295            143,290      LLC-loads                                                     (43.61%)
    57.908290295              5,439      LLC-load-misses           #    4.01% of all LL-cache accesses  (44.36%)
    57.958710236        107,600,872      mem_inst_retired.any                                          (44.59%)
    57.958710236            275,438      branch-misses                                                 (44.59%)
    57.958710236        211,820,407      instructions              #    1.63  insn per cycle           (52.54%)
    57.958710236        130,027,939      cycles                                                        (52.54%)
    57.958710236          2,279,747      L1-icache-load-misses                                         (45.32%)
    57.958710236         55,467,115      L1-dcache-loads                                               (39.77%)
    57.958710236          1,411,426      L1-dcache-load-misses     #    2.54% of all L1-dcache accesses  (39.77%)
    57.958710236            153,047      L2-loads                                                      (31.54%)
    57.958710236              6,250      L2-load-misses            #    4.55% of all LL-cache accesses  (31.55%)
    57.958710236            121,710      LLC-loads                                                     (31.55%)
    57.958710236              6,123      LLC-load-misses           #    4.46% of all LL-cache accesses  (38.75%)
#           time             counts unit events
    58.009015403        104,679,270      mem_inst_retired.any                                          (34.23%)
    58.009015403            239,177      branch-misses                                                 (42.17%)
    58.009015403        187,629,918      instructions              #    1.44  insn per cycle           (52.28%)
    58.009015403        130,053,684      cycles                                                        (52.29%)
    58.009015403          2,105,719      L1-icache-load-misses                                         (52.29%)
    58.009015403         58,269,469      L1-dcache-loads                                               (49.89%)
    58.009015403          1,084,311      L1-dcache-load-misses     #    1.86% of all L1-dcache accesses  (41.94%)
    58.009015403            133,773      L2-loads                                                      (31.81%)
    58.009015403              4,882      L2-load-misses            #    3.62% of all LL-cache accesses  (31.81%)
    58.009015403            136,094      LLC-loads                                                     (31.81%)
    58.009015403              4,436      LLC-load-misses           #    3.29% of all LL-cache accesses  (31.81%)
    58.059371092        103,771,435      mem_inst_retired.any                                          (31.59%)
    58.059371092            271,728      branch-misses                                                 (31.60%)
    58.059371092        239,605,471      instructions              #    1.85  insn per cycle           (45.36%)
    58.059371092        129,862,502      cycles                                                        (52.21%)
    58.059371092          2,302,438      L1-icache-load-misses                                         (52.21%)
    58.059371092         75,700,002      L1-dcache-loads                                               (52.48%)
    58.059371092          1,233,594      L1-dcache-load-misses     #    1.63% of all L1-dcache accesses  (52.48%)
    58.059371092            123,790      L2-loads                                                      (31.86%)
    58.059371092              7,276      L2-load-misses            #    5.70% of all LL-cache accesses  (31.85%)
    58.059371092            131,378      LLC-loads                                                     (31.86%)
    58.059371092              7,580      LLC-load-misses           #    5.94% of all LL-cache accesses  (31.86%)
    58.109836281        108,340,460      mem_inst_retired.any                                          (31.71%)
    58.109836281            256,898      branch-misses                                                 (31.71%)
    58.109836281        203,233,100      instructions              #    1.56  insn per cycle           (39.64%)
    58.109836281        130,458,890      cycles                                                        (40.73%)
    58.109836281          2,622,460      L1-icache-load-misses                                         (48.66%)
    58.109836281         72,239,033      L1-dcache-loads                                               (52.46%)
    58.109836281          1,150,421      L1-dcache-load-misses     #    1.59% of all L1-dcache accesses  (52.42%)
    58.109836281            125,286      L2-loads                                                      (43.43%)
    58.109836281              7,734      L2-load-misses            #    5.76% of all LL-cache accesses  (35.50%)
    58.109836281            143,293      LLC-loads                                                     (31.69%)
    58.109836281              8,149      LLC-load-misses           #    6.07% of all LL-cache accesses  (31.72%)
    58.160288035        110,117,355      mem_inst_retired.any                                          (31.76%)
    58.160288035            265,929      branch-misses                                                 (31.76%)
    58.160288035        242,034,696      instructions              #    1.86  insn per cycle           (39.70%)
    58.160288035        130,257,640      cycles                                                        (39.70%)
    58.160288035          2,502,642      L1-icache-load-misses                                         (39.55%)
    58.160288035         76,201,632      L1-dcache-loads                                               (43.68%)
    58.160288035          1,240,898      L1-dcache-load-misses     #    1.63% of all L1-dcache accesses  (51.62%)
    58.160288035            173,322      L2-loads                                                      (44.41%)
    58.160288035              3,605      L2-load-misses            #    2.17% of all LL-cache accesses  (44.57%)
    58.160288035            158,789      LLC-loads                                                     (40.45%)
    58.160288035              4,629      LLC-load-misses           #    2.79% of all LL-cache accesses  (32.51%)
    58.210700297        115,641,782      mem_inst_retired.any                                          (37.25%)
    58.210700297            273,313      branch-misses                                                 (31.74%)
    58.210700297        220,768,480      instructions              #    1.69  insn per cycle           (39.68%)
    58.210700297        130,368,045      cycles                                                        (39.68%)
    58.210700297          2,234,560      L1-icache-load-misses                                         (39.68%)
    58.210700297         72,336,256      L1-dcache-loads                                               (39.68%)
    58.210700297          1,306,731      L1-dcache-load-misses     #    1.81% of all L1-dcache accesses  (39.68%)
    58.210700297            118,018      L2-loads                                                      (38.93%)
    58.210700297              4,128      L2-load-misses            #    3.30% of all LL-cache accesses  (44.45%)
    58.210700297            132,182      LLC-loads                                                     (44.45%)
    58.210700297              4,589      LLC-load-misses           #    3.67% of all LL-cache accesses  (44.45%)
    58.261017446         92,569,624      mem_inst_retired.any                                          (44.35%)
    58.261017446            237,819      branch-misses                                                 (41.92%)
    58.261017446        197,319,537      instructions              #    1.52  insn per cycle           (49.88%)
    58.261017446        130,128,162      cycles                                                        (41.93%)
    58.261017446          2,864,530      L1-icache-load-misses                                         (39.74%)
    58.261017446         66,151,917      L1-dcache-loads                                               (39.74%)
    58.261017446          1,253,978      L1-dcache-load-misses     #    1.90% of all L1-dcache accesses  (39.74%)
    58.261017446            130,733      L2-loads                                                      (31.79%)
    58.261017446              8,171      L2-load-misses            #    6.43% of all LL-cache accesses  (34.21%)
    58.261017446            123,281      LLC-loads                                                     (42.15%)
    58.261017446              8,878      LLC-load-misses           #    6.99% of all LL-cache accesses  (44.37%)
    58.311375538         99,803,851      mem_inst_retired.any                                          (44.39%)
    58.311375538            236,431      branch-misses                                                 (44.39%)
    58.311375538        193,244,813      instructions              #    1.48  insn per cycle           (52.33%)
    58.311375538        130,218,764      cycles                                                        (52.33%)
    58.311375538          2,509,609      L1-icache-load-misses                                         (46.59%)
    58.311375538         72,562,448      L1-dcache-loads                                               (39.72%)
    58.311375538          1,311,927      L1-dcache-load-misses     #    1.81% of all L1-dcache accesses  (39.72%)
    58.311375538            169,665      L2-loads                                                      (31.78%)
    58.311375538              8,614      L2-load-misses            #    5.33% of all LL-cache accesses  (31.78%)
    58.311375538            153,808      LLC-loads                                                     (31.78%)
    58.311375538             10,701      LLC-load-misses           #    6.62% of all LL-cache accesses  (37.51%)
    58.361777883        105,423,487      mem_inst_retired.any                                          (32.84%)
    58.361777883            261,347      branch-misses                                                 (40.77%)
    58.361777883        224,630,623      instructions              #    1.72  insn per cycle           (52.38%)
    58.361777883        130,301,772      cycles                                                        (52.38%)
    58.361777883          2,544,963      L1-icache-load-misses                                         (52.38%)
    58.361777883         72,288,740      L1-dcache-loads                                               (51.31%)
    58.361777883          1,241,384      L1-dcache-load-misses     #    1.72% of all L1-dcache accesses  (43.37%)
    58.361777883            138,858      L2-loads                                                      (31.75%)
    58.361777883              7,235      L2-load-misses            #    5.34% of all LL-cache accesses  (31.75%)
    58.361777883            132,002      LLC-loads                                                     (31.74%)
    58.361777883              5,486      LLC-load-misses           #    4.05% of all LL-cache accesses  (31.75%)
    58.412094170         95,513,279      mem_inst_retired.any                                          (31.79%)
    58.412094170            247,617      branch-misses                                                 (31.79%)
    58.412094170        204,098,680      instructions              #    1.57  insn per cycle           (44.00%)
    58.412094170        130,051,771      cycles                                                        (51.97%)
    58.412094170          2,461,115      L1-icache-load-misses                                         (52.30%)
    58.412094170         64,358,699      L1-dcache-loads                                               (52.30%)
    58.412094170          1,238,261      L1-dcache-load-misses     #    1.92% of all L1-dcache accesses  (52.30%)
    58.412094170            156,182      L2-loads                                                      (32.17%)
    58.412094170              5,309      L2-load-misses            #    3.57% of all LL-cache accesses  (31.81%)
    58.412094170            140,979      LLC-loads                                                     (31.79%)
    58.412094170              5,555      LLC-load-misses           #    3.74% of all LL-cache accesses  (31.79%)
    58.462549620        101,867,415      mem_inst_retired.any                                          (31.71%)
    58.462549620            253,681      branch-misses                                                 (31.71%)
    58.462549620        219,521,801      instructions              #    1.68  insn per cycle           (39.64%)
    58.462549620        130,475,186      cycles                                                        (39.64%)
    58.462549620          2,416,332      L1-icache-load-misses                                         (47.23%)
    58.462549620         71,012,054      L1-dcache-loads                                               (52.43%)
    58.462549620          1,247,028      L1-dcache-load-misses     #    1.76% of all L1-dcache accesses  (52.43%)
    58.462549620            137,172      L2-loads                                                      (44.50%)
    58.462549620              5,567      L2-load-misses            #    4.00% of all LL-cache accesses  (36.93%)
    58.462549620            141,440      LLC-loads                                                     (31.72%)
    58.462549620              2,973      LLC-load-misses           #    2.13% of all LL-cache accesses  (31.72%)
    58.512852839         97,426,824      mem_inst_retired.any                                          (31.81%)
    58.512852839            255,157      branch-misses                                                 (31.81%)
    58.512852839        194,229,310      instructions              #    1.49  insn per cycle           (39.76%)
    58.512852839        130,092,005      cycles                                                        (39.76%)
    58.512852839          2,617,695      L1-icache-load-misses                                         (39.76%)
    58.512852839         71,398,872      L1-dcache-loads                                               (42.49%)
    58.512852839          1,238,520      L1-dcache-load-misses     #    1.73% of all L1-dcache accesses  (50.44%)
    58.512852839            143,162      L2-loads                                                      (44.34%)
    58.512852839              8,469      L2-load-misses            #    6.12% of all LL-cache accesses  (44.34%)
    58.512852839            133,417      LLC-loads                                                     (41.62%)
    58.512852839              9,757      LLC-load-misses           #    7.06% of all LL-cache accesses  (33.68%)
    58.563257288        107,878,584      mem_inst_retired.any                                          (38.35%)
    58.563257288            275,712      branch-misses                                                 (31.75%)
    58.563257288        216,743,538      instructions              #    1.66  insn per cycle           (39.68%)
    58.563257288        130,357,420      cycles                                                        (39.68%)
    58.563257288          2,668,147      L1-icache-load-misses                                         (39.68%)
    58.563257288         73,925,671      L1-dcache-loads                                               (39.68%)
    58.563257288          1,382,579      L1-dcache-load-misses     #    1.87% of all L1-dcache accesses  (39.67%)
    58.563257288            186,711      L2-loads                                                      (37.83%)
    58.563257288              8,142      L2-load-misses            #    4.38% of all LL-cache accesses  (44.45%)
    58.563257288            185,261      LLC-loads                                                     (44.45%)
    58.563257288              4,474      LLC-load-misses           #    2.41% of all LL-cache accesses  (44.45%)
    58.613682744         95,767,509      mem_inst_retired.any                                          (44.47%)
    58.613682744            263,696      branch-misses                                                 (43.15%)
    58.613682744        217,732,595      instructions              #    1.67  insn per cycle           (51.08%)
    58.613682744        130,371,249      cycles                                                        (43.15%)
    58.613682744          2,323,061      L1-icache-load-misses                                         (39.66%)
    58.613682744         75,235,521      L1-dcache-loads                                               (39.66%)
    58.613682744          1,423,751      L1-dcache-load-misses     #    1.89% of all L1-dcache accesses  (39.66%)
    58.613682744            199,652      L2-loads                                                      (31.73%)
    58.613682744              7,231      L2-load-misses            #    3.65% of all LL-cache accesses  (33.04%)
    58.613682744            196,501      LLC-loads                                                     (40.97%)
    58.613682744              9,598      LLC-load-misses           #    4.85% of all LL-cache accesses  (44.48%)
    58.664093540         85,482,205      mem_inst_retired.any                                          (44.13%)
    58.664093540            246,465      branch-misses                                                 (44.45%)
    58.664093540        177,020,397      instructions              #    1.36  insn per cycle           (52.39%)
    58.664093540        130,280,708      cycles                                                        (52.38%)
    58.664093540          2,853,270      L1-icache-load-misses                                         (47.95%)
    58.664093540         57,920,314      L1-dcache-loads                                               (40.02%)
    58.664093540          1,555,393      L1-dcache-load-misses     #    2.69% of all L1-dcache accesses  (39.67%)
    58.664093540            214,580      L2-loads                                                      (31.74%)
    58.664093540              5,860      L2-load-misses            #    3.00% of all LL-cache accesses  (31.74%)
    58.664093540            176,527      LLC-loads                                                     (31.74%)
    58.664093540              3,677      LLC-load-misses           #    1.88% of all LL-cache accesses  (36.16%)
    58.714517638        107,510,345      mem_inst_retired.any                                          (31.73%)
    58.714517638            257,921      branch-misses                                                 (39.33%)
    58.714517638        210,399,591      instructions              #    1.61  insn per cycle           (52.40%)
    58.714517638        130,426,102      cycles                                                        (52.40%)
    58.714517638          2,165,558      L1-icache-load-misses                                         (52.40%)
    58.714517638         72,436,747      L1-dcache-loads                                               (52.40%)
    58.714517638          1,154,252      L1-dcache-load-misses     #    1.59% of all L1-dcache accesses  (44.82%)
    58.714517638            110,139      L2-loads                                                      (31.73%)
    58.714517638              9,712      L2-load-misses            #    8.05% of all LL-cache accesses  (31.73%)
    58.714517638            131,299      LLC-loads                                                     (31.73%)
    58.714517638              6,696      LLC-load-misses           #    5.55% of all LL-cache accesses  (31.73%)
    58.764970345        111,472,196      mem_inst_retired.any                                          (31.72%)
    58.764970345            268,375      branch-misses                                                 (31.71%)
    58.764970345        214,744,029      instructions              #    1.65  insn per cycle           (42.43%)
    58.764970345        130,476,590      cycles                                                        (50.36%)
    58.764970345          2,619,216      L1-icache-load-misses                                         (52.42%)
    58.764970345         70,838,192      L1-dcache-loads                                               (52.42%)
    58.764970345          1,321,887      L1-dcache-load-misses     #    1.87% of all L1-dcache accesses  (52.42%)
    58.764970345            171,460      L2-loads                                                      (33.80%)
    58.764970345              6,393      L2-load-misses            #    3.90% of all LL-cache accesses  (31.72%)
    58.764970345            156,071      LLC-loads                                                     (31.72%)
    58.764970345              6,229      LLC-load-misses           #    3.80% of all LL-cache accesses  (31.72%)
    58.815271662        114,070,904      mem_inst_retired.any                                          (31.81%)
    58.815271662            290,632      branch-misses                                                 (31.80%)
    58.815271662        226,706,409      instructions              #    1.74  insn per cycle           (39.76%)
    58.815271662        130,058,002      cycles                                                        (39.75%)
    58.815271662          2,242,050      L1-icache-load-misses                                         (45.63%)
    58.815271662         70,506,616      L1-dcache-loads                                               (52.29%)
    58.815271662          1,202,920      L1-dcache-load-misses     #    1.71% of all L1-dcache accesses  (52.29%)
    58.815271662            124,635      L2-loads                                                      (44.34%)
    58.815271662              6,261      L2-load-misses            #    4.75% of all LL-cache accesses  (38.49%)
    58.815271662            139,166      LLC-loads                                                     (31.81%)
    58.815271662              8,114      LLC-load-misses           #    6.15% of all LL-cache accesses  (31.81%)
    58.865725916         98,915,243      mem_inst_retired.any                                          (31.71%)
    58.865725916            214,603      branch-misses                                                 (31.71%)
    58.865725916        198,120,418      instructions              #    1.52  insn per cycle           (39.64%)
    58.865725916        130,522,198      cycles                                                        (39.64%)
    58.865725916          2,372,610      L1-icache-load-misses                                         (39.64%)
    58.865725916         75,818,195      L1-dcache-loads                                               (40.93%)
    58.865725916          1,219,090      L1-dcache-load-misses     #    1.61% of all L1-dcache accesses  (48.85%)
    58.865725916            128,096      L2-loads                                                      (44.50%)
    58.865725916              6,276      L2-load-misses            #    4.85% of all LL-cache accesses  (44.50%)
    58.865725916            130,573      LLC-loads                                                     (43.23%)
    58.865725916              7,805      LLC-load-misses           #    6.03% of all LL-cache accesses  (35.31%)
    58.916137965        112,778,260      mem_inst_retired.any                                          (40.09%)
    58.916137965            264,079      branch-misses                                                 (32.16%)
    58.916137965        224,857,827      instructions              #    1.72  insn per cycle           (40.10%)
    58.916137965        130,366,035      cycles                                                        (39.67%)
    58.916137965          2,413,764      L1-icache-load-misses                                         (39.66%)
    58.916137965         60,746,341      L1-dcache-loads                                               (39.67%)
    58.916137965          1,411,354      L1-dcache-load-misses     #    2.32% of all L1-dcache accesses  (39.66%)
    58.916137965            161,169      L2-loads                                                      (36.08%)
    58.916137965              6,302      L2-load-misses            #    4.03% of all LL-cache accesses  (44.02%)
    58.916137965            151,467      LLC-loads                                                     (44.46%)
    58.916137965              6,319      LLC-load-misses           #    4.04% of all LL-cache accesses  (44.47%)
    58.966556988        106,404,241      mem_inst_retired.any                                          (44.46%)
    58.966556988            263,290      branch-misses                                                 (44.46%)
    58.966556988        222,026,191      instructions              #    1.70  insn per cycle           (52.40%)
    58.966556988        130,349,164      cycles                                                        (44.90%)
    58.966556988          2,311,734      L1-icache-load-misses                                         (39.67%)
    58.966556988         87,838,226      L1-dcache-loads                                               (39.67%)
    58.966556988          1,173,082      L1-dcache-load-misses     #    1.34% of all L1-dcache accesses  (39.67%)
    58.966556988            131,491      L2-loads                                                      (31.73%)
    58.966556988              6,976      L2-load-misses            #    4.98% of all LL-cache accesses  (31.73%)
    58.966556988            148,906      LLC-loads                                                     (39.22%)
    58.966556988              9,910      LLC-load-misses           #    7.07% of all LL-cache accesses  (44.47%)
    59.016868416        101,003,706      mem_inst_retired.any                                          (42.48%)
    59.016868416            259,981      branch-misses                                                 (44.34%)
    59.016868416        222,592,639      instructions              #    1.71  insn per cycle           (52.29%)
    59.016868416        130,084,035      cycles                                                        (52.29%)
    59.016868416          2,271,781      L1-icache-load-misses                                         (49.59%)
    59.016868416         71,763,554      L1-dcache-loads                                               (41.65%)
    59.016868416          1,147,246      L1-dcache-load-misses     #    1.60% of all L1-dcache accesses  (39.75%)
    59.016868416            112,755      L2-loads                                                      (31.81%)
    59.016868416              8,316      L2-load-misses            #    7.14% of all LL-cache accesses  (31.80%)
    59.016868416            120,322      LLC-loads                                                     (31.80%)
    59.016868416              9,356      LLC-load-misses           #    8.03% of all LL-cache accesses  (34.49%)
    59.067262192        110,713,273      mem_inst_retired.any                                          (31.75%)
    59.067262192            264,526      branch-misses                                                 (37.82%)
    59.067262192        217,240,786      instructions              #    1.67  insn per cycle           (52.37%)
    59.067262192        130,337,863      cycles                                                        (52.37%)
    59.067262192          2,300,584      L1-icache-load-misses                                         (52.37%)
    59.067262192         70,207,804      L1-dcache-loads                                               (52.37%)
    59.067262192          1,213,139      L1-dcache-load-misses     #    1.73% of all L1-dcache accesses  (46.33%)
    59.067262192            107,253      L2-loads                                                      (31.76%)
    59.067262192              8,213      L2-load-misses            #    7.54% of all LL-cache accesses  (31.75%)
    59.067262192            110,680      LLC-loads                                                     (31.75%)
    59.067262192             10,586      LLC-load-misses           #    9.71% of all LL-cache accesses  (31.75%)
    59.117715017         88,103,221      mem_inst_retired.any                                          (31.71%)
    59.117715017            265,364      branch-misses                                                 (31.71%)
    59.117715017        205,904,912      instructions              #    1.58  insn per cycle           (40.96%)
    59.117715017        130,482,278      cycles                                                        (48.87%)
    59.117715017          2,890,637      L1-icache-load-misses                                         (52.43%)
    59.117715017         73,139,652      L1-dcache-loads                                               (52.43%)
    59.117715017          1,442,250      L1-dcache-load-misses     #    1.97% of all L1-dcache accesses  (52.43%)
    59.117715017            194,769      L2-loads                                                      (35.28%)
    59.117715017              3,279      L2-load-misses            #    1.66% of all LL-cache accesses  (31.72%)
    59.117715017            201,428      LLC-loads                                                     (31.72%)
    59.117715017              5,719      LLC-load-misses           #    2.89% of all LL-cache accesses  (31.72%)
    59.168144845         89,857,309      mem_inst_retired.any                                          (31.72%)
    59.168144845            224,403      branch-misses                                                 (31.73%)
    59.168144845        177,488,426      instructions              #    1.36  insn per cycle           (39.66%)
    59.168144845        130,445,264      cycles                                                        (39.66%)
    59.168144845          2,871,301      L1-icache-load-misses                                         (44.04%)
    59.168144845         61,759,514      L1-dcache-loads                                               (51.97%)
    59.168144845          1,411,757      L1-dcache-load-misses     #    2.29% of all L1-dcache accesses  (52.41%)
    59.168144845            146,255      L2-loads                                                      (44.48%)
    59.168144845              7,720      L2-load-misses            #    5.18% of all LL-cache accesses  (40.11%)
    59.168144845            151,940      LLC-loads                                                     (32.18%)
    59.168144845              5,185      LLC-load-misses           #    3.48% of all LL-cache accesses  (31.72%)
    59.218573775        106,832,000      mem_inst_retired.any                                          (31.72%)
    59.218573775            265,698      branch-misses                                                 (31.72%)
    59.218573775        212,965,484      instructions              #    1.63  insn per cycle           (39.65%)
    59.218573775        130,422,785      cycles                                                        (39.66%)
    59.218573775          2,352,150      L1-icache-load-misses                                         (39.66%)
    59.218573775         74,908,108      L1-dcache-loads                                               (39.66%)
    59.218573775          1,172,644      L1-dcache-load-misses     #    1.57% of all L1-dcache accesses  (47.15%)
    59.218573775            148,606      L2-loads                                                      (44.48%)
    59.218573775              7,565      L2-load-misses            #    4.93% of all LL-cache accesses  (44.48%)
    59.218573775            158,037      LLC-loads                                                     (44.47%)
    59.218573775              3,610      LLC-load-misses           #    2.35% of all LL-cache accesses  (37.00%)
#           time             counts unit events
    59.268890496        102,258,281      mem_inst_retired.any                                          (41.67%)
    59.268890496            260,249      branch-misses                                                 (33.72%)
    59.268890496        218,013,212      instructions              #    1.68  insn per cycle           (41.66%)
    59.268890496        130,093,170      cycles                                                        (39.74%)
    59.268890496          2,758,175      L1-icache-load-misses                                         (39.74%)
    59.268890496         66,424,709      L1-dcache-loads                                               (39.74%)
    59.268890496          1,518,713      L1-dcache-load-misses     #    2.29% of all L1-dcache accesses  (39.74%)
    59.268890496            214,319      L2-loads                                                      (34.47%)
    59.268890496              8,924      L2-load-misses            #    4.66% of all LL-cache accesses  (42.42%)
    59.268890496            168,917      LLC-loads                                                     (44.36%)
    59.268890496              9,495      LLC-load-misses           #    4.96% of all LL-cache accesses  (44.36%)
    59.319242499        119,086,999      mem_inst_retired.any                                          (44.40%)
    59.319242499            250,372      branch-misses                                                 (44.39%)
    59.319242499        227,219,852      instructions              #    1.74  insn per cycle           (52.34%)
    59.319242499        130,238,375      cycles                                                        (46.32%)
    59.319242499          2,051,597      L1-icache-load-misses                                         (39.72%)
    59.319242499         75,001,366      L1-dcache-loads                                               (39.72%)
    59.319242499          1,170,868      L1-dcache-load-misses     #    1.56% of all L1-dcache accesses  (39.72%)
    59.319242499            135,501      L2-loads                                                      (31.77%)
    59.319242499              9,816      L2-load-misses            #    7.18% of all LL-cache accesses  (31.77%)
    59.319242499            137,981      LLC-loads                                                     (37.78%)
    59.319242499              8,831      LLC-load-misses           #    6.46% of all LL-cache accesses  (44.39%)
    59.369656887        113,998,062      mem_inst_retired.any                                          (41.03%)
    59.369656887            280,986      branch-misses                                                 (44.45%)
    59.369656887        230,576,927      instructions              #    1.77  insn per cycle           (52.39%)
    59.369656887        130,361,307      cycles                                                        (52.39%)
    59.369656887          2,584,853      L1-icache-load-misses                                         (51.05%)
    59.369656887         74,379,795      L1-dcache-loads                                               (43.13%)
    59.369656887          1,177,516      L1-dcache-load-misses     #    1.58% of all L1-dcache accesses  (39.67%)
    59.369656887            162,102      L2-loads                                                      (31.74%)
    59.369656887              7,885      L2-load-misses            #    4.77% of all LL-cache accesses  (31.74%)
    59.369656887            168,577      LLC-loads                                                     (31.74%)
    59.369656887             11,066      LLC-load-misses           #    6.69% of all LL-cache accesses  (33.06%)
    59.420093570        103,024,012      mem_inst_retired.any                                          (31.76%)
    59.420093570            265,600      branch-misses                                                 (36.26%)
    59.420093570        206,563,520      instructions              #    1.59  insn per cycle           (52.14%)
    59.420093570        130,303,899      cycles                                                        (52.48%)
    59.420093570          2,420,139      L1-icache-load-misses                                         (52.45%)
    59.420093570         65,028,216      L1-dcache-loads                                               (52.37%)
    59.420093570          1,494,300      L1-dcache-load-misses     #    2.30% of all L1-dcache accesses  (47.89%)
    59.420093570            214,162      L2-loads                                                      (31.64%)
    59.420093570              7,531      L2-load-misses            #    3.64% of all LL-cache accesses  (31.67%)
    59.420093570            200,185      LLC-loads                                                     (31.75%)
    59.420093570              8,459      LLC-load-misses           #    4.08% of all LL-cache accesses  (31.75%)
    59.470552120         97,502,743      mem_inst_retired.any                                          (31.70%)
    59.470552120            264,307      branch-misses                                                 (31.69%)
    59.470552120        186,343,730      instructions              #    1.43  insn per cycle           (39.62%)
    59.470552120        130,482,966      cycles                                                        (47.23%)
    59.470552120          2,723,590      L1-icache-load-misses                                         (52.44%)
    59.470552120         64,942,218      L1-dcache-loads                                               (52.44%)
    59.470552120          1,521,268      L1-dcache-load-misses     #    2.34% of all L1-dcache accesses  (52.44%)
    59.470552120            186,979      L2-loads                                                      (36.96%)
    59.470552120              5,822      L2-load-misses            #    2.97% of all LL-cache accesses  (31.72%)
    59.470552120            204,912      LLC-loads                                                     (31.69%)
    59.470552120              6,098      LLC-load-misses           #    3.11% of all LL-cache accesses  (31.70%)
    59.521020648        108,053,440      mem_inst_retired.any                                          (31.83%)
    59.521020648            288,594      branch-misses                                                 (31.83%)
    59.521020648        239,575,028      instructions              #    1.84  insn per cycle           (39.78%)
    59.521020648        130,015,437      cycles                                                        (39.78%)
    59.521020648          2,131,458      L1-icache-load-misses                                         (42.50%)
    59.521020648         70,925,224      L1-dcache-loads                                               (50.46%)
    59.521020648          1,410,489      L1-dcache-load-misses     #    1.99% of all L1-dcache accesses  (52.27%)
    59.521020648            200,100      L2-loads                                                      (44.29%)
    59.521020648              6,358      L2-load-misses            #    3.23% of all LL-cache accesses  (41.60%)
    59.521020648            193,406      LLC-loads                                                     (33.65%)
    59.521020648              9,765      LLC-load-misses           #    4.96% of all LL-cache accesses  (31.82%)
    59.571776791        119,557,354      mem_inst_retired.any                                          (31.52%)
    59.571776791            281,858      branch-misses                                                 (31.52%)
    59.571776791        224,522,039      instructions              #    1.71  insn per cycle           (39.40%)
    59.571776791        131,274,385      cycles                                                        (39.40%)
    59.571776791          2,283,089      L1-icache-load-misses                                         (39.40%)
    59.571776791         75,651,117      L1-dcache-loads                                               (39.40%)
    59.571776791          1,344,850      L1-dcache-load-misses     #    1.78% of all L1-dcache accesses  (45.12%)
    59.571776791            174,584      L2-loads                                                      (44.84%)
    59.571776791              9,895      L2-load-misses            #    5.59% of all LL-cache accesses  (44.84%)
    59.571776791            179,526      LLC-loads                                                     (44.84%)
    59.571776791             11,538      LLC-load-misses           #    6.52% of all LL-cache accesses  (39.14%)
    59.622094706         98,148,277      mem_inst_retired.any                                          (44.05%)
    59.622094706            255,738      branch-misses                                                 (36.11%)
    59.622094706        225,612,314      instructions              #    1.73  insn per cycle           (44.07%)
    59.622094706        130,146,929      cycles                                                        (39.74%)
    59.622094706          2,442,705      L1-icache-load-misses                                         (39.74%)
    59.622094706         73,730,843      L1-dcache-loads                                               (39.75%)
    59.622094706          1,421,155      L1-dcache-load-misses     #    1.93% of all L1-dcache accesses  (39.74%)
    59.622094706            230,051      L2-loads                                                      (32.08%)
    59.622094706              7,104      L2-load-misses            #    3.48% of all LL-cache accesses  (40.02%)
    59.622094706            178,645      LLC-loads                                                     (44.35%)
    59.622094706              5,347      LLC-load-misses           #    2.62% of all LL-cache accesses  (44.35%)
    59.672466242        120,208,046      mem_inst_retired.any                                          (44.41%)
    59.672466242            280,761      branch-misses                                                 (44.41%)
    59.672466242        235,672,117      instructions              #    1.81  insn per cycle           (52.35%)
    59.672466242        130,228,083      cycles                                                        (48.73%)
    59.672466242          2,838,996      L1-icache-load-misses                                         (40.79%)
    59.672466242         63,431,924      L1-dcache-loads                                               (39.70%)
    59.672466242          1,551,500      L1-dcache-load-misses     #    2.45% of all L1-dcache accesses  (39.71%)
    59.672466242            201,802      L2-loads                                                      (31.76%)
    59.672466242              7,681      L2-load-misses            #    4.16% of all LL-cache accesses  (31.76%)
    59.672466242            167,604      LLC-loads                                                     (35.38%)
    59.672466242             10,599      LLC-load-misses           #    5.74% of all LL-cache accesses  (43.31%)
    59.722832168         91,528,904      mem_inst_retired.any                                          (38.64%)
    59.722832168            248,171      branch-misses                                                 (44.41%)
    59.722832168        199,099,785      instructions              #    1.53  insn per cycle           (52.35%)
    59.722832168        130,299,365      cycles                                                        (52.35%)
    59.722832168          2,570,722      L1-icache-load-misses                                         (52.35%)
    59.722832168         67,942,996      L1-dcache-loads                                               (45.50%)
    59.722832168          1,537,903      L1-dcache-load-misses     #    2.26% of all L1-dcache accesses  (39.71%)
    59.722832168            173,318      L2-loads                                                      (31.77%)
    59.722832168              5,559      L2-load-misses            #    3.29% of all LL-cache accesses  (31.77%)
    59.722832168            164,917      LLC-loads                                                     (31.77%)
    59.722832168              9,387      LLC-load-misses           #    5.55% of all LL-cache accesses  (31.77%)
    59.773285359         93,306,778      mem_inst_retired.any                                          (31.71%)
    59.773285359            261,969      branch-misses                                                 (33.88%)
    59.773285359        216,274,074      instructions              #    1.66  insn per cycle           (49.73%)
    59.773285359        130,449,897      cycles                                                        (52.43%)
    59.773285359          2,631,904      L1-icache-load-misses                                         (52.43%)
    59.773285359         66,749,270      L1-dcache-loads                                               (52.43%)
    59.773285359          1,291,412      L1-dcache-load-misses     #    1.93% of all L1-dcache accesses  (50.29%)
    59.773285359            177,426      L2-loads                                                      (31.71%)
    59.773285359              5,523      L2-load-misses            #    3.28% of all LL-cache accesses  (31.72%)
    59.773285359            159,335      LLC-loads                                                     (31.71%)
    59.773285359              5,481      LLC-load-misses           #    3.26% of all LL-cache accesses  (31.71%)
    59.823700212         90,924,881      mem_inst_retired.any                                          (31.74%)
    59.823700212            253,631      branch-misses                                                 (31.73%)
    59.823700212        199,509,835      instructions              #    1.53  insn per cycle           (39.67%)
    59.823700212        130,394,145      cycles                                                        (44.90%)
    59.823700212          2,439,420      L1-icache-load-misses                                         (52.39%)
    59.823700212         68,825,921      L1-dcache-loads                                               (52.39%)
    59.823700212          1,186,751      L1-dcache-load-misses     #    1.72% of all L1-dcache accesses  (52.40%)
    59.823700212            118,439      L2-loads                                                      (39.25%)
    59.823700212              5,533      L2-load-misses            #    4.19% of all LL-cache accesses  (31.73%)
    59.823700212            145,930      LLC-loads                                                     (31.74%)
    59.823700212              8,437      LLC-load-misses           #    6.38% of all LL-cache accesses  (31.74%)
    59.874117494         97,816,052      mem_inst_retired.any                                          (31.74%)
    59.874117494            261,187      branch-misses                                                 (31.73%)
    59.874117494        208,389,594      instructions              #    1.60  insn per cycle           (39.67%)
    59.874117494        130,323,749      cycles                                                        (39.67%)
    59.874117494          2,782,536      L1-icache-load-misses                                         (40.10%)
    59.874117494         67,090,419      L1-dcache-loads                                               (48.04%)
    59.874117494          1,275,696      L1-dcache-load-misses     #    1.90% of all L1-dcache accesses  (52.40%)
    59.874117494            137,315      L2-loads                                                      (44.46%)
    59.874117494              6,925      L2-load-misses            #    4.53% of all LL-cache accesses  (44.04%)
    59.874117494            168,353      LLC-loads                                                     (36.11%)
    59.874117494             11,476      LLC-load-misses           #    7.51% of all LL-cache accesses  (31.73%)
    59.924546509        102,054,575      mem_inst_retired.any                                          (32.96%)
    59.924546509            255,296      branch-misses                                                 (31.73%)
    59.924546509        182,173,138      instructions              #    1.40  insn per cycle           (39.65%)
    59.924546509        130,349,064      cycles                                                        (39.65%)
    59.924546509          2,269,209      L1-icache-load-misses                                         (39.65%)
    59.924546509         55,537,721      L1-dcache-loads                                               (39.65%)
    59.924546509          1,422,465      L1-dcache-load-misses     #    2.56% of all L1-dcache accesses  (43.23%)
    59.924546509            158,783      L2-loads                                                      (43.24%)
    59.924546509              7,389      L2-load-misses            #    4.94% of all LL-cache accesses  (44.48%)
    59.924546509            140,319      LLC-loads                                                     (44.48%)
    59.924546509              4,784      LLC-load-misses           #    3.20% of all LL-cache accesses  (40.92%)
    59.974969663         82,493,567      mem_inst_retired.any                                          (44.46%)
    59.974969663            236,650      branch-misses                                                 (37.77%)
    59.974969663        199,308,793      instructions              #    1.53  insn per cycle           (45.71%)
    59.974969663        130,426,118      cycles                                                        (39.66%)
    59.974969663          2,266,449      L1-icache-load-misses                                         (39.67%)
    59.974969663         69,451,870      L1-dcache-loads                                               (39.66%)
    59.974969663          1,421,130      L1-dcache-load-misses     #    2.05% of all L1-dcache accesses  (39.66%)
    59.974969663            150,003      L2-loads                                                      (31.73%)
    59.974969663              3,853      L2-load-misses            #    2.50% of all LL-cache accesses  (38.41%)
    59.974969663            158,681      LLC-loads                                                     (44.47%)
    59.974969663              5,167      LLC-load-misses           #    3.35% of all LL-cache accesses  (44.47%)
    60.025424702        100,979,563      mem_inst_retired.any                                          (44.51%)
    60.025424702            249,096      branch-misses                                                 (44.51%)
    60.025424702        203,819,258      instructions              #    1.56  insn per cycle           (52.43%)
    60.025424702        130,419,625      cycles                                                        (50.55%)
    60.025424702          2,217,255      L1-icache-load-misses                                         (42.63%)
    60.025424702         62,073,246      L1-dcache-loads                                               (39.63%)
    60.025424702          1,198,870      L1-dcache-load-misses     #    1.93% of all L1-dcache accesses  (39.64%)
    60.025424702            126,696      L2-loads                                                      (31.71%)
    60.025424702              4,581      L2-load-misses            #    3.42% of all LL-cache accesses  (31.71%)
    60.025424702            141,051      LLC-loads                                                     (33.58%)
    60.025424702              7,447      LLC-load-misses           #    5.56% of all LL-cache accesses  (41.50%)
    60.075701011        121,413,044      mem_inst_retired.any                                          (36.80%)
    60.075701011            273,418      branch-misses                                                 (44.31%)
    60.075701011        235,225,070      instructions              #    1.81  insn per cycle           (52.26%)
    60.075701011        130,040,745      cycles                                                        (52.26%)
    60.075701011          2,544,424      L1-icache-load-misses                                         (52.26%)
    60.075701011         64,743,414      L1-dcache-loads                                               (47.31%)
    60.075701011          1,356,365      L1-dcache-load-misses     #    2.09% of all L1-dcache accesses  (39.78%)
    60.075701011            182,678      L2-loads                                                      (31.83%)
    60.075701011              7,768      L2-load-misses            #    4.59% of all LL-cache accesses  (31.82%)
    60.075701011            155,474      LLC-loads                                                     (31.82%)
    60.075701011              6,853      LLC-load-misses           #    4.05% of all LL-cache accesses  (31.82%)
    60.126140028        107,761,381      mem_inst_retired.any                                          (31.72%)
    60.126140028            264,945      branch-misses                                                 (32.17%)
    60.126140028        229,628,762      instructions              #    1.76  insn per cycle           (48.02%)
    60.126140028        130,444,806      cycles                                                        (52.41%)
    60.126140028          2,294,915      L1-icache-load-misses                                         (52.41%)
    60.126140028         76,821,400      L1-dcache-loads                                               (52.42%)
    60.126140028          1,312,352      L1-dcache-load-misses     #    1.71% of all L1-dcache accesses  (51.99%)
    60.126140028            167,236      L2-loads                                                      (31.73%)
    60.126140028              9,806      L2-load-misses            #    5.61% of all LL-cache accesses  (31.72%)
    60.126140028            182,077      LLC-loads                                                     (31.72%)
    60.126140028             11,360      LLC-load-misses           #    6.50% of all LL-cache accesses  (31.72%)
    60.176562678        112,663,538      mem_inst_retired.any                                          (31.73%)
    60.176562678            258,701      branch-misses                                                 (31.73%)
    60.176562678        229,880,462      instructions              #    1.76  insn per cycle           (39.66%)
    60.176562678        130,431,592      cycles                                                        (43.20%)
    60.176562678          2,350,774      L1-icache-load-misses                                         (51.13%)
    60.176562678         75,991,062      L1-dcache-loads                                               (52.40%)
    60.176562678          1,218,160      L1-dcache-load-misses     #    1.60% of all L1-dcache accesses  (52.40%)
    60.176562678            130,999      L2-loads                                                      (40.95%)
    60.176562678              6,354      L2-load-misses            #    4.65% of all LL-cache accesses  (33.02%)
    60.176562678            142,226      LLC-loads                                                     (31.73%)
    60.176562678              4,629      LLC-load-misses           #    3.39% of all LL-cache accesses  (31.73%)
    60.227008140        115,680,796      mem_inst_retired.any                                          (31.72%)
    60.227008140            277,024      branch-misses                                                 (31.72%)
    60.227008140        232,942,466      instructions              #    1.79  insn per cycle           (39.65%)
    60.227008140        130,470,781      cycles                                                        (39.64%)
    60.227008140          2,515,563      L1-icache-load-misses                                         (39.64%)
    60.227008140         61,670,493      L1-dcache-loads                                               (46.31%)
    60.227008140          1,435,394      L1-dcache-load-misses     #    2.33% of all L1-dcache accesses  (52.42%)
    60.227008140            155,582      L2-loads                                                      (44.50%)
    60.227008140              6,448      L2-load-misses            #    4.16% of all LL-cache accesses  (44.49%)
    60.227008140            154,691      LLC-loads                                                     (37.85%)
    60.227008140              7,834      LLC-load-misses           #    5.05% of all LL-cache accesses  (31.72%)
    60.277313208        114,657,391      mem_inst_retired.any                                          (34.56%)
    60.277313208            265,384      branch-misses                                                 (31.80%)
    60.277313208        230,434,172      instructions              #    1.77  insn per cycle           (39.76%)
    60.277313208        130,087,426      cycles                                                        (39.75%)
    60.277313208          2,311,655      L1-icache-load-misses                                         (39.76%)
    60.277313208         70,013,509      L1-dcache-loads                                               (39.76%)
    60.277313208          1,246,442      L1-dcache-load-misses     #    1.78% of all L1-dcache accesses  (41.58%)
    60.277313208            159,949      L2-loads                                                      (41.57%)
    60.277313208              8,149      L2-load-misses            #    5.22% of all LL-cache accesses  (44.34%)
    60.277313208            152,030      LLC-loads                                                     (44.34%)
    60.277313208              9,025      LLC-load-misses           #    5.79% of all LL-cache accesses  (42.54%)
    60.327613771        113,311,437      mem_inst_retired.any                                          (44.34%)
    60.327613771            274,192      branch-misses                                                 (39.14%)
    60.327613771        221,807,551      instructions              #    1.70  insn per cycle           (47.10%)
    60.327613771        130,143,074      cycles                                                        (39.76%)
    60.327613771          2,153,596      L1-icache-load-misses                                         (39.75%)
    60.327613771         78,917,669      L1-dcache-loads                                               (39.75%)
    60.327613771          1,127,745      L1-dcache-load-misses     #    1.43% of all L1-dcache accesses  (39.75%)
    60.327613771            138,110      L2-loads                                                      (31.80%)
    60.327613771              9,824      L2-load-misses            #    6.91% of all LL-cache accesses  (36.99%)
    60.327613771            146,398      LLC-loads                                                     (44.34%)
    60.327613771              7,542      LLC-load-misses           #    5.30% of all LL-cache accesses  (44.35%)
    60.377968430         85,847,917      mem_inst_retired.any                                          (44.39%)
    60.377968430            259,045      branch-misses                                                 (44.39%)
    60.377968430        204,553,033      instructions              #    1.57  insn per cycle           (52.33%)
    60.377968430        130,179,855      cycles                                                        (51.73%)
    60.377968430          2,398,330      L1-icache-load-misses                                         (43.79%)
    60.377968430         73,565,925      L1-dcache-loads                                               (39.72%)
    60.377968430          1,347,384      L1-dcache-load-misses     #    1.83% of all L1-dcache accesses  (39.72%)
    60.377968430            213,288      L2-loads                                                      (31.78%)
    60.377968430             10,615      L2-load-misses            #    4.94% of all LL-cache accesses  (31.78%)
    60.377968430            216,766      LLC-loads                                                     (32.36%)
    60.377968430              7,947      LLC-load-misses           #    3.70% of all LL-cache accesses  (40.30%)
    60.428434039         89,495,718      mem_inst_retired.any                                          (35.59%)
    60.428434039            238,746      branch-misses                                                 (43.51%)
    60.428434039        173,671,454      instructions              #    1.33  insn per cycle           (52.44%)
    60.428434039        130,432,864      cycles                                                        (52.44%)
    60.428434039          3,038,610      L1-icache-load-misses                                         (52.44%)
    60.428434039         59,248,648      L1-dcache-loads                                               (48.57%)
    60.428434039          1,556,329      L1-dcache-load-misses     #    2.63% of all L1-dcache accesses  (40.66%)
    60.428434039            159,666      L2-loads                                                      (31.71%)
    60.428434039              7,344      L2-load-misses            #    4.64% of all LL-cache accesses  (31.71%)
    60.428434039            156,707      LLC-loads                                                     (31.71%)
    60.428434039              9,239      LLC-load-misses           #    5.84% of all LL-cache accesses  (31.71%)
    60.478832801        109,088,782      mem_inst_retired.any                                          (31.77%)
    60.478832801            274,185      branch-misses                                                 (31.71%)
    60.478832801        224,903,096      instructions              #    1.73  insn per cycle           (46.59%)
    60.478832801        130,250,200      cycles                                                        (52.37%)
    60.478832801          2,427,374      L1-icache-load-misses                                         (52.34%)
    60.478832801         78,332,041      L1-dcache-loads                                               (52.35%)
    60.478832801          1,265,479      L1-dcache-load-misses     #    1.62% of all L1-dcache accesses  (52.40%)
    60.478832801            168,218      L2-loads                                                      (31.75%)
    60.478832801              9,866      L2-load-misses            #    5.83% of all LL-cache accesses  (31.77%)
    60.478832801            170,241      LLC-loads                                                     (31.77%)
    60.478832801              9,468      LLC-load-misses           #    5.59% of all LL-cache accesses  (31.77%)
#           time             counts unit events
    60.529142305        107,014,306      mem_inst_retired.any                                          (31.81%)
    60.529142305            279,340      branch-misses                                                 (31.81%)
    60.529142305        219,677,977      instructions              #    1.69  insn per cycle           (39.76%)
    60.529142305        130,052,840      cycles                                                        (41.92%)
    60.529142305          2,447,565      L1-icache-load-misses                                         (49.87%)
    60.529142305         67,007,963      L1-dcache-loads                                               (52.28%)
    60.529142305          1,563,260      L1-dcache-load-misses     #    2.33% of all L1-dcache accesses  (52.28%)
    60.529142305            189,722      L2-loads                                                      (42.19%)
    60.529142305              8,672      L2-load-misses            #    4.43% of all LL-cache accesses  (34.23%)
    60.529142305            201,640      LLC-loads                                                     (31.82%)
    60.529142305              7,898      LLC-load-misses           #    4.04% of all LL-cache accesses  (31.82%)
    60.579441815        104,801,412      mem_inst_retired.any                                          (31.81%)
    60.579441815            267,821      branch-misses                                                 (31.81%)
    60.579441815        231,020,491      instructions              #    1.78  insn per cycle           (39.76%)
    60.579441815        130,074,033      cycles                                                        (39.76%)
    60.579441815          2,123,291      L1-icache-load-misses                                         (39.77%)
    60.579441815         90,831,115      L1-dcache-loads                                               (45.30%)
    60.579441815          1,207,570      L1-dcache-load-misses     #    1.33% of all L1-dcache accesses  (52.28%)
    60.579441815            139,825      L2-loads                                                      (44.33%)
    60.579441815              9,218      L2-load-misses            #    6.54% of all LL-cache accesses  (44.33%)
    60.579441815            141,911      LLC-loads                                                     (38.81%)
    60.579441815              7,901      LLC-load-misses           #    5.61% of all LL-cache accesses  (31.82%)
    60.629755273        110,156,935      mem_inst_retired.any                                          (35.44%)
    60.629755273            248,737      branch-misses                                                 (31.80%)
    60.629755273        205,805,152      instructions              #    1.58  insn per cycle           (39.75%)
    60.629755273        130,127,800      cycles                                                        (39.74%)
    60.629755273          2,433,169      L1-icache-load-misses                                         (39.74%)
    60.629755273         59,855,862      L1-dcache-loads                                               (39.74%)
    60.629755273          1,523,654      L1-dcache-load-misses     #    2.55% of all L1-dcache accesses  (40.70%)
    60.629755273            155,851      L2-loads                                                      (40.70%)
    60.629755273              4,662      L2-load-misses            #    3.39% of all LL-cache accesses  (44.35%)
    60.629755273            118,987      LLC-loads                                                     (44.36%)
    60.629755273              2,646      LLC-load-misses           #    1.93% of all LL-cache accesses  (43.42%)
    60.680184285        103,466,980      mem_inst_retired.any                                          (44.34%)
    60.680184285            255,511      branch-misses                                                 (40.03%)
    60.680184285        236,637,410      instructions              #    1.82  insn per cycle           (47.98%)
    60.680184285        130,068,497      cycles                                                        (40.28%)
    60.680184285          2,406,501      L1-icache-load-misses                                         (39.76%)
    60.680184285         73,904,852      L1-dcache-loads                                               (39.76%)
    60.680184285          1,224,691      L1-dcache-load-misses     #    1.66% of all L1-dcache accesses  (39.75%)
    60.680184285            160,710      L2-loads                                                      (31.80%)
    60.680184285              4,282      L2-load-misses            #    2.76% of all LL-cache accesses  (36.10%)
    60.680184285            149,409      LLC-loads                                                     (43.80%)
    60.680184285              8,071      LLC-load-misses           #    5.21% of all LL-cache accesses  (44.34%)
    60.730536027        116,832,307      mem_inst_retired.any                                          (44.39%)
    60.730536027            249,295      branch-misses                                                 (44.39%)
    60.730536027        218,746,139      instructions              #    1.68  insn per cycle           (52.34%)
    60.730536027        130,297,110      cycles                                                        (52.34%)
    60.730536027          2,379,329      L1-icache-load-misses                                         (44.92%)
    60.730536027         70,214,957      L1-dcache-loads                                               (39.72%)
    60.730536027          1,221,492      L1-dcache-load-misses     #    1.74% of all L1-dcache accesses  (39.72%)
    60.730536027            143,990      L2-loads                                                      (31.77%)
    60.730536027             10,030      L2-load-misses            #    6.91% of all LL-cache accesses  (31.77%)
    60.730536027            146,270      LLC-loads                                                     (31.77%)
    60.730536027              7,383      LLC-load-misses           #    5.09% of all LL-cache accesses  (39.18%)
    60.780845881        115,716,167      mem_inst_retired.any                                          (34.57%)
    60.780845881            289,109      branch-misses                                                 (42.52%)
    60.780845881        247,534,166      instructions              #    1.90  insn per cycle           (52.29%)
    60.780845881        130,097,910      cycles                                                        (52.29%)
    60.780845881          2,325,014      L1-icache-load-misses                                         (52.29%)
    60.780845881         78,100,911      L1-dcache-loads                                               (49.55%)
    60.780845881          1,150,763      L1-dcache-load-misses     #    1.47% of all L1-dcache accesses  (41.60%)
    60.780845881            150,970      L2-loads                                                      (31.80%)
    60.780845881              8,574      L2-load-misses            #    5.91% of all LL-cache accesses  (31.80%)
    60.780845881            139,081      LLC-loads                                                     (31.81%)
    60.780845881              7,772      LLC-load-misses           #    5.36% of all LL-cache accesses  (31.81%)
    60.831142343         80,441,355      mem_inst_retired.any                                          (31.80%)
    60.831142343            268,205      branch-misses                                                 (31.80%)
    60.831142343        175,615,165      instructions              #    1.35  insn per cycle           (45.88%)
    60.831142343        130,071,276      cycles                                                        (52.28%)
    60.831142343          2,263,463      L1-icache-load-misses                                         (52.29%)
    60.831142343         63,556,227      L1-dcache-loads                                               (52.29%)
    60.831142343          1,271,478      L1-dcache-load-misses     #    2.00% of all L1-dcache accesses  (52.29%)
    60.831142343            128,597      L2-loads                                                      (31.81%)
    60.831142343              5,608      L2-load-misses            #    4.03% of all LL-cache accesses  (31.81%)
    60.831142343            149,532      LLC-loads                                                     (31.81%)
    60.831142343             12,512      LLC-load-misses           #    9.00% of all LL-cache accesses  (31.80%)
    60.881566893        100,304,924      mem_inst_retired.any                                          (31.73%)
    60.881566893            258,760      branch-misses                                                 (31.73%)
    60.881566893        203,260,566      instructions              #    1.56  insn per cycle           (39.66%)
    60.881566893        130,392,124      cycles                                                        (41.21%)
    60.881566893          2,763,937      L1-icache-load-misses                                         (49.14%)
    60.881566893         72,313,560      L1-dcache-loads                                               (52.40%)
    60.881566893          1,438,846      L1-dcache-load-misses     #    1.99% of all L1-dcache accesses  (52.40%)
    60.881566893            196,214      L2-loads                                                      (42.94%)
    60.881566893              6,860      L2-load-misses            #    3.67% of all LL-cache accesses  (35.01%)
    60.881566893            177,501      LLC-loads                                                     (31.73%)
    60.881566893              9,040      LLC-load-misses           #    4.84% of all LL-cache accesses  (31.73%)
    60.931993941        106,296,776      mem_inst_retired.any                                          (31.73%)
    60.931993941            242,459      branch-misses                                                 (31.73%)
    60.931993941        189,879,340      instructions              #    1.46  insn per cycle           (39.66%)
    60.931993941        130,363,447      cycles                                                        (39.66%)
    60.931993941          2,622,233      L1-icache-load-misses                                         (39.66%)
    60.931993941         63,868,992      L1-dcache-loads                                               (44.33%)
    60.931993941          1,299,794      L1-dcache-load-misses     #    2.04% of all L1-dcache accesses  (52.27%)
    60.931993941            180,986      L2-loads                                                      (44.47%)
    60.931993941              7,036      L2-load-misses            #    4.05% of all LL-cache accesses  (44.47%)
    60.931993941            166,439      LLC-loads                                                     (39.82%)
    60.931993941              8,233      LLC-load-misses           #    4.74% of all LL-cache accesses  (31.88%)
    60.982291072         96,333,979      mem_inst_retired.any                                          (36.51%)
    60.982291072            273,792      branch-misses                                                 (31.80%)
    60.982291072        218,610,468      instructions              #    1.68  insn per cycle           (39.75%)
    60.982291072        130,053,057      cycles                                                        (39.75%)
    60.982291072          2,577,623      L1-icache-load-misses                                         (39.76%)
    60.982291072         72,542,406      L1-dcache-loads                                               (39.76%)
    60.982291072          1,140,174      L1-dcache-load-misses     #    1.57% of all L1-dcache accesses  (39.76%)
    60.982291072            134,469      L2-loads                                                      (39.63%)
    60.982291072              6,790      L2-load-misses            #    5.01% of all LL-cache accesses  (44.34%)
    60.982291072            136,682      LLC-loads                                                     (44.34%)
    60.982291072             11,448      LLC-load-misses           #    8.44% of all LL-cache accesses  (44.34%)
    61.032599679        110,714,717      mem_inst_retired.any                                          (44.34%)
    61.032599679            255,457      branch-misses                                                 (41.09%)
    61.032599679        223,383,982      instructions              #    1.72  insn per cycle           (49.05%)
    61.032599679        130,117,223      cycles                                                        (41.10%)
    61.032599679          2,392,077      L1-icache-load-misses                                         (39.75%)
    61.032599679         77,493,543      L1-dcache-loads                                               (39.75%)
    61.032599679          1,332,969      L1-dcache-load-misses     #    1.72% of all L1-dcache accesses  (39.76%)
    61.032599679            135,680      L2-loads                                                      (31.80%)
    61.032599679              6,824      L2-load-misses            #    4.74% of all LL-cache accesses  (35.04%)
    61.032599679            152,098      LLC-loads                                                     (42.98%)
    61.032599679              7,313      LLC-load-misses           #    5.08% of all LL-cache accesses  (44.34%)
    61.082914660        115,797,025      mem_inst_retired.any                                          (44.35%)
    61.082914660            249,135      branch-misses                                                 (44.35%)
    61.082914660        215,117,455      instructions              #    1.65  insn per cycle           (52.30%)
    61.082914660        130,152,443      cycles                                                        (52.30%)
    61.082914660          2,453,600      L1-icache-load-misses                                         (45.70%)
    61.082914660         59,457,459      L1-dcache-loads                                               (39.74%)
    61.082914660          1,482,557      L1-dcache-load-misses     #    2.49% of all L1-dcache accesses  (39.75%)
    61.082914660            150,179      L2-loads                                                      (31.80%)
    61.082914660              7,342      L2-load-misses            #    5.41% of all LL-cache accesses  (31.80%)
    61.082914660            121,153      LLC-loads                                                     (31.80%)
    61.082914660              6,936      LLC-load-misses           #    5.11% of all LL-cache accesses  (38.39%)
    61.133212517        117,880,358      mem_inst_retired.any                                          (33.82%)
    61.133212517            263,229      branch-misses                                                 (41.77%)
    61.133212517        225,433,361      instructions              #    1.73  insn per cycle           (52.28%)
    61.133212517        130,113,272      cycles                                                        (52.28%)
    61.133212517          2,499,023      L1-icache-load-misses                                         (52.28%)
    61.133212517         76,579,967      L1-dcache-loads                                               (50.29%)
    61.133212517          1,124,495      L1-dcache-load-misses     #    1.47% of all L1-dcache accesses  (42.34%)
    61.133212517            118,891      L2-loads                                                      (31.81%)
    61.133212517             11,018      L2-load-misses            #    9.26% of all LL-cache accesses  (31.81%)
    61.133212517            118,985      LLC-loads                                                     (31.81%)
    61.133212517              9,585      LLC-load-misses           #    8.06% of all LL-cache accesses  (31.81%)
    61.183624336        107,101,581      mem_inst_retired.any                                          (31.74%)
    61.183624336            274,050      branch-misses                                                 (31.74%)
    61.183624336        210,806,967      instructions              #    1.62  insn per cycle           (45.05%)
    61.183624336        130,431,431      cycles                                                        (52.38%)
    61.183624336          2,627,160      L1-icache-load-misses                                         (52.39%)
    61.183624336         72,542,669      L1-dcache-loads                                               (52.39%)
    61.183624336          1,346,285      L1-dcache-load-misses     #    1.86% of all L1-dcache accesses  (52.39%)
    61.183624336            188,565      L2-loads                                                      (31.75%)
    61.183624336              4,196      L2-load-misses            #    2.33% of all LL-cache accesses  (31.74%)
    61.183624336            171,647      LLC-loads                                                     (31.75%)
    61.183624336              6,876      LLC-load-misses           #    3.82% of all LL-cache accesses  (31.74%)
    61.234064521         91,711,744      mem_inst_retired.any                                          (31.72%)
    61.234064521            256,494      branch-misses                                                 (31.72%)
    61.234064521        207,185,757      instructions              #    1.59  insn per cycle           (39.65%)
    61.234064521        130,437,495      cycles                                                        (40.24%)
    61.234064521          2,298,588      L1-icache-load-misses                                         (48.18%)
    61.234064521         72,401,570      L1-dcache-loads                                               (52.42%)
    61.234064521          1,202,468      L1-dcache-load-misses     #    1.66% of all L1-dcache accesses  (52.42%)
    61.234064521            149,033      L2-loads                                                      (43.91%)
    61.234064521              3,657      L2-load-misses            #    2.26% of all LL-cache accesses  (35.98%)
    61.234064521            174,285      LLC-loads                                                     (31.72%)
    61.234064521              3,862      LLC-load-misses           #    2.39% of all LL-cache accesses  (31.72%)
    61.284511537        106,300,539      mem_inst_retired.any                                          (31.72%)
    61.284511537            273,662      branch-misses                                                 (31.71%)
    61.284511537        209,401,082      instructions              #    1.61  insn per cycle           (39.64%)
    61.284511537        130,433,780      cycles                                                        (39.64%)
    61.284511537          2,379,143      L1-icache-load-misses                                         (39.64%)
    61.284511537         74,889,996      L1-dcache-loads                                               (43.33%)
    61.284511537          1,401,054      L1-dcache-load-misses     #    1.87% of all L1-dcache accesses  (51.26%)
    61.284511537            162,845      L2-loads                                                      (44.50%)
    61.284511537              8,041      L2-load-misses            #    4.76% of all LL-cache accesses  (44.50%)
    61.284511537            175,073      LLC-loads                                                     (40.83%)
    61.284511537              2,701      LLC-load-misses           #    1.60% of all LL-cache accesses  (32.90%)
    61.334950449        107,197,244      mem_inst_retired.any                                          (37.71%)
    61.334950449            262,216      branch-misses                                                 (31.72%)
    61.334950449        246,235,342      instructions              #    1.89  insn per cycle           (39.65%)
    61.334950449        130,456,147      cycles                                                        (39.65%)
    61.334950449          2,290,322      L1-icache-load-misses                                         (39.65%)
    61.334950449         82,039,508      L1-dcache-loads                                               (39.65%)
    61.334950449          1,248,810      L1-dcache-load-misses     #    1.52% of all L1-dcache accesses  (39.65%)
    61.334950449            155,627      L2-loads                                                      (38.48%)
    61.334950449              4,068      L2-load-misses            #    2.75% of all LL-cache accesses  (44.49%)
    61.334950449            140,480      LLC-loads                                                     (44.49%)
    61.334950449              5,435      LLC-load-misses           #    3.67% of all LL-cache accesses  (44.49%)
    61.385402102        117,742,927      mem_inst_retired.any                                          (44.50%)
    61.385402102            249,944      branch-misses                                                 (42.57%)
    61.385402102        226,222,740      instructions              #    1.73  insn per cycle           (50.50%)
    61.385402102        130,442,732      cycles                                                        (42.57%)
    61.385402102          2,221,450      L1-icache-load-misses                                         (39.65%)
    61.385402102         73,532,120      L1-dcache-loads                                               (39.64%)
    61.385402102          1,223,272      L1-dcache-load-misses     #    1.66% of all L1-dcache accesses  (39.64%)
    61.385402102            143,349      L2-loads                                                      (31.72%)
    61.385402102              7,037      L2-load-misses            #    4.73% of all LL-cache accesses  (33.62%)
    61.385402102            154,353      LLC-loads                                                     (41.56%)
    61.385402102              8,649      LLC-load-misses           #    5.81% of all LL-cache accesses  (44.50%)
    61.435853994         95,973,328      mem_inst_retired.any                                          (44.51%)
    61.435853994            260,666      branch-misses                                                 (44.51%)
    61.435853994        206,469,582      instructions              #    1.58  insn per cycle           (52.41%)
    61.435853994        130,432,523      cycles                                                        (52.42%)
    61.435853994          2,363,579      L1-icache-load-misses                                         (47.44%)
    61.435853994         76,935,696      L1-dcache-loads                                               (39.63%)
    61.435853994          1,157,087      L1-dcache-load-misses     #    1.50% of all L1-dcache accesses  (39.63%)
    61.435853994            113,790      L2-loads                                                      (31.72%)
    61.435853994              9,214      L2-load-misses            #    6.41% of all LL-cache accesses  (31.72%)
    61.435853994            173,756      LLC-loads                                                     (31.72%)
    61.435853994              8,999      LLC-load-misses           #    6.26% of all LL-cache accesses  (36.69%)
    61.486287746         92,416,451      mem_inst_retired.any                                          (31.87%)
    61.486287746            249,961      branch-misses                                                 (39.79%)
    61.486287746        181,407,279      instructions              #    1.39  insn per cycle           (52.41%)
    61.486287746        130,416,552      cycles                                                        (52.40%)
    61.486287746          2,539,855      L1-icache-load-misses                                         (52.40%)
    61.486287746         74,657,189      L1-dcache-loads                                               (52.29%)
    61.486287746          1,224,609      L1-dcache-load-misses     #    1.64% of all L1-dcache accesses  (44.36%)
    61.486287746            127,509      L2-loads                                                      (31.73%)
    61.486287746              3,409      L2-load-misses            #    2.21% of all LL-cache accesses  (31.73%)
    61.486287746            180,803      LLC-loads                                                     (31.73%)
    61.486287746              2,451      LLC-load-misses           #    1.59% of all LL-cache accesses  (31.73%)
    61.536727015         98,698,169      mem_inst_retired.any                                          (31.72%)
    61.536727015            251,248      branch-misses                                                 (31.72%)
    61.536727015        200,230,041      instructions              #    1.54  insn per cycle           (42.89%)
    61.536727015        130,434,568      cycles                                                        (50.82%)
    61.536727015          2,411,344      L1-icache-load-misses                                         (52.41%)
    61.536727015         67,842,666      L1-dcache-loads                                               (52.41%)
    61.536727015          1,256,738      L1-dcache-load-misses     #    1.85% of all L1-dcache accesses  (52.41%)
    61.536727015            124,927      L2-loads                                                      (33.34%)
    61.536727015              5,745      L2-load-misses            #    4.34% of all LL-cache accesses  (31.73%)
    61.536727015            139,918      LLC-loads                                                     (31.73%)
    61.536727015              5,456      LLC-load-misses           #    4.12% of all LL-cache accesses  (31.72%)
    61.587146094        115,981,012      mem_inst_retired.any                                          (31.73%)
    61.587146094            251,266      branch-misses                                                 (31.73%)
    61.587146094        225,643,400      instructions              #    1.73  insn per cycle           (39.67%)
    61.587146094        130,414,844      cycles                                                        (39.67%)
    61.587146094          2,329,615      L1-icache-load-misses                                         (46.01%)
    61.587146094         78,032,470      L1-dcache-loads                                               (52.40%)
    61.587146094          1,095,697      L1-dcache-load-misses     #    1.40% of all L1-dcache accesses  (52.40%)
    61.587146094            116,852      L2-loads                                                      (44.47%)
    61.587146094              7,877      L2-load-misses            #    6.34% of all LL-cache accesses  (38.15%)
    61.587146094            131,596      LLC-loads                                                     (31.73%)
    61.587146094              9,119      LLC-load-misses           #    7.34% of all LL-cache accesses  (31.74%)
    61.637560461         99,316,306      mem_inst_retired.any                                          (31.74%)
    61.637560461            256,804      branch-misses                                                 (31.73%)
    61.637560461        223,234,253      instructions              #    1.71  insn per cycle           (39.67%)
    61.637560461        130,371,847      cycles                                                        (39.67%)
    61.637560461          2,286,079      L1-icache-load-misses                                         (39.67%)
    61.637560461         77,449,064      L1-dcache-loads                                               (41.21%)
    61.637560461          1,164,631      L1-dcache-load-misses     #    1.50% of all L1-dcache accesses  (49.15%)
    61.637560461            145,678      L2-loads                                                      (44.46%)
    61.637560461              5,276      L2-load-misses            #    3.73% of all LL-cache accesses  (44.46%)
    61.637560461            137,379      LLC-loads                                                     (42.94%)
    61.637560461              3,631      LLC-load-misses           #    2.57% of all LL-cache accesses  (35.00%)
    61.688001974        117,135,175      mem_inst_retired.any                                          (39.79%)
    61.688001974            272,527      branch-misses                                                 (31.87%)
    61.688001974        227,797,127      instructions              #    1.75  insn per cycle           (39.80%)
    61.688001974        130,459,175      cycles                                                        (39.64%)
    61.688001974          2,176,402      L1-icache-load-misses                                         (39.65%)
    61.688001974         75,621,362      L1-dcache-loads                                               (39.65%)
    61.688001974          1,355,960      L1-dcache-load-misses     #    1.79% of all L1-dcache accesses  (39.65%)
    61.688001974            128,084      L2-loads                                                      (36.40%)
    61.688001974              4,521      L2-load-misses            #    3.38% of all LL-cache accesses  (44.32%)
    61.688001974            139,295      LLC-loads                                                     (44.49%)
    61.688001974              4,693      LLC-load-misses           #    3.51% of all LL-cache accesses  (44.49%)
    61.738298547         99,139,308      mem_inst_retired.any                                          (44.33%)
    61.738298547            274,489      branch-misses                                                 (44.33%)
    61.738298547        212,084,429      instructions              #    1.63  insn per cycle           (52.28%)
    61.738298547        130,089,036      cycles                                                        (44.50%)
    61.738298547          2,650,953      L1-icache-load-misses                                         (39.77%)
    61.738298547         73,614,325      L1-dcache-loads                                               (39.77%)
    61.738298547          1,335,840      L1-dcache-load-misses     #    1.81% of all L1-dcache accesses  (39.77%)
    61.738298547            179,529      L2-loads                                                      (31.81%)
    61.738298547              5,193      L2-load-misses            #    3.03% of all LL-cache accesses  (31.81%)
    61.738298547            163,035      LLC-loads                                                     (39.59%)
    61.738298547              3,253      LLC-load-misses           #    1.90% of all LL-cache accesses  (44.33%)
#           time             counts unit events
    61.788623057        101,633,669      mem_inst_retired.any                                          (42.98%)
    61.788623057            238,717      branch-misses                                                 (44.36%)
    61.788623057        210,745,628      instructions              #    1.62  insn per cycle           (52.31%)
    61.788623057        130,123,707      cycles                                                        (52.30%)
    61.788623057          2,649,240      L1-icache-load-misses                                         (49.08%)
    61.788623057         70,536,277      L1-dcache-loads                                               (41.14%)
    61.788623057          1,324,928      L1-dcache-load-misses     #    1.88% of all L1-dcache accesses  (39.74%)
    61.788623057            159,032      L2-loads                                                      (31.80%)
    61.788623057              6,041      L2-load-misses            #    3.73% of all LL-cache accesses  (31.80%)
    61.788623057            165,311      LLC-loads                                                     (31.80%)
    61.788623057              4,144      LLC-load-misses           #    2.56% of all LL-cache accesses  (35.01%)
    61.838926866         91,290,305      mem_inst_retired.any                                          (31.80%)
    61.838926866            251,861      branch-misses                                                 (38.37%)
    61.838926866        229,636,843      instructions              #    1.76  insn per cycle           (52.29%)
    61.838926866        130,129,304      cycles                                                        (52.29%)
    61.838926866          2,213,054      L1-icache-load-misses                                         (52.29%)
    61.838926866         74,280,946      L1-dcache-loads                                               (52.29%)
    61.838926866          1,161,314      L1-dcache-load-misses     #    1.56% of all L1-dcache accesses  (45.75%)
    61.838926866            147,190      L2-loads                                                      (31.81%)
    61.838926866              9,737      L2-load-misses            #    6.92% of all LL-cache accesses  (31.80%)
    61.838926866            134,063      LLC-loads                                                     (31.80%)
    61.838926866             10,188      LLC-load-misses           #    7.24% of all LL-cache accesses  (31.80%)
    61.889366500        104,493,570      mem_inst_retired.any                                          (31.72%)
    61.889366500            264,817      branch-misses                                                 (31.72%)
    61.889366500        200,873,441      instructions              #    1.54  insn per cycle           (41.62%)
    61.889366500        130,382,044      cycles                                                        (49.55%)
    61.889366500          2,630,748      L1-icache-load-misses                                         (52.42%)
    61.889366500         58,516,807      L1-dcache-loads                                               (52.41%)
    61.889366500          1,761,274      L1-dcache-load-misses     #    3.01% of all L1-dcache accesses  (52.41%)
    61.889366500            194,469      L2-loads                                                      (34.60%)
    61.889366500              5,900      L2-load-misses            #    2.98% of all LL-cache accesses  (31.72%)
    61.889366500            201,588      LLC-loads                                                     (31.73%)
    61.889366500              7,769      LLC-load-misses           #    3.92% of all LL-cache accesses  (31.73%)
    61.939691471        113,584,652      mem_inst_retired.any                                          (31.79%)
    61.939691471            295,596      branch-misses                                                 (31.79%)
    61.939691471        252,299,600      instructions              #    1.94  insn per cycle           (39.74%)
    61.939691471        130,161,320      cycles                                                        (39.73%)
    61.939691471          2,756,808      L1-icache-load-misses                                         (44.82%)
    61.939691471         68,726,695      L1-dcache-loads                                               (52.31%)
    61.939691471          1,321,297      L1-dcache-load-misses     #    1.92% of all L1-dcache accesses  (52.32%)
    61.939691471            161,803      L2-loads                                                      (44.37%)
    61.939691471              4,618      L2-load-misses            #    2.96% of all LL-cache accesses  (39.30%)
    61.939691471            150,245      LLC-loads                                                     (31.79%)
    61.939691471              5,980      LLC-load-misses           #    3.83% of all LL-cache accesses  (31.79%)
    61.990091412        104,498,761      mem_inst_retired.any                                          (31.75%)
    61.990091412            265,248      branch-misses                                                 (31.75%)
    61.990091412        201,484,762      instructions              #    1.55  insn per cycle           (39.68%)
    61.990091412        130,344,234      cycles                                                        (39.68%)
    61.990091412          2,408,140      L1-icache-load-misses                                         (39.68%)
    61.990091412         69,089,552      L1-dcache-loads                                               (40.14%)
    61.990091412          1,208,891      L1-dcache-load-misses     #    1.75% of all L1-dcache accesses  (48.07%)
    61.990091412            134,497      L2-loads                                                      (44.44%)
    61.990091412              7,061      L2-load-misses            #    4.88% of all LL-cache accesses  (44.44%)
    61.990091412            154,593      LLC-loads                                                     (44.01%)
    61.990091412              5,810      LLC-load-misses           #    4.02% of all LL-cache accesses  (36.07%)
    62.040536203        107,655,736      mem_inst_retired.any                                          (40.85%)
    62.040536203            249,194      branch-misses                                                 (32.93%)
    62.040536203        233,984,856      instructions              #    1.79  insn per cycle           (40.86%)
    62.040536203        130,472,329      cycles                                                        (39.64%)
    62.040536203          2,430,220      L1-icache-load-misses                                         (39.64%)
    62.040536203         75,253,806      L1-dcache-loads                                               (39.64%)
    62.040536203          1,130,554      L1-dcache-load-misses     #    1.50% of all L1-dcache accesses  (39.64%)
    62.040536203            120,656      L2-loads                                                      (35.34%)
    62.040536203             11,442      L2-load-misses            #    8.90% of all LL-cache accesses  (43.27%)
    62.040536203            136,409      LLC-loads                                                     (44.50%)
    62.040536203              8,719      LLC-load-misses           #    6.78% of all LL-cache accesses  (44.50%)
    62.090973211        105,809,241      mem_inst_retired.any                                          (44.48%)
    62.090973211            280,852      branch-misses                                                 (44.48%)
    62.090973211        227,828,690      instructions              #    1.75  insn per cycle           (52.41%)
    62.090973211        130,385,543      cycles                                                        (45.70%)
    62.090973211          2,788,730      L1-icache-load-misses                                         (39.65%)
    62.090973211         67,277,912      L1-dcache-loads                                               (39.66%)
    62.090973211          1,221,118      L1-dcache-load-misses     #    1.82% of all L1-dcache accesses  (39.66%)
    62.090973211            118,625      L2-loads                                                      (31.73%)
    62.090973211              7,050      L2-load-misses            #    5.38% of all LL-cache accesses  (31.73%)
    62.090973211            143,507      LLC-loads                                                     (38.42%)
    62.090973211              5,044      LLC-load-misses           #    3.85% of all LL-cache accesses  (44.48%)
    62.141271124         92,510,263      mem_inst_retired.any                                          (41.66%)
    62.141271124            251,557      branch-misses                                                 (44.32%)
    62.141271124        193,611,880      instructions              #    1.49  insn per cycle           (52.28%)
    62.141271124        130,016,024      cycles                                                        (52.28%)
    62.141271124          2,519,344      L1-icache-load-misses                                         (50.40%)
    62.141271124         66,763,622      L1-dcache-loads                                               (42.45%)
    62.141271124          1,183,188      L1-dcache-load-misses     #    1.77% of all L1-dcache accesses  (39.77%)
    62.141271124            143,993      L2-loads                                                      (31.81%)
    62.141271124              4,048      L2-load-misses            #    2.58% of all LL-cache accesses  (31.81%)
    62.141271124            169,664      LLC-loads                                                     (31.81%)
    62.141271124              3,414      LLC-load-misses           #    2.18% of all LL-cache accesses  (33.68%)
    62.191572969         98,303,196      mem_inst_retired.any                                          (31.80%)
    62.191572969            245,987      branch-misses                                                 (37.09%)
    62.191572969        209,181,540      instructions              #    1.61  insn per cycle           (52.29%)
    62.191572969        130,113,463      cycles                                                        (52.29%)
    62.191572969          2,445,399      L1-icache-load-misses                                         (52.29%)
    62.191572969         65,729,397      L1-dcache-loads                                               (52.29%)
    62.191572969          1,423,963      L1-dcache-load-misses     #    2.17% of all L1-dcache accesses  (47.03%)
    62.191572969            173,870      L2-loads                                                      (31.80%)
    62.191572969              6,260      L2-load-misses            #    3.62% of all LL-cache accesses  (31.80%)
    62.191572969            171,837      LLC-loads                                                     (31.80%)
    62.191572969              3,911      LLC-load-misses           #    2.26% of all LL-cache accesses  (31.80%)
    62.242030099        117,920,317      mem_inst_retired.any                                          (31.71%)
    62.242030099            245,399      branch-misses                                                 (31.71%)
    62.242030099        240,537,517      instructions              #    1.84  insn per cycle           (40.33%)
    62.242030099        130,513,725      cycles                                                        (48.26%)
    62.242030099          2,223,119      L1-icache-load-misses                                         (52.43%)
    62.242030099         81,433,229      L1-dcache-loads                                               (52.43%)
    62.242030099          1,158,239      L1-dcache-load-misses     #    1.42% of all L1-dcache accesses  (52.43%)
    62.242030099            112,461      L2-loads                                                      (35.91%)
    62.242030099              5,038      L2-load-misses            #    4.77% of all LL-cache accesses  (31.71%)
    62.242030099             98,727      LLC-loads                                                     (31.71%)
    62.242030099              6,271      LLC-load-misses           #    5.94% of all LL-cache accesses  (31.72%)
    62.292490039         87,238,023      mem_inst_retired.any                                          (31.71%)
    62.292490039            249,267      branch-misses                                                 (31.71%)
    62.292490039        178,337,115      instructions              #    1.37  insn per cycle           (39.63%)
    62.292490039        130,470,464      cycles                                                        (39.63%)
    62.292490039          2,918,965      L1-icache-load-misses                                         (43.39%)
    62.292490039         57,101,578      L1-dcache-loads                                               (51.32%)
    62.292490039          1,354,455      L1-dcache-load-misses     #    2.37% of all L1-dcache accesses  (52.44%)
    62.292490039            156,212      L2-loads                                                      (44.51%)
    62.292490039              9,427      L2-load-misses            #    6.59% of all LL-cache accesses  (40.77%)
    62.292490039            129,841      LLC-loads                                                     (32.85%)
    62.292490039              7,035      LLC-load-misses           #    4.92% of all LL-cache accesses  (31.71%)
    62.342917439         95,269,690      mem_inst_retired.any                                          (31.73%)
    62.342917439            245,830      branch-misses                                                 (31.73%)
    62.342917439        191,040,683      instructions              #    1.47  insn per cycle           (39.66%)
    62.342917439        130,384,713      cycles                                                        (39.65%)
    62.342917439          2,731,470      L1-icache-load-misses                                         (39.66%)
    62.342917439         56,339,661      L1-dcache-loads                                               (39.66%)
    62.342917439          1,476,052      L1-dcache-load-misses     #    2.62% of all L1-dcache accesses  (46.46%)
    62.342917439            164,029      L2-loads                                                      (44.48%)
    62.342917439              5,074      L2-load-misses            #    3.25% of all LL-cache accesses  (44.48%)
    62.342917439            148,034      LLC-loads                                                     (44.48%)
    62.342917439              4,303      LLC-load-misses           #    2.76% of all LL-cache accesses  (37.69%)
    62.393268887         95,073,134      mem_inst_retired.any                                          (42.37%)
    62.393268887            231,909      branch-misses                                                 (34.45%)
    62.393268887        195,403,214      instructions              #    1.50  insn per cycle           (42.40%)
    62.393268887        130,204,186      cycles                                                        (39.72%)
    62.393268887          2,451,736      L1-icache-load-misses                                         (39.73%)
    62.393268887         71,548,502      L1-dcache-loads                                               (39.72%)
    62.393268887          1,206,035      L1-dcache-load-misses     #    1.69% of all L1-dcache accesses  (39.72%)
    62.393268887            127,067      L2-loads                                                      (33.77%)
    62.393268887              8,233      L2-load-misses            #    6.43% of all LL-cache accesses  (41.69%)
    62.393268887            129,158      LLC-loads                                                     (44.38%)
    62.393268887              6,126      LLC-load-misses           #    4.78% of all LL-cache accesses  (44.38%)
    62.443700748         95,790,798      mem_inst_retired.any                                          (44.48%)
    62.443700748            245,948      branch-misses                                                 (44.48%)
    62.443700748        198,820,179      instructions              #    1.52  insn per cycle           (52.41%)
    62.443700748        130,450,120      cycles                                                        (47.16%)
    62.443700748          2,554,695      L1-icache-load-misses                                         (39.66%)
    62.443700748         67,723,246      L1-dcache-loads                                               (39.66%)
    62.443700748          1,575,679      L1-dcache-load-misses     #    2.33% of all L1-dcache accesses  (39.66%)
    62.443700748            212,553      L2-loads                                                      (31.72%)
    62.443700748             12,300      L2-load-misses            #    6.30% of all LL-cache accesses  (31.72%)
    62.443700748            177,621      LLC-loads                                                     (36.97%)
    62.443700748             10,836      LLC-load-misses           #    5.55% of all LL-cache accesses  (44.48%)
    62.494011939        103,160,553      mem_inst_retired.any                                          (40.20%)
    62.494011939            247,799      branch-misses                                                 (44.34%)
    62.494011939        207,549,192      instructions              #    1.60  insn per cycle           (52.29%)
    62.494011939        130,044,927      cycles                                                        (52.29%)
    62.494011939          2,466,777      L1-icache-load-misses                                         (51.87%)
    62.494011939         69,729,060      L1-dcache-loads                                               (43.92%)
    62.494011939          1,199,838      L1-dcache-load-misses     #    1.72% of all L1-dcache accesses  (39.75%)
    62.494011939            131,001      L2-loads                                                      (31.81%)
    62.494011939             10,740      L2-load-misses            #    8.01% of all LL-cache accesses  (31.80%)
    62.494011939            137,252      LLC-loads                                                     (31.80%)
    62.494011939             11,287      LLC-load-misses           #    8.42% of all LL-cache accesses  (32.22%)
    62.544456803         98,447,214      mem_inst_retired.any                                          (31.72%)
    62.544456803            265,103      branch-misses                                                 (35.51%)
    62.544456803        198,958,509      instructions              #    1.53  insn per cycle           (51.37%)
    62.544456803        130,396,324      cycles                                                        (52.42%)
    62.544456803          2,708,648      L1-icache-load-misses                                         (52.42%)
    62.544456803         61,226,165      L1-dcache-loads                                               (52.42%)
    62.544456803          1,242,499      L1-dcache-load-misses     #    2.03% of all L1-dcache accesses  (48.65%)
    62.544456803            153,240      L2-loads                                                      (31.72%)
    62.544456803              9,460      L2-load-misses            #    6.12% of all LL-cache accesses  (31.72%)
    62.544456803            155,838      LLC-loads                                                     (31.72%)
    62.544456803              9,000      LLC-load-misses           #    5.82% of all LL-cache accesses  (31.72%)
    62.594934554         82,401,745      mem_inst_retired.any                                          (31.69%)
    62.594934554            244,801      branch-misses                                                 (31.69%)
    62.594934554        196,001,266      instructions              #    1.50  insn per cycle           (39.62%)
    62.594934554        130,522,752      cycles                                                        (46.49%)
    62.594934554          2,476,438      L1-icache-load-misses                                         (52.45%)
    62.594934554         65,864,876      L1-dcache-loads                                               (52.45%)
    62.594934554          1,379,923      L1-dcache-load-misses     #    2.10% of all L1-dcache accesses  (52.46%)
    62.594934554            192,257      L2-loads                                                      (37.68%)
    62.594934554              6,230      L2-load-misses            #    3.16% of all LL-cache accesses  (31.70%)
    62.594934554            202,090      LLC-loads                                                     (31.70%)
    62.594934554              4,275      LLC-load-misses           #    2.17% of all LL-cache accesses  (31.69%)
    62.645370549        110,069,620      mem_inst_retired.any                                          (31.72%)
    62.645370549            247,610      branch-misses                                                 (31.72%)
    62.645370549        206,072,624      instructions              #    1.58  insn per cycle           (39.65%)
    62.645370549        130,423,400      cycles                                                        (39.65%)
    62.645370549          2,098,514      L1-icache-load-misses                                         (41.61%)
    62.645370549         68,914,409      L1-dcache-loads                                               (49.54%)
    62.645370549          1,177,643      L1-dcache-load-misses     #    1.71% of all L1-dcache accesses  (52.42%)
    62.645370549            161,055      L2-loads                                                      (44.49%)
    62.645370549             10,852      L2-load-misses            #    6.97% of all LL-cache accesses  (42.54%)
    62.645370549            150,310      LLC-loads                                                     (34.61%)
    62.645370549              7,064      LLC-load-misses           #    4.54% of all LL-cache accesses  (31.72%)
    62.695804159        100,764,181      mem_inst_retired.any                                          (31.72%)
    62.695804159            260,644      branch-misses                                                 (31.72%)
    62.695804159        210,315,344      instructions              #    1.61  insn per cycle           (39.65%)
    62.695804159        130,384,854      cycles                                                        (39.65%)
    62.695804159          2,670,953      L1-icache-load-misses                                         (39.65%)
    62.695804159         66,581,642      L1-dcache-loads                                               (39.66%)
    62.695804159          1,215,998      L1-dcache-load-misses     #    1.83% of all L1-dcache accesses  (44.71%)
    62.695804159            133,409      L2-loads                                                      (44.48%)
    62.695804159              8,266      L2-load-misses            #    5.70% of all LL-cache accesses  (44.48%)
    62.695804159            156,377      LLC-loads                                                     (44.48%)
    62.695804159              9,461      LLC-load-misses           #    6.53% of all LL-cache accesses  (39.44%)
    62.746127527         96,229,157      mem_inst_retired.any                                          (44.12%)
    62.746127527            248,707      branch-misses                                                 (36.17%)
    62.746127527        202,636,649      instructions              #    1.56  insn per cycle           (44.12%)
    62.746127527        130,119,614      cycles                                                        (39.74%)
    62.746127527          2,543,802      L1-icache-load-misses                                         (39.73%)
    62.746127527         64,942,361      L1-dcache-loads                                               (39.73%)
    62.746127527          1,409,572      L1-dcache-load-misses     #    2.17% of all L1-dcache accesses  (39.73%)
    62.746127527            194,079      L2-loads                                                      (32.02%)
    62.746127527             10,135      L2-load-misses            #    5.84% of all LL-cache accesses  (39.97%)
    62.746127527            153,268      LLC-loads                                                     (44.37%)
    62.746127527              8,520      LLC-load-misses           #    4.91% of all LL-cache accesses  (44.37%)
    62.796580682        106,558,295      mem_inst_retired.any                                          (44.50%)
    62.796580682            248,485      branch-misses                                                 (44.50%)
    62.796580682        197,201,192      instructions              #    1.51  insn per cycle           (52.43%)
    62.796580682        130,413,785      cycles                                                        (48.87%)
    62.796580682          2,788,643      L1-icache-load-misses                                         (40.95%)
    62.796580682         60,571,493      L1-dcache-loads                                               (39.64%)
    62.796580682          1,415,367      L1-dcache-load-misses     #    2.34% of all L1-dcache accesses  (39.64%)
    62.796580682            167,002      L2-loads                                                      (31.71%)
    62.796580682              9,564      L2-load-misses            #    6.49% of all LL-cache accesses  (31.71%)
    62.796580682            127,855      LLC-loads                                                     (35.26%)
    62.796580682             10,008      LLC-load-misses           #    6.79% of all LL-cache accesses  (43.18%)
    62.846985455         94,391,336      mem_inst_retired.any                                          (38.38%)
    62.846985455            285,627      branch-misses                                                 (44.44%)
    62.846985455        213,810,859      instructions              #    1.64  insn per cycle           (52.38%)
    62.846985455        130,351,806      cycles                                                        (52.38%)
    62.846985455          2,191,903      L1-icache-load-misses                                         (52.39%)
    62.846985455         78,809,194      L1-dcache-loads                                               (45.77%)
    62.846985455          1,172,655      L1-dcache-load-misses     #    1.49% of all L1-dcache accesses  (39.68%)
    62.846985455            108,935      L2-loads                                                      (31.75%)
    62.846985455              6,249      L2-load-misses            #    5.30% of all LL-cache accesses  (31.75%)
    62.846985455            127,094      LLC-loads                                                     (31.75%)
    62.846985455              6,940      LLC-load-misses           #    5.88% of all LL-cache accesses  (31.74%)
    62.897411131        109,499,555      mem_inst_retired.any                                          (31.73%)
    62.897411131            272,723      branch-misses                                                 (33.60%)
    62.897411131        214,119,191      instructions              #    1.64  insn per cycle           (49.46%)
    62.897411131        130,355,390      cycles                                                        (52.40%)
    62.897411131          2,357,915      L1-icache-load-misses                                         (52.40%)
    62.897411131         59,008,447      L1-dcache-loads                                               (52.40%)
    62.897411131          1,393,953      L1-dcache-load-misses     #    2.36% of all L1-dcache accesses  (50.56%)
    62.897411131            144,903      L2-loads                                                      (31.73%)
    62.897411131              6,347      L2-load-misses            #    4.55% of all LL-cache accesses  (31.73%)
    62.897411131            133,810      LLC-loads                                                     (31.73%)
    62.897411131              5,798      LLC-load-misses           #    4.16% of all LL-cache accesses  (31.73%)
    62.947872453        112,210,564      mem_inst_retired.any                                          (31.71%)
    62.947872453            262,788      branch-misses                                                 (31.71%)
    62.947872453        246,167,798      instructions              #    1.89  insn per cycle           (39.64%)
    62.947872453        130,549,037      cycles                                                        (44.61%)
    62.947872453          2,158,422      L1-icache-load-misses                                         (52.44%)
    62.947872453         80,024,947      L1-dcache-loads                                               (52.44%)
    62.947872453          1,192,385      L1-dcache-load-misses     #    1.49% of all L1-dcache accesses  (52.44%)
    62.947872453            135,237      L2-loads                                                      (39.55%)
    62.947872453              7,777      L2-load-misses            #    6.11% of all LL-cache accesses  (31.71%)
    62.947872453            119,434      LLC-loads                                                     (31.71%)
    62.947872453              7,411      LLC-load-misses           #    5.82% of all LL-cache accesses  (31.71%)
    62.998310728        108,875,570      mem_inst_retired.any                                          (31.72%)
    62.998310728            278,549      branch-misses                                                 (31.72%)
    62.998310728        233,796,782      instructions              #    1.79  insn per cycle           (39.65%)
    62.998310728        130,434,586      cycles                                                        (39.65%)
    62.998310728          2,590,179      L1-icache-load-misses                                         (39.75%)
    62.998310728         70,608,438      L1-dcache-loads                                               (47.68%)
    62.998310728          1,218,976      L1-dcache-load-misses     #    1.73% of all L1-dcache accesses  (52.41%)
    62.998310728            125,070      L2-loads                                                      (44.48%)
    62.998310728              7,624      L2-load-misses            #    5.87% of all LL-cache accesses  (44.41%)
    62.998310728            134,582      LLC-loads                                                     (36.49%)
    62.998310728              5,724      LLC-load-misses           #    4.41% of all LL-cache accesses  (31.72%)
#           time             counts unit events
    63.048738209        101,271,121      mem_inst_retired.any                                          (33.33%)
    63.048738209            258,008      branch-misses                                                 (31.72%)
    63.048738209        242,227,713      instructions              #    1.86  insn per cycle           (39.65%)
    63.048738209        130,433,329      cycles                                                        (39.66%)
    63.048738209          2,295,598      L1-icache-load-misses                                         (39.66%)
    63.048738209         77,773,805      L1-dcache-loads                                               (39.66%)
    63.048738209          1,226,866      L1-dcache-load-misses     #    1.58% of all L1-dcache accesses  (42.85%)
    63.048738209            142,448      L2-loads                                                      (42.85%)
    63.048738209              8,132      L2-load-misses            #    5.70% of all LL-cache accesses  (44.48%)
    63.048738209            143,035      LLC-loads                                                     (44.47%)
    63.048738209              7,093      LLC-load-misses           #    4.97% of all LL-cache accesses  (41.31%)
    63.099180679        118,026,325      mem_inst_retired.any                                          (44.50%)
    63.099180679            265,525      branch-misses                                                 (38.17%)
    63.099180679        227,562,262      instructions              #    1.74  insn per cycle           (46.11%)
    63.099180679        130,477,008      cycles                                                        (39.64%)
    63.099180679          2,300,607      L1-icache-load-misses                                         (39.64%)
    63.099180679         70,523,865      L1-dcache-loads                                               (39.64%)
    63.099180679          1,240,103      L1-dcache-load-misses     #    1.76% of all L1-dcache accesses  (39.64%)
    63.099180679            145,908      L2-loads                                                      (31.72%)
    63.099180679              7,490      L2-load-misses            #    5.19% of all LL-cache accesses  (38.02%)
    63.099180679            142,548      LLC-loads                                                     (44.50%)
    63.099180679              7,171      LLC-load-misses           #    4.97% of all LL-cache accesses  (44.50%)
    63.149605902        101,996,893      mem_inst_retired.any                                          (44.49%)
    63.149605902            264,553      branch-misses                                                 (44.48%)
    63.149605902        227,934,017      instructions              #    1.75  insn per cycle           (52.37%)
    63.149605902        130,184,200      cycles                                                        (50.91%)
    63.149605902          2,421,249      L1-icache-load-misses                                         (42.99%)
    63.149605902         74,909,646      L1-dcache-loads                                               (39.63%)
    63.149605902          1,201,255      L1-dcache-load-misses     #    1.60% of all L1-dcache accesses  (39.64%)
    63.149605902            114,109      L2-loads                                                      (31.75%)
    63.149605902              7,606      L2-load-misses            #    6.68% of all LL-cache accesses  (31.75%)
    63.149605902            113,520      LLC-loads                                                     (33.20%)
    63.149605902             10,562      LLC-load-misses           #    9.28% of all LL-cache accesses  (41.13%)
    63.200033515         91,958,280      mem_inst_retired.any                                          (36.33%)
    63.200033515            253,314      branch-misses                                                 (44.26%)
    63.200033515        203,570,071      instructions              #    1.56  insn per cycle           (52.40%)
    63.200033515        130,386,538      cycles                                                        (52.40%)
    63.200033515          2,501,031      L1-icache-load-misses                                         (52.41%)
    63.200033515         71,512,757      L1-dcache-loads                                               (47.82%)
    63.200033515          1,434,743      L1-dcache-load-misses     #    2.01% of all L1-dcache accesses  (39.90%)
    63.200033515            188,084      L2-loads                                                      (31.73%)
    63.200033515              9,388      L2-load-misses            #    4.61% of all LL-cache accesses  (31.73%)
    63.200033515            219,444      LLC-loads                                                     (31.73%)
    63.200033515              8,214      LLC-load-misses           #    4.03% of all LL-cache accesses  (31.72%)
    63.250502211        108,734,255      mem_inst_retired.any                                          (31.70%)
    63.250502211            242,180      branch-misses                                                 (31.70%)
    63.250502211        200,800,727      instructions              #    1.54  insn per cycle           (47.35%)
    63.250502211        130,584,154      cycles                                                        (52.45%)
    63.250502211          2,501,422      L1-icache-load-misses                                         (52.44%)
    63.250502211         75,099,297      L1-dcache-loads                                               (52.45%)
    63.250502211          1,241,888      L1-dcache-load-misses     #    1.65% of all L1-dcache accesses  (52.44%)
    63.250502211            128,387      L2-loads                                                      (31.70%)
    63.250502211              6,245      L2-load-misses            #    4.77% of all LL-cache accesses  (31.70%)
    63.250502211            133,503      LLC-loads                                                     (31.70%)
    63.250502211             10,758      LLC-load-misses           #    8.22% of all LL-cache accesses  (31.71%)
    63.300803511        121,915,180      mem_inst_retired.any                                          (31.81%)
    63.300803511            260,007      branch-misses                                                 (31.81%)
    63.300803511        235,637,562      instructions              #    1.81  insn per cycle           (39.76%)
    63.300803511        130,100,746      cycles                                                        (42.59%)
    63.300803511          2,532,307      L1-icache-load-misses                                         (50.54%)
    63.300803511         70,210,027      L1-dcache-loads                                               (52.28%)
    63.300803511          1,343,387      L1-dcache-load-misses     #    1.91% of all L1-dcache accesses  (52.28%)
    63.300803511            159,788      L2-loads                                                      (41.52%)
    63.300803511              2,769      L2-load-misses            #    1.80% of all LL-cache accesses  (33.57%)
    63.300803511            148,368      LLC-loads                                                     (31.81%)
    63.300803511              7,742      LLC-load-misses           #    5.02% of all LL-cache accesses  (31.81%)
    63.351245063        103,721,213      mem_inst_retired.any                                          (31.71%)
    63.351245063            258,285      branch-misses                                                 (31.72%)
    63.351245063        208,986,062      instructions              #    1.60  insn per cycle           (39.65%)
    63.351245063        130,450,813      cycles                                                        (39.65%)
    63.351245063          2,309,338      L1-icache-load-misses                                         (39.65%)
    63.351245063         72,418,093      L1-dcache-loads                                               (45.84%)
    63.351245063          1,327,444      L1-dcache-load-misses     #    1.83% of all L1-dcache accesses  (52.42%)
    63.351245063            187,084      L2-loads                                                      (44.50%)
    63.351245063             11,950      L2-load-misses            #    6.18% of all LL-cache accesses  (44.49%)
    63.351245063            199,701      LLC-loads                                                     (38.32%)
    63.351245063              9,824      LLC-load-misses           #    5.08% of all LL-cache accesses  (31.72%)
    63.401689759        101,740,053      mem_inst_retired.any                                          (35.21%)
    63.401689759            274,859      branch-misses                                                 (31.72%)
    63.401689759        208,074,723      instructions              #    1.60  insn per cycle           (39.65%)
    63.401689759        130,450,218      cycles                                                        (39.64%)
    63.401689759          2,752,846      L1-icache-load-misses                                         (39.65%)
    63.401689759         64,915,509      L1-dcache-loads                                               (39.64%)
    63.401689759          1,551,415      L1-dcache-load-misses     #    2.39% of all L1-dcache accesses  (40.99%)
    63.401689759            200,943      L2-loads                                                      (40.99%)
    63.401689759              8,842      L2-load-misses            #    4.56% of all LL-cache accesses  (44.49%)
    63.401689759            186,560      LLC-loads                                                     (44.49%)
    63.401689759              7,284      LLC-load-misses           #    3.76% of all LL-cache accesses  (43.17%)
    63.452138675        101,361,062      mem_inst_retired.any                                          (44.48%)
    63.452138675            256,098      branch-misses                                                 (40.05%)
    63.452138675        209,554,028      instructions              #    1.61  insn per cycle           (47.98%)
    63.452138675        130,339,193      cycles                                                        (40.05%)
    63.452138675          2,502,339      L1-icache-load-misses                                         (39.63%)
    63.452138675         69,086,705      L1-dcache-loads                                               (39.65%)
    63.452138675          1,314,246      L1-dcache-load-misses     #    1.90% of all L1-dcache accesses  (39.65%)
    63.452138675            209,391      L2-loads                                                      (31.73%)
    63.452138675              7,543      L2-load-misses            #    3.86% of all LL-cache accesses  (36.14%)
    63.452138675            181,388      LLC-loads                                                     (44.07%)
    63.452138675              9,599      LLC-load-misses           #    4.91% of all LL-cache accesses  (44.50%)
    63.502564125         92,399,734      mem_inst_retired.any                                          (44.47%)
    63.502564125            238,782      branch-misses                                                 (44.48%)
    63.502564125        198,147,662      instructions              #    1.52  insn per cycle           (52.41%)
    63.502564125        130,456,399      cycles                                                        (52.41%)
    63.502564125          2,563,350      L1-icache-load-misses                                         (44.91%)
    63.502564125         69,155,679      L1-dcache-loads                                               (39.67%)
    63.502564125          1,412,598      L1-dcache-load-misses     #    2.04% of all L1-dcache accesses  (39.66%)
    63.502564125            186,359      L2-loads                                                      (31.73%)
    63.502564125              7,883      L2-load-misses            #    4.07% of all LL-cache accesses  (31.72%)
    63.502564125            200,937      LLC-loads                                                     (31.72%)
    63.502564125              8,568      LLC-load-misses           #    4.42% of all LL-cache accesses  (39.21%)
    63.553195023        114,490,096      mem_inst_retired.any                                          (34.30%)
    63.553195023            283,959      branch-misses                                                 (42.19%)
    63.553195023        215,578,969      instructions              #    1.65  insn per cycle           (52.59%)
    63.553195023        130,917,574      cycles                                                        (52.59%)
    63.553195023          2,363,004      L1-icache-load-misses                                         (52.59%)
    63.553195023         65,540,489      L1-dcache-loads                                               (49.92%)
    63.553195023          1,267,701      L1-dcache-load-misses     #    1.93% of all L1-dcache accesses  (42.03%)
    63.553195023            160,692      L2-loads                                                      (31.60%)
    63.553195023             10,737      L2-load-misses            #    6.21% of all LL-cache accesses  (31.61%)
    63.553195023            185,019      LLC-loads                                                     (31.61%)
    63.553195023             11,156      LLC-load-misses           #    6.45% of all LL-cache accesses  (31.60%)
    63.603673944         83,834,266      mem_inst_retired.any                                          (31.69%)
    63.603673944            230,851      branch-misses                                                 (31.69%)
    63.603673944        180,420,722      instructions              #    1.38  insn per cycle           (45.02%)
    63.603673944        130,583,785      cycles                                                        (52.47%)
    63.603673944          2,811,552      L1-icache-load-misses                                         (52.47%)
    63.603673944         61,315,891      L1-dcache-loads                                               (52.46%)
    63.603673944          1,571,101      L1-dcache-load-misses     #    2.56% of all L1-dcache accesses  (52.46%)
    63.603673944            178,984      L2-loads                                                      (31.69%)
    63.603673944              9,737      L2-load-misses            #    5.07% of all LL-cache accesses  (31.69%)
    63.603673944            204,945      LLC-loads                                                     (31.69%)
    63.603673944             10,285      LLC-load-misses           #    5.36% of all LL-cache accesses  (31.69%)
    63.654145721        103,800,047      mem_inst_retired.any                                          (31.71%)
    63.654145721            252,988      branch-misses                                                 (31.71%)
    63.654145721        206,187,018      instructions              #    1.58  insn per cycle           (39.63%)
    63.654145721        130,457,492      cycles                                                        (40.10%)
    63.654145721          2,500,343      L1-icache-load-misses                                         (48.02%)
    63.654145721         65,475,247      L1-dcache-loads                                               (52.43%)
    63.654145721          1,251,813      L1-dcache-load-misses     #    1.91% of all L1-dcache accesses  (52.43%)
    63.654145721            148,231      L2-loads                                                      (44.06%)
    63.654145721              7,562      L2-load-misses            #    5.04% of all LL-cache accesses  (36.14%)
    63.654145721            151,638      LLC-loads                                                     (31.71%)
    63.654145721              5,685      LLC-load-misses           #    3.79% of all LL-cache accesses  (31.71%)
    63.704454627        106,582,426      mem_inst_retired.any                                          (31.80%)
    63.704454627            255,876      branch-misses                                                 (31.80%)
    63.704454627        204,502,543      instructions              #    1.57  insn per cycle           (39.75%)
    63.704454627        130,113,140      cycles                                                        (39.75%)
    63.704454627          2,539,445      L1-icache-load-misses                                         (39.76%)
    63.704454627         79,646,611      L1-dcache-loads                                               (43.29%)
    63.704454627          1,120,868      L1-dcache-load-misses     #    1.41% of all L1-dcache accesses  (51.24%)
    63.704454627            122,407      L2-loads                                                      (44.34%)
    63.704454627              5,040      L2-load-misses            #    3.70% of all LL-cache accesses  (44.34%)
    63.704454627            150,071      LLC-loads                                                     (40.82%)
    63.704454627              4,407      LLC-load-misses           #    3.23% of all LL-cache accesses  (32.87%)
    63.754924632        104,800,180      mem_inst_retired.any                                          (37.64%)
    63.754924632            276,000      branch-misses                                                 (31.70%)
    63.754924632        239,407,954      instructions              #    1.83  insn per cycle           (39.62%)
    63.754924632        130,534,026      cycles                                                        (39.62%)
    63.754924632          2,406,407      L1-icache-load-misses                                         (39.62%)
    63.754924632         78,492,931      L1-dcache-loads                                               (39.62%)
    63.754924632          1,205,954      L1-dcache-load-misses     #    1.54% of all L1-dcache accesses  (39.63%)
    63.754924632            141,445      L2-loads                                                      (38.57%)
    63.754924632              6,259      L2-load-misses            #    4.23% of all LL-cache accesses  (44.53%)
    63.754924632            154,478      LLC-loads                                                     (44.53%)
    63.754924632              4,799      LLC-load-misses           #    3.24% of all LL-cache accesses  (44.52%)
    63.805385986        119,807,019      mem_inst_retired.any                                          (44.51%)
    63.805385986            278,942      branch-misses                                                 (42.52%)
    63.805385986        236,689,658      instructions              #    1.81  insn per cycle           (50.45%)
    63.805385986        130,494,581      cycles                                                        (42.53%)
    63.805385986          2,456,089      L1-icache-load-misses                                         (39.63%)
    63.805385986         74,024,746      L1-dcache-loads                                               (39.63%)
    63.805385986          1,320,649      L1-dcache-load-misses     #    1.78% of all L1-dcache accesses  (39.64%)
    63.805385986            116,780      L2-loads                                                      (31.71%)
    63.805385986             11,115      L2-load-misses            #    8.95% of all LL-cache accesses  (33.67%)
    63.805385986            131,488      LLC-loads                                                     (41.60%)
    63.805385986             11,890      LLC-load-misses           #    9.58% of all LL-cache accesses  (44.51%)
    63.855680095        108,329,127      mem_inst_retired.any                                          (44.34%)
    63.855680095            245,231      branch-misses                                                 (44.34%)
    63.855680095        197,321,738      instructions              #    1.52  insn per cycle           (52.29%)
    63.855680095        130,141,113      cycles                                                        (52.29%)
    63.855680095          2,662,917      L1-icache-load-misses                                         (47.25%)
    63.855680095         66,837,038      L1-dcache-loads                                               (39.75%)
    63.855680095          1,195,576      L1-dcache-load-misses     #    1.79% of all L1-dcache accesses  (39.75%)
    63.855680095            139,643      L2-loads                                                      (31.81%)
    63.855680095              5,933      L2-load-misses            #    4.28% of all LL-cache accesses  (31.80%)
    63.855680095            137,328      LLC-loads                                                     (31.81%)
    63.855680095              5,961      LLC-load-misses           #    4.30% of all LL-cache accesses  (36.84%)
    63.905993820         78,341,911      mem_inst_retired.any                                          (32.28%)
    63.905993820            220,235      branch-misses                                                 (40.23%)
    63.905993820        177,069,502      instructions              #    1.36  insn per cycle           (52.29%)
    63.905993820        130,020,008      cycles                                                        (52.29%)
    63.905993820          3,102,114      L1-icache-load-misses                                         (52.29%)
    63.905993820         61,442,775      L1-dcache-loads                                               (51.85%)
    63.905993820          1,514,898      L1-dcache-load-misses     #    2.47% of all L1-dcache accesses  (43.90%)
    63.905993820            193,435      L2-loads                                                      (31.81%)
    63.905993820              8,049      L2-load-misses            #    4.15% of all LL-cache accesses  (31.80%)
    63.905993820            194,253      LLC-loads                                                     (31.80%)
    63.905993820             12,251      LLC-load-misses           #    6.32% of all LL-cache accesses  (31.80%)
    63.956415395        113,786,249      mem_inst_retired.any                                          (31.74%)
    63.956415395            297,757      branch-misses                                                 (31.73%)
    63.956415395        259,439,040      instructions              #    1.99  insn per cycle           (43.49%)
    63.956415395        130,411,033      cycles                                                        (51.42%)
    63.956415395          2,408,356      L1-icache-load-misses                                         (52.39%)
    63.956415395         73,108,452      L1-dcache-loads                                               (52.39%)
    63.956415395          1,241,798      L1-dcache-load-misses     #    1.70% of all L1-dcache accesses  (52.40%)
    63.956415395            165,043      L2-loads                                                      (32.72%)
    63.956415395              8,151      L2-load-misses            #    4.64% of all LL-cache accesses  (31.74%)
    63.956415395            185,979      LLC-loads                                                     (31.74%)
    63.956415395              6,349      LLC-load-misses           #    3.62% of all LL-cache accesses  (31.74%)
    64.006708167        108,968,292      mem_inst_retired.any                                          (31.81%)
    64.006708167            256,453      branch-misses                                                 (31.81%)
    64.006708167        208,104,041      instructions              #    1.60  insn per cycle           (39.76%)
    64.006708167        130,060,106      cycles                                                        (39.76%)
    64.006708167          2,642,083      L1-icache-load-misses                                         (46.74%)
    64.006708167         71,465,165      L1-dcache-loads                                               (52.28%)
    64.006708167          1,250,252      L1-dcache-load-misses     #    1.75% of all L1-dcache accesses  (52.28%)
    64.006708167            121,513      L2-loads                                                      (44.33%)
    64.006708167              4,846      L2-load-misses            #    4.08% of all LL-cache accesses  (37.37%)
    64.006708167            115,798      LLC-loads                                                     (31.82%)
    64.006708167              5,064      LLC-load-misses           #    4.27% of all LL-cache accesses  (31.81%)
    64.057012508        114,367,219      mem_inst_retired.any                                          (31.81%)
    64.057012508            262,867      branch-misses                                                 (31.81%)
    64.057012508        235,613,996      instructions              #    1.81  insn per cycle           (39.76%)
    64.057012508        130,092,294      cycles                                                        (39.75%)
    64.057012508          2,581,482      L1-icache-load-misses                                         (39.75%)
    64.057012508         72,023,187      L1-dcache-loads                                               (42.18%)
    64.057012508          1,213,145      L1-dcache-load-misses     #    1.68% of all L1-dcache accesses  (50.12%)
    64.057012508            141,495      L2-loads                                                      (44.34%)
    64.057012508              7,298      L2-load-misses            #    5.77% of all LL-cache accesses  (44.34%)
    64.057012508            111,376      LLC-loads                                                     (41.94%)
    64.057012508              6,384      LLC-load-misses           #    5.05% of all LL-cache accesses  (33.99%)
    64.107321956        113,197,761      mem_inst_retired.any                                          (38.55%)
    64.107321956            259,675      branch-misses                                                 (31.80%)
    64.107321956        240,032,852      instructions              #    1.84  insn per cycle           (39.75%)
    64.107321956        130,103,562      cycles                                                        (39.74%)
    64.107321956          2,044,401      L1-icache-load-misses                                         (39.75%)
    64.107321956         77,454,290      L1-dcache-loads                                               (39.74%)
    64.107321956          1,154,437      L1-dcache-load-misses     #    1.49% of all L1-dcache accesses  (39.74%)
    64.107321956            139,446      L2-loads                                                      (37.59%)
    64.107321956              8,540      L2-load-misses            #    6.09% of all LL-cache accesses  (44.35%)
    64.107321956            140,816      LLC-loads                                                     (44.36%)
    64.107321956             10,235      LLC-load-misses           #    7.30% of all LL-cache accesses  (44.36%)
    64.157742946        114,181,444      mem_inst_retired.any                                          (44.47%)
    64.157742946            266,889      branch-misses                                                 (43.27%)
    64.157742946        231,477,202      instructions              #    1.78  insn per cycle           (51.21%)
    64.157742946        130,359,799      cycles                                                        (43.28%)
    64.157742946          2,564,428      L1-icache-load-misses                                         (39.66%)
    64.157742946         69,663,240      L1-dcache-loads                                               (39.66%)
    64.157742946          1,202,155      L1-dcache-load-misses     #    1.73% of all L1-dcache accesses  (39.66%)
    64.157742946            126,620      L2-loads                                                      (31.73%)
    64.157742946              9,012      L2-load-misses            #    7.14% of all LL-cache accesses  (32.91%)
    64.157742946            125,727      LLC-loads                                                     (40.84%)
    64.157742946              9,837      LLC-load-misses           #    7.80% of all LL-cache accesses  (44.47%)
    64.208165688         97,790,842      mem_inst_retired.any                                          (44.00%)
    64.208165688            249,791      branch-misses                                                 (44.46%)
    64.208165688        233,116,807      instructions              #    1.79  insn per cycle           (52.39%)
    64.208165688        130,367,513      cycles                                                        (52.40%)
    64.208165688          2,301,375      L1-icache-load-misses                                         (48.09%)
    64.208165688         78,257,589      L1-dcache-loads                                               (40.16%)
    64.208165688          1,199,444      L1-dcache-load-misses     #    1.53% of all L1-dcache accesses  (39.67%)
    64.208165688            143,224      L2-loads                                                      (31.74%)
    64.208165688              8,769      L2-load-misses            #    6.69% of all LL-cache accesses  (31.74%)
    64.208165688            119,031      LLC-loads                                                     (31.73%)
    64.208165688              7,374      LLC-load-misses           #    5.62% of all LL-cache accesses  (36.03%)
    64.258603836        100,669,448      mem_inst_retired.any                                          (31.72%)
    64.258603836            225,405      branch-misses                                                 (39.18%)
    64.258603836        194,405,400      instructions              #    1.49  insn per cycle           (52.42%)
    64.258603836        130,475,929      cycles                                                        (52.42%)
    64.258603836          2,224,092      L1-icache-load-misses                                         (52.42%)
    64.258603836         70,111,154      L1-dcache-loads                                               (52.42%)
    64.258603836          1,265,787      L1-dcache-load-misses     #    1.81% of all L1-dcache accesses  (44.99%)
    64.258603836            210,752      L2-loads                                                      (31.72%)
    64.258603836              6,258      L2-load-misses            #    3.12% of all LL-cache accesses  (31.72%)
    64.258603836            190,284      LLC-loads                                                     (31.72%)
    64.258603836              3,881      LLC-load-misses           #    1.94% of all LL-cache accesses  (31.72%)
#           time             counts unit events
    64.309027561        109,671,116      mem_inst_retired.any                                          (31.73%)
    64.309027561            290,222      branch-misses                                                 (31.73%)
    64.309027561        226,719,482      instructions              #    1.74  insn per cycle           (42.29%)
    64.309027561        130,411,568      cycles                                                        (50.22%)
    64.309027561          2,520,037      L1-icache-load-misses                                         (52.40%)
    64.309027561         63,410,440      L1-dcache-loads                                               (52.40%)
    64.309027561          1,404,990      L1-dcache-load-misses     #    2.22% of all L1-dcache accesses  (52.40%)
    64.309027561            161,892      L2-loads                                                      (33.93%)
    64.309027561              8,754      L2-load-misses            #    5.38% of all LL-cache accesses  (31.73%)
    64.309027561            163,584      LLC-loads                                                     (31.74%)
    64.309027561              7,965      LLC-load-misses           #    4.89% of all LL-cache accesses  (31.74%)
    64.359328804        106,431,822      mem_inst_retired.any                                          (31.81%)
    64.359328804            269,478      branch-misses                                                 (31.81%)
    64.359328804        213,496,466      instructions              #    1.64  insn per cycle           (39.76%)
    64.359328804        130,106,522      cycles                                                        (39.76%)
    64.359328804          2,811,292      L1-icache-load-misses                                         (45.52%)
    64.359328804         72,473,026      L1-dcache-loads                                               (52.29%)
    64.359328804          1,302,680      L1-dcache-load-misses     #    1.80% of all L1-dcache accesses  (52.28%)
    64.359328804            160,792      L2-loads                                                      (44.34%)
    64.359328804              5,835      L2-load-misses            #    3.59% of all LL-cache accesses  (38.59%)
    64.359328804            164,619      LLC-loads                                                     (31.81%)
    64.359328804              5,234      LLC-load-misses           #    3.22% of all LL-cache accesses  (31.81%)
    64.409624763        112,527,713      mem_inst_retired.any                                          (31.81%)
    64.409624763            257,806      branch-misses                                                 (31.82%)
    64.409624763        210,281,942      instructions              #    1.62  insn per cycle           (39.78%)
    64.409624763        130,020,933      cycles                                                        (39.77%)
    64.409624763          2,290,816      L1-icache-load-misses                                         (39.78%)
    64.409624763         73,123,438      L1-dcache-loads                                               (40.96%)
    64.409624763          1,278,309      L1-dcache-load-misses     #    1.75% of all L1-dcache accesses  (48.89%)
    64.409624763            162,079      L2-loads                                                      (44.32%)
    64.409624763              7,278      L2-load-misses            #    4.30% of all LL-cache accesses  (44.31%)
    64.409624763            176,310      LLC-loads                                                     (43.14%)
    64.409624763              7,974      LLC-load-misses           #    4.71% of all LL-cache accesses  (35.21%)
    64.459940605         93,315,277      mem_inst_retired.any                                          (39.78%)
    64.459940605            237,391      branch-misses                                                 (31.83%)
    64.459940605        201,958,007      instructions              #    1.55  insn per cycle           (39.78%)
    64.459940605        130,128,775      cycles                                                        (39.74%)
    64.459940605          2,374,869      L1-icache-load-misses                                         (39.74%)
    64.459940605         69,135,167      L1-dcache-loads                                               (39.74%)
    64.459940605          1,173,475      L1-dcache-load-misses     #    1.70% of all L1-dcache accesses  (39.74%)
    64.459940605            149,019      L2-loads                                                      (36.36%)
    64.459940605              4,306      L2-load-misses            #    2.84% of all LL-cache accesses  (44.31%)
    64.459940605            154,522      LLC-loads                                                     (44.36%)
    64.459940605              2,991      LLC-load-misses           #    1.97% of all LL-cache accesses  (44.36%)
    64.510370060        108,897,048      mem_inst_retired.any                                          (44.48%)
    64.510370060            272,428      branch-misses                                                 (44.48%)
    64.510370060        247,933,416      instructions              #    1.90  insn per cycle           (52.41%)
    64.510370060        130,446,331      cycles                                                        (44.52%)
    64.510370060          2,397,390      L1-icache-load-misses                                         (39.66%)
    64.510370060         79,848,667      L1-dcache-loads                                               (39.66%)
    64.510370060          1,213,386      L1-dcache-load-misses     #    1.52% of all L1-dcache accesses  (39.66%)
    64.510370060            152,505      L2-loads                                                      (31.72%)
    64.510370060              5,333      L2-load-misses            #    3.63% of all LL-cache accesses  (31.72%)
    64.510370060            141,052      LLC-loads                                                     (39.60%)
    64.510370060              7,015      LLC-load-misses           #    4.78% of all LL-cache accesses  (44.48%)
    64.560692006        116,152,001      mem_inst_retired.any                                          (42.85%)
    64.560692006            267,870      branch-misses                                                 (44.36%)
    64.560692006        234,050,538      instructions              #    1.80  insn per cycle           (52.31%)
    64.560692006        130,074,861      cycles                                                        (52.31%)
    64.560692006          2,394,952      L1-icache-load-misses                                         (49.24%)
    64.560692006         66,848,456      L1-dcache-loads                                               (41.27%)
    64.560692006          1,164,252      L1-dcache-load-misses     #    1.74% of all L1-dcache accesses  (39.73%)
    64.560692006            120,633      L2-loads                                                      (31.78%)
    64.560692006              5,348      L2-load-misses            #    3.81% of all LL-cache accesses  (31.78%)
    64.560692006            160,119      LLC-loads                                                     (31.81%)
    64.560692006              4,973      LLC-load-misses           #    3.54% of all LL-cache accesses  (34.86%)
    64.611487629        106,570,405      mem_inst_retired.any                                          (31.50%)
    64.611487629            255,822      branch-misses                                                 (37.87%)
    64.611487629        204,450,295      instructions              #    1.56  insn per cycle           (52.75%)
    64.611487629        131,408,471      cycles                                                        (52.75%)
    64.611487629          2,459,847      L1-icache-load-misses                                         (52.75%)
    64.611487629         71,184,526      L1-dcache-loads                                               (52.76%)
    64.611487629          1,201,014      L1-dcache-load-misses     #    1.69% of all L1-dcache accesses  (46.41%)
    64.611487629            153,881      L2-loads                                                      (31.50%)
    64.611487629              6,975      L2-load-misses            #    4.57% of all LL-cache accesses  (31.50%)
    64.611487629            151,494      LLC-loads                                                     (31.50%)
    64.611487629              6,152      LLC-load-misses           #    4.03% of all LL-cache accesses  (31.50%)
    64.661937558        112,335,198      mem_inst_retired.any                                          (31.72%)
    64.661937558            253,677      branch-misses                                                 (31.71%)
    64.661937558        212,878,042      instructions              #    1.63  insn per cycle           (40.51%)
    64.661937558        130,484,856      cycles                                                        (48.44%)
    64.661937558          2,547,137      L1-icache-load-misses                                         (52.43%)
    64.661937558         65,862,978      L1-dcache-loads                                               (52.43%)
    64.661937558          1,402,954      L1-dcache-load-misses     #    2.13% of all L1-dcache accesses  (52.43%)
    64.661937558            157,262      L2-loads                                                      (35.73%)
    64.661937558              2,998      L2-load-misses            #    2.11% of all LL-cache accesses  (31.72%)
    64.661937558            126,696      LLC-loads                                                     (31.71%)
    64.661937558              5,880      LLC-load-misses           #    4.14% of all LL-cache accesses  (31.72%)
    64.712236609        109,428,838      mem_inst_retired.any                                          (31.81%)
    64.712236609            260,418      branch-misses                                                 (31.81%)
    64.712236609        220,069,880      instructions              #    1.69  insn per cycle           (39.76%)
    64.712236609        130,069,580      cycles                                                        (39.76%)
    64.712236609          2,521,494      L1-icache-load-misses                                         (43.71%)
    64.712236609         73,519,447      L1-dcache-loads                                               (51.66%)
    64.712236609          1,287,320      L1-dcache-load-misses     #    1.75% of all L1-dcache accesses  (52.28%)
    64.712236609            132,262      L2-loads                                                      (44.32%)
    64.712236609              4,903      L2-load-misses            #    3.72% of all LL-cache accesses  (40.40%)
    64.712236609            131,005      LLC-loads                                                     (32.45%)
    64.712236609              5,120      LLC-load-misses           #    3.89% of all LL-cache accesses  (31.81%)
    64.762543727        107,639,221      mem_inst_retired.any                                          (31.81%)
    64.762543727            259,848      branch-misses                                                 (31.80%)
    64.762543727        240,173,912      instructions              #    1.85  insn per cycle           (39.75%)
    64.762543727        130,125,457      cycles                                                        (39.75%)
    64.762543727          2,233,546      L1-icache-load-misses                                         (39.75%)
    64.762543727         73,079,102      L1-dcache-loads                                               (39.76%)
    64.762543727          1,200,600      L1-dcache-load-misses     #    1.64% of all L1-dcache accesses  (47.09%)
    64.762543727            125,486      L2-loads                                                      (44.34%)
    64.762543727              5,556      L2-load-misses            #    4.40% of all LL-cache accesses  (44.34%)
    64.762543727            126,821      LLC-loads                                                     (44.34%)
    64.762543727              8,933      LLC-load-misses           #    7.08% of all LL-cache accesses  (37.03%)
    64.812849921        104,833,832      mem_inst_retired.any                                          (41.59%)
    64.812849921            252,044      branch-misses                                                 (33.64%)
    64.812849921        197,319,621      instructions              #    1.52  insn per cycle           (41.59%)
    64.812849921        130,101,245      cycles                                                        (39.75%)
    64.812849921          2,431,862      L1-icache-load-misses                                         (39.75%)
    64.812849921         68,316,753      L1-dcache-loads                                               (39.75%)
    64.812849921          1,305,238      L1-dcache-load-misses     #    1.91% of all L1-dcache accesses  (39.75%)
    64.812849921            134,104      L2-loads                                                      (34.54%)
    64.812849921              4,740      L2-load-misses            #    3.71% of all LL-cache accesses  (42.49%)
    64.812849921            121,087      LLC-loads                                                     (44.34%)
    64.812849921              4,937      LLC-load-misses           #    3.87% of all LL-cache accesses  (44.35%)
    64.863259388        102,862,926      mem_inst_retired.any                                          (44.46%)
    64.863259388            243,891      branch-misses                                                 (44.45%)
    64.863259388        230,137,520      instructions              #    1.76  insn per cycle           (52.39%)
    64.863259388        130,406,723      cycles                                                        (46.30%)
    64.863259388          2,337,944      L1-icache-load-misses                                         (39.67%)
    64.863259388         71,192,188      L1-dcache-loads                                               (39.67%)
    64.863259388          1,264,481      L1-dcache-load-misses     #    1.78% of all L1-dcache accesses  (39.67%)
    64.863259388            165,151      L2-loads                                                      (31.74%)
    64.863259388              8,822      L2-load-misses            #    5.68% of all LL-cache accesses  (31.74%)
    64.863259388            145,683      LLC-loads                                                     (37.81%)
    64.863259388              5,516      LLC-load-misses           #    3.55% of all LL-cache accesses  (44.47%)
    64.913702437        100,332,252      mem_inst_retired.any                                          (40.97%)
    64.913702437            276,106      branch-misses                                                 (44.49%)
    64.913702437        229,959,024      instructions              #    1.76  insn per cycle           (52.42%)
    64.913702437        130,412,064      cycles                                                        (52.42%)
    64.913702437          2,291,617      L1-icache-load-misses                                         (51.12%)
    64.913702437         74,332,817      L1-dcache-loads                                               (43.19%)
    64.913702437          1,285,861      L1-dcache-load-misses     #    1.73% of all L1-dcache accesses  (39.65%)
    64.913702437            148,143      L2-loads                                                      (31.72%)
    64.913702437             13,229      L2-load-misses            #    8.97% of all LL-cache accesses  (31.72%)
    64.913702437            146,868      LLC-loads                                                     (31.73%)
    64.913702437              6,001      LLC-load-misses           #    4.07% of all LL-cache accesses  (32.99%)
    64.964158807         52,869,630      mem_inst_retired.any                                          (31.71%)
    64.964158807             82,759      branch-misses                                                 (36.12%)
    64.964158807        157,522,572      instructions              #    1.21  insn per cycle           (51.97%)
    64.964158807        130,356,631      cycles                                                        (52.42%)
    64.964158807          1,475,198      L1-icache-load-misses                                         (52.42%)
    64.964158807         60,848,609      L1-dcache-loads                                               (52.43%)
    64.964158807          2,415,621      L1-dcache-load-misses     #    3.97% of all L1-dcache accesses  (48.04%)
    64.964158807            426,714      L2-loads                                                      (31.72%)
    64.964158807            369,313      L2-load-misses            #   76.61% of all LL-cache accesses  (31.72%)
    64.964158807            537,458      LLC-loads                                                     (31.71%)
    64.964158807            487,877      LLC-load-misses           #  101.20% of all LL-cache accesses  (31.72%)
    65.014592205         49,614,927      mem_inst_retired.any                                          (31.73%)
    65.014592205             51,443      branch-misses                                                 (31.73%)
    65.014592205        103,562,884      instructions              #    0.79  insn per cycle           (39.70%)
    65.014592205        130,620,280      cycles                                                        (47.13%)
    65.014592205             32,092      L1-icache-load-misses                                         (52.41%)
    65.014592205         51,571,420      L1-dcache-loads                                               (52.41%)
    65.014592205          2,883,892      L1-dcache-load-misses     #    5.59% of all L1-dcache accesses  (52.41%)
    65.014592205            658,266      L2-loads                                                      (37.03%)
    65.014592205            662,105      L2-load-misses            #   85.35% of all LL-cache accesses  (31.72%)
    65.014592205            893,249      LLC-loads                                                     (31.73%)
    65.014592205            887,342      LLC-load-misses           #  114.38% of all LL-cache accesses  (31.72%)
    65.030053699         36,372,931      mem_inst_retired.any                                          (13.18%)
    65.030053699      <not counted>      branch-misses                                                 (0.00%)
    65.030053699      <not counted>      instructions                                                  (0.00%)
    65.030053699      <not counted>      cycles                                                        (0.00%)
    65.030053699             17,005      L1-icache-load-misses                                         (8.64%)
    65.030053699         20,349,560      L1-dcache-loads                                               (34.61%)
    65.030053699            698,810      L1-dcache-load-misses     #    3.43% of all L1-dcache accesses  (60.59%)
    65.030053699            195,102      L2-loads                                                      (86.81%)
    65.030053699            121,180      L2-load-misses            #   62.10% of all LL-cache accesses  (91.40%)
    65.030053699            195,166      LLC-loads                                                     (65.42%)
    65.030053699            101,219      LLC-load-misses           #   51.87% of all LL-cache accesses  (39.42%)
