# 1 "arch/arm/boot/dts/qcom/WI500Q_EVB2_apq8026-v2-320p-w-mtp.dts"
# 1 "<built-in>"
# 1 "<command-line>"
# 1 "arch/arm/boot/dts/qcom/WI500Q_EVB2_apq8026-v2-320p-w-mtp.dts"
# 14 "arch/arm/boot/dts/qcom/WI500Q_EVB2_apq8026-v2-320p-w-mtp.dts"
/dts-v1/;

# 1 "arch/arm/boot/dts/qcom/WI500Q_EVB2_apq8026-v2.dtsi" 1
# 20 "arch/arm/boot/dts/qcom/WI500Q_EVB2_apq8026-v2.dtsi"
# 1 "arch/arm/boot/dts/qcom/WI500Q_EVB2_msm8226-v2.dtsi" 1
# 20 "arch/arm/boot/dts/qcom/WI500Q_EVB2_msm8226-v2.dtsi"
# 1 "arch/arm/boot/dts/qcom/WI500Q_EVB2_msm8226.dtsi" 1
# 13 "arch/arm/boot/dts/qcom/WI500Q_EVB2_msm8226.dtsi"
# 1 "arch/arm/boot/dts/qcom/skeleton.dtsi" 1






/ {
 #address-cells = <1>;
 #size-cells = <1>;
 chosen { };
 aliases { };
 memory {
  #address-cells = <1>;
  #size-cells = <1>;
  device_type = "memory";
  reg = <0 0>;
 };
};
# 14 "arch/arm/boot/dts/qcom/WI500Q_EVB2_msm8226.dtsi" 2

/ {
 model = "WI500Q EVB2 Qualcomm MSM 8226";
 compatible = "qcom,msm8226";
 interrupt-parent = <&intc>;

 qcom,asusdebug {
  compatible = "qcom,asusdebug";

  qcom,memblock-remove = <0x11F00000 0x200000>;
 };

 qcom,asusdebug {
  compatible = "qcom,asusdebug";

  qcom,memory-fixed = <0x11F00000 0x200000>;
 };

 aliases {
  sdhc1 = &sdhc_1;
  sdhc2 = &sdhc_2;
  sdhc3 = &sdhc_3;
 };

 cpus {
  #size-cells = <0>;
  #address-cells = <1>;

  CPU0: cpu@0 {
   device_type = "cpu";
   compatible = "arm,cortex-a7";
   reg = <0x0>;
  };

  CPU1: cpu@1 {
   device_type = "cpu";
   compatible = "arm,cortex-a7";
   reg = <0x1>;
  };

  CPU2: cpu@2 {
   device_type = "cpu";
   compatible = "arm,cortex-a7";
   reg = <0x2>;
  };

  CPU3: cpu@3 {
   device_type = "cpu";
   compatible = "arm,cortex-a7";
   reg = <0x3>;
  };
 };

 soc: soc { };
};

# 1 "arch/arm/boot/dts/qcom/msm8226-camera.dtsi" 1
# 14 "arch/arm/boot/dts/qcom/msm8226-camera.dtsi"
&soc {
 qcom,msm-cam@fd8c0000 {
  compatible = "qcom,msm-cam";
  reg = <0xfd8c0000 0x10000>;
  reg-names = "msm-cam";
 };

 qcom,csiphy@fda0ac00 {
  cell-index = <0>;
  compatible = "qcom,csiphy-v3.0", "qcom,csiphy";
  reg = <0xfda0ac00 0x200>,
   <0xfda00030 0x4>;
  reg-names = "csiphy", "csiphy_clk_mux";
  interrupts = <0 78 0>;
  interrupt-names = "csiphy";
  clock-names = "camss_top_ahb_clk",
   "ispif_ahb_clk", "csiphy_timer_src_clk",
   "csiphy_timer_clk";
  qcom,clock-rates = <0 0 200000000 0>;
 };

 qcom,csiphy@fda0b000 {
  cell-index = <1>;
  compatible = "qcom,csiphy-v3.0", "qcom,csiphy";
  reg = <0xfda0b000 0x200>,
   <0xfda00038 0x4>;
  reg-names = "csiphy", "csiphy_clk_mux";
  interrupts = <0 79 0>;
  interrupt-names = "csiphy";
  clock-names = "camss_top_ahb_clk",
   "ispif_ahb_clk", "csiphy_timer_src_clk",
   "csiphy_timer_clk";
  qcom,clock-rates = <0 0 200000000 0>;
 };

 qcom,csid@fda08000 {
  cell-index = <0>;
  compatible = "qcom,csid-v4.0", "qcom,csid";
  reg = <0xfda08000 0x100>;
  reg-names = "csid";
  interrupts = <0 51 0>;
  interrupt-names = "csid";
  qcom,csi-vdd-voltage = <1200000>;
  qcom,mipi-csi-vdd-supply = <&pm8226_l4>;
  clock-names = "camss_top_ahb_clk", "ispif_ahb_clk",
   "csi_ahb_clk", "csi_src_clk", "csi_clk",
   "csi_phy_clk", "csi_pix_clk", "csi_rdi_clk";
  qcom,clock-rates = <0 0 0 200000000 0 0 0 0>;
 };

 qcom,csid@fda08400 {
  cell-index = <1>;
  compatible = "qcom,csid-v4.0", "qcom,csid";
  reg = <0xfda08400 0x100>;
  reg-names = "csid";
  interrupts = <0 52 0>;
  interrupt-names = "csid";
  qcom,csi-vdd-voltage = <1200000>;
  qcom,mipi-csi-vdd-supply = <&pm8226_l4>;
  clock-names = "camss_top_ahb_clk", "ispif_ahb_clk",
   "csi_ahb_clk", "csi_src_clk", "csi_clk",
   "csi_phy_clk", "csi_pix_clk", "csi_rdi_clk";
  qcom,clock-rates = <0 0 0 200000000 0 0 0 0>;
 };

 qcom,ispif@fda0a000 {
  cell-index = <0>;
  compatible = "qcom,ispif";
  reg = <0xfda0a000 0x500>,
   <0xfda00020 0x10>;
  reg-names = "ispif", "csi_clk_mux";
  interrupts = <0 55 0>;
  interrupt-names = "ispif";
  clock-names = "ispif_ahb_clk";
  qcom,clock-rates = <0>;
 };

 qcom,vfe@fda10000 {
  cell-index = <0>;
  compatible = "qcom,vfe40";
  reg = <0xfda10000 0x1000>,
   <0xfda40000 0x200>;
  reg-names = "vfe", "vfe_vbif";
  interrupts = <0 57 0>;
  interrupt-names = "vfe";
  vdd-supply = <&gdsc_vfe>;
  clock-names = "camss_top_ahb_clk" , "vfe_clk_src",
   "camss_vfe_vfe_clk", "camss_csi_vfe_clk", "iface_clk",
   "bus_clk";
  qcom,clock-rates = <0 266670000 0 0 0 0>;
  qos-entries = <8>;
  qos-regs = <0x2C4 0x2C8 0x2CC 0x2D0 0x2D4 0x2D8
    0x2DC 0x2E0>;
  qos-settings = <0xAAAAAAAA 0xAAAAAAAA 0xAAAAAAAA
    0xAAAAAAAA 0xAAAAAAAA 0xAAAAAAAA
    0xAAAAAAAA 0x0002AAAA>;
  qos-v2-settings = <0xAAAAAAAA 0xAAAAAAAA 0xAAAAAAAA
    0xAAAAAAAA 0xAAAAAAAA 0xAAAAAAAA
    0xAAAAAAAA 0x0002AAAA>;
  vbif-entries = <11>;
  vbif-regs = <0xB0 0xB4 0xC0 0xC4 0xD0 0xD4 0xD8
    0x178 0x17C 0x124 0x160>;
  vbif-settings = <0x10101010 0x10101010 0x10101010
    0x10101010 0x00000010 0x00000010
    0x00000707 0x000000FF 0x00FF00FF
    0x00000003 0x22222222>;
 };

 qcom,jpeg@fda1c000 {
  cell-index = <0>;
  compatible = "qcom,jpeg";
  reg = <0xfda1c000 0x400>,
   <0xfda60000 0xc30>;
  reg-names = "jpeg";
  interrupts = <0 59 0>;
  interrupt-names = "jpeg";
  vdd-supply = <&gdsc_jpeg>;
  clock-names = "core_clk", "iface_clk", "bus_clk0",
   "camss_top_ahb_clk";
  qcom,clock-rates = <266670000 0 0 0>;
 };

 qcom,irqrouter@fda00000 {
  cell-index = <0>;
  compatible = "qcom,irqrouter";
  reg = <0xfda00000 0x100>;
  reg-names = "irqrouter";
 };

 qcom,cpp@fda04000 {
  cell-index = <0>;
  compatible = "qcom,cpp";
  reg = <0xfda04000 0x100>,
        <0xfda40000 0x200>,
        <0xfda18000 0x018>;
  reg-names = "cpp", "cpp_vbif", "cpp_hw";
  interrupts = <0 49 0>;
  interrupt-names = "cpp";
  vdd-supply = <&gdsc_vfe>;
        clock-names = "camss_top_ahb_clk", "vfe_clk_src",
                           "camss_vfe_vfe_clk", "iface_clk", "cpp_core_clk",
                           "cpp_iface_clk", "cpp_bus_clk", "micro_iface_clk";
        qcom,clock-rates = <0 266670000 0 0 266670000 0 0 0>;
 };

 cci: qcom,cci@fda0c000 {
  cell-index = <0>;
  compatible = "qcom,cci";
  reg = <0xfda0c000 0x1000>;
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "cci";
  interrupts = <0 50 0>;
  interrupt-names = "cci";
        clock-names = "camss_top_ahb_clk", "cci_src_clk",
                           "cci_ahb_clk", "cci_clk";
        qcom,clock-rates = <0 19200000 0 0>;
  gpios = <&msmgpio 29 0>,
   <&msmgpio 30 0>;
  qcom,gpio-tbl-num = <0 1>;
  qcom,gpio-tbl-flags = <1 1>;
  qcom,gpio-tbl-label = "CCI_I2C_DATA0",
          "CCI_I2C_CLK0";
  i2c_freq_100Khz: qcom,i2c_standard_mode {
   status = "disabled";
  };
  i2c_freq_400Khz: qcom,i2c_fast_mode {
   status = "disabled";
  };
  i2c_freq_custom: qcom,i2c_custom_mode {
   status = "disabled";
  };
 };
};

&i2c_freq_100Khz {
 qcom,hw-thigh = <78>;
 qcom,hw-tlow = <114>;
 qcom,hw-tsu-sto = <28>;
 qcom,hw-tsu-sta = <28>;
 qcom,hw-thd-dat = <10>;
 qcom,hw-thd-sta = <77>;
 qcom,hw-tbuf = <118>;
 qcom,hw-scl-stretch-en = <0>;
 qcom,hw-trdhld = <6>;
 qcom,hw-tsp = <1>;
 status = "ok";
};

&i2c_freq_400Khz {
 qcom,hw-thigh = <20>;
 qcom,hw-tlow = <28>;
 qcom,hw-tsu-sto = <21>;
 qcom,hw-tsu-sta = <21>;
 qcom,hw-thd-dat = <13>;
 qcom,hw-thd-sta = <18>;
 qcom,hw-tbuf = <25>;
 qcom,hw-scl-stretch-en = <0>;
 qcom,hw-trdhld = <6>;
 qcom,hw-tsp = <3>;
 status = "ok";
};

&i2c_freq_custom {
 qcom,hw-thigh = <15>;
 qcom,hw-tlow = <28>;
 qcom,hw-tsu-sto = <21>;
 qcom,hw-tsu-sta = <21>;
 qcom,hw-thd-dat = <13>;
 qcom,hw-thd-sta = <18>;
 qcom,hw-tbuf = <25>;
 qcom,hw-scl-stretch-en = <1>;
 qcom,hw-trdhld = <6>;
 qcom,hw-tsp = <3>;
 status = "ok";
};
# 71 "arch/arm/boot/dts/qcom/WI500Q_EVB2_msm8226.dtsi" 2
# 1 "arch/arm/boot/dts/qcom/msm-gdsc.dtsi" 1
# 14 "arch/arm/boot/dts/qcom/msm-gdsc.dtsi"
&soc {
 gdsc_venus: qcom,gdsc@fd8c1024 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_venus";
  reg = <0xfd8c1024 0x4>;
  status = "disabled";
 };

 gdsc_venus_core0: qcom,gdsc@fd8c1040 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_venus_core0";
  reg = <0xfd8c1040 0x4>;
  status = "disabled";
 };

 gdsc_venus_core1: qcom,gdsc@fd8c1044 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_venus_core1";
  reg = <0xfd8c1044 0x4>;
  status = "disabled";
 };

 gdsc_venus_core2: qcom,gdsc@fd8c1050 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_venus_core2";
  reg = <0xfd8c1050 0x4>;
  status = "disabled";
 };

 gdsc_vpu: qcom,gdsc@fd8c1404 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_vpu";
  reg = <0xfd8c1404 0x4>;
  status = "disabled";
 };

 gdsc_camss_top: qcom,gdsc@fd8c34a0 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_camss_top";
  reg = <0xfd8c34a0 0x4>;
  status = "disabled";
 };

 gdsc_mdss: qcom,gdsc@fd8c2304 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_mdss";
  reg = <0xfd8c2304 0x4>;
  status = "disabled";
 };

 gdsc_jpeg: qcom,gdsc@fd8c35a4 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_jpeg";
  reg = <0xfd8c35a4 0x4>;
  status = "disabled";
 };

 gdsc_vfe: qcom,gdsc@fd8c36a4 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_vfe";
  reg = <0xfd8c36a4 0x4>;
  status = "disabled";
 };

 gdsc_cpp: qcom,gdsc@fd8c36d4 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_cpp";
  reg = <0xfd8c36d4 0x4>;
  status = "disabled";
 };

 gdsc_oxili_gx: qcom,gdsc@fd8c4024 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_oxili_gx";
  reg = <0xfd8c4024 0x4>;
  status = "disabled";
 };

 gdsc_oxili_cx: qcom,gdsc@fd8c4034 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_oxili_cx";
  reg = <0xfd8c4034 0x4>;
  status = "disabled";
 };

 gdsc_usb_hsic: qcom,gdsc@fc400404 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_usb_hsic";
  reg = <0xfc400404 0x4>;
  status = "disabled";
 };

 gdsc_pcie: qcom,gdsc@0xfc401e18 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_pcie";
  reg = <0xfc401e18 0x4>;
  status = "disabled";
 };

 gdsc_pcie_0: qcom,gdsc@fc401ac4 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_pcie_0";
  reg = <0xfc401ac4 0x4>;
  status = "disabled";
 };

 gdsc_pcie_1: qcom,gdsc@fc401b44 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_pcie_1";
  reg = <0xfc401b44 0x4>;
  status = "disabled";
 };

 gdsc_usb30: qcom,gdsc@fc401e84 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_usb30";
  reg = <0xfc401e84 0x4>;
  status = "disabled";
 };

 gdsc_usb30_sec: qcom,gdsc@fc401ec0 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_usb30_sec";
  reg = <0xfc401ec0 0x4>;
  status = "disabled";
 };

 gdsc_vcap: qcom,gdsc@fd8c1804 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_vcap";
  reg = <0xfd8c1804 0x4>;
  status = "disabled";
 };

 gdsc_bcss: qcom,gdsc@fc744128 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_bcss";
  reg = <0xfc744128 0x4>;
  status = "disabled";
 };

 gdsc_ufs: qcom,gdsc@fc401d44 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_ufs";
  reg = <0xfc401d44 0x4>;
  status = "disabled";
 };

 gdsc_fd: qcom,gdsc@fd8c3b64 {
  compatible = "qcom,gdsc";
  regulator-name = "gdsc_fd";
  reg = <0xfd8c3b64 0x4>;
  status = "disabled";
 };
};
# 72 "arch/arm/boot/dts/qcom/WI500Q_EVB2_msm8226.dtsi" 2
# 1 "arch/arm/boot/dts/qcom/msm8226-iommu.dtsi" 1
# 13 "arch/arm/boot/dts/qcom/msm8226-iommu.dtsi"
# 1 "arch/arm/boot/dts/qcom/msm-iommu-v1.dtsi" 1
# 13 "arch/arm/boot/dts/qcom/msm-iommu-v1.dtsi"
&soc {
 jpeg_iommu: qcom,iommu@fda64000 {
  compatible = "qcom,msm-smmu-v1";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;
  reg = <0xfda64000 0x10000>;
  reg-names = "iommu_base";
  interrupts = <0 67 0>,
    <0 229 0>, <0 231 0>,
    <0 230 0>, <0 232 0>;
  interrupt-names = "pmon",
    "global_cfg_NS_irq", "global_client_NS_irq",
    "global_cfg_S_irq", "global_client_S_irq";
  qcom,needs-alt-core-clk;
  label = "jpeg_iommu";
  status = "disabled";
  qcom,msm-bus,name = "jpeg_ebi";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <62 512 0 0>,
    <62 512 0 1000>;

  qcom,iommu-pmu-ngroups = <1>;
  qcom,iommu-pmu-ncounters = <8>;
  qcom,iommu-pmu-event-classes = <0x00
      0x01
      0x08
      0x09
      0x0A
      0x10
      0x11
      0x12
      0x80
      0x81
      0x82
      0x83
      0x90
      0x91
      0x92
      0xb0
      0xb1>;

  qcom,iommu-bfb-regs = <0x204c
     0x2050
     0x2514
     0x2540
     0x256c
     0x2314
     0x2394
     0x2414
     0x20ac
     0x215c
     0x220c
     0x2008
     0x200c
     0x2010
     0x2014>;

  qcom,iommu-bfb-data = <0x0000ffff
     0x0
     0x4
     0x4
     0x0
     0x0
     0x10
     0x50
     0x0
     0x10
     0x20
     0x0
     0x0
     0x0
     0x0>;

  qcom,iommu-ctx@fda6c000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfda6c000 0x1000>;
   interrupts = <0 70 0>;
   qcom,iommu-ctx-sids = <0>;
   label = "jpeg_enc0";
  };

  qcom,iommu-ctx@fda6d000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfda6d000 0x1000>;
   interrupts = <0 70 0>;
   qcom,iommu-ctx-sids = <1>;
   label = "jpeg_enc1";
  };

  qcom,iommu-ctx@fda6e000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfda6e000 0x1000>;
   interrupts = <0 70 0>;
   qcom,iommu-ctx-sids = <2>;
   label = "jpeg_dec";
  };
 };

 mdp_iommu: qcom,iommu@fd928000 {
  compatible = "qcom,msm-smmu-v1";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;
  reg = <0xfd928000 0x10000>;
  reg-names = "iommu_base";
  interrupts = <0 73 0>,
    <0 229 0>, <0 231 0>,
    <0 230 0>, <0 232 0>;
  interrupt-names = "pmon",
    "global_cfg_NS_irq", "global_client_NS_irq",
    "global_cfg_S_irq", "global_client_S_irq";
  qcom,iommu-secure-id = <1>;
  label = "mdp_iommu";
  qcom,msm-bus,name = "mdp_ebi";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <22 512 0 0>,
    <22 512 0 1000>;
  status = "disabled";

  qcom,iommu-pmu-ngroups = <1>;
  qcom,iommu-pmu-ncounters = <8>;
  qcom,iommu-pmu-event-classes = <0x00
      0x01
      0x08
      0x09
      0x0A
      0x10
      0x11
      0x12
      0x80
      0x81
      0x82
      0x83
      0x90
      0x91
      0x92
      0xb0
      0xb1>;

  qcom,iommu-bfb-regs = <0x204c
     0x2050
     0x2514
     0x2540
     0x256c
     0x20ac
     0x215c
     0x220c
     0x2314
     0x2394
     0x2414
     0x2008
     0x200c
     0x2010
     0x2014
     0x2018
     0x201c
     0x2020>;

  qcom,iommu-bfb-data = <0xffffffff
     0x0
     0x00000004
     0x00000010
     0x00000000
     0x00000000
     0x00000034
     0x00000044
     0x0
     0x34
     0x74
     0x0
     0x0
     0x0
     0x0
     0x0
     0x0
     0x0>;

  qcom,iommu-ctx@fd930000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfd930000 0x1000>;
   interrupts = <0 47 0>;
   qcom,iommu-ctx-sids = <0>;
   label = "mdp_0";
  };

  qcom,iommu-ctx@fd931000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfd931000 0x1000>;
   interrupts = <0 47 0>, <0 46 0>;
   qcom,iommu-ctx-sids = <1>;
   label = "mdp_1";
   qcom,secure-context;
  };

  qcom,iommu-ctx@fd932000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfd932000 0x1000>;
   interrupts = <0 47 0>, <0 46 0>;
   qcom,iommu-ctx-sids = <>;
   label = "mdp_2";
   qcom,secure-context;
  };
 };

 venus_iommu: qcom,iommu@fdc84000 {
  compatible = "qcom,msm-smmu-v1";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;
  reg = <0xfdc84000 0x10000
         0xfdce0004 0x4>;
  reg-names = "iommu_base", "clk_base";
  interrupts = <0 45 0>,
    <0 229 0>, <0 231 0>,
    <0 230 0>, <0 232 0>;
  interrupt-names = "pmon",
    "global_cfg_NS_irq", "global_client_NS_irq",
    "global_cfg_S_irq", "global_client_S_irq";
  qcom,iommu-secure-id = <0>;
  qcom,needs-alt-core-clk;
  label = "venus_iommu";
  qcom,msm-bus,name = "venus_ebi";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <63 512 0 0>,
    <63 512 0 1000>;
  status = "disabled";

  qcom,iommu-pmu-ngroups = <1>;
  qcom,iommu-pmu-ncounters = <8>;
  qcom,iommu-pmu-event-classes = <0x00
      0x01
      0x08
      0x09
      0x0A
      0x10
      0x11
      0x12
      0x80
      0x81
      0x82
      0x83
      0x90
      0x91
      0x92
      0xb0
      0xb1>;

  qcom,iommu-bfb-regs = <0x204c
     0x2050
     0x2514
     0x2540
     0x256c
     0x20ac
     0x215c
     0x220c
     0x2314
     0x2394
     0x2414
     0x2008
     0x200c
     0x2010
     0x2014
     0x2018
     0x201c
     0x2020
     0x2024
     0x2028
     0x202c
     0x2030
     0x2034
     0x2038>;

  qcom,iommu-bfb-data = <0xffffffff
     0xffffffff
     0x00000004
     0x00000008
     0x00000000
     0x00000000
     0x00000094
     0x000000b4
     0x0
     0x94
     0x114
     0x0
     0x0
     0x0
     0x0
     0x0
     0x0
     0x0
     0x0
     0x0
     0x0
     0x0
     0x0
     0x0>;

  venus_ns: qcom,iommu-ctx@fdc8c000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfdc8c000 0x1000>;
   interrupts = <0 42 0>;
   qcom,iommu-ctx-sids = <0 1 2 3 4 5>;
   label = "venus_ns";
  };

  venus_cp: qcom,iommu-ctx@fdc8d000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfdc8d000 0x1000>;
   interrupts = <0 42 0>, <0 43 0>;
   qcom,iommu-ctx-sids = <0x80 0x81 0x82 0x83 0x84 0x85>;
   label = "venus_cp";
   qcom,secure-context;
  };

  venus_fw: qcom,iommu-ctx@fdc8e000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfdc8e000 0x1000>;
   interrupts = <0 42 0>, <0 43 0>;
   qcom,iommu-ctx-sids = <0xc0 0xc6>;
   label = "venus_fw";
   qcom,secure-context;
  };
 };

 kgsl_iommu: qcom,iommu@fdb10000 {
  compatible = "qcom,msm-smmu-v1";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;
  reg = <0xfdb10000 0x10000>;
  reg-names = "iommu_base";
  interrupts = <0 38 0>,
    <0 229 0>, <0 231 0>,
    <0 230 0>, <0 232 0>;
  interrupt-names = "pmon",
    "global_cfg_NS_irq", "global_client_NS_irq",
    "global_cfg_S_irq", "global_client_S_irq";
  label = "kgsl_iommu";
  qcom,msm-bus,name = "kgsl_ebi";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <26 512 0 0>,
    <26 512 0 1000>;
  status = "disabled";

  qcom,iommu-pmu-ngroups = <1>;
  qcom,iommu-pmu-ncounters = <8>;
  qcom,iommu-pmu-event-classes = <0x00
      0x01
      0x08
      0x09
      0x0A
      0x10
      0x11
      0x12
      0x80
      0x81
      0x82
      0x83
      0x90
      0x91
      0x92
      0xb0
      0xb1>;

  qcom,iommu-bfb-regs = <0x204c
     0x2050
     0x2514
     0x2540
     0x256c
     0x20ac
     0x215c
     0x220c
     0x2314
     0x2394
     0x2414
     0x2008>;

  qcom,iommu-bfb-data = <0x00000003
     0x0
     0x00000004
     0x00000010
     0x00000000
     0x00000000
     0x00000001
     0x00000021
     0x0
     0x1
     0x81
     0x0>;

  qcom,iommu-ctx@fdb18000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfdb18000 0x1000>;
   interrupts = <0 241 0>;
   qcom,iommu-ctx-sids = <0>;
   label = "gfx3d_user";
  };

  qcom,iommu-ctx@fdb19000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfdb19000 0x1000>;
   interrupts = <0 241 0>;
   qcom,iommu-ctx-sids = <1>;
   label = "gfx3d_priv";
  };

  qcom,iommu-ctx@fdb1a000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfdb1a000 0x1000>;
   interrupts = <0 241 0>;
   qcom,iommu-ctx-sids = <2>;
   label = "gfx3d_spare";
  };

 };

 vfe_iommu: qcom,iommu@fda44000 {
  compatible = "qcom,msm-smmu-v1";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;
  reg = <0xfda44000 0x10000>;
  reg-names = "iommu_base";
  interrupts = <0 62 0>,
    <0 229 0>, <0 231 0>,
    <0 230 0>, <0 232 0>;
  interrupt-names = "pmon",
    "global_cfg_NS_irq", "global_client_NS_irq",
    "global_cfg_S_irq", "global_client_S_irq";
  qcom,iommu-secure-id = <19>;
  qcom,needs-alt-core-clk;
  label = "vfe_iommu";
  qcom,msm-bus,name = "vfe_ebi";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <29 512 0 0>,
    <29 512 0 1000>;
  status = "disabled";

  qcom,iommu-pmu-ngroups = <1>;
  qcom,iommu-pmu-ncounters = <8>;
  qcom,iommu-pmu-event-classes = <0x00
      0x01
      0x08
      0x09
      0x0A
      0x10
      0x11
      0x12
      0x80
      0x81
      0x82
      0x83
      0x90
      0x91
      0x92
      0xb0
      0xb1>;

  qcom,iommu-bfb-regs = <0x204c
     0x2050
     0x2514
     0x2540
     0x256c
     0x2314
     0x2394
     0x2414
     0x20ac
     0x215c
     0x220c
     0x2008
     0x200c
     0x2010
     0x2014
     0x2018
     0x201c
     0x2020>;

  qcom,iommu-bfb-data = <0xffffffff
     0x00000000
     0x4
     0x8
     0x0
     0x0
     0x20
     0x78
     0x0
     0x20
     0x36
     0x0
     0x0
     0x0
     0x0
     0x0
     0x0
     0x0>;

  qcom,iommu-ctx@fda4c000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfda4c000 0x1000>;
   interrupts = <0 65 0>;
   qcom,iommu-ctx-sids = <0 1>;
   label = "vfe";
  };

  qcom,iommu-ctx@fda4d000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfda4d000 0x1000>;
   interrupts = <0 65 0>;
   qcom,iommu-ctx-sids = <2>;
   label = "cpp";
  };

  qcom,iommu-ctx@fda4e000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfda4e000 0x1000>;
   interrupts = <0 65 0>, <0 64 0>;
   qcom,iommu-ctx-sids = <>;
   label = "vfe_secure";
   qcom,secure-context;
  };
 };

 copss_iommu: qcom,iommu@f9bc4000 {
  compatible = "qcom,msm-smmu-v1";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;
  reg = <0xf9bc4000 0x10000>;
  reg-names = "iommu_base";
  interrupts = <0 153 0>,
    <0 229 0>, <0 231 0>,
    <0 230 0>, <0 232 0>;
  interrupt-names = "pmon",
    "global_cfg_NS_irq", "global_client_NS_irq",
    "global_cfg_S_irq", "global_client_S_irq";
  qcom,iommu-secure-id = <8>;
  label = "copss_iommu";
  qcom,msm-bus,name = "copss_ebi";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <88 512 0 0>,
    <88 512 0 1000>;
  status = "disabled";
  qcom,iommu-pmu-ngroups = <1>;
  qcom,iommu-pmu-ncounters = <8>;
  qcom,iommu-pmu-event-classes = <0x00
      0x01
      0x08
      0x09
      0x0a
      0x10
      0x11
      0x12
      0x80
      0x81
      0x82
      0x83
      0x90
      0x91
      0x92
      0xb0
      0xb1>;

  qcom,iommu-bfb-regs = <0x204c
     0x2514
     0x2540
     0x256c
     0x20ac
     0x215c
     0x220c
     0x22bc
     0x2314
     0x2394
     0x2414
     0x2494
     0x2008>;

  qcom,iommu-bfb-data = <0x3
     0x4
     0x4
     0x0
     0x0
     0x0
     0x1
     0x0
     0x0
     0x40
     0x44
     0x0
     0x0>;

  qcom,iommu-lpae-bfb-regs = <0x204c
         0x2514
         0x2540
         0x256c
         0x20ac
         0x215c
         0x220c
         0x22bc
         0x2314
         0x2394
         0x2414
         0x2494
         0x2000
         0x2008>;

  qcom,iommu-lpae-bfb-data = <0x3
         0x0
         0x4
         0x4
         0x0
         0x5
         0x0
         0x1
         0x0
         0x0
         0x40
         0x44
         0x3
         0x0>;


  copss_cb0: qcom,iommu-ctx@f9bcc000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xf9bcc000 0x1000>;
   interrupts = <0 142 0>;
   qcom,iommu-ctx-sids = <0>;
   label = "copss_cb0";
  };

  copss_cb1: qcom,iommu-ctx@f9bcd000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xf9bcd000 0x1000>;
   interrupts = <0 142 0>;
   qcom,iommu-ctx-sids = <1>;
   label = "copss_cb1";
  };

  copss_usb: qcom,iommu-ctx@f9bce000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xf9bce000 0x1000>;
   interrupts = <0 142 0>;
   qcom,iommu-ctx-sids = <2>;
   label = "copss_usb";
  };

  copss_cb3: qcom,iommu-ctx@f9bcf000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xf9bcf000 0x1000>;
   interrupts = <0 142 0>;
   qcom,iommu-ctx-sids = <3>;
   label = "copss_cb3";
  };

  copss_cb4: qcom,iommu-ctx@f9bd0000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xf9bd0000 0x1000>;
   interrupts = <0 142 0>;
   qcom,iommu-ctx-sids = <4>;
   label = "copss_cb4";
  };

  copss_cb5: qcom,iommu-ctx@f9bd1000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xf9bd1000 0x1000>;
   interrupts = <0 142 0>;
   qcom,iommu-ctx-sids = <5>;
   label = "copss_cb5";
  };

  copss_cb6: qcom,iommu-ctx@f9bd2000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xf9bd2000 0x1000>;
   interrupts = <0 142 0>;
   qcom,iommu-ctx-sids = <6>;
   label = "copss_cb6";
  };

  copss_cb_7: qcom,iommu-ctx@f9bd3000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xf9bd3000 0x1000>;
   interrupts = <0 142 0>;
   qcom,iommu-ctx-sids = <7>;
   label = "copss_cb7";
  };
 };

 vpu_iommu: qcom,iommu@fdee4000 {
  compatible = "qcom,msm-smmu-v1";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;
  reg = <0xfdee4000 0x10000>;
  reg-names = "iommu_base";
  interrupts = <0 147 0>,
    <0 229 0>, <0 231 0>,
    <0 230 0>, <0 232 0>;
  interrupt-names = "pmon",
    "global_cfg_NS_irq", "global_client_NS_irq",
    "global_cfg_S_irq", "global_client_S_irq";
  qcom,iommu-secure-id = <7>;
  label = "vpu_iommu";
  qcom,msm-bus,name = "vpu_ebi";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <93 512 0 0>,
    <93 512 0 1000>;
  status = "disabled";
  qcom,iommu-pmu-ngroups = <1>;
  qcom,iommu-pmu-ncounters = <8>;
  qcom,iommu-pmu-event-classes = <0x00
      0x01
      0x08
      0x09
      0x0a
      0x10
      0x11
      0x12
      0x80
      0x81
      0x82
      0x83
      0x90
      0x91
      0x92
      0xb0
      0xb1>;

  qcom,iommu-bfb-regs = <0x204c
     0x2514
     0x2540
     0x256c
     0x2314
     0x2394
     0x2414
     0x2494
     0x20ac
     0x215c
     0x220c
     0x22bc
     0x2008
     0x200c
     0x2010
     0x2014>;

  qcom,iommu-bfb-data = <0xffff
     0x4
     0x10
     0x0
     0x0
     0xf
     0x4b
     0x0
     0x1e00
     0x1e00
     0x5a0f
     0x0
     0x0
     0x0
     0x0
     0x0>;

  qcom,iommu-lpae-bfb-regs = <0x204c
         0x2514
         0x2540
         0x256c
         0x2314
         0x2394
         0x2414
         0x2494
         0x20ac
         0x215c
         0x220c
         0x22bc
         0x2008
         0x200c
         0x2010
         0x2000
         0x2014>;

  qcom,iommu-lpae-bfb-data = <0xffff
         0x0
         0x4
         0x10
         0x0
         0x0
         0xf
         0x4b
         0x1e00
         0x5a2d
         0x1e00
         0x5a0f
         0x0
         0x0
         0x0
         0x3
         0x0>;


  vpu_hlos: qcom,iommu-ctx@fdeec000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfdeec000 0x1000>;
   interrupts = <0 145 0>;
   qcom,iommu-ctx-sids = <0 1 3>;
   label = "vpu_hlos";
  };

  vpu_cp: qcom,iommu-ctx@fdeed000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfdeed000 0x1000>;
   interrupts = <0 145 0>, <0 144 0>;
   qcom,iommu-ctx-sids = <8 9>;
   label = "vpu_cp";
   qcom,secure-context;
  };

  vpu_fw: qcom,iommu-ctx@fdeee000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfdeee000 0x1000>;
   interrupts = <0 145 0>, <0 144 0>;
   qcom,iommu-ctx-sids = <5 7 15>;
   label = "vpu_fw";
   qcom,secure-context;
  };
 };

 lpass_qdsp_iommu: qcom,iommu@fe054000 {
  compatible = "qcom,msm-smmu-v1";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;
  reg = <0xfe054000 0x10000>;
  reg-names = "iommu_base";
  interrupts = <0 202 0>,
    <0 229 0>, <0 231 0>,
    <0 230 0>, <0 232 0>;
  interrupt-names = "pmon",
    "global_cfg_NS_irq", "global_client_NS_irq",
    "global_cfg_S_irq", "global_client_S_irq";
  qcom,iommu-secure-id = <2>;
  label = "lpass_qdsp_iommu";
  status = "disabled";
  qcom,iommu-pmu-ngroups = <1>;
  qcom,iommu-pmu-ncounters = <8>;
  qcom,iommu-pmu-event-classes = <0x00
      0x01
      0x08
      0x09
      0x0a
      0x10
      0x11
      0x12
      0x80
      0x81
      0x82
      0x83
      0x90
      0x91
      0x92
      0xb0
      0xb1>;

  qcom,iommu-bfb-regs = <0x204c
     0x2514
     0x2540
     0x256c
     0x20ac
     0x215c
     0x220c
     0x22bc
     0x2314
     0x2394
     0x2414
     0x2494
     0x2008>;

  qcom,iommu-bfb-data = <0x3
     0x4
     0x4
     0x0
     0x0
     0x0
     0x10
     0x0
     0x0
     0x15e
     0x19e
     0x0
     0x0>;

  qcom,iommu-lpae-bfb-regs = <0x204c
         0x2514
         0x2540
         0x256c
         0x20ac
         0x215c
         0x220c
         0x22bc
         0x2314
         0x2394
         0x2414
         0x2494
         0x2000
         0x2008>;

  qcom,iommu-lpae-bfb-data = <0x3
         0x0
         0x4
         0x4
         0x0
         0x20
         0x0
         0x10
         0x0
         0x0
         0x15e
         0x19e
         0x3
         0x0>;


  lpass_q6_fw: qcom,iommu-ctx@fe05c000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfe05c000 0x1000>;
   interrupts = <0 265 0>, <0 203 0>;
   qcom,iommu-ctx-sids = <0 15>;
   label = "q6_fw";
   qcom,secure-context;
  };

  lpass_audio_shared: qcom,iommu-ctx@fe05d000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfe05d000 0x1000>;
   interrupts = <0 265 0>;
   qcom,iommu-ctx-sids = <1>;
   label = "audio_shared";
  };

  lpass_q6_spare1: qcom,iommu-ctx@fe05e000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfe05e000 0x1000>;
   interrupts = <0 265 0>;
   qcom,iommu-ctx-sids = <2>;
   label = "q6_spare1";
  };

  lpass_q6_spare2: qcom,iommu-ctx@fe05f000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfe05f000 0x1000>;
   interrupts = <0 265 0>;
   qcom,iommu-ctx-sids = <3 4 5 6 7 8 9 10 11 12 13 14>;
   label = "q6_spare2";
  };
 };

 lpass_core_iommu: qcom,iommu@fe064000 {
  compatible = "qcom,msm-smmu-v1";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;
  reg = <0xfe064000 0x10000>;
  reg-names = "iommu_base";
  interrupts = <0 166 0>,
    <0 229 0>, <0 231 0>,
    <0 230 0>, <0 232 0>;
  interrupt-names = "pmon",
    "global_cfg_NS_irq", "global_client_NS_irq",
    "global_cfg_S_irq", "global_client_S_irq";
  qcom,iommu-secure-id = <6>;
  label = "lpass_core_iommu";
  status = "disabled";
  qcom,iommu-pmu-ngroups = <1>;
  qcom,iommu-pmu-ncounters = <8>;
  qcom,iommu-pmu-event-classes = <0x00
      0x01
      0x08
      0x09
      0x0a
      0x10
      0x11
      0x12
      0x80
      0x81
      0x82
      0x83
      0x90
      0x91
      0x92
      0xb0
      0xb1>;

  qcom,iommu-bfb-regs = <0x204c
     0x2514
     0x2540
     0x256c
     0x20ac
     0x215c
     0x220c
     0x22bc
     0x2314
     0x2394
     0x2414
     0x2494
     0x2008>;

  qcom,iommu-bfb-data = <0x3
     0x4
     0x4
     0x0
     0x0
     0x0
     0x4
     0x0
     0x0
     0x40
     0x50
     0x0
     0x0>;

  qcom,iommu-lpae-bfb-regs = <0x204c
         0x2514
         0x2540
         0x256c
         0x20ac
         0x215c
         0x220c
         0x22bc
         0x2314
         0x2394
         0x2414
         0x2494
         0x2000
         0x2008>;

  qcom,iommu-lpae-bfb-data = <0x3
         0x0
         0x4
         0x4
         0x0
         0xc
         0x0
         0x4
         0x0
         0x0
         0x40
         0x50
         0x3
         0x0>;


  lpass_core_image: qcom,iommu-ctx@fe06c000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfe06c000 0x1000>;
   interrupts = <0 267 0>, <0 180 0>;
   qcom,iommu-ctx-sids = <11>;
   label = "lpass_core_image";
   qcom,secure-context;
  };

  lpass_core_audio: qcom,iommu-ctx@fe06d000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfe06d000 0x1000>;
   interrupts = <0 267 0>;
   qcom,iommu-ctx-sids = <12>;
   label = "lpass_core_audio";
  };

  lpass_core_slimbus: qcom,iommu-ctx@fe06e000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfe06e000 0x1000>;
   interrupts = <0 267 0>;
   qcom,iommu-ctx-sids = <13>;
   label = "lpass_core_slimbus";
  };
 };

 vcap_iommu: qcom,iommu@fdfb6000 {
  compatible = "qcom,msm-smmu-v1";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;
  reg = <0xfdfb6000 0x10000>;
  reg-names = "iommu_base";
  interrupts = <0 315 0>,
    <0 229 0>, <0 231 0>,
    <0 230 0>, <0 232 0>;
  interrupt-names = "pmon",
    "global_cfg_NS_irq", "global_client_NS_irq",
    "global_cfg_S_irq", "global_client_S_irq";
  qcom,needs-alt-core-clk;
  label = "vcap_iommu";
  status = "disabled";
  qcom,msm-bus,name = "vcap_ebi";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <48 512 0 0>,
   <48 512 0 1000>;

  qcom,iommu-pmu-ngroups = <1>;
  qcom,iommu-pmu-ncounters = <8>;
  qcom,iommu-pmu-event-classes = <0x00
      0x01
      0x08
      0x09
      0x0A
      0x10
      0x11
      0x12
      0x80
      0x81
      0x82
      0x83
      0x90
      0x91
      0x92
      0xb0
      0xb1>;

  qcom,iommu-bfb-regs = <0x204c
     0x2514
     0x2540
     0x256c
     0x2314
     0x2394
     0x2414
     0x2494
     0x20ac
     0x215c
     0x220c
     0x22bc
     0x2008
     0x200c
     0x2060>;

  qcom,iommu-bfb-data = <0x0ff
     0x00000004
     0x00000008
     0x0
     0x0
     0x00000008
     0x00000028
     0x0
     0x001000
     0x001000
     0x003008
     0x0
     0x0
     0x0
     0x1555>;

  qcom,iommu-ctx@fdfbe000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfdfbe000 0x1000>;
   interrupts = <0 313 0>;
   qcom,iommu-ctx-sids = <0>;
   label = "vcap_cb0";
  };

  qcom,iommu-ctx@fdfbf000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfdfbf000 0x1000>;
   interrupts = <0 313 0>;
   qcom,iommu-ctx-sids = <1>;
   label = "vcap_cb1";
  };

  qcom,iommu-ctx@fdfc0000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfdfc0000 0x1000>;
   interrupts = <0 313 0>;
   qcom,iommu-ctx-sids = <>;
   label = "vcap_cb2";
  };
 };

 bcast_iommu: qcom,iommu@fc734000{
  compatible = "qcom,msm-smmu-v1";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;
  reg = <0xfc734000 0x10000>;
  reg-names = "iommu_base";
  interrupts = <0 279 0>,
    <0 229 0>, <0 231 0>,
    <0 230 0>, <0 232 0>;
  interrupt-names = "pmon",
    "global_cfg_NS_irq", "global_client_NS_irq",
    "global_cfg_S_irq", "global_client_S_irq";
  label = "bcast_iommu";
  qcom,iommu-secure-id = <13>;
  status = "disabled";

  qcom,iommu-pmu-ngroups = <1>;
  qcom,iommu-pmu-ncounters = <8>;
  qcom,iommu-pmu-event-classes = <0x00
      0x01
      0x08
      0x09
      0x0A
      0x10
      0x11
      0x12
      0x80
      0x81
      0x82
      0x83
      0x90
      0x91
      0x92
      0xb0
      0xb1>;

  qcom,iommu-bfb-regs = <0x204c
     0x2050
     0x2514
     0x2540
     0x256c
     0x2314
     0x2394
     0x2414
     0x2494
     0x20ac
     0x215c
     0x220c
     0x22bc
     0x2008
     0x200c
     0x2010
     0x2014
     0x2018
     0x201c
     0x2020
     0x2060>;

  qcom,iommu-bfb-data = <0xffffffff
     0x1
     0x0000004
     0x0000004
     0x0
     0x0
     0x000055
     0x0000d9
     0x0
     0x000aa00
     0x0004200
     0x000e821
     0x0
     0x0
     0x0
     0x0
     0x0
     0x0
     0x0
     0x0
     0x1555>;

  bcast_cb0_hlos: qcom,iommu-ctx@fc73c000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfc73c000 0x1000>;
   interrupts = <0 276 0>;
   qcom,iommu-ctx-sids = <0 1 2 3 4 5 6 7
      8 9 10 11 12 13 14 15
      16 17 18 19 20 21 22 23
      24 25 26 27 28 29 30 31>;
   label = "bcast_cb0_hlos";
  };

  bcast_cb1_cpz: qcom,iommu-ctx@fc73d000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfc73d000 0x1000>;
   interrupts = <0 276 0>;
   qcom,iommu-ctx-sids = <32 33 34 35 36 37 38 39
      40 41 42 43 44 45 46 47
      48 49 50 51 52 53 54 55
      56 57 58 59 60 61 62>;
   label = "bcast_cb1_cpz";
   qcom,secure-context;
  };

  bcast_cb2_demod: qcom,iommu-ctx@fc73e000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfc73e000 0x1000>;
   interrupts = <0 276 0>;
   qcom,iommu-ctx-sids = <63>;
   label = "bcast_cb2_demod";
   qcom,secure-context;
  };

  bcast_cb3_apz: qcom,iommu-ctx@fc73f000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfc73f000 0x1000>;
   interrupts = <0 276 0>;
   qcom,iommu-ctx-sids = <>;
   label = "bcast_cb3_apz";
   qcom,secure-context;
  };
 };

 fd_iommu: qcom,iommu@0xfd864000 {
  compatible = "qcom,msm-smmu-v1";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;
  reg = <0xfd864000 0x10000>;
  reg-names = "iommu_base";
  interrupts = <0 314 0>,
    <0 229 0>, <0 231 0>,
    <0 230 0>, <0 232 0>;
  interrupt-names = "pmon",
    "global_cfg_NS_irq", "global_client_NS_irq",
    "global_cfg_S_irq", "global_client_S_irq";
  label = "fd_iommu";
  status = "disabled";

  qcom,iommu-pmu-ngroups = <1>;
  qcom,iommu-pmu-ncounters = <8>;
  qcom,iommu-pmu-event-classes = <0x00
      0x01
      0x08
      0x09
      0x0A
      0x10
      0x11
      0x12
      0x80
      0x81
      0x82
      0x83
      0x90
      0x91
      0x92
      0xb0
      0xb1>;

  qcom,iommu-bfb-regs = <0x2000
     0x204c
     0x2060
     0x2514
     0x2540
     0x256c
     0x20ac
     0x215c
     0x220c
     0x22bc
     0x2314
     0x2394
     0x2414
     0x2494
     0x2008>;

  qcom,iommu-bfb-data = <0x00000003
     0x00000007
     0x1555
     0x0
     0x00000004
     0x00000008
     0x0601
     0x1a0d
     0x0400
     0x1a02
     0x0
     0x00000000
     0x00000002
     0x0000000a
     0x0>;

  qcom,iommu-ctx@fd86c000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfd86c000 0x1000>;
   interrupts = <0 318 0>;
   qcom,iommu-ctx-sids = <0>;
   label = "camera_fd";
  };

  qcom,iommu-ctx@fd86d000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfd86d000 0x1000>;
   interrupts = <0 318 0>;
   qcom,iommu-ctx-sids = <>;
   label = "fd_1";
  };

  qcom,iommu-ctx@fd86e000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfd86e000 0x1000>;
   interrupts = <0 318 0>;
   qcom,iommu-ctx-sids = <>;
   label = "fd_2";
  };
 };

 cpp_iommu: qcom,iommu@0xfda84000 {
  compatible = "qcom,msm-smmu-v1";
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;
  reg = <0xfda84000 0x10000>;
  reg-names = "iommu_base";
  interrupts = <0 264 0>,
    <0 229 0>, <0 231 0>,
    <0 230 0>, <0 232 0>;
  interrupt-names = "pmon",
    "global_cfg_NS_irq", "global_client_NS_irq",
    "global_cfg_S_irq", "global_client_S_irq";
  label = "cpp_iommu";
  status = "disabled";

  qcom,iommu-pmu-ngroups = <1>;
  qcom,iommu-pmu-ncounters = <8>;
  qcom,iommu-pmu-event-classes = <0x00
      0x01
      0x08
      0x09
      0x0A
      0x10
      0x11
      0x12
      0x80
      0x81
      0x82
      0x83
      0x90
      0x91
      0x92
      0xb0
      0xb1>;

  qcom,iommu-bfb-regs = <0x2000
     0x204c
     0x2060
     0x2514
     0x2540
     0x256c
     0x20ac
     0x215c
     0x220c
     0x22bc
     0x2314
     0x2394
     0x2414
     0x2494
     0x2008
     0x200c>;

  qcom,iommu-bfb-data = <0x00000003
     0x3ff
     0x1555
     0x0
     0x00000004
     0x10
     0x1400
     0x164b2
     0x1400
     0x1640a
     0x0
     0x00000000
     0x0000000a
     0x32
     0x0
     0x0>;

  qcom,iommu-ctx@fda8c000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfda8c000 0x1000>;
   interrupts = <0 266 0>;
   qcom,iommu-ctx-sids = <2>;
   label = "cpp_0";
  };

  qcom,iommu-ctx@fda8d000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfda8d000 0x1000>;
   interrupts = <0 266 0>;
   qcom,iommu-ctx-sids = <>;
   label = "cpp_1";
  };

  qcom,iommu-ctx@fda8e000 {
   compatible = "qcom,msm-smmu-v1-ctx";
   reg = <0xfda8e000 0x1000>;
   interrupts = <0 266 0>;
   qcom,iommu-ctx-sids = <>;
   label = "cpp_2";
  };
 };

};
# 14 "arch/arm/boot/dts/qcom/msm8226-iommu.dtsi" 2

&jpeg_iommu {
 status = "ok";
 vdd-supply = <&gdsc_jpeg>;
 qcom,iommu-enable-halt;

 qcom,iommu-bfb-regs = <0x204c
    0x2050
    0x2514
    0x2540
    0x256c
    0x2314
    0x2394
    0x2414
    0x20ac
    0x215c
    0x220c
    0x2008
    0x200c
    0x2010
    0x2014>;

 qcom,iommu-bfb-data = <0x0000ffff
    0x00000000
    0x4
    0x4
    0x0
    0x0
    0x10
    0x50
    0x0
    0x10
    0x20
    0x0
    0x0
    0x0
    0x0>;
};

&mdp_iommu {
 status = "ok";
 vdd-supply = <&gdsc_mdss>;
 qcom,iommu-enable-halt;

 qcom,iommu-bfb-regs = <0x204c
    0x2050
    0x2514
    0x2540
    0x256c
    0x20ac
    0x215c
    0x220c
    0x2314
    0x2394
    0x2414
    0x2008
    0x200c
    0x2010
    0x2014
    0x2018
    0x201c
    0x2020>;

 qcom,iommu-bfb-data = <0xffffffff
    0x00000000
    0x00000004
    0x00000010
    0x00000000
    0x00000000
    0x00000013
    0x00000017
    0x0
    0x13
    0x23
    0x0
    0x0
    0x0
    0x0
    0x0
    0x0
    0x0>;
};

&venus_iommu {
 status = "ok";
 vdd-supply = <&gdsc_venus>;
 qcom,iommu-enable-halt;

 qcom,iommu-bfb-regs = <0x204c
    0x2050
    0x2514
    0x2540
    0x256c
    0x20ac
    0x215c
    0x220c
    0x2314
    0x2394
    0x2414
    0x2008
    0x200c
    0x2010
    0x2014
    0x2018
    0x201c
    0x2020
    0x2024
    0x2028
    0x202c
    0x2030
    0x2034
    0x2038>;

 qcom,iommu-bfb-data = <0xffffffff
    0xffffffff
    0x00000004
    0x00000008
    0x00000000
    0x00000000
    0x00000094
    0x000000b4
    0x0
    0x94
    0x114
    0x0
    0x0
    0x0
    0x0
    0x0
    0x0
    0x0
    0x0
    0x0
    0x0
    0x0
    0x0
    0x0>;
};

&venus_ns {
    qcom,iommu-ctx-sids = <0 1 2 3 4 5 7>;
};

&venus_cp {
    qcom,iommu-ctx-sids = <0x80 0x81 0x82 0x83 0x84>;
};

&kgsl_iommu {
 status = "ok";
 vdd-supply = <&gdsc_oxili_cx>;
 qcom,alt-vdd-supply = <&gdsc_oxili_gx>;
 qcom,iommu-enable-halt;
 qcom,needs-alt-core-clk;

 qcom,iommu-bfb-regs = <0x204c
    0x2050
    0x2514
    0x2540
    0x256c
    0x20ac
    0x215c
    0x220c
    0x2314
    0x2394
    0x2414
    0x2008>;

 qcom,iommu-bfb-data = <0x00000003
    0x0
    0x00000004
    0x00000010
    0x00000000
    0x00000000
    0x00000001
    0x00000011
    0x0
    0x1
    0x41
    0x0>;
};

&vfe_iommu {
 status = "ok";
 vdd-supply = <&gdsc_vfe>;
 qcom,iommu-enable-halt;

 qcom,iommu-bfb-regs = <0x204c
    0x2050
    0x2514
    0x2540
    0x256c
    0x2314
    0x2394
    0x2414
    0x20ac
    0x215c
    0x220c
    0x2008
    0x200c
    0x2010
    0x2014
    0x2018
    0x201c
    0x2020>;

 qcom,iommu-bfb-data = <0xffffffff
    0x00000000
    0x4
    0x8
    0x0
    0x0
    0x1b
    0x5b
    0x0
    0x1b
    0x2b
    0x0
    0x0
    0x0
    0x0
    0x0
    0x0
    0x0>;
};
# 73 "arch/arm/boot/dts/qcom/WI500Q_EVB2_msm8226.dtsi" 2
# 1 "arch/arm/boot/dts/qcom/msm8226-smp2p.dtsi" 1
# 12 "arch/arm/boot/dts/qcom/msm8226-smp2p.dtsi"
&soc {
 qcom,smp2p-modem {
  compatible = "qcom,smp2p";
  reg = <0xf9011008 0x4>;
  qcom,remote-pid = <1>;
  qcom,irq-bitmask = <0x4000>;
  interrupts = <0 27 1>;
 };

 qcom,smp2p-adsp {
  compatible = "qcom,smp2p";
  reg = <0xf9011008 0x4>;
  qcom,remote-pid = <2>;
  qcom,irq-bitmask = <0x400>;
  interrupts = <0 158 1>;
 };

 qcom,smp2p-wcnss {
  compatible = "qcom,smp2p";
  reg = <0xf9011008 0x4>;
  qcom,remote-pid = <4>;
  qcom,irq-bitmask = <0x40000>;
  interrupts = <0 143 1>;
 };

 smp2pgpio_smp2p_7_in: qcom,smp2pgpio-smp2p-7-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <7>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_7_in {
  compatible = "qcom,smp2pgpio_test_smp2p_7_in";
  gpios = <&smp2pgpio_smp2p_7_in 0 0>;
 };

 smp2pgpio_smp2p_7_out: qcom,smp2pgpio-smp2p-7-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <7>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_7_out {
  compatible = "qcom,smp2pgpio_test_smp2p_7_out";
  gpios = <&smp2pgpio_smp2p_7_out 0 0>;
 };

 smp2pgpio_smp2p_1_in: qcom,smp2pgpio-smp2p-1-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <1>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_1_in {
  compatible = "qcom,smp2pgpio_test_smp2p_1_in";
  gpios = <&smp2pgpio_smp2p_1_in 0 0>;
 };

 smp2pgpio_smp2p_1_out: qcom,smp2pgpio-smp2p-1-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <1>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_1_out {
  compatible = "qcom,smp2pgpio_test_smp2p_1_out";
  gpios = <&smp2pgpio_smp2p_1_out 0 0>;
 };

 smp2pgpio_ssr_smp2p_1_in: qcom,smp2pgpio-ssr-smp2p-1-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "slave-kernel";
  qcom,remote-pid = <1>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 smp2pgpio_ssr_smp2p_1_out: qcom,smp2pgpio-ssr-smp2p-1-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "master-kernel";
  qcom,remote-pid = <1>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 smp2pgpio_smp2p_2_in: qcom,smp2pgpio-smp2p-2-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <2>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_2_in {
  compatible = "qcom,smp2pgpio_test_smp2p_2_in";
  gpios = <&smp2pgpio_smp2p_2_in 0 0>;
 };

 smp2pgpio_smp2p_2_out: qcom,smp2pgpio-smp2p-2-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <2>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_2_out {
  compatible = "qcom,smp2pgpio_test_smp2p_2_out";
  gpios = <&smp2pgpio_smp2p_2_out 0 0>;
 };


 smp2pgpio_ssr_smp2p_2_in: qcom,smp2pgpio-ssr-smp2p-2-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "slave-kernel";
  qcom,remote-pid = <2>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };


 smp2pgpio_ssr_smp2p_2_out: qcom,smp2pgpio-ssr-smp2p-2-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "master-kernel";
  qcom,remote-pid = <2>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 smp2pgpio_smp2p_4_in: qcom,smp2pgpio-smp2p-4-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <4>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_4_in {
  compatible = "qcom,smp2pgpio_test_smp2p_4_in";
  gpios = <&smp2pgpio_smp2p_4_in 0 0>;
 };

 smp2pgpio_smp2p_4_out: qcom,smp2pgpio-smp2p-4-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "smp2p";
  qcom,remote-pid = <4>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 smp2pgpio_ssr_smp2p_4_in: qcom,smp2pgpio-ssr-smp2p-4-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "slave-kernel";
  qcom,remote-pid = <4>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 smp2pgpio_ssr_smp2p_4_out: qcom,smp2pgpio-ssr-smp2p-4-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "master-kernel";
  qcom,remote-pid = <4>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_test_smp2p_4_out {
  compatible = "qcom,smp2pgpio_test_smp2p_4_out";
  gpios = <&smp2pgpio_smp2p_4_out 0 0>;
 };
};
# 74 "arch/arm/boot/dts/qcom/WI500Q_EVB2_msm8226.dtsi" 2
# 1 "arch/arm/boot/dts/qcom/msm8226-gpu.dtsi" 1
# 12 "arch/arm/boot/dts/qcom/msm8226-gpu.dtsi"
&soc {
 msm_gpu: qcom,kgsl-3d0@fdb00000 {
  label = "kgsl-3d0";
  compatible = "qcom,kgsl-3d0", "qcom,kgsl-3d";
  reg = <0xfdb00000 0x10000
         0xfdb20000 0x10000>;
  reg-names = "kgsl_3d0_reg_memory" , "kgsl_3d0_shader_memory";
  interrupts = <0 33 0>;
  interrupt-names = "kgsl_3d0_irq";
  qcom,id = <0>;

  qcom,chipid = <0x03000510>;

  qcom,initial-pwrlevel = <1>;

  qcom,idle-timeout = <8>;
  qcom,strtstp-sleepwake;
  qcom,clk-map = <0x00000016>;


  qcom,msm-bus,name = "grp3d";
  qcom,msm-bus,num-cases = <4>;
  qcom,msm-bus,num-paths = <2>;
  qcom,msm-bus,vectors-KBps =
   <26 512 0 0>, <89 604 0 0>,
   <26 512 800000 1600000>, <89 604 0 3200000>,
   <26 512 1600000 3200000>, <89 604 0 5120000>,
   <26 512 2128000 4256000>, <89 604 0 6400000>;



  vddcx-supply = "\0";
  vdd-supply = <&gdsc_oxili_cx>;



  iommu = <&kgsl_iommu>;


  qcom,pm-qos-latency = <701>;


  qcom,gpu-pwrlevels {
   #address-cells = <1>;
   #size-cells = <0>;

   compatible = "qcom,gpu-pwrlevels";

   qcom,gpu-pwrlevel@0 {
    reg = <0>;
    qcom,gpu-freq = <450000000>;
    qcom,bus-freq = <3>;
   };

   qcom,gpu-pwrlevel@1 {
    reg = <1>;
    qcom,gpu-freq = <320000000>;
    qcom,bus-freq = <2>;
   };

   qcom,gpu-pwrlevel@2 {
    reg = <2>;
    qcom,gpu-freq = <200000000>;
    qcom,bus-freq = <1>;
   };

   qcom,gpu-pwrlevel@3 {
    reg = <3>;
    qcom,gpu-freq = <19000000>;
    qcom,bus-freq = <0>;
   };
  };

  qcom,dcvs-core-info {
   #address-cells = <1>;
   #size-cells = <0>;

   compatible = "qcom,dcvs-core-info";

   qcom,num-cores = <1>;
   qcom,sensors = <0>;

   qcom,core-core-type = <1>;

   qcom,algo-disable-pc-threshold = <0>;
   qcom,algo-em-win-size-min-us = <100000>;
   qcom,algo-em-win-size-max-us = <300000>;
   qcom,algo-em-max-util-pct = <97>;
   qcom,algo-group-id = <95>;
   qcom,algo-max-freq-chg-time-us = <100000>;
   qcom,algo-slack-mode-dynamic = <100000>;
   qcom,algo-slack-weight-thresh-pct = <0>;
   qcom,algo-slack-time-min-us = <39000>;
   qcom,algo-slack-time-max-us = <39000>;
   qcom,algo-ss-win-size-min-us = <1000000>;
   qcom,algo-ss-win-size-max-us = <1000000>;
   qcom,algo-ss-util-pct = <95>;
   qcom,algo-ss-no-corr-below-freq = <0>;

   qcom,energy-active-coeff-a = <2492>;
   qcom,energy-active-coeff-b = <0>;
   qcom,energy-active-coeff-c = <0>;
   qcom,energy-leakage-coeff-a = <11>;
   qcom,energy-leakage-coeff-b = <157150>;
   qcom,energy-leakage-coeff-c = <0>;
   qcom,energy-leakage-coeff-d = <0>;

   qcom,power-current-temp = <25>;
   qcom,power-num-freq = <4>;

   qcom,dcvs-freq@0 {
    reg = <0>;
    qcom,freq = <0>;
    qcom,voltage = <0>;
    qcom,is_trans_level = <0>;
    qcom,active-energy-offset = <100>;
    qcom,leakage-energy-offset = <0>;
   };

   qcom,dcvs-freq@1 {
    reg = <1>;
    qcom,freq = <0>;
    qcom,voltage = <0>;
    qcom,is_trans_level = <0>;
    qcom,active-energy-offset = <100>;
    qcom,leakage-energy-offset = <0>;
   };

   qcom,dcvs-freq@2 {
    reg = <2>;
    qcom,freq = <0>;
    qcom,voltage = <0>;
    qcom,is_trans_level = <0>;
    qcom,active-energy-offset = <100>;
    qcom,leakage-energy-offset = <0>;
   };

   qcom,dcvs-freq@3 {
    reg = <3>;
    qcom,freq = <0>;
    qcom,voltage = <0>;
    qcom,is_trans_level = <0>;
    qcom,active-energy-offset = <844545>;
    qcom,leakage-energy-offset = <0>;
   };
  };

 };
};
# 75 "arch/arm/boot/dts/qcom/WI500Q_EVB2_msm8226.dtsi" 2
# 1 "arch/arm/boot/dts/qcom/msm8226-bus.dtsi" 1
# 13 "arch/arm/boot/dts/qcom/msm8226-bus.dtsi"
&soc {
 msm-mmss-noc@fc478000 {
  compatible = "msm-bus-fabric";
  reg = <0xfc478000 0x00004000>;
  cell-id = <2048>;
  label = "msm_mmss_noc";
  qcom,fabclk-dual = "bus_clk";
  qcom,fabclk-active = "bus_a_clk";
  qcom,ntieredslaves = <0>;
  qcom,qos-freq = <4800>;
  qcom,hw-sel = "NoC";
  qcom,rpm-en;
  qcom,nfab = <6>;

  coresight-id = <52>;
  coresight-name = "coresight-mnoc";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_in0>;
  coresight-child-ports = <5>;

  mas-gfx3d {
   cell-id = <26>;
   label = "mas-gfx3d";
   qcom,masterp = <2>;
   qcom,tier = <2>;
   qcom,hw-sel = "NoC";
   qcom,perm-mode = "Bypass";
   qcom,mode = "Bypass";
   qcom,ws = <10000>;
   qcom,qport = <2>;
   qcom,mas-hw-id = <6>;
  };

  mas-jpeg {
   cell-id = <62>;
   label = "mas-jpeg";
   qcom,masterp = <4>;
   qcom,tier = <2>;
   qcom,hw-sel = "NoC";
   qcom,perm-mode = "Bypass";
   qcom,mode = "Bypass";
   qcom,qport = <0>;
   qcom,ws = <10000>;
   qcom,mas-hw-id = <7>;
  };

  mas-mdp-port0 {
   cell-id = <22>;
   label = "mas-mdp-port0";
   qcom,masterp = <5>;
   qcom,tier = <2>;
   qcom,hw-sel = "NoC";
   qcom,perm-mode = "Bypass";
   qcom,mode = "Bypass";
   qcom,qport = <1>;
   qcom,ws = <10000>;
   qcom,mas-hw-id = <8>;
  };

  mas-video-p0 {
   cell-id = <63>;
   label = "mas-video-p0";
   qcom,masterp = <6>;
   qcom,tier = <2>;
   qcom,hw-sel = "NoC";
   qcom,perm-mode = "Bypass";
   qcom,mode = "Bypass";
   qcom,ws = <10000>;
   qcom,qport = <4>;
   qcom,mas-hw-id = <9>;
  };

  mas-vfe {
   cell-id = <29>;
   label = "mas-vfe";
   qcom,masterp = <7>;
   qcom,tier = <2>;
   qcom,hw-sel = "NoC";
   qcom,perm-mode = "Bypass";
   qcom,mode = "Bypass";
   qcom,ws = <10000>;
   qcom,qport = <6>;
   qcom,mas-hw-id = <11>;
  };

  fab-cnoc {
   cell-id = <5120>;
   label = "fab-cnoc";
   qcom,gateway;
   qcom,masterp = <0 1>;
   qcom,buswidth = <16>;
   qcom,hw-sel = "RPM";
   qcom,mas-hw-id = <4>;
  };

  fab-bimc {
   cell-id = <0>;
   label = "fab-bimc";
   qcom,gateway;
   qcom,slavep = <16>;
   qcom,buswidth = <16>;
   qcom,hw-sel = "NoC";
   qcom,slv-hw-id = <16>;
  };

  slv-camera-cfg {
   cell-id = <589>;
   label = "slv-camera-cfg";
   qcom,slavep = <0>;
   qcom,tier = <2>;
   qcom,buswidth = <16>;
   qcom,hw-sel = "NoC";
   qcom,slv-hw-id = <3>;
  };

  slv-display-cfg {
   cell-id = <590>;
   label = "slv-display-cfg";
   qcom,slavep = <1>;
   qcom,tier = <2>;
   qcom,buswidth = <16>;
   qcom,hw-sel = "NoC";
   qcom,slv-hw-id = <4>;
  };

  slv-ocmem-cfg {
   cell-id = <591>;
   label = "slv-ocmem-cfg";
   qcom,slavep = <2>;
   qcom,tier = <2>;
   qcom,buswidth = <16>;
   qcom,hw-sel = "NoC";
   qcom,slv-hw-id = <5>;
  };

  slv-cpr-cfg {
   cell-id = <592>;
   label = "slv-cpr-cfg";
   qcom,slavep = <3>;
   qcom,tier = <2>;
   qcom,buswidth = <16>;
   qcom,hw-sel = "NoC";
   qcom,slv-hw-id = <6>;
  };

  slv-cpr-xpu-cfg {
   cell-id = <593>;
   label = "slv-cpr-xpu-cfg";
   qcom,slavep = <4>;
   qcom,tier = <2>;
   qcom,buswidth = <16>;
   qcom,hw-sel = "NoC";
   qcom,slv-hw-id = <7>;
  };

  slv-misc-cfg {
   cell-id = <594>;
   label = "slv-misc-cfg";
   qcom,slavep = <6>;
   qcom,tier = <2>;
   qcom,buswidth = <16>;
   qcom,hw-sel = "NoC";
   qcom,slv-hw-id = <8>;
  };

  slv-misc-xpu-cfg {
   cell-id = <595>;
   label = "slv-misc-xpu-cfg";
   qcom,slavep = <7>;
   qcom,tier = <2>;
   qcom,buswidth = <16>;
   qcom,hw-sel = "NoC";
   qcom,slv-hw-id = <9>;
  };

  slv-venus-cfg {
   cell-id = <596>;
   label = "slv-venus-cfg";
   qcom,slavep = <8>;
   qcom,tier = <2>;
   qcom,buswidth = <16>;
   qcom,hw-sel = "NoC";
   qcom,slv-hw-id = <10>;
  };

  slv-gfx3d-cfg {
   cell-id = <598>;
   label = "slv-gfx3d-cfg";
   qcom,slavep = <9>;
   qcom,tier = <2>;
   qcom,buswidth = <16>;
   qcom,hw-sel = "NoC";
   qcom,slv-hw-id = <11>;
  };

  slv-mmss-clk-cfg {
   cell-id = <599>;
   label = "slv-mmss-clk-cfg";
   qcom,slavep = <11>;
   qcom,tier = <2>;
   qcom,buswidth = <16>;
   qcom,hw-sel = "NoC";
   qcom,slv-hw-id = <12>;
  };

  slv-mmss-clk-xpu-cfg {
   cell-id = <600>;
   label = "slv-mmss-clk-xpu-cfg";
   qcom,slavep = <12>;
   qcom,tier = <2>;
   qcom,buswidth = <16>;
   qcom,hw-sel = "NoC";
   qcom,slv-hw-id = <13>;
  };

  slv-mnoc-mpu-cfg {
   cell-id = <601>;
   label = "slv-mnoc-mpu-cfg";
   qcom,slavep = <13>;
   qcom,tier = <2>;
   qcom,buswidth = <16>;
   qcom,hw-sel = "NoC";
   qcom,slv-hw-id = <14>;
  };

  slv-onoc-mpu-cfg {
   cell-id = <602>;
   label = "slv-onoc-mpu-cfg";
   qcom,slavep = <14>;
   qcom,tier = <2>;
   qcom,buswidth = <16>;
   qcom,hw-sel = "NoC";
   qcom,slv-hw-id = <15>;
  };

  slv-service-mnoc {
   cell-id = <603>;
   label = "slv-service-mnoc";
   qcom,slavep = <18>;
   qcom,tier = <2>;
   qcom,buswidth = <16>;
   qcom,hw-sel = "NoC";
   qcom,slv-hw-id = <17>;
  };

 };

 msm-sys-noc@fc460000 {
  compatible = "msm-bus-fabric";
  reg = <0xfc460000 0x00004000>;
  cell-id = <1024>;
  label = "msm_sys_noc";
  qcom,fabclk-dual = "bus_clk";
  qcom,fabclk-active = "bus_a_clk";
  qcom,ntieredslaves = <0>;
  qcom,qos-freq = <4800>;
  qcom,hw-sel = "NoC";
  qcom,rpm-en;
  qcom,nfab = <6>;

  coresight-id = <50>;
  coresight-name = "coresight-snoc";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_in0>;
  coresight-child-ports = <3>;

  mas-lpass-ahb {
   cell-id = <52>;
   label = "mas-lpass-ahb";
   qcom,masterp = <0>;
   qcom,tier = <2>;
   qcom,qport = <0>;
   qcom,mas-hw-id = <18>;
   qcom,mode = "Fixed";
   qcom,prio-rd = <2>;
   qcom,prio-wr = <2>;
  };

  mas-qdss-bam {
   cell-id = <53>;
   label = "mas-qdss-bam";
   qcom,masterp = <1>;
   qcom,tier = <2>;
   qcom,mode = "Fixed";
   qcom,qport = <1>;
   qcom,mas-hw-id = <19>;
   qcom,hw-sel = "NoC";
   qcom,prio-lvl = <1>;
  };

  mas-snoc-cfg {
   cell-id = <54>;
   label = "mas-snoc-cfg";
   qcom,masterp = <2>;
   qcom,tier = <2>;
   qcom,mas-hw-id = <20>;
  };

  fab-bimc {
   cell-id = <0>;
   label= "fab-bimc";
   qcom,gateway;
   qcom,slavep = <7>;
   qcom,masterp = <3>;
   qcom,buswidth = <8>;
   qcom,mas-hw-id = <21>;
   qcom,slv-hw-id = <24>;
  };

  fab-cnoc {
   cell-id = <5120>;
   label = "fab-cnoc";
   qcom,gateway;
   qcom,slavep = <8>;
   qcom,masterp = <4>;
   qcom,buswidth = <8>;
   qcom,mas-hw-id = <22>;
   qcom,slv-hw-id = <25>;
  };

  fab-pnoc {
   cell-id = <4096>;
   label = "fab-pnoc";
   qcom,gateway;
   qcom,slavep = <10>;
   qcom,masterp = <10>;
   qcom,buswidth = <8>;
   qcom,qport = <8>;
   qcom,mas-hw-id = <29>;
   qcom,slv-hw-id = <28>;
   qcom,mode = "Fixed";
   qcom,prio-rd = <2>;
   qcom,prio-wr = <2>;
  };

  fab-ovnoc {
   cell-id = <6144>;
   label = "fab-ovnoc";
   qcom,gateway;
   qcom,buswidth = <8>;
   qcom,mas-hw-id = <53>;
   qcom,slv-hw-id = <77>;
  };

  mas-crypto-core0 {
   cell-id = <55>;
   label = "mas-crypto-core0";
   qcom,masterp = <5>;
   qcom,tier = <2>;
   qcom,mode = "Fixed";
   qcom,qport = <2>;
   qcom,mas-hw-id = <23>;
   qcom,hw-sel = "NoC";
   qcom,prio-rd = <1>;
   qcom,prio-wr = <1>;
   qcom,prio-lvl = <1>;
  };

  mas-lpass-proc {
   cell-id = <11>;
   label = "mas-lpass-proc";
   qcom,masterp = <6>;
   qcom,tier = <2>;
   qcom,qport = <4>;
   qcom,mas-hw-id = <25>;
   qcom,mode = "Fixed";
   qcom,prio-rd = <2>;
   qcom,prio-wr = <2>;
  };

  mas-mss {
   cell-id = <38>;
   label = "mas-mss";
   qcom,masterp = <7>;
   qcom,tier = <2>;
   qcom,mas-hw-id = <26>;
  };

  mas-mss-nav {
   cell-id = <57>;
   label = "mas-mss-nav";
   qcom,masterp = <8>;
   qcom,tier = <2>;
   qcom,mas-hw-id = <27>;
  };

  mas-ocmem-dma {
   cell-id = <58>;
   label = "mas-ocmem-dma";
   qcom,masterp = <9>;
   qcom,tier = <2>;
   qcom,mode = "Fixed";
   qcom,qport = <7>;
   qcom,mas-hw-id = <28>;
  };

  mas-wcss {
   cell-id = <59>;
   label = "mas-wcss";
   qcom,masterp = <11>;
   qcom,tier = <2>;
   qcom,mas-hw-id = <30>;
  };

  mas-qdss-etr {
   cell-id = <60>;
   label = "mas-qdss-etr";
   qcom,masterp = <12>;
   qcom,tier = <2>;
   qcom,qport = <10>;
   qcom,mode = "Fixed";
   qcom,mas-hw-id = <31>;
   qcom,hw-sel = "NoC";
   qcom,prio-lvl = <1>;
  };

  slv-ampss {
   cell-id = <520>;
   label = "slv-ampss";
   qcom,slavep = <1>;
   qcom,tier = <2>;
   qcom,buswidth = <8>;
   qcom,slv-hw-id = <20>;
  };

  slv-lpass {
   cell-id = <522>;
   label = "slv-lpass";
   qcom,slavep = <2>;
   qcom,tier = <2>;
   qcom,buswidth = <8>;
   qcom,slv-hw-id = <21>;
  };

  slv-wcss {
   cell-id = <584>;
   label = "slv-wcss";
   qcom,slavep = <6>;
   qcom,tier = <2>;
   qcom,buswidth = <8>;
   qcom,slv-hw-id = <23>;
  };

  slv-ocimem {
   cell-id = <585>;
   label = "slv-ocimem";
   qcom,slavep = <9>;
   qcom,tier = <2>;
   qcom,buswidth = <8>;
   qcom,slv-hw-id = <26>;
  };

  slv-service-snoc {
   cell-id = <587>;
   label = "slv-service-snoc";
   qcom,slavep = <11>;
   qcom,tier = <2>;
   qcom,buswidth = <8>;
   qcom,slv-hw-id = <29>;
  };

  slv-qdss-stm {
   cell-id = <588>;
   label = "slv-qdss-stm";
   qcom,slavep = <12>;
   qcom,tier = <2>;
   qcom,buswidth = <8>;
   qcom,slv-hw-id = <30>;
  };

 };

 msm-periph-noc@fc468000 {
  compatible = "msm-bus-fabric";
  reg = <0xfc468000 0x00004000>;
  cell-id = <4096>;
  label = "msm_periph_noc";
  qcom,fabclk-dual = "bus_clk";
  qcom,fabclk-active = "bus_a_clk";
  qcom,ntieredslaves = <0>;
  qcom,hw-sel = "NoC";
  qcom,rpm-en;
  qcom,nfab = <6>;

  coresight-id = <54>;
  coresight-name = "coresight-pnoc";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_in0>;
  coresight-child-ports = <6>;

  mas-pnoc-cfg {
   cell-id = <88>;
   label = "mas-pnoc-cfg";
   qcom,masterp = <7>;
   qcom,tier = <2>;
   qcom,buswidth = <8>;
   qcom,mas-hw-id = <43>;
  };

  mas-sdcc-1 {
   cell-id = <78>;
   label = "mas-sdcc-1";
   qcom,masterp = <0>;
   qcom,tier = <2>;
   qcom,buswidth = <8>;
   qcom,mas-hw-id = <33>;
  };

  mas-sdcc-3 {
   cell-id = <79>;
   label = "mas-sdcc-3";
   qcom,masterp = <1>;
   qcom,tier = <2>;
   qcom,buswidth = <8>;
   qcom,mas-hw-id = <34>;
  };

  mas-sdcc-2 {
   cell-id = <81>;
   label = "mas-sdcc-2";
   qcom,masterp = <2>;
   qcom,tier = <2>;
   qcom,buswidth = <8>;
   qcom,mas-hw-id = <35>;
  };

  mas-bam-dma {
   cell-id = <83>;
   label = "mas-bam-dma";
   qcom,masterp = <3>;
   qcom,tier = <2>;
   qcom,buswidth = <8>;
   qcom,mas-hw-id = <38>;
  };

  mas-usb-hsic {
   cell-id = <85>;
   label = "mas-usb-hsic";
   qcom,masterp = <4>;
   qcom,tier = <2>;
   qcom,buswidth = <8>;
   qcom,mas-hw-id = <40>;
  };

  mas-blsp-1 {
   cell-id = <86>;
   label = "mas-blsp-1";
   qcom,masterp = <5>;
   qcom,tier = <2>;
   qcom,buswidth = <8>;
   qcom,mas-hw-id = <41>;
  };

  mas-usb-hs {
   cell-id = <87>;
   label = "mas-usb-hs";
   qcom,masterp = <6>;
   qcom,tier = <2>;
   qcom,buswidth = <8>;
   qcom,mas-hw-id = <42>;
  };

  fab-snoc {
   cell-id = <1024>;
   label = "fab-snoc";
   qcom,gateway;
   qcom,slavep = <12>;
   qcom,masterp = <8>;
   qcom,tier = <2>;
   qcom,buswidth = <8>;
   qcom,slv-hw-id = <45>;
   qcom,mas-hw-id = <44>;
  };

  slv-sdcc-1 {
   cell-id = <606>;
   label = "slv-sdcc-1";
   qcom,slavep = <0>;
   qcom,tier = <2>;
   qcom,buswidth = <8>;
   qcom,slv-hw-id = <31>;
  };

  slv-sdcc-3 {
   cell-id = <607>;
   label = "slv-sdcc-3";
   qcom,slavep = <1>;
   qcom,tier = <2>;
   qcom,buswidth = <8>;
   qcom,slv-hw-id = <32>;
  };

  slv-sdcc-2 {
   cell-id = <608>;
   label = "slv-sdcc-2";
   qcom,slavep = <2>;
   qcom,tier = <2>;
   qcom,buswidth = <8>;
   qcom,slv-hw-id = <33>;
  };

  slv-bam-dma {
   cell-id = <610>;
   label = "slv-bam-dma";
   qcom,slavep = <3>;
   qcom,tier = <2>;
   qcom,buswidth = <8>;
   qcom,slv-hw-id = <36>;
  };

  slv-usb-hsic {
   cell-id = <612>;
   label = "slv-usb-hsic";
   qcom,slavep = <4>;
   qcom,tier = <2>;
   qcom,buswidth = <8>;
   qcom,slv-hw-id = <38>;
  };

  slv-blsp-1 {
   cell-id = <613>;
   label = "slv-blsp-1";
   qcom,slavep = <5>;
   qcom,tier = <2>;
   qcom,buswidth = <8>;
   qcom,slv-hw-id = <39>;
  };

  slv-usb-hs {
   cell-id = <614>;
   label = "slv-usb-hs";
   qcom,slavep = <6>;
   qcom,tier = <2>;
   qcom,buswidth = <8>;
   qcom,slv-hw-id = <40>;
  };

  slv-pdm {
   cell-id = <615>;
   label = "slv-pdm";
   qcom,slavep = <7>;
   qcom,tier = <2>;
   qcom,buswidth = <8>;
   qcom,slv-hw-id = <41>;
  };

  slv-periph-apu-cfg {
   cell-id = <616>;
   label = "slv-periph-apu-cfg";
   qcom,slavep = <8>;
   qcom,tier = <2>;
   qcom,buswidth = <8>;
   qcom,slv-hw-id = <42>;
  };

  slv-pnoc-mpu-cfg {
   cell-id = <617>;
   label = "slv-pnoc-mpu-cfg";
   qcom,slavep = <9>;
   qcom,tier = <2>;
   qcom,buswidth = <8>;
   qcom,slv-hw-id = <43>;
  };

  slv-prng {
   cell-id = <618>;
   label = "slv-prng";
   qcom,slavep = <10>;
   qcom,tier = <2>;
   qcom,buswidth = <8>;
   qcom,slv-hw-id = <44>;
  };

  slv-service-pnoc {
   cell-id = <619>;
   label = "slv-service-pnoc";
   qcom,slavep = <12>;
   qcom,tier = <2>;
   qcom,buswidth = <8>;
   qcom,slv-hw-id = <46>;
  };

 };

 msm-config-noc@fc480000 {
  compatible = "msm-bus-fabric";
  reg = <0xfc480000 0x00004000>;
  cell-id = <5120>;
  label = "msm_config_noc";
  qcom,fabclk-dual = "bus_clk";
  qcom,fabclk-active = "bus_a_clk";
  qcom,ntieredslaves = <0>;
  qcom,hw-sel = "NoC";
  qcom,rpm-en;
  qcom,nfab = <6>;

  mas-rpm-inst {
   cell-id = <72>;
   label = "mas-rpm-inst";
   qcom,masterp = <0>;
   qcom,tier = <2>;
   qcom,buswidth = <8>;
   qcom,mas-hw-id = <45>;
  };

  mas-rpm-data {
   cell-id = <73>;
   label = "mas-rpm-data";
   qcom,masterp = <1>;
   qcom,tier = <2>;
   qcom,buswidth = <8>;
   qcom,mas-hw-id = <46>;
  };

  mas-rpm-sys {
   cell-id = <74>;
   label = "mas-rpm-sys";
   qcom,masterp = <2>;
   qcom,tier = <2>;
   qcom,buswidth = <8>;
   qcom,mas-hw-id = <47>;
  };

  mas-dehr {
   cell-id = <75>;
   label = "mas-dehr";
   qcom,masterp = <3>;
   qcom,tier = <2>;
   qcom,buswidth = <8>;
   qcom,mas-hw-id = <48>;
  };

  mas-qdss-dsp {
   cell-id = <76>;
   label = "mas-qdss-dap";
   qcom,masterp = <4>;
   qcom,tier = <2>;
   qcom,buswidth = <8>;
   qcom,mas-hw-id = <49>;
  };

  mas-spdm {
   cell-id = <36>;
   label = "mas-spdm";
   qcom,masterp = <5>;
   qcom,tier = <2>;
   qcom,buswidth = <8>;
   qcom,mas-hw-id = <50>;
  };

  mas-tic {
   cell-id = <77>;
   label = "mas-tic";
   qcom,masterp = <6>;
   qcom,tier = <2>;
   qcom,buswidth = <8>;
   qcom,mas-hw-id = <51>;
  };

  slv-clk-ctl {
   cell-id = <620>;
   label = "slv-clk-ctl";
   qcom,slavep = <1>;
   qcom,tier = <2>;
   qcom,buswidth = <8>;
   qcom,slv-hw-id = <47>;
  };

  slv-cnoc-mss {
   cell-id = <621>;
   label = "slv-cnoc-mss";
   qcom,slavep = <2>;
   qcom,tier = <2>;
   qcom,buswidth = <8>;
   qcom,slv-hw-id = <48>;
  };

  slv-security {
   cell-id = <622>;
   label = "slv-security";
   qcom,slavep = <3>;
   qcom,tier = <2>;
   qcom,buswidth = <8>;
   qcom,slv-hw-id = <49>;
  };

  slv-tcsr {
   cell-id = <623>;
   label = "slv-tcsr";
   qcom,slavep = <4>;
   qcom,tier = <2>;
   qcom,buswidth = <8>;
   qcom,slv-hw-id = <50>;
  };

  slv-tlmm {
   cell-id = <624>;
   label = "slv-tlmm";
   qcom,slavep = <5>;
   qcom,tier = <2>;
   qcom,buswidth = <8>;
   qcom,slv-hw-id = <51>;
  };

  slv-crypto-0-cfg {
   cell-id = <625>;
   label = "slv-crypto-0-cfg";
   qcom,slavep = <6>;
   qcom,tier = <2>;
   qcom,buswidth = <8>;
   qcom,slv-hw-id = <52>;
  };

  slv-imem-cfg {
   cell-id = <627>;
   label = "slv-imem-cfg";
   qcom,slavep = <7>;
   qcom,tier = <2>;
   qcom,buswidth = <8>;
   qcom,slv-hw-id = <54>;
  };

  slv-message-ram {
   cell-id = <628>;
   label = "slv-message-ram";
   qcom,slavep = <8>;
   qcom,tier = <2>;
   qcom,buswidth = <8>;
   qcom,slv-hw-id = <55>;
  };

  slv-bimc-cfg {
   cell-id = <629>;
   label = "slv-bimc-cfg";
   qcom,slavep = <9>;
   qcom,tier = <2>;
   qcom,buswidth = <8>;
   qcom,slv-hw-id = <56>;
  };

  slv-boot-rom {
   cell-id = <630>;
   label = "slv-boot-rom";
   qcom,slavep = <10>;
   qcom,tier = <2>;
   qcom,buswidth = <8>;
   qcom,slv-hw-id = <57>;
  };

  slv-pmic-arb {
   cell-id = <632>;
   label = "slv-pmic-arb";
   qcom,slavep = <12>;
   qcom,tier = <2>;
   qcom,buswidth = <8>;
   qcom,slv-hw-id = <59>;
  };

  slv-spdm-wrapper {
   cell-id = <633>;
   label = "slv-spdm-wrapper";
   qcom,slavep = <13>;
   qcom,tier = <2>;
   qcom,buswidth = <8>;
   qcom,slv-hw-id = <60>;
  };

  slv-dehr-cfg {
   cell-id = <634>;
   label = "slv-dehr-cfg";
   qcom,slavep = <14>;
   qcom,tier = <2>;
   qcom,buswidth = <8>;
   qcom,slv-hw-id = <61>;
  };

  slv-mpm {
   cell-id = <536>;
   label = "slv-mpm";
   qcom,slavep = <15>;
   qcom,tier = <2>;
   qcom,buswidth = <8>;
   qcom,slv-hw-id = <62>;
  };

  slv-qdss-cfg {
   cell-id = <635>;
   label = "slv-qdss-cfg";
   qcom,slavep = <16>;
   qcom,tier = <2>;
   qcom,buswidth = <8>;
   qcom,slv-hw-id = <63>;
  };

  slv-rbcpr-cfg {
   cell-id = <636>;
   label = "slv-rbcpr-cfg";
   qcom,slavep = <17>;
   qcom,tier = <2>;
   qcom,buswidth = <8>;
   qcom,slv-hw-id = <64>;
  };

  slv-rbcpr-qdss-apu-cfg {
   cell-id = <637>;
   label = "slv-rbcpr-qdss-apu-cfg";
   qcom,slavep = <18>;
   qcom,tier = <2>;
   qcom,buswidth = <8>;
   qcom,slv-hw-id = <65>;
  };

  fab-snoc {
   cell-id = <1024>;
   label = "fab-snoc";
   qcom,gateway;
   qcom,slavep = <26>;
   qcom,masterp = <7>;
   qcom,tier = <2>;
   qcom,buswidth = <8>;
   qcom,mas-hw-id = <52>;
   qcom,slv-hw-id = <75>;
  };

  slv-cnoc-mnoc-mmss-cfg {
   cell-id = <631>;
   label = "slv-cnoc-mnoc-mmss-cfg";
   qcom,slavep = <11>;
   qcom,tier = <2>;
   qcom,buswidth = <8>;
   qcom,slv-hw-id = <58>;
  };

  slv-cnoc-mnoc-cfg {
   cell-id = <640>;
   label = "slv-cnoc-mnoc-cfg";
   qcom,slavep = <19>;
   qcom,tier = <2>;
   qcom,buswidth = <8>;
   qcom,slv-hw-id = <66>;
  };

  slv-pnoc-cfg {
   cell-id = <641>;
   label = "slv-pnoc-cfg";
   qcom,slavep = <21>;
   qcom,tier = <2>;
   qcom,buswidth = <8>;
   qcom,slv-hw-id = <69>;
  };

  slv-snoc-mpu-cfg {
   cell-id = <638>;
   label = "slv-snoc-mpu-cfg";
   qcom,slavep = <20>;
   qcom,tier = <2>;
   qcom,buswidth = <8>;
   qcom,slv-hw-id = <67>;
  };

  slv-snoc-cfg {
   cell-id = <642>;
   label = "slv-snoc-cfg";
   qcom,slavep = <22>;
   qcom,tier = <2>;
   qcom,buswidth = <8>;
   qcom,slv-hw-id = <70>;
  };

  slv-phy-apu-cfg {
   cell-id = <644>;
   label = "slv-phy-apu-cfg";
   qcom,slavep = <23>;
   qcom,tier = <2>;
   qcom,buswidth = <8>;
   qcom,slv-hw-id = <72>;
  };

  slv-ebi1-phy-cfg {
   cell-id = <645>;
   label = "slv-ebi1-phy-cfg";
   qcom,slavep = <24>;
   qcom,tier = <2>;
   qcom,buswidth = <8>;
   qcom,slv-hw-id = <73>;
  };

  slv-rpm {
   cell-id = <534>;
   label = "slv-rpm";
   qcom,slavep = <25>;
   qcom,tier = <2>;
   qcom,buswidth = <8>;
   qcom,slv-hw-id = <74>;
  };

  slv-service-cnoc {
   cell-id = <646>;
   label = "slv-service-cnoc";
   qcom,slavep = <27>;
   qcom,tier = <2>;
   qcom,buswidth = <8>;
   qcom,slv-hw-id = <76>;
  };

 };

 msm-bimc@0xfc380000 {
  compatible = "msm-bus-fabric";
  reg = <0xfc380000 0x0006A000>;
  cell-id = <0>;
  label = "msm_bimc";
  qcom,fabclk-dual = "mem_clk";
  qcom,fabclk-active = "mem_a_clk";
  qcom,ntieredslaves = <0>;
  qcom,qos-freq = <19200>;
  qcom,hw-sel = "BIMC";
  qcom,rpm-en;
  qcom,nfab = <6>;

  coresight-id = <55>;
  coresight-name = "coresight-bimc";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_in1>;
  coresight-child-ports = <3>;

  mas-ampss-m0 {
   cell-id = <1>;
   label = "mas-ampss-m0";
   qcom,masterp = <0>;
   qcom,tier = <2>;
   qcom,hw-sel = "BIMC";
   qcom,mode = "Limiter";
   qcom,qport = <0>;
   qcom,ws = <10000>;
   qcom,mas-hw-id = <0>;
   qcom,prio-rd = <0>;
   qcom,prio-wr = <0>;
   qcom,mode-thresh = "Fixed";
   qcom,thresh = <1800000>;
   qcom,dual-conf;
   qcom,bimc,bw = <450000>;
   qcom,bimc,gp = <5000>;
   qcom,bimc,thmp = <50>;
  };

  mas-mss-proc {
   cell-id = <65>;
   label = "mas-mss-proc";
   qcom,masterp = <1>;
   qcom,tier = <2>;
   qcom,hw-sel = "RPM";
   qcom,mas-hw-id = <1>;
  };

  fab-mmss-noc {
   cell-id = <2048>;
   label = "fab_mmss_noc";
   qcom,gateway;
   qcom,masterp = <2>;
   qcom,qport = <2>;
   qcom,buswidth = <8>;
   qcom,ws = <10000>;
   qcom,mas-hw-id = <2>;
   qcom,hw-sel = "BIMC";
   qcom,mode = "Bypass";
  };

  fab-snoc {
   cell-id = <1024>;
   label = "fab-snoc";
   qcom,gateway;
   qcom,slavep = <2>;
   qcom,masterp = <4>;
   qcom,qport = <4>;
   qcom,buswidth = <8>;
   qcom,ws = <10000>;
   qcom,mas-hw-id = <3>;
   qcom,slv-hw-id = <2>;
   qcom,mode = "Bypass";
   qcom,hw-sel = "RPM";
  };

  slv-ebi-ch0 {
   cell-id = <512>;
   label = "slv-ebi-ch0";
   qcom,slavep = <0>;
   qcom,tier = <2>;
   qcom,buswidth = <8>;
   qcom,slv-hw-id = <0>;
   qcom,mode = "Bypass";
  };

  slv-ampss-l2 {
   cell-id = <514>;
   label = "slv-ampss-l2";
   qcom,slavep = <1>;
   qcom,tier = <2>;
   qcom,buswidth = <8>;
   qcom,slv-hw-id = <1>;
  };
 };

 msm-ocmem-vnoc@6144 {
  compatible = "msm-bus-fabric";
  reg = <0x6144 0x2>;
  cell-id = <6144>;
  label = "msm-ocmem-vnoc";
  qcom,ntieredslaves = <0>;
  qcom,hw-sel = "NoC";
  qcom,rpm-en;
  qcom,virt;
  qcom,nfab = <6>;

  mas-v-ocmem-gfx3d {
   cell-id = <89>;
   label = "mas-v-ocmem-gfx3d";
   qcom,tier = <2>;
   qcom,buswidth = <8>;
   qcom,mas-hw-id = <55>;
  };

  slv-ocmem {
   cell-id = <604>;
   label = "slv-ocmem";
   qcom,slavep = <0 1>;
   qcom,tier = <2>;
   qcom,buswidth = <16>;
   qcom,slv-hw-id = <18>;
   qcom,slaveclk-dual = "ocmem_clk";
   qcom,slaveclk-active = "ocmem_a_clk";
  };

  fab-snoc {
   cell-id = <1024>;
   label = "fab-snoc";
   qcom,gateway;
   qcom,buswidth = <32>;
   qcom,ws = <10000>;
   qcom,mas-hw-id = <57>;
   qcom,slv-hw-id = <80>;
  };

  fab-onoc {
   cell-id = <3072>;
   label = "fab-onoc";
   qcom,gateway;
   qcom,buswidth = <16>;
   qcom,ws = <10000>;
   qcom,mas-hw-id = <56>;
   qcom,slv-hw-id = <79>;
  };

 };
};
# 76 "arch/arm/boot/dts/qcom/WI500Q_EVB2_msm8226.dtsi" 2
# 1 "arch/arm/boot/dts/qcom/WI500Q_EVB2_msm8226-mdss.dtsi" 1
# 13 "arch/arm/boot/dts/qcom/WI500Q_EVB2_msm8226-mdss.dtsi"
&soc {
 mdss_mdp: qcom,mdss_mdp@fd900000 {
  compatible = "qcom,mdss_mdp";
  reg = <0xfd900000 0x22100>,
   <0xfd924000 0x1000>;
  reg-names = "mdp_phys", "vbif_phys";
  interrupts = <0 72 0>;
  vdd-supply = <&gdsc_mdss>;


  qcom,msm-bus,name = "mdss_mdp";
  qcom,msm-bus,num-cases = <3>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <22 512 0 0>,
   <22 512 0 6400000>,
   <22 512 0 6400000>;


  qcom,mdss-ab-factor = <1 1>;
  qcom,mdss-ib-factor = <2 1>;
  qcom,mdss-clk-factor = <5 4>;


  qcom,mdss-clk-levels = <92310000 100000000
        133330000 177780000 200000000>;
  qcom,max-mixer-width = <2048>;
  qcom,mdss-mdp-reg-offset = <0x00000100>;
  qcom,max-bandwidth-low-kbps = <1100000>;
  qcom,max-bandwidth-high-kbps = <1660000>;
  qcom,max-clk-rate = <200000000>;
  qcom,mdss-pipe-vig-off = <0x00001200>;
  qcom,mdss-pipe-rgb-off = <0x00001E00>;
  qcom,mdss-pipe-dma-off = <0x00002A00>;
  qcom,mdss-pipe-vig-fetch-id = <1>;
  qcom,mdss-pipe-rgb-fetch-id = <7>;
  qcom,mdss-pipe-dma-fetch-id = <4>;

  qcom,mdss-pipe-vig-xin-id = <0>;
  qcom,mdss-pipe-rgb-xin-id = <1>;
  qcom,mdss-pipe-dma-xin-id = <2>;

  qcom,mdss-pipe-vig-clk-ctrl-offsets = <0x2AC 0 0>;
  qcom,mdss-pipe-rgb-clk-ctrl-offsets = <0x2AC 4 8>;
  qcom,mdss-pipe-dma-clk-ctrl-offsets = <0x2AC 8 12>;

  qcom,mdss-pipe-sw-reset-off = <0x00A8>;
  qcom,mdss-pipe-vig-sw-reset-map = <0>;
  qcom,mdss-pipe-rgb-sw-reset-map = <1>;
  qcom,mdss-pipe-dma-sw-reset-map = <2>;

  qcom,mdss-smp-data = <7 4096>;

  qcom,mdss-no-lut-read;

  qcom,mdss-ctl-off = <0x00000600 0x00000700>;
  qcom,mdss-mixer-intf-off = <0x00003200>;
  qcom,mdss-mixer-wb-off = <0x00003E00>;
  qcom,mdss-dspp-off = <0x00004600>;
  qcom,mdss-pingpong-off = <0x00021B00>;
  qcom,mdss-wb-off = <0x00011100 0x00013100>;
  qcom,mdss-intf-off = <0x00000000 0x00021300>;
  qcom,mdss-rot-block-size = <64>;
  qcom,mdss-rotator-ot-limit = <2>;
  qcom,mdss-wfd-mode = "shared";
  qcom,mdss-smp-mb-per-pipe = <3>;
  vdd-cx-supply = <&pm8226_s1_corner>;
  qcom,mdss-idle-power-collapse-enabled;

  qcom,vbif-settings = <0x004 0x00000001>,
         <0x0D8 0x00000707>,
         <0x124 0x00000003>;
  qcom,mdp-settings = <0x000002E0 0x000000A5>,
        <0x000002E4 0x00000055>,
        <0x000003AC 0xC0000CCC>,
        <0x000003B4 0xC0000000>,
        <0x000003BC 0x00C00C00>,
        <0x000004A8 0x0CCCC000>,
        <0x000004B0 0xC0000000>,
        <0x000004B8 0xC0000000>,
        <0x00011148 0x00000058>,
        <0x00013148 0x00000058>;


  qcom,mdss-prefill-outstanding-buffer-bytes = <1024>;
  qcom,mdss-prefill-y-buffer-bytes = <0>;
  qcom,mdss-prefill-scaler-buffer-lines-bilinear = <2>;
  qcom,mdss-prefill-scaler-buffer-lines-caf = <4>;
  qcom,mdss-prefill-post-scaler-buffer-pixels = <0>;
  qcom,mdss-prefill-pingpong-buffer-pixels = <4096>;
  qcom,mdss-prefill-fbc-lines = <0>;

  mdss_fb0: qcom,mdss_fb_primary {
   cell-index = <0>;
   compatible = "qcom,mdss-fb";
   qcom,memblock-reserve = <0x03200000 0xFA0000>;
  };

  mdss_fb1: qcom,mdss_fb_wfd {
   cell-index = <1>;
   compatible = "qcom,mdss-fb";
  };
 };

 mdss_dsi0: qcom,mdss_dsi@fd922800 {
  compatible = "qcom,mdss-dsi-ctrl";
  label = "MDSS DSI CTRL->0";
  cell-index = <0>;
  reg = <0xfd922800 0x1f8>,
   <0xfd922b00 0x2b0>,
   <0xfd828000 0x108>;
  reg-names = "dsi_ctrl", "dsi_phy", "mmss_misc_phys";
  qcom,mdss-fb-map = <&mdss_fb0>;
  qcom,mdss-mdp = <&mdss_mdp>;
  gdsc-supply = <&gdsc_mdss>;
  vdd-supply = <&pm8226_l15>;
  vddio-supply = <&pm8226_l8>;
  vdda-supply = <&pm8226_l4>;
  qcom,platform-reset-gpio = <&msmgpio 25 0>;
  qcom,platform-te-gpio = <&msmgpio 24 0>;
  qcom,platform-strength-ctrl = [ff 06];
  qcom,platform-bist-ctrl = [00 00 b1 ff 00 00];
  qcom,platform-regulator-settings = [07 09 03 00 20 00 01];
  qcom,platform-lane-config = [00 00 00 00 00 00 00 01 97
   00 00 00 00 05 00 00 01 97
   00 00 00 00 0a 00 00 01 97
   00 00 00 00 0f 00 00 01 97
   00 c0 00 00 00 00 00 01 bb];

  qcom,mmss-ulp-clamp-ctrl-offset = <0x14>;
  qcom,mmss-phyreset-ctrl-offset = <0x108>;

  qcom,core-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,core-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "gdsc";
    qcom,supply-min-voltage = <0>;
    qcom,supply-max-voltage = <0>;
    qcom,supply-enable-load = <0>;
    qcom,supply-disable-load = <0>;
   };
  };

  qcom,ctrl-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,ctrl-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "vdda";
    qcom,supply-min-voltage = <1200000>;
    qcom,supply-max-voltage = <1200000>;
    qcom,supply-enable-load = <100000>;
    qcom,supply-disable-load = <100>;
    qcom,supply-post-on-sleep = <20>;
   };

   qcom,ctrl-supply-entry@1 {
    reg = <1>;
    qcom,supply-name = "vddio";
    qcom,supply-min-voltage = <1800000>;
    qcom,supply-max-voltage = <1800000>;
    qcom,supply-enable-load = <100000>;
    qcom,supply-disable-load = <100>;
   };
  };

  qcom,panel-supply-entries {
   #address-cells = <1>;
   #size-cells = <0>;

   qcom,panel-supply-entry@0 {
    reg = <0>;
    qcom,supply-name = "vdd";
    qcom,supply-min-voltage = <2800000>;
    qcom,supply-max-voltage = <2800000>;
    qcom,supply-enable-load = <100000>;
    qcom,supply-disable-load = <100>;
   };

   qcom,panel-supply-entry@1 {
    reg = <1>;
    qcom,supply-name = "vddio";
    qcom,supply-min-voltage = <1800000>;
    qcom,supply-max-voltage = <1800000>;
    qcom,supply-enable-load = <100000>;
    qcom,supply-disable-load = <100>;
   };
  };
 };
# 215 "arch/arm/boot/dts/qcom/WI500Q_EVB2_msm8226-mdss.dtsi"
};

# 1 "arch/arm/boot/dts/qcom/WI500Q_EVB2_msm8226-mdss-panels.dtsi" 1
# 13 "arch/arm/boot/dts/qcom/WI500Q_EVB2_msm8226-mdss-panels.dtsi"
# 1 "arch/arm/boot/dts/qcom/dsi-panel-rm69032-320x320-cmd.dtsi" 1
# 18 "arch/arm/boot/dts/qcom/dsi-panel-rm69032-320x320-cmd.dtsi"
&mdss_mdp {
 dsi_rm69032_320x320_cmd: qcom,mdss_dsi_rm69032_320-cmd {
  qcom,mdss-dsi-panel-name = "rm69032 320x320 command mode dsi panel";
  qcom,mdss-dsi-panel-controller = <&mdss_dsi0>;
  qcom,mdss-dsi-panel-type = "dsi_cmd_mode";
  qcom,mdss-dsi-panel-destination = "display_1";
  qcom,mdss-dsi-panel-framerate = <60>;
  qcom,mdss-dsi-virtual-channel-id = <0>;
  qcom,mdss-dsi-stream = <0>;
  qcom,mdss-dsi-panel-width = <320>;
  qcom,mdss-dsi-panel-height = <320>;
  qcom,mdss-pan-physical-height-dimension = <29>;
  qcom,mdss-pan-physical-width-dimension = <29>;

  qcom,mdss-dsi-h-front-porch = <4>;
  qcom,mdss-dsi-h-back-porch = <4>;
  qcom,mdss-dsi-h-pulse-width = <4>;
  qcom,mdss-dsi-h-sync-skew = <0>;
  qcom,mdss-dsi-v-back-porch = <2>;
  qcom,mdss-dsi-v-front-porch = <2>;
  qcom,mdss-dsi-v-pulse-width = <2>;
  qcom,mdss-dsi-h-left-border = <0>;
  qcom,mdss-dsi-h-right-border = <160>;
  qcom,mdss-dsi-v-top-border = <0>;
  qcom,mdss-dsi-v-bottom-border = <0>;
  qcom,mdss-dsi-bpp = <24>;
  qcom,mdss-dsi-underflow-color = <0xff>;
  qcom,mdss-dsi-border-color = <0>;
  qcom,mdss-dsi-on-command-V2 = [


   39 01 00 00 00 00 06 F0 55 AA 52 08 00
   39 01 00 00 00 00 06 BD 01 90 14 14 00
   39 01 00 00 00 00 06 BE 01 90 14 14 01
   39 01 00 00 00 00 06 BF 01 90 14 14 00
   39 01 00 00 00 00 04 BB 07 07 07
   39 01 00 00 00 00 02 D0 00
   39 01 00 00 00 00 04 D1 00 00 00
   39 01 00 00 00 00 04 D2 00 00 00
   39 01 00 00 00 00 04 D3 00 00 00
   39 01 00 00 00 00 02 C7 40
   39 01 00 00 00 00 06 F0 55 AA 52 08 02
   15 01 00 00 00 00 02 EB 02
   15 01 00 00 00 00 02 F5 10
   39 01 00 00 00 00 09 ED 48 00 E0 13 08 00 0C 00
   39 01 00 00 00 00 09 C7 0F 05 00 0F 43 00 88 22
   39 01 00 00 00 00 03 FE 08 50
   39 01 00 00 00 00 04 C3 F2 15 04
   39 01 00 00 00 00 04 E9 00 36 38
   15 01 00 00 00 00 02 CA 04
   39 01 00 00 00 00 06 F0 55 AA 52 08 01
   39 01 00 00 00 00 04 B0 00 00 00
   39 01 00 00 00 00 04 B1 05 05 05
   39 01 00 00 00 00 04 B2 01 01 01
   39 01 00 00 00 00 04 B4 07 07 07
   39 01 00 00 00 00 04 B5 03 03 03
   39 01 00 00 00 00 04 B6 55 55 55
   39 01 00 00 00 00 04 B7 35 35 35
   39 01 00 00 00 00 04 B8 23 23 23
   39 01 00 00 00 00 04 B9 03 03 03
   39 01 00 00 00 00 04 BA 03 03 03
   39 01 00 00 00 00 04 BE 32 30 70
   39 01 00 00 00 00 0D C2 0B 0B 0B 0B 0B 0B 0B 0B 0B 0B 0B 0B
   39 01 00 00 00 00 08 CF FF D4 95 EF 4F 00 24
   15 01 00 00 00 00 02 35 00
   15 01 00 00 00 00 02 36 00
   15 01 00 00 00 00 02 C0 28
   32 01 00 00 00 00 02 00 00
   39 01 00 00 00 00 06 F0 55 AA 52 08 02
   39 01 00 00 00 00 09 ED 48 00 FF 13 08 30 0C 00

   15 01 00 00 0A 00 02 51 00
   05 01 00 00 FF 00 02 11 00
   39 01 00 00 00 00 06 F0 55 AA 52 08 02
   39 01 00 00 14 00 09 ED 48 00 FE 13 08 30 0C 00
   39 01 00 00 14 00 09 ED 48 00 E6 13 08 30 0C 00
   39 01 00 00 14 00 09 ED 48 00 E2 13 08 30 0C 00
   39 01 00 00 14 00 09 ED 48 00 E0 13 08 30 0C 00
   39 01 00 00 14 00 09 ED 48 00 E0 13 08 00 0C 00
   05 01 00 00 00 00 02 29 00
   39 01 00 00 00 00 06 F0 55 AA 52 08 00
   ];
  qcom,mdss-dsi-on-command-V3 = [



   39 01 00 00 00 00 06 F0 55 AA 52 08 00
   39 01 00 00 00 00 06 BD 03 20 14 4B 00
   39 01 00 00 00 00 06 BE 03 20 14 4B 01
   39 01 00 00 00 00 06 BF 03 20 14 4B 00
   39 01 00 00 00 00 04 BB 07 07 07
   39 01 00 00 00 00 02 D0 00
   39 01 00 00 00 00 04 D1 00 00 00
   39 01 00 00 00 00 04 D2 00 00 00
   39 01 00 00 00 00 04 D3 00 00 00
   39 01 00 00 00 00 02 C7 40
   39 01 00 00 00 00 06 F0 55 AA 52 08 02
   15 01 00 00 00 00 02 EB 02
   15 01 00 00 00 00 02 F5 10
   39 01 00 00 00 00 09 ED 48 00 E0 13 08 00 0C 00
   39 01 00 00 00 00 09 C7 0F 05 00 0F 43 00 88 22
   39 01 00 00 00 00 03 FE 08 50
   39 01 00 00 00 00 04 C3 F2 95 04
   39 01 00 00 00 00 04 E9 00 36 38
   15 01 00 00 00 00 02 CA 04
   39 01 00 00 00 00 06 F0 55 AA 52 08 01
   39 01 00 00 00 00 04 B0 03 03 03
   39 01 00 00 00 00 04 B1 05 05 05
   39 01 00 00 00 00 04 B2 01 01 01
   39 01 00 00 00 00 04 B4 07 07 07
   39 01 00 00 00 00 04 B5 03 03 03
   39 01 00 00 00 00 04 B6 55 55 55
   39 01 00 00 00 00 04 B7 36 36 36
   39 01 00 00 00 00 04 B8 23 23 23
   39 01 00 00 00 00 04 B9 03 03 03
   39 01 00 00 00 00 04 BA 03 03 03
   39 01 00 00 00 00 04 BE 32 30 70
   39 01 00 00 00 00 0D C2 0B 0B 0B 0B 0B 0B 0B 0B 0B 0B 0B 0B
   39 01 00 00 00 00 08 CF FF D4 95 E8 4F 00 24
   15 01 00 00 00 00 02 35 00
   15 01 00 00 00 00 02 36 00
   15 01 00 00 00 00 02 C0 28
   32 01 00 00 00 00 02 00 00
   39 01 00 00 00 00 06 F0 55 AA 52 08 02
   39 01 00 00 00 00 09 ED 48 00 FF 13 08 30 0C 00

   15 01 00 00 0A 00 02 51 00
   05 01 00 00 FF 00 02 11 00
   39 01 00 00 00 00 06 F0 55 AA 52 08 02
   39 01 00 00 14 00 09 ED 48 00 FE 13 08 30 0C 00
   39 01 00 00 14 00 09 ED 48 00 E6 13 08 30 0C 00
   39 01 00 00 14 00 09 ED 48 00 E2 13 08 30 0C 00
   39 01 00 00 14 00 09 ED 48 00 E0 13 08 30 0C 00
   39 01 00 00 14 00 09 ED 48 00 E0 13 08 00 0C 00

   05 01 00 00 00 00 02 29 00
   39 01 00 00 00 00 06 F0 55 AA 52 08 00
   ];
  qcom,mdss-dsi-off-command = [
     05 01 00 00 32 00 02 28 00
     05 01 00 00 78 00 02 10 00

     ];

  qcom,mdss-dsi-idle-on-command-V2 = [
     39 01 00 00 00 00 06 F0 55 AA 52 08 02
     39 01 00 00 32 00 04 ED 48 00 F0
     39 01 00 00 00 00 06 F0 55 AA 52 08 01
     39 01 00 00 55 00 0D C2 02 02 02 02 02 02 02 02 02 02 02 02
      05 01 00 00 00 00 02 39 00
     15 01 00 00 0A 00 02 B3 89
     15 01 00 00 00 00 02 C0 26
     ];
  qcom,mdss-dsi-idle-off-command-V2 = [
     39 01 00 00 00 00 06 F0 55 AA 52 08 01
     15 01 00 00 00 00 02 C0 28
     05 01 00 00 3C 00 02 38 00
     15 01 00 00 0A 00 02 B3 00
     39 01 00 00 00 00 0D C2 0B 0B 0B 0B 0B 0B 0B 0B 0B 0B 0B 0B
     39 01 00 00 00 00 06 F0 55 AA 52 08 02
     39 01 00 00 32 00 04 ED 48 00 E0
     39 01 00 00 00 00 06 F0 55 AA 52 08 01
     ];

  qcom,mdss-dsi-idle-on-command = [
     05 01 00 00 64 00 02 39 00
     ];
  qcom,mdss-dsi-idle-off-command = [
     05 01 00 00 64 00 02 38 00
     ];

  qcom,mdss-dsi-idle-command-state = "dsi_lp_mode";

  qcom,mdss-dsi-on-command-state = "dsi_lp_mode";
  qcom,mdss-dsi-off-command-state = "dsi_hs_mode";
  qcom,mdss-dsi-bllp-eof-power-mode;
  qcom,mdss-dsi-bllp-power-mode;
  qcom,mdss-dsi-lane-map = "lane_map_3012";
  qcom,mdss-dsi-lane-0-state;
  qcom,mdss-dsi-te-pin-select = <1>;
  qcom,mdss-dsi-te-dcs-command = <1>;
  qcom,mdss-dsi-te-check-enable;
  qcom,mdss-dsi-te-using-te-pin;


  qcom,mdss-dsi-panel-timings = [5D 12 0C 00 32 38 0E 16 0F 03 04 00];


  qcom,mdss-dsi-t-clk-post = <0x04>;
  qcom,mdss-dsi-t-clk-pre = <0x1b>;
  qcom,mdss-dsi-bl-min-level = <1>;
  qcom,mdss-dsi-bl-max-level = <255>;
  qcom,mdss-dsi-dma-trigger = "trigger_sw";
  qcom,mdss-dsi-mdp-trigger = "none";
  qcom,mdss-dsi-bl-pmic-control-type = "bl_ctrl_dcs";
  qcom,mdss-dsi-reset-sequence = <1 20>, <0 1>, <1 20>;

 };
};
# 13 "arch/arm/boot/dts/qcom/WI500Q_EVB2_msm8226-mdss-panels.dtsi" 2
# 217 "arch/arm/boot/dts/qcom/WI500Q_EVB2_msm8226-mdss.dtsi" 2
# 77 "arch/arm/boot/dts/qcom/WI500Q_EVB2_msm8226.dtsi" 2
# 1 "arch/arm/boot/dts/qcom/msm8226-coresight.dtsi" 1
# 13 "arch/arm/boot/dts/qcom/msm8226-coresight.dtsi"
&soc {
 tmc_etr: tmc@fc322000 {
  compatible = "arm,coresight-tmc";
  reg = <0xfc322000 0x1000>,
        <0xfc37c000 0x3000>;
  reg-names = "tmc-base", "bam-base";
  interrupts = <0 166 0>;
  interrupt-names = "byte-cntr-irq";

  qcom,memory-size = <0x100000>;
  qcom,sg-enable;

  coresight-id = <0>;
  coresight-name = "coresight-tmc-etr";
  coresight-nr-inports = <1>;
  coresight-ctis = <&cti0 &cti8>;
 };

 tpiu: tpiu@fc318000 {
  compatible = "arm,coresight-tpiu";
  reg = <0xfc318000 0x1000>,
        <0xfd512000 0x1000>;
  reg-names = "tpiu-base", "nidnt-base";

  coresight-id = <1>;
  coresight-name = "coresight-tpiu";
  coresight-nr-inports = <1>;

  vdd-supply = <&pm8226_l18>;

  qcom,vdd-voltage-level = <2950000 2950000>;
  qcom,vdd-current-level = <9000 800000>;

  vdd-io-supply = <&pm8226_l21>;

  qcom,vdd-io-voltage-level = <2950000 2950000>;
  qcom,vdd-io-current-level = <6 22000>;

  qcom,nidntsw;
 };

 replicator: replicator@fc31c000 {
  compatible = "qcom,coresight-replicator";
  reg = <0xfc31c000 0x1000>;
  reg-names = "replicator-base";

  coresight-id = <2>;
  coresight-name = "coresight-replicator";
  coresight-nr-inports = <1>;
  coresight-outports = <0 1>;
  coresight-child-list = <&tmc_etr &tpiu>;
  coresight-child-ports = <0 0>;
 };

 tmc_etf: tmc@fc307000 {
  compatible = "arm,coresight-tmc";
  reg = <0xfc307000 0x1000>;
  reg-names = "tmc-base";

  coresight-id = <3>;
  coresight-name = "coresight-tmc-etf";
  coresight-nr-inports = <1>;
  coresight-outports = <0>;
  coresight-child-list = <&replicator>;
  coresight-child-ports = <0>;
  coresight-default-sink;
  coresight-ctis = <&cti0 &cti8>;
 };

 funnel_merg: funnel@fc31b000 {
  compatible = "arm,coresight-funnel";
  reg = <0xfc31b000 0x1000>;
  reg-names = "funnel-base";

  coresight-id = <4>;
  coresight-name = "coresight-funnel-merg";
  coresight-nr-inports = <2>;
  coresight-outports = <0>;
  coresight-child-list = <&tmc_etf>;
  coresight-child-ports = <0>;
 };

 funnel_in0: funnel@fc319000 {
  compatible = "arm,coresight-funnel";
  reg = <0xfc319000 0x1000>;
  reg-names = "funnel-base";

  coresight-id = <5>;
  coresight-name = "coresight-funnel-in0";
  coresight-nr-inports = <8>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_merg>;
  coresight-child-ports = <0>;
 };

 funnel_in1: funnel@fc31a000 {
  compatible = "arm,coresight-funnel";
  reg = <0xfc31a000 0x1000>;
  reg-names = "funnel-base";

  coresight-id = <6>;
  coresight-name = "coresight-funnel-in1";
  coresight-nr-inports = <8>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_merg>;
  coresight-child-ports = <1>;
 };

 funnel_a7ss: funnel@fc345000 {
  compatible = "arm,coresight-funnel";
  reg = <0xfc345000 0x1000>;
  reg-names = "funnel-base";

  coresight-id = <7>;
  coresight-name = "coresight-funnel-a7ss";
  coresight-nr-inports = <4>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_in1>;
  coresight-child-ports = <5>;
 };

 funnel_mmss: funnel@fc364000 {
  compatible = "arm,coresight-funnel";
  reg = <0xfc364000 0x1000>;
  reg-names = "funnel-base";


  coresight-id = <8>;
  coresight-name = "coresight-funnel-mmss";
  coresight-nr-inports = <8>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_in1>;
  coresight-child-ports = <1>;
 };

 stm: stm@fc321000 {
  compatible = "arm,coresight-stm";
  reg = <0xfc321000 0x1000>,
        <0xfa280000 0x180000>;
  reg-names = "stm-base", "stm-data-base";

  coresight-id = <9>;
  coresight-name = "coresight-stm";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_in1>;
  coresight-child-ports = <7>;
 };

 etm0: etm@fc33c000 {
  compatible = "arm,coresight-etm";
  reg = <0xfc33c000 0x1000>;
  reg-names = "etm-base";

  coresight-id = <10>;
  coresight-name = "coresight-etm0";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_a7ss>;
  coresight-child-ports = <0>;
  coresight-etm-cpu = <&CPU0>;

  qcom,round-robin;
 };

 etm1: etm@fc33d000 {
  compatible = "arm,coresight-etm";
  reg = <0xfc33d000 0x1000>;
  reg-names = "etm-base";

  coresight-id = <11>;
  coresight-name = "coresight-etm1";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_a7ss>;
  coresight-child-ports = <1>;
  coresight-etm-cpu = <&CPU1>;

  qcom,round-robin;
 };

 etm2: etm@fc33e000 {
  compatible = "arm,coresight-etm";
  reg = <0xfc33e000 0x1000>;
  reg-names = "etm-base";

  coresight-id = <12>;
  coresight-name = "coresight-etm2";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_a7ss>;
  coresight-child-ports = <2>;
  coresight-etm-cpu = <&CPU2>;

  qcom,round-robin;
 };

 etm3: etm@fc33f000 {
  compatible = "arm,coresight-etm";
  reg = <0xfc33f000 0x1000>;
  reg-names = "etm-base";

  coresight-id = <13>;
  coresight-name = "coresight-etm3";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_a7ss>;
  coresight-child-ports = <3>;
  coresight-etm-cpu = <&CPU3>;

  qcom,round-robin;
 };

 audio_etm0 {
  compatible = "qcom,coresight-audio-etm";

  coresight-id = <14>;
  coresight-name = "coresight-audio-etm0";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_in0>;
  coresight-child-ports = <2>;
 };

 modem_etm0 {
  compatible = "qcom,coresight-modem-etm";

  coresight-id = <15>;
  coresight-name = "coresight-modem-etm0";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_in0>;
  coresight-child-ports = <1>;
 };

 wcn_etm0 {
  compatible = "qcom,coresight-wcn-etm";

  coresight-id = <16>;
  coresight-name = "coresight-wcn-etm0";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_in1>;
  coresight-child-ports = <2>;
 };

 rpm_etm0 {
  compatible = "qcom,coresight-rpm-etm";

  coresight-id = <17>;
  coresight-name = "coresight-rpm-etm0";
  coresight-nr-inports = <0>;
  coresight-outports = <0>;
  coresight-child-list = <&funnel_in0>;
  coresight-child-ports = <0>;
 };

 csr: csr@fc302000 {
  compatible = "qcom,coresight-csr";
  reg = <0xfc302000 0x1000>;
  reg-names = "csr-base";

  coresight-id = <18>;
  coresight-name = "coresight-csr";
  coresight-nr-inports = <0>;

  qcom,blk-size = <1>;
 };

 cti0: cti@fc308000 {
  compatible = "arm,coresight-cti";
  reg = <0xfc308000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <19>;
  coresight-name = "coresight-cti0";
  coresight-nr-inports = <0>;
 };

 cti1: cti@fc309000 {
  compatible = "arm,coresight-cti";
  reg = <0xfc309000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <20>;
  coresight-name = "coresight-cti1";
  coresight-nr-inports = <0>;
 };

 cti2: cti@fc30a000 {
  compatible = "arm,coresight-cti";
  reg = <0xfc30a000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <21>;
  coresight-name = "coresight-cti2";
  coresight-nr-inports = <0>;
 };

 cti3: cti@fc30b000 {
  compatible = "arm,coresight-cti";
  reg = <0xfc30b000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <22>;
  coresight-name = "coresight-cti3";
  coresight-nr-inports = <0>;
 };

 cti4: cti@fc30c000 {
  compatible = "arm,coresight-cti";
  reg = <0xfc30c000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <23>;
  coresight-name = "coresight-cti4";
  coresight-nr-inports = <0>;
 };

 cti5: cti@fc30d000 {
  compatible = "arm,coresight-cti";
  reg = <0xfc30d000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <24>;
  coresight-name = "coresight-cti5";
  coresight-nr-inports = <0>;
 };

 cti6: cti@fc30e000 {
  compatible = "arm,coresight-cti";
  reg = <0xfc30e000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <25>;
  coresight-name = "coresight-cti6";
  coresight-nr-inports = <0>;
 };

 cti7: cti@fc30f000 {
  compatible = "arm,coresight-cti";
  reg = <0xfc30f000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <26>;
  coresight-name = "coresight-cti7";
  coresight-nr-inports = <0>;
 };

 cti8: cti@fc310000 {
  compatible = "arm,coresight-cti";
  reg = <0xfc310000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <27>;
  coresight-name = "coresight-cti8";
  coresight-nr-inports = <0>;
 };

 cti_l2: cti@fc340000 {
  compatible = "arm,coresight-cti";
  reg = <0xfc340000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <28>;
  coresight-name = "coresight-cti-l2";
  coresight-nr-inports = <0>;
 };

 cti_cpu0: cti@fc341000 {
  compatible = "arm,coresight-cti";
  reg = <0xfc341000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <29>;
  coresight-name = "coresight-cti-cpu0";
  coresight-nr-inports = <0>;
 };

 cti_cpu1: cti@fc342000 {
  compatible = "arm,coresight-cti";
  reg = <0xfc342000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <30>;
  coresight-name = "coresight-cti-cpu1";
  coresight-nr-inports = <0>;
 };

 cti_cpu2: cti@fc343000 {
  compatible = "arm,coresight-cti";
  reg = <0xfc343000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <31>;
  coresight-name = "coresight-cti-cpu2";
  coresight-nr-inports = <0>;
 };

 cti_cpu3: cti@fc344000 {
  compatible = "arm,coresight-cti";
  reg = <0xfc344000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <32>;
  coresight-name = "coresight-cti-cpu3";
  coresight-nr-inports = <0>;
 };

 cti_video_cpu0: cti@fc348000 {
  compatible = "arm,coresight-cti";
  reg = <0xfc348000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <33>;
  coresight-name = "coresight-cti-video-cpu0";
  coresight-nr-inports = <0>;
 };

 cti_wcn_cpu0: cti@fc34d000 {
  compatible = "arm,coresight-cti";
  reg = <0xfc34d000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <34>;
  coresight-name = "coresight-cti-wcn-cpu0";
  coresight-nr-inports = <0>;
 };

 cti_modem_cpu0: cti@fc350000 {
  compatible = "arm,coresight-cti";
  reg = <0xfc350000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <35>;
  coresight-name = "coresight-cti-modem-cpu0";
  coresight-nr-inports = <0>;
 };

 cti_audio_cpu0: cti@fc354000 {
  compatible = "arm,coresight-cti";
  reg = <0xfc354000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <36>;
  coresight-name = "coresight-cti-audio-cpu0";
  coresight-nr-inports = <0>;
 };

 cti_rpm_cpu0: cti@fc358000 {
  compatible = "arm,coresight-cti";
  reg = <0xfc358000 0x1000>;
  reg-names = "cti-base";

  coresight-id = <37>;
  coresight-name = "coresight-cti-rpm-cpu0";
  coresight-nr-inports = <0>;
 };

 hwevent: hwevent@fd828018 {
  compatible = "qcom,coresight-hwevent";
  reg = <0xfd828018 0x80>,
        <0xf9011080 0x80>,
        <0xfd4ab160 0x80>,
        <0xfc401600 0x80>;
  reg-names = "mmss-mux", "apcs-mux", "ppss-mux", "gcc-mux";

  coresight-id = <38>;
  coresight-name = "coresight-hwevent";
  coresight-nr-inports = <0>;

  qcom,hwevent-clks = "core_mmss_clk";
 };

 fuse: fuse@fc4be024 {
  compatible = "arm,coresight-fuse";
  reg = <0xfc4be024 0x8>;
  reg-names = "fuse-base";

  coresight-id = <39>;
  coresight-name = "coresight-fuse";
  coresight-nr-inports = <0>;
 };
};
# 78 "arch/arm/boot/dts/qcom/WI500Q_EVB2_msm8226.dtsi" 2
# 1 "arch/arm/boot/dts/qcom/msm8226-iommu-domains.dtsi" 1
# 13 "arch/arm/boot/dts/qcom/msm8226-iommu-domains.dtsi"
&soc {
 qcom,iommu-domains {
  compatible = "qcom,iommu-domains";

  venus_domain_ns: qcom,iommu-domain1 {
   label = "venus_ns";
   qcom,iommu-contexts = <&venus_ns>;
   qcom,virtual-addr-pool = <0x40000000 0x3f000000
        0x7f000000 0x1000000>;
  };

  venus_domain_cp: qcom,iommu-domain2 {
   label = "venus_cp";
   qcom,iommu-contexts = <&venus_cp>;
   qcom,virtual-addr-pool = <0x1000000 0x1f800000
        0x20800000 0x1f800000>;
   qcom,secure-domain;
  };
 };
};
# 79 "arch/arm/boot/dts/qcom/WI500Q_EVB2_msm8226.dtsi" 2
# 1 "arch/arm/boot/dts/qcom/msm8226-pinctrl.dtsi" 1
# 13 "arch/arm/boot/dts/qcom/msm8226-pinctrl.dtsi"
&soc {
 tlmm_pinmux: pinctrl@fd510000 {
  compatible = "qcom,msm-tlmm-8226", "qcom,msm-tlmm-8974";
  reg = <0xfd510000 0x4000>;


  gp: gp {
   qcom,num-pins = <117>;
   #qcom,pin-cells = <1>;


   msm_gpio: msm_gpio {
    compatible = "qcom,msm-tlmm-gp";
    gpio-controller;
    #gpio-cells = <2>;
    interrupt-controller;
    interrupt-cells = <2>;
    num_irqs = <117>;
   };
  };
  sdhc2_cd_pin {
   qcom,pins = <&gp 38>;
   qcom,num-grp-pins = <1>;
   label = "cd-gpio";
   sdhc2_cd_on: cd_on {
    drive-strength = <10>;
    bias-pull-up;
   };
   sdhc2_cd_off: cd_off {
    drive-strength = <2>;
    bias-disable;
   };
  };

  sdc: sdc {

   qcom,num-pins = <7>;



   #qcom,pin-cells = <1>;
  };

  pmx_sdc1_clk {
   qcom,pins = <&sdc 0>;
   qcom,num-grp-pins = <1>;
   label = "sdc1-clk";
   sdc1_clk_on: clk_on {
    bias-disable;
    drive-strength = <10>;
   };
   sdc1_clk_off: clk_off {
    bias-disable;
    drive-strength = <2>;
   };
  };

  pmx_sdc1_cmd {
   qcom,pins = <&sdc 1>;
   qcom,num-grp-pins = <1>;
   label = "sdc1-cmd";
   sdc1_cmd_on: cmd_on {
    bias-pull-up;
    drive-strength = <10>;
   };
   sdc1_cmd_off: cmd_off {
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  pmx_sdc1_data {
   qcom,pins = <&sdc 2>;
   qcom,num-grp-pins = <1>;
   label = "sdc1-data";
   sdc1_data_on: data_on {
    bias-pull-up;
    drive-strength = <10>;
   };
   sdc1_data_off: data_off {
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  pmx_sdc2_clk {
   qcom,pins = <&sdc 4>;
   qcom,num-grp-pins = <1>;
   label = "sdc2-clk";
   sdc2_clk_on: clk_on {
    bias-disable;
    drive-strength = <10>;
   };
   sdc2_clk_off: clk_off {
    bias-disable;
    drive-strength = <2>;
   };
  };

  pmx_sdc2_cmd {
   qcom,pins = <&sdc 5>;
   qcom,num-grp-pins = <1>;
   label = "sdc2-cmd";
   sdc2_cmd_on: cmd_on {
    bias-pull-up;
    drive-strength = <10>;
   };
   sdc2_cmd_off: cmd_off {
    bias-pull-up;
    drive-strength = <2>;
   };
  };

  pmx_sdc2_data {
   qcom,pins = <&sdc 6>;
   qcom,num-grp-pins = <1>;
   label = "sdc2-data";
   sdc2_data_on: data_on {
    bias-pull-up;
    drive-strength = <10>;
   };
   sdc2_data_off: data_off {
    bias-pull-up;
    drive-strength = <2>;
   };
  };
 };
};
# 80 "arch/arm/boot/dts/qcom/WI500Q_EVB2_msm8226.dtsi" 2
# 1 "arch/arm/boot/dts/qcom/msm-rdbg.dtsi" 1
# 13 "arch/arm/boot/dts/qcom/msm-rdbg.dtsi"
&soc {
 smp2pgpio_rdbg_2_in: qcom,smp2pgpio-rdbg-2-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "rdbg";
  qcom,remote-pid = <2>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_client_rdbg_2_in {
  compatible = "qcom,smp2pgpio_client_rdbg_2_in";
  gpios = <&smp2pgpio_rdbg_2_in 0 0>;
 };

 smp2pgpio_rdbg_2_out: qcom,smp2pgpio-rdbg-2-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "rdbg";
  qcom,remote-pid = <2>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_client_rdbg_2_out {
  compatible = "qcom,smp2pgpio_client_rdbg_2_out";
  gpios = <&smp2pgpio_rdbg_2_out 0 0>;
 };

 smp2pgpio_rdbg_1_in: qcom,smp2pgpio-rdbg-1-in {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "rdbg";
  qcom,remote-pid = <1>;
  qcom,is-inbound;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_client_rdbg_1_in {
  compatible = "qcom,smp2pgpio_client_rdbg_1_in";
  gpios = <&smp2pgpio_rdbg_1_in 0 0>;
 };

 smp2pgpio_rdbg_1_out: qcom,smp2pgpio-rdbg-1-out {
  compatible = "qcom,smp2pgpio";
  qcom,entry-name = "rdbg";
  qcom,remote-pid = <1>;
  gpio-controller;
  #gpio-cells = <2>;
  interrupt-controller;
  #interrupt-cells = <2>;
 };

 qcom,smp2pgpio_client_rdbg_1_out {
  compatible = "qcom,smp2pgpio_client_rdbg_1_out";
  gpios = <&smp2pgpio_rdbg_1_out 0 0>;
 };
};
# 81 "arch/arm/boot/dts/qcom/WI500Q_EVB2_msm8226.dtsi" 2

&soc {
 #address-cells = <1>;
 #size-cells = <1>;
 ranges;

 intc: interrupt-controller@f9000000 {
  compatible = "qcom,msm-qgic2";
  interrupt-controller;
  #interrupt-cells = <3>;
  reg = <0xF9000000 0x1000>,
        <0xF9002000 0x1000>;
 };

 msmgpio: gpio@fd510000 {
  compatible = "qcom,msm-gpio";
  interrupt-controller;
  #interrupt-cells = <2>;
  reg = <0xfd510000 0x4000>;
  gpio-controller;
  #gpio-cells = <2>;
  ngpio = <117>;
  interrupts = <0 208 0>;
  qcom,direct-connect-irqs = <8>;
 };

 qcom,mpm2-sleep-counter@fc4a3000 {
  compatible = "qcom,mpm2-sleep-counter";
  reg = <0xfc4a3000 0x1000>;
  clock-frequency = <32768>;
 };

 restart@fc4ab000 {
  compatible = "qcom,pshold";
  reg = <0xfc4ab000 0x4>;
 };

 timer {
  compatible = "arm,armv7-timer";
  interrupts = <1 2 0xf08>,
        <1 3 0xf08>,
        <1 4 0xf08>,
        <1 1 0xf08>;
  clock-frequency = <19200000>;
 };

 timer@f9020000 {
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;
  compatible = "arm,armv7-timer-mem";
  reg = <0xf9020000 0x1000>;
  clock-frequency = <19200000>;

  frame@f9021000 {
   frame-number = <0>;
   interrupts = <0 8 0x4>,
         <0 7 0x4>;
   reg = <0xf9021000 0x1000>,
         <0xf9022000 0x1000>;
  };

  frame@f9023000 {
   frame-number = <1>;
   interrupts = <0 9 0x4>;
   reg = <0xf9023000 0x1000>;
   status = "disabled";
  };

  frame@f9024000 {
   frame-number = <2>;
   interrupts = <0 10 0x4>;
   reg = <0xf9024000 0x1000>;
   status = "disabled";
  };

  frame@f9025000 {
   frame-number = <3>;
   interrupts = <0 11 0x4>;
   reg = <0xf9025000 0x1000>;
   status = "disabled";
  };

  frame@f9026000 {
   frame-number = <4>;
   interrupts = <0 12 0x4>;
   reg = <0xf9026000 0x1000>;
   status = "disabled";
  };

  frame@f9027000 {
   frame-number = <5>;
   interrupts = <0 13 0x4>;
   reg = <0xf9027000 0x1000>;
   status = "disabled";
  };

  frame@f9028000 {
   frame-number = <6>;
   interrupts = <0 14 0x4>;
   reg = <0xf9028000 0x1000>;
   status = "disabled";
  };
 };

 qcom,vidc@fdc00000 {
  compatible = "qcom,msm-vidc";
  reg = <0xfdc00000 0xff000>;
  interrupts = <0 44 0>;
  venus-supply = <&gdsc_venus>;
  qcom,clock-names = "core_clk", "iface_clk", "bus_clk";
  qcom,clock-configs = <0x3 0x0 0x0>;
  qcom,sw-power-collapse;
  qcom,load-freq-tbl = <352800 160000000 0xffffffff>,
   <244800 133330000 0xffffffff>,
   <108000 66700000 0xffffffff>;
  qcom,hfi = "venus";
  qcom,reg-presets = <0xE0024 0x0>,
   <0x80124 0x3>,
   <0xE0020 0x5555556>,
   <0x800B0 0x10101001>,
   <0x800B4 0x00101010>,
   <0x800C0 0x1010100f>,
   <0x800C4 0x00101010>,
   <0x800D0 0x00000010>,
   <0x800D4 0x00000010>,
   <0x800D8 0x00000707>;
  qcom,buffer-type-tz-usage-table = <0x1 0x1>,
   <0x6 0x2>,
   <0x7C0 0x3>;
  qcom,max-hw-load = <352800>;
  qcom,vidc-iommu-domains {
   qcom,domain-ns {
    qcom,vidc-domain-phandle = <&venus_domain_ns>;
    qcom,vidc-partition-buffer-types = <0x7ff>,
       <0x800>;
   };

   qcom,domain-cp {
    qcom,vidc-domain-phandle = <&venus_domain_cp>;
    qcom,vidc-partition-buffer-types = <0x6>,
       <0x7c1>;
   };
  };
  qcom,msm-bus-clients {
   qcom,msm-bus-client@0 {
    qcom,msm-bus,name = "venc-ddr";
    qcom,msm-bus,num-cases = <4>;
    qcom,msm-bus,num-paths = <1>;
    qcom,msm-bus,vectors-KBps =
     <63 512 0 0>,
     <63 512 129000 142000>,
     <63 512 384000 422000>,
     <63 512 866000 953000>;
    qcom,bus-configs = <0x1000414>;
   };

   qcom,msm-bus-client@1 {
    qcom,msm-bus,name = "vdec-ddr";
    qcom,msm-bus,num-cases = <4>;
    qcom,msm-bus,num-paths = <1>;
    qcom,msm-bus,vectors-KBps =
     <63 512 0 0>,
     <63 512 103000 134000>,
     <63 512 268000 348000>,
     <63 512 505000 657000>;
    qcom,bus-configs = <0x30fcfff>;
   };
  };
 };

 qcom,vidc {
  compatible = "qcom,msm-vidc";
  qcom,hfi = "q6";
  qcom,max-hw-load = <108000>;
 };

 qcom,wfd {
  compatible = "qcom,msm-wfd";
 };

 uart_2:serial@f991f000 {
  compatible = "qcom,msm-lsuart-v14";
  reg = <0xf991f000 0x1000>;
  interrupts = <0 109 0>;
  status = "disabled";
 };


 uart_3: serial@f9920000{
  compatible = "qcom,msm-hsuart-v14";
  reg = <0xf9920000 0x1000>, <0xf9904000 0x19000>;
  reg-names = "core_mem", "bam_mem";
  interrupts = <0 110 0>, <0 238 0>;
  interrupt-names = "core_irq","bam_irq";
  qcom,bam-tx-ep-pipe-index = <6>;
  qcom,bam-rx-ep-pipe-index = <7>;
  qcom,msm-obs = <1>;
  status = "ok";

  qcom,msm-bus,name = "blsp1_uart3";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <86 512 0 0>,
    <86 512 500 800>;
 };


 uart_5:serial@f9922000 {
  compatible = "qcom,msm-lsuart-v14";
  reg = <0xf9922000 0x1000>;
  interrupts = <0 112 0>;
  status = "ok";

  qcom,msm-bus,name = "blsp1_uart5";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
   <86 512 0 0>,
   <86 512 500 800>;
 };
 aliases {
  serial2 = &uart_5;
 };

 qcom,msm-imem@fe805000 {
  compatible = "qcom,msm-imem";
  reg = <0xfe805000 0x1000>;
  ranges = <0x0 0xfe805000 0x1000>;
  #address-cells = <1>;
  #size-cells = <1>;

  download_mode@0 {
   compatible = "qcom,msm-imem-download_mode";
   reg = <0x0 8>;
  };

  mem_dump_table@14 {
   compatible = "qcom,msm-imem-mem_dump_table";
   reg = <0x14 4>;
  };

  restart_reason@65c {
   compatible = "qcom,msm-imem-restart_reason";
   reg = <0x65c 4>;
  };

  boot_stats@6b0 {
   compatible = "qcom,msm-imem-boot_stats";
   reg = <0x6b0 32>;
  };

  pil@94c {
   compatible = "qcom,msm-imem-pil";
   reg = <0x94c 200>;
  };

  emergency_download_mode@fe0 {
   compatible = "qcom,msm-imem-emergency_download_mode";
   reg = <0xfe0 12>;
  };
 };

 qcom,sps@f9984000 {
  compatible = "qcom,msm_sps";
  reg = <0xf9984000 0x15000>,
        <0xf9999000 0xb000>;
  interrupts = <0 94 0>;
 };

 qcom,usbbam@f9a44000 {
  compatible = "qcom,usb-bam-msm";
  reg = <0xf9a44000 0x11000>;
  reg-names = "hsusb";
  interrupts = <0 135 0>;
  interrupt-names = "hsusb";
  qcom,usb-bam-num-pipes = <16>;
  qcom,usb-bam-fifo-baseaddr = <0xfe803000>;
  qcom,ignore-core-reset-ack;
  qcom,disable-clk-gating;

  qcom,pipe0 {
   label = "hsusb-qdss-in-0";
   qcom,usb-bam-mem-type = <3>;
   qcom,bam-type = <1>;
   qcom,dir = <1>;
   qcom,pipe-num = <0>;
   qcom,peer-bam = <1>;
   qcom,src-bam-physical-address = <0xfc37c000>;
   qcom,src-bam-pipe-index = <0>;
   qcom,dst-bam-physical-address = <0xf9a44000>;
   qcom,dst-bam-pipe-index = <2>;
   qcom,data-fifo-offset = <0x0>;
   qcom,data-fifo-size = <0x600>;
   qcom,descriptor-fifo-offset = <0x600>;
   qcom,descriptor-fifo-size = <0x200>;
  };
 };

        usb_otg: usb@f9a55000 {
  compatible = "qcom,hsusb-otg";
  reg = <0xf9a55000 0x400>;
  interrupts = <0 134 0>, <0 140 0>;
  interrupt-names = "core_irq", "async_irq";
  hsusb_vdd_dig-supply = <&pm8226_s1_corner>;
  HSUSB_1p8-supply = <&pm8226_l10>;
  HSUSB_3p3-supply = <&pm8226_l20>;
  qcom,vdd-voltage-level = <1 5 7>;

  qcom,hsusb-otg-phy-init-seq =
   <0x44 0x80 0x68 0x81 0x24 0x82 0x13 0x83 0xffffffff>;
  qcom,hsusb-otg-phy-type = <2>;
  qcom,hsusb-otg-mode = <1>;
  qcom,hsusb-otg-otg-control = <2>;
  qcom,hsusb-otg-disable-reset;
  qcom,dp-manual-pullup;
  qcom,usbin-vadc = <&pm8226_vadc>;

  qcom,msm-bus,name = "usb";
  qcom,msm-bus,num-cases = <3>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <87 512 0 0>,
    <87 512 60000 960000>,
    <87 512 6000 6000>;
 };

 android_usb: android_usb@fe8050c8 {
  compatible = "qcom,android-usb";
  reg = <0xfe8050c8 0xc8>;
  qcom,pm-qos-latency = <2 1001 12701>;
  qcom,streaming-func = "rndis";
  qcom,android-usb-uicc-nluns = /bits/ 8 <1>;
 };

 smsc_hub: hsic_hub {
  status = "disabled";
  compatible = "qcom,hsic-smsc-hub";
  smsc,model-id = <0>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges;

  hsic_host: hsic@f9a00000 {
   compatible = "qcom,hsic-host";
   reg = <0xf9a00000 0x400>;
   #address-cells = <0>;
   interrupt-parent = <&hsic_host>;
   interrupts = <0 1 2>;
   #interrupt-cells = <1>;
   interrupt-map-mask = <0xffffffff>;
   interrupt-map = <0 &intc 0 136 0
    1 &intc 0 148 0
    2 &msmgpio 115 0x8>;
   interrupt-names = "core_irq", "async_irq", "wakeup";
   hsic_vdd_dig-supply = <&pm8226_s1_corner>;
   HSIC_GDSC-supply = <&gdsc_usb_hsic>;
   hsic,strobe-gpio = <&msmgpio 115 0x00>;
   hsic,data-gpio = <&msmgpio 116 0x00>;
   hsic,ignore-cal-pad-config;
   hsic,strobe-pad-offset = <0x2050>;
   hsic,data-pad-offset = <0x2054>;
   qcom,phy-susp-sof-workaround;
   hsic,vdd-voltage-level = <1 5 7>;
   qcom,disable-internal-clk-gating;

   qcom,msm-bus,name = "hsic";
   qcom,msm-bus,num-cases = <2>;
   qcom,msm-bus,num-paths = <1>;
   qcom,msm-bus,vectors-KBps =
    <85 512 0 0>,
    <85 512 40000 160000>;
  };
 };

 wcd9xxx_intc: wcd9xxx-irq {
  compatible = "qcom,wcd9xxx-irq";
  interrupt-controller;
  #interrupt-cells = <1>;
  interrupt-parent = <&msmgpio>;
  interrupts = <68 0>;
  interrupt-names = "cdc-int";
 };

 slim_msm: slim@fe12f000 {
  cell-index = <1>;
  compatible = "qcom,slim-ngd";
  reg = <0xfe12f000 0x35000>,
     <0xfe104000 0x20000>;
  reg-names = "slimbus_physical", "slimbus_bam_physical";
  interrupts = <0 163 0>, <0 164 0>;
  interrupt-names = "slimbus_irq", "slimbus_bam_irq";
  status = "disabled";

  tapan_codec {
   compatible = "qcom,tapan-slim-pgd";
   elemental-addr = [00 01 E0 00 17 02];

   interrupt-parent = <&wcd9xxx_intc>;
   interrupts = <0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16
     17 18 19 20 21 22 23 24 25 26 27 28>;
   qcom,cdc-reset-gpio = <&msmgpio 72 0>;

   cdc-vdd-buck-supply = <&pm8226_s4>;
   qcom,cdc-vdd-buck-voltage = <1800000 2150000>;
   qcom,cdc-vdd-buck-current = <650000>;

   cdc-vdd-h-supply = <&pm8226_l6>;
   qcom,cdc-vdd-h-voltage = <1800000 1800000>;
   qcom,cdc-vdd-h-current = <25000>;

   cdc-vdd-px-supply = <&pm8226_l6>;
   qcom,cdc-vdd-px-voltage = <1800000 1800000>;
   qcom,cdc-vdd-px-current = <25000>;

   cdc-vdd-cx-supply = <&pm8226_l4>;
   qcom,cdc-vdd-cx-voltage = <1200000 1200000>;
   qcom,cdc-vdd-cx-current = <2000>;

   cdc-vdd-buckhelper-supply = <&pm8226_l25>;
   qcom,cdc-vdd-buckhelper-voltage = <1775000 2125000>;
   qcom,cdc-vdd-buckhelper-current = <10000>;

   qcom,cdc-static-supplies = "cdc-vdd-h",
         "cdc-vdd-px",
         "cdc-vdd-cx";

   qcom,cdc-cp-supplies = "cdc-vdd-buck",
      "cdc-vdd-buckhelper";

   qcom,cdc-micbias-ldoh-v = <0x3>;
   qcom,cdc-micbias-cfilt1-mv = <1800>;
   qcom,cdc-micbias-cfilt2-mv = <2700>;
   qcom,cdc-micbias-cfilt3-mv = <1800>;

   qcom,cdc-micbias1-cfilt-sel = <0x0>;
   qcom,cdc-micbias2-cfilt-sel = <0x1>;
   qcom,cdc-micbias3-cfilt-sel = <0x2>;

   qcom,cdc-mclk-clk-rate = <9600000>;
   qcom,cdc-slim-ifd = "tapan-slim-ifd";
   qcom,cdc-slim-ifd-elemental-addr = [00 00 E0 00 17 02];
  };
 };

 qcom,msm-adsp-loader {
  compatible = "qcom,adsp-loader";
  qcom,adsp-state = <0>;
 };

 sound {
  compatible = "qcom,msm8226-audio-tapan";
  qcom,model = "msm8226-tapan-snd-card";
  qcom,tapan-mclk-clk-freq = <9600000>;
  qcom,pri-mi2s-gpio-en = <&msmgpio 60 0>;
  qcom,pri-mi2s-gpio-sck = <&msmgpio 63 0>;
  qcom,pri-mi2s-gpio-ws = <&msmgpio 64 0>;
  qcom,pri-mi2s-gpio-din = <&msmgpio 65 0>;
  qcom,prim-auxpcm-gpio-clk = <&msmgpio 63 0>;
  qcom,prim-auxpcm-gpio-sync = <&msmgpio 64 0>;
  qcom,prim-auxpcm-gpio-din = <&msmgpio 65 0>;
  qcom,prim-auxpcm-gpio-dout = <&msmgpio 66 0>;
  qcom,prim-auxpcm-gpio-set = "prim-gpio-prim";
  DMIC-supply = <&pm8226_l23>;
 };

 qcom,msm-pcm {
  compatible = "qcom,msm-pcm-dsp";
  qcom,msm-pcm-dsp-id = <0>;
 };

 qcom,msm-pcm-routing {
  compatible = "qcom,msm-pcm-routing";
 };


 rfkill {
               compatible = "bcm,bcm-rfkill";
        status = "ok";
 };


 qcom,msm-pcm-low-latency {
  compatible = "qcom,msm-pcm-dsp";
  qcom,msm-pcm-dsp-id = <1>;
  qcom,msm-pcm-low-latency;
  qcom,latency-level = "regular";
 };

 qcom,msm-pcm-lpa {
  compatible = "qcom,msm-pcm-lpa";
 };

 qcom,msm-compr-dsp {
  compatible = "qcom,msm-compr-dsp";
 };

 qcom,msm-compress-dsp {
  compatible = "qcom,msm-compress-dsp";
 };

 qcom,msm-voip-dsp {
  compatible = "qcom,msm-voip-dsp";
 };

 qcom,msm-pcm-voice {
  compatible = "qcom,msm-pcm-voice";
 };

 qcom,msm-stub-codec {
  compatible = "qcom,msm-stub-codec";
 };

 qcom,msm-dai-fe {
  compatible = "qcom,msm-dai-fe";
 };

 qcom,msm-pcm-afe {
  compatible = "qcom,msm-pcm-afe";
 };

 qcom,msm-dai-q6-hdmi {
  compatible = "qcom,msm-dai-q6-hdmi";
  qcom,msm-dai-q6-dev-id = <8>;
 };

 qcom,msm-lsm-client {
  compatible = "qcom,msm-lsm-client";
 };

 qcom,msm-pcm-loopback {
  compatible = "qcom,msm-pcm-loopback";
 };

 qcom,msm-dai-q6 {
  compatible = "qcom,msm-dai-q6";
  qcom,msm-dai-q6-sb-0-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16384>;
  };

  qcom,msm-dai-q6-sb-0-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16385>;
  };

  qcom,msm-dai-q6-sb-1-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16386>;
  };

  qcom,msm-dai-q6-sb-1-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16387>;
  };

  qcom,msm-dai-q6-sb-3-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16390>;
  };

  qcom,msm-dai-q6-sb-3-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16391>;
  };

  qcom,msm-dai-q6-sb-4-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16392>;
  };

  qcom,msm-dai-q6-sb-4-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16393>;
  };

  qcom,msm-dai-q6-sb-5-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <16395>;
  };

  qcom,msm-dai-q6-bt-sco-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <12288>;
  };

  qcom,msm-dai-q6-bt-sco-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <12289>;
  };

  qcom,msm-dai-q6-int-fm-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <12292>;
  };

  qcom,msm-dai-q6-int-fm-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <12293>;
  };

  qcom,msm-dai-q6-be-afe-pcm-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <224>;
  };

  qcom,msm-dai-q6-be-afe-pcm-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <225>;
  };

  qcom,msm-dai-q6-afe-proxy-rx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <241>;
  };

  qcom,msm-dai-q6-afe-proxy-tx {
   compatible = "qcom,msm-dai-q6-dev";
   qcom,msm-dai-q6-dev-id = <240>;
  };

                qcom,msm-dai-q6-incall-record-rx {
                        compatible = "qcom,msm-dai-q6-dev";
                        qcom,msm-dai-q6-dev-id = <32771>;
                };

                qcom,msm-dai-q6-incall-record-tx {
                        compatible = "qcom,msm-dai-q6-dev";
                        qcom,msm-dai-q6-dev-id = <32772>;
                };

                qcom,msm-dai-q6-incall-music-rx {
                        compatible = "qcom,msm-dai-q6-dev";
                        qcom,msm-dai-q6-dev-id = <32773>;
                };

                qcom,msm-dai-q6-incall-music-2-rx {
                        compatible = "qcom,msm-dai-q6-dev";
                        qcom,msm-dai-q6-dev-id = <32770>;
                };
 };


 qcom,msm-dai-mi2s {
  compatible = "qcom,msm-dai-mi2s";
  qcom,msm-dai-q6-mi2s-pri {
   compatible = "qcom,msm-dai-q6-mi2s";
   qcom,msm-dai-q6-mi2s-dev-id = <0>;
   qcom,msm-mi2s-rx-lines = <0>;
   qcom,msm-mi2s-tx-lines = <1>;
  };
 };

 qcom,msm-pcm-hostless {
  compatible = "qcom,msm-pcm-hostless";
 };

 qcom,msm-pri-auxpcm {
  compatible = "qcom,msm-auxpcm-dev";
  qcom,msm-cpudai-auxpcm-mode = <0>, <0>;
  qcom,msm-cpudai-auxpcm-sync = <1>, <1>;
  qcom,msm-cpudai-auxpcm-frame = <5>, <4>;
  qcom,msm-cpudai-auxpcm-quant = <2>, <2>;
  qcom,msm-cpudai-auxpcm-num-slots = <1>, <1>;
  qcom,msm-cpudai-auxpcm-slot-mapping = <1>, <1>;
  qcom,msm-cpudai-auxpcm-data = <0>, <0>;
  qcom,msm-cpudai-auxpcm-pcm-clk-rate = <2048000>, <2048000>;
  qcom,msm-auxpcm-interface = "primary";
 };

 qcom,msm-ssc-sensors {
  compatible = "qcom,msm-ssc-sensors";
 };

 qcom,wdt@f9017000 {
  compatible = "qcom,msm-watchdog";
  reg = <0xf9017000 0x1000>;
  reg-names = "wdt-base";
  interrupts = <0 3 0>, <0 4 0>;
  qcom,bark-time = <11000>;
  qcom,pet-time = <10000>;
  qcom,ipi-ping;
 };

 qcom,smem@fa00000 {
  compatible = "qcom,smem";
  reg = <0xfa00000 0x100000>,
   <0xf9011000 0x1000>,
   <0xfc428000 0x4000>,
   <0xfe802ff0 0x8>;
  reg-names = "smem", "irq-reg-base", "aux-mem1", "smem_targ_info_imem";
  qcom,mpu-enabled;

  qcom,smd-modem {
   compatible = "qcom,smd";
   qcom,smd-edge = <0>;
   qcom,smd-irq-offset = <0x8>;
   qcom,smd-irq-bitmask = <0x1000>;
   interrupts = <0 25 1>;
   label = "modem";
  };

  qcom,smsm-modem {
   compatible = "qcom,smsm";
   qcom,smsm-edge = <0>;
   qcom,smsm-irq-offset = <0x8>;
   qcom,smsm-irq-bitmask = <0x2000>;
   interrupts = <0 26 1>;
  };

  qcom,smd-adsp {
   compatible = "qcom,smd";
   qcom,smd-edge = <1>;
   qcom,smd-irq-offset = <0x8>;
   qcom,smd-irq-bitmask = <0x100>;
   interrupts = <0 156 1>;
   label = "adsp";
  };

  qcom,smsm-adsp {
   compatible = "qcom,smsm";
   qcom,smsm-edge = <1>;
   qcom,smsm-irq-offset = <0x8>;
   qcom,smsm-irq-bitmask = <0x200>;
   interrupts = <0 157 1>;
  };

  qcom,smd-wcnss {
   compatible = "qcom,smd";
   qcom,smd-edge = <6>;
   qcom,smd-irq-offset = <0x8>;
   qcom,smd-irq-bitmask = <0x20000>;
   interrupts = <0 142 1>;
   label = "wcnss";
  };

  qcom,smsm-wcnss {
   compatible = "qcom,smsm";
   qcom,smsm-edge = <6>;
   qcom,smsm-irq-offset = <0x8>;
   qcom,smsm-irq-bitmask = <0x80000>;
   interrupts = <0 144 1>;
  };

  qcom,smd-rpm {
   compatible = "qcom,smd";
   qcom,smd-edge = <15>;
   qcom,smd-irq-offset = <0x8>;
   qcom,smd-irq-bitmask = <0x1>;
   interrupts = <0 168 1>;
   label = "rpm";
   qcom,irq-no-suspend;
   qcom,not-loadable;
  };
 };

 rpm_bus: qcom,rpm-smd {
  compatible = "qcom,rpm-smd";
  rpm-channel-name = "rpm_requests";
  rpm-channel-type = <15>;
 };

 qcom,bcl {
  compatible = "qcom,bcl";
 };

 sdhc_1: sdhci@f9824900 {
  compatible = "qcom,sdhci-msm";
  reg = <0xf9824900 0x11c>, <0xf9824000 0x800>;
  reg-names = "hc_mem", "core_mem";

  interrupts = <0 123 0>, <0 138 0>;
  interrupt-names = "hc_irq", "pwr_irq";

  qcom,bus-width = <8>;

  qcom,cpu-dma-latency-us = <701>;
  qcom,msm-bus,name = "sdhc1";
  qcom,msm-bus,num-cases = <8>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps = <78 512 0 0>,
    <78 512 1600 3200>,
    <78 512 80000 160000>,
    <78 512 100000 200000>,
    <78 512 200000 400000>,
    <78 512 400000 800000>,
    <78 512 400000 800000>,
    <78 512 2048000 4096000>;
  qcom,bus-bw-vectors-bps = <0 400000 20000000 25000000 50000000
      100000000 200000000 4294967295>;

  pinctrl-names = "active", "sleep";
  pinctrl-0 = <&sdc1_clk_on &sdc1_cmd_on &sdc1_data_on>;
  pinctrl-1 = <&sdc1_clk_off &sdc1_cmd_off &sdc1_data_off>;

  status = "disabled";
 };

 sdhc_2: sdhci@f98a4900 {
  compatible = "qcom,sdhci-msm";
  reg = <0xf98a4900 0x11c>, <0xf98a4000 0x800>;
  reg-names = "hc_mem", "core_mem";

  interrupts = <0 125 0>, <0 221 0>;
  interrupt-names = "hc_irq", "pwr_irq";

  qcom,bus-width = <4>;

  qcom,cpu-dma-latency-us = <701>;
  qcom,msm-bus,name = "sdhc2";
  qcom,msm-bus,num-cases = <8>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps = <81 512 0 0>,
    <81 512 1600 3200>,
    <81 512 80000 160000>,
    <81 512 100000 200000>,
    <81 512 200000 400000>,
    <81 512 400000 800000>,
    <81 512 400000 800000>,
    <81 512 2048000 4096000>;
  qcom,bus-bw-vectors-bps = <0 400000 20000000 25000000 50000000
      100000000 200000000 4294967295>;

  pinctrl-names = "active", "sleep";
  pinctrl-0 = <&sdc2_clk_on &sdc2_cmd_on &sdc2_data_on &sdhc2_cd_on>;
  pinctrl-1 = <&sdc2_clk_off &sdc2_cmd_off &sdc2_data_off &sdhc2_cd_off>;

  status = "disabled";
 };

 sdhc_3: sdhci@f9864900 {
  compatible = "qcom,sdhci-msm";
  reg = <0xf9864900 0x11c>, <0xf9864000 0x800>;
  reg-names = "hc_mem", "core_mem";

  qcom,cpu-dma-latency-us = <701>;
  qcom,bus-width = <4>;
  gpios = <&msmgpio 44 0>,
   <&msmgpio 43 0>,
   <&msmgpio 42 0>,
   <&msmgpio 41 0>,
   <&msmgpio 40 0>,
   <&msmgpio 39 0>;
  qcom,gpio-names = "CLK", "CMD", "DAT0", "DAT1", "DAT2", "DAT3";

  qcom,clk-rates = <400000 20000000 25000000 50000000 100000000>;

  qcom,msm-bus,name = "sdhc3";
  qcom,msm-bus,num-cases = <8>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps = <79 512 0 0>,
    <79 512 1600 3200>,
    <79 512 80000 160000>,
    <79 512 100000 200000>,
    <79 512 200000 400000>,
    <79 512 400000 800000>,
    <79 512 400000 800000>,
    <79 512 2048000 4096000>;
  qcom,bus-bw-vectors-bps = <0 400000 20000000 25000000 50000000
      100000000 200000000 4294967295>;

  #address-cells = <0>;
  interrupt-parent = <&sdhc_3>;
  interrupts = <0 1 2>;
  #interrupt-cells = <1>;
  interrupt-map-mask = <0xffffffff>;
  interrupt-map = <0 &intc 0 127 0
         1 &intc 0 224 0
         2 &msmgpio 41 0x8>;
  interrupt-names = "hc_irq", "pwr_irq", "sdiowakeup_irq";

  status = "disabled";
 };

 spmi_bus: qcom,spmi@fc4c0000 {
  cell-index = <0>;
  compatible = "qcom,spmi-pmic-arb";
  reg-names = "core", "intr", "cnfg";
  reg = <0xfc4cf000 0x1000>,
        <0Xfc4cb000 0x1000>,
        <0Xfc4ca000 0x1000>;


  interrupts = <0 190 0>, <0 187 0>;
  qcom,pmic-arb-ee = <0>;
  qcom,pmic-arb-channel = <0>;
 };

 i2c_2: i2c@f9924000 {
  cell-index = <2>;
  compatible = "qcom,i2c-qup";
  reg = <0xf9924000 0x1000>;
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "qup_phys_addr";
  interrupts = <0 96 0>;
  interrupt-names = "qup_err_intr";
  qcom,i2c-bus-freq = <400000>;
  qcom,i2c-src-freq = <19200000>;
  qcom,sda-gpio = <&msmgpio 6 0>;
  qcom,scl-gpio = <&msmgpio 7 0>;
  qcom,master-id = <86>;
 };

 i2c@f9927000 {
  cell-index = <5>;
  compatible = "qcom,i2c-qup";
  #address-cells = <1>;
  #size-cells = <0>;
  reg-names = "qup_phys_addr";
  reg = <0xf9927000 0x1000>;
  interrupt-names = "qup_err_intr";
  interrupts = <0 99 0>;
  qcom,i2c-bus-freq = <384000>;
  qcom,i2c-src-freq = <19200000>;
  qcom,sda-gpio = <&msmgpio 18 0>;
  qcom,scl-gpio = <&msmgpio 19 0>;
  qcom,master-id = <86>;
 };

 clock_gcc: qcom,gcc@fc400000 {
  compatible = "qcom,gcc-8226";
  reg = <0xfc400000 0x4000>,
   <0xfd8c0000 0x40000>,
   <0xfe000000 0x40000>,
   <0xf9011000 0x1000>,
   <0xf9016000 0x40>;
  reg-names = "cc_base", "mmss_base", "lpass_base",
    "meas", "apcs_base";
  vdd_dig-supply = <&pm8226_s1_corner>;
  vdd_sr2_pll-supply = <&pm8226_l8_ao>;
  vdd_sr2_dig-supply = <&pm8226_s1_corner_ao>;
 };

 qcom,clock-a7@f9011050 {
  compatible = "qcom,clock-a7-8226";
  reg = <0xf9011050 0x8>;
  reg-names = "rcg-base";
  clock-names = "clk-4", "clk-5";
  qcom,speed0-bin-v0 =
   < 0 0>,
   < 384000000 1>,
   < 787200000 2>,
   <1190400000 3>;

  cpu-vdd-supply = <&apc_vreg_corner>;
 };

 cpubw: qcom,cpubw {
  compatible = "qcom,devbw";
  governor = "cpufreq";
  qcom,src-dst-ports = <1 512>;
  qcom,active-only;
  qcom,bw-tbl =
   < 1525 >,
   < 2441 >,
   < 3051 >,
   < 4066 >;
 };

 devfreq-cpufreq {
  cpubw-cpufreq {
   target-dev = <&cpubw>;
   cpu-to-dev-map =
    < 787200 1525 >,
    < 1785600 4066 >;
  };
 };

 qcom,msm-cpufreq@0 {
  reg = <0 4>;
  compatible = "qcom,msm-cpufreq";
  qcom,cpufreq-table =
   < 300000 >,
   < 384000 >,
   < 600000 >,
   < 787200 >;
 };

 qcom,ocmem@fdd00000 {
  compatible = "qcom,msm-ocmem";
  reg = <0xfdd00000 0x2000>,
        <0xfdd02000 0x2000>,
        <0xfe039000 0x400>,
        <0xfec00000 0x20000>;
  reg-names = "ocmem_ctrl_physical", "dm_ctrl_physical", "br_ctrl_physical", "ocmem_physical";
  interrupts = <0 76 0 0 77 0>;
  interrupt-names = "ocmem_irq", "dm_irq";
  qcom,ocmem-num-regions = <0x1>;
  qcom,ocmem-num-macros = <0x2>;
  qcom,resource-type = <0x706d636f>;
  #address-cells = <1>;
  #size-cells = <1>;
  ranges = <0x0 0xfec00000 0x20000>;

  partition@0 {
   reg = <0x0 0x20000>;
   qcom,ocmem-part-name = "graphics";
   qcom,ocmem-part-min = <0x20000>;
  };
 };

 venus_pil: qcom,venus@fdce0000 {
  compatible = "qcom,pil-tz-generic";
  reg = <0xfdce0000 0x4000>;

  vdd-supply = <&gdsc_venus>;
  qcom,proxy-reg-names = "vdd";
  clock-names = "core_clk", "iface_clk", "bus_clk", "mem_clk",
    "scm_core_clk", "scm_iface_clk", "scm_bus_clk",
    "scm_core_clk_src";
  qcom,proxy-clock-names = "core_clk", "iface_clk", "bus_clk",
     "mem_clk", "scm_core_clk",
     "scm_iface_clk", "scm_bus_clk",
     "scm_core_clk_src";
  qcom,scm_core_clk_src-freq = <50000000>;

  qcom,msm-bus,name = "pil-venus";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <63 512 0 0>,
    <63 512 0 304000>;

  qcom,pas-id = <9>;
  qcom,proxy-timeout-ms = <5000>;
  qcom,firmware-name = "venus";
  linux,contiguous-region = <&adsp_venus_mem>;
 };

 lpass_pil: qcom,lpass@fe200000 {
  compatible = "qcom,pil-tz-generic";
  reg = <0xfe200000 0x00100>;
  interrupts = <0 162 1>;

  vdd_cx-supply = <&pm8226_s1_corner>;
  qcom,proxy-reg-names = "vdd_cx";
  qcom,vdd_cx-uV-uA = <7 100000>;

  clock-names = "bus_clk", "xo", "scm_core_clk", "scm_iface_clk",
    "scm_bus_clk", "scm_core_clk_src";
  qcom,active-clock-names = "bus_clk";
  qcom,proxy-clock-names = "xo", "scm_core_clk", "scm_iface_clk",
     "scm_bus_clk", "scm_core_clk_src";
  qcom,scm_core_clk_src-freq = <50000000>;

  qcom,pas-id = <1>;
  qcom,proxy-timeout-ms = <10000>;
  qcom,smem-id = <423>;
  qcom,sysmon-id = <1>;
  qcom,firmware-name = "adsp";


  qcom,gpio-err-fatal = <&smp2pgpio_ssr_smp2p_2_in 0 0>;
  qcom,gpio-proxy-unvote = <&smp2pgpio_ssr_smp2p_2_in 2 0>;
  qcom,gpio-err-ready = <&smp2pgpio_ssr_smp2p_2_in 1 0>;
  qcom,gpio-stop-ack = <&smp2pgpio_ssr_smp2p_2_in 3 0>;


  qcom,gpio-force-stop = <&smp2pgpio_ssr_smp2p_2_out 0 0>;
  linux,contiguous-region = <&adsp_venus_mem>;
 };

 modem_pil: qcom,mss@fc880000 {
  compatible = "qcom,pil-q6v5-mss";
  reg = <0xfc880000 0x100>,
        <0xfd485000 0x400>,
        <0xfc820000 0x020>,
        <0xfc401680 0x004>,
        <0xfd485194 0x4>;
  reg-names = "qdsp6_base", "halt_base", "rmb_base",
       "restart_reg", "cxrail_bhs_reg";

  interrupts = <0 24 1>;
  vdd_cx-supply = <&pm8226_s1_corner>;
  vdd_mx-supply = <&pm8226_l3>;
  vdd_mx-uV = <1050000>;
  vdd_pll-supply = <&pm8226_l8>;
  qcom,vdd_pll = <1800000>;

  qcom,firmware-name = "modem";
  qcom,pil-self-auth;
  qcom,mba-image-is-not-elf;
  qcom,sysmon-id = <0>;


  qcom,gpio-err-fatal = <&smp2pgpio_ssr_smp2p_1_in 0 0>;
  qcom,gpio-err-ready = <&smp2pgpio_ssr_smp2p_1_in 1 0>;
  qcom,gpio-proxy-unvote = <&smp2pgpio_ssr_smp2p_1_in 2 0>;
  qcom,gpio-stop-ack = <&smp2pgpio_ssr_smp2p_1_in 3 0>;


  qcom,gpio-force-stop = <&smp2pgpio_ssr_smp2p_1_out 0 0>;
  linux,contiguous-region = <&modem_mem>;
 };

 tsens: tsens@fc4a8000 {
  compatible = "qcom,msm8x26-tsens";
  reg = <0xfc4a8000 0x2000>,
        <0xfc4bc000 0x1000>;
  reg-names = "tsens_physical", "tsens_eeprom_physical";
  interrupts = <0 184 0>;
  qcom,sensors = <4>;
  qcom,slope = <2901 2846 3038 2955>;
 };

 qcom,msm-thermal {
  compatible = "qcom,msm-thermal";
  qcom,sensor-id = <0>;
  qcom,poll-ms = <250>;
  qcom,limit-temp = <60>;
  qcom,temp-hysteresis = <10>;
  qcom,freq-step = <2>;
  qcom,freq-control-mask = <0xf>;
  qcom,core-limit-temp = <80>;
  qcom,core-temp-hysteresis = <10>;
  qcom,core-control-mask = <0xe>;
  qcom,hotplug-temp = <110>;
  qcom,hotplug-temp-hysteresis = <20>;
  qcom,cpu-sensors = "tsens_tz_sensor5", "tsens_tz_sensor5",
    "tsens_tz_sensor2", "tsens_tz_sensor2";
  qcom,vdd-restriction-temp = <5>;
  qcom,vdd-restriction-temp-hysteresis = <10>;
  vdd-dig-supply = <&pm8226_s1_floor_corner>;

  qcom,vdd-dig-rstr{
   qcom,vdd-rstr-reg = "vdd-dig";
   qcom,levels = <5 7 7>;
   qcom,min-level = <1>;
  };

  qcom,vdd-apps-rstr{
   qcom,vdd-rstr-reg = "vdd-apps";
   qcom,levels = <600000 787200 998400>;
   qcom,freq-req;
  };
 };

 qcom,bam_dmux@fc834000 {
  compatible = "qcom,bam_dmux";
  reg = <0xfc834000 0x7000>;
  interrupts = <0 29 1>;
 };

 qcom,msm-rtb {
  compatible = "qcom,msm-rtb";
  qcom,rtb-size = <0x100000>;
 };

 qcom,msm-rng@f9bff000 {
                compatible = "qcom,msm-rng";
                reg = <0xf9bff000 0x200>;
                qcom,msm-rng-iface-clk;
                qcom,msm-bus,name = "msm-rng-noc";
                qcom,msm-bus,num-cases = <2>;
                qcom,msm-bus,num-paths = <1>;
                qcom,msm-bus,vectors-KBps =
                                <54 618 0 0>,
                                <54 618 0 800>;
 };

 qcom,tz-log@fe805720 {
  compatible = "qcom,tz-log";
  reg = <0x0fe805720 0x1000>;
 };

 jtag_fuse: jtagfuse@fc4be024 {
  compatible = "qcom,jtag-fuse";
  reg = <0xfc4be024 0x8>;
  reg-names = "fuse-base";
 };

 jtag_mm0: jtagmm@fc33c000 {
  compatible = "qcom,jtag-mm";
  reg = <0xfc33c000 0x1000>,
        <0xfc330000 0x1000>;
  reg-names = "etm-base","debug-base";

  qcom,coresight-jtagmm-cpu = <&CPU0>;
 };

 jtag_mm1: jtagmm@fc33d000 {
  compatible = "qcom,jtag-mm";
  reg = <0xfc33d000 0x1000>,
        <0xfc332000 0x1000>;
  reg-names = "etm-base","debug-base";

  qcom,coresight-jtagmm-cpu = <&CPU1>;
 };

 jtag_mm2: jtagmm@fc33e000 {
  compatible = "qcom,jtag-mm";
  reg = <0xfc33e000 0x1000>,
        <0xfc334000 0x1000>;
  reg-names = "etm-base","debug-base";

  qcom,coresight-jtagmm-cpu = <&CPU2>;
 };

 jtag_mm3: jtagmm@fc33f000 {
  compatible = "qcom,jtag-mm";
  reg = <0xfc33f000 0x1000>,
        <0xfc336000 0x1000>;
  reg-names = "etm-base","debug-base";

  qcom,coresight-jtagmm-cpu = <&CPU3>;
 };

 qcom,ipc-spinlock@fd484000 {
  compatible = "qcom,ipc-spinlock-sfpb";
  reg = <0xfd484000 0x400>;
  qcom,num-locks = <8>;
 };

 qcom,qcrypto@fd404000 {
  compatible = "qcom,qcrypto";
                reg = <0xfd400000 0x20000>,
                        <0xfd404000 0x8000>;
  reg-names = "crypto-base","crypto-bam-base";
  interrupts = <0 207 0>;
  qcom,bam-pipe-pair = <2>;
  qcom,ce-hw-instance = <0>;
  qcom,ce-device = <0>;
  qcom,ce-hw-shared;
  qcom,msm-bus,name = "qcrypto-noc";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,active-only = <0>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <55 512 0 0>,
    <55 512 3936000 393600>;
 };

        qcom,qcedev@fd400000 {
  compatible = "qcom,qcedev";
  reg = <0xfd400000 0x20000>,
   <0xfd404000 0x8000>;
  reg-names = "crypto-base","crypto-bam-base";
  interrupts = <0 207 0>;
  qcom,bam-pipe-pair = <1>;
  qcom,ce-hw-instance = <0>;
  qcom,ce-device = <0>;
  qcom,ce-hw-shared;
  qcom,msm-bus,name = "qcedev-noc";
  qcom,msm-bus,num-cases = <2>;
  qcom,msm-bus,active-only = <0>;
  qcom,msm-bus,num-paths = <1>;
  qcom,msm-bus,vectors-KBps =
    <55 512 0 0>,
    <55 512 3936000 393600>;
 };

 cpu-pmu {
  compatible = "arm,cortex-a7-pmu";
  qcom,irq-is-percpu;
  interrupts = <1 7 0xf00>;
 };

 bimc_sharedmem {
  compatible = "qcom,sharedmem-uio";
  reg = <0xfc380000 0x00100000>;
  reg-names = "bimc";
 };

 qcom,ipc_router {
  compatible = "qcom,ipc_router";
  qcom,node-id = <1>;
 };

 qcom,ipc_router_modem_xprt {
  compatible = "qcom,ipc_router_smd_xprt";
  qcom,ch-name = "IPCRTR";
  qcom,xprt-remote = "modem";
  qcom,xprt-linkid = <1>;
  qcom,xprt-version = <1>;
  qcom,fragmented-data;
 };

 qcom,ipc_router_q6_xprt {
  compatible = "qcom,ipc_router_smd_xprt";
  qcom,ch-name = "IPCRTR";
  qcom,xprt-remote = "adsp";
  qcom,xprt-linkid = <1>;
  qcom,xprt-version = <1>;
  qcom,fragmented-data;
 };

 qcom,ipc_router_wcnss_xprt {
  compatible = "qcom,ipc_router_smd_xprt";
  qcom,ch-name = "IPCRTR";
  qcom,xprt-remote = "wcnss";
  qcom,xprt-linkid = <1>;
  qcom,xprt-version = <1>;
  qcom,fragmented-data;
 };

};

&gdsc_venus {
 clock-names = "core_clk";
 status = "ok";
};

&gdsc_mdss {
 clock-names = "core_clk", "lut_clk";
 status = "ok";
};

&gdsc_jpeg {
 clock-names = "core_clk";
 status = "ok";
};

&gdsc_vfe {
 clock-names = "core_clk", "csi_clk", "cpp_clk";
 status = "ok";
};

&gdsc_oxili_cx {
 clock-names = "core_clk";
 status = "ok";
};

&gdsc_usb_hsic {
 status = "ok";
};

# 1 "arch/arm/boot/dts/qcom/msm-pm8226-rpm-regulator.dtsi" 1
# 13 "arch/arm/boot/dts/qcom/msm-pm8226-rpm-regulator.dtsi"
&rpm_bus {
 rpm-regulator-smpa1 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "smpa";
  qcom,resource-id = <1>;
  qcom,regulator-type = <1>;
  qcom,hpm-min-load = <100000>;
  status = "disabled";

  regulator-s1 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8226_s1";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-smpa3 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "smpa";
  qcom,resource-id = <3>;
  qcom,regulator-type = <1>;
  qcom,hpm-min-load = <100000>;
  status = "disabled";

  regulator-s3 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8226_s3";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-smpa4 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "smpa";
  qcom,resource-id = <4>;
  qcom,regulator-type = <1>;
  qcom,hpm-min-load = <100000>;
  status = "disabled";

  regulator-s4 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8226_s4";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-smpa5 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "smpa";
  qcom,resource-id = <5>;
  qcom,regulator-type = <1>;
  qcom,hpm-min-load = <100000>;
  status = "disabled";

  regulator-s5 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8226_s5";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa1 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <1>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l1 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8226_l1";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa2 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <2>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l2 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8226_l2";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa3 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <3>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l3 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8226_l3";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa4 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <4>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l4 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8226_l4";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa5 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <5>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l5 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8226_l5";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa6 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <6>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l6 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8226_l6";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa7 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <7>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l7 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8226_l7";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa8 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <8>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <5000>;
  status = "disabled";

  regulator-l8 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8226_l8";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa9 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <9>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l9 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8226_l9";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa10 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <10>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <5000>;
  status = "disabled";

  regulator-l10 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8226_l10";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa12 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <12>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l12 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8226_l12";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa14 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <14>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <5000>;
  status = "disabled";

  regulator-l14 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8226_l14";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa15 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <15>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l15 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8226_l15";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa16 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <16>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l16 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8226_l16";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa17 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <17>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l17 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8226_l17";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa18 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <18>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l18 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8226_l18";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa19 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <19>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l19 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8226_l19";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa20 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <20>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <5000>;
  status = "disabled";

  regulator-l20 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8226_l20";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa21 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <21>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <5000>;
  status = "disabled";

  regulator-l21 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8226_l21";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa22 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <22>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l22 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8226_l22";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa23 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <23>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l23 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8226_l23";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa24 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <24>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l24 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8226_l24";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa25 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <25>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l25 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8226_l25";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa26 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <26>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l26 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8226_l26";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa27 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <27>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l27 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8226_l27";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa28 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "ldoa";
  qcom,resource-id = <28>;
  qcom,regulator-type = <0>;
  qcom,hpm-min-load = <10000>;
  status = "disabled";

  regulator-l28 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8226_l28";
   qcom,set = <3>;
   status = "disabled";
  };
 };

 rpm-regulator-vsa1 {
  compatible = "qcom,rpm-smd-regulator-resource";
  qcom,resource-name = "vsa";
  qcom,resource-id = <1>;
  qcom,regulator-type = <2>;
  status = "disabled";

  regulator-lvs1 {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8226_lvs1";
   qcom,set = <3>;
   status = "disabled";
  };
 };
};
# 1410 "arch/arm/boot/dts/qcom/WI500Q_EVB2_msm8226.dtsi" 2
# 1 "arch/arm/boot/dts/qcom/WI500Q_EVB2_msm-pm8226.dtsi" 1
# 13 "arch/arm/boot/dts/qcom/WI500Q_EVB2_msm-pm8226.dtsi"
&spmi_bus {
 #address-cells = <1>;
 #size-cells = <0>;
 interrupt-controller;
 #interrupt-cells = <3>;

 qcom,pm8226@0 {
  spmi-slave-container;
  reg = <0x0>;
  #address-cells = <1>;
  #size-cells = <1>;

  pm8226_revid: qcom,revid@100 {
   compatible = "qcom,qpnp-revid";
   reg = <0x100 0x100>;
  };

  qcom,power-on@800 {
   compatible = "qcom,qpnp-power-on";
   reg = <0x800 0x100>;
   interrupts = <0x0 0x8 0x0>,
         <0x0 0x8 0x1>,
         <0x0 0x8 0x4>,
         <0x0 0x8 0x5>;
   interrupt-names = "kpdpwr", "resin",
     "resin-bark", "kpdpwr-resin-bark";
   qcom,pon-dbc-delay = <15625>;
   qcom,system-reset;
   qcom,s3-debounce = <32>;
   qcom,s3-src = "kpdpwr-and-resin";

   qcom,pon_1 {
    qcom,pon-type = <0>;
    qcom,support-reset = <1>;
    qcom,s1-timer = <6720>;
    qcom,s2-timer = <10>;
    qcom,s2-type = <7>;
    qcom,pull-up = <1>;
    linux,code = <116>;
   };
# 70 "arch/arm/boot/dts/qcom/WI500Q_EVB2_msm-pm8226.dtsi"
  };

  pm8226_misc: qcom,misc@900 {
   compatible = "qcom,qpnp-misc";
   reg = <0x900 0x100>;
  };

  pm8226_chg: qcom,charger {
   spmi-dev-container;
   compatible = "qcom,qpnp-charger";
   #address-cells = <1>;
   #size-cells = <1>;
   status = "disabled";

   qcom,vddmax-mv = <4350>;
   qcom,vddsafe-mv = <4380>;
   qcom,vinmin-mv = <4350>;
   qcom,vbatdet-delta-mv = <100>;
   qcom,ibatmax-ma = <150>;
   qcom,ibatterm-ma = <30>;
   qcom,ibatsafe-ma = <1500>;
   qcom,thermal-mitigation = <1500 700 600 325>;
   qcom,resume-soc = <99>;
   qcom,tchg-mins = <150>;
   qcom,chg-vadc = <&pm8226_vadc>;
   qcom,chg-adc_tm = <&pm8226_adc_tm>;
   qcom,pmic-revid = <&pm8226_revid>;
   qcom,ibatmax-warm-ma = <150>;
   qcom,warm-bat-decidegc = <450>;
   qcom,warm-bat-mv = <4100>;
   qcom,cool-bat-decidegc = <100>;
   qcom,cool-bat-mv = <4350>;
   qcom,ibatmax-cool-ma = <100>;

   qcom,chgr@1000 {
    status = "disabled";
    reg = <0x1000 0x100>;
    interrupts = <0x0 0x10 0x0>,
      <0x0 0x10 0x1>,
      <0x0 0x10 0x2>,
      <0x0 0x10 0x3>,
      <0x0 0x10 0x4>,
      <0x0 0x10 0x5>,
      <0x0 0x10 0x6>,
      <0x0 0x10 0x7>;

    interrupt-names = "vbat-det-lo",
       "vbat-det-hi",
       "chgwdog",
       "state-change",
       "trkl-chg-on",
       "fast-chg-on",
       "chg-failed",
       "chg-done";
   };

   qcom,buck@1100 {
    status = "disabled";
    reg = <0x1100 0x100>;
    interrupts = <0x0 0x11 0x0>,
      <0x0 0x11 0x1>,
      <0x0 0x11 0x2>,
      <0x0 0x11 0x3>,
      <0x0 0x11 0x4>,
      <0x0 0x11 0x5>,
      <0x0 0x11 0x6>;

    interrupt-names = "vbat-ov",
       "vreg-ov",
       "overtemp",
       "vchg-loop",
       "ichg-loop",
       "ibat-loop",
       "vdd-loop";
   };

   pm8226_chg_batif: qcom,bat-if@1200 {
    status = "disabled";
    reg = <0x1200 0x100>;
    interrupts = <0x0 0x12 0x0>,
      <0x0 0x12 0x1>,
      <0x0 0x12 0x2>,
      <0x0 0x12 0x3>,
      <0x0 0x12 0x4>;

    interrupt-names = "batt-pres",
       "bat-temp-ok",
       "bat-fet-on",
       "vcp-on",
       "psi";
   };

   pm8226_chg_boost: qcom,boost@1500 {
    status = "disabled";
    reg = <0x1500 0x100>;
    interrupts = <0x0 0x15 0x0>,
      <0x0 0x15 0x1>;

    interrupt-names = "boost-pwr-ok",
       "limit-error";
   };


   pm8226_chg_otg: qcom,usb-chgpth@1300 {
    status = "disabled";
    reg = <0x1300 0x100>;
    interrupts = <0 0x13 0x0>,
      <0 0x13 0x1>,
      <0x0 0x13 0x2>,
      <0x0 0x13 0x3>;

    interrupt-names = "coarse-det-usb",
       "usbin-valid",
       "chg-gone",
       "usb-ocp";
   };

   qcom,chg-misc@1600 {
    status = "disabled";
    reg = <0x1600 0x100>;
   };
  };

  pm8226_bms: qcom,bms {
   spmi-dev-container;
   compatible = "qcom,qpnp-bms";
   #address-cells = <1>;
   #size-cells = <1>;
   status = "disabled";

   qcom,r-sense-uohm = <10000>;
   qcom,v-cutoff-uv = <3400000>;
   qcom,max-voltage-uv = <4200000>;
   qcom,r-conn-mohm = <0>;
   qcom,shutdown-soc-valid-limit = <100>;
   qcom,adjust-soc-low-threshold = <15>;
   qcom,ocv-voltage-high-threshold-uv = <3750000>;
   qcom,ocv-voltage-low-threshold-uv = <3650000>;
   qcom,low-soc-calculate-soc-threshold = <15>;
   qcom,low-voltage-calculate-soc-ms = <1000>;
   qcom,low-soc-calculate-soc-ms = <5000>;
   qcom,calculate-soc-ms = <20000>;
   qcom,chg-term-ua = <100000>;
   qcom,batt-type = <0>;
   qcom,tm-temp-margin = <5000>;
   qcom,low-ocv-correction-limit-uv = <100>;
   qcom,high-ocv-correction-limit-uv = <250>;
   qcom,hold-soc-est = <3>;
   qcom,low-voltage-threshold = <3420000>;
   qcom,bms-vadc = <&pm8226_vadc>;
   qcom,bms-iadc = <&pm8226_iadc>;
   qcom,bms-adc_tm = <&pm8226_adc_tm>;

   qcom,batt-pres-status@1208 {
    reg = <0x1208 0x1>;
   };

   qcom,bms-iadc@3800 {
    reg = <0x3800 0x100>;
   };

   qcom,bms-bms@4000 {
    reg = <0x4000 0x100>;
    interrupts = <0x0 0x40 0x0>,
      <0x0 0x40 0x1>,
      <0x0 0x40 0x2>,
      <0x0 0x40 0x3>,
      <0x0 0x40 0x4>,
      <0x0 0x40 0x5>,
      <0x0 0x40 0x6>,
      <0x0 0x40 0x7>;

    interrupt-names = "cc_thr",
        "ocv_for_r",
        "good_ocv",
        "charge_begin",
        "ocv_thr",
        "sw_cc_thr",
        "vsense_avg",
        "vsense_for_r";
   };
  };

  qcom,leds@a100 {
   compatible = "qcom,leds-qpnp";
   reg = <0xa100 0x100>;
   label = "mpp";
  };

  qcom,leds@a300 {
   compatible = "qcom,leds-qpnp";
   reg = <0xa300 0x100>;
   label = "mpp";
  };

  qcom,leds@a500 {
   compatible = "qcom,leds-qpnp";
   reg = <0xa500 0x100>;
   label = "mpp";
  };

  pm8226_gpios: gpios {
   spmi-dev-container;
   compatible = "qcom,qpnp-pin";
   gpio-controller;
   #gpio-cells = <2>;
   #address-cells = <1>;
   #size-cells = <1>;
   label = "pm8226-gpio";

   gpio@c000 {
    reg = <0xc000 0x100>;
    qcom,pin-num = <1>;
   };

   gpio@c100 {
    reg = <0xc100 0x100>;
    qcom,pin-num = <2>;
   };

   gpio@c200 {
    reg = <0xc200 0x100>;
    qcom,pin-num = <3>;
   };

   gpio@c300 {
    reg = <0xc300 0x100>;
    qcom,pin-num = <4>;
   };

   gpio@c400 {
    reg = <0xc400 0x100>;
    qcom,pin-num = <5>;
   };

   gpio@c500 {
    reg = <0xc500 0x100>;
    qcom,pin-num = <6>;
   };

   gpio@c600 {
    reg = <0xc600 0x100>;
    qcom,pin-num = <7>;
   };

   gpio@c700 {
    reg = <0xc700 0x100>;
    qcom,pin-num = <8>;
   };
  };

  pm8226_mpps: mpps {
   spmi-dev-container;
   compatible = "qcom,qpnp-pin";
   gpio-controller;
   #gpio-cells = <2>;
   #address-cells = <1>;
   #size-cells = <1>;
   label = "pm8226-mpp";

   mpp@a000 {
    reg = <0xa000 0x100>;
    qcom,pin-num = <1>;
   };

   mpp@a100 {
    reg = <0xa100 0x100>;
    qcom,pin-num = <2>;
   };

   mpp@a200 {
    reg = <0xa200 0x100>;
    qcom,pin-num = <3>;
   };

   mpp@a300 {
    reg = <0xa300 0x100>;
    qcom,pin-num = <4>;
   };

   mpp@a400 {
    reg = <0xa400 0x100>;
    qcom,pin-num = <5>;
   };

   mpp@a500 {
    reg = <0xa500 0x100>;
    qcom,pin-num = <6>;
   };

   mpp@a600 {
    reg = <0xa600 0x100>;
    qcom,pin-num = <7>;
   };

   mpp@a700 {
    reg = <0xa700 0x100>;
    qcom,pin-num = <8>;
   };
  };

  pm8226_vadc: vadc@3100 {
   compatible = "qcom,qpnp-vadc";
   reg = <0x3100 0x100>;
   #address-cells = <1>;
   #size-cells = <0>;
   interrupts = <0x0 0x31 0x0>;
   interrupt-names = "eoc-int-en-set";
   qcom,adc-bit-resolution = <15>;
   qcom,adc-vdd-reference = <1800>;
   qcom,vadc-poll-eoc;
   qcom,pmic-revid = <&pm8226_revid>;

   chan@8 {
    label = "die_temp";
    reg = <8>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <0>;
    qcom,calibration-type = "absolute";
    qcom,scale-function = <3>;
    qcom,hw-settle-time = <0>;
    qcom,fast-avg-setup = <0>;
   };

   chan@9 {
    label = "ref_625mv";
    reg = <9>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <0>;
    qcom,calibration-type = "absolute";
    qcom,scale-function = <0>;
    qcom,hw-settle-time = <0>;
    qcom,fast-avg-setup = <0>;
   };

   chan@a {
    label = "ref_1250v";
    reg = <0xa>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <0>;
    qcom,calibration-type = "absolute";
    qcom,scale-function = <0>;
    qcom,hw-settle-time = <0>;
    qcom,fast-avg-setup = <0>;
   };

   chan@c {
    label = "ref_buf_625mv";
    reg = <0xc>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <0>;
    qcom,calibration-type = "absolute";
    qcom,scale-function = <0>;
    qcom,hw-settle-time = <0>;
    qcom,fast-avg-setup = <0>;
   };
  };

  pm8226_iadc: iadc@3600 {
   compatible = "qcom,qpnp-iadc";
   reg = <0x3600 0x100>,
         <0x12f1 0x1>;
   reg-names = "iadc-base", "batt-id-trim-cnst-rds";
   #address-cells = <1>;
   #size-cells = <0>;
   interrupts = <0x0 0x36 0x0>;
   interrupt-names = "eoc-int-en-set";
   qcom,adc-bit-resolution = <16>;
   qcom,adc-vdd-reference = <1800>;
   qcom,iadc-vadc = <&pm8226_vadc>;
   qcom,iadc-poll-eoc;
   qcom,pmic-revid = <&pm8226_revid>;
   qcom,use-default-rds-trim = <2>;

   chan@0 {
    label = "internal_rsense";
    reg = <0>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <1>;
    qcom,calibration-type = "absolute";
    qcom,scale-function = <0>;
    qcom,hw-settle-time = <0>;
    qcom,fast-avg-setup = <0>;
   };
   chan@1 {
    label = "external_rsense";
    reg = <1>;
    qcom,decimation = <0>;
    qcom,pre-div-channel-scaling = <1>;
    qcom,calibration-type = "absolute";
    qcom,scale-function = <0>;
    qcom,hw-settle-time = <0>;
    qcom,fast-avg-setup = <0>;
   };
  };

  pm8226_adc_tm: vadc@3400 {
   compatible = "qcom,qpnp-adc-tm";
   reg = <0x3400 0x100>;
   #address-cells = <1>;
   #size-cells = <0>;
   interrupts = <0x0 0x34 0x0>,
     <0x0 0x34 0x3>,
         <0x0 0x34 0x4>;
   interrupt-names = "eoc-int-en-set",
      "high-thr-en-set",
      "low-thr-en-set";
   qcom,adc-bit-resolution = <15>;
   qcom,adc-vdd-reference = <1800>;
   qcom,adc_tm-vadc = <&pm8226_vadc>;
  };

  qcom,temp-alarm@2400 {
   compatible = "qcom,qpnp-temp-alarm";
   reg = <0x2400 0x100>;
   interrupts = <0x0 0x24 0x0>;
   label = "pm8226_tz";
   qcom,channel-num = <8>;
   qcom,threshold-set = <0>;
   qcom,temp_alarm-vadc = <&pm8226_vadc>;
  };

         pm8x26_rtc: qcom,pm8226_rtc {
   spmi-dev-container;
   compatible = "qcom,qpnp-rtc";
   #address-cells = <1>;
   #size-cells = <1>;
   qcom,qpnp-rtc-write = <0>;
   qcom,qpnp-rtc-alarm-pwrup = <0>;

   qcom,pm8226_rtc_rw@6000 {
    reg = <0x6000 0x100>;
   };
   qcom,pm8226_rtc_alarm@6100 {
    reg = <0x6100 0x100>;
    interrupts = <0x0 0x61 0x1>;
   };
  };
 };

 qcom,pm8226@1 {
  spmi-slave-container;
  reg = <0x1>;
  #address-cells = <1>;
  #size-cells = <1>;

  regulator@1400 {
   regulator-name = "8226_s1";
   spmi-dev-container;
   #address-cells = <1>;
   #size-cells = <1>;
   compatible = "qcom,qpnp-regulator";
   reg = <0x1400 0x300>;
   status = "disabled";

   qcom,ctl@1400 {
    reg = <0x1400 0x100>;
   };
   qcom,ps@1500 {
    reg = <0x1500 0x100>;
   };
   qcom,freq@1600 {
    reg = <0x1600 0x100>;
   };
  };

  regulator@1700 {
   regulator-name = "8226_s2";
   spmi-dev-container;
   #address-cells = <1>;
   #size-cells = <1>;
   compatible = "qcom,qpnp-regulator";
   reg = <0x1700 0x300>;
   status = "disabled";

   qcom,ctl@1700 {
    reg = <0x1700 0x100>;
   };
   qcom,ps@1800 {
    reg = <0x1800 0x100>;
   };
   qcom,freq@1900 {
    reg = <0x1900 0x100>;
   };
  };

  regulator@1a00 {
   regulator-name = "8226_s3";
   spmi-dev-container;
   #address-cells = <1>;
   #size-cells = <1>;
   compatible = "qcom,qpnp-regulator";
   reg = <0x1a00 0x300>;
   status = "disabled";

   qcom,ctl@1a00 {
    reg = <0x1a00 0x100>;
   };
   qcom,ps@1b00 {
    reg = <0x1b00 0x100>;
   };
   qcom,freq@1c00 {
    reg = <0x1c00 0x100>;
   };
  };

  regulator@1d00 {
   regulator-name = "8226_s4";
   spmi-dev-container;
   #address-cells = <1>;
   #size-cells = <1>;
   compatible = "qcom,qpnp-regulator";
   reg = <0x1d00 0x300>;
   status = "disabled";

   qcom,ctl@1d00 {
    reg = <0x1d00 0x100>;
   };
   qcom,ps@1e00 {
    reg = <0x1e00 0x100>;
   };
   qcom,freq@1f00 {
    reg = <0x1f00 0x100>;
   };
  };

  regulator@2000 {
   regulator-name = "8226_s5";
   spmi-dev-container;
   #address-cells = <1>;
   #size-cells = <1>;
   compatible = "qcom,qpnp-regulator";
   reg = <0x2000 0x300>;
   status = "disabled";

   qcom,ctl@2000 {
    reg = <0x2000 0x100>;
   };
   qcom,ps@2100 {
    reg = <0x2100 0x100>;
   };
   qcom,freq@2200 {
    reg = <0x2200 0x100>;
   };
  };

  regulator@4000 {
   regulator-name = "8226_l1";
   reg = <0x4000 0x100>;
   compatible = "qcom,qpnp-regulator";
   status = "disabled";
  };

  regulator@4100 {
   regulator-name = "8226_l2";
   reg = <0x4100 0x100>;
   compatible = "qcom,qpnp-regulator";
   status = "disabled";
  };

  regulator@4200 {
   regulator-name = "8226_l3";
   reg = <0x4200 0x100>;
   compatible = "qcom,qpnp-regulator";
   status = "disabled";
  };

  regulator@4300 {
   regulator-name = "8226_l4";
   reg = <0x4300 0x100>;
   compatible = "qcom,qpnp-regulator";
   status = "disabled";
  };

  regulator@4400 {
   regulator-name = "8226_l5";
   reg = <0x4400 0x100>;
   compatible = "qcom,qpnp-regulator";
   status = "disabled";
  };

  regulator@4500 {
   regulator-name = "8226_l6";
   reg = <0x4500 0x100>;
   compatible = "qcom,qpnp-regulator";
   status = "disabled";
  };

  regulator@4600 {
   regulator-name = "8226_l7";
   reg = <0x4600 0x100>;
   compatible = "qcom,qpnp-regulator";
   status = "disabled";
  };

  regulator@4700 {
   regulator-name = "8226_l8";
   reg = <0x4700 0x100>;
   compatible = "qcom,qpnp-regulator";
   status = "disabled";
  };

  regulator@4800 {
   regulator-name = "8226_l9";
   reg = <0x4800 0x100>;
   compatible = "qcom,qpnp-regulator";
   status = "disabled";
  };

  regulator@4900 {
   regulator-name = "8226_l10";
   reg = <0x4900 0x100>;
   compatible = "qcom,qpnp-regulator";
   status = "disabled";
  };

  regulator@4b00 {
   regulator-name = "8226_l12";
   reg = <0x4b00 0x100>;
   compatible = "qcom,qpnp-regulator";
   status = "disabled";
  };

  regulator@4d00 {
   regulator-name = "8226_l14";
   reg = <0x4d00 0x100>;
   compatible = "qcom,qpnp-regulator";
   status = "disabled";
  };

  regulator@4e00 {
   regulator-name = "8226_l15";
   reg = <0x4e00 0x100>;
   compatible = "qcom,qpnp-regulator";
   status = "disabled";
  };

  regulator@4f00 {
   regulator-name = "8226_l16";
   reg = <0x4f00 0x100>;
   compatible = "qcom,qpnp-regulator";
   status = "disabled";
  };

  regulator@5000 {
   regulator-name = "8226_l17";
   reg = <0x5000 0x100>;
   compatible = "qcom,qpnp-regulator";
   status = "disabled";
  };

  regulator@5100 {
   regulator-name = "8226_l18";
   reg = <0x5100 0x100>;
   compatible = "qcom,qpnp-regulator";
   status = "disabled";
  };

  regulator@5200 {
   regulator-name = "8226_l19";
   reg = <0x5200 0x100>;
   compatible = "qcom,qpnp-regulator";
   status = "disabled";
  };

  regulator@5300 {
   regulator-name = "8226_l20";
   reg = <0x5300 0x100>;
   compatible = "qcom,qpnp-regulator";
   status = "disabled";
  };

  regulator@5400 {
   regulator-name = "8226_l21";
   reg = <0x5400 0x100>;
   compatible = "qcom,qpnp-regulator";
   status = "disabled";
  };

  regulator@5500 {
   regulator-name = "8226_l22";
   reg = <0x5500 0x100>;
   compatible = "qcom,qpnp-regulator";
   status = "disabled";
  };

  regulator@5600 {
   regulator-name = "8226_l23";
   reg = <0x5600 0x100>;
   compatible = "qcom,qpnp-regulator";
   status = "disabled";
  };

  regulator@5700 {
   regulator-name = "8226_l24";
   reg = <0x5700 0x100>;
   compatible = "qcom,qpnp-regulator";
   status = "disabled";
  };

  regulator@5900 {
   regulator-name = "8226_l26";
   reg = <0x5900 0x100>;
   compatible = "qcom,qpnp-regulator";
   status = "disabled";
  };

  regulator@5a00 {
   regulator-name = "8226_l27";
   reg = <0x5a00 0x100>;
   compatible = "qcom,qpnp-regulator";
   status = "disabled";
  };

  regulator@5b00 {
   regulator-name = "8226_l28";
   reg = <0x5b00 0x100>;
   compatible = "qcom,qpnp-regulator";
   status = "disabled";
  };

  qcom,leds@d800 {
   compatible = "qcom,leds-qpnp";
   reg = <0xd800 0x100>;
   label = "wled";
  };

  pwm@b100 {
   compatible = "qcom,qpnp-pwm";
   reg = <0xb100 0x100>,
         <0xb042 0x7e>;
   reg-names = "qpnp-lpg-channel-base", "qpnp-lpg-lut-base";
   qcom,channel-id = <0>;
   qcom,supported-sizes = <6>, <7>, <9>;
   qcom,ramp-index = <0>;
  };

  pwm@b200 {
   compatible = "qcom,qpnp-pwm";
   reg = <0xb200 0x100>,
         <0xb042 0x7e>;
   reg-names = "qpnp-lpg-channel-base", "qpnp-lpg-lut-base";
   qcom,channel-id = <1>;
   qcom,supported-sizes = <6>, <7>, <9>;
   qcom,ramp-index = <1>;
  };

  pwm@b300 {
   compatible = "qcom,qpnp-pwm";
   reg = <0xb300 0x100>,
         <0xb042 0x7e>;
   reg-names = "qpnp-lpg-channel-base", "qpnp-lpg-lut-base";
   qcom,channel-id = <2>;
   qcom,supported-sizes = <6>, <7>, <9>;
   qcom,ramp-index = <2>;
  };

  pwm@b400 {
   compatible = "qcom,qpnp-pwm";
   reg = <0xb400 0x100>,
         <0xb042 0x7e>;
   reg-names = "qpnp-lpg-channel-base", "qpnp-lpg-lut-base";
   qcom,channel-id = <3>;
   qcom,supported-sizes = <6>, <7>, <9>;
   qcom,ramp-index = <3>;
  };

  pwm@b500 {
   compatible = "qcom,qpnp-pwm";
   reg = <0xb500 0x100>,
         <0xb042 0x7e>;
   reg-names = "qpnp-lpg-channel-base", "qpnp-lpg-lut-base";
   qcom,channel-id = <4>;
   qcom,supported-sizes = <6>, <7>, <9>;
   qcom,ramp-index = <4>;
  };

  pwm@b600 {
   compatible = "qcom,qpnp-pwm";
   reg = <0xb600 0x100>,
         <0xb042 0x7e>;
   reg-names = "qpnp-lpg-channel-base", "qpnp-lpg-lut-base";
   qcom,channel-id = <5>;
   qcom,supported-sizes = <6>, <7>, <9>;
   qcom,ramp-index = <5>;
  };

  regulator@8000 {
   regulator-name = "8226_lvs1";
   reg = <0x8000 0x100>;
   compatible = "qcom,qpnp-regulator";
   status = "disabled";
  };

  qcom,vibrator@c000 {
   compatible = "qcom,qpnp-vibrator";
   reg = <0xc000 0x100>;
   label = "vibrator";
   status = "okay";
   qcom,vib-timeout-ms = <15000>;
   qcom,vib-vtg-level-mv = <3000>;
  };

  qcom,leds@d300 {
   compatible = "qcom,leds-qpnp";
   status = "okay";
   reg = <0xd300 0x100>;
   label = "flash";
   flash-boost-supply = <&pm8226_chg_boost>;
   pm8226_flash0: qcom,flash_0 {
    qcom,max-current = <1000>;
    qcom,default-state = "off";
    qcom,headroom = <3>;
    qcom,duration = <1280>;
    qcom,clamp-curr = <200>;
    qcom,startup-dly = <3>;
    qcom,safety-timer;
    label = "flash";
    linux,default-trigger =
      "flash0_trigger";
    qcom,id = <1>;
    linux,name = "led:flash_0";
    qcom,current = <625>;
   };

   pm8226_torch: qcom,flash_torch {
    qcom,max-current = <200>;
    qcom,default-state = "off";
    linux,default-trigger =
      "torch_trigger";
    label = "flash";
    qcom,id = <1>;
    linux,name = "led:flash_torch";
    qcom,current = <120>;
    qcom,torch-enable;
    qcom,duration = <12>;
   };
                };
 };
};
# 1411 "arch/arm/boot/dts/qcom/WI500Q_EVB2_msm8226.dtsi" 2
# 1 "arch/arm/boot/dts/qcom/WI500Q_EVB2_msm8226-regulator.dtsi" 1
# 15 "arch/arm/boot/dts/qcom/WI500Q_EVB2_msm8226-regulator.dtsi"
&spmi_bus {
 qcom,pm8226@1 {
  pm8226_s2: spm-regulator@1700 {
   compatible = "qcom,spm-regulator";
   regulator-name = "8226_s2";
   reg = <0x1700 0x100>;
   regulator-min-microvolt = <900000>;
   regulator-max-microvolt = <1350000>;
   qcom,mode = "auto";
  };
 };
};



&soc {
 apc_vreg_corner: regulator@f9018000 {
  status = "okay";
  compatible = "qcom,cpr-regulator";
  reg = <0xf9018000 0x1000>, <0xf9011064 4>, <0xfc4b8000 0x1000>;
  reg-names = "rbcpr", "rbcpr_clk", "efuse_addr";
  interrupts = <0 15 0>;
  regulator-name = "apc_corner";
  qcom,cpr-fuse-corners = <3>;

  qcom,pvs-fuse-redun-sel = <22 24 3 2 0>;
  qcom,pvs-fuse = <22 6 5 0>;
  qcom,pvs-fuse-redun = <22 27 5 0>;

  qcom,pvs-voltage-table =
   <1050000 1150000 1350000>,
   <1050000 1150000 1340000>,
   <1050000 1150000 1330000>,
   <1050000 1150000 1320000>,
   <1050000 1150000 1310000>,
   <1050000 1150000 1300000>,
   <1050000 1150000 1290000>,
   <1050000 1150000 1280000>,
   <1050000 1150000 1270000>,
   <1050000 1140000 1260000>,
   <1050000 1130000 1250000>,
   <1050000 1120000 1240000>,
   <1050000 1110000 1230000>,
   <1050000 1100000 1220000>,
   <1050000 1090000 1210000>,
   <1050000 1080000 1200000>,
   <1050000 1070000 1190000>,
   <1050000 1060000 1180000>,
   <1050000 1050000 1170000>,
   <1050000 1050000 1160000>,
   <1050000 1050000 1150000>,
   <1050000 1050000 1140000>,
   <1050000 1050000 1140000>,
   <1050000 1050000 1140000>,
   <1050000 1050000 1140000>,
   <1050000 1050000 1140000>,
   <1050000 1050000 1140000>,
   <1050000 1050000 1140000>,
   <1050000 1050000 1140000>,
   <1050000 1050000 1140000>,
   <1050000 1050000 1140000>,
   <1050000 1050000 1140000>;
  qcom,cpr-voltage-ceiling = <1050000 1150000 1280000>;
  qcom,cpr-voltage-floor = <1050000 1050000 1100000>;
  vdd-apc-supply = <&pm8226_s2>;

  vdd-mx-supply = <&pm8226_l3_ao>;
  qcom,vdd-mx-vmax = <1337500>;
  qcom,vdd-mx-vmin-method = <1>;

  qcom,cpr-ref-clk = <19200>;
  qcom,cpr-timer-delay = <5000>;
  qcom,cpr-timer-cons-up = <0>;
  qcom,cpr-timer-cons-down = <2>;
  qcom,cpr-irq-line = <0>;
  qcom,cpr-step-quotient = <30>;
  qcom,cpr-idle-clocks = <0>;
  qcom,cpr-gcnt-time = <1>;
  qcom,vdd-apc-step-up-limit = <1>;
  qcom,vdd-apc-step-down-limit = <1>;
  qcom,cpr-apc-volt-step = <10000>;

  qcom,cpr-fuse-redun-sel = <138 57 1 1 0>;
  qcom,cpr-fuse-row = <138 0>;
  qcom,cpr-fuse-bp-cpr-disable = <36>;
  qcom,cpr-fuse-bp-scheme = <37>;
  qcom,cpr-fuse-target-quot = <24 12 0>;
  qcom,cpr-fuse-ro-sel = <54 38 41>;
  qcom,cpr-fuse-redun-row = <139 0>;
  qcom,cpr-fuse-redun-target-quot = <24 12 0>;
  qcom,cpr-fuse-redun-ro-sel = <46 36 39>;

  qcom,cpr-enable;
  qcom,cpr-fuse-cond-min-volt-sel = <54 42 6 7 1>;
  qcom,cpr-cond-min-voltage = <1140000>;
  qcom,cpr-fuse-uplift-sel = <22 53 1 0 0>;
  qcom,cpr-uplift-voltage = <50000>;
  qcom,cpr-uplift-quotient = <0 0 120>;
  qcom,cpr-uplift-max-volt = <1330000>;
  qcom,cpr-uplift-speed-bin = <1>;
  qcom,speed-bin-fuse-sel = <22 0 3 0>;
 };
};



&rpm_bus {
 rpm-regulator-smpa1 {
  status = "okay";
  pm8226_s1: regulator-s1 {
   regulator-min-microvolt = <500000>;
   regulator-max-microvolt = <1275000>;
   status = "okay";
  };
  pm8226_s1_corner: regulator-s1-corner {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8226_s1_corner";
   qcom,set = <3>;
   regulator-min-microvolt = <1>;
   regulator-max-microvolt = <7>;
   qcom,use-voltage-corner;
  };
  pm8226_s1_corner_ao: regulator-s1-corner-ao {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8226_s1_corner_ao";
   qcom,set = <1>;
   regulator-min-microvolt = <1>;
   regulator-max-microvolt = <7>;
   qcom,use-voltage-corner;
  };
  pm8226_s1_floor_corner: regulator-s1-floor-corner {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8226_s1_floor_corner";
   qcom,set = <3>;
   regulator-min-microvolt = <1>;
   regulator-max-microvolt = <7>;
   qcom,use-voltage-floor-corner;
   qcom,always-send-voltage;
  };
 };

 rpm-regulator-smpa3 {
  status = "okay";
  pm8226_s3: regulator-s3 {
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1300000>;
   qcom,init-voltage = <1200000>;
   status = "okay";
  };
 };

 rpm-regulator-smpa4 {
  status = "okay";
  pm8226_s4: regulator-s4 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <2200000>;
   qcom,init-voltage = <1800000>;
   status = "okay";
  };
 };

 rpm-regulator-smpa5 {
  status = "okay";
  pm8226_s5: regulator-s5 {
   regulator-min-microvolt = <1150000>;
   regulator-max-microvolt = <1150000>;
   qcom,init-voltage = <1150000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa1 {
  status = "okay";
  pm8226_l1: regulator-l1 {
   regulator-name = "8226_l1";
   regulator-min-microvolt = <1225000>;
   regulator-max-microvolt = <1225000>;
   qcom,init-voltage = <1225000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa2 {
  status = "okay";
  pm8226_l2: regulator-l2 {
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1200000>;
   qcom,init-voltage = <1200000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa3 {
  status = "okay";
  pm8226_l3: regulator-l3 {
   regulator-name = "8226_l3";
   regulator-min-microvolt = <750000>;
   regulator-max-microvolt = <1337500>;
   status = "okay";
  };
  pm8226_l3_ao: regulator-3-ao {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8226_l3_ao";
   qcom,set = <1>;
   regulator-min-microvolt = <750000>;
   regulator-max-microvolt = <1337500>;
   status = "okay";
  };
  pm8226_l3_so: regulator-l3-so {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8226_l3_so";
   qcom,set = <2>;
   regulator-min-microvolt = <750000>;
   regulator-max-microvolt = <1337500>;
   qcom,init-voltage = <750000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa4 {
  status = "okay";
  pm8226_l4: regulator-l4 {
   regulator-name = "8226_l4";
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1200000>;
   qcom,init-voltage = <1200000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa5 {
  status = "okay";
  pm8226_l5: regulator-l5 {
   regulator-name = "8226_l5";
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1200000>;
   qcom,init-voltage = <1200000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa6 {
  status = "okay";
  pm8226_l6: regulator-l6 {
   regulator-name = "8226_l6";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   qcom,init-voltage = <1800000>;
   status = "okay";
   regulator-always-on;
  };
 };

 rpm-regulator-ldoa7 {
  status = "okay";
  pm8226_l7: regulator-l7 {
   regulator-name = "8226_l7";
   regulator-min-microvolt = <1850000>;
   regulator-max-microvolt = <1850000>;
   qcom,init-voltage = <1850000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa8 {
  status = "okay";
  pm8226_l8: regulator-l8 {
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   qcom,init-voltage = <1800000>;
   status = "okay";
  };

  pm8226_l8_ao: regulator-l8-ao {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8226_l8_ao";
   qcom,set = <1>;
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   qcom,init-voltage = <1800000>;
  };

  pm8226_l8_so: regulator-l8-so {
   compatible = "qcom,rpm-smd-regulator";
   regulator-name = "8226_l8_so";
   qcom,set = <2>;
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   qcom,init-voltage = <1800000>;
   qcom,init-enable = <0>;
  };
 };

 rpm-regulator-ldoa9 {
  status = "okay";
  pm8226_l9: regulator-l9 {
   regulator-name = "8226_l9";
   regulator-min-microvolt = <2050000>;
   regulator-max-microvolt = <2050000>;
   qcom,init-voltage = <2050000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa10 {
  status = "okay";
  pm8226_l10: regulator-l10 {
   regulator-name = "8226_l10";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   qcom,init-voltage = <1800000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa12 {
  status = "okay";
  pm8226_l12: regulator-l12 {
   regulator-name = "8226_l12";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   qcom,init-voltage = <1800000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa14 {
  status = "okay";
  pm8226_l14: regulator-l14 {
   regulator-name = "8226_l14";
   regulator-min-microvolt = <2750000>;
   regulator-max-microvolt = <2750000>;
   qcom,init-voltage = <2750000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa15 {
  status = "okay";
  pm8226_l15: regulator-l15 {
   regulator-name = "8226_l15";
   regulator-min-microvolt = <2800000>;
   regulator-max-microvolt = <2800000>;
   qcom,init-voltage = <2800000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa16 {
  status = "okay";
  pm8226_l16: regulator-l16 {
   regulator-name = "8226_l16";
   regulator-min-microvolt = <3000000>;
   regulator-max-microvolt = <3350000>;
   qcom,init-voltage = <3300000>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa17 {
  status = "okay";
  pm8226_l17: regulator-l17 {
   regulator-min-microvolt = <2950000>;
   regulator-max-microvolt = <2950000>;
   qcom,init-voltage = <2950000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa18 {
  status = "okay";
  pm8226_l18: regulator-l18 {
   regulator-name = "8226_l18";
   regulator-min-microvolt = <2950000>;
   regulator-max-microvolt = <2950000>;
   qcom,init-voltage = <2950000>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa19 {
  status = "okay";
  pm8226_l19: regulator-l19 {
   regulator-name = "8226_l19";
   regulator-min-microvolt = <2850000>;
   regulator-max-microvolt = <2850000>;
   qcom,init-voltage = <2850000>;
   status = "okay";
   regulator-always-on;
  };
 };

 rpm-regulator-ldoa20 {
  status = "okay";
  pm8226_l20: regulator-l20 {
   regulator-name = "8226_l20";
   regulator-min-microvolt = <3075000>;
   regulator-max-microvolt = <3075000>;
   qcom,init-voltage = <3075000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa21 {
  status = "okay";
  pm8226_l21: regulator-l21 {
   regulator-name = "8226_l21";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <2950000>;
   qcom,init-voltage = <2950000>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa22 {
  status = "okay";
  pm8226_l22: regulator-l22 {
   regulator-name = "8226_l22";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <2950000>;
   qcom,init-voltage = <2950000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa23 {
  status = "okay";
  pm8226_l23: regulator-l23 {
   regulator-name = "8226_l23";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   qcom,init-voltage = <1800000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa24 {
  status = "okay";
  pm8226_l24: regulator-l24 {
   regulator-name = "8226_l24";
   regulator-min-microvolt = <1300000>;
   regulator-max-microvolt = <1350000>;
   qcom,init-voltage = <1300000>;
   status = "disabled";
  };
 };

 rpm-regulator-ldoa25 {
  status = "okay";
  pm8226_l25: regulator-l25 {
   regulator-name = "8226_l25";
   regulator-min-microvolt = <1775000>;
   regulator-max-microvolt = <2125000>;
   qcom,init-voltage = <1775000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa26 {
  status = "okay";
  pm8226_l26: regulator-l26 {
   regulator-name = "8226_l26";
   regulator-min-microvolt = <1225000>;
   regulator-max-microvolt = <1225000>;
   qcom,init-voltage = <1225000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa27 {
  status = "okay";
  pm8226_l27: regulator-l27 {
   regulator-name = "8226_l27";
   regulator-min-microvolt = <2050000>;
   regulator-max-microvolt = <2050000>;
   qcom,init-voltage = <2050000>;
   status = "okay";
  };
 };

 rpm-regulator-ldoa28 {
  status = "okay";
  pm8226_l28: regulator-l28 {
   regulator-name = "8226_l28";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <2950000>;
   qcom,init-voltage = <2950000>;
   status = "okay";
  };
 };

 rpm-regulator-vsa1 {
  status = "okay";
  pm8226_lvs1: regulator-lvs1 {
   regulator-always-on;
   status = "okay";
  };
 };
};

&pm8226_chg_boost {
 regulator-min-microvolt = <5000000>;
 regulator-max-microvolt = <5000000>;
 regulator-name = "8226_smbbp_boost";
};

&pm8226_chg {
 otg-parent-supply = <&pm8226_chg_boost>;
};

&pm8226_chg_batif {
 regulator-name = "batfet";
};

&pm8226_chg_otg {
 regulator-name = "8226_smbbp_otg";
};
# 1412 "arch/arm/boot/dts/qcom/WI500Q_EVB2_msm8226.dtsi" 2

&pm8226_vadc {
 chan@0 {
  label = "usb_in";
  reg = <0>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <4>;
  qcom,calibration-type = "absolute";
  qcom,scale-function = <0>;
  qcom,hw-settle-time = <0>;
  qcom,fast-avg-setup = <0>;
 };

 chan@2 {
  label = "vchg_sns";
  reg = <2>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <3>;
  qcom,calibration-type = "absolute";
  qcom,scale-function = <0>;
  qcom,hw-settle-time = <0>;
  qcom,fast-avg-setup = <0>;
 };

 chan@5 {
  label = "vcoin";
  reg = <5>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <1>;
  qcom,calibration-type = "absolute";
  qcom,scale-function = <0>;
  qcom,hw-settle-time = <0>;
  qcom,fast-avg-setup = <0>;
 };

 chan@6 {
  label = "vbat_sns";
  reg = <6>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <1>;
  qcom,calibration-type = "absolute";
  qcom,scale-function = <0>;
  qcom,hw-settle-time = <0>;
  qcom,fast-avg-setup = <0>;
 };

 chan@7 {
  label = "vph_pwr";
  reg = <7>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <1>;
  qcom,calibration-type = "absolute";
  qcom,scale-function = <0>;
  qcom,hw-settle-time = <0>;
  qcom,fast-avg-setup = <0>;
 };

 chan@30 {
  label = "batt_therm";
  reg = <0x30>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <0>;
  qcom,calibration-type = "ratiometric";
  qcom,scale-function = <1>;
  qcom,hw-settle-time = <2>;
  qcom,fast-avg-setup = <0>;
 };

 chan@31 {
  label = "batt_id";
  reg = <0x31>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <0>;
  qcom,calibration-type = "ratiometric";
  qcom,scale-function = <0>;
  qcom,hw-settle-time = <2>;
  qcom,fast-avg-setup = <0>;
 };

 chan@b2 {
  label = "xo_therm_pu2";
  reg = <0xb2>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <0>;
  qcom,calibration-type = "ratiometric";
  qcom,scale-function = <4>;
  qcom,hw-settle-time = <2>;
  qcom,fast-avg-setup = <0>;
 };

 chan@39 {
  label = "usb_id_nopull";
  reg = <0x39>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <0>;
  qcom,calibration-type = "ratiometric";
  qcom,scale-function = <0>;
  qcom,hw-settle-time = <2>;
  qcom,fast-avg-setup = <0>;
 };
};

&pm8226_adc_tm {

 chan@30 {
  label = "batt_therm";
  reg = <0x30>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <0>;
  qcom,calibration-type = "ratiometric";
  qcom,scale-function = <1>;
  qcom,hw-settle-time = <2>;
  qcom,fast-avg-setup = <3>;
  qcom,btm-channel-number = <0x48>;
  qcom,meas-interval-timer-idx = <2>;
 };

 chan@8 {
  label = "die_temp";
  reg = <8>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <0>;
  qcom,calibration-type = "absolute";
  qcom,scale-function = <3>;
  qcom,hw-settle-time = <0>;
  qcom,fast-avg-setup = <3>;
  qcom,btm-channel-number = <0x68>;
 };

 chan@6 {
  label = "vbat_sns";
  reg = <6>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <1>;
  qcom,calibration-type = "absolute";
  qcom,scale-function = <0>;
  qcom,hw-settle-time = <0>;
  qcom,fast-avg-setup = <3>;
  qcom,btm-channel-number = <0x70>;
 };

 chan@14 {
  label = "pa_therm0";
  reg = <0x14>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <0>;
  qcom,calibration-type = "ratiometric";
  qcom,scale-function = <2>;
  qcom,hw-settle-time = <2>;
  qcom,fast-avg-setup = <0>;
  qcom,btm-channel-number = <0x78>;
  qcom,thermal-node;
 };

 chan@17 {
  label = "pa_therm1";
  reg = <0x17>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <0>;
  qcom,calibration-type = "ratiometric";
  qcom,scale-function = <2>;
  qcom,hw-settle-time = <2>;
  qcom,fast-avg-setup = <0>;
  qcom,btm-channel-number = <0x80>;
  qcom,thermal-node;
 };
};

&pm8226_chg {
 status = "ok";

 qcom,chgr@1000 {
  status = "ok";
 };

 qcom,buck@1100 {
  status = "ok";
 };

 qcom,bat-if@1200 {
  status = "ok";
 };

 qcom,usb-chgpth@1300 {
  status = "ok";
 };

 qcom,boost@1500 {
  status = "ok";
 };

 qcom,chg-misc@1600 {
  status = "ok";
 };
};
# 21 "arch/arm/boot/dts/qcom/WI500Q_EVB2_msm8226-v2.dtsi" 2
# 1 "arch/arm/boot/dts/qcom/msm8226-v2-pm.dtsi" 1
# 13 "arch/arm/boot/dts/qcom/msm8226-v2-pm.dtsi"
&soc {
 qcom,spm@f9089000 {
  compatible = "qcom,spm-v2";
  #address-cells = <1>;
  #size-cells = <1>;
  reg = <0xf9089000 0x1000>;
  qcom,name = "core0";
  qcom,core-id = <0>;
  qcom,saw2-ver-reg = <0xfd0>;
  qcom,saw2-cfg = <0x00>;
  qcom,saw2-spm-dly= <0x3c102800>;
  qcom,saw2-spm-ctl = <0x8>;
  qcom,saw2-spm-cmd-wfi = [60 03 60 0b 0f];
  qcom,saw2-spm-cmd-spc = [20 10 80 30 90 5b 60 03 60 3b 76 76
    0b 94 5b 80 10 26 30 0f];
  qcom,saw2-spm-cmd-pc = [20 10 80 30 90 5b 60 03 60 3b 76 76
    0b 94 5b 80 10 26 30 0f];
 };

 qcom,spm@f9099000 {
  compatible = "qcom,spm-v2";
  #address-cells = <1>;
  #size-cells = <1>;
  reg = <0xf9099000 0x1000>;
  qcom,name = "core1";
  qcom,core-id = <1>;
  qcom,saw2-ver-reg = <0xfd0>;
  qcom,saw2-cfg = <0x00>;
  qcom,saw2-spm-dly= <0x3c102800>;
  qcom,saw2-spm-ctl = <0x8>;
  qcom,saw2-spm-cmd-wfi = [60 03 60 0b 0f];
  qcom,saw2-spm-cmd-spc = [20 10 80 30 90 5b 60 03 60 3b 76 76
    0b 94 5b 80 10 26 30 0f];
  qcom,saw2-spm-cmd-pc = [20 10 80 30 90 5b 60 03 60 3b 76 76
    0b 94 5b 80 10 26 30 0f];
 };

 qcom,spm@f90a9000 {
  compatible = "qcom,spm-v2";
  #address-cells = <1>;
  #size-cells = <1>;
  reg = <0xf90a9000 0x1000>;
  qcom,name = "core2";
  qcom,core-id = <2>;
  qcom,saw2-ver-reg = <0xfd0>;
  qcom,saw2-cfg = <0x00>;
  qcom,saw2-spm-dly= <0x3c102800>;
  qcom,saw2-spm-ctl = <0x8>;
  qcom,saw2-spm-cmd-wfi = [60 03 60 0b 0f];
  qcom,saw2-spm-cmd-spc = [20 10 80 30 90 5b 60 03 60 3b 76 76
    0b 94 5b 80 10 26 30 0f];
  qcom,saw2-spm-cmd-pc = [20 10 80 30 90 5b 60 03 60 3b 76 76
    0b 94 5b 80 10 26 30 0f];
 };

 qcom,spm@f90b9000 {
  compatible = "qcom,spm-v2";
  #address-cells = <1>;
  #size-cells = <1>;
  reg = <0xf90b9000 0x1000>;
  qcom,name = "core3";
  qcom,core-id = <3>;
  qcom,saw2-ver-reg = <0xfd0>;
  qcom,saw2-cfg = <0x00>;
  qcom,saw2-spm-dly= <0x3c102800>;
  qcom,saw2-spm-ctl = <0x8>;
  qcom,saw2-spm-cmd-wfi = [60 03 60 0b 0f];
  qcom,saw2-spm-cmd-spc = [20 10 80 30 90 5b 60 03 60 3b 76 76
    0b 94 5b 80 10 26 30 0f];
  qcom,saw2-spm-cmd-pc = [20 10 80 30 90 5b 60 03 60 3b 76 76
    0b 94 5b 80 10 26 30 0f];
 };

 qcom,spm@f9012000 {
  compatible = "qcom,spm-v2";
  #address-cells = <1>;
  #size-cells = <1>;
  reg = <0xf9012000 0x1000>;
  qcom,name = "system-l2";
  qcom,core-id = <0xffff>;
  qcom,saw2-ver-reg = <0xfd0>;
  qcom,saw2-cfg = <0x14>;
  qcom,saw2-spm-dly= <0x3c102800>;
  qcom,saw2-spm-ctl = <0x0>;
  qcom,saw2-pmic-data0 = <0x02030080>;
  qcom,saw2-pmic-data1 = <0x00030000>;
  qcom,vctl-timeout-us = <50>;
  qcom,vctl-port = <0x0>;
  qcom,phase-port = <0x1>;
  qcom,pfm-port = <0x2>;
  qcom,cpu-vctl-mask = <0xf>;
  qcom,saw2-spm-cmd-ret = [00 03 00 0f];
  qcom,saw2-spm-cmd-gdhs = [00 20 32 6b c0 e0 d0 42 03 50
    4e 02 02 d0 e0 c0 22 6b 02 32 50 0f];
  qcom,saw2-spm-cmd-pc = [00 32 b0 10 e0 d0 6b c0 42 f0
    11 07 01 b0 50 4e 02 02 c0 d0 12 e0 6b 02 32
    50 f0 0f];
 };

 qcom,lpm-levels {
  compatible = "qcom,lpm-levels";
  #address-cells = <1>;
  #size-cells = <0>;

  qcom,pm-cluster@0 {
   reg = <0>;
   #address-cells = <1>;
   #size-cells = <0>;
   label = "system";
   qcom,spm-device-names = "l2";
   qcom,default-level = <0>;

   qcom,pm-cluster-level@0 {
    reg = <0>;
    label = "l2-cache-active";
    qcom,spm-l2-mode = "active";
    qcom,latency-us = <10>;
    qcom,ss-power = <3000>;
    qcom,energy-overhead = <60000>;
    qcom,time-overhead = <110>;
   };

   qcom,pm-cluster-level@1 {
    reg = <1>;
    label = "l2-cache-gdhs";
    qcom,spm-l2-mode = "gdhs";
    qcom,latency-us = <700>;
    qcom,ss-power = <372>;
    qcom,energy-overhead = <738750>;
    qcom,time-overhead = <1410>;
    qcom,min-child-idx = <2>;
    qcom,last-core-only;
   };

   qcom,pm-cluster-level@2 {
    reg = <2>;
    label = "l2-cache-pc-no-rpm";
    qcom,spm-l2-mode = "pc";
    qcom,latency-us = <1000>;
    qcom,ss-power = <315>;
    qcom,energy-overhead = <1027150>;
    qcom,time-overhead = <2400>;
    qcom,min-child-idx = <2>;
    qcom,last-core-only;
   };

   qcom,pm-cluster-level@3 {
    reg = <3>;
    label = "l2-cache-pc";
    qcom,spm-l2-mode = "pc";
    qcom,latency-us = <12700>;
    qcom,ss-power = <315>;
    qcom,energy-overhead = <1027150>;
    qcom,time-overhead = <2400>;
    qcom,min-child-idx = <2>;
    qcom,notify-rpm;
    qcom,last-core-only;
   };

   qcom,pm-cpu {
    #address-cells = <1>;
    #size-cells = <0>;

    qcom,pm-cpu-level@0{
     reg = <0>;
     qcom,spm-cpu-mode = "wfi";
     qcom,latency-us = <1>;
     qcom,ss-power = <530>;
     qcom,energy-overhead = <52800>;
     qcom,time-overhead = <100>;
    };

    qcom,pm-cpu-level@1 {
     reg = <1>;
     qcom,spm-cpu-mode = "standalone_pc";
     qcom,latency-us = <500>;
     qcom,ss-power = <410>;
     qcom,energy-overhead = <603400>;
     qcom,time-overhead = <1200>;
     qcom,use-broadcast-timer;
    };

    qcom,pm-cpu-level@2 {
     reg = <2>;
     qcom,spm-cpu-mode = "pc";
     qcom,latency-us = <550>;
     qcom,ss-power = <372>;
     qcom,energy-overhead = <700000>;
     qcom,time-overhead = <1410>;
     qcom,use-broadcast-timer;
    };
   };
  };
 };

 qcom,mpm@fc4281d0 {
  compatible = "qcom,mpm-v2";
  reg = <0xfc4281d0 0x1000>,
      <0xf9011008 0x4>;
  reg-names = "vmpm", "ipc";
  interrupts = <0 171 1>;
  clock-names = "xo";

  qcom,ipc-bit-offset = <1>;

  qcom,gic-parent = <&intc>;
  qcom,gic-map = <47 172>,
   <53 104>,
   <62 222>,
   <2 216>,
   <0xff 18>,
   <0xff 19>,
   <0xff 35>,
   <0xff 39>,
   <0xff 40>,
   <0xff 47>,
   <0xff 56>,
   <0xff 57>,
   <0xff 58>,
   <0xff 59>,
   <0xff 60>,
   <0xff 61>,
   <0xff 65>,
   <0xff 74>,
   <0xff 75>,
   <0xff 78>,
   <0xff 79>,
   <0xff 97>,
   <0xff 102>,
   <0xff 109>,
   <0xff 131>,
   <0xff 141>,
   <0xff 155>,
   <0xff 157>,
   <0xff 161>,
   <0xff 162>,
   <0xff 166>,
   <0xff 170>,
   <0xff 173>,
   <0xff 174>,
   <0xff 175>,
   <0xff 176>,
   <0xff 177>,
   <0xff 178>,
   <0xff 179>,
   <0xff 181>,
   <0xff 188>,
   <0xff 189>,
   <0xff 190>,
   <0xff 191>,
   <0xff 192>,
   <0xff 194>,
   <0xff 195>,
   <0xff 196>,
   <0xff 198>,
   <0xff 195>,
   <0xff 196>,
   <0xff 200>,
   <0xff 201>,
   <0xff 202>,
   <0xff 203>,
   <0xff 204>,
   <0xff 205>,
   <0xff 206>,
   <0xff 207>,
   <0xff 234>,
   <0xff 235>,
   <0xff 240>,
   <0xff 253>,
   <0xff 258>,
   <0xff 259>,
   <0xff 261>,
   <0xff 263>,
   <0xff 269>,
   <0xff 270>,
   <0xff 275>,
   <0xff 276>;

  qcom,gpio-parent = <&msmgpio>;
  qcom,gpio-map = <3 1>,
   <4 4 >,
   <5 5 >,
   <6 9 >,
   <7 13>,
   <8 17>,
   <9 21>,
   <10 27>,
   <11 29>,
   <12 31>,
   <13 33>,
   <14 35>,
   <15 37>,
   <16 38>,
   <17 39>,
   <18 41>,
   <19 46>,
   <20 48>,
   <21 49>,
   <22 50>,
   <23 51>,
   <24 52>,
   <25 54>,
   <26 62>,
   <27 63>,
   <28 64>,
   <29 65>,
   <30 66>,
   <31 67>,
   <32 68>,
   <33 69>,
   <34 71>,
   <35 72>,
   <36 106>,
   <37 107>,
   <38 108>,
   <39 109>,
   <40 110>,
   <41 115>,
   <54 111>,
   <55 113>;
 };

 qcom,pm@fe805664 {
  compatible = "qcom,pm";
  reg = <0xfe805664 0x40>;
  qcom,pc-mode = "tz_l2_int";
  qcom,use-sync-timer;
  qcom,synced-clocks;
 };

 qcom,cpu-sleep-status@f9088008{
  compatible = "qcom,cpu-sleep-status";
  reg = <0xf9088008 0x100>;
  qcom,cpu-alias-addr = <0x10000>;
  qcom,sleep-status-mask= <0x80000>;
 };

 qcom,rpm-log@fc19dc00 {
  compatible = "qcom,rpm-log";
  reg = <0xfc19dc00 0x4000>;
  qcom,rpm-addr-phys = <0xfc000000>;
  qcom,offset-version = <4>;
  qcom,offset-page-buffer-addr = <36>;
  qcom,offset-log-len = <40>;
  qcom,offset-log-len-mask = <44>;
  qcom,offset-page-indices = <56>;
 };

 qcom,rpm-stats@fc19dba0 {
  compatible = "qcom,rpm-stats";
  reg = <0xfc19dba0 0x1000>;
  reg-names = "phys_addr_base";
  qcom,sleep-stats-version = <2>;
 };

 qcom,rpm-rbcpr-stats@fc000000 {
  compatible = "qcom,rpmrbcpr-stats";
  reg = <0xfc000000 0x1a0000>;
  qcom,start-offset = <0x190010>;
 };

 qcom,rpm-master-stats@fc428150 {
  compatible = "qcom,rpm-master-stats";
  reg = <0xfc428150 0x3200>;
  qcom,masters = "APSS", "MPSS", "LPSS", "PRONTO";
  qcom,master-stats-version = <2>;
  qcom,master-offset = <2560>;
 };
};
# 22 "arch/arm/boot/dts/qcom/WI500Q_EVB2_msm8226-v2.dtsi" 2

/ {
 qcom,msm-id = <145 0x20000>,
        <158 0x20000>,
        <159 0x20000>,
        <198 0x20000>,
        <205 0x20000>,
        <220 0x20000>,
        <221 0x20000>,
        <222 0x20000>,
        <223 0x20000>;
};

&apc_vreg_corner {
 regulator-min-microvolt = <1>;
 regulator-max-microvolt = <14>;
 qcom,cpr-up-threshold = <0>;
 qcom,cpr-down-threshold = <5>;
 qcom,cpr-corner-map = <1 1 2 2 3 3 3 3 3 3 3 3 3 3>;
 qcom,pvs-version-fuse-sel = <22 4 2 0>;
 qcom,cpr-corner-frequency-map =
   <1 300000000>,
   <2 384000000>,
   <3 600000000>,
   <4 787200000>,
   <5 998400000>,
   <6 1094400000>,
   <7 1190400000>,
   <8 1305600000>,
   <9 1344000000>,
   <10 1401600000>,
   <11 1497600000>,
   <12 1593600000>,
   <13 1689600000>,
   <14 1785600000>;
 qcom,cpr-speed-bin-max-corners =
   <0 2 2 4 7>,
   <1 2 2 4 12>,
   <2 2 2 4 10>,
   <5 2 2 4 14>;
 qcom,cpr-quot-adjust-scaling-factor-max = <650>;
};

&msm_gpu {

 qcom,chipid = <0x03000512>;
};

&clock_gcc {
 compatible = "qcom,gcc-8226-v2";
};

&soc {
 qcom,clock-a7@f9011050 {
  reg = <0xf9011050 0x8>,
   <0xfc4b80b0 0x8>;
  reg-names = "rcg-base", "efuse";
  qcom,speed0-bin-v0 =
   < 0 0>,
   < 384000000 2>,
   < 787200000 4>,
   <1190400000 7>;
  qcom,speed0-bin-v2 =
   < 0 0>,
   < 384000000 2>,
   < 787200000 4>,
   < 998400000 5>,
   <1094400000 6>,
   <1190400000 7>;
  qcom,speed2-bin-v2 =
   < 0 0>,
   < 384000000 2>,
   < 787200000 4>,
   < 998400000 5>,
   <1094400000 6>,
   <1190400000 7>,
   <1305600000 8>,
   <1344000000 9>,
   <1401600000 10>;
  qcom,speed1-bin-v2 =
   < 0 0>,
   < 384000000 2>,
   < 787200000 4>,
   < 998400000 5>,
   <1094400000 6>,
   <1190400000 7>,
   <1305600000 8>,
   <1344000000 9>,
   <1401600000 10>,
   <1497600000 11>,
   <1593600000 12>;
  qcom,speed5-bin-v2 =
   < 0 0>,
   < 384000000 2>,
   < 787200000 4>,
   < 998400000 5>,
   <1094400000 6>,
   <1190400000 7>,
   <1305600000 8>,
   <1344000000 9>,
   <1401600000 10>,
   <1497600000 11>,
   <1593600000 12>,
   <1689600000 13>,
   <1785600000 14>;
 };
};

&tsens {
 qcom,sensors = <6>;
 qcom,slope = <2901 2846 3038 2955 2901 2846>;
};
# 21 "arch/arm/boot/dts/qcom/WI500Q_EVB2_apq8026-v2.dtsi" 2

/ {
 model = "WI500Q_EVB2 Qualcomm  APQ 8026";
 compatible = "qcom,apq8026";
 qcom,msm-id = <199 0x20000>;
};

&tsens {
 qcom,sensors = <6>;
 qcom,slope = <2901 2846 3038 2955 2901 2846>;
};
# 17 "arch/arm/boot/dts/qcom/WI500Q_EVB2_apq8026-v2-320p-w-mtp.dts" 2
# 1 "arch/arm/boot/dts/qcom/msm8226-w-memory.dtsi" 1
# 13 "arch/arm/boot/dts/qcom/msm8226-w-memory.dtsi"
# 1 "arch/arm/boot/dts/qcom/msm8226-w-ion.dtsi" 1
# 13 "arch/arm/boot/dts/qcom/msm8226-w-ion.dtsi"
&soc {
 qcom,ion {
  compatible = "qcom,msm-ion";
  #address-cells = <1>;
  #size-cells = <0>;

  system_heap: qcom,ion-heap@25 {
   reg = <25>;
   qcom,ion-heap-type = "SYSTEM";
  };

  system_contig_heap: qcom,ion-heap@21 {
   reg = <21>;
   qcom,ion-heap-type = "SYSTEM_CONTIG";
  };

  qsecom_heap: qcom,ion-heap@27 {
   compatible = "qcom,msm-ion-reserve";
   reg = <27>;
   linux,contiguous-region = <&qsecom_mem>;
   qcom,ion-heap-type = "DMA";
  };

  audio_heap: qcom,ion-heap@28 {
   compatible = "qcom,msm-ion-reserve";
   reg = <28>;
   linux,contiguous-region = <&audio_mem>;
   qcom,ion-heap-type = "DMA";
  };

  other_pil_heap: qcom,ion-heap@23 {
   compatible = "qcom,msm-ion-reserve";
   reg = <23>;
   linux,contiguous-region = <&adsp_pil_mem>;
   qcom,ion-heap-type = "DMA";
  };

 };
};
# 14 "arch/arm/boot/dts/qcom/msm8226-w-memory.dtsi" 2

/ {
 memory {
  qsecom_mem: qsecom_region@0 {
   linux,reserve-contiguous-region;
   reg = <0 0xd00000>;
   label = "qsecom_mem";
  };

  audio_mem: audio_region@0 {
   linux,reserve-contiguous-region;
   linux,reserve-region;
   reg = <0 0x314000>;
   label = "audio_mem";
  };

  sbl_mem: sbl_region@2f00000 {
   linux,reserve-contiguous-region;
   linux,reserve-region;
   linux,remove-completely;
   reg = <0x02f00000 0x100000>;
   label = "sbl_mem";
  };

  external_image_mem: external_image_region@3000000 {
   linux,reserve-contiguous-region;
   linux,reserve-region;
   linux,remove-completely;
   reg = <0x3000000 0x300000>;
   label = "external_image_mem";
  };

  adsp_pil_mem: adsp_region@3900000 {
   linux,reserve-contiguous-region;
   linux,reserve-region;
   linux,remove-completely;
   reg = <0x03900000 0x1400000>;
   label = "adsp_pil_mem";
  };

  peripheral_mem: peripheral_region@3300000 {
   linux,reserve-contiguous-region;
   linux,reserve-region;
   linux,remove-completely;
   reg = <0x03300000 0x600000>;
   label = "peripheral_mem";
  };

  modem_mem: modem_region@0x4d00000 {
   linux,reserve-contiguous-region;
   linux,reserve-region;
   linux,remove-completely;
   reg = <0x04d00000 0x1b00000>;
   label = "modem_mem";
  };

  modem_efs: modem_efs_region@0x07f00000 {
   linux,reserve-contiguous-region;
   linux,reserve-region;
   linux,remove-completely;
   reg = <0x07F00000 0x100000>;
   label = "modem_efs";
  };

 };
};

&modem_pil {
 linux-contiguous-region=<&modem_mem>;
};

&venus_pil {
 /delete-property/ linux,contiguous-region;
};

&lpass_pil {
 linux,contiguous-region = <&adsp_pil_mem>;
};
# 18 "arch/arm/boot/dts/qcom/WI500Q_EVB2_apq8026-v2-320p-w-mtp.dts" 2
# 1 "arch/arm/boot/dts/qcom/msm8226-w-qseecom.dtsi" 1
# 13 "arch/arm/boot/dts/qcom/msm8226-w-qseecom.dtsi"
/ {

 qcom,qseecom@3280000 {
  compatible = "qcom,qseecom";
  reg = <0x3280000 0x40000>;
  reg-names = "secapp-region";
  qcom,disk-encrypt-pipe-pair = <256>;
  qcom,hlos-ce-hw-instance = <0>;
  qcom,qsee-ce-hw-instance = <0>;
  qcom,msm-bus,name = "qseecom-noc";
  qcom,msm-bus,num-cases = <4>;
  qcom,msm-bus,active-only = <0>;
  qcom,msm-bus,num-paths = <1>;
  qcom,support-bus-scaling;
  qcom,support-fde;
  qcom,msm-bus,vectors-KBps =
    <55 512 0 0>,
    <55 512 0 0>,
    <55 512 120000 1200000>,
    <55 512 393600 3936000>;
 };

};
# 19 "arch/arm/boot/dts/qcom/WI500Q_EVB2_apq8026-v2-320p-w-mtp.dts" 2
# 1 "arch/arm/boot/dts/qcom/msm8226-w-sharedmem.dtsi" 1
# 13 "arch/arm/boot/dts/qcom/msm8226-w-sharedmem.dtsi"
/ {

 qcom,rmtfs_sharedmem@07f00000 {
  compatible = "qcom,sharedmem-uio";
  reg = <0x07f00000 0x00100000>;
  reg-names = "rmtfs";
  qcom,client-id = <0x00000001>;
 };

 qcom,dsp_sharedmem@03260000 {
  compatible = "qcom,sharedmem-uio";
  reg = <0x03260000 0x00020000>;
  reg-names = "rfsa_dsp";
  qcom,client-id = <0x011013ec>;
 };

 qcom,mdm_sharedmem@03260000 {
  compatible = "qcom,sharedmem-uio";
  reg = <0x03260000 0x00020000>;
  reg-names = "rfsa_mdm";
  qcom,client-id = <0x011013ed>;
 };
};
# 20 "arch/arm/boot/dts/qcom/WI500Q_EVB2_apq8026-v2-320p-w-mtp.dts" 2

# 1 "arch/arm/boot/dts/qcom/WI500Q_EVB2_msm8226-720p-mtp.dtsi" 1
# 13 "arch/arm/boot/dts/qcom/WI500Q_EVB2_msm8226-720p-mtp.dtsi"
&soc {
 serial@f991f000 {
  status = "ok";
 };

        serial@f9922000 {
                status = "ok";
        };
        bmd101{
                compatible = "neurosky, bmd101";
                status = "ok";
        };

 i2c@f9927000 {
  IT7260@46 {
   compatible = "ITE,IT7260_ts";
   reg = <0x46>;
   interrupt-parent = <&msmgpio>;
   interrupts = <17 0x2>;
   reset = <16>;
  };
 };

        i2c@f9924000 {
                lis3dsh_acc@1e {
                        compatible = "stm,lis3dsh_acc";
                        reg = <0x1e>;
                };
                mpu9250@68 {
                        compatible = "invensense,mpu9250";
                        reg = <0x68>;
                        interrupt-parent = <&msmgpio>;
                        interrupts = <35 0x2>;
                        vdd_ana-supply = <&pm8226_l19>;
                        vcc_i2c-supply = <&pm8226_lvs1>;
                        mpu9250,irq-gpio = <&msmgpio 35 0x00>;
                        axis_map_x = <1>;
                        negate_x = <1>;
                        axis_map_y = <0>;
                        negate_y = <1>;
                        axis_map_z = <2>;
                        negate_z = <1>;
                        inven,secondary_type = "compass";
                        inven,secondary_name = "ak8963";
                        inven,secondary_reg = <0x0c>;
                        inven,secondary_axis_map_x = <0>;
                        inven,secondary_negate_x = <1>;
                        inven,secondary_axis_map_y = <1>;
                        inven,secondary_negate_y = <1>;
                        inven,secondary_axis_map_z = <2>;
                        inven,secondary_negate_z = <0>;
                        inven,aux_type = "none";
                        inven,vdd_ana = "8226_l19";
                        inven,vcc_i2c = "8226_lvs1";
                };
        };

 gpio_keys {
  compatible = "gpio-keys";
  input-name = "gpio-keys";

  vol_up {
   label = "volume_up";
   gpios = <&msmgpio 106 0x1>;
   linux,input-type = <1>;
   linux,code = <115>;
   gpio-key,wakeup;
   debounce-interval = <15>;
  };
 };

 sound {
  qcom,audio-routing =
   "RX_BIAS", "MCLK",
   "LDO_H", "MCLK",
   "SPK_OUT", "MCLK",
   "SPK_OUT", "EXT_VDD_SPKR",
   "AMIC1", "MIC BIAS1 External",
   "MIC BIAS1 External", "Handset Mic",
   "AMIC2", "MIC BIAS2 External",
   "MIC BIAS2 External", "Headset Mic",
   "AMIC4", "MIC BIAS2 External",
   "MIC BIAS2 External", "ANCRight Headset Mic",
   "AMIC5", "MIC BIAS2 External",
   "MIC BIAS2 External", "ANCLeft Headset Mic";

  qcom,cdc-mclk-gpios = <&pm8226_gpios 1 0>;
  qcom,cdc-vdd-spkr-gpios = <&pm8226_gpios 2 0>;
  qcom,cdc-us-euro-gpios = <&msmgpio 69 0>;
 };

 sound-9302 {
  qcom,audio-routing =
   "RX_BIAS", "MCLK",
   "LDO_H", "MCLK",
   "SPK_OUT", "MCLK",
   "SPK_OUT", "EXT_VDD_SPKR",
   "AMIC1", "MIC BIAS1 Internal1",
   "MIC BIAS1 Internal1", "Handset Mic",
   "AMIC2", "MIC BIAS2 External",
   "MIC BIAS2 External", "Headset Mic",
   "AMIC3", "MIC BIAS1 External",
   "MIC BIAS1 External", "Handset Mic";

  qcom,cdc-mclk-gpios = <&pm8226_gpios 1 0>;
  qcom,cdc-vdd-spkr-gpios = <&pm8226_gpios 2 0>;
  qcom,cdc-us-euro-gpios = <&msmgpio 69 0>;
 };
};

&usb_otg {
 #address-cells = <0>;
 interrupt-parent = <&usb_otg>;
 interrupts = <0 1 2>;
 #interrupt-cells = <1>;
 interrupt-map-mask = <0xffffffff>;
 interrupt-map = <0 &intc 0 134 0
   1 &intc 0 140 0>;
 interrupt-names = "core_irq", "async_irq";

 qcom,hsusb-otg-mode = <3>;
 vbus_otg-supply = <&pm8226_chg_otg>;
};

&sdhc_1 {
 vdd-supply = <&pm8226_l17>;
 qcom,vdd-voltage-level = <2950000 2950000>;
 qcom,vdd-current-level = <800 500000>;

 vdd-io-supply = <&pm8226_l6>;
 qcom,vdd-io-always-on;
 qcom,vdd-io-voltage-level = <1800000 1800000>;
 qcom,vdd-io-current-level = <250 154000>;


 qcom,clk-rates = <400000 25000000 50000000 100000000 200000000>;
 qcom,bus-speed-mode = "HS200_1p8v", "DDR_1p8v";
 qcom,nonremovable;

 status = "ok";
};

&sdhc_2 {
 vdd-supply = <&pm8226_l18>;
 qcom,vdd-voltage-level = <2950000 2950000>;
 qcom,vdd-current-level = <9000 800000>;

 vdd-io-supply = <&pm8226_l21>;
 qcom,vdd-io-voltage-level = <1800000 2950000>;
 qcom,vdd-io-current-level = <6 22000>;


 qcom,clk-rates = <400000 25000000 50000000 100000000 200000000>;

 #address-cells = <0>;
 interrupt-parent = <&sdhc_2>;
 interrupts = <0 1 2>;
 #interrupt-cells = <1>;
 interrupt-map-mask = <0xffffffff>;
 interrupt-map = <0 &intc 0 125 0
   1 &intc 0 221 0
   2 &msmgpio 38 0x3>;
 interrupt-names = "hc_irq", "pwr_irq", "status_irq";
 cd-gpios = <&msmgpio 38 0x1>;

 status = "disable";
};

&spmi_bus {
 qcom,pm8226@0 {
  qcom,leds@a100 {
   status = "disable";
   qcom,led_mpp_2 {
    label = "mpp";
    linux,name = "button-backlight";
    linux,default-trigger = "none";
    qcom,default-state = "off";
    qcom,max-current = <40>;
    qcom,current-setting = <5>;
    qcom,id = <6>;
    qcom,mode = "manual";
    qcom,source-sel = <1>;
    qcom,mode-ctrl = <0x60>;
   };
  };

  qcom,leds@a300 {
   status = "disable";
   qcom,led_mpp_4 {
    label = "mpp";
    linux,name = "green";
    linux,default-trigger = "battery-full";
    qcom,default-state = "off";
    qcom,max-current = <40>;
    qcom,current-setting = <5>;
    qcom,id = <6>;
    qcom,mode = "pwm";
    qcom,pwm-us = <1000>;
    qcom,source-sel = <8>;
    qcom,mode-ctrl = <0x60>;
    qcom,pwm-channel = <0>;
    qcom,start-idx = <1>;
    qcom,ramp-step-ms = <120>;
    qcom,duty-pcts = [00 00 00 00 00
        00 00 00 00 00
        50 00 00 00 00
        00 00 00 00 00
        00];
    qcom,use-blink;
   };
  };

  qcom,leds@a500 {
   status = "disable";
   qcom,led_mpp_6 {
    label = "mpp";
    linux,name = "red";
    linux,default-trigger = "battery-charging";
    qcom,default-state = "off";
    qcom,max-current = <40>;
    qcom,current-setting = <5>;
    qcom,id = <6>;
    qcom,mode = "pwm";
    qcom,pwm-us = <1000>;
    qcom,mode-ctrl = <0x60>;
    qcom,source-sel = <10>;
    qcom,pwm-channel = <5>;
    qcom,start-idx = <1>;
    qcom,ramp-step-ms = <120>;
    qcom,duty-pcts = [00 00 00 00 00
        00 00 00 00 00
        50 00 00 00 00
        00 00 00 00 00
        00];
    qcom,use-blink;
   };
  };
 };

 qcom,pm8226@1 {
                qcom,leds@d300 {
                        status = "disable";
                };

  qcom,leds@d800 {
   status = "okay";
   qcom,wled_0 {
    label = "wled";
    linux,name = "wled:backlight";
    linux,default-trigger = "bkl-trigger";
    qcom,cs-out-en;
    qcom,op-fdbck = <1>;
    qcom,default-state = "off";
    qcom,max-current = <20>;
    qcom,ctrl-delay-us = <0>;
    qcom,boost-curr-lim = <3>;
    qcom,cp-sel = <0>;
    qcom,switch-freq = <11>;
    qcom,ovp-val = <0>;
    qcom,num-strings = <1>;
    qcom,id = <0>;
   };
  };

  qcom,vibrator@c000 {
   status = "okay";
   qcom,vib-timeout-ms = <15000>;
   qcom,vib-vtg-level-mV = <3000>;
   qcom,mode = "dtest3";
   qcom,pwm-channel = <5>;
   qcom,period-us = <100000>;
   qcom,duty-us = <65000>;
  };
 };
};

&pm8226_gpios {
 gpio@c000 {

  qcom,mode = <1>;
  qcom,output-type = <0>;
  qcom,pull = <5>;
  qcom,vin-sel = <3>;
  qcom,out-strength = <3>;
  qcom,src-sel = <2>;
  qcom,master-en = <1>;
 };

 gpio@c100 {
  qcom,mode = <1>;
  qcom,output-type = <0>;
  qcom,pull = <5>;
  qcom,vin-sel = <3>;
  qcom,out-strength = <3>;
  qcom,src-sel = <2>;
  qcom,master-en = <1>;
 };

 gpio@c200 {
 };

 gpio@c300 {
 };

 gpio@c400 {
 };

 gpio@c500 {
 };

 gpio@c600 {
 };

 gpio@c700 {
 };
};

&pm8226_mpps {
 mpp@a000 {
 };

 mpp@a100 {
 };

 mpp@a200 {
 };

 mpp@a300 {
 };

 mpp@a400 {

  qcom,mode = <4>;
  qcom,invert = <1>;
  qcom,ain-route = <0>;
  qcom,master-en = <1>;
  qcom,src-sel = <0>;
 };

 mpp@a500 {
 };

 mpp@a600 {
 };

 mpp@a700 {

  qcom,mode = <4>;
  qcom,invert = <1>;
  qcom,ain-route = <3>;
  qcom,master-en = <1>;
  qcom,src-sel = <0>;
 };
};

&pm8226_vadc {
 chan@14 {
  label = "pa_therm0";
  reg = <0x14>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <0>;
  qcom,calibration-type = "ratiometric";
  qcom,scale-function = <2>;
  qcom,hw-settle-time = <2>;
  qcom,fast-avg-setup = <0>;
 };

 chan@17 {
  label = "pa_therm1";
  reg = <0x17>;
  qcom,decimation = <0>;
  qcom,pre-div-channel-scaling = <0>;
  qcom,calibration-type = "ratiometric";
  qcom,scale-function = <2>;
  qcom,hw-settle-time = <2>;
  qcom,fast-avg-setup = <0>;
 };
};

/ {
 mtp_batterydata: qcom,battery-data {
  qcom,rpull-up-kohm = <100>;
  qcom,vref-batt-therm = <1800000>;

# 1 "arch/arm/boot/dts/qcom/batterydata-palladium.dtsi" 1
# 13 "arch/arm/boot/dts/qcom/batterydata-palladium.dtsi"
qcom,palladium-batterydata {
 qcom,fcc-mah = <369>;
 qcom,default-rbatt-mohm = <200>;
 qcom,rbatt-capacitive-mohm = <50>;
 qcom,flat-ocv-threshold-uv = <3800000>;
 qcom,max-voltage-uv = <4350000>;
 qcom,v-cutoff-uv = <3400000>;
 qcom,chg-term-ua = <35000>;
 qcom,batt-id-kohm = <75>;
 qcom,battery-type = "palladium_1500mah";

 qcom,fcc-temp-lut {
  qcom,lut-col-legend = <(-20) 0 25 40 60>;
  qcom,lut-data = <369 369 369 369 369>;
 };

 qcom,pc-temp-ocv-lut {
  qcom,lut-col-legend = <(-20) 0 25 40 60>;
  qcom,lut-row-legend = <100 95 90 85 80>,
    <75 70 65 60 55>,
    <50 45 40 35 30>,
    <25 20 16 13 11>,
    <10 9 8 7 6>,
    <5 4 3 2 1>,
    <0>;
  qcom,lut-data = <4284 4284 4284 4284 4284>,
    <4242 4242 4242 4242 4242>,
    <4194 4194 4194 4194 4194>,
    <4144 4144 4144 4144 4144>,
    <4094 4094 4094 4094 4094>,
    <4060 4060 4060 4060 4060>,
    <3988 3988 3988 3988 3988>,
    <3959 3959 3959 3959 3959>,
    <3926 3926 3926 3926 3926>,
    <3886 3886 3886 3886 3886>,
    <3848 3848 3848 3848 3848>,
    <3823 3823 3823 3823 3823>,
    <3804 3804 3804 3804 3804>,
    <3788 3788 3788 3788 3788>,
    <3774 3774 3774 3774 3774>,
    <3759 3759 3759 3759 3759>,
    <3738 3738 3738 3738 3738>,
    <3716 3716 3716 3716 3716>,
    <3692 3692 3692 3692 3692>,
    <3686 3686 3686 3686 3686>,
    <3684 3684 3684 3684 3684>,
    <3683 3683 3683 3683 3683>,
    <3681 3681 3681 3681 3681>,
    <3679 3679 3679 3679 3679>,
    <3674 3674 3674 3674 3674>,
    <3663 3663 3663 3663 3663>,
    <3634 3634 3634 3634 3634>,
    <3595 3595 3595 3595 3595>,
    <3547 3547 3547 3547 3547>,
    <3486 3486 3486 3486 3486>,
    <3400 3400 3400 3400 3400>;
 };

 qcom,rbatt-sf-lut {
  qcom,lut-col-legend = <(-20) 0 25 40 60>;
  qcom,lut-row-legend = <100 95 90 85 80>,
    <75 70 65 60 55>,
    <50 45 40 35 30>,
    <25 20 16 13 11>,
    <10 9 8 7 6>,
    <5 4 3 2 1>,
    <0>;
  qcom,lut-data = <909 216 100 85 84>,
    <859 238 106 88 86>,
    <860 237 105 88 86>,
    <808 239 107 90 88>,
    <801 234 111 94 90>,
    <801 230 118 97 92>,
    <801 224 123 100 95>,
    <807 221 128 106 99>,
    <818 221 111 101 97>,
    <841 225 101 88 87>,
    <870 229 101 88 87>,
    <906 235 103 91 90>,
    <950 243 106 93 93>,
    <998 253 110 93 96>,
    <1051 263 113 94 90>,
    <1116 272 113 91 88>,
    <1200 275 111 91 88>,
    <1312 298 108 90 87>,
    <1430 329 104 88 87>,
    <1484 351 107 91 89>,
    <1446 345 110 93 90>,
    <1398 344 112 94 90>,
    <1466 358 115 96 91>,
    <1490 357 117 96 90>,
    <1589 365 117 94 89>,
    <1828 379 111 91 88>,
    <2151 399 111 93 91>,
    <2621 436 117 98 95>,
    <3404 496 130 106 100>,
    <8212 616 150 1906 134>,
    <135251 124940 59087 49820 29672>;
 };

 qcom,ibat-acc-lut {
  qcom,lut-col-legend = <(-20) 0 25>;
  qcom,lut-row-legend = <0 250 500 1000>;
  qcom,lut-data = <1470 1470 1473>,
    <1406 1406 1430>,
    <1247 1247 1414>,
    <764 764 1338>;
 };
};
# 398 "arch/arm/boot/dts/qcom/WI500Q_EVB2_msm8226-720p-mtp.dtsi" 2
# 1 "arch/arm/boot/dts/qcom/batterydata-mtp-3000mah.dtsi" 1
# 13 "arch/arm/boot/dts/qcom/batterydata-mtp-3000mah.dtsi"
qcom,mtp-3000mah {
 qcom,fcc-mah = <3000>;
 qcom,default-rbatt-mohm = <113>;
 qcom,max-voltage-uv = <4200000>;
 qcom,rbatt-capacitive-mohm = <50>;
 qcom,v-cutoff-uv = <3400000>;
 qcom,chg-term-ua = <200000>;
 qcom,batt-id-kohm = <300>;
 qcom,battery-type = "mtp_3000mah";
 qcom,fg-profile-data = [
  07 88 73 7E
  31 82 CB 7C
  6D 83 E6 76
  74 89 E1 8E
  F3 81 7A 93
  72 AE 1A B3
  67 1B 07 88
  03 7E DB 81
  7B 7C 6F 83
  D7 75 DE 89
  4C 94 34 82
  0F 99 41 B7
  F7 C2 60 14
  07 0B 2C 5B
  28 6E 5C FF
  9A 3E 49 4E
  78 49 18 28
  82 46 19 34
  C5 4F 18 28
  66 72 66 62
  66 72 66 62
  2D 6B 8F 69
  2F 88 65 91
  F5 6E 0C 48
  51 75 67 83
  DF 6D 01 3E
  66 4E 00 82
  0A 32 58 8A
  5C A0 71 0C
  28 00 FF 37
  F0 51 30 03
  01 00 00 00];

 qcom,fcc-temp-lut {
  qcom,lut-col-legend = <(-20) 0 25 40 60>;
  qcom,lut-data = <3030 3033 3037 3035 3031>;
 };

 qcom,pc-temp-ocv-lut {
  qcom,lut-col-legend = <(-20) 0 25 40 60>;
  qcom,lut-row-legend = <100 95 90 85 80>,
    <75 70 65 60 55>,
    <50 45 40 35 30>,
    <25 20 16 13 11>,
    <10 9 8 7 6>,
    <5 4 3 2 1>,
    <0>;
  qcom,lut-data = <4191 4188 4183 4179 4174>,
    <4106 4125 4127 4125 4121>,
    <4046 4082 4082 4080 4077>,
    <3966 4038 4044 4040 4035>,
    <3922 3983 3994 3998 3997>,
    <3886 3949 3966 3966 3962>,
    <3856 3908 3937 3935 3931>,
    <3832 3875 3908 3907 3903>,
    <3814 3847 3874 3878 3875>,
    <3799 3826 3831 3832 3830>,
    <3787 3807 3811 3811 3809>,
    <3775 3793 3795 3795 3793>,
    <3764 3782 3783 3783 3781>,
    <3752 3775 3773 3772 3769>,
    <3739 3768 3766 3762 3755>,
    <3725 3756 3756 3747 3733>,
    <3710 3732 3734 3725 3711>,
    <3696 3707 3705 3697 3684>,
    <3681 3695 3686 3678 3667>,
    <3667 3690 3684 3676 3665>,
    <3658 3688 3683 3675 3664>,
    <3646 3685 3681 3674 3663>,
    <3631 3682 3679 3673 3660>,
    <3612 3677 3676 3669 3655>,
    <3589 3667 3666 3660 3639>,
    <3560 3643 3636 3630 3599>,
    <3523 3600 3586 3581 3546>,
    <3474 3537 3518 3516 3477>,
    <3394 3446 3425 3427 3379>,
    <3257 3306 3273 3283 3213>,
    <3000 3000 3000 3000 3000>;
 };

 qcom,rbatt-sf-lut {
  qcom,lut-col-legend = <(-20) 0 25 40 60>;
  qcom,lut-row-legend = <100 95 90 85 80>,
    <75 70 65 60 55>,
    <50 45 40 35 30>,
    <25 20 16 13 11>,
    <10 9 8 7 6>,
    <5 4 3 2 1>;
  qcom,lut-data = <1025 208 100 85 80>,
    <1025 208 100 85 80>,
    <1032 225 103 87 81>,
    <959 249 107 91 82>,
    <954 249 109 92 84>,
    <953 255 117 94 84>,
    <957 230 123 98 87>,
    <968 216 134 102 91>,
    <983 212 138 112 95>,
    <1002 213 103 89 82>,
    <1030 215 100 86 81>,
    <1066 219 101 89 83>,
    <1115 224 104 92 85>,
    <1182 234 106 94 86>,
    <1263 246 108 92 84>,
    <1357 257 107 87 81>,
    <1464 261 102 85 80>,
    <1564 256 101 84 80>,
    <1637 268 100 84 80>,
    <1580 276 102 87 81>,
    <1617 285 104 87 82>,
    <1670 298 107 91 82>,
    <1725 315 108 92 83>,
    <1785 338 112 92 83>,
    <1850 361 111 91 82>,
    <1921 378 108 89 84>,
    <2000 394 112 92 87>,
    <2119 430 121 99 94>,
    <2795 497 144 114 104>,
    <8769 1035 672 322 234>;
 };
};
# 399 "arch/arm/boot/dts/qcom/WI500Q_EVB2_msm8226-720p-mtp.dtsi" 2
 };
};

&pm8226_bms {
 status = "ok";
 qcom,battery-data = <&mtp_batterydata>;
 qcom,enable-fcc-learning;
 qcom,min-fcc-learning-soc = <20>;
 qcom,min-fcc-ocv-pc = <30>;
 qcom,min-fcc-learning-samples = <5>;
 qcom,fcc-resolution = <10>;
};

&pm8226_chg {

 qcom,battery-data = <&mtp_batterydata>;
};

&slim_msm {
 tapan_codec {
  qcom,cdc-micbias1-ext-cap;
 };
};

&mdss_mdp {
 qcom,mdss-pref-prim-intf = "dsi";
 batfet-supply = <&pm8226_chg_batif>;
};

&mdss_dsi0 {
 qcom,dsi-pref-prim-pan = <&dsi_rm69032_320x320_cmd>;
};

&dsi_rm69032_320x320_cmd {
};
# 22 "arch/arm/boot/dts/qcom/WI500Q_EVB2_apq8026-v2-320p-w-mtp.dts" 2
# 1 "arch/arm/boot/dts/qcom/msm8x26w-gpu.dtsi" 1
# 13 "arch/arm/boot/dts/qcom/msm8x26w-gpu.dtsi"
&msm_gpu {
 qcom,initial-pwrlevel = <2>;
 qcom,idle-timeout = <5>;
};
# 23 "arch/arm/boot/dts/qcom/WI500Q_EVB2_apq8026-v2-320p-w-mtp.dts" 2

/ {
 model = "WI500Q EVB2 -Qualcomm APQ 8026v2W MTP";
 compatible = "qcom,apq8026-mtp", "qcom,apq8026", "qcom,mtp";
 qcom,board-id = <8 41>;
};

&mdss_fb0 {

 qcom,memblock-reserve = <0x07e9c000 0x64000>;
};


&soc {
 i2c@f9927000 {
  synaptics@20 {
   /delete-property/ synaptics,power-down;
   /delete-property/ synaptics,disable-gpios;
   synaptics,is_wake;
  };
 };
};

&pm8x26_rtc {
 qcom,qpnp-rtc-write = <1>;
};
