{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1710533437994 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1710533437994 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 15 16:10:37 2024 " "Processing started: Fri Mar 15 16:10:37 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1710533437994 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1710533437994 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SingleCycleProcessor -c SingleCycleProcessor " "Command: quartus_map --read_settings_files=on --write_settings_files=off SingleCycleProcessor -c SingleCycleProcessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1710533437994 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1710533438378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dispcontroller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dispcontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DispController-behave " "Found design unit 1: DispController-behave" {  } { { "DispController.vhd" "" { Text "H:/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/DispController.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710533439222 ""} { "Info" "ISGN_ENTITY_NAME" "1 DispController " "Found entity 1: DispController" {  } { { "DispController.vhd" "" { Text "H:/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/DispController.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710533439222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710533439222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datamemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dataMemory-struct " "Found design unit 1: dataMemory-struct" {  } { { "dataMemory.vhd" "" { Text "H:/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/dataMemory.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710533439236 ""} { "Info" "ISGN_ENTITY_NAME" "1 dataMemory " "Found entity 1: dataMemory" {  } { { "dataMemory.vhd" "" { Text "H:/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/dataMemory.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710533439236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710533439236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registerfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registerFile-rtl " "Found design unit 1: registerFile-rtl" {  } { { "registerFile.vhd" "" { Text "H:/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/registerFile.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710533439250 ""} { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Found entity 1: registerFile" {  } { { "registerFile.vhd" "" { Text "H:/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/registerFile.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710533439250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710533439250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebitfulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file onebitfulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBitFullAdder-rtl " "Found design unit 1: oneBitFullAdder-rtl" {  } { { "OneBitFullAdder.vhd" "" { Text "H:/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/OneBitFullAdder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710533439256 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBitFullAdder " "Found entity 1: oneBitFullAdder" {  } { { "OneBitFullAdder.vhd" "" { Text "H:/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/OneBitFullAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710533439256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710533439256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebitcomparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file onebitcomparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBitComparator-rtl " "Found design unit 1: oneBitComparator-rtl" {  } { { "OneBitComparator.vhd" "" { Text "H:/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/OneBitComparator.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710533439261 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBitComparator " "Found entity 1: oneBitComparator" {  } { { "OneBitComparator.vhd" "" { Text "H:/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/OneBitComparator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710533439261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710533439261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "endff_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file endff_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 endFF_2-rtl " "Found design unit 1: endFF_2-rtl" {  } { { "endFF_2.vhd" "" { Text "H:/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/endFF_2.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710533439275 ""} { "Info" "ISGN_ENTITY_NAME" "1 endFF_2 " "Found entity 1: endFF_2" {  } { { "endFF_2.vhd" "" { Text "H:/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/endFF_2.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710533439275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710533439275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enardff_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file enardff_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 enARdFF_2-rtl " "Found design unit 1: enARdFF_2-rtl" {  } { { "enardFF_2.vhd" "" { Text "H:/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/enardFF_2.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710533439282 ""} { "Info" "ISGN_ENTITY_NAME" "1 enARdFF_2 " "Found entity 1: enARdFF_2" {  } { { "enardFF_2.vhd" "" { Text "H:/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/enardFF_2.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710533439282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710533439282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbitregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightbitregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightbitRegister-rtl " "Found design unit 1: eightbitRegister-rtl" {  } { { "eightBitRegister.vhd" "" { Text "H:/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitRegister.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710533439288 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBitRegister " "Found entity 1: eightBitRegister" {  } { { "eightBitRegister.vhd" "" { Text "H:/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitRegister.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710533439288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710533439288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbitdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightbitdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBitDecoder-struct " "Found design unit 1: eightBitDecoder-struct" {  } { { "eightBitDecoder.vhd" "" { Text "H:/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitDecoder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710533439293 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBitDecoder " "Found entity 1: eightBitDecoder" {  } { { "eightBitDecoder.vhd" "" { Text "H:/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitDecoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710533439293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710533439293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbitcomparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightbitcomparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBitComparator-rtl " "Found design unit 1: eightBitComparator-rtl" {  } { { "eightBitComparator.vhd" "" { Text "H:/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitComparator.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710533439299 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBitComparator " "Found entity 1: eightBitComparator" {  } { { "eightBitComparator.vhd" "" { Text "H:/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitComparator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710533439299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710533439299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbitalu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightbitalu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBitALU-struct " "Found design unit 1: eightBitALU-struct" {  } { { "eightBitALU.vhd" "" { Text "H:/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitALU.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710533439305 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBitALU " "Found entity 1: eightBitALU" {  } { { "eightBitALU.vhd" "" { Text "H:/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitALU.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710533439305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710533439305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbitadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightbitadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBitAdder-struct " "Found design unit 1: eightBitAdder-struct" {  } { { "eightBitAdder.vhd" "" { Text "H:/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitAdder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710533439310 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBitAdder " "Found entity 1: eightBitAdder" {  } { { "eightBitAdder.vhd" "" { Text "H:/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710533439310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710533439310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbit8x3mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightbit8x3mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBit8x3MUX-struct " "Found design unit 1: eightBit8x3MUX-struct" {  } { { "eightBit8x3MUX.vhd" "" { Text "H:/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBit8x3MUX.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710533439317 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBit8x3MUX " "Found entity 1: eightBit8x3MUX" {  } { { "eightBit8x3MUX.vhd" "" { Text "H:/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBit8x3MUX.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710533439317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710533439317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbit2x1mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightbit2x1mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBit2x1MUX-struct " "Found design unit 1: eightBit2x1MUX-struct" {  } { { "eightBit2x1MUX.vhd" "" { Text "H:/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBit2x1MUX.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710533439323 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBit2x1MUX " "Found entity 1: eightBit2x1MUX" {  } { { "eightBit2x1MUX.vhd" "" { Text "H:/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBit2x1MUX.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710533439323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710533439323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunitalu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlunitalu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlUnitALU-struct " "Found design unit 1: controlUnitALU-struct" {  } { { "controlUnitALU.vhd" "" { Text "H:/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/controlUnitALU.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710533439328 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlUnitALU " "Found entity 1: controlUnitALU" {  } { { "controlUnitALU.vhd" "" { Text "H:/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/controlUnitALU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710533439328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710533439328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controlUnit-struct " "Found design unit 1: controlUnit-struct" {  } { { "controlUnit.vhd" "" { Text "H:/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/controlUnit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710533439343 ""} { "Info" "ISGN_ENTITY_NAME" "1 controlUnit " "Found entity 1: controlUnit" {  } { { "controlUnit.vhd" "" { Text "H:/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/controlUnit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710533439343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710533439343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlecycleprocessor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file singlecycleprocessor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 singleCycleProcessor-rtl " "Found design unit 1: singleCycleProcessor-rtl" {  } { { "SingleCycleProcessor.vhd" "" { Text "H:/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710533439345 ""} { "Info" "ISGN_ENTITY_NAME" "1 singleCycleProcessor " "Found entity 1: singleCycleProcessor" {  } { { "SingleCycleProcessor.vhd" "" { Text "H:/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710533439345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710533439345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instructionmemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instructionMemory-struct " "Found design unit 1: instructionMemory-struct" {  } { { "instructionMemory.vhd" "" { Text "H:/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/instructionMemory.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710533439351 ""} { "Info" "ISGN_ENTITY_NAME" "1 instructionMemory " "Found entity 1: instructionMemory" {  } { { "instructionMemory.vhd" "" { Text "H:/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/instructionMemory.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710533439351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710533439351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdiv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clockdiv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clockDiv-rtl " "Found design unit 1: clockDiv-rtl" {  } { { "clockDiv.vhd" "" { Text "H:/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/clockDiv.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710533439356 ""} { "Info" "ISGN_ENTITY_NAME" "1 clockDiv " "Found entity 1: clockDiv" {  } { { "clockDiv.vhd" "" { Text "H:/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/clockDiv.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710533439356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710533439356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdiv2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clockdiv2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clockDiv2-rtl " "Found design unit 1: clockDiv2-rtl" {  } { { "clockDiv2.vhd" "" { Text "H:/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/clockDiv2.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710533439362 ""} { "Info" "ISGN_ENTITY_NAME" "1 clockDiv2 " "Found entity 1: clockDiv2" {  } { { "clockDiv2.vhd" "" { Text "H:/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/clockDiv2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710533439362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710533439362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlecycleprocessor_testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file singlecycleprocessor_testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_singleCycleProcessor-testbench " "Found design unit 1: tb_singleCycleProcessor-testbench" {  } { { "SingleCycleProcessor_testbench.vhd" "" { Text "H:/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor_testbench.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710533439378 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_singleCycleProcessor " "Found entity 1: tb_singleCycleProcessor" {  } { { "SingleCycleProcessor_testbench.vhd" "" { Text "H:/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor_testbench.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710533439378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710533439378 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SingleCycleProcessor " "Elaborating entity \"SingleCycleProcessor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1710533439658 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_PCCout SingleCycleProcessor.vhd(145) " "Verilog HDL or VHDL warning at SingleCycleProcessor.vhd(145): object \"int_PCCout\" assigned a value but never read" {  } { { "SingleCycleProcessor.vhd" "" { Text "H:/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 145 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1710533439686 "|SingleCycleProcessor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_PCBranchCout SingleCycleProcessor.vhd(149) " "Verilog HDL or VHDL warning at SingleCycleProcessor.vhd(149): object \"int_PCBranchCout\" assigned a value but never read" {  } { { "SingleCycleProcessor.vhd" "" { Text "H:/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 149 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1710533439686 "|SingleCycleProcessor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DispController DispController:displayOutput " "Elaborating entity \"DispController\" for hierarchy \"DispController:displayOutput\"" {  } { { "SingleCycleProcessor.vhd" "displayOutput" { Text "H:/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710533439688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightBit8x3MUX eightBit8x3MUX:ioMUX " "Elaborating entity \"eightBit8x3MUX\" for hierarchy \"eightBit8x3MUX:ioMUX\"" {  } { { "SingleCycleProcessor.vhd" "ioMUX" { Text "H:/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710533439725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightBitRegister eightBitRegister:PC " "Elaborating entity \"eightBitRegister\" for hierarchy \"eightBitRegister:PC\"" {  } { { "SingleCycleProcessor.vhd" "PC" { Text "H:/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710533439739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enARdFF_2 eightBitRegister:PC\|enARdFF_2:bit7 " "Elaborating entity \"enARdFF_2\" for hierarchy \"eightBitRegister:PC\|enARdFF_2:bit7\"" {  } { { "eightBitRegister.vhd" "bit7" { Text "H:/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitRegister.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710533439756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightBitAdder eightBitAdder:PCAdder " "Elaborating entity \"eightBitAdder\" for hierarchy \"eightBitAdder:PCAdder\"" {  } { { "SingleCycleProcessor.vhd" "PCAdder" { Text "H:/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710533439773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneBitFullAdder eightBitAdder:PCAdder\|oneBitFullAdder:adder7 " "Elaborating entity \"oneBitFullAdder\" for hierarchy \"eightBitAdder:PCAdder\|oneBitFullAdder:adder7\"" {  } { { "eightBitAdder.vhd" "adder7" { Text "H:/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitAdder.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710533439783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionMemory instructionMemory:instructionMem " "Elaborating entity \"instructionMemory\" for hierarchy \"instructionMemory:instructionMem\"" {  } { { "SingleCycleProcessor.vhd" "instructionMem" { Text "H:/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710533439798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ROM instructionMemory:instructionMem\|LPM_ROM:instructionMem " "Elaborating entity \"LPM_ROM\" for hierarchy \"instructionMemory:instructionMem\|LPM_ROM:instructionMem\"" {  } { { "instructionMemory.vhd" "instructionMem" { Text "H:/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/instructionMemory.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710533439829 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "instructionMemory:instructionMem\|LPM_ROM:instructionMem " "Elaborated megafunction instantiation \"instructionMemory:instructionMem\|LPM_ROM:instructionMem\"" {  } { { "instructionMemory.vhd" "" { Text "H:/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/instructionMemory.vhd" 40 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710533439847 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "instructionMemory:instructionMem\|LPM_ROM:instructionMem " "Instantiated megafunction \"instructionMemory:instructionMem\|LPM_ROM:instructionMem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710533439849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710533439849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 256 " "Parameter \"LPM_NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710533439849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710533439849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA REGISTERED " "Parameter \"LPM_OUTDATA\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710533439849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE instruction.mif " "Parameter \"LPM_FILE\" = \"instruction.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710533439849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ROM " "Parameter \"LPM_TYPE\" = \"LPM_ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710533439849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY UNUSED " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710533439849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710533439849 ""}  } { { "instructionMemory.vhd" "" { Text "H:/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/instructionMemory.vhd" 40 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1710533439849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altrom instructionMemory:instructionMem\|LPM_ROM:instructionMem\|altrom:srom " "Elaborating entity \"altrom\" for hierarchy \"instructionMemory:instructionMem\|LPM_ROM:instructionMem\|altrom:srom\"" {  } { { "lpm_rom.tdf" "srom" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710533439996 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "instructionMemory:instructionMem\|LPM_ROM:instructionMem\|altrom:srom instructionMemory:instructionMem\|LPM_ROM:instructionMem " "Elaborated megafunction instantiation \"instructionMemory:instructionMem\|LPM_ROM:instructionMem\|altrom:srom\", which is child of megafunction instantiation \"instructionMemory:instructionMem\|LPM_ROM:instructionMem\"" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "instructionMemory.vhd" "" { Text "H:/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/instructionMemory.vhd" 40 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710533440064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram instructionMemory:instructionMem\|LPM_ROM:instructionMem\|altrom:srom\|altsyncram:rom_block " "Elaborating entity \"altsyncram\" for hierarchy \"instructionMemory:instructionMem\|LPM_ROM:instructionMem\|altrom:srom\|altsyncram:rom_block\"" {  } { { "altrom.tdf" "rom_block" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altrom.tdf" 88 6 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710533440090 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "instructionMemory:instructionMem\|LPM_ROM:instructionMem\|altrom:srom\|altsyncram:rom_block instructionMemory:instructionMem\|LPM_ROM:instructionMem " "Elaborated megafunction instantiation \"instructionMemory:instructionMem\|LPM_ROM:instructionMem\|altrom:srom\|altsyncram:rom_block\", which is child of megafunction instantiation \"instructionMemory:instructionMem\|LPM_ROM:instructionMem\"" {  } { { "altrom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altrom.tdf" 88 6 0 } } { "instructionMemory.vhd" "" { Text "H:/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/instructionMemory.vhd" 40 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710533440121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8o01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8o01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8o01 " "Found entity 1: altsyncram_8o01" {  } { { "db/altsyncram_8o01.tdf" "" { Text "H:/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/db/altsyncram_8o01.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710533440194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710533440194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8o01 instructionMemory:instructionMem\|LPM_ROM:instructionMem\|altrom:srom\|altsyncram:rom_block\|altsyncram_8o01:auto_generated " "Elaborating entity \"altsyncram_8o01\" for hierarchy \"instructionMemory:instructionMem\|LPM_ROM:instructionMem\|altrom:srom\|altsyncram:rom_block\|altsyncram_8o01:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710533440195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightBit2x1MUX eightBit2x1MUX:branchSelect " "Elaborating entity \"eightBit2x1MUX\" for hierarchy \"eightBit2x1MUX:branchSelect\"" {  } { { "SingleCycleProcessor.vhd" "branchSelect" { Text "H:/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710533440237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerFile registerFile:registers " "Elaborating entity \"registerFile\" for hierarchy \"registerFile:registers\"" {  } { { "SingleCycleProcessor.vhd" "registers" { Text "H:/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710533440249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightBitDecoder registerFile:registers\|eightBitDecoder:decoder " "Elaborating entity \"eightBitDecoder\" for hierarchy \"registerFile:registers\|eightBitDecoder:decoder\"" {  } { { "registerFile.vhd" "decoder" { Text "H:/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/registerFile.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710533440265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlUnit controlUnit:control " "Elaborating entity \"controlUnit\" for hierarchy \"controlUnit:control\"" {  } { { "SingleCycleProcessor.vhd" "control" { Text "H:/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710533440347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlUnitALU controlUnitALU:controlUnitALUunit " "Elaborating entity \"controlUnitALU\" for hierarchy \"controlUnitALU:controlUnitALUunit\"" {  } { { "SingleCycleProcessor.vhd" "controlUnitALUunit" { Text "H:/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710533440371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightBitALU eightBitALU:alu " "Elaborating entity \"eightBitALU\" for hierarchy \"eightBitALU:alu\"" {  } { { "SingleCycleProcessor.vhd" "alu" { Text "H:/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710533440386 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_cout eightBitALU.vhd(36) " "Verilog HDL or VHDL warning at eightBitALU.vhd(36): object \"int_cout\" assigned a value but never read" {  } { { "eightBitALU.vhd" "" { Text "H:/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitALU.vhd" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1710533440411 "|SingleCycleProcessor|eightBitALU:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightBitComparator eightBitALU:alu\|eightBitComparator:comparator " "Elaborating entity \"eightBitComparator\" for hierarchy \"eightBitALU:alu\|eightBitComparator:comparator\"" {  } { { "eightBitALU.vhd" "comparator" { Text "H:/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitALU.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710533440426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneBitComparator eightBitALU:alu\|eightBitComparator:comparator\|oneBitComparator:comp7 " "Elaborating entity \"oneBitComparator\" for hierarchy \"eightBitALU:alu\|eightBitComparator:comparator\|oneBitComparator:comp7\"" {  } { { "eightBitComparator.vhd" "comp7" { Text "H:/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/eightBitComparator.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710533440469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataMemory dataMemory:dataMem " "Elaborating entity \"dataMemory\" for hierarchy \"dataMemory:dataMem\"" {  } { { "SingleCycleProcessor.vhd" "dataMem" { Text "H:/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710533440491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ram_dq dataMemory:dataMem\|lpm_ram_dq:dataMem " "Elaborating entity \"lpm_ram_dq\" for hierarchy \"dataMemory:dataMem\|lpm_ram_dq:dataMem\"" {  } { { "dataMemory.vhd" "dataMem" { Text "H:/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/dataMemory.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710533440534 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dataMemory:dataMem\|lpm_ram_dq:dataMem " "Elaborated megafunction instantiation \"dataMemory:dataMem\|lpm_ram_dq:dataMem\"" {  } { { "dataMemory.vhd" "" { Text "H:/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/dataMemory.vhd" 44 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710533440551 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dataMemory:dataMem\|lpm_ram_dq:dataMem " "Instantiated megafunction \"dataMemory:dataMem\|lpm_ram_dq:dataMem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710533440551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710533440551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 256 " "Parameter \"LPM_NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710533440551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710533440551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710533440551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA REGISTERED " "Parameter \"LPM_OUTDATA\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710533440551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE data.mif " "Parameter \"LPM_FILE\" = \"data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710533440551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_RAM_DQ " "Parameter \"LPM_TYPE\" = \"LPM_RAM_DQ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710533440551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "USE_EAB ON " "Parameter \"USE_EAB\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710533440551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY UNUSED " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710533440551 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710533440551 ""}  } { { "dataMemory.vhd" "" { Text "H:/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/dataMemory.vhd" 44 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1710533440551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram dataMemory:dataMem\|lpm_ram_dq:dataMem\|altram:sram " "Elaborating entity \"altram\" for hierarchy \"dataMemory:dataMem\|lpm_ram_dq:dataMem\|altram:sram\"" {  } { { "lpm_ram_dq.tdf" "sram" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710533440567 ""}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Cyclone IV E device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone IV E devices " "Assertion warning: altram does not support Cyclone IV E device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone IV E devices" {  } { { "altram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altram.tdf" 211 2 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "dataMemory.vhd" "" { Text "H:/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/dataMemory.vhd" 44 0 0 } } { "SingleCycleProcessor.vhd" "" { Text "H:/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/SingleCycleProcessor.vhd" 302 0 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1710533440578 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "dataMemory:dataMem\|lpm_ram_dq:dataMem\|altram:sram dataMemory:dataMem\|lpm_ram_dq:dataMem " "Elaborated megafunction instantiation \"dataMemory:dataMem\|lpm_ram_dq:dataMem\|altram:sram\", which is child of megafunction instantiation \"dataMemory:dataMem\|lpm_ram_dq:dataMem\"" {  } { { "lpm_ram_dq.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "dataMemory.vhd" "" { Text "H:/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/dataMemory.vhd" 44 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710533440579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dataMemory:dataMem\|lpm_ram_dq:dataMem\|altram:sram\|altsyncram:ram_block " "Elaborating entity \"altsyncram\" for hierarchy \"dataMemory:dataMem\|lpm_ram_dq:dataMem\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710533440585 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "dataMemory:dataMem\|lpm_ram_dq:dataMem\|altram:sram\|altsyncram:ram_block dataMemory:dataMem\|lpm_ram_dq:dataMem " "Elaborated megafunction instantiation \"dataMemory:dataMem\|lpm_ram_dq:dataMem\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"dataMemory:dataMem\|lpm_ram_dq:dataMem\"" {  } { { "altram.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } } { "dataMemory.vhd" "" { Text "H:/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/dataMemory.vhd" 44 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710533440608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bg91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bg91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bg91 " "Found entity 1: altsyncram_bg91" {  } { { "db/altsyncram_bg91.tdf" "" { Text "H:/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/Lab 2/Single Cycle Processor/db/altsyncram_bg91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1710533440658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1710533440658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bg91 dataMemory:dataMem\|lpm_ram_dq:dataMem\|altram:sram\|altsyncram:ram_block\|altsyncram_bg91:auto_generated " "Elaborating entity \"altsyncram_bg91\" for hierarchy \"dataMemory:dataMem\|lpm_ram_dq:dataMem\|altram:sram\|altsyncram:ram_block\|altsyncram_bg91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1710533440659 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[22\] InstructionOut\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[22\]\" to the node \"InstructionOut\[22\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1710533441663 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[21\] InstructionOut\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[21\]\" to the node \"InstructionOut\[21\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1710533441663 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[23\] InstructionOut\[23\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[23\]\" to the node \"InstructionOut\[23\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1710533441663 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[17\] InstructionOut\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[17\]\" to the node \"InstructionOut\[17\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1710533441663 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[16\] InstructionOut\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[16\]\" to the node \"InstructionOut\[16\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1710533441663 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[18\] InstructionOut\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[18\]\" to the node \"InstructionOut\[18\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1710533441663 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[28\] InstructionOut\[28\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[28\]\" to the node \"InstructionOut\[28\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1710533441663 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[27\] InstructionOut\[27\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[27\]\" to the node \"InstructionOut\[27\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1710533441663 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[26\] InstructionOut\[26\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[26\]\" to the node \"InstructionOut\[26\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1710533441663 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[31\] InstructionOut\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[31\]\" to the node \"InstructionOut\[31\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1710533441663 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[30\] InstructionOut\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[30\]\" to the node \"InstructionOut\[30\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1710533441663 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[29\] InstructionOut\[29\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[29\]\" to the node \"InstructionOut\[29\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1710533441663 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[1\] InstructionOut\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[1\]\" to the node \"InstructionOut\[1\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1710533441663 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[0\] InstructionOut\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[0\]\" to the node \"InstructionOut\[0\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1710533441664 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[3\] InstructionOut\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[3\]\" to the node \"InstructionOut\[3\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1710533441664 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[6\] InstructionOut\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[6\]\" to the node \"InstructionOut\[6\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1710533441664 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[5\] InstructionOut\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[5\]\" to the node \"InstructionOut\[5\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1710533441664 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[4\] InstructionOut\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[4\]\" to the node \"InstructionOut\[4\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1710533441664 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[2\] InstructionOut\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[2\]\" to the node \"InstructionOut\[2\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1710533441664 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[7\] InstructionOut\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[7\]\" to the node \"InstructionOut\[7\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1710533441664 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[8\] InstructionOut\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[8\]\" to the node \"InstructionOut\[8\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1710533441664 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[9\] InstructionOut\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[9\]\" to the node \"InstructionOut\[9\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1710533441664 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[10\] InstructionOut\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[10\]\" to the node \"InstructionOut\[10\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1710533441664 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[11\] InstructionOut\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[11\]\" to the node \"InstructionOut\[11\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1710533441664 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[12\] InstructionOut\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[12\]\" to the node \"InstructionOut\[12\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1710533441664 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[13\] InstructionOut\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[13\]\" to the node \"InstructionOut\[13\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1710533441664 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[14\] InstructionOut\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[14\]\" to the node \"InstructionOut\[14\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1710533441664 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[15\] InstructionOut\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[15\]\" to the node \"InstructionOut\[15\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1710533441664 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[19\] InstructionOut\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[19\]\" to the node \"InstructionOut\[19\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1710533441664 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[20\] InstructionOut\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[20\]\" to the node \"InstructionOut\[20\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1710533441664 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[24\] InstructionOut\[24\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[24\]\" to the node \"InstructionOut\[24\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1710533441664 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[25\] InstructionOut\[25\] " "Converted the fanout from the always-enabled tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[25\]\" to the node \"InstructionOut\[25\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1710533441664 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Quartus II" 0 -1 1710533441663 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[22\] DispController:displayOutput\|Mux55 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[22\]\" to the node \"DispController:displayOutput\|Mux55\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1710533441665 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[21\] DispController:displayOutput\|Mux55 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[21\]\" to the node \"DispController:displayOutput\|Mux55\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1710533441665 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[23\] DispController:displayOutput\|Mux55 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[23\]\" to the node \"DispController:displayOutput\|Mux55\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1710533441665 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[17\] eightBit2x1MUX:writeRegMUX\|Selector6 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[17\]\" to the node \"eightBit2x1MUX:writeRegMUX\|Selector6\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1710533441665 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[16\] eightBit2x1MUX:writeRegMUX\|Selector7 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[16\]\" to the node \"eightBit2x1MUX:writeRegMUX\|Selector7\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1710533441665 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[18\] eightBit2x1MUX:writeRegMUX\|Selector5 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[18\]\" to the node \"eightBit2x1MUX:writeRegMUX\|Selector5\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1710533441665 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[28\] controlUnit:control\|int_rformat " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[28\]\" to the node \"controlUnit:control\|int_rformat\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1710533441665 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[27\] controlUnit:control\|int_lw " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[27\]\" to the node \"controlUnit:control\|int_lw\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1710533441665 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[26\] controlUnit:control\|o_MemRead " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[26\]\" to the node \"controlUnit:control\|o_MemRead\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1710533441665 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[31\] controlUnit:control\|int_lw " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[31\]\" to the node \"controlUnit:control\|int_lw\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1710533441665 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[30\] controlUnit:control\|int_lw " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[30\]\" to the node \"controlUnit:control\|int_lw\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1710533441665 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[29\] controlUnit:control\|int_rformat " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[29\]\" to the node \"controlUnit:control\|int_rformat\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1710533441665 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[1\] eightBitAdder:branchAdder\|oneBitFullAdder:adder3\|int_cout " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[1\]\" to the node \"eightBitAdder:branchAdder\|oneBitFullAdder:adder3\|int_cout\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1710533441665 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[0\] eightBitAdder:branchAdder\|oneBitFullAdder:adder2\|int_s " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[0\]\" to the node \"eightBitAdder:branchAdder\|oneBitFullAdder:adder2\|int_s\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1710533441665 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[3\] controlUnitALU:controlUnitALUunit\|int_control " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[3\]\" to the node \"controlUnitALU:controlUnitALUunit\|int_control\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1710533441665 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[6\] DispController:displayOutput\|Mux27 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[6\]\" to the node \"DispController:displayOutput\|Mux27\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1710533441665 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[5\] eightBitAdder:branchAdder\|oneBitFullAdder:adder7\|o_s " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[5\]\" to the node \"eightBitAdder:branchAdder\|oneBitFullAdder:adder7\|o_s\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1710533441665 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[4\] eightBitAdder:branchAdder\|oneBitFullAdder:adder6\|o_cout " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[4\]\" to the node \"eightBitAdder:branchAdder\|oneBitFullAdder:adder6\|o_cout\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1710533441665 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[2\] controlUnitALU:controlUnitALUunit\|o_control\[1\] " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[2\]\" to the node \"controlUnitALU:controlUnitALUunit\|o_control\[1\]\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1710533441665 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[7\] DispController:displayOutput\|Mux27 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[7\]\" to the node \"DispController:displayOutput\|Mux27\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1710533441665 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[8\] DispController:displayOutput\|Mux34 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[8\]\" to the node \"DispController:displayOutput\|Mux34\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1710533441665 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[9\] DispController:displayOutput\|Mux34 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[9\]\" to the node \"DispController:displayOutput\|Mux34\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1710533441665 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[10\] DispController:displayOutput\|Mux34 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[10\]\" to the node \"DispController:displayOutput\|Mux34\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1710533441665 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[11\] eightBit2x1MUX:writeRegMUX\|Selector7 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[11\]\" to the node \"eightBit2x1MUX:writeRegMUX\|Selector7\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1710533441665 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[12\] eightBit2x1MUX:writeRegMUX\|Selector6 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[12\]\" to the node \"eightBit2x1MUX:writeRegMUX\|Selector6\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1710533441665 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[13\] eightBit2x1MUX:writeRegMUX\|Selector5 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[13\]\" to the node \"eightBit2x1MUX:writeRegMUX\|Selector5\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1710533441665 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[14\] DispController:displayOutput\|Mux41 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[14\]\" to the node \"DispController:displayOutput\|Mux41\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1710533441665 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[15\] DispController:displayOutput\|Mux41 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[15\]\" to the node \"DispController:displayOutput\|Mux41\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1710533441665 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[19\] DispController:displayOutput\|Mux48 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[19\]\" to the node \"DispController:displayOutput\|Mux48\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1710533441665 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[20\] DispController:displayOutput\|Mux55 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[20\]\" to the node \"DispController:displayOutput\|Mux55\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1710533441665 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[24\] DispController:displayOutput\|Mux62 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[24\]\" to the node \"DispController:displayOutput\|Mux62\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1710533441665 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[25\] DispController:displayOutput\|Mux62 " "Converted the fan-out from the tri-state buffer \"instructionMemory:instructionMem\|lpm_rom:instructionMem\|otri\[25\]\" to the node \"DispController:displayOutput\|Mux62\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1710533441665 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1710533441665 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1710533441950 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1710533442790 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1710533442790 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "538 " "Implemented 538 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1710533443003 ""} { "Info" "ICUT_CUT_TM_OPINS" "100 " "Implemented 100 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1710533443003 ""} { "Info" "ICUT_CUT_TM_LCELLS" "390 " "Implemented 390 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1710533443003 ""} { "Info" "ICUT_CUT_TM_RAMS" "40 " "Implemented 40 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1710533443003 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1710533443003 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 71 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 71 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4658 " "Peak virtual memory: 4658 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1710533443029 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 15 16:10:43 2024 " "Processing ended: Fri Mar 15 16:10:43 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1710533443029 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1710533443029 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1710533443029 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1710533443029 ""}
