<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="CPU_sim_behav.wdb" id="1">
         <top_modules>
            <top_module name="CPU_sim" />
            <top_module name="glbl" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <WVObjectSize size="37" />
   <wvobject db_ref_id="1" fp_name="/CPU_sim/CLK" type="logic">
      <obj_property name="ElementShortName">CLK</obj_property>
      <obj_property name="ObjectShortName">CLK</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/CPU_sim/RST" type="logic">
      <obj_property name="ElementShortName">RST</obj_property>
      <obj_property name="ObjectShortName">RST</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/CPU_sim/nowPC" type="array">
      <obj_property name="ElementShortName">nowPC[31:0]</obj_property>
      <obj_property name="ObjectShortName">nowPC[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/CPU_sim/nextPC" type="array">
      <obj_property name="ElementShortName">nextPC[31:0]</obj_property>
      <obj_property name="ObjectShortName">nextPC[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/CPU_sim/ReadData1" type="array">
      <obj_property name="ElementShortName">ReadData1[31:0]</obj_property>
      <obj_property name="ObjectShortName">ReadData1[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/CPU_sim/ReadData2" type="array">
      <obj_property name="ElementShortName">ReadData2[31:0]</obj_property>
      <obj_property name="ObjectShortName">ReadData2[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/CPU_sim/ALUresult" type="array">
      <obj_property name="ElementShortName">ALUresult[31:0]</obj_property>
      <obj_property name="ObjectShortName">ALUresult[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/CPU_sim/DB" type="array">
      <obj_property name="ElementShortName">DB[31:0]</obj_property>
      <obj_property name="ObjectShortName">DB[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/CPU_sim/test/inputIR" type="array">
      <obj_property name="ElementShortName">inputIR[31:0]</obj_property>
      <obj_property name="ObjectShortName">inputIR[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/CPU_sim/test/instruction" type="array">
      <obj_property name="ElementShortName">instruction[31:0]</obj_property>
      <obj_property name="ObjectShortName">instruction[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/CPU_sim/test/opcode" type="array">
      <obj_property name="ElementShortName">opcode[5:0]</obj_property>
      <obj_property name="ObjectShortName">opcode[5:0]</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/CPU_sim/rs" type="array">
      <obj_property name="ElementShortName">rs[4:0]</obj_property>
      <obj_property name="ObjectShortName">rs[4:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/CPU_sim/rt" type="array">
      <obj_property name="ElementShortName">rt[4:0]</obj_property>
      <obj_property name="ObjectShortName">rt[4:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/CPU_sim/test/cu/of/state" type="array">
      <obj_property name="ElementShortName">state[2:0]</obj_property>
      <obj_property name="ObjectShortName">state[2:0]</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/CPU_sim/test/cu/of/PCWre" type="logic">
      <obj_property name="ElementShortName">PCWre</obj_property>
      <obj_property name="ObjectShortName">PCWre</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/CPU_sim/test/A" type="array">
      <obj_property name="ElementShortName">A[31:0]</obj_property>
      <obj_property name="ObjectShortName">A[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/CPU_sim/test/B" type="array">
      <obj_property name="ElementShortName">B[31:0]</obj_property>
      <obj_property name="ObjectShortName">B[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/CPU_sim/test/cu/of/ALUSrcA" type="logic">
      <obj_property name="ElementShortName">ALUSrcA</obj_property>
      <obj_property name="ObjectShortName">ALUSrcA</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/CPU_sim/test/cu/of/ALUSrcB" type="logic">
      <obj_property name="ElementShortName">ALUSrcB</obj_property>
      <obj_property name="ObjectShortName">ALUSrcB</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/CPU_sim/test/cu/of/DBDataSrc" type="logic">
      <obj_property name="ElementShortName">DBDataSrc</obj_property>
      <obj_property name="ObjectShortName">DBDataSrc</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/CPU_sim/test/cu/of/RegWre" type="logic">
      <obj_property name="ElementShortName">RegWre</obj_property>
      <obj_property name="ObjectShortName">RegWre</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/CPU_sim/test/cu/of/WrRegDSrc" type="logic">
      <obj_property name="ElementShortName">WrRegDSrc</obj_property>
      <obj_property name="ObjectShortName">WrRegDSrc</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/CPU_sim/test/cu/of/InsMemRW" type="logic">
      <obj_property name="ElementShortName">InsMemRW</obj_property>
      <obj_property name="ObjectShortName">InsMemRW</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/CPU_sim/test/cu/of/mRD" type="logic">
      <obj_property name="ElementShortName">mRD</obj_property>
      <obj_property name="ObjectShortName">mRD</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/CPU_sim/test/cu/of/mWR" type="logic">
      <obj_property name="ElementShortName">mWR</obj_property>
      <obj_property name="ObjectShortName">mWR</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/CPU_sim/test/cu/of/IRWre" type="logic">
      <obj_property name="ElementShortName">IRWre</obj_property>
      <obj_property name="ObjectShortName">IRWre</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/CPU_sim/test/cu/of/ExtSel" type="logic">
      <obj_property name="ElementShortName">ExtSel</obj_property>
      <obj_property name="ObjectShortName">ExtSel</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/CPU_sim/test/zero" type="logic">
      <obj_property name="ElementShortName">zero</obj_property>
      <obj_property name="ObjectShortName">zero</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/CPU_sim/test/sign" type="logic">
      <obj_property name="ElementShortName">sign</obj_property>
      <obj_property name="ObjectShortName">sign</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/CPU_sim/test/cu/of/PCSrc" type="array">
      <obj_property name="ElementShortName">PCSrc[1:0]</obj_property>
      <obj_property name="ObjectShortName">PCSrc[1:0]</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/CPU_sim/test/cu/of/RegDst" type="array">
      <obj_property name="ElementShortName">RegDst[1:0]</obj_property>
      <obj_property name="ObjectShortName">RegDst[1:0]</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/CPU_sim/test/cu/of/ALUOp" type="array">
      <obj_property name="ElementShortName">ALUOp[2:0]</obj_property>
      <obj_property name="ObjectShortName">ALUOp[2:0]</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/CPU_sim/test/extendImmediate" type="array">
      <obj_property name="ElementShortName">extendImmediate[31:0]</obj_property>
      <obj_property name="ObjectShortName">extendImmediate[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/CPU_sim/test/DataOut" type="array">
      <obj_property name="ElementShortName">DataOut[31:0]</obj_property>
      <obj_property name="ObjectShortName">DataOut[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/CPU_sim/test/writeData" type="array">
      <obj_property name="ElementShortName">writeData[31:0]</obj_property>
      <obj_property name="ObjectShortName">writeData[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/CPU_sim/test/dm/ram" type="array">
      <obj_property name="ElementShortName">ram[0:60][7:0]</obj_property>
      <obj_property name="ObjectShortName">ram[0:60][7:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/CPU_sim/test/rg/regFile" type="array">
      <obj_property name="ElementShortName">regFile[1:31][31:0]</obj_property>
      <obj_property name="ObjectShortName">regFile[1:31][31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
      <wvobject db_ref_id="1" fp_name="/CPU_sim/test/rg/regFile[1]" type="array">
         <obj_property name="ElementShortName">[1][31:0]</obj_property>
         <obj_property name="ObjectShortName">regFile[1][31:0]</obj_property>
         <obj_property name="Radix">HEXRADIX</obj_property>
      </wvobject>
      <wvobject db_ref_id="1" fp_name="/CPU_sim/test/rg/regFile[2]" type="array">
         <obj_property name="ElementShortName">[2][31:0]</obj_property>
         <obj_property name="ObjectShortName">regFile[2][31:0]</obj_property>
         <obj_property name="Radix">HEXRADIX</obj_property>
      </wvobject>
      <wvobject db_ref_id="1" fp_name="/CPU_sim/test/rg/regFile[3]" type="array">
         <obj_property name="ElementShortName">[3][31:0]</obj_property>
         <obj_property name="ObjectShortName">regFile[3][31:0]</obj_property>
         <obj_property name="Radix">HEXRADIX</obj_property>
      </wvobject>
      <wvobject db_ref_id="1" fp_name="/CPU_sim/test/rg/regFile[4]" type="array">
         <obj_property name="ElementShortName">[4][31:0]</obj_property>
         <obj_property name="ObjectShortName">regFile[4][31:0]</obj_property>
         <obj_property name="Radix">HEXRADIX</obj_property>
      </wvobject>
      <wvobject db_ref_id="1" fp_name="/CPU_sim/test/rg/regFile[5]" type="array">
         <obj_property name="ElementShortName">[5][31:0]</obj_property>
         <obj_property name="ObjectShortName">regFile[5][31:0]</obj_property>
         <obj_property name="Radix">HEXRADIX</obj_property>
      </wvobject>
      <wvobject db_ref_id="1" fp_name="/CPU_sim/test/rg/regFile[6]" type="array">
         <obj_property name="ElementShortName">[6][31:0]</obj_property>
         <obj_property name="ObjectShortName">regFile[6][31:0]</obj_property>
         <obj_property name="Radix">HEXRADIX</obj_property>
      </wvobject>
      <wvobject db_ref_id="1" fp_name="/CPU_sim/test/rg/regFile[7]" type="array">
         <obj_property name="ElementShortName">[7][31:0]</obj_property>
         <obj_property name="ObjectShortName">regFile[7][31:0]</obj_property>
         <obj_property name="Radix">HEXRADIX</obj_property>
      </wvobject>
      <wvobject db_ref_id="1" fp_name="/CPU_sim/test/rg/regFile[8]" type="array">
         <obj_property name="ElementShortName">[8][31:0]</obj_property>
         <obj_property name="ObjectShortName">regFile[8][31:0]</obj_property>
         <obj_property name="Radix">HEXRADIX</obj_property>
      </wvobject>
      <wvobject db_ref_id="1" fp_name="/CPU_sim/test/rg/regFile[9]" type="array">
         <obj_property name="ElementShortName">[9][31:0]</obj_property>
         <obj_property name="ObjectShortName">regFile[9][31:0]</obj_property>
         <obj_property name="Radix">HEXRADIX</obj_property>
      </wvobject>
      <wvobject db_ref_id="1" fp_name="/CPU_sim/test/rg/regFile[10]" type="array">
         <obj_property name="ElementShortName">[10][31:0]</obj_property>
         <obj_property name="ObjectShortName">regFile[10][31:0]</obj_property>
         <obj_property name="Radix">HEXRADIX</obj_property>
      </wvobject>
      <wvobject db_ref_id="1" fp_name="/CPU_sim/test/rg/regFile[11]" type="array">
         <obj_property name="ElementShortName">[11][31:0]</obj_property>
         <obj_property name="ObjectShortName">regFile[11][31:0]</obj_property>
         <obj_property name="Radix">HEXRADIX</obj_property>
      </wvobject>
      <wvobject db_ref_id="1" fp_name="/CPU_sim/test/rg/regFile[12]" type="array">
         <obj_property name="ElementShortName">[12][31:0]</obj_property>
         <obj_property name="ObjectShortName">regFile[12][31:0]</obj_property>
         <obj_property name="Radix">HEXRADIX</obj_property>
      </wvobject>
      <wvobject db_ref_id="1" fp_name="/CPU_sim/test/rg/regFile[13]" type="array">
         <obj_property name="ElementShortName">[13][31:0]</obj_property>
         <obj_property name="ObjectShortName">regFile[13][31:0]</obj_property>
         <obj_property name="Radix">HEXRADIX</obj_property>
      </wvobject>
      <wvobject db_ref_id="1" fp_name="/CPU_sim/test/rg/regFile[14]" type="array">
         <obj_property name="ElementShortName">[14][31:0]</obj_property>
         <obj_property name="ObjectShortName">regFile[14][31:0]</obj_property>
         <obj_property name="Radix">HEXRADIX</obj_property>
      </wvobject>
      <wvobject db_ref_id="1" fp_name="/CPU_sim/test/rg/regFile[15]" type="array">
         <obj_property name="ElementShortName">[15][31:0]</obj_property>
         <obj_property name="ObjectShortName">regFile[15][31:0]</obj_property>
      </wvobject>
      <wvobject db_ref_id="1" fp_name="/CPU_sim/test/rg/regFile[16]" type="array">
         <obj_property name="ElementShortName">[16][31:0]</obj_property>
         <obj_property name="ObjectShortName">regFile[16][31:0]</obj_property>
      </wvobject>
      <wvobject db_ref_id="1" fp_name="/CPU_sim/test/rg/regFile[17]" type="array">
         <obj_property name="ElementShortName">[17][31:0]</obj_property>
         <obj_property name="ObjectShortName">regFile[17][31:0]</obj_property>
      </wvobject>
      <wvobject db_ref_id="1" fp_name="/CPU_sim/test/rg/regFile[18]" type="array">
         <obj_property name="ElementShortName">[18][31:0]</obj_property>
         <obj_property name="ObjectShortName">regFile[18][31:0]</obj_property>
      </wvobject>
      <wvobject db_ref_id="1" fp_name="/CPU_sim/test/rg/regFile[19]" type="array">
         <obj_property name="ElementShortName">[19][31:0]</obj_property>
         <obj_property name="ObjectShortName">regFile[19][31:0]</obj_property>
      </wvobject>
      <wvobject db_ref_id="1" fp_name="/CPU_sim/test/rg/regFile[20]" type="array">
         <obj_property name="ElementShortName">[20][31:0]</obj_property>
         <obj_property name="ObjectShortName">regFile[20][31:0]</obj_property>
      </wvobject>
      <wvobject db_ref_id="1" fp_name="/CPU_sim/test/rg/regFile[21]" type="array">
         <obj_property name="ElementShortName">[21][31:0]</obj_property>
         <obj_property name="ObjectShortName">regFile[21][31:0]</obj_property>
      </wvobject>
      <wvobject db_ref_id="1" fp_name="/CPU_sim/test/rg/regFile[22]" type="array">
         <obj_property name="ElementShortName">[22][31:0]</obj_property>
         <obj_property name="ObjectShortName">regFile[22][31:0]</obj_property>
      </wvobject>
      <wvobject db_ref_id="1" fp_name="/CPU_sim/test/rg/regFile[23]" type="array">
         <obj_property name="ElementShortName">[23][31:0]</obj_property>
         <obj_property name="ObjectShortName">regFile[23][31:0]</obj_property>
      </wvobject>
      <wvobject db_ref_id="1" fp_name="/CPU_sim/test/rg/regFile[24]" type="array">
         <obj_property name="ElementShortName">[24][31:0]</obj_property>
         <obj_property name="ObjectShortName">regFile[24][31:0]</obj_property>
      </wvobject>
      <wvobject db_ref_id="1" fp_name="/CPU_sim/test/rg/regFile[25]" type="array">
         <obj_property name="ElementShortName">[25][31:0]</obj_property>
         <obj_property name="ObjectShortName">regFile[25][31:0]</obj_property>
      </wvobject>
      <wvobject db_ref_id="1" fp_name="/CPU_sim/test/rg/regFile[26]" type="array">
         <obj_property name="ElementShortName">[26][31:0]</obj_property>
         <obj_property name="ObjectShortName">regFile[26][31:0]</obj_property>
      </wvobject>
      <wvobject db_ref_id="1" fp_name="/CPU_sim/test/rg/regFile[27]" type="array">
         <obj_property name="ElementShortName">[27][31:0]</obj_property>
         <obj_property name="ObjectShortName">regFile[27][31:0]</obj_property>
      </wvobject>
      <wvobject db_ref_id="1" fp_name="/CPU_sim/test/rg/regFile[28]" type="array">
         <obj_property name="ElementShortName">[28][31:0]</obj_property>
         <obj_property name="ObjectShortName">regFile[28][31:0]</obj_property>
      </wvobject>
      <wvobject db_ref_id="1" fp_name="/CPU_sim/test/rg/regFile[29]" type="array">
         <obj_property name="ElementShortName">[29][31:0]</obj_property>
         <obj_property name="ObjectShortName">regFile[29][31:0]</obj_property>
      </wvobject>
      <wvobject db_ref_id="1" fp_name="/CPU_sim/test/rg/regFile[30]" type="array">
         <obj_property name="ElementShortName">[30][31:0]</obj_property>
         <obj_property name="ObjectShortName">regFile[30][31:0]</obj_property>
      </wvobject>
      <wvobject db_ref_id="1" fp_name="/CPU_sim/test/rg/regFile[31]" type="array">
         <obj_property name="ElementShortName">[31][31:0]</obj_property>
         <obj_property name="ObjectShortName">regFile[31][31:0]</obj_property>
         <obj_property name="Radix">HEXRADIX</obj_property>
      </wvobject>
   </wvobject>
</wave_config>
