Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Dec 12 20:41:24 2023
| Host         : LAPTOP-H1858A6E running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file MIPI_SIM_top_timing_summary_routed.rpt -pb MIPI_SIM_top_timing_summary_routed.pb -rpx MIPI_SIM_top_timing_summary_routed.rpx -warn_on_violation
| Design       : MIPI_SIM_top
| Device       : 7a75t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  147         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (147)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (217)
5. checking no_input_delay (17)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (147)
--------------------------
 There are 147 register/latch pins with no clock driven by root clock pin: Mipi_CSI_Byte_CLK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (217)
--------------------------------------------------
 There are 217 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  236          inf        0.000                      0                  236           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           236 Endpoints
Min Delay           236 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Mipi_Lane_Alignment_Inst0/Flag_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Mipi_Unpacket_Inst0/Word_Count_Max_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.104ns  (logic 1.847ns (22.792%)  route 6.257ns (77.208%))
  Logic Levels:           7  (FDCE=1 LUT3=2 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDCE                         0.000     0.000 r  Mipi_Lane_Alignment_Inst0/Flag_reg[1]/C
    SLICE_X2Y35          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  Mipi_Lane_Alignment_Inst0/Flag_reg[1]/Q
                         net (fo=18, routed)          1.292     1.770    Mipi_Lane_Alignment_Inst0/Flag[1]
    SLICE_X1Y31          LUT3 (Prop_lut3_I1_O)        0.323     2.093 r  Mipi_Lane_Alignment_Inst0/r_Mipi_Lane_Alignment_Data[6]_i_1/O
                         net (fo=5, routed)           0.588     2.681    Mipi_Lane_Alignment_Inst0/r_lane1_data_reg[7]_0[6]
    SLICE_X2Y32          LUT5 (Prop_lut5_I4_O)        0.324     3.005 r  Mipi_Lane_Alignment_Inst0/Word_Count_Max[15]_i_12/O
                         net (fo=3, routed)           0.960     3.965    Mipi_Unpacket_Inst0/ECC_Calculate_Haming_Inst0/Word_Count_Max[15]_i_6
    SLICE_X2Y33          LUT6 (Prop_lut6_I2_O)        0.328     4.293 r  Mipi_Unpacket_Inst0/ECC_Calculate_Haming_Inst0/Word_Count_Max[15]_i_11/O
                         net (fo=1, routed)           0.877     5.170    Mipi_Lane_Alignment_Inst0/O_ECC_Calculate_Result[5]
    SLICE_X2Y35          LUT6 (Prop_lut6_I4_O)        0.124     5.294 r  Mipi_Lane_Alignment_Inst0/Word_Count_Max[15]_i_6/O
                         net (fo=3, routed)           0.884     6.179    Mipi_Lane_Alignment_Inst0/Word_Count_Max[15]_i_6_n_0
    SLICE_X2Y34          LUT6 (Prop_lut6_I3_O)        0.124     6.303 r  Mipi_Lane_Alignment_Inst0/Word_Count_Max[15]_i_2/O
                         net (fo=2, routed)           0.821     7.124    Mipi_Lane_Alignment_Inst0/Word_Count_Max0__4
    SLICE_X6Y34          LUT3 (Prop_lut3_I2_O)        0.146     7.270 r  Mipi_Lane_Alignment_Inst0/Word_Count_Max[15]_i_1/O
                         net (fo=15, routed)          0.834     8.104    Mipi_Unpacket_Inst0/E[0]
    SLICE_X5Y32          FDCE                                         r  Mipi_Unpacket_Inst0/Word_Count_Max_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Mipi_Lane_Alignment_Inst0/Flag_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Mipi_Unpacket_Inst0/Word_Count_Max_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.104ns  (logic 1.847ns (22.792%)  route 6.257ns (77.208%))
  Logic Levels:           7  (FDCE=1 LUT3=2 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDCE                         0.000     0.000 r  Mipi_Lane_Alignment_Inst0/Flag_reg[1]/C
    SLICE_X2Y35          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  Mipi_Lane_Alignment_Inst0/Flag_reg[1]/Q
                         net (fo=18, routed)          1.292     1.770    Mipi_Lane_Alignment_Inst0/Flag[1]
    SLICE_X1Y31          LUT3 (Prop_lut3_I1_O)        0.323     2.093 r  Mipi_Lane_Alignment_Inst0/r_Mipi_Lane_Alignment_Data[6]_i_1/O
                         net (fo=5, routed)           0.588     2.681    Mipi_Lane_Alignment_Inst0/r_lane1_data_reg[7]_0[6]
    SLICE_X2Y32          LUT5 (Prop_lut5_I4_O)        0.324     3.005 r  Mipi_Lane_Alignment_Inst0/Word_Count_Max[15]_i_12/O
                         net (fo=3, routed)           0.960     3.965    Mipi_Unpacket_Inst0/ECC_Calculate_Haming_Inst0/Word_Count_Max[15]_i_6
    SLICE_X2Y33          LUT6 (Prop_lut6_I2_O)        0.328     4.293 r  Mipi_Unpacket_Inst0/ECC_Calculate_Haming_Inst0/Word_Count_Max[15]_i_11/O
                         net (fo=1, routed)           0.877     5.170    Mipi_Lane_Alignment_Inst0/O_ECC_Calculate_Result[5]
    SLICE_X2Y35          LUT6 (Prop_lut6_I4_O)        0.124     5.294 r  Mipi_Lane_Alignment_Inst0/Word_Count_Max[15]_i_6/O
                         net (fo=3, routed)           0.884     6.179    Mipi_Lane_Alignment_Inst0/Word_Count_Max[15]_i_6_n_0
    SLICE_X2Y34          LUT6 (Prop_lut6_I3_O)        0.124     6.303 r  Mipi_Lane_Alignment_Inst0/Word_Count_Max[15]_i_2/O
                         net (fo=2, routed)           0.821     7.124    Mipi_Lane_Alignment_Inst0/Word_Count_Max0__4
    SLICE_X6Y34          LUT3 (Prop_lut3_I2_O)        0.146     7.270 r  Mipi_Lane_Alignment_Inst0/Word_Count_Max[15]_i_1/O
                         net (fo=15, routed)          0.834     8.104    Mipi_Unpacket_Inst0/E[0]
    SLICE_X5Y32          FDCE                                         r  Mipi_Unpacket_Inst0/Word_Count_Max_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Mipi_Lane_Alignment_Inst0/Flag_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Mipi_Unpacket_Inst0/Word_Count_Max_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.104ns  (logic 1.847ns (22.792%)  route 6.257ns (77.208%))
  Logic Levels:           7  (FDCE=1 LUT3=2 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDCE                         0.000     0.000 r  Mipi_Lane_Alignment_Inst0/Flag_reg[1]/C
    SLICE_X2Y35          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  Mipi_Lane_Alignment_Inst0/Flag_reg[1]/Q
                         net (fo=18, routed)          1.292     1.770    Mipi_Lane_Alignment_Inst0/Flag[1]
    SLICE_X1Y31          LUT3 (Prop_lut3_I1_O)        0.323     2.093 r  Mipi_Lane_Alignment_Inst0/r_Mipi_Lane_Alignment_Data[6]_i_1/O
                         net (fo=5, routed)           0.588     2.681    Mipi_Lane_Alignment_Inst0/r_lane1_data_reg[7]_0[6]
    SLICE_X2Y32          LUT5 (Prop_lut5_I4_O)        0.324     3.005 r  Mipi_Lane_Alignment_Inst0/Word_Count_Max[15]_i_12/O
                         net (fo=3, routed)           0.960     3.965    Mipi_Unpacket_Inst0/ECC_Calculate_Haming_Inst0/Word_Count_Max[15]_i_6
    SLICE_X2Y33          LUT6 (Prop_lut6_I2_O)        0.328     4.293 r  Mipi_Unpacket_Inst0/ECC_Calculate_Haming_Inst0/Word_Count_Max[15]_i_11/O
                         net (fo=1, routed)           0.877     5.170    Mipi_Lane_Alignment_Inst0/O_ECC_Calculate_Result[5]
    SLICE_X2Y35          LUT6 (Prop_lut6_I4_O)        0.124     5.294 r  Mipi_Lane_Alignment_Inst0/Word_Count_Max[15]_i_6/O
                         net (fo=3, routed)           0.884     6.179    Mipi_Lane_Alignment_Inst0/Word_Count_Max[15]_i_6_n_0
    SLICE_X2Y34          LUT6 (Prop_lut6_I3_O)        0.124     6.303 r  Mipi_Lane_Alignment_Inst0/Word_Count_Max[15]_i_2/O
                         net (fo=2, routed)           0.821     7.124    Mipi_Lane_Alignment_Inst0/Word_Count_Max0__4
    SLICE_X6Y34          LUT3 (Prop_lut3_I2_O)        0.146     7.270 r  Mipi_Lane_Alignment_Inst0/Word_Count_Max[15]_i_1/O
                         net (fo=15, routed)          0.834     8.104    Mipi_Unpacket_Inst0/E[0]
    SLICE_X5Y32          FDCE                                         r  Mipi_Unpacket_Inst0/Word_Count_Max_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Mipi_Lane_Alignment_Inst0/Flag_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Mipi_Unpacket_Inst0/Word_Count_Max_reg[13]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.964ns  (logic 1.847ns (23.192%)  route 6.117ns (76.808%))
  Logic Levels:           7  (FDCE=1 LUT3=2 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDCE                         0.000     0.000 r  Mipi_Lane_Alignment_Inst0/Flag_reg[1]/C
    SLICE_X2Y35          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  Mipi_Lane_Alignment_Inst0/Flag_reg[1]/Q
                         net (fo=18, routed)          1.292     1.770    Mipi_Lane_Alignment_Inst0/Flag[1]
    SLICE_X1Y31          LUT3 (Prop_lut3_I1_O)        0.323     2.093 r  Mipi_Lane_Alignment_Inst0/r_Mipi_Lane_Alignment_Data[6]_i_1/O
                         net (fo=5, routed)           0.588     2.681    Mipi_Lane_Alignment_Inst0/r_lane1_data_reg[7]_0[6]
    SLICE_X2Y32          LUT5 (Prop_lut5_I4_O)        0.324     3.005 r  Mipi_Lane_Alignment_Inst0/Word_Count_Max[15]_i_12/O
                         net (fo=3, routed)           0.960     3.965    Mipi_Unpacket_Inst0/ECC_Calculate_Haming_Inst0/Word_Count_Max[15]_i_6
    SLICE_X2Y33          LUT6 (Prop_lut6_I2_O)        0.328     4.293 r  Mipi_Unpacket_Inst0/ECC_Calculate_Haming_Inst0/Word_Count_Max[15]_i_11/O
                         net (fo=1, routed)           0.877     5.170    Mipi_Lane_Alignment_Inst0/O_ECC_Calculate_Result[5]
    SLICE_X2Y35          LUT6 (Prop_lut6_I4_O)        0.124     5.294 r  Mipi_Lane_Alignment_Inst0/Word_Count_Max[15]_i_6/O
                         net (fo=3, routed)           0.884     6.179    Mipi_Lane_Alignment_Inst0/Word_Count_Max[15]_i_6_n_0
    SLICE_X2Y34          LUT6 (Prop_lut6_I3_O)        0.124     6.303 r  Mipi_Lane_Alignment_Inst0/Word_Count_Max[15]_i_2/O
                         net (fo=2, routed)           0.821     7.124    Mipi_Lane_Alignment_Inst0/Word_Count_Max0__4
    SLICE_X6Y34          LUT3 (Prop_lut3_I2_O)        0.146     7.270 r  Mipi_Lane_Alignment_Inst0/Word_Count_Max[15]_i_1/O
                         net (fo=15, routed)          0.694     7.964    Mipi_Unpacket_Inst0/E[0]
    SLICE_X5Y33          FDCE                                         r  Mipi_Unpacket_Inst0/Word_Count_Max_reg[13]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Mipi_Lane_Alignment_Inst0/Flag_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Mipi_Unpacket_Inst0/Word_Count_Max_reg[8]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.964ns  (logic 1.847ns (23.192%)  route 6.117ns (76.808%))
  Logic Levels:           7  (FDCE=1 LUT3=2 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDCE                         0.000     0.000 r  Mipi_Lane_Alignment_Inst0/Flag_reg[1]/C
    SLICE_X2Y35          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  Mipi_Lane_Alignment_Inst0/Flag_reg[1]/Q
                         net (fo=18, routed)          1.292     1.770    Mipi_Lane_Alignment_Inst0/Flag[1]
    SLICE_X1Y31          LUT3 (Prop_lut3_I1_O)        0.323     2.093 r  Mipi_Lane_Alignment_Inst0/r_Mipi_Lane_Alignment_Data[6]_i_1/O
                         net (fo=5, routed)           0.588     2.681    Mipi_Lane_Alignment_Inst0/r_lane1_data_reg[7]_0[6]
    SLICE_X2Y32          LUT5 (Prop_lut5_I4_O)        0.324     3.005 r  Mipi_Lane_Alignment_Inst0/Word_Count_Max[15]_i_12/O
                         net (fo=3, routed)           0.960     3.965    Mipi_Unpacket_Inst0/ECC_Calculate_Haming_Inst0/Word_Count_Max[15]_i_6
    SLICE_X2Y33          LUT6 (Prop_lut6_I2_O)        0.328     4.293 r  Mipi_Unpacket_Inst0/ECC_Calculate_Haming_Inst0/Word_Count_Max[15]_i_11/O
                         net (fo=1, routed)           0.877     5.170    Mipi_Lane_Alignment_Inst0/O_ECC_Calculate_Result[5]
    SLICE_X2Y35          LUT6 (Prop_lut6_I4_O)        0.124     5.294 r  Mipi_Lane_Alignment_Inst0/Word_Count_Max[15]_i_6/O
                         net (fo=3, routed)           0.884     6.179    Mipi_Lane_Alignment_Inst0/Word_Count_Max[15]_i_6_n_0
    SLICE_X2Y34          LUT6 (Prop_lut6_I3_O)        0.124     6.303 r  Mipi_Lane_Alignment_Inst0/Word_Count_Max[15]_i_2/O
                         net (fo=2, routed)           0.821     7.124    Mipi_Lane_Alignment_Inst0/Word_Count_Max0__4
    SLICE_X6Y34          LUT3 (Prop_lut3_I2_O)        0.146     7.270 r  Mipi_Lane_Alignment_Inst0/Word_Count_Max[15]_i_1/O
                         net (fo=15, routed)          0.694     7.964    Mipi_Unpacket_Inst0/E[0]
    SLICE_X5Y33          FDCE                                         r  Mipi_Unpacket_Inst0/Word_Count_Max_reg[8]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Mipi_Lane_Alignment_Inst0/Flag_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Mipi_Unpacket_Inst0/Word_Count_Max_reg[10]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.922ns  (logic 1.847ns (23.315%)  route 6.075ns (76.685%))
  Logic Levels:           7  (FDCE=1 LUT3=2 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDCE                         0.000     0.000 r  Mipi_Lane_Alignment_Inst0/Flag_reg[1]/C
    SLICE_X2Y35          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  Mipi_Lane_Alignment_Inst0/Flag_reg[1]/Q
                         net (fo=18, routed)          1.292     1.770    Mipi_Lane_Alignment_Inst0/Flag[1]
    SLICE_X1Y31          LUT3 (Prop_lut3_I1_O)        0.323     2.093 r  Mipi_Lane_Alignment_Inst0/r_Mipi_Lane_Alignment_Data[6]_i_1/O
                         net (fo=5, routed)           0.588     2.681    Mipi_Lane_Alignment_Inst0/r_lane1_data_reg[7]_0[6]
    SLICE_X2Y32          LUT5 (Prop_lut5_I4_O)        0.324     3.005 r  Mipi_Lane_Alignment_Inst0/Word_Count_Max[15]_i_12/O
                         net (fo=3, routed)           0.960     3.965    Mipi_Unpacket_Inst0/ECC_Calculate_Haming_Inst0/Word_Count_Max[15]_i_6
    SLICE_X2Y33          LUT6 (Prop_lut6_I2_O)        0.328     4.293 r  Mipi_Unpacket_Inst0/ECC_Calculate_Haming_Inst0/Word_Count_Max[15]_i_11/O
                         net (fo=1, routed)           0.877     5.170    Mipi_Lane_Alignment_Inst0/O_ECC_Calculate_Result[5]
    SLICE_X2Y35          LUT6 (Prop_lut6_I4_O)        0.124     5.294 r  Mipi_Lane_Alignment_Inst0/Word_Count_Max[15]_i_6/O
                         net (fo=3, routed)           0.884     6.179    Mipi_Lane_Alignment_Inst0/Word_Count_Max[15]_i_6_n_0
    SLICE_X2Y34          LUT6 (Prop_lut6_I3_O)        0.124     6.303 r  Mipi_Lane_Alignment_Inst0/Word_Count_Max[15]_i_2/O
                         net (fo=2, routed)           0.821     7.124    Mipi_Lane_Alignment_Inst0/Word_Count_Max0__4
    SLICE_X6Y34          LUT3 (Prop_lut3_I2_O)        0.146     7.270 r  Mipi_Lane_Alignment_Inst0/Word_Count_Max[15]_i_1/O
                         net (fo=15, routed)          0.652     7.922    Mipi_Unpacket_Inst0/E[0]
    SLICE_X3Y33          FDCE                                         r  Mipi_Unpacket_Inst0/Word_Count_Max_reg[10]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Mipi_Lane_Alignment_Inst0/Flag_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Mipi_Unpacket_Inst0/Word_Count_Max_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.922ns  (logic 1.847ns (23.315%)  route 6.075ns (76.685%))
  Logic Levels:           7  (FDCE=1 LUT3=2 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDCE                         0.000     0.000 r  Mipi_Lane_Alignment_Inst0/Flag_reg[1]/C
    SLICE_X2Y35          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  Mipi_Lane_Alignment_Inst0/Flag_reg[1]/Q
                         net (fo=18, routed)          1.292     1.770    Mipi_Lane_Alignment_Inst0/Flag[1]
    SLICE_X1Y31          LUT3 (Prop_lut3_I1_O)        0.323     2.093 r  Mipi_Lane_Alignment_Inst0/r_Mipi_Lane_Alignment_Data[6]_i_1/O
                         net (fo=5, routed)           0.588     2.681    Mipi_Lane_Alignment_Inst0/r_lane1_data_reg[7]_0[6]
    SLICE_X2Y32          LUT5 (Prop_lut5_I4_O)        0.324     3.005 r  Mipi_Lane_Alignment_Inst0/Word_Count_Max[15]_i_12/O
                         net (fo=3, routed)           0.960     3.965    Mipi_Unpacket_Inst0/ECC_Calculate_Haming_Inst0/Word_Count_Max[15]_i_6
    SLICE_X2Y33          LUT6 (Prop_lut6_I2_O)        0.328     4.293 r  Mipi_Unpacket_Inst0/ECC_Calculate_Haming_Inst0/Word_Count_Max[15]_i_11/O
                         net (fo=1, routed)           0.877     5.170    Mipi_Lane_Alignment_Inst0/O_ECC_Calculate_Result[5]
    SLICE_X2Y35          LUT6 (Prop_lut6_I4_O)        0.124     5.294 r  Mipi_Lane_Alignment_Inst0/Word_Count_Max[15]_i_6/O
                         net (fo=3, routed)           0.884     6.179    Mipi_Lane_Alignment_Inst0/Word_Count_Max[15]_i_6_n_0
    SLICE_X2Y34          LUT6 (Prop_lut6_I3_O)        0.124     6.303 r  Mipi_Lane_Alignment_Inst0/Word_Count_Max[15]_i_2/O
                         net (fo=2, routed)           0.821     7.124    Mipi_Lane_Alignment_Inst0/Word_Count_Max0__4
    SLICE_X6Y34          LUT3 (Prop_lut3_I2_O)        0.146     7.270 r  Mipi_Lane_Alignment_Inst0/Word_Count_Max[15]_i_1/O
                         net (fo=15, routed)          0.652     7.922    Mipi_Unpacket_Inst0/E[0]
    SLICE_X3Y33          FDCE                                         r  Mipi_Unpacket_Inst0/Word_Count_Max_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Mipi_Lane_Alignment_Inst0/Flag_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Mipi_Unpacket_Inst0/Word_Count_Max_reg[7]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.922ns  (logic 1.847ns (23.315%)  route 6.075ns (76.685%))
  Logic Levels:           7  (FDCE=1 LUT3=2 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDCE                         0.000     0.000 r  Mipi_Lane_Alignment_Inst0/Flag_reg[1]/C
    SLICE_X2Y35          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  Mipi_Lane_Alignment_Inst0/Flag_reg[1]/Q
                         net (fo=18, routed)          1.292     1.770    Mipi_Lane_Alignment_Inst0/Flag[1]
    SLICE_X1Y31          LUT3 (Prop_lut3_I1_O)        0.323     2.093 r  Mipi_Lane_Alignment_Inst0/r_Mipi_Lane_Alignment_Data[6]_i_1/O
                         net (fo=5, routed)           0.588     2.681    Mipi_Lane_Alignment_Inst0/r_lane1_data_reg[7]_0[6]
    SLICE_X2Y32          LUT5 (Prop_lut5_I4_O)        0.324     3.005 r  Mipi_Lane_Alignment_Inst0/Word_Count_Max[15]_i_12/O
                         net (fo=3, routed)           0.960     3.965    Mipi_Unpacket_Inst0/ECC_Calculate_Haming_Inst0/Word_Count_Max[15]_i_6
    SLICE_X2Y33          LUT6 (Prop_lut6_I2_O)        0.328     4.293 r  Mipi_Unpacket_Inst0/ECC_Calculate_Haming_Inst0/Word_Count_Max[15]_i_11/O
                         net (fo=1, routed)           0.877     5.170    Mipi_Lane_Alignment_Inst0/O_ECC_Calculate_Result[5]
    SLICE_X2Y35          LUT6 (Prop_lut6_I4_O)        0.124     5.294 r  Mipi_Lane_Alignment_Inst0/Word_Count_Max[15]_i_6/O
                         net (fo=3, routed)           0.884     6.179    Mipi_Lane_Alignment_Inst0/Word_Count_Max[15]_i_6_n_0
    SLICE_X2Y34          LUT6 (Prop_lut6_I3_O)        0.124     6.303 r  Mipi_Lane_Alignment_Inst0/Word_Count_Max[15]_i_2/O
                         net (fo=2, routed)           0.821     7.124    Mipi_Lane_Alignment_Inst0/Word_Count_Max0__4
    SLICE_X6Y34          LUT3 (Prop_lut3_I2_O)        0.146     7.270 r  Mipi_Lane_Alignment_Inst0/Word_Count_Max[15]_i_1/O
                         net (fo=15, routed)          0.652     7.922    Mipi_Unpacket_Inst0/E[0]
    SLICE_X3Y33          FDCE                                         r  Mipi_Unpacket_Inst0/Word_Count_Max_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Mipi_Lane_Alignment_Inst0/Flag_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Mipi_Unpacket_Inst0/Word_Count_Max_reg[9]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.922ns  (logic 1.847ns (23.315%)  route 6.075ns (76.685%))
  Logic Levels:           7  (FDCE=1 LUT3=2 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDCE                         0.000     0.000 r  Mipi_Lane_Alignment_Inst0/Flag_reg[1]/C
    SLICE_X2Y35          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  Mipi_Lane_Alignment_Inst0/Flag_reg[1]/Q
                         net (fo=18, routed)          1.292     1.770    Mipi_Lane_Alignment_Inst0/Flag[1]
    SLICE_X1Y31          LUT3 (Prop_lut3_I1_O)        0.323     2.093 r  Mipi_Lane_Alignment_Inst0/r_Mipi_Lane_Alignment_Data[6]_i_1/O
                         net (fo=5, routed)           0.588     2.681    Mipi_Lane_Alignment_Inst0/r_lane1_data_reg[7]_0[6]
    SLICE_X2Y32          LUT5 (Prop_lut5_I4_O)        0.324     3.005 r  Mipi_Lane_Alignment_Inst0/Word_Count_Max[15]_i_12/O
                         net (fo=3, routed)           0.960     3.965    Mipi_Unpacket_Inst0/ECC_Calculate_Haming_Inst0/Word_Count_Max[15]_i_6
    SLICE_X2Y33          LUT6 (Prop_lut6_I2_O)        0.328     4.293 r  Mipi_Unpacket_Inst0/ECC_Calculate_Haming_Inst0/Word_Count_Max[15]_i_11/O
                         net (fo=1, routed)           0.877     5.170    Mipi_Lane_Alignment_Inst0/O_ECC_Calculate_Result[5]
    SLICE_X2Y35          LUT6 (Prop_lut6_I4_O)        0.124     5.294 r  Mipi_Lane_Alignment_Inst0/Word_Count_Max[15]_i_6/O
                         net (fo=3, routed)           0.884     6.179    Mipi_Lane_Alignment_Inst0/Word_Count_Max[15]_i_6_n_0
    SLICE_X2Y34          LUT6 (Prop_lut6_I3_O)        0.124     6.303 r  Mipi_Lane_Alignment_Inst0/Word_Count_Max[15]_i_2/O
                         net (fo=2, routed)           0.821     7.124    Mipi_Lane_Alignment_Inst0/Word_Count_Max0__4
    SLICE_X6Y34          LUT3 (Prop_lut3_I2_O)        0.146     7.270 r  Mipi_Lane_Alignment_Inst0/Word_Count_Max[15]_i_1/O
                         net (fo=15, routed)          0.652     7.922    Mipi_Unpacket_Inst0/E[0]
    SLICE_X3Y33          FDCE                                         r  Mipi_Unpacket_Inst0/Word_Count_Max_reg[9]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Mipi_Lane_Alignment_Inst0/Flag_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Mipi_Unpacket_Inst0/Word_Count_Max_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.915ns  (logic 1.847ns (23.337%)  route 6.068ns (76.663%))
  Logic Levels:           7  (FDCE=1 LUT3=2 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDCE                         0.000     0.000 r  Mipi_Lane_Alignment_Inst0/Flag_reg[1]/C
    SLICE_X2Y35          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  Mipi_Lane_Alignment_Inst0/Flag_reg[1]/Q
                         net (fo=18, routed)          1.292     1.770    Mipi_Lane_Alignment_Inst0/Flag[1]
    SLICE_X1Y31          LUT3 (Prop_lut3_I1_O)        0.323     2.093 r  Mipi_Lane_Alignment_Inst0/r_Mipi_Lane_Alignment_Data[6]_i_1/O
                         net (fo=5, routed)           0.588     2.681    Mipi_Lane_Alignment_Inst0/r_lane1_data_reg[7]_0[6]
    SLICE_X2Y32          LUT5 (Prop_lut5_I4_O)        0.324     3.005 r  Mipi_Lane_Alignment_Inst0/Word_Count_Max[15]_i_12/O
                         net (fo=3, routed)           0.960     3.965    Mipi_Unpacket_Inst0/ECC_Calculate_Haming_Inst0/Word_Count_Max[15]_i_6
    SLICE_X2Y33          LUT6 (Prop_lut6_I2_O)        0.328     4.293 r  Mipi_Unpacket_Inst0/ECC_Calculate_Haming_Inst0/Word_Count_Max[15]_i_11/O
                         net (fo=1, routed)           0.877     5.170    Mipi_Lane_Alignment_Inst0/O_ECC_Calculate_Result[5]
    SLICE_X2Y35          LUT6 (Prop_lut6_I4_O)        0.124     5.294 r  Mipi_Lane_Alignment_Inst0/Word_Count_Max[15]_i_6/O
                         net (fo=3, routed)           0.884     6.179    Mipi_Lane_Alignment_Inst0/Word_Count_Max[15]_i_6_n_0
    SLICE_X2Y34          LUT6 (Prop_lut6_I3_O)        0.124     6.303 r  Mipi_Lane_Alignment_Inst0/Word_Count_Max[15]_i_2/O
                         net (fo=2, routed)           0.821     7.124    Mipi_Lane_Alignment_Inst0/Word_Count_Max0__4
    SLICE_X6Y34          LUT3 (Prop_lut3_I2_O)        0.146     7.270 r  Mipi_Lane_Alignment_Inst0/Word_Count_Max[15]_i_1/O
                         net (fo=15, routed)          0.645     7.915    Mipi_Unpacket_Inst0/E[0]
    SLICE_X4Y32          FDCE                                         r  Mipi_Unpacket_Inst0/Word_Count_Max_reg[5]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Mipi_Lane_Alignment_Inst0/r_Vaild_Or_Posedge_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Mipi_Lane_Alignment_Inst0/O_ReSearch_Offset_Lane_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.186ns (73.740%)  route 0.066ns (26.260%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDRE                         0.000     0.000 r  Mipi_Lane_Alignment_Inst0/r_Vaild_Or_Posedge_reg/C
    SLICE_X3Y35          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Mipi_Lane_Alignment_Inst0/r_Vaild_Or_Posedge_reg/Q
                         net (fo=2, routed)           0.066     0.207    Mipi_Lane_Alignment_Inst0/r_Vaild_Or_Posedge
    SLICE_X2Y35          LUT5 (Prop_lut5_I0_O)        0.045     0.252 r  Mipi_Lane_Alignment_Inst0/O_ReSearch_Offset_Lane_i_1/O
                         net (fo=1, routed)           0.000     0.252    Mipi_Lane_Alignment_Inst0/O_ReSearch_Offset_Lane_i_1_n_0
    SLICE_X2Y35          FDCE                                         r  Mipi_Lane_Alignment_Inst0/O_ReSearch_Offset_Lane_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Mipi_Lane_Alignment_Inst0/r_lane0_data_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Mipi_Lane_Alignment_Inst0/r_lane0_data_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.481%)  route 0.113ns (44.519%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDRE                         0.000     0.000 r  Mipi_Lane_Alignment_Inst0/r_lane0_data_reg[3]/C
    SLICE_X3Y30          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Mipi_Lane_Alignment_Inst0/r_lane0_data_reg[3]/Q
                         net (fo=3, routed)           0.113     0.254    Mipi_Lane_Alignment_Inst0/r_lane0_data[3]
    SLICE_X1Y30          FDRE                                         r  Mipi_Lane_Alignment_Inst0/r_lane0_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Mipi_Lane_Alignment_Inst0/r_lane0_data_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Mipi_Lane_Alignment_Inst0/r_lane0_data_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE                         0.000     0.000 r  Mipi_Lane_Alignment_Inst0/r_lane0_data_reg[7]/C
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Mipi_Lane_Alignment_Inst0/r_lane0_data_reg[7]/Q
                         net (fo=3, routed)           0.116     0.257    Mipi_Lane_Alignment_Inst0/r_lane0_data[7]
    SLICE_X2Y31          FDRE                                         r  Mipi_Lane_Alignment_Inst0/r_lane0_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Mipi_Lane_Alignment_Inst0/r_lane0_data_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Mipi_Lane_Alignment_Inst0/r_lane0_data_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.164ns (62.300%)  route 0.099ns (37.700%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDRE                         0.000     0.000 r  Mipi_Lane_Alignment_Inst0/r_lane0_data_reg[5]/C
    SLICE_X2Y30          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Mipi_Lane_Alignment_Inst0/r_lane0_data_reg[5]/Q
                         net (fo=3, routed)           0.099     0.263    Mipi_Lane_Alignment_Inst0/r_lane0_data[5]
    SLICE_X1Y31          FDRE                                         r  Mipi_Lane_Alignment_Inst0/r_lane0_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Mipi_Byte_Alignment_Inst_0/r_Byte_data_delay_0_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Mipi_Byte_Alignment_Inst_0/Concat_Byte_data_delay_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.141ns (52.822%)  route 0.126ns (47.178%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE                         0.000     0.000 r  Mipi_Byte_Alignment_Inst_0/r_Byte_data_delay_0_reg[7]/C
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Mipi_Byte_Alignment_Inst_0/r_Byte_data_delay_0_reg[7]/Q
                         net (fo=2, routed)           0.126     0.267    Mipi_Byte_Alignment_Inst_0/r_Byte_data_delay_0_reg_n_0_[7]
    SLICE_X0Y26          FDRE                                         r  Mipi_Byte_Alignment_Inst_0/Concat_Byte_data_delay_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Mipi_Byte_Alignment_Inst_1/r_Byte_data_delay_0_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Mipi_Byte_Alignment_Inst_1/Concat_Byte_data_delay_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.141ns (51.395%)  route 0.133ns (48.605%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDRE                         0.000     0.000 r  Mipi_Byte_Alignment_Inst_1/r_Byte_data_delay_0_reg[1]/C
    SLICE_X1Y39          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Mipi_Byte_Alignment_Inst_1/r_Byte_data_delay_0_reg[1]/Q
                         net (fo=9, routed)           0.133     0.274    Mipi_Byte_Alignment_Inst_1/r_Byte_data_delay_0_reg_n_0_[1]
    SLICE_X2Y38          FDRE                                         r  Mipi_Byte_Alignment_Inst_1/Concat_Byte_data_delay_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Mipi_Unpacket_Inst0/r_Mipi_Lane_Alignment_Data_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Mipi_Unpacket_Inst0/Word_Count_Max_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.141ns (50.572%)  route 0.138ns (49.428%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDRE                         0.000     0.000 r  Mipi_Unpacket_Inst0/r_Mipi_Lane_Alignment_Data_reg[13]/C
    SLICE_X4Y34          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Mipi_Unpacket_Inst0/r_Mipi_Lane_Alignment_Data_reg[13]/Q
                         net (fo=4, routed)           0.138     0.279    Mipi_Unpacket_Inst0/Word_Count[5]
    SLICE_X4Y32          FDCE                                         r  Mipi_Unpacket_Inst0/Word_Count_Max_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Mipi_Byte_Alignment_Inst_0/r_Byte_data_delay_0_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Mipi_Byte_Alignment_Inst_0/Concat_Byte_data_delay_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.141ns (48.880%)  route 0.147ns (51.120%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE                         0.000     0.000 r  Mipi_Byte_Alignment_Inst_0/r_Byte_data_delay_0_reg[6]/C
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Mipi_Byte_Alignment_Inst_0/r_Byte_data_delay_0_reg[6]/Q
                         net (fo=3, routed)           0.147     0.288    Mipi_Byte_Alignment_Inst_0/p_6_in[7]
    SLICE_X0Y26          FDRE                                         r  Mipi_Byte_Alignment_Inst_0/Concat_Byte_data_delay_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Mipi_Unpacket_Inst0/r_Mipi_Lane_Alignment_Data_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Mipi_Unpacket_Inst0/Word_Count_Max_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.141ns (48.274%)  route 0.151ns (51.726%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE                         0.000     0.000 r  Mipi_Unpacket_Inst0/r_Mipi_Lane_Alignment_Data_reg[14]/C
    SLICE_X3Y32          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Mipi_Unpacket_Inst0/r_Mipi_Lane_Alignment_Data_reg[14]/Q
                         net (fo=4, routed)           0.151     0.292    Mipi_Unpacket_Inst0/Word_Count[6]
    SLICE_X4Y32          FDCE                                         r  Mipi_Unpacket_Inst0/Word_Count_Max_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Mipi_Lane_Alignment_Inst0/r_Vaild_Or_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Mipi_Lane_Alignment_Inst0/Flag_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y35          FDRE                         0.000     0.000 r  Mipi_Lane_Alignment_Inst0/r_Vaild_Or_reg/C
    SLICE_X3Y35          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  Mipi_Lane_Alignment_Inst0/r_Vaild_Or_reg/Q
                         net (fo=4, routed)           0.110     0.251    Mipi_Lane_Alignment_Inst0/r_Vaild_Or
    SLICE_X2Y35          LUT4 (Prop_lut4_I2_O)        0.045     0.296 r  Mipi_Lane_Alignment_Inst0/Flag[0]_i_1/O
                         net (fo=1, routed)           0.000     0.296    Mipi_Lane_Alignment_Inst0/Flag[0]_i_1_n_0
    SLICE_X2Y35          FDCE                                         r  Mipi_Lane_Alignment_Inst0/Flag_reg[0]/D
  -------------------------------------------------------------------    -------------------





