V 50
K 250961067300 obuft18
Y 0
D 0 0 850 1100
Z 0
i 88
N 49
J 370 880 2
J 370 960 2
J 370 1000 2
J 340 1000 3
J 340 960 5
J 370 920 2
J 340 920 5
J 340 880 5
J 340 815 3
J 110 815 1
S 8 1
S 5 2
S 4 3
S 5 4
S 7 5
S 7 6
S 8 7
S 9 8
S 10 9
L 120 815 10 0 3 0 1 0 E
N 46
J 750 1020 7
J 640 1020 9
J 440 940 2
J 440 900 2
J 440 860 2
J 640 860 9
J 640 900 11
J 640 940 11
J 640 980 11
J 440 980 2
B 2 1
L 685 1025 20 0 3 0 1 0 O[3:0]
B 9 2
S 3 8
L 600 940 10 0 3 0 1 0 O1
S 4 7
L 600 900 10 0 3 0 1 0 O2
S 5 6
L 600 860 10 0 3 0 1 0 O3
B 6 7
B 7 8
B 8 9
S 10 9
L 600 980 10 0 3 0 1 0 O0
N 47
J 370 980 2
J 170 980 9
J 370 940 2
J 170 940 11
J 370 900 2
J 170 900 11
J 370 860 2
J 170 860 11
J 170 835 9
J 110 835 7
S 2 1
L 180 980 10 0 3 0 1 0 I0
B 4 2
S 4 3
L 180 940 10 0 3 0 1 0 I1
B 6 4
S 6 5
L 180 900 10 0 3 0 1 0 I2
B 8 6
S 8 7
L 180 860 10 0 3 0 1 0 I3
B 9 8
B 10 9
L 110 845 20 0 3 0 1 0 I[3:0]
I 41 virtex:BUFE 1 370 930 0 1 '
C 49 2 7 0
C 46 3 8 0
C 47 3 6 0
I 42 virtex:BUFE 1 370 890 0 1 '
C 49 6 7 0
C 46 4 8 0
C 47 5 6 0
I 40 virtex:BUFE 1 370 970 0 1 '
C 49 3 7 0
C 46 10 8 0
C 47 1 6 0
I 43 virtex:BUFE 1 370 850 0 1 '
C 49 1 7 0
C 46 5 8 0
C 47 7 6 0
I 48 virtex:ASHEETP 1 410 0 0 1 '
T 745 65 30 0 3 JRG
Q 14 0 0
T 710 50 10 0 9 1
T 700 30 10 0 3 A
T 30 30 10 0 3 Copyright (c) 1993, Xilinx Inc.
T 30 40 10 0 3 drawn by KS
T 500 70 10 0 3 w/ Active High Enable
T 640 50 10 0 9 27th April 2001
T 610 100 10 0 9 VIRTEX Family BUFE4BUS  Macro
T 590 80 10 0 9 4-Bit 3-State Buffer
E
