============================================================
  Generated by:           Encounter(R) RTL Compiler v14.10-s022_1
  Generated on:           Jul 25 2021  02:15:55 pm
  Module:                 ms_es_ordered_bs_by4_mul_synth
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

          Pin                 Type       Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock clk_int1)            launch                                    0 R 
TOP
  genblk1[1].genblk2.sng
    ctr
      countval_reg[2]/CLK                               0             0 R 
      countval_reg[2]/Q     DFFSR             1  1.5   10  +115     115 F 
      drc_bufs137/A                                          +0     115   
      drc_bufs137/Y         BUFX2            13 31.8   43   +64     178 F 
    ctr/countval[2] 
    genblk2[1].min_comparator/counter_in[2] 
      g381/C                                                 +0     178   
      g381/Y                OAI21X1           2  5.7   59   +40     219 R 
      g378/C                                                 +0     219   
      g378/Y                NAND3X1           1  1.5   14   +20     239 F 
      drc_bufs397/A                                          +0     239   
      drc_bufs397/Y         BUFX2             1  1.9    2   +33     272 F 
      g377/A                                                 +0     272   
      g377/Y                NAND2X1           1  1.5   30   +21     294 R 
      drc_bufs396/A                                          +0     294   
      drc_bufs396/Y         BUFX2             1  2.3    9   +34     328 R 
      g372/A                                                 +0     328   
      g372/Y                AND2X1            2  5.8   51   +42     370 R 
      g369/C                                                 +0     370   
      g369/Y                NAND3X1           1  1.5   15   +19     388 F 
      drc_bufs398/A                                          +0     388   
      drc_bufs398/Y         BUFX2             1  1.9    2   +34     422 F 
      g368/C                                                 +0     422   
      g368/Y                OAI21X1           5 12.5   91   +48     470 R 
    genblk2[1].min_comparator/sn_out 
  genblk1[1].genblk2.sng/sn_out[1] 
  g158/B                                                     +0     470   
  g158/Y                    AND2X1            1  8.2   53   +55     525 R 
  genblk2.stoch2bin/data_in[13] 
    par_ctr/a[13] 
      p0/a[5] 
        p0/a[1] 
          fa0/a 
            g2/C                                             +0     525   
            g2/YS           FAX1              1  3.4   12   +84     609 F 
          fa0/s 
          ha0/b 
            g17/B                                            +0     609   
            g17/YC          HAX1              1  3.4   20   +48     658 F 
          ha0/cout 
          ha1/a 
            g17/B                                            +0     658   
            g17/YS          HAX1              1 10.9   38   +73     731 F 
          ha1/s 
        p0/y[1] 
        g167/A                                               +0     731   
        g167/YC             FAX1              1  7.1   29   +91     822 F 
        g166/C                                               +0     822   
        g166/YS             FAX1              1 12.7   67  +103     925 R 
      p0/y[2] 
      g234/A                                                 +0     925   
      g234/YS               FAX1              2 11.1   34  +108    1033 F 
    par_ctr/y[2] 
    ctr/data_in[2] 
      g658/B                                                 +0    1033   
      g658/YC               FAX1              1  7.1   29   +88    1121 F 
      g654/C                                                 +0    1121   
      g654/YC               FAX1              1  7.1   29   +82    1203 F 
      g650/C                                                 +0    1203   
      g650/YC               FAX1              1  7.1   29   +82    1284 F 
      g646/C                                                 +0    1284   
      g646/YC               FAX1              1  7.1   26   +82    1366 F 
      g642/C                                                 +0    1366   
      g642/YC               FAX1              1  7.1   27   +81    1447 F 
      g638/C                                                 +0    1447   
      g638/YC               FAX1              1  7.1   27   +81    1528 F 
      g634/C                                                 +0    1528   
      g634/YC               FAX1              1 10.9   37   +89    1617 F 
      g2/A                                                   +0    1617   
      g2/YS                 FAX1              1  2.8   21   +84    1701 R 
      g628/A                                                 +0    1701   
      g628/Y                MUX2X1            1  1.5   19   +23    1724 F 
      g627/A                                                 +0    1724   
      g627/Y                INVX1             1  2.0    0    +3    1727 R 
      countval_reg[9]/D     DFFSR                            +0    1727   
      countval_reg[9]/CLK   setup                       0   +70    1797 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                 capture                                5000 R 
                            uncertainty                     -50    4950 R 
--------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    3153ps 
Start-point  : TOP/genblk1[1].genblk2.sng/ctr/countval_reg[2]/CLK
End-point    : TOP/genblk2.stoch2bin/ctr/countval_reg[9]/D
