Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_seeg_behav xil_defaultlib.tb_seeg xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 4 for port 'stim_current_step_size' [C:/Repos/ug3-seeg/src/tb_seeg.v:59]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'divisor' [C:/Repos/ug3-seeg/src/seeg.v:200]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'sampling_rate_20k' [C:/Repos/ug3-seeg/src/seeg.v:414]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 6 for port 'channel' [C:/Repos/ug3-seeg/src/seeg.v:581]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 6 for port 'channel' [C:/Repos/ug3-seeg/src/seeg.v:591]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 6 for port 'channel' [C:/Repos/ug3-seeg/src/seeg.v:601]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 6 for port 'channel' [C:/Repos/ug3-seeg/src/seeg.v:611]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 6 for port 'channel' [C:/Repos/ug3-seeg/src/seeg.v:621]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 6 for port 'channel' [C:/Repos/ug3-seeg/src/seeg.v:631]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 6 for port 'channel' [C:/Repos/ug3-seeg/src/seeg.v:641]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 6 for port 'channel' [C:/Repos/ug3-seeg/src/seeg.v:651]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 6 for port 'channel' [C:/Repos/ug3-seeg/src/seeg.v:661]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 6 for port 'channel' [C:/Repos/ug3-seeg/src/seeg.v:671]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 6 for port 'channel' [C:/Repos/ug3-seeg/src/seeg.v:681]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 6 for port 'channel' [C:/Repos/ug3-seeg/src/seeg.v:691]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 6 for port 'channel' [C:/Repos/ug3-seeg/src/seeg.v:701]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 6 for port 'channel' [C:/Repos/ug3-seeg/src/seeg.v:711]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 6 for port 'channel' [C:/Repos/ug3-seeg/src/seeg.v:721]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 6 for port 'channel' [C:/Repos/ug3-seeg/src/seeg.v:731]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 6 for port 'channel' [C:/Repos/ug3-seeg/src/seeg.v:741]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 6 for port 'channel' [C:/Repos/ug3-seeg/src/seeg.v:751]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 6 for port 'channel' [C:/Repos/ug3-seeg/src/seeg.v:761]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 6 for port 'channel' [C:/Repos/ug3-seeg/src/seeg.v:771]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 6 for port 'channel' [C:/Repos/ug3-seeg/src/seeg.v:781]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 6 for port 'channel' [C:/Repos/ug3-seeg/src/seeg.v:791]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 6 for port 'channel' [C:/Repos/ug3-seeg/src/seeg.v:801]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 6 for port 'channel' [C:/Repos/ug3-seeg/src/seeg.v:811]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 6 for port 'channel' [C:/Repos/ug3-seeg/src/seeg.v:821]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 6 for port 'channel' [C:/Repos/ug3-seeg/src/seeg.v:831]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 6 for port 'channel' [C:/Repos/ug3-seeg/src/seeg.v:841]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 6 for port 'channel' [C:/Repos/ug3-seeg/src/seeg.v:851]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 6 for port 'channel' [C:/Repos/ug3-seeg/src/seeg.v:861]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 6 for port 'channel' [C:/Repos/ug3-seeg/src/seeg.v:871]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 6 for port 'channel' [C:/Repos/ug3-seeg/src/seeg.v:881]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 6 for port 'channel' [C:/Repos/ug3-seeg/src/seeg.v:891]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'channel' [C:/Repos/ug3-seeg/src/seeg.v:902]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'channel' [C:/Repos/ug3-seeg/src/seeg.v:911]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'channel' [C:/Repos/ug3-seeg/src/seeg.v:920]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'channel' [C:/Repos/ug3-seeg/src/seeg.v:929]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'channel' [C:/Repos/ug3-seeg/src/seeg.v:938]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'channel' [C:/Repos/ug3-seeg/src/seeg.v:947]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'channel' [C:/Repos/ug3-seeg/src/seeg.v:956]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'channel' [C:/Repos/ug3-seeg/src/seeg.v:965]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'channel' [C:/Repos/ug3-seeg/src/seeg.v:974]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'channel' [C:/Repos/ug3-seeg/src/seeg.v:983]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'channel' [C:/Repos/ug3-seeg/src/seeg.v:992]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'channel' [C:/Repos/ug3-seeg/src/seeg.v:1001]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'channel' [C:/Repos/ug3-seeg/src/seeg.v:1010]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'channel' [C:/Repos/ug3-seeg/src/seeg.v:1019]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'channel' [C:/Repos/ug3-seeg/src/seeg.v:1028]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 5 for port 'channel' [C:/Repos/ug3-seeg/src/seeg.v:1037]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'divisor' [C:/Repos/ug3-seeg/src/rhd_spi_master.v:40]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'divisor' [C:/Repos/ug3-seeg/src/rhs_spi_master.v:36]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Repos/ug3-seeg/src/seeg.v" Line 1. Module seeg doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Repos/ug3-seeg/src/clock_divider.v" Line 1. Module clock_divider doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Repos/ug3-seeg/src/rhd_2048.v" Line 1. Module rhd_2048_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Repos/ug3-seeg/src/rhd_spi_master.v" Line 1. Module rhd_spi_master doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Repos/ug3-seeg/src/clock_divider.v" Line 1. Module clock_divider doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Repos/ug3-seeg/src/rhd_spi_master.v" Line 1. Module rhd_spi_master doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Repos/ug3-seeg/src/clock_divider.v" Line 1. Module clock_divider doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Repos/ug3-seeg/src/rhd_spi_master.v" Line 1. Module rhd_spi_master doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Repos/ug3-seeg/src/clock_divider.v" Line 1. Module clock_divider doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Repos/ug3-seeg/src/rhd_spi_master.v" Line 1. Module rhd_spi_master doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Repos/ug3-seeg/src/clock_divider.v" Line 1. Module clock_divider doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Repos/ug3-seeg/src/rhd_spi_master.v" Line 1. Module rhd_spi_master doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Repos/ug3-seeg/src/clock_divider.v" Line 1. Module clock_divider doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Repos/ug3-seeg/src/rhd_spi_master.v" Line 1. Module rhd_spi_master doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Repos/ug3-seeg/src/clock_divider.v" Line 1. Module clock_divider doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Repos/ug3-seeg/src/rhd_spi_master.v" Line 1. Module rhd_spi_master doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Repos/ug3-seeg/src/clock_divider.v" Line 1. Module clock_divider doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Repos/ug3-seeg/src/rhd_spi_master.v" Line 1. Module rhd_spi_master doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Repos/ug3-seeg/src/clock_divider.v" Line 1. Module clock_divider doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Repos/ug3-seeg/src/rhd_spi_master.v" Line 1. Module rhd_spi_master doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Repos/ug3-seeg/src/clock_divider.v" Line 1. Module clock_divider doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Repos/ug3-seeg/src/rhd_spi_master.v" Line 1. Module rhd_spi_master doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Repos/ug3-seeg/src/clock_divider.v" Line 1. Module clock_divider doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Repos/ug3-seeg/src/rhd_spi_master.v" Line 1. Module rhd_spi_master doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Repos/ug3-seeg/src/clock_divider.v" Line 1. Module clock_divider doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Repos/ug3-seeg/src/rhd_spi_master.v" Line 1. Module rhd_spi_master doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Repos/ug3-seeg/src/clock_divider.v" Line 1. Module clock_divider doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Repos/ug3-seeg/src/rhd_spi_master.v" Line 1. Module rhd_spi_master doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Repos/ug3-seeg/src/clock_divider.v" Line 1. Module clock_divider doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Repos/ug3-seeg/src/rhd_spi_master.v" Line 1. Module rhd_spi_master doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Repos/ug3-seeg/src/clock_divider.v" Line 1. Module clock_divider doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Repos/ug3-seeg/src/rhd_spi_master.v" Line 1. Module rhd_spi_master doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Repos/ug3-seeg/src/clock_divider.v" Line 1. Module clock_divider doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Repos/ug3-seeg/src/rhd_spi_master.v" Line 1. Module rhd_spi_master doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Repos/ug3-seeg/src/clock_divider.v" Line 1. Module clock_divider doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Repos/ug3-seeg/src/rhd_spi_master.v" Line 1. Module rhd_spi_master doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Repos/ug3-seeg/src/clock_divider.v" Line 1. Module clock_divider doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Repos/ug3-seeg/src/rhd_spi_master.v" Line 1. Module rhd_spi_master doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Repos/ug3-seeg/src/clock_divider.v" Line 1. Module clock_divider doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Repos/ug3-seeg/src/rhd_spi_master.v" Line 1. Module rhd_spi_master doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Repos/ug3-seeg/src/clock_divider.v" Line 1. Module clock_divider doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Repos/ug3-seeg/src/rhd_spi_master.v" Line 1. Module rhd_spi_master doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Repos/ug3-seeg/src/clock_divider.v" Line 1. Module clock_divider doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Repos/ug3-seeg/src/rhd_spi_master.v" Line 1. Module rhd_spi_master doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Repos/ug3-seeg/src/clock_divider.v" Line 1. Module clock_divider doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Repos/ug3-seeg/src/rhd_spi_master.v" Line 1. Module rhd_spi_master doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Repos/ug3-seeg/src/clock_divider.v" Line 1. Module clock_divider doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Repos/ug3-seeg/src/rhd_spi_master.v" Line 1. Module rhd_spi_master doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Repos/ug3-seeg/src/clock_divider.v" Line 1. Module clock_divider doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Repos/ug3-seeg/src/rhd_spi_master.v" Line 1. Module rhd_spi_master doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Repos/ug3-seeg/src/clock_divider.v" Line 1. Module clock_divider doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Repos/ug3-seeg/src/rhd_spi_master.v" Line 1. Module rhd_spi_master doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Repos/ug3-seeg/src/clock_divider.v" Line 1. Module clock_divider doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Repos/ug3-seeg/src/rhd_spi_master.v" Line 1. Module rhd_spi_master doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Repos/ug3-seeg/src/clock_divider.v" Line 1. Module clock_divider doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Repos/ug3-seeg/src/rhd_spi_master.v" Line 1. Module rhd_spi_master doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Repos/ug3-seeg/src/clock_divider.v" Line 1. Module clock_divider doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Repos/ug3-seeg/src/rhd_spi_master.v" Line 1. Module rhd_spi_master doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Repos/ug3-seeg/src/clock_divider.v" Line 1. Module clock_divider doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Repos/ug3-seeg/src/rhd_spi_master.v" Line 1. Module rhd_spi_master doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Repos/ug3-seeg/src/clock_divider.v" Line 1. Module clock_divider doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Repos/ug3-seeg/src/rhd_spi_master.v" Line 1. Module rhd_spi_master doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Repos/ug3-seeg/src/clock_divider.v" Line 1. Module clock_divider doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Repos/ug3-seeg/src/rhd_spi_master.v" Line 1. Module rhd_spi_master doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Repos/ug3-seeg/src/clock_divider.v" Line 1. Module clock_divider doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Repos/ug3-seeg/src/rhd_spi_master.v" Line 1. Module rhd_spi_master doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Repos/ug3-seeg/src/clock_divider.v" Line 1. Module clock_divider doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Repos/ug3-seeg/src/rhs_256.v" Line 1. Module rhs_256_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Repos/ug3-seeg/src/rhs_spi_master.v" Line 1. Module rhs_spi_master doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Repos/ug3-seeg/src/clock_divider.v" Line 1. Module clock_divider doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Repos/ug3-seeg/src/rhs_spi_master.v" Line 1. Module rhs_spi_master doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Repos/ug3-seeg/src/clock_divider.v" Line 1. Module clock_divider doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Repos/ug3-seeg/src/rhs_spi_master.v" Line 1. Module rhs_spi_master doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Repos/ug3-seeg/src/clock_divider.v" Line 1. Module clock_divider doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Repos/ug3-seeg/src/rhs_spi_master.v" Line 1. Module rhs_spi_master doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Repos/ug3-seeg/src/clock_divider.v" Line 1. Module clock_divider doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Repos/ug3-seeg/src/rhs_spi_master.v" Line 1. Module rhs_spi_master doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Repos/ug3-seeg/src/clock_divider.v" Line 1. Module clock_divider doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Repos/ug3-seeg/src/rhs_spi_master.v" Line 1. Module rhs_spi_master doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Repos/ug3-seeg/src/clock_divider.v" Line 1. Module clock_divider doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Repos/ug3-seeg/src/rhs_spi_master.v" Line 1. Module rhs_spi_master doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Repos/ug3-seeg/src/clock_divider.v" Line 1. Module clock_divider doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Repos/ug3-seeg/src/rhs_spi_master.v" Line 1. Module rhs_spi_master doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Repos/ug3-seeg/src/clock_divider.v" Line 1. Module clock_divider doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Repos/ug3-seeg/src/rhs_spi_master.v" Line 1. Module rhs_spi_master doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Repos/ug3-seeg/src/clock_divider.v" Line 1. Module clock_divider doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Repos/ug3-seeg/src/rhs_spi_master.v" Line 1. Module rhs_spi_master doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Repos/ug3-seeg/src/clock_divider.v" Line 1. Module clock_divider doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Repos/ug3-seeg/src/rhs_spi_master.v" Line 1. Module rhs_spi_master doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Repos/ug3-seeg/src/clock_divider.v" Line 1. Module clock_divider doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Repos/ug3-seeg/src/rhs_spi_master.v" Line 1. Module rhs_spi_master doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Repos/ug3-seeg/src/clock_divider.v" Line 1. Module clock_divider doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Repos/ug3-seeg/src/rhs_spi_master.v" Line 1. Module rhs_spi_master doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Repos/ug3-seeg/src/clock_divider.v" Line 1. Module clock_divider doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Repos/ug3-seeg/src/rhs_spi_master.v" Line 1. Module rhs_spi_master doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Repos/ug3-seeg/src/clock_divider.v" Line 1. Module clock_divider doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Repos/ug3-seeg/src/rhs_spi_master.v" Line 1. Module rhs_spi_master doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Repos/ug3-seeg/src/clock_divider.v" Line 1. Module clock_divider doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Repos/ug3-seeg/src/rhs_spi_master.v" Line 1. Module rhs_spi_master doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Repos/ug3-seeg/src/clock_divider.v" Line 1. Module clock_divider doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock_divider
Compiling module xil_defaultlib.rhd_spi_master
Compiling module xil_defaultlib.rhd_2048_default
Compiling module xil_defaultlib.rhs_spi_master
Compiling module xil_defaultlib.rhs_256_default
Compiling module xil_defaultlib.rhd_spi_slave
Compiling module xil_defaultlib.rhs_spi_slave
Compiling module xil_defaultlib.seeg
Compiling module xil_defaultlib.tb_seeg
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_seeg_behav
