

================================================================
== Vivado HLS Report for 'Loop_g1_proc'
================================================================
* Date:           Tue Jul 14 13:29:08 2020

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        ALG
* Solution:       solution22
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.62|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  114745|  114745|  114745|  114745|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+--------+--------+----------+-----------+-----------+------+----------+
        |          |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+--------+--------+----------+-----------+-----------+------+----------+
        |- g1      |  114744|  114744|     14343|          -|          -|     8|    no    |
        +----------+--------+--------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 4
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
3 --> 
	4  / true
4 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.77ns
ST_1: StgValue_5 (5)  [1/1] 0.00ns
newFuncRoot:0  call void (...)* @_ssdm_op_SpecInterface(i32* %y_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str88, i32 0, i32 0, [1 x i8]* @p_str89, [1 x i8]* @p_str90, [1 x i8]* @p_str91, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str92, [1 x i8]* @p_str93)

ST_1: StgValue_6 (6)  [1/1] 0.00ns
newFuncRoot:1  call void (...)* @_ssdm_op_SpecInterface(i32* %aux_array_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str82, i32 0, i32 0, [1 x i8]* @p_str83, [1 x i8]* @p_str84, [1 x i8]* @p_str85, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str86, [1 x i8]* @p_str87)

ST_1: StgValue_7 (7)  [1/1] 1.77ns  loc: axi_algorithm.cpp:108
newFuncRoot:2  br label %0


 <State 2>: 3.10ns
ST_2: j (9)  [1/1] 0.00ns
:0  %j = phi i4 [ 0, %newFuncRoot ], [ %j_1, %1 ]

ST_2: exitcond1 (10)  [1/1] 3.10ns  loc: axi_algorithm.cpp:108
:1  %exitcond1 = icmp eq i4 %j, -8

ST_2: empty (11)  [1/1] 0.00ns
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_2: j_1 (12)  [1/1] 2.62ns  loc: axi_algorithm.cpp:108
:3  %j_1 = add i4 %j, 1

ST_2: StgValue_12 (13)  [1/1] 0.00ns  loc: axi_algorithm.cpp:108
:4  br i1 %exitcond1, label %.preheader.exitStub, label %1

ST_2: call_ret1 (16)  [2/2] 0.00ns  loc: axi_algorithm.cpp:111
:1  %call_ret1 = call fastcc { i32, i32 } @goertzelInterno_simp(i4 %j, i32* %aux_array_V)

ST_2: StgValue_14 (23)  [1/1] 0.00ns
.preheader.exitStub:0  ret void


 <State 3>: 5.76ns
ST_3: call_ret1 (16)  [1/2] 3.44ns  loc: axi_algorithm.cpp:111
:1  %call_ret1 = call fastcc { i32, i32 } @goertzelInterno_simp(i4 %j, i32* %aux_array_V)

ST_3: vectorAuxiliar_0_V (17)  [1/1] 0.00ns  loc: axi_algorithm.cpp:111
:2  %vectorAuxiliar_0_V = extractvalue { i32, i32 } %call_ret1, 0

ST_3: vectorAuxiliar_1_V (18)  [1/1] 0.00ns  loc: axi_algorithm.cpp:111
:3  %vectorAuxiliar_1_V = extractvalue { i32, i32 } %call_ret1, 1

ST_3: StgValue_18 (19)  [1/1] 2.32ns  loc: axi_algorithm.cpp:112
:4  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %y_V, i32 %vectorAuxiliar_0_V)


 <State 4>: 2.32ns
ST_4: StgValue_19 (15)  [1/1] 0.00ns  loc: axi_algorithm.cpp:109
:0  call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str10) nounwind

ST_4: StgValue_20 (20)  [1/1] 2.32ns  loc: axi_algorithm.cpp:113
:5  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %y_V, i32 %vectorAuxiliar_1_V)

ST_4: StgValue_21 (21)  [1/1] 0.00ns  loc: axi_algorithm.cpp:108
:6  br label %0



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j') with incoming values : ('j', axi_algorithm.cpp:108) [9]  (1.77 ns)

 <State 2>: 3.1ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', axi_algorithm.cpp:108) [9]  (0 ns)
	'icmp' operation ('exitcond1', axi_algorithm.cpp:108) [10]  (3.1 ns)

 <State 3>: 5.76ns
The critical path consists of the following:
	'call' operation ('call_ret1', axi_algorithm.cpp:111) to 'goertzelInterno_simp' [16]  (3.44 ns)
	fifo write on port 'y_V' (axi_algorithm.cpp:112) [19]  (2.32 ns)

 <State 4>: 2.32ns
The critical path consists of the following:
	fifo write on port 'y_V' (axi_algorithm.cpp:113) [20]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
