// Seed: 2487636448
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_2 = 1'b0;
endmodule
module module_1 (
    output wand id_0,
    output wor id_1,
    input supply0 id_2,
    input uwire id_3,
    input supply0 id_4,
    input tri id_5,
    input supply1 id_6,
    input uwire id_7,
    input wor id_8,
    input wire id_9,
    output uwire id_10,
    output logic id_11,
    output supply0 id_12,
    input wire id_13
);
  wire  id_15;
  wire  id_16;
  logic id_17;
  assign id_0 = 1;
  assign id_0 = "" != {{1, 1} {1}};
  module_0(
      id_15, id_15, id_15
  );
  logic [7:0] id_18, id_19;
  assign id_11 = id_17;
  initial id_11 <= 1'b0;
  or (id_10, id_15, id_17, id_8, id_9, id_7, id_16);
  initial @(posedge 1'b0 or posedge id_9) id_19[1] = 1;
endmodule
