<!doctype html>
<html>
<head>
<title>PLS (SATA_AHCI_VENDOR) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="{{url_for('static', filename='css/_register_reference.css')}}">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___sata_ahci_vendor.html")>SATA_AHCI_VENDOR Module</a> &gt; PLS (SATA_AHCI_VENDOR) Register</p><h1>PLS (SATA_AHCI_VENDOR) Register</h1>
<h2>PLS (SATA_AHCI_VENDOR) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>PLS</td></tr>
<tr valign=top><th class=sumparam>Relative Address</th><td class=noborder id="registerOffset">0x000000003C</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
0x00FD0C00DC (SATA_AHCI_VENDOR)
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder>32</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2 noborder">ro<span class="tooltiptext">Read-only</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class=noborder>0x3121100A</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>Port Link-layer Status.</td></tr>
</table>
<p>Indicates the status of the Link Layer for either Port 0 or Port 1. The Port monitored is controlled by the value programmed into the Port Config Register. Note: All Status Registers have no predefined Reset value. The value shown in reset is a typical value that will be read after reset but will be dependent on the SERDES status, the actual value read can differ from this.</p>
<h2>PLS (SATA_AHCI_VENDOR) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td>SVN</td><td class="center">31:28</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x3</td><td>SATA Version (SVN): version of the SATA protocol.<br/>3: GEN3.</td></tr>
<tr valign=top><td>DMB</td><td class="center">27:24</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x1</td><td>DMA Master bus type (DMB):<br/>1: AXI.</td></tr>
<tr valign=top><td>DMBW</td><td class="center">23:20</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x2</td><td>DMA Master bus width (DMBW):<br/>0: 32 bit.<br/>1: 64 bit.<br/>2: 128 bit.</td></tr>
<tr valign=top><td>SRRN</td><td class="center">19:12</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0x11</td><td>SATA RTL revision number (SRRN)</td></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center">11:6</td><td class="tooltip grayback">ro<span class="tooltiptext">Read-only</span></td><td class="hex grayback">0x0</td><td class=grayback>Reserved</td></tr>
<tr valign=top><td>LLS</td><td class="center"> 5:0</td><td class="tooltip">ro<span class="tooltiptext">Read-only</span></td><td class="hex">0xA</td><td>LAT_LINK_STATE (LLS): These six bits specify the current value of the Link Layer State Machine at the time the Status0 register is read.<br/>0: L_Reset<br/>1: L_Idle<br/>2: HL_SendChkRdy<br/>3: DL_SendChkRdy<br/>4: L_TPMPartial<br/>5: L_TPMSlumber<br/>6: L_RcvWaitFifo<br/>7: L_PMOff<br/>8: L_PMDeny<br/>9: L_NoCommErr<br/>10: L_NoComm<br/>11: L_SendAlign<br/>12: L_SendSOF<br/>13: L_SendData<br/>14: WAIT_FOR_SYNC<br/>15: L_SendCRC<br/>16: L_SendHold<br/>17: L_RcvHold<br/>18: L_SendEOF<br/>19: L_Wait<br/>20: L_ChkPhyRdy<br/>21: L_NoCommPower<br/>22: L_WakeUp1<br/>23: L_WakeUp2<br/>24: L_RcvChkRdy<br/>25: L_RcvData<br/>26: L_BadEnd<br/>27: L_RcvEOF<br/>28: L_SendHoldA<br/>29: L_Hold<br/>30: L_GoodCRC<br/>31: L_GoodEnd<br/>32: BISTALIGN<br/>33: BISTSOF<br/>34: BIST0<br/>35: BIST1<br/>36: L_GoodEndLock<br/>37: OneFSendOneSyncLock<br/>38: SFSendOneSyncLock<br/>39: HL_SendChkRdyLock<br/>40: waitForSyncLock<br/>42: L_NoPmnak</td></tr>
</table><p id=foot class=footer></p>
</body>
</html>