<?xml version="1.0" encoding="UTF-8"?>
<BaliMessageLog>
    <Task name="Export">
        <Message>
            <ID>1081100</ID>
            <Severity>1</Severity>
            <Dynamic>Bitstream authenticated.</Dynamic>
        </Message>
        <Message>
            <ID>1191031</ID>
            <Severity>1</Severity>
        </Message>
        <Message>
            <ID>35400233</ID>
            <Severity>1</Severity>
            <Dynamic>RevealTest_impl_1_vo.vo</Dynamic>
        </Message>
    </Task>
    <Task name="PAR">
        <Message>
            <ID>70009502</ID>
            <Severity>16</Severity>
            <Dynamic>The preferred point for defining clocks is top level ports and driver pins. Pad delays will not be taken into consideration if clocks are defined on nets.</Dynamic>
        </Message>
        <Message>
            <ID>67201027</ID>
            <Severity>16</Severity>
            <Dynamic>primary</Dynamic>
            <Dynamic>clk_48MHz</Dynamic>
            <Dynamic>primary</Dynamic>
            <Dynamic>primary</Dynamic>
            <Dynamic>primary</Dynamic>
        </Message>
        <Message>
            <ID>70009502</ID>
            <Severity>16</Severity>
            <Dynamic>The preferred point for defining clocks is top level ports and driver pins. Pad delays will not be taken into consideration if clocks are defined on nets.</Dynamic>
        </Message>
        <Message>
            <ID>62202000</ID>
            <Severity>256</Severity>
            <Dynamic>clk_48MHz</Dynamic>
        </Message>
        <Message>
            <ID>70009502</ID>
            <Severity>16</Severity>
            <Dynamic>The preferred point for defining clocks is top level ports and driver pins. Pad delays will not be taken into consideration if clocks are defined on nets.</Dynamic>
        </Message>
        <Message>
            <ID>70009502</ID>
            <Severity>16</Severity>
            <Dynamic>The preferred point for defining clocks is top level ports and driver pins. Pad delays will not be taken into consideration if clocks are defined on nets.</Dynamic>
        </Message>
        <Message>
            <ID>70009502</ID>
            <Severity>16</Severity>
            <Dynamic>The preferred point for defining clocks is top level ports and driver pins. Pad delays will not be taken into consideration if clocks are defined on nets.</Dynamic>
        </Message>
    </Task>
    <Task name="Synthesis">
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>F:/MyTemporary/Github/GLPP2024/RevealTest/source/impl_1/ZRevealTest.v(1): </Dynamic>
            <Dynamic>ZRevealTest</Dynamic>
            <Navigation>F:/MyTemporary/Github/GLPP2024/RevealTest/source/impl_1/ZRevealTest.v</Navigation>
            <Navigation>1</Navigation>
        </Message>
        <Message>
            <ID>35901063</ID>
            <Severity>16</Severity>
            <Dynamic>F:/MyTemporary/Github/GLPP2024/RevealTest/source/impl_1/ZRevealTest.v(14): </Dynamic>
            <Dynamic>HSOSC</Dynamic>
            <Navigation>F:/MyTemporary/Github/GLPP2024/RevealTest/source/impl_1/ZRevealTest.v</Navigation>
            <Navigation>14</Navigation>
        </Message>
        <Message>
            <ID>35901063</ID>
            <Severity>16</Severity>
            <Dynamic>F:/MyTemporary/Github/GLPP2024/RevealTest/ZPLL/rtl/ZPLL.v(225): </Dynamic>
            <Dynamic>PLL_B</Dynamic>
            <Navigation>F:/MyTemporary/Github/GLPP2024/RevealTest/ZPLL/rtl/ZPLL.v</Navigation>
            <Navigation>225</Navigation>
        </Message>
        <Message>
            <ID>2120344</ID>
            <Severity>1</Severity>
            <Dynamic>2</Dynamic>
        </Message>
        <Message>
            <ID>2049992</ID>
            <Severity>1</Severity>
            <Dynamic>F:/MyTemporary/Github/GLPP2024/RevealTest/source/impl_1/ZRevealTest.v(1,8-1,19) (VERI-1018) compiling module 'ZRevealTest'</Dynamic>
            <Navigation>F:/MyTemporary/Github/GLPP2024/RevealTest/source/impl_1/ZRevealTest.v</Navigation>
            <Navigation>1</Navigation>
        </Message>
        <Message>
            <ID>2049991</ID>
            <Severity>16</Severity>
            <Dynamic>F:/MyTemporary/Github/GLPP2024/RevealTest/source/impl_1/ZRevealTest.v(9,1-14,42) (VERI-1063) instantiating unknown module 'HSOSC'</Dynamic>
            <Navigation>F:/MyTemporary/Github/GLPP2024/RevealTest/source/impl_1/ZRevealTest.v</Navigation>
            <Navigation>9</Navigation>
        </Message>
        <Message>
            <ID>2049991</ID>
            <Severity>16</Severity>
            <Dynamic>F:/MyTemporary/Github/GLPP2024/RevealTest/ZPLL/rtl/ZPLL.v(189,5-225,31) (VERI-1063) instantiating unknown module 'PLL_B'</Dynamic>
            <Navigation>F:/MyTemporary/Github/GLPP2024/RevealTest/ZPLL/rtl/ZPLL.v</Navigation>
            <Navigation>189</Navigation>
        </Message>
        <Message>
            <ID>35831026</ID>
            <Severity>16</Severity>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>TRIM9</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>TRIM8</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>TRIM7</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>TRIM6</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>TRIM5</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>TRIM4</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>TRIM3</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>TRIM2</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>TRIM1</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>TRIM0</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>I</Dynamic>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>F:/MyTemporary/Github/GLPP2024/RevealTest/ZPLL/rtl/ZPLL.v(11): </Dynamic>
            <Dynamic>ZPLL</Dynamic>
            <Navigation>F:/MyTemporary/Github/GLPP2024/RevealTest/ZPLL/rtl/ZPLL.v</Navigation>
            <Navigation>11</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>F:/MyTemporary/Github/GLPP2024/RevealTest/ZPLL/rtl/ZPLL.v(107): </Dynamic>
            <Dynamic>ZPLL_ipgen_lscc_pll(DIVR=&quot;0&quot;,DIVF=&quot;19&quot;,DIVQ=&quot;4&quot;,FILTER_RANGE=&quot;4&quot;,PLLOUT_SELECT_PORTA=&quot;GENCLK&quot;,PLLOUT_SELECT_PORTB=&quot;GENCLK&quot;,FREQUENCY_PIN_REFERENCECLK=&quot;48.000000&quot;)</Dynamic>
            <Navigation>F:/MyTemporary/Github/GLPP2024/RevealTest/ZPLL/rtl/ZPLL.v</Navigation>
            <Navigation>107</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>F:/MySoftware/Lattice/radiant/ispfpga/../cae_library/synthesis/verilog/iCE40UP.v(428): </Dynamic>
            <Dynamic>PLL_B(PLLOUT_SELECT_PORTA=&quot;GENCLK&quot;,PLLOUT_SELECT_PORTB=&quot;GENCLK&quot;,DIVF=&quot;19&quot;,DIVQ=&quot;4&quot;,FILTER_RANGE=&quot;4&quot;,FREQUENCY_PIN_REFERENCECLK=&quot;48.000000&quot;)</Dynamic>
            <Navigation>F:/MySoftware/Lattice/radiant/ispfpga/../cae_library/synthesis/verilog/iCE40UP.v</Navigation>
            <Navigation>428</Navigation>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>sclk_i</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>sdi_i</Dynamic>
        </Message>
        <Message>
            <ID>35831038</ID>
            <Severity>1</Severity>
            <Dynamic>ZRevealTest</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>TRIM9</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>TRIM8</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>TRIM7</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>TRIM6</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>TRIM5</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>TRIM4</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>TRIM3</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>TRIM2</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>TRIM1</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>TRIM0</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>I</Dynamic>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>F:/MyTemporary/Github/GLPP2024/RevealTest/source/impl_1/ZRevealTest.v(1): </Dynamic>
            <Dynamic>ZRevealTest</Dynamic>
            <Navigation>F:/MyTemporary/Github/GLPP2024/RevealTest/source/impl_1/ZRevealTest.v</Navigation>
            <Navigation>1</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>F:/MySoftware/Lattice/radiant/ispfpga/../cae_library/synthesis/verilog/iCE40UP.v(756): </Dynamic>
            <Dynamic>HSOSC</Dynamic>
            <Navigation>F:/MySoftware/Lattice/radiant/ispfpga/../cae_library/synthesis/verilog/iCE40UP.v</Navigation>
            <Navigation>756</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>ZPLL.v(63): </Dynamic>
            <Dynamic>ZPLL</Dynamic>
            <Navigation>ZPLL.v</Navigation>
            <Navigation>63</Navigation>
        </Message>
        <Message>
            <ID>35001786</ID>
            <Severity>1</Severity>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>TRIM9</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>TRIM8</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>TRIM7</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>TRIM6</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>TRIM5</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>TRIM4</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>TRIM3</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>TRIM2</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>TRIM1</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>TRIM0</Dynamic>
        </Message>
        <Message>
            <ID>35935050</ID>
            <Severity>16</Severity>
            <Dynamic>I</Dynamic>
        </Message>
        <Message>
            <ID>35002045</ID>
            <Severity>16</Severity>
        </Message>
        <Message>
            <ID>35002045</ID>
            <Severity>16</Severity>
        </Message>
        <Message>
            <ID>35921014</ID>
            <Severity>1</Severity>
            <Dynamic>f:/mysoftware/lattice/radiant/ip/pmi/pmi_ice40up.vhd(4): </Dynamic>
            <Dynamic>components</Dynamic>
            <Navigation>f:/mysoftware/lattice/radiant/ip/pmi/pmi_ice40up.vhd</Navigation>
            <Navigation>4</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>f:/mytemporary/github/glpp2024/revealtest/impl_1/reveal_workspace/tmpreveal/zrevealtest_rvl_top.v(66): </Dynamic>
            <Dynamic>ZRevealTest</Dynamic>
            <Navigation>f:/mytemporary/github/glpp2024/revealtest/impl_1/reveal_workspace/tmpreveal/zrevealtest_rvl_top.v</Navigation>
            <Navigation>66</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>F:/MySoftware/Lattice/radiant/ispfpga/../cae_library/synthesis/verilog/iCE40UP.v(756): </Dynamic>
            <Dynamic>HSOSC</Dynamic>
            <Navigation>F:/MySoftware/Lattice/radiant/ispfpga/../cae_library/synthesis/verilog/iCE40UP.v</Navigation>
            <Navigation>756</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>f:/mytemporary/github/glpp2024/revealtest/impl_1/reveal_workspace/tmpreveal/zrevealtest_rvl_top.v(371): </Dynamic>
            <Dynamic>ZPLL_uniq_1</Dynamic>
            <Navigation>f:/mytemporary/github/glpp2024/revealtest/impl_1/reveal_workspace/tmpreveal/zrevealtest_rvl_top.v</Navigation>
            <Navigation>371</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>f:/mytemporary/github/glpp2024/revealtest/impl_1/reveal_workspace/tmpreveal/zrevealtest_rvl_top.v(465): </Dynamic>
            <Dynamic>ZPLL_ipgen_lscc_pll_uniq_1</Dynamic>
            <Navigation>f:/mytemporary/github/glpp2024/revealtest/impl_1/reveal_workspace/tmpreveal/zrevealtest_rvl_top.v</Navigation>
            <Navigation>465</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>F:/MySoftware/Lattice/radiant/ispfpga/../cae_library/synthesis/verilog/iCE40UP.v(428): </Dynamic>
            <Dynamic>PLL_B(PLLOUT_SELECT_PORTA=&quot;GENCLK&quot;,PLLOUT_SELECT_PORTB=&quot;GENCLK&quot;,DIVF=&quot;19&quot;,DIVQ=&quot;4&quot;,FILTER_RANGE=&quot;4&quot;,FREQUENCY_PIN_REFERENCECLK=&quot;48.000000&quot;)</Dynamic>
            <Navigation>F:/MySoftware/Lattice/radiant/ispfpga/../cae_library/synthesis/verilog/iCE40UP.v</Navigation>
            <Navigation>428</Navigation>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>sclk_i</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>sdi_i</Dynamic>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>F:/MySoftware/Lattice/radiant/ispfpga/../cae_library/synthesis/verilog/iCE40UP.v(580): </Dynamic>
            <Dynamic>VHI</Dynamic>
            <Navigation>F:/MySoftware/Lattice/radiant/ispfpga/../cae_library/synthesis/verilog/iCE40UP.v</Navigation>
            <Navigation>580</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>f:/mytemporary/github/glpp2024/revealtest/impl_1/reveal_workspace/tmpreveal/zrevealtest_rvl_top.v(2): </Dynamic>
            <Dynamic>reveal_coretop</Dynamic>
            <Navigation>f:/mytemporary/github/glpp2024/revealtest/impl_1/reveal_workspace/tmpreveal/zrevealtest_rvl_top.v</Navigation>
            <Navigation>2</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>f:/mytemporary/github/glpp2024/revealtest/impl_1/reveal_workspace/tmpreveal/core_la0_gen.v(12): </Dynamic>
            <Dynamic>core_la0</Dynamic>
            <Navigation>f:/mytemporary/github/glpp2024/revealtest/impl_1/reveal_workspace/tmpreveal/core_la0_gen.v</Navigation>
            <Navigation>12</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>f:/mysoftware/lattice/radiant/data/reveal/src/ertl/ertl_ice40up.v(0): </Dynamic>
            <Dynamic>protected</Dynamic>
            <Navigation>f:/mysoftware/lattice/radiant/data/reveal/src/ertl/ertl_ice40up.v</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>f:/mytemporary/github/glpp2024/revealtest/impl_1/reveal_workspace/tmpreveal/core_la0_trig_gen.v(11): </Dynamic>
            <Dynamic>core_la0_trig</Dynamic>
            <Navigation>f:/mytemporary/github/glpp2024/revealtest/impl_1/reveal_workspace/tmpreveal/core_la0_trig_gen.v</Navigation>
            <Navigation>11</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>f:/mysoftware/lattice/radiant/data/reveal/src/ertl/ertl_ice40up.v(0): </Dynamic>
            <Dynamic>protected</Dynamic>
            <Navigation>f:/mysoftware/lattice/radiant/data/reveal/src/ertl/ertl_ice40up.v</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>f:/mysoftware/lattice/radiant/data/reveal/src/ertl/ertl_ice40up.v(0): </Dynamic>
            <Dynamic>protected</Dynamic>
            <Navigation>f:/mysoftware/lattice/radiant/data/reveal/src/ertl/ertl_ice40up.v</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>f:/mysoftware/lattice/radiant/data/reveal/src/ertl/ertl_ice40up.v(0): </Dynamic>
            <Dynamic>protected</Dynamic>
            <Navigation>f:/mysoftware/lattice/radiant/data/reveal/src/ertl/ertl_ice40up.v</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>f:/mysoftware/lattice/radiant/data/reveal/src/ertl/ertl_ice40up.v(0): </Dynamic>
            <Dynamic>protected</Dynamic>
            <Navigation>f:/mysoftware/lattice/radiant/data/reveal/src/ertl/ertl_ice40up.v</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>f:/mysoftware/lattice/radiant/data/reveal/src/ertl/ertl_ice40up.v(0): </Dynamic>
            <Dynamic>protected</Dynamic>
            <Navigation>f:/mysoftware/lattice/radiant/data/reveal/src/ertl/ertl_ice40up.v</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>f:/mysoftware/lattice/radiant/data/reveal/src/ertl/ertl_ice40up.v(0): </Dynamic>
            <Dynamic>protected</Dynamic>
            <Navigation>f:/mysoftware/lattice/radiant/data/reveal/src/ertl/ertl_ice40up.v</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>f:/mysoftware/lattice/radiant/data/reveal/src/ertl/ertl_ice40up.v(0): </Dynamic>
            <Dynamic>protected</Dynamic>
            <Navigation>f:/mysoftware/lattice/radiant/data/reveal/src/ertl/ertl_ice40up.v</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>f:/mysoftware/lattice/radiant/data/reveal/src/ertl/jtag_soft.v(0): </Dynamic>
            <Dynamic>protected</Dynamic>
            <Navigation>f:/mysoftware/lattice/radiant/data/reveal/src/ertl/jtag_soft.v</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>F:/MySoftware/Lattice/radiant/ispfpga/../cae_library/synthesis/verilog/iCE40UP.v(670): </Dynamic>
            <Dynamic>OBZ_B</Dynamic>
            <Navigation>F:/MySoftware/Lattice/radiant/ispfpga/../cae_library/synthesis/verilog/iCE40UP.v</Navigation>
            <Navigation>670</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>F:/MySoftware/Lattice/radiant/ispfpga/../cae_library/synthesis/verilog/iCE40UP.v(658): </Dynamic>
            <Dynamic>IB</Dynamic>
            <Navigation>F:/MySoftware/Lattice/radiant/ispfpga/../cae_library/synthesis/verilog/iCE40UP.v</Navigation>
            <Navigation>658</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>f:/mysoftware/lattice/radiant/data/reveal/src/ertl/jtag_soft.v(0): </Dynamic>
            <Dynamic>protected</Dynamic>
            <Navigation>f:/mysoftware/lattice/radiant/data/reveal/src/ertl/jtag_soft.v</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>f:/mysoftware/lattice/radiant/data/reveal/src/ertl/jtag_soft.v(0): </Dynamic>
            <Dynamic>protected</Dynamic>
            <Navigation>f:/mysoftware/lattice/radiant/data/reveal/src/ertl/jtag_soft.v</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>f:/mysoftware/lattice/radiant/data/reveal/src/ertl/jtag_soft.v(0): </Dynamic>
            <Dynamic>protected</Dynamic>
            <Navigation>f:/mysoftware/lattice/radiant/data/reveal/src/ertl/jtag_soft.v</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>f:/mysoftware/lattice/radiant/data/reveal/src/ertl/jtag_soft.v(0): </Dynamic>
            <Dynamic>protected</Dynamic>
            <Navigation>f:/mysoftware/lattice/radiant/data/reveal/src/ertl/jtag_soft.v</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35901018</ID>
            <Severity>1</Severity>
            <Dynamic>f:/mysoftware/lattice/radiant/data/reveal/src/ertl/jtag_soft.v(0): </Dynamic>
            <Dynamic>protected</Dynamic>
            <Navigation>f:/mysoftware/lattice/radiant/data/reveal/src/ertl/jtag_soft.v</Navigation>
            <Navigation>0</Navigation>
        </Message>
        <Message>
            <ID>35935047</ID>
            <Severity>16</Severity>
            <Dynamic>VHI_reset_u</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>sclk_i</Dynamic>
        </Message>
        <Message>
            <ID>35935049</ID>
            <Severity>16</Severity>
            <Dynamic>sdi_i</Dynamic>
        </Message>
        <Message>
            <ID>35935040</ID>
            <Severity>16</Severity>
            <Dynamic>\ZRevealTest_reveal_coretop_instance/core_la0_inst_0/tm_u/trace_dout_1st_bit</Dynamic>
            <Dynamic>Zero</Dynamic>
        </Message>
        <Message>
            <ID>35001774</ID>
            <Severity>1</Severity>
            <Dynamic>encrypted_netlist</Dynamic>
            <Dynamic>one-hot</Dynamic>
        </Message>
        <Message>
            <ID>35001313</ID>
            <Severity>16</Severity>
            <Dynamic>encrypted_port</Dynamic>
        </Message>
        <Message>
            <ID>35001313</ID>
            <Severity>16</Severity>
            <Dynamic>encrypted_port</Dynamic>
        </Message>
        <Message>
            <ID>35001263</ID>
            <Severity>16</Severity>
            <Dynamic>encrypted_port</Dynamic>
        </Message>
        <Message>
            <ID>35001263</ID>
            <Severity>16</Severity>
            <Dynamic>encrypted_port</Dynamic>
        </Message>
        <Message>
            <ID>35001263</ID>
            <Severity>16</Severity>
            <Dynamic>encrypted_port</Dynamic>
        </Message>
        <Message>
            <ID>35001263</ID>
            <Severity>16</Severity>
            <Dynamic>encrypted_port</Dynamic>
        </Message>
        <Message>
            <ID>35935040</ID>
            <Severity>16</Severity>
            <Dynamic>\ZRevealTest_reveal_coretop_instance/core_la0_inst_0/tm_u/pre_trig_cap_reg_i15</Dynamic>
            <Dynamic>Zero</Dynamic>
        </Message>
        <Message>
            <ID>35935040</ID>
            <Severity>16</Severity>
            <Dynamic>\ZRevealTest_reveal_coretop_instance/core_la0_inst_0/tm_u/pre_trig_cap_reg_i14</Dynamic>
            <Dynamic>Zero</Dynamic>
        </Message>
        <Message>
            <ID>35935040</ID>
            <Severity>16</Severity>
            <Dynamic>\ZRevealTest_reveal_coretop_instance/core_la0_inst_0/tm_u/pre_trig_cap_reg_i13</Dynamic>
            <Dynamic>Zero</Dynamic>
        </Message>
        <Message>
            <ID>35935040</ID>
            <Severity>16</Severity>
            <Dynamic>\ZRevealTest_reveal_coretop_instance/core_la0_inst_0/tm_u/pre_trig_cap_reg_i12</Dynamic>
            <Dynamic>Zero</Dynamic>
        </Message>
        <Message>
            <ID>35935040</ID>
            <Severity>16</Severity>
            <Dynamic>\ZRevealTest_reveal_coretop_instance/core_la0_inst_0/tm_u/pre_trig_cap_reg_i11</Dynamic>
            <Dynamic>Zero</Dynamic>
        </Message>
        <Message>
            <ID>35935040</ID>
            <Severity>16</Severity>
            <Dynamic>\ZRevealTest_reveal_coretop_instance/core_la0_inst_0/tm_u/pre_trig_cap_reg_i10</Dynamic>
            <Dynamic>Zero</Dynamic>
        </Message>
        <Message>
            <ID>35935040</ID>
            <Severity>16</Severity>
            <Dynamic>\ZRevealTest_reveal_coretop_instance/core_la0_inst_0/tm_u/pre_trig_cap_reg_i9</Dynamic>
            <Dynamic>Zero</Dynamic>
        </Message>
        <Message>
            <ID>35935040</ID>
            <Severity>16</Severity>
            <Dynamic>\ZRevealTest_reveal_coretop_instance/core_la0_inst_0/tm_u/pre_trig_cap_reg_i8</Dynamic>
            <Dynamic>Zero</Dynamic>
        </Message>
        <Message>
            <ID>35935040</ID>
            <Severity>16</Severity>
            <Dynamic>\ZRevealTest_reveal_coretop_instance/core_la0_inst_0/tm_u/pre_trig_cap_reg_i7</Dynamic>
            <Dynamic>Zero</Dynamic>
        </Message>
        <Message>
            <ID>35935040</ID>
            <Severity>16</Severity>
            <Dynamic>\ZRevealTest_reveal_coretop_instance/core_la0_inst_0/tm_u/pre_trig_cap_reg_i6</Dynamic>
            <Dynamic>Zero</Dynamic>
        </Message>
        <Message>
            <ID>35935040</ID>
            <Severity>16</Severity>
            <Dynamic>\ZRevealTest_reveal_coretop_instance/core_la0_inst_0/tm_u/pre_trig_cap_reg_i5</Dynamic>
            <Dynamic>Zero</Dynamic>
        </Message>
        <Message>
            <ID>35935040</ID>
            <Severity>16</Severity>
            <Dynamic>\ZRevealTest_reveal_coretop_instance/core_la0_inst_0/tm_u/pre_trig_cap_reg_i4</Dynamic>
            <Dynamic>Zero</Dynamic>
        </Message>
        <Message>
            <ID>35935040</ID>
            <Severity>16</Severity>
            <Dynamic>\ZRevealTest_reveal_coretop_instance/core_la0_inst_0/tm_u/pre_trig_cap_reg_i3</Dynamic>
            <Dynamic>Zero</Dynamic>
        </Message>
        <Message>
            <ID>35935040</ID>
            <Severity>16</Severity>
            <Dynamic>\ZRevealTest_reveal_coretop_instance/core_la0_inst_0/tm_u/pre_trig_cap_reg_i2</Dynamic>
            <Dynamic>Zero</Dynamic>
        </Message>
        <Message>
            <ID>35935040</ID>
            <Severity>16</Severity>
            <Dynamic>\ZRevealTest_reveal_coretop_instance/core_la0_inst_0/tm_u/pre_trig_cap_reg_i1</Dynamic>
            <Dynamic>Zero</Dynamic>
        </Message>
        <Message>
            <ID>35935040</ID>
            <Severity>16</Severity>
            <Dynamic>\ZRevealTest_reveal_coretop_instance/core_la0_inst_0/tm_u/rd_dout_tm_i0_i14</Dynamic>
            <Dynamic>Zero</Dynamic>
        </Message>
        <Message>
            <ID>35935040</ID>
            <Severity>16</Severity>
            <Dynamic>\ZRevealTest_reveal_coretop_instance/core_la0_inst_0/tm_u/rd_dout_tm_i0_i12</Dynamic>
            <Dynamic>Zero</Dynamic>
        </Message>
        <Message>
            <ID>35935040</ID>
            <Severity>16</Severity>
            <Dynamic>\ZRevealTest_reveal_coretop_instance/core_la0_inst_0/tm_u/rd_dout_tm_i0_i11</Dynamic>
            <Dynamic>Zero</Dynamic>
        </Message>
        <Message>
            <ID>35935040</ID>
            <Severity>16</Severity>
            <Dynamic>\ZRevealTest_reveal_coretop_instance/core_la0_inst_0/trig_u/te_0/next_then_shift[0]</Dynamic>
            <Dynamic>Zero</Dynamic>
        </Message>
        <Message>
            <ID>70009502</ID>
            <Severity>16</Severity>
            <Dynamic>The preferred point for defining clocks is top level ports and driver pins. Pad delays will not be taken into consideration if clocks are defined on nets.</Dynamic>
        </Message>
        <Message>
            <ID>70009502</ID>
            <Severity>16</Severity>
            <Dynamic>The preferred point for defining clocks is top level ports and driver pins. Pad delays will not be taken into consideration if clocks are defined on nets.</Dynamic>
        </Message>
        <Message>
            <ID>70009502</ID>
            <Severity>16</Severity>
            <Dynamic>The preferred point for defining clocks is top level ports and driver pins. Pad delays will not be taken into consideration if clocks are defined on nets.</Dynamic>
        </Message>
        <Message>
            <ID>70009502</ID>
            <Severity>16</Severity>
            <Dynamic>The preferred point for defining clocks is top level ports and driver pins. Pad delays will not be taken into consideration if clocks are defined on nets.</Dynamic>
        </Message>
        <Message>
            <ID>70009502</ID>
            <Severity>16</Severity>
            <Dynamic>The preferred point for defining clocks is top level ports and driver pins. Pad delays will not be taken into consideration if clocks are defined on nets.</Dynamic>
        </Message>
        <Message>
            <ID>70001908</ID>
            <Severity>16</Severity>
            <Dynamic>set_false_path -to [get_clocks rvltck]</Dynamic>
        </Message>
        <Message>
            <ID>70009502</ID>
            <Severity>16</Severity>
            <Dynamic>The preferred point for defining clocks is top level ports and driver pins. Pad delays will not be taken into consideration if clocks are defined on nets.</Dynamic>
        </Message>
        <Message>
            <ID>70009502</ID>
            <Severity>16</Severity>
            <Dynamic>The preferred point for defining clocks is top level ports and driver pins. Pad delays will not be taken into consideration if clocks are defined on nets.</Dynamic>
        </Message>
        <Message>
            <ID>70009502</ID>
            <Severity>16</Severity>
            <Dynamic>The preferred point for defining clocks is top level ports and driver pins. Pad delays will not be taken into consideration if clocks are defined on nets.</Dynamic>
        </Message>
        <Message>
            <ID>70009502</ID>
            <Severity>16</Severity>
            <Dynamic>The preferred point for defining clocks is top level ports and driver pins. Pad delays will not be taken into consideration if clocks are defined on nets.</Dynamic>
        </Message>
        <Message>
            <ID>70009502</ID>
            <Severity>16</Severity>
            <Dynamic>The preferred point for defining clocks is top level ports and driver pins. Pad delays will not be taken into consideration if clocks are defined on nets.</Dynamic>
        </Message>
        <Message>
            <ID>70009502</ID>
            <Severity>16</Severity>
            <Dynamic>The preferred point for defining clocks is top level ports and driver pins. Pad delays will not be taken into consideration if clocks are defined on nets.</Dynamic>
        </Message>
        <Message>
            <ID>70009502</ID>
            <Severity>16</Severity>
            <Dynamic>The preferred point for defining clocks is top level ports and driver pins. Pad delays will not be taken into consideration if clocks are defined on nets.</Dynamic>
        </Message>
        <Message>
            <ID>70009502</ID>
            <Severity>16</Severity>
            <Dynamic>The preferred point for defining clocks is top level ports and driver pins. Pad delays will not be taken into consideration if clocks are defined on nets.</Dynamic>
        </Message>
        <Message>
            <ID>70009502</ID>
            <Severity>16</Severity>
            <Dynamic>The preferred point for defining clocks is top level ports and driver pins. Pad delays will not be taken into consideration if clocks are defined on nets.</Dynamic>
        </Message>
        <Message>
            <ID>70009502</ID>
            <Severity>16</Severity>
            <Dynamic>The preferred point for defining clocks is top level ports and driver pins. Pad delays will not be taken into consideration if clocks are defined on nets.</Dynamic>
        </Message>
        <Message>
            <ID>70009502</ID>
            <Severity>16</Severity>
            <Dynamic>The preferred point for defining clocks is top level ports and driver pins. Pad delays will not be taken into consideration if clocks are defined on nets.</Dynamic>
        </Message>
        <Message>
            <ID>70009502</ID>
            <Severity>16</Severity>
            <Dynamic>The preferred point for defining clocks is top level ports and driver pins. Pad delays will not be taken into consideration if clocks are defined on nets.</Dynamic>
        </Message>
        <Message>
            <ID>70009502</ID>
            <Severity>16</Severity>
            <Dynamic>The preferred point for defining clocks is top level ports and driver pins. Pad delays will not be taken into consideration if clocks are defined on nets.</Dynamic>
        </Message>
        <Message>
            <ID>70009502</ID>
            <Severity>16</Severity>
            <Dynamic>The preferred point for defining clocks is top level ports and driver pins. Pad delays will not be taken into consideration if clocks are defined on nets.</Dynamic>
        </Message>
        <Message>
            <ID>70009502</ID>
            <Severity>16</Severity>
            <Dynamic>The preferred point for defining clocks is top level ports and driver pins. Pad delays will not be taken into consideration if clocks are defined on nets.</Dynamic>
        </Message>
        <Message>
            <ID>35002039</ID>
            <Severity>1</Severity>
        </Message>
        <Message>
            <ID>35811146</ID>
            <Severity>1</Severity>
            <Dynamic>ZRevealTest_reveal_coretop_instance/jupdate[0]</Dynamic>
        </Message>
        <Message>
            <ID>70009502</ID>
            <Severity>16</Severity>
            <Dynamic>The preferred point for defining clocks is top level ports and driver pins. Pad delays will not be taken into consideration if clocks are defined on nets.</Dynamic>
        </Message>
    </Task>
    <Task name="Map">
        <Message>
            <ID>52291016</ID>
            <Severity>1</Severity>
            <Dynamic>oLED1</Dynamic>
            <Dynamic>39</Dynamic>
        </Message>
        <Message>
            <ID>52291016</ID>
            <Severity>1</Severity>
            <Dynamic>oLED2</Dynamic>
            <Dynamic>40</Dynamic>
        </Message>
    </Task>
</BaliMessageLog>