{
  "design": {
    "design_info": {
      "boundary_crc": "0xC34863DFC34863DF",
      "device": "xc7a100tcsg324-1",
      "name": "vram_2",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "None",
      "tool_version": "2020.2",
      "validated": "true"
    },
    "design_tree": {
      "blk_mem_gen_0": ""
    },
    "ports": {
      "addr": {
        "direction": "I",
        "left": "12",
        "right": "0"
      },
      "dataOut": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "clk": {
        "direction": "I"
      },
      "dataIn": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "we": {
        "direction": "I",
        "left": "0",
        "right": "0"
      }
    },
    "components": {
      "blk_mem_gen_0": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "vram_2_blk_mem_gen_0_0",
        "parameters": {
          "Coe_File": {
            "value": "../../../../../../../avg_clean2.coe"
          },
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Enable_A": {
            "value": "Always_Enabled"
          },
          "Load_Init_File": {
            "value": "true"
          },
          "Read_Width_A": {
            "value": "8"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "false"
          },
          "Use_Byte_Write_Enable": {
            "value": "false"
          },
          "Use_RSTA_Pin": {
            "value": "false"
          },
          "Write_Width_A": {
            "value": "8"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      }
    },
    "nets": {
      "addr_1": {
        "ports": [
          "addr",
          "blk_mem_gen_0/addra"
        ]
      },
      "blk_mem_gen_0_douta": {
        "ports": [
          "blk_mem_gen_0/douta",
          "dataOut"
        ]
      },
      "clk_1": {
        "ports": [
          "clk",
          "blk_mem_gen_0/clka"
        ]
      },
      "dataIn_1": {
        "ports": [
          "dataIn",
          "blk_mem_gen_0/dina"
        ]
      },
      "we_1": {
        "ports": [
          "we",
          "blk_mem_gen_0/wea"
        ]
      }
    }
  }
}