<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>CEG2136 Midterm Study Guide</title>
    <style>
        body {
            font-family: -apple-system, BlinkMacSystemFont, "Segoe UI", Roboto, "Helvetica Neue", Arial, sans-serif;
            line-height: 1.6;
            margin: 0;
            padding: 0;
            background-color: #f4f7f6;
            color: #333;
            scroll-behavior: smooth;
        }
        .header {
            background-color: #c8102e; /* uOttawa Red */
            color: #ffffff;
            padding: 1.5rem 2rem;
            text-align: center;
            border-bottom: 5px solid #a00c24;
        }
        .header h1 {
            margin: 0;
            font-size: 2.5rem;
        }
        .header p {
            margin: 0.5rem 0 0;
            font-size: 1.2rem;
        }
        .navbar {
            position: sticky;
            top: 0;
            background-color: #333;
            padding: 0.75rem 0;
            z-index: 1000;
            box-shadow: 0 2px 5px rgba(0,0,0,0.2);
        }
        .navbar-container {
            display: flex;
            justify-content: center;
            list-style: none;
            margin: 0;
            padding: 0;
        }
        .navbar-container li {
            margin: 0 20px;
        }
        .navbar-container a {
            color: #ffffff;
            text-decoration: none;
            font-weight: bold;
            padding: 10px 15px;
            border-radius: 5px;
            transition: background-color 0.3s ease;
        }
        .navbar-container a:hover {
            background-color: #555;
        }
        .container {
            max-width: 1100px;
            margin: 2rem auto;
            padding: 0 2rem;
        }
        .section {
            background: #ffffff;
            margin-bottom: 2rem;
            padding: 2rem;
            border-radius: 8px;
            box-shadow: 0 4px 8px rgba(0,0,0,0.1);
        }
        .section h2 {
            font-size: 2rem;
            color: #c8102e;
            border-bottom: 2px solid #eee;
            padding-bottom: 0.5rem;
            margin-top: 0;
        }
        .tab-content h3 {
            font-size: 1.5rem;
            color: #333;
            margin-top: 1.5rem;
            border-left: 4px solid #c8102e;
            padding-left: 10px;
        }
        .tab-content h4 {
            font-size: 1.2rem;
            color: #444;
            margin-top: 1rem;
        }
        ul {
            padding-left: 20px;
        }
        li {
            margin-bottom: 0.5rem;
        }
        .focus-box {
            background-color: #fff9e6;
            border: 1px solid #ffecb3;
            border-left: 5px solid #ffc107;
            padding: 1rem;
            margin-top: 1rem;
            border-radius: 5px;
        }
        code {
            background-color: #eee;
            padding: 2px 6px;
            border-radius: 4px;
            font-family: "Courier New", Courier, monospace;
        }
        table {
            width: 100%;
            border-collapse: collapse;
            margin: 1.5rem 0;
        }
        th, td {
            border: 1px solid #ddd;
            padding: 8px;
            text-align: center;
        }
        th {
            background-color: #f2f2f2;
        }
        .diagram {
            display: block;
            margin: 1.5rem auto;
            max-width: 80%;
            height: auto;
            border: 1px solid #ddd;
            border-radius: 4px;
        }
        .circuit-diagram {
             display: block;
            margin: 1.5rem auto;
            max-width: 60%;
            height: auto;
        }
        footer {
            text-align: center;
            padding: 1.5rem;
            margin-top: 2rem;
            background-color: #333;
            color: #fff;
        }
    </style>
</head>
<body>

    <header class="header">
        <h1>CEG2136: Computer Architecture I</h1>
        <p>Your Comprehensive Midterm Study Guide üöÄ</p>
    </header>

    <nav class="navbar">
        <ul class="navbar-container">
            <li><a href="#section1">üíª Digital Logic</a></li>
            <li><a href="#section2">üî¢ Data Representation</a></li>
            <li><a href="#section3">‚öôÔ∏è Computer Architecture</a></li>
        </ul>
    </nav>

    <main class="container">
        <section id="section1" class="section">
            <h2>üíª Section 1: Digital Logic and Circuit Design</h2>
            <div class="tab-content">
                <h3>Tab 1: Boolean Algebra & K-Maps</h3>
                <p>This is the mathematics behind digital circuits. Mastering simplification is key to creating efficient hardware.</p>
                
                <h4>Key Concepts</h4>
                <ul>
                    <li><strong>Axioms & Theorems</strong>: Boolean algebra is built on a set of rules. [cite_start]Key axioms include the identity element ($A \cdot 1 = A$) and complement ($A + A' = 1$)[cite: 10351, 10352]. [cite_start]Important theorems include idempotency ($A \cdot A = A$) and the null element ($A+1=1$)[cite: 10356, 10355].</li>
                    [cite_start]<li><strong>DeMorgan's Theorem</strong>: A critical tool for simplification[cite: 547, 904].
                        <ul>
                            [cite_start]<li>$\overline{A \cdot B} = \overline{A} + \overline{B}$ [cite: 549, 911]</li>
                            [cite_start]<li>$\overline{A + B} = \overline{A} \cdot \overline{B}$ [cite: 550, 918]</li>
                        </ul>
                    </li>
                    <li><strong>Canonical Forms</strong>: These are standard ways to write Boolean functions.
                        <ul>
                            [cite_start]<li><strong>Sum-of-Products (SOP)</strong>: The function is expressed as a sum of minterms[cite: 601, 10390]. [cite_start]Example: $F(A,B,C)=\Sigma m(1,3,5,6,7)$[cite: 10392].</li>
                            [cite_start]<li><strong>Product-of-Sums (POS)</strong>: The function is expressed as a product of maxterms[cite: 10723]. [cite_start]Example: $F(A,B,C)=\Pi M(0,2,4)$[cite: 10725].</li>
                        </ul>
                    </li>
                </ul>

                <h4>Example: Logic Gates Truth Table</h4>
                
                [cite_start]<p>This table summarizes the behavior of basic logic gates, which are the fundamental building blocks of digital circuits[cite: 552].</p>
                <table>
                    <tr><th>Name</th><th>Symbol</th><th>Function</th><th>Truth Table</th></tr>
                    <tr><td>AND</td><td><img src="https://i.imgur.com/8Q9j7J1.png" alt="AND Gate Symbol" width="50"></td><td>$X = A \cdot B$</td><td>A=0,B=0,X=0<br>A=0,B=1,X=0<br>A=1,B=0,X=0<br>A=1,B=1,X=1</td></tr>
                    <tr><td>OR</td><td><img src="https://i.imgur.com/G5g2o9Q.png" alt="OR Gate Symbol" width="50"></td><td>$X = A + B$</td><td>A=0,B=0,X=0<br>A=0,B=1,X=1<br>A=1,B=0,X=1<br>A=1,B=1,X=1</td></tr>
                    <tr><td>NAND</td><td><img src="https://i.imgur.com/B9B2p3m.png" alt="NAND Gate Symbol" width="50"></td><td>$X = \overline{A \cdot B}$</td><td>A=0,B=0,X=1<br>A=0,B=1,X=1<br>A=1,B=0,X=1<br>A=1,B=1,X=0</td></tr>
                     <tr><td>XOR</td><td><img src="https://i.imgur.com/eW7j6N8.png" alt="XOR Gate Symbol" width="50"></td><td>$X = A \oplus B$</td><td>A=0,B=0,X=0<br>A=0,B=1,X=1<br>A=1,B=0,X=1<br>A=1,B=1,X=0</td></tr>
                </table>
                [cite_start]<small>Source: Synthesized from CEG2136_Lecture_1.pdf [cite: 562, 570, 571, 582, 563]</small>

                <h4>Karnaugh Map (K-Map) Simplification</h4>
                [cite_start]<p>A K-map is a graphical representation of a truth table used for simplifying logic functions[cite: 644].</p>
                <ul>
                    [cite_start]<li><strong>Prime Implicant (PI)</strong>: An implicant that cannot be covered by a more reduced (simpler) implicant[cite: 800]. [cite_start]The minimal SOP form of a function is always a sum of prime implicants[cite: 10602].</li>
                    [cite_start]<li><strong>Essential Prime Implicant (EPI)</strong>: A prime implicant that covers at least one minterm ('1') that no other prime implicant can cover[cite: 802]. [cite_start]All EPIs *must* be included in the minimal solution[cite: 802].</li>
                </ul>
                
                <h4>Example: 4-Variable K-Map</h4>
                
                <img src="https://i.imgur.com/8N4H3lO.png" alt="4-variable K-map" class="diagram">
                [cite_start]<small>Source: CEG2136_Lecture_1.pdf [cite: 853, 862, 867, 870, 879, 884, 890]</small>

                <div class="focus-box">
                    <strong>What to Focus On</strong>: Be able to simplify Boolean expressions using algebraic rules. Master the K-map method for 3 and 4 variables. Quickly identify all Prime Implicants and, most importantly, the Essential Prime Implicants.
                </div>
            </div>

            <hr>

            <div class="tab-content">
                <h3>Tab 2: Combinational Circuits</h3>
                
                <h4>Key Components</h4>
                <ul>
                    <li><strong>Adders</strong>:
                        <ul>
                            [cite_start]<li><strong>Half Adder</strong>: Adds two bits, producing a Sum and a Carry output[cite: 1063]. [cite_start]$S = A \oplus B$, $C_{out} = A \cdot B$[cite: 1074, 1070].</li>
                            [cite_start]<li><strong>Full Adder</strong>: Adds three bits (A, B, and a Carry-in), producing a Sum and a Carry-out[cite: 1084, 13740, 13687]. [cite_start]A full adder can be built from two half adders and an OR gate[cite: 13756].</li>
                        </ul>
                    </li>
                    [cite_start]<li><strong>Decoders</strong>: A decoder converts an n-bit binary input into one of up to $2^n$ unique outputs[cite: 9763]. [cite_start]For a given input code, only one output line is active[cite: 9779].</li>
                    [cite_start]<li><strong>Multiplexers (MUX)</strong>: A MUX is a data selector[cite: 9802]. [cite_start]It uses n select lines to route one of the $2^n$ data inputs to the output[cite: 9812].</li>
                </ul>
                
                <h4>Example: 4-to-1 Multiplexer Circuit</h4>
                

[Image of A 4-to-1 multiplexer logic circuit diagram]

                <img src="https://i.imgur.com/eBf2Vf8.png" alt="4-to-1 Multiplexer" class="diagram">
                [cite_start]<small>Source: CEG2136_Lecture_3.pdf [cite: 9844, 9845, 9846, 9847, 9849, 9852, 9848]</small>


                <div class="focus-box">
                    <strong>What to Focus On</strong>: Understand the function of adders, decoders, and multiplexers. A very common exam question is to implement a given Boolean function using a multiplexer of a specific size.
                </div>
            </div>

            <hr>

            <div class="tab-content">
                <h3>Tab 3: Sequential Circuits & FSMs</h3>
                
                <h4>Flip-Flops (FFs)</h4>
                [cite_start]<p>These are the fundamental 1-bit memory elements of sequential circuits[cite: 4693, 4741].</p>
                
                <h4>Example: Flip-Flop Excitation Tables</h4>
                [cite_start]<p>An excitation table lists the required inputs for a given change of state[cite: 8150]. You must know these for circuit design.</p>
                <table>
                    <tr><th>Q(t)</th><th>Q(t+1)</th><th>J</th><th>K</th><th>D</th><th>T</th></tr>
                    <tr><td>0</td><td>0</td><td>0</td><td>X</td><td>0</td><td>0</td></tr>
                    <tr><td>0</td><td>1</td><td>1</td><td>X</td><td>1</td><td>1</td></tr>
                    <tr><td>1</td><td>0</td><td>X</td><td>1</td><td>0</td><td>1</td></tr>
                    <tr><td>1</td><td>1</td><td>X</td><td>0</td><td>1</td><td>0</td></tr>
                </table>
                [cite_start]<small>Source: Synthesized from CEG2136_Lecture_2.pdf [cite: 4725, 4729, 8154, 8155, 8158, 8159]</small>

                <h4>Sequential Circuit Design Procedure</h4>
                [cite_start]<p>This is a core process for the course[cite: 4807].</p>
                <ol>
                    [cite_start]<li><strong>State Diagram</strong>: Create a state diagram (Mealy or Moore) from the problem description[cite: 4809].</li>
                    [cite_start]<li><strong>State Table</strong>: Convert the diagram into a state table[cite: 4810].</li>
                    <li><strong>State Assignment</strong>: Assign a unique binary code to each state. [cite_start]This creates the **transition table**[cite: 4812].</li>
                    [cite_start]<li><strong>Excitation Table</strong>: Choose a flip-flop type and use its excitation table to determine the required inputs for each flip-flop[cite: 4813].</li>
                    [cite_start]<li><strong>Excitation Equations</strong>: Use K-maps to derive the simplified Boolean expressions for each flip-flop input and the circuit output(s)[cite: 4814].</li>
                    [cite_start]<li><strong>Draw the Circuit</strong>: Implement the equations with logic gates and flip-flops[cite: 4815].</li>
                </ol>

                <h4>Example: Synchronous Counter Circuit</h4>
                
                <img src="https://i.imgur.com/8S42eXl.png" alt="Synchronous Counter" class="circuit-diagram">
                [cite_start]<small>Source: CEG2136_Lecture_2.pdf [cite: 5496, 5497]</small>

                <div class="focus-box">
                    <strong>What to Focus On</strong>: Practice the full design procedure. [cite_start]A common problem is designing a "sequence detector" (e.g., a circuit that outputs 1 when it sees "1001")[cite: 8228].
                </div>
            </div>
        </section>

        <section id="section2" class="section">
            <h2>üî¢ Section 2: Data Representation and Arithmetic</h2>
            <div class="tab-content">
                <h3>Tab 1: Number Systems</h3>
                
                <h4>Example: Number System Conversion Table</h4>
                
                <table>
                    <tr><th>Decimal</th><th>Binary</th><th>Octal</th><th>Hexadecimal</th></tr>
                    <tr><td>0</td><td>0000</td><td>0</td><td>0</td></tr>
                    <tr><td>...</td><td>...</td><td>...</td><td>...</td></tr>
                    <tr><td>7</td><td>0111</td><td>7</td><td>7</td></tr>
                    <tr><td>8</td><td>1000</td><td>10</td><td>8</td></tr>
                    <tr><td>9</td><td>1001</td><td>11</td><td>9</td></tr>
                    <tr><td>10</td><td>1010</td><td>12</td><td>A</td></tr>
                    <tr><td>...</td><td>...</td><td>...</td><td>...</td></tr>
                    <tr><td>15</td><td>1111</td><td>17</td><td>F</td></tr>
                </table>
                [cite_start]<small>Source: Synthesized from CEG2136_Lecture_6.pdf [cite: 11340, 11355]</small>
                
                <div class="focus-box">
                    <strong>What to Focus On</strong>: Speed and accuracy in base conversions are non-negotiable. Be able to convert between binary, octal, decimal, and hexadecimal for both integers and fractions.
                </div>
            </div>

            <hr>

            <div class="tab-content">
                <h3>Tab 2: Signed Number Arithmetic</h3>
                
                <h4>2's Complement Representation</h4>
                <ul>
                    [cite_start]<li>This is the most common system for signed numbers[cite: 11517]. [cite_start]A negative number is found by taking the 1's complement (inverting all bits) and adding 1[cite: 11469, 1909].</li>
                    [cite_start]<li>The range of an n-bit number is $[-2^{n-1}, 2^{n-1}-1]$[cite: 11540, 1989].</li>
                </ul>

                <h4>Example: 2's Complement Circle</h4>
                
                <img src="https://i.imgur.com/eB9yB2l.png" alt="2's Complement Circle" class="diagram">
                [cite_start]<small>Source: CEG2136_Lecture_6.pdf [cite: 11474, 11482, 11488, 11492, 11498, 11503, 11505, 11507]</small>

                <h4>Overflow Detection</h4>
                An overflow occurs if the result is outside the representable range. [cite_start]This happens if the carry-in to the sign bit is different from the carry-out of the sign bit ($C_{n} \oplus C_{n-1} = 1$)[cite: 2192, 11578].

                <div class="focus-box">
                    <strong>What to Focus On</strong>: Be an expert in 2's complement. Know how to represent numbers, perform subtraction via addition, and reliably detect overflow.
                </div>
            </div>

            <hr>
            
            <div class="tab-content">
                <h3>Tab 3: Floating-Point Numbers (IEEE 754)</h3>
                
                <h4>Single-Precision (32-bit) Format</h4>
                [cite_start]<p>A number is represented as $value=(-1)^{sign}(1+\sum_{i=1}^{23}b_{-i}2^{-i}) \times 2^{(e-127)}$[cite: 11685].</p>
                
                <img src="https://i.imgur.com/n14zX1S.png" alt="IEEE 754 Single Precision" class="diagram">
                [cite_start]<small>Source: CEG2136_Lecture_6.pdf [cite: 11678, 2252, 2256, 2258]</small>
                <ul>
                    [cite_start]<li><strong>Sign bit (1 bit)</strong>: 0 for positive, 1 for negative[cite: 11693, 2259].</li>
                    <li><strong>Exponent (8 bits)</strong>: Stored in a **biased format**. [cite_start]The actual exponent is found by subtracting a bias of 127[cite: 11697, 2262].</li>
                    <li><strong>Mantissa (23 bits)</strong>: For normalized numbers, there is an implicit leading '1.' (the "hidden bit") [cite_start]that is not stored[cite: 11698, 2265].</li>
                </ul>

                <div class="focus-box">
                    <strong>What to Focus On</strong>: Practice the conversion process in both directions: from a decimal number to its 32-bit hex representation, and from a 32-bit hex representation back to decimal.
                </div>
            </div>
        </section>

        <section id="section3" class="section">
            <h2>‚öôÔ∏è Section 3: Computer Organization and Architecture</h2>
            <div class="tab-content">
                <h3>Tab 1: Register Transfers and Bus Systems</h3>
                
                <h4>Register Transfer Language (RTL)</h4>
                [cite_start]<p>A symbolic notation for describing the micro-operations that happen in a computer[cite: 13356].</p>
                <ul>
                    [cite_start]<li><code>R2 ‚Üê R1</code>: Transfer contents of R1 to R2[cite: 13386].</li>
                    [cite_start]<li><code>P: R2 ‚Üê R1</code>: A conditional transfer that only happens if the control signal `P` is 1[cite: 13397, 13404].</li>
                </ul>

                <h4>Example: Common Bus with Multiplexers</h4>
                
                <img src="https://i.imgur.com/lJ4lYVn.png" alt="Bus with MUX" class="diagram">
                [cite_start]<small>Source: CEG2136_Lecture_7.pdf [cite: 13494, 13501, 13502, 13503, 13504, 13523, 13524, 13525, 13526]</small>
                
                <div class="focus-box">
                    <strong>What to Focus On</strong>: Be able to read RTL and determine the control signals (e.g., MUX select lines, register `LD` signals) needed to perform a given transfer on a specific hardware diagram.
                </div>
            </div>

            <hr>

            <div class="tab-content">
                <h3>Tab 2: Arithmetic Logic Unit (ALU)</h3>
                [cite_start]<p>The ALU is a combinational circuit that performs arithmetic and logic micro-operations[cite: 4346].</p>

                <h4>Example: 4-bit Adder-Subtractor Circuit</h4>
                
                <img src="https://i.imgur.com/8Qj8j4i.png" alt="Adder-Subtractor Circuit" class="circuit-diagram">
                [cite_start]<small>Source: CEG2136_Lecture_7.pdf [cite: 13888, 13889, 13890, 13891, 13892, 13893, 13894, 13895, 13909, 13900, 13901, 13902, 13903]</small>
                
                <div class="focus-box">
                    <strong>What to Focus On</strong>: Understand how an ALU uses selection lines to choose an operation. Be able to design a single stage (one-bit slice) of an ALU using MUXs and a full adder.
                </div>
            </div>

            <hr>

            <div class="tab-content">
                <h3>Tab 3: Basic Computer Architecture</h3>
                
                <h4>Key Registers & Components</h4>
                
                <img src="https://i.imgur.com/zW0c02l.png" alt="Basic Computer Architecture" class="diagram">
                [cite_start]<small>Source: CEG2136_Lecture_9.pdf [cite: 14095, 14100, 14102, 14104, 14115, 14116, 14130, 14139, 14141]</small>
                <ul>
                    [cite_start]<li><strong>PC (Program Counter)</strong>: Holds the address of the *next* instruction to be fetched[cite: 13380, 14067, 14483].</li>
                    [cite_start]<li><strong>AR (Address Register)</strong>: Holds the memory address for a read or write operation[cite: 13378, 14067, 14482].</li>
                    [cite_start]<li><strong>IR (Instruction Register)</strong>: Holds the instruction code currently being executed[cite: 13381, 14067, 14480].</li>
                    [cite_start]<li><strong>AC (Accumulator)</strong>: A general-purpose register for holding operands and results[cite: 14010, 14067, 14475].</li>
                </ul>

                <h4>Instruction Formats and Addressing Modes</h4>
                <ul>
                    [cite_start]<li><strong>Direct Mode (I=0)</strong>: The address part of the instruction contains the address of the operand[cite: 13985, 14185, 14384].</li>
                    [cite_start]<li><strong>Indirect Mode (I=1)</strong>: The address part contains the address of a pointer to the operand[cite: 13987, 14187, 14387].</li>
                </ul>

                <div class="focus-box">
                    <strong>What to Focus On</strong>: Memorize the names and functions of the key registers. Be able to trace the contents of these registers through the fetch-decode-execute cycle for a single instruction.
                </div>
            </div>
        </section>
    </main>

    <footer>
        <p>Good luck with your CEG2136 midterm! You've got this! üëç</p>
    </footer>

</body>
</html>
