<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="PipeLine_CPU_V2.0.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testCPU_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="testCPU_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="testCPU_isim_beh.wdb"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1544262161" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1544262161">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1544262809" xil_pn:in_ck="7722205229171783823" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1544262809">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="CMP.v"/>
      <outfile xil_pn:name="DataMemory.v"/>
      <outfile xil_pn:name="EXT.v"/>
      <outfile xil_pn:name="GRF.v"/>
      <outfile xil_pn:name="Hizzard.v"/>
      <outfile xil_pn:name="IFU.v"/>
      <outfile xil_pn:name="InstructionMemory.v"/>
      <outfile xil_pn:name="Level_Decode.v"/>
      <outfile xil_pn:name="Level_Execute.v"/>
      <outfile xil_pn:name="Level_Memory.v"/>
      <outfile xil_pn:name="Level_WriteBack.v"/>
      <outfile xil_pn:name="Reg_D_to_E.v"/>
      <outfile xil_pn:name="Reg_E_to_M.v"/>
      <outfile xil_pn:name="Reg_IF_to_D.v"/>
      <outfile xil_pn:name="Reg_M_to_W.v"/>
      <outfile xil_pn:name="Reg_PC.v"/>
      <outfile xil_pn:name="mips.v"/>
      <outfile xil_pn:name="testCPU.v"/>
    </transform>
    <transform xil_pn:end_ts="1544262161" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="1974378596271873063" xil_pn:start_ts="1544262161">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1544262809" xil_pn:in_ck="7722205229171783823" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1544262809">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="CMP.v"/>
      <outfile xil_pn:name="DataMemory.v"/>
      <outfile xil_pn:name="EXT.v"/>
      <outfile xil_pn:name="GRF.v"/>
      <outfile xil_pn:name="Hizzard.v"/>
      <outfile xil_pn:name="IFU.v"/>
      <outfile xil_pn:name="InstructionMemory.v"/>
      <outfile xil_pn:name="Level_Decode.v"/>
      <outfile xil_pn:name="Level_Execute.v"/>
      <outfile xil_pn:name="Level_Memory.v"/>
      <outfile xil_pn:name="Level_WriteBack.v"/>
      <outfile xil_pn:name="Reg_D_to_E.v"/>
      <outfile xil_pn:name="Reg_E_to_M.v"/>
      <outfile xil_pn:name="Reg_IF_to_D.v"/>
      <outfile xil_pn:name="Reg_M_to_W.v"/>
      <outfile xil_pn:name="Reg_PC.v"/>
      <outfile xil_pn:name="mips.v"/>
      <outfile xil_pn:name="testCPU.v"/>
    </transform>
    <transform xil_pn:end_ts="1544262813" xil_pn:in_ck="7722205229171783823" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-1727850647580192873" xil_pn:start_ts="1544262809">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="testCPU_beh.prj"/>
      <outfile xil_pn:name="testCPU_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1544262813" xil_pn:in_ck="-1500789982200493673" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-4342161691007497030" xil_pn:start_ts="1544262813">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="testCPU_isim_beh.wdb"/>
    </transform>
  </transforms>

</generated_project>
