# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 880 0.000512 2048 130 1830 33344 3.58022 125.231 104.789 233.65 233.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 920 6.4e-05 512 360 260 163840 25.4218 6.70947 27.2904 208.978 268.638 268.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1300 0.001024 2048 450 5210 14784 1.36602 132.155 52.593 186.155 186.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 830 0.001024 2048 180 1210 15040 1.37069 32.2557 52.6193 86.3054 86.3517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1110 0.000512 1024 70 830 37056 1.66803 27.2881 52.4949 81.4947 81.5526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1330 0.000256 1024 200 740 69888 4.49469 3.40554 56.8238 104.602 169.432 169.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1310 0.000128 4096 220 3030 139008 23.112 28.3613 1610.52 838.138 2500.22 2500.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 880 0.000512 2048 130 1830 33336 3.58253 144.159 104.853 252.646 252.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 920 6.4e-05 512 360 260 156672 25.2197 6.58432 29.8249 204.3 266.172 266.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1300 0.001024 2048 450 5210 14760 1.36538 160.373 52.6021 214.38 214.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 830 0.001024 2048 180 1210 14976 1.36413 37.5664 52.3844 91.377 91.4241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1110 0.000512 1024 70 830 37008 1.6696 31.9175 52.4709 86.0991 86.1573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1330 0.000256 1024 200 740 70272 4.51238 3.4263 64.8847 104.976 177.904 177.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1310 0.000128 4096 220 3030 138960 23.1235 28.3894 1823.2 838.452 2713.24 2713.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 880 0.000512 2048 130 1830 33360 3.58976 148.984 104.875 257.502 257.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 920 6.4e-05 512 360 260 153600 25.7946 6.62464 30.6041 206.238 269.504 269.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1300 0.001024 2048 450 5210 14720 1.35827 167.226 52.3831 221.012 221.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 830 0.001024 2048 180 1210 14960 1.3663 39.2417 52.3297 92.9996 93.0485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1110 0.000512 1024 70 830 37040 1.66742 33.3432 52.4983 87.5514 87.6109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1330 0.000256 1024 200 740 69760 4.49434 3.40787 67.5531 104.537 180.096 180.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1310 0.000128 4096 220 3030 138880 23.1018 28.3835 1904.11 838.212 2793.89 2793.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 880 0.000512 2048 130 1830 33312 3.58333 139.647 104.87 248.153 248.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 920 6.4e-05 512 360 260 159744 25.2487 6.61648 29.6843 206.428 268.219 268.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1300 0.001024 2048 450 5210 14688 1.36192 155.587 52.4895 209.48 209.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 830 0.001024 2048 180 1210 14976 1.39062 36.6799 52.4628 90.5778 90.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1110 0.000512 1024 70 830 36960 1.66483 30.9929 52.4519 85.1528 85.2128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1330 0.000256 1024 200 740 69888 4.48826 3.41606 63.2106 104.901 176.123 176.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1310 0.000128 4096 220 3030 138816 23.0295 28.343 1775.05 838.646 2665.14 2665.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 880 0.000512 2048 130 1830 33300 3.57306 141.453 104.849 249.926 249.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 920 6.4e-05 512 360 260 153600 25.8495 6.63411 28.8708 206.419 268.021 268.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1300 0.001024 2048 450 5210 14700 1.36035 156.894 52.537 210.833 210.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 830 0.001024 2048 180 1210 15000 1.3753 37.2614 52.5353 91.232 91.2794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1110 0.000512 1024 70 830 37000 1.66986 31.4061 52.5069 85.6263 85.6834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1330 0.000256 1024 200 740 70000 4.52768 3.42061 64.0183 104.97 177.045 177.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1310 0.000128 4096 220 3030 138800 23.2532 28.4174 1794.04 838.182 2683.97 2684.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 880 0.000512 2048 130 1830 33264 3.57562 144.808 104.688 253.12 253.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 920 6.4e-05 512 360 260 143360 25.9567 6.57226 28.0406 202.114 262.93 263.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1300 0.001024 2048 450 5210 14672 1.35987 161.503 52.4506 215.357 215.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 830 0.001024 2048 180 1210 14896 1.36566 38.1337 52.2322 91.7912 91.8388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1110 0.000512 1024 70 830 36960 1.66477 32.3644 52.4226 86.4945 86.5487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1330 0.000256 1024 200 740 69888 4.49702 3.41235 65.9703 104.823 178.808 178.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1310 0.000128 4096 220 3030 138880 23.0878 28.3842 1837.97 838.097 2727.62 2727.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 880 0.000512 2048 130 1830 33240 3.57392 145.734 105.648 255.007 255.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 920 6.4e-05 512 360 260 153600 25.8357 6.63418 30.0211 208.218 270.959 271.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1300 0.001024 2048 450 5210 14640 1.35782 162.184 52.7671 216.351 216.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 830 0.001024 2048 180 1210 14880 1.36173 38.1277 52.7119 92.2649 92.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1110 0.000512 1024 70 830 36960 1.6681 32.5489 52.936 87.1953 87.2519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1330 0.000256 1024 200 740 69600 4.5136 3.41507 65.7452 105.581 179.363 179.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1310 0.000128 4096 220 3030 138720 23.1424 28.3946 1849.36 845.504 2746.48 2746.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 880 0.000512 2048 130 1830 33280 3.5839 142.666 104.85 251.153 251.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 920 6.4e-05 512 360 260 163840 25.4204 6.81197 31.0716 209.138 272.688 272.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1300 0.001024 2048 450 5210 14720 1.36493 156.59 52.5441 210.543 210.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 830 0.001024 2048 180 1210 14976 1.39187 37.2242 52.5314 91.1892 91.2366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1110 0.000512 1024 70 830 36992 1.67075 31.4997 52.5256 85.7394 85.7969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1330 0.000256 1024 200 740 69632 4.49597 3.40998 63.5646 104.747 176.325 176.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1310 0.000128 4096 220 3030 138752 23.0625 28.3339 1791.33 837.59 2680.39 2680.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 880 0.000512 2048 130 1830 33216 3.58269 143.095 104.771 251.501 251.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 920 6.4e-05 512 360 260 147456 24.7929 6.5393 28.2472 198.042 257.866 258.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1300 0.001024 2048 450 5210 14592 1.36109 157.716 52.4486 211.57 211.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 830 0.001024 2048 180 1210 14784 1.3865 37.12 52.1504 90.6994 90.7489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1110 0.000512 1024 70 830 36864 1.66598 31.617 52.4004 85.7277 85.7866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1330 0.000256 1024 200 740 69120 4.48816 3.40403 63.7088 104.411 176.118 176.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1310 0.000128 4096 220 3030 138624 23.0603 28.3388 1803 837.299 2691.77 2691.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 880 0.000512 2048 130 1830 33200 3.57722 151.426 104.768 259.825 259.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 920 6.4e-05 512 360 260 153600 25.8561 6.63347 31.597 206.323 270.651 270.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1300 0.001024 2048 450 5210 14600 1.35782 171.045 52.3877 224.833 224.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 830 0.001024 2048 180 1210 14800 1.38278 39.8008 52.2253 93.4516 93.4989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1110 0.000512 1024 70 830 36800 1.66714 34.1893 52.3349 88.238 88.2949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1330 0.000256 1024 200 740 69600 4.49165 3.41402 68.5701 104.48 181.064 181.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1310 0.000128 4096 220 3030 138800 23.1746 28.392 1910.54 837.989 2800.18 2800.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 880 0.000512 2048 130 1830 33024 3.56266 172.894 104.413 280.924 280.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 920 6.4e-05 512 360 260 131072 26.242 6.53722 31.7362 198.066 262.827 263.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1300 0.001024 2048 450 5210 14592 1.36387 197.343 52.5023 251.254 251.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 830 0.001024 2048 180 1210 14848 1.39405 46.7901 52.4841 100.71 100.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1110 0.000512 1024 70 830 36864 1.66771 39.8254 52.478 94.014 94.0714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1330 0.000256 1024 200 740 69632 4.5049 3.40992 80.7383 104.832 193.593 193.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1310 0.000128 4096 220 3030 138240 23.0476 28.3284 2247.57 836.188 3135.22 3135.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 880 0.000512 2048 130 1830 33408 3.58986 124.573 104.959 233.175 233.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 920 6.4e-05 512 360 270 167936 25.0437 6.70912 53.1159 209.121 294.241 294.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1300 0.001024 2048 450 5205 14816 1.37168 137.657 52.6525 191.726 191.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 830 0.001024 2048 180 1215 15040 1.36912 31.66 52.5065 85.5762 85.6322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1110 0.000512 1024 70 825 37088 1.66826 26.5022 52.5262 80.7371 80.7973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1330 0.000256 1024 200 750 70272 4.49546 3.41642 56.492 104.981 169.487 169.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1310 0.000128 4096 220 3030 138944 23.0784 28.3361 1569.84 838.63 2459.96 2460.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 880 0.000512 2048 130 1830 33400 3.5872 125.411 104.85 233.904 233.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 920 6.4e-05 512 360 270 168960 25.1373 6.72973 30.3741 209.602 272.082 272.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1300 0.001024 2048 450 5205 14800 1.36829 138.902 52.5998 192.916 192.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 830 0.001024 2048 180 1215 15040 1.37123 32.1286 52.4721 86.0148 86.0726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1110 0.000512 1024 70 825 37080 1.66464 26.8984 52.4691 81.0773 81.1374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1330 0.000256 1024 200 750 70240 4.51597 3.42042 56.1218 104.894 169.062 169.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1310 0.000128 4096 220 3030 138960 23.1976 28.398 1583.36 837.838 2472.87 2472.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 880 0.000512 2048 130 1830 33408 3.59082 124.274 104.9 232.815 232.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 15 920 6.4e-05 512 360 270 165888 24.7893 6.62733 29.0662 206.186 266.908 267.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1300 0.001024 2048 450 5205 14784 1.36314 136.78 52.5309 190.716 190.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 830 0.001024 2048 180 1215 15024 1.396 32.1003 52.5836 86.1231 86.1699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1110 0.000512 1024 70 825 37056 1.66624 26.7833 52.4505 80.9394 80.9997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1330 0.000256 1024 200 750 70080 4.49942 3.41341 56.2758 104.728 169.016 169.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1310 0.000128 4096 220 3030 139008 23.0994 28.3771 1578.87 838.056 2468.48 2468.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 880 0.000512 2048 130 1830 33376 3.58195 126.539 104.939 235.111 235.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 920 6.4e-05 512 360 270 164864 25.0007 6.64992 28.647 207.081 267.627 267.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1300 0.001024 2048 450 5205 14784 1.36854 140.704 52.64 194.755 194.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 830 0.001024 2048 180 1215 15008 1.36675 32.8622 52.4858 86.7766 86.8257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1110 0.000512 1024 70 825 37072 1.66899 27.5745 52.5349 81.8215 81.8751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1330 0.000256 1024 200 750 70112 4.50749 3.41722 57.4115 104.847 170.29 170.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1310 0.000128 4096 220 3030 138880 23.1773 28.3935 1607.71 838.601 2497.96 2498.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 880 0.000512 2048 130 1830 33344 3.57872 130.457 104.86 238.95 239.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 920 6.4e-05 512 360 270 163840 25.4183 6.70998 29.0442 209.125 270.543 270.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1300 0.001024 2048 450 5205 14784 1.37104 136.972 52.6621 191.048 191.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 830 0.001024 2048 180 1215 14976 1.38854 33.3693 52.4148 87.215 87.2636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1110 0.000512 1024 70 825 37056 1.66541 28.1038 52.5159 82.328 82.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1330 0.000256 1024 200 750 69888 4.49018 3.40986 59.0094 104.671 171.689 171.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1310 0.000128 4096 220 3030 138880 23.0899 28.3497 1645.08 838.717 2535.32 2535.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 880 0.000512 2048 130 1830 33336 3.58179 147.975 104.842 256.449 256.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 920 6.4e-05 512 360 270 156672 25.2351 6.58304 31.7781 204.429 268.271 268.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1300 0.001024 2048 450 5205 14760 1.3639 163.132 52.5971 217.136 217.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 830 0.001024 2048 180 1215 14976 1.39376 38.8554 52.4247 92.7151 92.7627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1110 0.000512 1024 70 825 37008 1.66707 32.4936 52.4517 86.6562 86.7121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1330 0.000256 1024 200 750 70272 4.50454 3.42586 67.3422 104.963 180.34 180.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1310 0.000128 4096 220 3030 138816 23.1372 28.3834 1853.7 838.509 2743.81 2743.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 880 0.000512 2048 130 1830 33360 3.59139 143.081 104.939 251.677 251.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 920 6.4e-05 512 360 270 163840 24.9153 6.624 32.5795 206.368 270.736 270.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1300 0.001024 2048 450 5205 14720 1.36221 160.25 52.4035 214.06 214.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 830 0.001024 2048 180 1215 14960 1.3865 37.9099 52.4081 91.7451 91.7937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1110 0.000512 1024 70 825 37040 1.66723 31.8186 52.5076 86.0375 86.0938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1330 0.000256 1024 200 750 69760 4.50806 3.40822 65.5897 104.6 178.216 178.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1310 0.000128 4096 220 3030 138880 23.1095 28.3732 1809.6 838.733 2699.9 2699.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 880 0.000512 2048 130 1830 33312 3.57712 152.788 104.847 261.264 261.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 920 6.4e-05 512 360 270 159744 25.2395 6.61709 34.0208 206.37 272.495 272.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1300 0.001024 2048 450 5205 14688 1.35949 170.185 52.3575 223.951 224.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 830 0.001024 2048 180 1215 14976 1.3865 40.5364 52.4966 94.4617 94.5093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1110 0.000512 1024 70 825 36960 1.6617 34.0398 52.4207 88.1648 88.2208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1330 0.000256 1024 200 750 69888 4.48278 3.40992 70.2274 104.874 183.102 183.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1310 0.000128 4096 220 3030 138816 23.0216 28.3429 1924.03 838.497 2813.97 2814.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 880 0.000512 2048 130 1830 33300 3.57344 152.144 104.752 260.522 260.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 920 6.4e-05 512 360 270 166400 24.7321 6.63757 35.0738 206.283 272.977 273.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1300 0.001024 2048 450 5205 14700 1.36032 167.88 52.3708 221.655 221.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 830 0.001024 2048 180 1215 14900 1.38336 40.0537 52.261 93.7413 93.7882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1110 0.000512 1024 70 825 37000 1.66845 33.694 52.4415 87.8464 87.9019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1330 0.000256 1024 200 750 70000 4.51981 3.42246 69.5625 104.866 182.476 182.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1310 0.000128 4096 220 3030 138800 23.2299 28.4058 1911.23 837.361 2800.3 2800.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 880 0.000512 2048 130 1830 33264 3.58195 152.224 104.707 260.566 260.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 920 6.4e-05 512 360 270 157696 24.7023 6.57587 33.4826 202.144 267.154 267.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1300 0.001024 2048 450 5205 14672 1.36064 169.207 52.3272 222.941 222.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 830 0.001024 2048 180 1215 14896 1.38333 40.3672 52.2916 94.0868 94.1345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1110 0.000512 1024 70 825 36960 1.66848 33.9209 52.4137 88.0447 88.1027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1330 0.000256 1024 200 750 69888 4.5064 3.41491 70.0143 104.837 182.878 182.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1310 0.000128 4096 220 3030 138880 23.0933 28.3887 1928.28 838.23 2818.07 2818.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 880 0.000512 2048 130 1830 33240 3.57376 149.319 104.723 257.668 257.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 920 6.4e-05 512 360 270 153600 25.8455 6.63606 31.9764 206.435 271.138 271.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1300 0.001024 2048 450 5205 14640 1.35718 165.237 52.2938 218.93 218.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 830 0.001024 2048 180 1215 14880 1.38106 39.4971 52.2944 93.2188 93.2675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1110 0.000512 1024 70 825 36960 1.67117 33.2106 52.454 87.3799 87.4393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1330 0.000256 1024 200 750 69600 4.50586 3.41648 68.2494 104.65 180.928 181.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1310 0.000128 4096 220 3030 138720 23.133 28.3858 1900.06 838.064 2789.72 2789.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 880 0.000512 2048 130 1830 33280 3.58243 144.546 104.783 252.969 253.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 920 6.4e-05 512 360 270 163840 25.4268 6.7113 32.6846 209.022 274.089 274.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1300 0.001024 2048 450 5205 14720 1.36563 158.933 52.5024 212.845 212.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 830 0.001024 2048 180 1215 14848 1.38624 37.9502 52.2015 91.584 91.6321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1110 0.000512 1024 70 825 36992 1.66858 31.8772 52.478 86.0686 86.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1330 0.000256 1024 200 750 69632 4.49667 3.40992 65.4483 104.685 178.146 178.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1310 0.000128 4096 220 3030 138496 23.0769 28.3329 1817.14 837.1 2705.72 2705.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 880 0.000512 2048 130 1830 33216 3.58205 162.655 104.769 271.059 271.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 920 6.4e-05 512 360 270 147456 24.803 6.53776 34.7698 198.037 264.393 264.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1300 0.001024 2048 450 5205 14592 1.36102 185.914 52.3208 239.641 239.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 830 0.001024 2048 180 1215 14784 1.38147 44.0442 52.1932 97.6615 97.7108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1110 0.000512 1024 70 825 36864 1.66694 37.3166 52.3808 91.406 91.4616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1330 0.000256 1024 200 750 69120 4.49034 3.40355 76.4447 104.41 188.858 188.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1310 0.000128 4096 220 3030 138624 23.0357 28.3308 2114.45 837.285 3003.18 3003.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 880 0.000512 2048 130 1830 33200 3.57376 165.364 104.756 273.747 273.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 920 6.4e-05 512 360 270 153600 25.8435 6.62726 36.3931 206.296 275.4 275.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1300 0.001024 2048 450 5205 14600 1.35766 188.533 52.3648 242.299 242.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 830 0.001024 2048 180 1215 14800 1.3824 44.372 52.261 98.0567 98.1036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1110 0.000512 1024 70 825 36800 1.66298 37.5766 52.3083 91.5898 91.6439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1330 0.000256 1024 200 750 69600 4.4991 3.41856 77.0469 104.47 189.542 189.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1310 0.000128 4096 220 3030 138800 23.1478 28.4082 2122.46 837.937 3012.02 3012.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 880 0.000512 2048 130 1830 33024 3.56147 151.923 104.488 260.026 260.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 920 6.4e-05 512 360 270 131072 26.2362 6.53946 28.434 198.128 259.586 259.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1300 0.001024 2048 450 5205 14592 1.36195 167.607 52.5009 221.513 221.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 830 0.001024 2048 180 1215 14592 1.37405 39.3918 51.8604 92.6699 92.7171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1110 0.000512 1024 70 825 36864 1.66624 34.0121 52.4781 88.1975 88.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1330 0.000256 1024 200 750 69632 4.49738 3.40992 70.007 104.854 182.873 182.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1310 0.000128 4096 220 3030 138240 23.0605 28.3201 1940.66 836.424 2828.54 2828.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 880 0.000512 2048 130 1840 33376 3.59219 120.644 104.854 229.144 229.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 920 6.4e-05 512 360 260 163840 25.4412 6.71101 42.5811 208.926 283.906 284.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1300 0.001024 2048 450 5220 14784 1.40346 130.242 52.5557 184.245 184.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 830 0.001024 2048 180 1220 15040 1.37411 30.3616 52.505 84.285 84.3422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1110 0.000512 1024 70 840 37056 1.66931 25.6197 52.4753 79.8061 79.8597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1330 0.000256 1024 200 740 70144 4.49533 3.41434 53.3602 104.883 166.26 166.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1310 0.000128 4096 220 3040 138944 23.0591 28.3568 1482.98 837.84 2372.31 2372.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 880 0.000512 2048 130 1840 33360 3.58182 131.306 104.936 239.88 239.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 920 6.4e-05 512 360 260 163840 25.5702 6.73062 29.3596 209.814 271.717 271.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1300 0.001024 2048 450 5220 14760 1.36416 145.399 52.5655 199.374 199.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 830 0.001024 2048 180 1220 15000 1.38877 34.2835 52.477 88.1956 88.2428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1110 0.000512 1024 70 840 37040 1.66787 29.1082 52.5149 83.3369 83.3956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1330 0.000256 1024 200 740 70240 4.51616 3.42547 59.3747 104.994 172.408 172.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1310 0.000128 4096 220 3040 138960 23.1812 28.3977 1661.71 838.661 2552.03 2552.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 880 0.000512 2048 130 1840 33360 3.59402 123.05 104.855 231.552 231.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 920 6.4e-05 512 360 260 159744 25.2799 6.62733 25.7982 206.185 264.144 264.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1300 0.001024 2048 450 5220 14784 1.37107 136.669 52.6094 190.692 190.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 830 0.001024 2048 180 1220 15024 1.37216 32.0932 52.5079 86.0348 86.0844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1110 0.000512 1024 70 840 37056 1.67322 27.1176 52.4967 81.3333 81.3913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1330 0.000256 1024 200 740 70080 4.50298 3.41402 55.107 104.729 167.864 167.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1310 0.000128 4096 220 3040 139008 23.1068 28.3721 1550.37 838.13 2440.06 2440.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 880 0.000512 2048 130 1840 33320 3.58307 126.105 104.861 234.601 234.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 920 6.4e-05 512 360 260 157696 25.6561 6.64838 26.3542 207.058 265.969 266.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1300 0.001024 2048 450 5220 14728 1.36909 138.416 52.5024 192.33 192.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 830 0.001024 2048 180 1220 15008 1.36858 32.859 52.5249 86.8143 86.8606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1110 0.000512 1024 70 840 37016 1.66758 27.7893 52.4978 81.9977 82.0527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1330 0.000256 1024 200 740 70112 4.50765 3.41962 56.3773 104.838 169.246 169.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1310 0.000128 4096 220 3040 138880 23.17 28.387 1573.02 838.507 2463.16 2463.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 880 0.000512 2048 130 1840 33344 3.59014 128.138 104.874 236.655 236.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 920 6.4e-05 512 360 260 163840 25.4233 6.70621 27.4023 208.982 268.761 268.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1300 0.001024 2048 450 5220 14720 1.36339 131.363 52.4493 185.22 185.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 830 0.001024 2048 180 1220 14976 1.36806 32.6068 52.5452 86.5807 86.6293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1110 0.000512 1024 70 840 36992 1.66595 27.7008 52.4373 81.8475 81.9057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1330 0.000256 1024 200 740 69888 4.48515 3.40896 57.1853 104.6 169.782 169.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1310 0.000128 4096 220 3040 138880 23.0724 28.3423 1596.73 838.154 2486.37 2486.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 880 0.000512 2048 130 1840 33336 3.59114 154.07 104.88 262.596 262.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 920 6.4e-05 512 360 260 156672 25.2415 6.58227 32.381 204.176 268.627 268.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1300 0.001024 2048 450 5220 14760 1.36384 172.517 52.4923 226.419 226.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 830 0.001024 2048 180 1220 14976 1.36938 41.1448 52.4485 95.0231 95.0733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1110 0.000512 1024 70 840 37008 1.67034 34.9361 52.4722 89.1197 89.1802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1330 0.000256 1024 200 740 69984 4.52154 3.42896 70.4627 104.911 183.435 183.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1310 0.000128 4096 220 3040 138816 23.1083 28.3894 1944.47 837.817 2833.86 2833.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 880 0.000512 2048 130 1840 33264 3.59251 112.21 104.869 220.723 220.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 920 6.4e-05 512 360 260 147456 24.8046 6.54336 21.6751 198.042 251.312 251.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1300 0.001024 2048 450 5220 14688 1.3601 119.696 52.4975 173.597 173.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 830 0.001024 2048 180 1220 14832 1.35997 28.5243 52.2542 82.1982 82.2477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1110 0.000512 1024 70 840 36864 1.66579 24.454 52.3782 78.5416 78.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1330 0.000256 1024 200 740 69696 4.49248 3.41283 49.1471 104.617 161.777 161.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1310 0.000128 4096 220 3040 138816 23.0748 28.3858 1351.46 838.274 2241.28 2241.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 880 0.000512 2048 130 1840 33280 3.58589 150.264 104.813 258.716 258.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 920 6.4e-05 512 360 260 153600 25.8101 6.61965 30.5154 206.385 269.574 269.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1300 0.001024 2048 450 5220 14720 1.36186 165.108 52.4429 218.955 219.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 830 0.001024 2048 180 1220 14960 1.36736 39.4411 52.4656 93.3348 93.3811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1110 0.000512 1024 70 840 36960 1.66502 33.455 52.4513 87.6137 87.6735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1330 0.000256 1024 200 740 69760 4.48176 3.40822 67.2013 104.609 179.801 179.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1310 0.000128 4096 220 3040 138880 23.091 28.3746 1876.72 838.848 2767.1 2767.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 880 0.000512 2048 130 1840 33120 3.57459 110.311 104.593 218.53 218.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 920 6.4e-05 512 360 260 143360 26.7105 6.61898 20.4215 206.419 260.414 260.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1300 0.001024 2048 450 5220 14560 1.35987 115.397 52.3307 169.131 169.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 830 0.001024 2048 180 1220 14880 1.37174 27.73 52.4575 81.6202 81.6657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1110 0.000512 1024 70 840 36800 1.6665 23.6447 52.3391 77.6928 77.7503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1330 0.000256 1024 200 740 69120 4.46704 3.39405 47.2275 104.276 159.472 159.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1310 0.000128 4096 220 3040 138560 23.0451 28.3238 1309.47 837.424 2198.33 2198.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 880 0.000512 2048 130 1840 33312 3.59126 140.218 104.838 248.703 248.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 920 6.4e-05 512 360 260 159744 25.238 6.61974 29.8413 206.192 268.134 268.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1300 0.001024 2048 450 5220 14688 1.35968 154.641 52.3492 208.394 208.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 830 0.001024 2048 180 1220 14976 1.39037 37.0705 52.4931 90.9991 91.0472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1110 0.000512 1024 70 840 36960 1.66678 31.3815 52.4222 85.5133 85.5698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1330 0.000256 1024 200 740 69888 4.48922 3.4097 63.2 104.781 175.985 176.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1310 0.000128 4096 220 3040 138816 23.036 28.3403 1762.73 837.701 2651.89 2651.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 880 0.000512 2048 130 1840 33216 3.59568 104.963 105.861 214.473 214.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 920 6.4e-05 512 360 260 147456 24.7985 6.53978 20.1897 199.945 251.718 251.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1300 0.001024 2048 450 5220 14592 1.35802 111.022 52.861 165.284 165.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 830 0.001024 2048 180 1220 14784 1.38163 26.3497 52.7441 80.5183 80.5656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1110 0.000512 1024 70 840 36864 1.66912 22.7267 52.9307 77.3691 77.4256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1330 0.000256 1024 200 740 69120 4.49075 3.40602 45.2283 105.413 158.643 158.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1310 0.000128 4096 220 3040 138624 23.0339 28.3251 1255.24 845.373 2152.06 2152.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 880 0.000512 2048 130 1840 33300 3.57798 146.093 104.921 254.647 254.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 920 6.4e-05 512 360 260 153600 25.846 6.63379 30.0223 206.399 269.144 269.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1300 0.001024 2048 450 5220 14700 1.36026 161.473 52.4442 215.322 215.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 830 0.001024 2048 180 1220 14900 1.38854 38.65 52.3593 92.4415 92.4876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1110 0.000512 1024 70 840 37000 1.67117 32.9523 52.5392 87.2042 87.2612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1330 0.000256 1024 200 740 70000 4.5193 3.42173 66.5165 104.957 179.515 179.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1310 0.000128 4096 220 3040 138800 23.2284 28.4215 1836.51 838.052 2726.28 2726.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 880 0.000512 2048 130 1840 33200 3.58074 107.807 104.935 216.376 216.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 920 6.4e-05 512 360 260 153600 25.8468 6.62813 21.6361 206.488 260.839 261.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1300 0.001024 2048 450 5220 14600 1.36726 113.815 52.5015 167.727 167.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 830 0.001024 2048 180 1220 14800 1.38035 27.2241 52.3612 81.0093 81.0578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1110 0.000512 1024 70 840 36800 1.664 23.2591 52.4043 77.3676 77.4268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1330 0.000256 1024 200 740 69600 4.49888 3.41475 46.8331 104.61 159.459 159.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1310 0.000128 4096 220 3040 138800 23.1444 28.4022 1294.73 838.818 2185.17 2185.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 880 0.000512 2048 130 1840 33264 3.5799 179.902 104.846 288.383 288.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 920 6.4e-05 512 360 260 143360 25.9558 6.56771 36.0268 202.262 271.054 271.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1300 0.001024 2048 450 5220 14672 1.35818 206.682 52.3984 260.484 260.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 830 0.001024 2048 180 1220 14896 1.3609 49.2712 52.376 103.069 103.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1110 0.000512 1024 70 840 36960 1.66912 42.0495 52.5063 96.2664 96.3215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1330 0.000256 1024 200 740 69888 4.5056 3.41402 84.8334 104.899 197.759 197.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1310 0.000128 4096 220 3040 138880 23.0835 28.4013 2347.24 838.697 3237.5 3237.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 880 0.000512 2048 130 1840 33152 3.57862 120.862 104.786 229.28 229.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 920 6.4e-05 512 360 260 114688 26.626 6.43482 19.3211 192.608 245.233 245.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1300 0.001024 2048 450 5220 14560 1.35738 132.815 52.3657 186.581 186.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 830 0.001024 2048 180 1220 14784 1.38445 32.1772 52.4485 86.0536 86.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1110 0.000512 1024 70 840 36736 1.66093 27.4207 52.3108 81.4339 81.4931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1330 0.000256 1024 200 740 68992 4.44474 3.3809 54.9824 103.787 166.701 166.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1310 0.000128 4096 220 3040 138432 23.0081 28.3156 1532.02 837.632 2421.05 2421.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 880 0.000512 2048 130 1840 33240 3.57645 174.111 104.745 282.488 282.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 920 6.4e-05 512 360 260 153600 25.844 6.62797 37.0366 206.268 276.021 276.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1300 0.001024 2048 450 5220 14640 1.35782 197.525 52.3036 251.232 251.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 830 0.001024 2048 180 1220 14880 1.38029 47.061 52.3192 100.806 100.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1110 0.000512 1024 70 840 36960 1.66906 40.2043 52.4694 94.3854 94.4404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1330 0.000256 1024 200 740 69600 4.50477 3.41402 80.7257 104.593 193.34 193.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1310 0.000128 4096 220 3040 138720 23.1281 28.3855 2253.25 837.588 3142.43 3142.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 880 0.000512 2048 130 1840 33120 3.57725 123 104.829 231.46 231.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 920 6.4e-05 512 360 260 153600 25.8058 6.63098 25.2985 206.51 264.492 264.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1300 0.001024 2048 450 5220 14400 1.35114 131.263 52.0747 184.733 184.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 830 0.001024 2048 180 1220 14640 1.37626 31.7747 52.1423 85.3357 85.3831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1110 0.000512 1024 70 840 36720 1.66435 27.2838 52.3532 81.3429 81.3998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1330 0.000256 1024 200 740 69120 4.51325 3.41606 54.7379 104.832 167.603 167.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1310 0.000128 4096 220 3040 138720 23.0709 28.3844 1523.39 838.9 2413.83 2413.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 880 0.000512 2048 130 1840 33280 3.588 170.225 104.855 278.719 278.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 920 6.4e-05 512 360 260 163840 25.4445 6.7081 38.2744 208.984 279.663 279.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1300 0.001024 2048 450 5220 14592 1.35469 190.701 52.1877 244.289 244.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 830 0.001024 2048 180 1220 14848 1.38445 45.5926 52.246 99.2674 99.3217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1110 0.000512 1024 70 840 36864 1.6593 38.785 52.3429 92.8307 92.8876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1330 0.000256 1024 200 740 69632 4.49322 3.41197 78.1151 104.669 190.799 190.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1310 0.000128 4096 220 3040 138496 23.0482 28.3348 2187.8 836.954 3076.22 3076.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 880 0.000512 2048 130 1840 33024 3.5767 120.118 104.61 228.361 228.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 920 6.4e-05 512 360 260 131072 26.2454 6.53539 21.094 198.285 252.404 252.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1300 0.001024 2048 450 5220 14336 1.35738 126.515 51.9558 179.874 179.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 830 0.001024 2048 180 1220 14592 1.35373 30.4499 52.0148 83.8819 83.9308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1110 0.000512 1024 70 840 36608 1.65069 26.2062 52.2216 80.1203 80.1776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1330 0.000256 1024 200 740 69632 4.49587 3.41325 53.1374 104.94 166.092 166.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1310 0.000128 4096 220 3040 138240 23.0564 28.3218 1468.75 837.136 2357.34 2357.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 880 0.000512 2048 130 1840 33216 3.5881 150.737 104.86 259.24 259.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 920 6.4e-05 512 360 260 147456 24.8141 6.53898 30.3338 198.05 259.983 260.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1300 0.001024 2048 450 5220 14592 1.35978 167.93 52.4449 221.778 221.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 830 0.001024 2048 180 1220 14784 1.38496 39.7033 52.2455 93.3773 93.4273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1110 0.000512 1024 70 840 36864 1.66707 33.8043 52.4793 87.9932 88.0499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1330 0.000256 1024 200 740 69120 4.48922 3.40787 67.6696 104.415 180.09 180.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1310 0.000128 4096 220 3040 138624 23.0451 28.3376 1914.04 837.345 2802.84 2802.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 880 0.000512 2048 130 1840 33024 3.59344 109.844 104.831 218.323 218.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 920 6.4e-05 512 360 260 147456 24.8083 6.54019 21.8684 198.134 251.599 251.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1300 0.001024 2048 450 5220 14208 1.34835 114.212 51.8713 167.477 167.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 830 0.001024 2048 180 1220 14592 1.38422 27.6808 52.2295 81.34 81.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1110 0.000512 1024 70 840 36480 1.65046 23.915 52.1585 77.7685 77.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1330 0.000256 1024 200 740 67584 4.47427 3.36966 47.2419 103.61 158.8 158.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1310 0.000128 4096 220 3040 137472 23.0502 28.3034 1326.09 834.027 2211.55 2211.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 880 0.000512 2048 130 1840 33200 3.58176 155.607 104.832 264.074 264.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 920 6.4e-05 512 360 260 153600 25.8645 6.63142 32.8202 206.29 271.852 272.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1300 0.001024 2048 450 5220 14600 1.36346 175.419 52.402 229.231 229.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 830 0.001024 2048 180 1220 14800 1.38662 41.4822 52.3087 95.2228 95.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1110 0.000512 1024 70 840 36800 1.66298 35.6284 52.3551 89.6924 89.7513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1330 0.000256 1024 200 740 69600 4.50272 3.41216 71.0267 104.462 183.514 183.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1310 0.000128 4096 220 3040 138800 23.1465 28.4022 1967.01 837.856 2856.5 2856.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 880 0.000512 2048 130 1840 32800 3.56157 116.166 104.396 224.178 224.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 920 6.4e-05 512 360 260 153600 25.8044 6.6312 23.766 206.619 263.066 263.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1300 0.001024 2048 450 5220 14400 1.36662 124.127 61.8004 187.34 187.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 830 0.001024 2048 180 1220 14400 1.37472 28.8812 64.2073 94.5075 94.5561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1110 0.000512 1024 70 840 36400 1.64685 25.4764 52.1324 79.2982 79.3554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1330 0.000256 1024 200 740 68800 4.45299 3.38285 49.767 103.757 161.465 161.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1310 0.000128 4096 220 3040 137600 23.0339 28.3461 1380.22 835.503 2267.18 2267.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 880 0.000512 2048 130 1824 33440 3.58515 117.248 104.983 225.87 225.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 920 6.4e-05 512 360 264 159744 25.8043 6.70544 41.8669 209.099 283.715 283.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1300 0.001024 2048 450 5208 14816 1.40858 128.327 52.6553 182.435 182.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 830 0.001024 2048 180 1224 15008 1.36627 30.1191 52.502 84.0301 84.0863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1110 0.000512 1024 70 840 37056 1.6679 25.3833 52.517 79.6112 79.6686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1330 0.000256 1024 200 744 69760 4.50566 3.41933 53.3073 104.97 166.313 166.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1310 0.000128 4096 220 3024 138944 23.0579 28.3342 1462.78 838.539 2352.78 2352.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 880 0.000512 2048 130 1824 33400 3.57696 123.614 104.884 232.127 232.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 920 6.4e-05 512 360 264 158720 26.0055 6.73094 27.3255 209.771 270.068 270.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1300 0.001024 2048 450 5208 14800 1.37206 136.183 52.615 190.213 190.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 830 0.001024 2048 180 1224 15000 1.3865 32.0245 52.4949 85.9493 85.9975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1110 0.000512 1024 70 840 37040 1.6687 27.0444 52.5027 81.2582 81.3147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1330 0.000256 1024 200 744 69760 4.52378 3.4304 55.5908 104.973 168.617 168.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1310 0.000128 4096 220 3024 138960 23.1808 28.3955 1540.63 838.49 2430.77 2430.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 880 0.000512 2048 130 1824 33408 3.59024 122.22 104.867 230.73 230.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 920 6.4e-05 512 360 264 153600 25.8027 6.62624 25.6251 206.22 264.523 264.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1300 0.001024 2048 450 5208 14784 1.36893 134.48 52.5628 188.457 188.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 830 0.001024 2048 180 1224 14976 1.37027 31.8656 52.4223 85.7199 85.7669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1110 0.000512 1024 70 840 37056 1.66912 27.0368 52.5022 81.2492 81.3038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1330 0.000256 1024 200 744 69696 4.50349 3.41606 55.0784 104.749 167.855 167.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1310 0.000128 4096 220 3024 139008 23.0824 28.375 1521.22 838.215 2410.97 2411.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 880 0.000512 2048 130 1824 33312 3.56966 84.7964 104.806 193.223 193.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 920 6.4e-05 512 360 264 147456 26.3052 6.9799 17.3671 206.377 257.266 257.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1300 0.001024 2048 450 5208 14688 1.35782 85.524 52.3673 139.293 139.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 830 0.001024 2048 180 1224 14880 1.3791 20.441 52.3226 74.1862 74.2318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1110 0.000512 1024 70 840 36960 1.6689 17.3793 52.4687 71.5607 71.6165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1330 0.000256 1024 200 744 69504 4.49773 3.40704 35.2723 104.872 148.151 148.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1310 0.000128 4096 220 3024 138816 23.0469 28.3402 976.881 838.45 1866.8 1866.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 880 0.000512 2048 130 1824 33376 3.56797 139.852 104.784 248.26 248.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 920 6.4e-05 512 360 264 157696 25.6382 6.65184 30.7436 206.876 270.151 270.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1300 0.001024 2048 450 5208 14784 1.36397 153.987 52.4772 207.875 207.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 830 0.001024 2048 180 1224 14952 1.38854 36.8763 52.3729 90.6813 90.7291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1110 0.000512 1024 70 840 37016 1.66694 31.4343 52.4527 85.5954 85.6515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1330 0.000256 1024 200 744 69664 4.51558 3.41584 63.514 104.745 176.295 176.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1310 0.000128 4096 220 3024 138880 23.1367 28.3921 1761.36 837.763 2650.73 2650.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 880 0.000512 2048 130 1824 33264 3.56557 94.5152 104.642 202.776 202.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 24 920 6.4e-05 512 360 264 143360 25.9708 6.56672 18.0159 202.122 252.923 253.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1300 0.001024 2048 450 5208 14672 1.36019 96.9851 52.329 150.72 150.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 830 0.001024 2048 180 1224 14896 1.37728 23.2061 52.3694 76.9964 77.0437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1110 0.000512 1024 70 840 36960 1.66912 19.8924 52.4557 74.0601 74.1171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1330 0.000256 1024 200 744 69440 4.5041 3.41606 40.1782 104.819 153.017 153.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1310 0.000128 4096 220 3024 138880 23.0752 28.4017 1106.9 838.101 1996.55 1996.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 880 0.000512 2048 130 1824 33408 3.58694 133.427 104.984 242.055 242.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 920 6.4e-05 512 360 264 155648 26.1077 6.7113 29.1901 209.124 271.382 271.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1300 0.001024 2048 450 5208 14784 1.36806 141.461 52.654 195.526 195.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 830 0.001024 2048 180 1224 14976 1.36819 35.5728 52.6295 89.6382 89.6862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1110 0.000512 1024 70 840 36992 1.66618 29.9649 52.4759 84.1477 84.2054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1330 0.000256 1024 200 744 69376 4.49299 3.40582 61.6679 104.675 174.345 174.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1310 0.000128 4096 220 3024 138880 23.0622 28.3398 1697.36 838.726 2587.57 2587.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 880 0.000512 2048 130 1824 33280 3.56685 94.7669 104.727 203.115 203.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 920 6.4e-05 512 360 264 147456 26.9172 6.70925 18.8557 208.991 261.711 261.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1300 0.001024 2048 450 5208 14720 1.36294 90.6261 52.5007 144.534 144.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 830 0.001024 2048 180 1224 14848 1.37354 23.0748 52.2831 76.7746 76.8204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1110 0.000512 1024 70 840 36864 1.6624 19.8083 52.3448 73.8585 73.9142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1330 0.000256 1024 200 744 69120 4.50666 3.41107 40.9162 104.673 153.606 153.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1310 0.000128 4096 220 3024 138496 23.0406 28.3361 1121.04 836.981 2009.48 2009.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 880 0.000512 2048 130 1824 33336 3.56966 146.444 105.751 255.818 255.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 920 6.4e-05 512 360 264 147456 26.0232 6.58467 30.2355 206.144 269.231 269.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1300 0.001024 2048 450 5208 14760 1.36246 164.333 52.9676 218.707 218.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 830 0.001024 2048 180 1224 14976 1.39443 39.638 52.9942 94.0689 94.1175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1110 0.000512 1024 70 840 37008 1.66707 33.3879 52.9755 88.0706 88.1268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1330 0.000256 1024 200 744 69696 4.52099 3.42426 67.7884 105.921 181.761 181.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1310 0.000128 4096 220 3024 138816 23.1057 28.3939 1859.43 845.93 2756.94 2757.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 880 0.000512 2048 130 1824 33264 3.56358 109.91 104.806 218.333 218.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 920 6.4e-05 512 360 264 129024 26.4438 6.54336 19.0273 198.165 250.426 250.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1300 0.001024 2048 450 5208 14688 1.36461 115.043 52.4936 168.948 169.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 830 0.001024 2048 180 1224 14832 1.38477 27.5661 52.3202 81.3188 81.3729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1110 0.000512 1024 70 840 36864 1.66509 23.5967 52.4065 77.7103 77.7703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1330 0.000256 1024 200 744 69120 4.50538 3.41629 47.5169 104.684 160.23 160.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1310 0.000128 4096 220 3024 138816 23.0927 28.3866 1302.88 838.724 2193.16 2193.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 880 0.000512 2048 130 1824 33360 3.57744 142.311 104.823 250.766 250.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 920 6.4e-05 512 360 264 153600 25.8001 6.62733 29.9498 206.241 268.861 269.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1300 0.001024 2048 450 5208 14720 1.35811 155.348 52.379 209.128 209.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 830 0.001024 2048 180 1224 14960 1.36765 37.4267 52.4639 91.3161 91.3639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1110 0.000512 1024 70 840 36960 1.66298 31.5727 52.4162 85.6953 85.7496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1330 0.000256 1024 200 744 69440 4.48803 3.40582 63.9608 104.535 176.492 176.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1310 0.000128 4096 220 3024 138880 23.0892 28.3946 1768.54 838.267 2658.37 2658.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 880 0.000512 2048 130 1824 33280 3.57411 105.288 104.908 213.825 213.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 920 6.4e-05 512 360 264 143360 26.7199 6.62093 20.5172 206.463 260.57 260.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1300 0.001024 2048 450 5208 14560 1.3569 111.09 52.2076 164.699 164.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 830 0.001024 2048 180 1224 14880 1.38291 26.7592 52.5033 80.6892 80.7388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1110 0.000512 1024 70 840 36800 1.66253 22.8788 52.3541 76.9373 76.9947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1330 0.000256 1024 200 744 69120 4.47158 3.39354 46.248 104.298 158.517 158.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1310 0.000128 4096 220 3024 138560 23.0266 28.3246 1261.37 837.606 2150.41 2150.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 880 0.000512 2048 130 1824 33312 3.57171 173.303 104.725 281.652 281.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 920 6.4e-05 512 360 264 147456 26.313 6.62064 37.2357 206.271 276.688 276.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1300 0.001024 2048 450 5208 14688 1.35578 200.134 52.3305 253.863 253.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 830 0.001024 2048 180 1224 14880 1.38234 47.8433 52.2801 101.549 101.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1110 0.000512 1024 70 840 36960 1.66762 40.8996 52.4324 95.0418 95.0989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1330 0.000256 1024 200 744 69504 4.49315 3.41344 82.9049 104.799 195.716 195.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1310 0.000128 4096 220 3024 138816 23.022 28.333 2260.39 837.856 3149.68 3149.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 880 0.000512 2048 130 1824 33216 3.57379 117.364 104.803 225.793 225.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 920 6.4e-05 512 360 264 122880 26.9444 6.53914 20.3586 198.198 252.283 252.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1300 0.001024 2048 450 5208 14592 1.35789 127.009 52.3691 180.778 180.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 830 0.001024 2048 180 1224 14784 1.38541 30.3938 52.3764 84.1981 84.2458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1110 0.000512 1024 70 840 36864 1.66707 26.2144 52.4689 80.3929 80.4509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1330 0.000256 1024 200 744 69120 4.48723 3.40582 52.7151 104.492 165.205 165.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1310 0.000128 4096 220 3024 138624 23.0379 28.3292 1452.74 837.958 2342.14 2342.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 880 0.000512 2048 130 1824 33300 3.57094 171.292 104.702 279.616 279.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 920 6.4e-05 512 360 264 153600 25.8384 6.6368 38.2016 206.226 277.154 277.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1300 0.001024 2048 450 5208 14700 1.35987 196.876 52.3733 250.653 250.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 830 0.001024 2048 180 1224 14900 1.38416 47.0347 52.3488 100.812 100.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1110 0.000512 1024 70 840 37000 1.6695 40.0343 52.4863 94.233 94.2887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1330 0.000256 1024 200 744 69600 4.53011 3.42221 81.3105 104.871 194.242 194.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1310 0.000128 4096 220 3024 138800 23.2148 28.4188 2229.92 837.387 3119.02 3119.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 880 0.000512 2048 130 1824 33200 3.57702 121.831 104.718 230.178 230.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 920 6.4e-05 512 360 264 153600 25.8316 6.62902 26.1411 206.324 265.174 265.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1300 0.001024 2048 450 5208 14600 1.36138 132.792 52.4676 186.664 186.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 830 0.001024 2048 180 1224 14800 1.38554 31.9604 52.4692 85.8563 85.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1110 0.000512 1024 70 840 36800 1.66093 27.1963 52.3634 81.2634 81.3204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1330 0.000256 1024 200 744 68800 4.51552 3.40992 54.7721 104.484 167.289 167.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1310 0.000128 4096 220 3024 138800 23.1465 28.3996 1512.74 838.168 2402.53 2402.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 880 0.000512 2048 130 1824 33264 3.5688 168.258 104.741 276.62 276.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 920 6.4e-05 512 360 264 143360 25.9519 6.56403 34.8487 202.305 269.913 270.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1300 0.001024 2048 450 5208 14672 1.35782 192.414 52.378 246.193 246.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 830 0.001024 2048 180 1224 14896 1.38227 46.1558 52.4178 99.9984 100.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1110 0.000512 1024 70 840 36960 1.66496 39.1428 52.5001 93.3504 93.4053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1330 0.000256 1024 200 744 69440 4.50579 3.42013 79.4125 104.92 192.362 192.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1310 0.000128 4096 220 3024 138880 23.0822 28.3813 2191.93 839.153 3082.63 3082.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 880 0.000512 2048 130 1824 33152 3.56966 116.436 104.737 224.797 224.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 920 6.4e-05 512 360 264 114688 26.6379 6.45078 18.8134 192.765 244.913 245.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1300 0.001024 2048 450 5208 14560 1.35616 125.966 52.3793 179.745 179.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 830 0.001024 2048 180 1224 14784 1.3865 30.4996 52.4473 84.376 84.4247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1110 0.000512 1024 70 840 36736 1.6632 26.0193 52.3533 80.0787 80.1362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1330 0.000256 1024 200 744 68096 4.46787 3.38125 52.0215 103.866 163.844 163.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1310 0.000128 4096 220 3024 138432 23.0195 28.332 1438.86 838.29 2328.58 2328.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 880 0.000512 2048 130 1824 33240 3.57581 161.52 104.686 269.837 269.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 920 6.4e-05 512 360 264 153600 25.8337 6.63206 36.4938 206.41 275.61 275.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1300 0.001024 2048 450 5208 14640 1.35987 186.185 52.3055 239.892 239.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 830 0.001024 2048 180 1224 14880 1.38442 44.8319 52.3935 98.6517 98.6996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1110 0.000512 1024 70 840 36960 1.66902 38.1151 52.508 92.3355 92.3894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1330 0.000256 1024 200 744 69120 4.51405 3.41731 77.0629 104.664 189.767 189.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1310 0.000128 4096 220 3024 138720 23.1219 28.3935 2110.92 838.167 3000.68 3000.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 880 0.000512 2048 130 1824 33120 3.57098 112.699 104.695 221.017 221.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 920 6.4e-05 512 360 264 153600 25.824 6.62614 23.9331 206.516 263.145 263.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1300 0.001024 2048 450 5208 14400 1.35987 118.702 52.0717 172.178 172.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 830 0.001024 2048 180 1224 14640 1.3791 28.4972 52.1172 82.0357 82.0836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1110 0.000512 1024 70 840 36720 1.66298 24.6073 52.3543 78.6694 78.7333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1330 0.000256 1024 200 744 69120 4.51482 3.41494 50.3066 104.835 163.179 163.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1310 0.000128 4096 220 3024 138720 23.0916 28.3768 1362.16 838.91 2252.62 2252.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 880 0.000512 2048 130 1824 33280 3.57392 155.924 104.804 264.356 264.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 920 6.4e-05 512 360 264 147456 26.9059 6.70842 33.6573 209.146 276.656 276.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1300 0.001024 2048 450 5208 14720 1.36192 179.044 52.5416 232.99 233.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 830 0.001024 2048 180 1224 14848 1.38256 42.875 52.3226 96.6248 96.6707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1110 0.000512 1024 70 840 36864 1.66224 36.4524 52.4695 90.6258 90.6848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1330 0.000256 1024 200 744 69120 4.50442 3.40992 73.4729 104.749 186.238 186.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1310 0.000128 4096 220 3024 138496 23.0531 28.3316 2017.23 837.606 2906.3 2906.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 880 0.000512 2048 130 1824 33024 3.56144 111.408 104.381 219.4 219.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 920 6.4e-05 512 360 264 131072 26.2415 6.53949 20.3523 198.088 251.461 251.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1300 0.001024 2048 450 5208 14592 1.36602 117.166 52.4976 171.072 171.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 830 0.001024 2048 180 1224 14592 1.38064 27.9674 51.9386 81.3293 81.3753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1110 0.000512 1024 70 840 36608 1.64864 24.5248 52.1712 78.3866 78.4437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1330 0.000256 1024 200 744 68608 4.51939 3.40755 49.3916 104.84 162.263 162.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1310 0.000128 4096 220 3024 138240 23.046 28.3177 1362.52 836.296 2250.26 2250.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 880 0.000512 2048 130 1825 33440 3.59014 129.901 104.906 238.451 238.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 920 6.4e-05 512 360 275 151552 26.5006 6.70918 45.5683 208.925 287.94 288.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1300 0.001024 2048 450 5225 14784 1.36806 145.927 52.5501 199.888 199.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 830 0.001024 2048 180 1225 15008 1.36602 34.2683 52.4712 88.1477 88.2024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1110 0.000512 1024 70 825 37088 1.66912 28.4426 52.4743 82.6303 82.6862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1330 0.000256 1024 200 750 69760 4.50419 3.41606 59.5313 104.886 172.443 172.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1310 0.000128 4096 220 3025 138880 23.0613 28.3384 1648.92 837.853 2538.25 2538.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 880 0.000512 2048 130 1825 33400 3.5808 119.065 104.907 227.606 227.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 920 6.4e-05 512 360 275 153600 26.5145 6.73382 25.6285 209.846 268.966 269.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1300 0.001024 2048 450 5225 14760 1.36954 131.479 52.5821 185.474 185.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 830 0.001024 2048 180 1225 15000 1.38902 30.7572 52.5132 84.7032 84.7499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1110 0.000512 1024 70 825 37080 1.66771 25.5652 52.5191 79.7956 79.8504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1330 0.000256 1024 200 750 69760 4.52038 3.42531 53.1787 104.99 166.214 166.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1310 0.000128 4096 220 3025 138880 23.2004 28.3914 1483.03 838.606 2373.31 2373.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 880 0.000512 2048 130 1825 33360 3.58278 83.9859 104.814 192.433 192.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 920 6.4e-05 512 360 275 143360 26.8169 6.62733 36.1456 206.203 276.031 276.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1300 0.001024 2048 450 5225 14720 1.36397 84.3771 52.4132 138.197 138.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 830 0.001024 2048 180 1225 14960 1.36483 20.055 52.4642 73.9274 73.9838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1110 0.000512 1024 70 825 37040 1.67082 16.6634 52.4677 70.8428 70.8977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1330 0.000256 1024 200 750 69440 4.4952 3.40867 34.5123 104.516 147.034 147.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1310 0.000128 4096 220 3025 138880 23.107 28.3791 956.024 838.059 1845.64 1845.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 880 0.000512 2048 130 1825 33408 3.59053 126.37 104.878 234.891 234.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 920 6.4e-05 512 360 275 147456 26.337 6.62733 25.6509 206.224 265.09 265.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1300 0.001024 2048 450 5225 14784 1.37094 139.227 52.6155 193.262 193.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 830 0.001024 2048 180 1225 14976 1.37011 32.921 52.4303 86.7839 86.8299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1110 0.000512 1024 70 825 37056 1.66707 27.3354 52.4639 81.5093 81.5677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1330 0.000256 1024 200 750 69696 4.50832 3.41274 56.7839 104.76 169.572 169.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1310 0.000128 4096 220 3025 138912 23.0967 28.3832 1579.51 838.224 2469.29 2469.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 880 0.000512 2048 130 1825 33312 3.58566 90.6977 104.745 199.079 199.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 920 6.4e-05 512 360 275 147456 26.3063 6.62118 17.9968 206.253 257.421 257.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1300 0.001024 2048 450 5225 14688 1.35578 88.9152 52.3835 142.695 142.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 830 0.001024 2048 180 1225 14880 1.37702 21.0801 52.3 74.8005 74.8469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1110 0.000512 1024 70 825 36960 1.66502 17.5412 52.3918 71.6395 71.6967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1330 0.000256 1024 200 750 69504 4.49536 3.73946 36.4432 104.813 149.59 149.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1310 0.000128 4096 220 3025 138816 23.0378 28.332 1017.32 837.945 1906.71 1906.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 880 0.000512 2048 130 1825 33376 3.57786 133.761 104.88 242.273 242.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 920 6.4e-05 512 360 275 150528 26.2837 6.65229 28.4307 207.049 268.656 268.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1300 0.001024 2048 450 5225 14728 1.36042 147.963 52.5249 201.889 201.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 830 0.001024 2048 180 1225 14952 1.3865 35.6635 52.4304 89.5212 89.5665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1110 0.000512 1024 70 825 37072 1.67277 29.471 52.5242 83.7101 83.7709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1330 0.000256 1024 200 750 69664 4.51613 3.41987 60.837 104.831 173.713 173.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1310 0.000128 4096 220 3025 138880 23.1384 28.3813 1694.87 838.531 2585 2585.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 880 0.000512 2048 130 1825 33264 3.57446 92.7753 104.625 201.029 201.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 25 920 6.4e-05 512 360 275 143360 25.9651 6.56384 17.5148 202.127 252.418 252.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1300 0.001024 2048 450 5225 14672 1.35782 93.6796 52.3639 147.443 147.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 830 0.001024 2048 180 1225 14896 1.37766 22.369 52.3716 76.1608 76.2091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1110 0.000512 1024 70 825 36960 1.66787 18.6969 52.3953 72.8037 72.8617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1330 0.000256 1024 200 750 69440 4.50451 3.41171 38.6863 104.799 151.503 151.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1310 0.000128 4096 220 3025 138880 23.081 28.3867 1068.23 837.93 1957.71 1957.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 880 0.000512 2048 130 1825 33408 3.59155 137.304 104.993 245.941 246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 920 6.4e-05 512 360 275 147456 26.9172 6.70733 28.7246 209.127 271.719 271.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1300 0.001024 2048 450 5225 14720 1.35942 146.791 52.529 200.722 200.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 830 0.001024 2048 180 1225 14976 1.37011 37.0893 52.5169 91.0379 91.0867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1110 0.000512 1024 70 825 37056 1.66707 30.7748 52.5134 84.9964 85.0534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1330 0.000256 1024 200 750 69376 4.4975 3.40787 63.8429 104.673 176.528 176.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1310 0.000128 4096 220 3025 138880 23.0551 28.3513 1753.13 838.718 2643.33 2643.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 880 0.000512 2048 130 1825 33280 3.58195 96.7516 104.734 205.119 205.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 920 6.4e-05 512 360 275 147456 26.9178 6.70749 19.6009 208.985 262.452 262.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1300 0.001024 2048 450 5225 14592 1.35578 93.2659 52.1974 146.86 146.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 830 0.001024 2048 180 1225 14848 1.37661 24.0806 52.2908 77.7931 77.8404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1110 0.000512 1024 70 825 36992 1.66701 20.3276 52.4759 74.5136 74.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1330 0.000256 1024 200 750 69120 4.50938 3.41402 42.489 104.67 155.188 155.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1310 0.000128 4096 220 3025 138496 23.0541 28.3357 1160.83 836.982 2049.27 2049.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 880 0.000512 2048 130 1825 33336 3.58016 148.877 104.733 257.241 257.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 920 6.4e-05 512 360 275 147456 26.0302 6.5832 30.519 204.151 267.527 267.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1300 0.001024 2048 450 5225 14760 1.36358 164.76 52.4986 218.666 218.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 830 0.001024 2048 180 1225 14976 1.3887 39.4643 52.4893 93.3844 93.4318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1110 0.000512 1024 70 825 37008 1.66874 32.7455 52.4175 86.8742 86.9303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1330 0.000256 1024 200 750 69696 4.52218 3.42736 67.497 104.899 180.45 180.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1310 0.000128 4096 220 3025 138816 23.1055 28.3873 1856.13 837.716 2745.42 2745.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 880 0.000512 2048 130 1825 33264 3.5776 110.844 104.704 219.178 219.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 920 6.4e-05 512 360 275 129024 26.4494 6.53722 19.6854 197.97 250.885 251.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1300 0.001024 2048 450 5225 14688 1.36554 118.434 52.4848 172.328 172.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 830 0.001024 2048 180 1225 14832 1.37914 28.243 52.2796 81.947 81.9947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1110 0.000512 1024 70 825 36864 1.66221 23.7691 52.3058 77.7789 77.8363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1330 0.000256 1024 200 750 69120 4.5063 3.41232 48.4747 104.585 161.084 161.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1310 0.000128 4096 220 3025 138816 23.0884 28.3771 1327.82 837.898 2217.26 2217.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 880 0.000512 2048 130 1825 33360 3.58035 144.257 104.822 252.713 252.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 920 6.4e-05 512 360 275 143360 26.7381 7.86512 28.9092 206.211 269.972 270.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1300 0.001024 2048 450 5225 14720 1.36192 160.056 52.4139 213.878 213.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 830 0.001024 2048 180 1225 14960 1.38931 38.3521 52.4664 92.2499 92.2993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1110 0.000512 1024 70 825 37040 1.66755 31.916 52.4704 86.0986 86.1548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1330 0.000256 1024 200 750 69440 4.4928 3.40784 65.8071 104.518 178.33 178.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1310 0.000128 4096 220 3025 138880 23.0892 28.3749 1807.11 838.105 2696.76 2696.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 880 0.000512 2048 130 1825 33280 3.584 107.265 104.819 215.72 215.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 920 6.4e-05 512 360 275 143360 26.7331 6.61526 20.8556 206.264 260.724 260.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1300 0.001024 2048 450 5225 14560 1.35578 111.853 52.2032 165.453 165.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 830 0.001024 2048 180 1225 14880 1.38445 27.1337 52.4656 81.0291 81.0775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1110 0.000512 1024 70 825 36960 1.66557 22.7118 52.4713 76.8929 76.9516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1330 0.000256 1024 200 750 69120 4.47366 3.39584 46.3827 104.198 158.56 158.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1310 0.000128 4096 220 3025 138560 23.0323 28.3471 1268.76 836.797 2157.01 2157.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 880 0.000512 2048 130 1825 33312 3.57987 171.187 104.729 279.548 279.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 920 6.4e-05 512 360 275 147456 26.2799 6.61574 36.696 206.211 276.047 276.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1300 0.001024 2048 450 5225 14688 1.35936 195.562 52.3713 249.336 249.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 830 0.001024 2048 180 1225 14880 1.38294 46.3987 52.2895 100.114 100.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1110 0.000512 1024 70 825 36960 1.66502 38.8996 52.383 92.991 93.0472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1330 0.000256 1024 200 750 69504 4.49594 3.40787 80.3104 104.791 193.109 193.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1310 0.000128 4096 220 3025 138816 23.0223 28.3417 2205.72 837.801 3094.97 3095.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 880 0.000512 2048 130 1825 33216 3.58141 119.294 104.805 227.735 227.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 920 6.4e-05 512 360 275 122880 26.9282 6.54144 20.6424 198.239 252.598 252.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1300 0.001024 2048 450 5225 14592 1.35782 130.079 52.4093 183.89 183.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 830 0.001024 2048 180 1225 14784 1.38234 31.127 52.4093 84.9609 85.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1110 0.000512 1024 70 825 36864 1.66579 26.1538 52.4186 80.2809 80.3388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1330 0.000256 1024 200 750 69120 4.49104 3.40362 53.8666 104.48 166.351 166.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1310 0.000128 4096 220 3025 138624 23.0381 28.3565 1477.71 837.912 2367.09 2367.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 880 0.000512 2048 130 1825 33300 3.57843 170.669 104.7 279.001 279.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 920 6.4e-05 512 360 275 140800 27.0473 6.63552 35.0402 206.204 275.175 275.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1300 0.001024 2048 450 5225 14700 1.36224 195.026 52.4088 248.844 248.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 830 0.001024 2048 180 1225 14900 1.38512 46.5253 52.355 100.309 100.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1110 0.000512 1024 70 825 37000 1.66502 38.8239 52.4394 92.9736 93.0306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1330 0.000256 1024 200 750 69600 4.53133 3.42013 80.2958 104.858 193.217 193.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1310 0.000128 4096 220 3025 138600 23.2148 28.416 2213.73 837.25 3102.7 3102.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 880 0.000512 2048 130 1825 33200 3.57587 120.305 104.731 228.665 228.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 920 6.4e-05 512 360 275 128000 28.2292 6.63142 21.7628 206.319 263.185 263.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1300 0.001024 2048 450 5225 14600 1.3623 130.986 52.4236 184.819 184.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 830 0.001024 2048 180 1225 14800 1.38704 31.3969 52.4793 85.3062 85.3506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1110 0.000512 1024 70 825 36800 1.66 26.1041 52.315 80.1238 80.1792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1330 0.000256 1024 200 750 68800 4.51283 3.41309 53.752 104.479 166.262 166.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1310 0.000128 4096 220 3025 138400 23.1492 28.3922 1485.94 838.005 2375.56 2375.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 880 0.000512 2048 130 1825 33264 3.57398 163.613 104.664 271.905 271.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 920 6.4e-05 512 360 275 143360 25.9642 6.56998 34.3088 202.146 269.231 269.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1300 0.001024 2048 450 5225 14672 1.35958 188.813 52.3813 242.596 242.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 830 0.001024 2048 180 1225 14896 1.3855 45.3018 52.3931 99.1213 99.1709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1110 0.000512 1024 70 825 36960 1.66534 37.7969 52.414 91.9183 91.9749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1330 0.000256 1024 200 750 69440 4.5071 3.41437 78.0524 104.842 190.921 191.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1310 0.000128 4096 220 3025 138880 23.0776 28.3869 2137.87 838.238 3027.64 3027.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 880 0.000512 2048 130 1825 33152 3.57453 113.283 104.725 221.635 221.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 920 6.4e-05 512 360 275 114688 26.6276 6.43491 18.6236 192.722 244.651 244.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1300 0.001024 2048 450 5225 14560 1.36051 123.304 52.4065 177.115 177.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 830 0.001024 2048 180 1225 14784 1.38253 29.6284 52.4197 83.4751 83.5261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1110 0.000512 1024 70 825 36736 1.6551 24.7688 52.2926 78.7594 78.8152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1330 0.000256 1024 200 750 68096 4.47283 3.38173 50.7068 103.843 162.511 162.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1310 0.000128 4096 220 3025 138432 23.0236 28.342 1399.16 838.143 2288.75 2288.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 880 0.000512 2048 130 1825 33240 3.57194 159.186 104.681 267.49 267.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 920 6.4e-05 512 360 275 138240 27.2588 6.63261 32.4866 206.387 273.009 273.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1300 0.001024 2048 450 5225 14640 1.35683 182.356 52.3465 236.103 236.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 830 0.001024 2048 180 1225 14880 1.38371 43.79 52.398 97.613 97.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1110 0.000512 1024 70 825 36960 1.66707 36.6594 52.4532 90.8195 90.8772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1330 0.000256 1024 200 750 69120 4.51718 3.41197 75.464 104.646 188.145 188.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1310 0.000128 4096 220 3025 138720 23.1363 28.3853 2067.98 838.047 2957.62 2957.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 880 0.000512 2048 130 1825 33120 3.5737 110.172 104.678 218.478 218.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 920 6.4e-05 512 360 275 122880 28.5915 6.62806 19.4556 206.465 261.387 261.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1300 0.001024 2048 450 5225 14400 1.35168 117.518 52.1256 171.039 171.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 830 0.001024 2048 180 1225 14640 1.37494 28.2051 52.1261 81.7505 81.8012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1110 0.000512 1024 70 825 36720 1.6561 24.2881 52.2916 78.2766 78.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1330 0.000256 1024 200 750 69120 4.51597 3.4119 50.306 104.81 163.149 163.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1310 0.000128 4096 220 3025 138720 23.0721 28.3709 1372.1 838.685 2262.31 2262.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 880 0.000512 2048 130 1825 33280 3.5817 155.003 104.841 263.477 263.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 920 6.4e-05 512 360 275 147456 26.9178 6.70925 33.2152 209.192 276.276 276.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1300 0.001024 2048 450 5225 14592 1.35366 174.499 52.2486 228.145 228.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 830 0.001024 2048 180 1225 14848 1.38656 41.7526 52.3416 95.5269 95.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1110 0.000512 1024 70 825 36992 1.66592 35.0791 52.5213 89.311 89.3666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1330 0.000256 1024 200 750 69120 4.50752 3.40582 71.9376 104.771 184.726 184.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1310 0.000128 4096 220 3025 138496 23.0729 28.3363 1979.52 837.76 2868.76 2868.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 880 0.000512 2048 130 1825 33024 3.56352 113.936 104.385 221.941 221.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 920 6.4e-05 512 360 275 131072 26.2576 6.53722 21.067 198.091 252.196 252.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1300 0.001024 2048 450 5225 14336 1.3465 117.701 51.8553 170.947 171.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 830 0.001024 2048 180 1225 14592 1.37514 28.8686 51.9479 82.2357 82.2866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1110 0.000512 1024 70 825 36864 1.66579 24.7375 52.4684 78.916 78.9729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1330 0.000256 1024 200 750 68608 4.51866 3.41402 50.3861 104.842 163.272 163.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1310 0.000128 4096 220 3025 138240 23.0534 28.3079 1405.95 836.344 2293.73 2293.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 880 0.000512 2048 130 1824 33440 3.584 115.934 104.984 224.553 224.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 920 6.4e-05 512 360 288 143360 27.3328 6.71139 38.5142 209.099 281.903 282.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1300 0.001024 2048 450 5216 14784 1.36682 127.906 52.5827 181.9 181.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 830 0.001024 2048 180 1216 15040 1.3673 29.8577 52.5099 83.7951 83.8492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1110 0.000512 1024 70 832 37088 1.67114 25.1397 52.5369 79.3903 79.4455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1330 0.000256 1024 200 736 70016 4.49792 3.4169 51.5284 104.969 164.516 164.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1310 0.000128 4096 220 3040 138944 23.0687 28.3283 1449.25 838.577 2339.3 2339.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 880 0.000512 2048 130 1824 33408 3.58397 81.3399 104.981 189.958 190.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 920 6.4e-05 512 360 288 139264 27.7176 6.70925 41.8508 209.121 285.64 285.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1300 0.001024 2048 450 5216 14720 1.38432 82.3933 52.4363 136.259 136.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 830 0.001024 2048 180 1216 14976 1.36435 19.4809 52.4268 73.3153 73.3697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1110 0.000512 1024 70 832 37056 1.66704 16.4454 52.5355 70.6912 70.7461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1330 0.000256 1024 200 736 69632 4.4888 3.40794 34.2652 104.669 146.933 147.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1310 0.000128 4096 220 3040 138880 23.0919 28.3498 931.248 838.754 1821.52 1821.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 880 0.000512 2048 130 1824 33400 3.57872 119.21 104.884 227.726 227.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 32 920 6.4e-05 512 360 288 143360 27.4598 6.73552 25.7817 209.772 269.99 270.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1300 0.001024 2048 450 5216 14800 1.36899 130.826 52.6356 184.874 184.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 830 0.001024 2048 180 1216 15040 1.39629 30.7856 52.5273 84.753 84.7995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1110 0.000512 1024 70 832 37080 1.66912 25.8486 52.5312 80.0932 80.1478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1330 0.000256 1024 200 736 70080 4.52054 3.4263 52.9488 104.97 165.965 166.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1310 0.000128 4096 220 3040 138960 23.1772 28.3917 1482.05 838.496 2372.19 2372.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 880 0.000512 2048 130 1824 33360 3.57782 84.0121 104.861 192.502 192.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 920 6.4e-05 512 360 288 133120 27.7615 6.62528 35.6767 206.216 276.521 276.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1300 0.001024 2048 450 5216 14720 1.37139 83.1859 52.3988 137 137.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 830 0.001024 2048 180 1216 14960 1.36304 19.6948 52.3811 73.4784 73.5355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1110 0.000512 1024 70 832 37040 1.67331 16.6356 52.4974 70.8482 70.9038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1330 0.000256 1024 200 736 69760 4.48125 3.40992 33.8742 104.519 146.393 146.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1310 0.000128 4096 220 3040 138880 23.0911 28.3764 949.682 838.107 1839.33 1839.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 880 0.000512 2048 130 1824 33408 3.59014 129.442 104.868 237.954 238.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 920 6.4e-05 512 360 288 135168 27.4591 6.62842 25.8731 206.268 266.473 266.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1300 0.001024 2048 450 5216 14784 1.36602 140.507 52.5824 194.499 194.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 830 0.001024 2048 180 1216 15024 1.39235 33.5468 52.5702 87.5532 87.6034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1110 0.000512 1024 70 832 37056 1.66797 28.1702 52.4759 82.3597 82.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1330 0.000256 1024 200 736 69888 4.49638 3.41235 57.5706 104.75 170.337 170.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1310 0.000128 4096 220 3040 139008 23.0952 28.3976 1602.44 838.213 2492.22 2492.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 880 0.000512 2048 130 1824 33312 3.58022 88.5268 104.835 196.995 197.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 32 920 6.4e-05 512 360 288 135168 27.4373 6.61523 18.2137 206.421 258.923 259.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1300 0.001024 2048 450 5216 14688 1.36275 90.2484 52.4004 144.055 144.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 830 0.001024 2048 180 1216 14976 1.38445 21.6484 52.5148 75.5891 75.6377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1110 0.000512 1024 70 832 36960 1.67114 18.2948 52.4572 72.4652 72.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1330 0.000256 1024 200 736 69888 4.49126 3.40893 37.3038 104.901 150.202 150.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1310 0.000128 4096 220 3040 138816 23.0298 28.3354 1024.14 838.627 1914.21 1914.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 880 0.000512 2048 130 1824 33376 3.57472 124.781 104.88 233.286 233.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 920 6.4e-05 512 360 288 136192 27.5228 6.64976 25.7345 207.098 267.253 267.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1300 0.001024 2048 450 5216 14784 1.37216 139.559 52.6501 193.623 193.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 830 0.001024 2048 180 1216 15008 1.38534 33.0342 52.4891 86.9502 86.9974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1110 0.000512 1024 70 832 37016 1.66525 27.9163 52.4746 82.0973 82.1516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1330 0.000256 1024 200 736 69888 4.50688 3.42166 56.9404 104.833 169.807 169.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1310 0.000128 4096 220 3040 138880 23.1485 28.3915 1575.05 838.503 2465.16 2465.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 880 0.000512 2048 130 1824 33264 3.56762 86.9206 104.622 195.162 195.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 920 6.4e-05 512 360 288 129024 27.2323 6.56656 16.0484 202.089 252.179 252.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1300 0.001024 2048 450 5216 14672 1.35782 87.965 52.3379 141.702 141.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 830 0.001024 2048 180 1216 14896 1.37699 20.9584 52.2866 74.6628 74.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1110 0.000512 1024 70 832 36960 1.6855 17.7644 52.4208 71.9127 71.9706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1330 0.000256 1024 200 736 69888 4.50394 3.41402 36.2972 104.804 149.124 149.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1310 0.000128 4096 220 3040 138880 23.088 28.3777 1007.67 837.96 1897.16 1897.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 880 0.000512 2048 130 1824 33264 3.57648 76.075 104.801 184.504 184.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 32 920 6.4e-05 512 360 288 129024 27.2641 6.58061 14.6064 202.178 250.868 251.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1300 0.001024 2048 450 5216 14616 1.35782 71.9473 52.3577 125.706 125.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 830 0.001024 2048 180 1216 14784 1.37626 17.2295 52.1578 70.8055 70.8529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1110 0.000512 1024 70 832 36792 1.66054 14.6181 52.3149 68.6343 68.6917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1330 0.000256 1024 200 736 69888 4.52189 3.42426 30.0531 104.905 143.01 143.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1310 0.000128 4096 220 3040 138432 23.132 28.3832 823.652 837.34 1712.58 1712.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 880 0.000512 2048 130 1824 33408 3.58662 127.45 104.991 236.079 236.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 920 6.4e-05 512 360 288 139264 27.6315 6.7113 26.569 209.143 270.299 270.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1300 0.001024 2048 450 5216 14720 1.36176 133.413 52.4847 187.304 187.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 830 0.001024 2048 180 1216 14976 1.38749 33.0862 52.5401 87.0604 87.1096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1110 0.000512 1024 70 832 37056 1.66912 28.0393 52.5457 82.2983 82.3583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1330 0.000256 1024 200 736 69632 4.49126 3.408 57.4771 104.683 170.166 170.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1310 0.000128 4096 220 3040 138880 23.0771 28.3464 1596.1 838.843 2486.45 2486.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 880 0.000512 2048 130 1824 33280 3.57171 91.0725 104.818 199.519 199.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 920 6.4e-05 512 360 288 131072 28.4501 6.7055 17.333 209.187 261.917 262.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1300 0.001024 2048 450 5216 14592 1.35462 84.8382 52.2256 138.464 138.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 830 0.001024 2048 180 1216 14848 1.37245 21.8116 52.2547 75.4806 75.5279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1110 0.000512 1024 70 832 36992 1.67133 18.6368 52.5434 72.8951 72.9498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1330 0.000256 1024 200 736 69632 4.5016 3.41238 38.7197 104.765 151.503 151.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1310 0.000128 4096 220 3040 138496 23.0502 28.3527 1075.17 837.759 1964.41 1964.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 880 0.000512 2048 130 1824 33216 3.57245 80.0223 104.783 188.431 188.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 920 6.4e-05 512 360 288 122880 26.9477 6.54131 13.7396 198.084 245.554 245.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1300 0.001024 2048 450 5216 14592 1.36544 71.0083 52.3618 124.78 124.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 830 0.001024 2048 180 1216 14784 1.37731 18.425 52.215 72.0572 72.1066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1110 0.000512 1024 70 832 36864 1.66723 15.657 52.4467 69.8138 69.8712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1330 0.000256 1024 200 736 69120 4.48922 3.40605 32.2339 104.426 144.662 144.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1310 0.000128 4096 220 3040 138624 23.0139 28.346 890.156 837.459 1779.05 1779.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 880 0.000512 2048 130 1824 33336 3.57098 173.537 104.81 281.971 282.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 920 6.4e-05 512 360 288 129024 27.7979 6.58022 35.1899 204.364 274.178 274.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1300 0.001024 2048 450 5216 14760 1.36384 202.188 52.5255 256.122 256.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 830 0.001024 2048 180 1216 14976 1.3871 48.0992 52.4455 101.976 102.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1110 0.000512 1024 70 832 37008 1.66912 40.63 52.4828 94.8245 94.8797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1330 0.000256 1024 200 736 69984 4.51958 3.42426 82.9258 104.982 195.958 196.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1310 0.000128 4096 220 3040 138816 23.1155 28.3907 2270.63 838.416 3160.63 3160.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 880 0.000512 2048 130 1824 33264 3.56797 116.259 104.802 224.68 224.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 920 6.4e-05 512 360 288 110592 28.1008 6.54317 19.8536 198.159 252.895 253.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1300 0.001024 2048 450 5216 14688 1.36234 125.841 52.515 179.763 179.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 830 0.001024 2048 180 1216 14832 1.3783 30.1349 52.2905 83.8461 83.8959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1110 0.000512 1024 70 832 36864 1.65888 25.7017 52.3816 79.783 79.8399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1330 0.000256 1024 200 736 69696 4.48794 3.41174 52.2457 104.683 164.931 165.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1310 0.000128 4096 220 3040 138816 23.071 28.3803 1446.34 838.702 2336.57 2336.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 880 0.000512 2048 130 1824 33048 3.5577 100.081 104.319 208.011 208.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 920 6.4e-05 512 360 288 110592 29.4054 6.58022 16.5135 204.217 256.962 257.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1300 0.001024 2048 450 5216 14472 1.35373 102.337 52.0815 155.816 155.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 830 0.001024 2048 180 1216 14688 1.37072 24.404 52.0059 77.8223 77.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1110 0.000512 1024 70 832 36720 1.65478 20.969 52.2368 74.9026 74.9609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1330 0.000256 1024 200 736 69120 4.5207 3.41994 42.4634 104.687 155.193 155.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1310 0.000128 4096 220 3040 138672 23.1076 28.3888 1180.99 837.618 2070.18 2070.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 880 0.000512 2048 130 1824 33360 3.57539 163.692 104.898 272.217 272.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 920 6.4e-05 512 360 288 133120 27.6924 6.62627 34.2069 206.386 275.155 275.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1300 0.001024 2048 450 5216 14720 1.35872 187.507 52.4864 241.395 241.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 830 0.001024 2048 180 1216 14960 1.3824 44.4458 52.4214 98.2937 98.3406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1110 0.000512 1024 70 832 37040 1.67219 37.6488 52.5353 91.897 91.9532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1330 0.000256 1024 200 736 69760 4.47936 3.41002 76.5074 104.611 189.117 189.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1310 0.000128 4096 220 3040 138880 23.0835 28.3875 2126.43 838.82 3016.8 3016.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 880 0.000512 2048 130 1824 33280 3.57437 116.459 104.81 224.894 224.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 920 6.4e-05 512 360 288 122880 28.5428 6.61802 21.651 206.259 263.311 263.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1300 0.001024 2048 450 5216 14560 1.35715 125.536 52.1728 179.107 179.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 830 0.001024 2048 180 1216 14880 1.38554 30.1274 52.4863 84.0421 84.0929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1110 0.000512 1024 70 832 36960 1.66925 25.385 52.4919 79.5891 79.6439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1330 0.000256 1024 200 736 69120 4.47098 3.39558 51.3914 104.191 163.554 163.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1310 0.000128 4096 220 3040 138560 23.0302 28.3279 1435.6 836.774 2323.81 2323.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 880 0.000512 2048 130 1824 33120 3.56986 98.1476 104.682 206.454 206.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 920 6.4e-05 512 360 288 122880 28.5951 6.62938 18.3446 206.488 260.303 260.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1300 0.001024 2048 450 5216 14400 1.35168 103.839 52.0048 157.239 157.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 830 0.001024 2048 180 1216 14640 1.36928 24.7086 51.9921 78.1108 78.1599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1110 0.000512 1024 70 832 36720 1.65888 21.1354 52.3166 75.1543 75.2118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1330 0.000256 1024 200 736 69120 4.51165 3.41286 43.1778 104.822 156.03 156.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1310 0.000128 4096 220 3040 138720 23.0692 28.3815 1206.72 838.786 2097.03 2097.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 880 0.000512 2048 130 1824 33312 3.57581 154.462 104.725 262.814 262.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 920 6.4e-05 512 360 288 135168 27.4418 6.61411 33.0297 206.268 273.597 273.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1300 0.001024 2048 450 5216 14688 1.36387 177.56 52.3491 231.32 231.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 830 0.001024 2048 180 1216 14976 1.3881 42.459 52.4624 96.3533 96.4029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1110 0.000512 1024 70 832 36960 1.66707 35.9219 52.4062 90.0388 90.0963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1330 0.000256 1024 200 736 69888 4.48813 3.41123 73.1715 104.798 185.974 186.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1310 0.000128 4096 220 3040 138816 23.0215 28.3382 2010.47 837.848 2899.75 2899.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 880 0.000512 2048 130 1824 33216 3.57174 108.38 104.725 216.73 216.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 920 6.4e-05 512 360 288 122880 26.9365 6.53926 19.8465 198.055 251.614 251.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1300 0.001024 2048 450 5216 14592 1.36102 114.748 52.3496 168.5 168.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 830 0.001024 2048 180 1216 14784 1.37459 27.5812 52.2039 81.203 81.2516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1110 0.000512 1024 70 832 36864 1.66662 23.516 52.4087 77.6342 77.6911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1330 0.000256 1024 200 736 69120 4.50038 3.40787 47.164 104.413 159.589 159.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1310 0.000128 4096 220 3040 138624 23.0287 28.333 1301.1 837.478 2190.01 2190.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 880 0.000512 2048 130 1824 33120 3.57155 97.8105 104.802 206.236 206.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 920 6.4e-05 512 360 288 110592 28.1102 6.53894 15.8877 198.258 249.039 249.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1300 0.001024 2048 450 5216 14400 1.3519 98.7034 52.1287 152.226 152.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 830 0.001024 2048 180 1216 14688 1.37626 23.7281 52.2428 77.3915 77.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1110 0.000512 1024 70 832 36576 1.64925 20.148 52.1839 74.0251 74.0823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1330 0.000256 1024 200 736 69120 4.4615 3.38464 41.1027 104.104 153.16 153.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1310 0.000128 4096 220 3040 138240 23.0078 28.326 1131.6 836.443 2019.46 2019.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 880 0.000512 2048 130 1824 33300 3.57725 155.088 104.683 263.399 263.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 920 6.4e-05 512 360 288 128000 28.2167 6.63757 30.9424 206.185 272.228 272.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1300 0.001024 2048 450 5216 14700 1.36365 175.326 52.3836 229.117 229.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 830 0.001024 2048 180 1216 14900 1.38854 41.6561 52.2575 95.3445 95.3907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1110 0.000512 1024 70 832 37000 1.66733 35.3229 52.4512 89.485 89.5406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1330 0.000256 1024 200 736 70000 4.51661 3.41946 72.2059 104.843 185.092 185.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1310 0.000128 4096 220 3040 138800 23.2141 28.4219 1987.29 837.222 2876.23 2876.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 880 0.000512 2048 130 1824 33200 3.57171 110.955 104.718 219.298 219.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 920 6.4e-05 512 360 288 128000 28.2209 6.63421 21.6994 206.323 263.127 263.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1300 0.001024 2048 450 5216 14600 1.36397 120.517 52.5335 174.459 174.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 830 0.001024 2048 180 1216 14800 1.39888 28.9071 52.3428 82.6985 82.7485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1110 0.000512 1024 70 832 36800 1.65894 24.4654 52.3405 78.506 78.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1330 0.000256 1024 200 736 69600 4.5055 3.4136 50.059 104.479 162.566 162.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1310 0.000128 4096 220 3040 138800 23.1549 28.3894 1386.2 838.058 2275.88 2275.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 880 0.000512 2048 130 1824 33000 3.56557 98.4496 104.53 206.599 206.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 920 6.4e-05 512 360 288 115200 29.3779 6.63962 16.6759 206.55 259.484 259.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1300 0.001024 2048 450 5216 14400 1.35478 98.6741 52.1725 152.246 152.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 830 0.001024 2048 180 1216 14700 1.3799 23.7951 52.3219 77.5387 77.5858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1110 0.000512 1024 70 832 36600 1.64806 20.1151 52.2476 74.0528 74.1109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1330 0.000256 1024 200 736 68400 4.47315 3.38301 40.9857 103.624 152.569 152.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1310 0.000128 4096 220 3040 138000 23.1588 28.4017 1142 835.973 2029.61 2029.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 880 0.000512 2048 130 1824 33264 3.5672 150.114 104.639 258.375 258.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 920 6.4e-05 512 360 288 129024 27.2323 6.56918 30.1543 202.12 266.315 266.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1300 0.001024 2048 450 5216 14672 1.35757 168.76 52.3495 222.511 222.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 830 0.001024 2048 180 1216 14896 1.3849 40.3574 52.2883 94.0741 94.1234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1110 0.000512 1024 70 832 36960 1.66422 34.1645 52.4294 88.2984 88.3583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1330 0.000256 1024 200 736 69888 4.49946 3.41206 69.622 104.823 182.464 182.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1310 0.000128 4096 220 3040 138880 23.0731 28.3774 1931.42 838.115 2821.06 2821.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 880 0.000512 2048 130 1824 33152 3.56147 110.146 104.642 218.403 218.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 920 6.4e-05 512 360 288 114688 26.6193 8.30493 18.933 192.579 246.674 246.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1300 0.001024 2048 450 5216 14560 1.36102 116.023 52.3489 169.778 169.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 830 0.001024 2048 180 1216 14784 1.3816 27.8241 52.2893 81.5392 81.5964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1110 0.000512 1024 70 832 36736 1.65683 23.8997 52.2764 77.8751 77.9321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1330 0.000256 1024 200 736 68992 4.44192 3.38125 48.5295 103.766 160.225 160.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1310 0.000128 4096 220 3040 138432 23.0419 28.3263 1342.27 837.499 2231.22 2231.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 880 0.000512 2048 130 1824 32928 3.56294 93.9457 104.343 201.903 201.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 920 6.4e-05 512 360 288 129024 27.276 6.56998 17.9892 202.266 254.34 254.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1300 0.001024 2048 450 5216 14448 1.3567 96.2047 52.3498 149.955 150.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 830 0.001024 2048 180 1216 14448 1.36144 22.8762 51.6903 75.972 76.0197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1110 0.000512 1024 70 832 36624 1.66026 19.4908 52.2734 73.4674 73.5252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1330 0.000256 1024 200 736 68544 4.43494 3.37306 39.7826 103.32 151.014 151.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1310 0.000128 4096 220 3040 138432 23.0762 28.3685 1104.99 838.17 1994.68 1994.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 880 0.000512 2048 130 1824 33240 3.57171 149.797 104.675 258.096 258.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 920 6.4e-05 512 360 288 138240 27.2484 6.63213 31.6998 206.391 272.216 272.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1300 0.001024 2048 450 5216 14640 1.35424 165.654 52.3201 219.372 219.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 830 0.001024 2048 180 1216 14880 1.38266 39.434 52.3071 93.1671 93.2141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1110 0.000512 1024 70 832 36960 1.66771 33.2965 52.4781 87.486 87.5449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1330 0.000256 1024 200 736 69600 4.5057 3.4129 67.5266 104.649 180.199 180.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1310 0.000128 4096 220 3040 138720 23.1311 28.382 1907.63 838.138 2797.36 2797.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 880 0.000512 2048 130 1824 33120 3.57171 110.463 104.684 218.772 218.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 920 6.4e-05 512 360 288 122880 28.5862 6.62675 20.5216 206.49 262.469 262.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1300 0.001024 2048 450 5216 14400 1.35597 116.752 52.0802 170.232 170.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 830 0.001024 2048 180 1216 14640 1.37869 28.3322 51.9896 81.7452 81.7948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1110 0.000512 1024 70 832 36720 1.65715 24.0677 52.318 78.0843 78.1356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1330 0.000256 1024 200 736 69120 4.51376 3.41363 49.2071 104.827 162.068 162.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1310 0.000128 4096 220 3040 138720 23.0937 28.3899 1352.11 838.794 2242.47 2242.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 880 0.000512 2048 130 1824 32760 3.53075 95.9734 103.968 203.526 203.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 920 6.4e-05 512 360 288 92160 27.4593 6.06208 13.1069 185.832 232.704 232.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1300 0.001024 2048 450 5216 14400 1.35952 96.5588 52.2895 150.253 150.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 830 0.001024 2048 180 1216 14400 1.34413 22.8817 51.6342 75.921 75.9665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1110 0.000512 1024 70 832 36720 1.66877 19.6748 52.4438 73.8314 73.8877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1330 0.000256 1024 200 736 69120 4.53248 3.4271 40.0945 104.907 153.069 153.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1310 0.000128 4096 220 3040 138240 23.1424 28.3956 1119.09 836.275 2006.98 2007.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 880 0.000512 2048 130 1824 33280 3.57318 148.935 104.821 257.381 257.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 920 6.4e-05 512 360 288 131072 28.4507 6.70762 30.2197 209.19 274.816 275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1300 0.001024 2048 450 5216 14592 1.35341 166.38 52.2232 220 220.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 830 0.001024 2048 180 1216 14848 1.3639 39.7373 52.2547 93.4166 93.4641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1110 0.000512 1024 70 832 36992 1.67104 33.91 52.5428 88.1628 88.2204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1330 0.000256 1024 200 736 69632 4.49581 3.41197 68.6593 104.768 181.439 181.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1310 0.000128 4096 220 3040 138496 23.0556 28.3262 1897.89 837.834 2787.19 2787.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 880 0.000512 2048 130 1824 33024 3.55533 108.683 104.476 216.769 216.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 920 6.4e-05 512 360 288 98304 29.2251 6.53418 15.9196 198.283 250.204 250.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1300 0.001024 2048 450 5216 14336 1.34707 110.901 51.8837 164.176 164.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 830 0.001024 2048 180 1216 14592 1.34877 26.3653 51.9148 79.6873 79.7348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1110 0.000512 1024 70 832 36864 1.66675 23.1404 52.5428 77.3902 77.4472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1330 0.000256 1024 200 736 69632 4.5008 3.4089 46.4814 104.985 159.481 159.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1310 0.000128 4096 220 3040 138240 23.0586 28.3156 1280.62 837.113 2169.19 2169.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 880 0.000512 2048 130 1824 33024 3.57373 97.2077 104.819 205.661 205.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 920 6.4e-05 512 360 288 98304 29.2532 6.53821 14.376 198.363 248.771 248.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1300 0.001024 2048 450 5216 14208 1.34579 98.3176 51.8815 151.589 151.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 830 0.001024 2048 180 1216 14592 1.35376 23.8844 52.2515 77.5505 77.5958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1110 0.000512 1024 70 832 36480 1.6479 20.1468 52.1912 74.0271 74.0846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1330 0.000256 1024 200 736 67584 4.46621 3.37638 40.5892 103.732 152.268 152.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1310 0.000128 4096 220 3040 137472 23.0461 28.3064 1169.3 835.031 2055.76 2055.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 880 0.000512 2048 130 1840 33376 3.59219 119.587 104.853 228.097 228.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 920 6.4e-05 512 360 280 135168 28.0803 6.70819 35.9567 208.936 279.92 280.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1300 0.001024 2048 450 5240 14784 1.40634 130.347 52.6011 184.397 184.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 830 0.001024 2048 180 1240 14944 1.36934 31.0567 52.4453 84.9131 84.9695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1110 0.000512 1024 70 840 37056 1.66691 25.9873 52.479 80.1766 80.2325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1330 0.000256 1024 200 760 69504 4.5097 3.41811 53.8293 104.884 166.748 166.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1310 0.000128 4096 220 3040 138944 23.0545 28.3525 1471.15 837.858 2360.49 2360.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 880 0.000512 2048 130 1840 33344 3.5919 84.8873 104.83 193.36 193.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 920 6.4e-05 512 360 280 131072 28.4793 6.71104 33.1429 208.903 277.477 277.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1300 0.001024 2048 450 5240 14720 1.37024 83.1644 52.3917 136.969 137.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 830 0.001024 2048 180 1240 14912 1.36883 19.9871 52.4312 73.8304 73.8871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1110 0.000512 1024 70 840 36992 1.67011 16.6789 52.4206 70.8126 70.8682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1330 0.000256 1024 200 760 69120 4.50253 3.40301 35.5003 104.559 148.068 148.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1310 0.000128 4096 220 3040 138880 23.0673 28.3694 942.575 837.817 1831.91 1831.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 880 0.000512 2048 130 1840 33360 3.57936 132.173 104.846 240.653 240.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 40 920 6.4e-05 512 360 280 138240 27.9551 6.72973 27.3375 209.646 271.907 272.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1300 0.001024 2048 450 5240 14760 1.36646 147.27 52.5435 201.226 201.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 830 0.001024 2048 180 1240 14920 1.38778 35.7387 52.4539 89.6212 89.6717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1110 0.000512 1024 70 840 37040 1.66502 29.5047 52.467 83.6781 83.7378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1330 0.000256 1024 200 760 69600 4.53018 3.42944 61.2884 104.911 174.261 174.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1310 0.000128 4096 220 3040 138960 23.1506 28.386 1678.47 837.985 2568.08 2568.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 880 0.000512 2048 130 1840 33280 3.57786 92.2747 104.729 200.637 200.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 920 6.4e-05 512 360 280 133120 27.7208 6.62118 17.9185 206.215 258.72 258.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1300 0.001024 2048 450 5240 14720 1.36026 93.653 52.4484 147.508 147.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 830 0.001024 2048 180 1240 14880 1.38125 22.4926 52.4003 76.3184 76.3652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1110 0.000512 1024 70 840 36960 1.66678 19.0051 52.4115 73.1272 73.1832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1330 0.000256 1024 200 760 69120 4.48982 3.40778 39.1045 104.521 151.63 151.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1310 0.000128 4096 220 3040 138880 23.0805 28.395 1061.22 838.088 1950.86 1950.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 880 0.000512 2048 130 1840 33240 3.57856 79.5547 104.726 187.912 187.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 920 6.4e-05 512 360 280 122880 28.6751 6.63517 35.1306 206.238 276.922 277.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1300 0.001024 2048 450 5240 14640 1.36022 76.702 52.341 130.448 130.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 830 0.001024 2048 180 1240 14760 1.35526 18.5733 52.1861 72.1576 72.2132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1110 0.000512 1024 70 840 36960 1.66506 15.7181 52.4611 69.8874 69.9436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1330 0.000256 1024 200 760 69120 4.5135 3.41606 32.2307 104.575 144.839 144.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1310 0.000128 4096 220 3040 138720 23.1122 28.373 866.355 837.449 1755.36 1755.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 880 0.000512 2048 130 1840 33360 3.59424 124.531 104.956 233.133 233.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 920 6.4e-05 512 360 280 129024 28.0379 6.62234 22.7207 206.39 264.011 264.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1300 0.001024 2048 450 5240 14736 1.36566 135.683 52.5332 189.624 189.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 830 0.001024 2048 180 1240 14928 1.39264 32.7008 52.6084 86.7444 86.7922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1110 0.000512 1024 70 840 37056 1.67309 27.4022 52.5432 81.6608 81.7155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1330 0.000256 1024 200 760 69312 4.50704 3.41517 56.3306 104.833 169.189 169.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1310 0.000128 4096 220 3040 139008 23.0912 28.3845 1543.48 838.965 2433.99 2434.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 880 0.000512 2048 130 1840 33312 3.5953 87.8873 104.942 196.475 196.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 40 920 6.4e-05 512 360 280 122880 28.5553 6.61718 14.6 206.394 256.411 256.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1300 0.001024 2048 450 5240 14688 1.35962 89.0816 52.4476 142.93 142.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 830 0.001024 2048 180 1240 14880 1.38451 21.4644 52.4863 75.3794 75.4259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1110 0.000512 1024 70 840 36960 1.66765 17.9578 52.4742 72.1446 72.1993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1330 0.000256 1024 200 760 69120 4.50474 3.40803 37.1189 104.882 150.016 150.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1310 0.000128 4096 220 3040 138816 23.0217 28.3366 1006.64 838.521 1896.6 1896.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 880 0.000512 2048 130 1840 33264 3.5927 75.6449 104.954 184.244 184.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 920 6.4e-05 512 360 280 110592 28.0929 6.54179 12.0009 198.205 245.078 245.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1300 0.001024 2048 450 5240 14544 1.35168 72.0445 52.1931 125.632 125.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 830 0.001024 2048 180 1240 14832 1.38176 17.4508 52.4945 71.3703 71.4179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1110 0.000512 1024 70 840 36864 1.66806 14.8581 52.4171 68.9854 69.0437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1330 0.000256 1024 200 760 69120 4.5047 3.4111 30.4829 104.702 143.202 143.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1310 0.000128 4096 220 3040 138816 23.0748 28.3761 824.881 838.932 1715.34 1715.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 880 0.000512 2048 130 1840 33320 3.57866 166.951 104.845 275.428 275.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 920 6.4e-05 512 360 280 129024 28.238 6.64797 32.8631 207.035 275.028 275.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1300 0.001024 2048 450 5240 14728 1.36192 194.893 52.4924 248.788 248.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 830 0.001024 2048 180 1240 14896 1.38326 46.9545 52.4219 100.803 100.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1110 0.000512 1024 70 840 37016 1.66925 39.9748 52.4902 94.1779 94.2305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1330 0.000256 1024 200 760 69440 4.51763 3.41658 82.1914 104.826 195.056 195.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1310 0.000128 4096 220 3040 138880 23.1484 28.3853 2191.88 838.425 3081.91 3081.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 880 0.000512 2048 130 1840 33264 3.58278 112.255 104.856 220.748 220.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 920 6.4e-05 512 360 280 114688 28.553 6.57613 19.0507 202.285 256.714 256.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1300 0.001024 2048 450 5240 14672 1.35891 122.175 52.449 176.026 176.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 830 0.001024 2048 180 1240 14784 1.39565 29.7224 52.3134 83.4825 83.5325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1110 0.000512 1024 70 840 36960 1.67133 24.9758 52.4973 79.1888 79.2433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1330 0.000256 1024 200 760 69440 4.5057 3.41802 51.6555 104.904 164.591 164.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1310 0.000128 4096 220 3040 138880 23.0695 28.3796 1384.24 838.808 2274.58 2274.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 880 0.000512 2048 130 1840 33096 3.56 95.3945 104.564 203.571 203.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 40 920 6.4e-05 512 360 280 107520 29.2892 6.58131 14.7993 202.344 253.254 253.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1300 0.001024 2048 450 5240 14616 1.36019 99.0495 52.4582 152.911 152.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 830 0.001024 2048 180 1240 14784 1.38019 23.9872 52.4282 77.8365 77.8846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1110 0.000512 1024 70 840 36792 1.65894 20.102 52.3535 74.1568 74.2146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1330 0.000256 1024 200 760 69216 4.52346 3.4263 41.9315 104.991 154.973 155.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1310 0.000128 4096 220 3040 138432 23.1322 28.3999 1122.68 837.979 2012.28 2012.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 880 0.000512 2048 130 1840 33344 3.59629 158.728 104.942 267.323 267.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 920 6.4e-05 512 360 280 131072 28.4297 6.70378 31.3521 209.121 275.861 276.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1300 0.001024 2048 450 5240 14720 1.36358 179.395 52.4513 233.252 233.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 830 0.001024 2048 180 1240 14912 1.3865 43.8903 52.4865 97.8053 97.8556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1110 0.000512 1024 70 840 36992 1.66598 36.8108 52.4761 90.9956 91.0527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1330 0.000256 1024 200 760 69120 4.50157 3.41008 76.1139 104.672 188.805 188.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1310 0.000128 4096 220 3040 138880 23.054 28.3578 2047.33 838.713 2937.53 2937.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 880 0.000512 2048 130 1840 33280 3.59578 95.5351 104.96 204.146 204.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 920 6.4e-05 512 360 280 131072 28.4487 6.70358 20.6232 209.199 265.223 265.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1300 0.001024 2048 450 5240 14592 1.35818 109.242 52.2836 162.927 162.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 830 0.001024 2048 180 1240 14848 1.39059 27.5881 52.5979 81.6179 81.6639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1110 0.000512 1024 70 840 36864 1.66458 23.3083 52.3998 77.4156 77.4717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1330 0.000256 1024 200 760 69120 4.50554 3.41194 48.6102 104.774 161.404 161.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1310 0.000128 4096 220 3040 138496 23.0543 28.3345 1302.92 837.876 2192.26 2192.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 880 0.000512 2048 130 1840 33216 3.59424 90.9878 104.838 199.475 199.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 920 6.4e-05 512 360 280 98304 29.2215 6.53536 12.8777 198.024 246.906 247.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1300 0.001024 2048 450 5240 14592 1.36528 89.8151 52.3994 143.624 143.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 830 0.001024 2048 180 1240 14784 1.36547 22.5929 52.4369 76.4549 76.5026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1110 0.000512 1024 70 840 36864 1.67322 18.9841 52.423 73.1209 73.1784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1330 0.000256 1024 200 760 68352 4.50957 3.40787 38.9968 104.447 151.469 151.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1310 0.000128 4096 220 3040 138624 23.047 28.3367 1061.95 837.214 1950.63 1950.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 880 0.000512 2048 130 1840 33336 3.59162 161.946 104.952 270.543 270.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 920 6.4e-05 512 360 280 129024 27.796 6.58362 31.8551 204.335 270.82 270.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1300 0.001024 2048 450 5240 14688 1.35782 186.109 52.3941 239.905 239.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 830 0.001024 2048 180 1240 14904 1.38621 44.9129 52.4927 98.8367 98.8836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1110 0.000512 1024 70 840 37008 1.66547 37.883 52.5127 92.1029 92.1586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1330 0.000256 1024 200 760 69408 4.52691 3.4255 77.8853 104.995 190.935 191.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1310 0.000128 4096 220 3040 138816 23.1217 28.386 2092.07 838.484 2982.14 2982.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 880 0.000512 2048 130 1840 33264 3.58755 113.697 104.847 222.185 222.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 920 6.4e-05 512 360 280 110592 28.1183 6.54362 18.2727 197.999 251.182 251.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1300 0.001024 2048 450 5240 14544 1.35354 120.441 52.1421 173.983 174.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 830 0.001024 2048 180 1240 14832 1.38675 29.0726 52.437 82.9409 82.9872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1110 0.000512 1024 70 840 36864 1.66618 24.7287 52.3612 78.7978 78.8541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1330 0.000256 1024 200 760 69120 4.50682 3.41267 50.7243 104.598 163.347 163.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1310 0.000128 4096 220 3040 138816 23.0687 28.4099 1366.37 838.154 2256.08 2256.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 880 0.000512 2048 130 1840 33048 3.56768 102.054 104.567 210.241 210.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 920 6.4e-05 512 360 280 110592 29.4258 6.58451 16.148 204.435 256.839 257.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1300 0.001024 2048 450 5240 14472 1.35366 105.884 52.1945 159.475 159.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 830 0.001024 2048 180 1240 14688 1.37894 25.303 52.294 79.0193 79.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1110 0.000512 1024 70 840 36720 1.65539 21.6207 52.314 75.6332 75.6904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1330 0.000256 1024 200 760 69120 4.52349 3.41488 44.7923 104.798 157.634 157.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1310 0.000128 4096 220 3040 138672 23.1027 28.4034 1203.82 838.613 2094.02 2094.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 880 0.000512 2048 130 1840 33120 3.59059 93.0797 104.833 201.56 201.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 920 6.4e-05 512 360 280 110592 28.1267 6.53923 14.9934 198.073 247.981 248.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1300 0.001024 2048 450 5240 14400 1.35382 93.5041 52.1362 147.039 147.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 830 0.001024 2048 180 1240 14688 1.38262 23.0052 52.4343 76.864 76.9106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1110 0.000512 1024 70 840 36576 1.65069 19.2781 52.1612 73.134 73.1907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1330 0.000256 1024 200 760 67968 4.48467 3.38957 38.9362 104.008 150.923 151.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1310 0.000128 4096 220 3040 138240 23.008 28.32 1066.83 835.599 1953.84 1953.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 880 0.000512 2048 130 1840 33280 3.58163 155.023 104.811 263.47 263.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 920 6.4e-05 512 360 280 133120 27.725 6.62826 30.9433 206.381 271.919 272.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1300 0.001024 2048 450 5240 14720 1.3607 175.622 52.4948 229.52 229.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 830 0.001024 2048 180 1240 14880 1.3904 42.1209 52.4448 95.9988 96.0451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1110 0.000512 1024 70 840 36960 1.66547 35.4414 52.4556 89.6065 89.6633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1330 0.000256 1024 200 760 69120 4.49366 3.40768 72.8204 104.607 185.433 185.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1310 0.000128 4096 220 3040 138880 23.0852 28.3705 1975.71 838.79 2866.04 2866.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 880 0.000512 2048 130 1840 33120 3.56778 110.939 104.605 219.164 219.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 920 6.4e-05 512 360 280 122880 28.5626 6.61709 19.8968 206.443 261.768 261.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1300 0.001024 2048 450 5240 14560 1.36147 118.014 52.3637 171.781 171.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 830 0.001024 2048 180 1240 14720 1.3823 28.431 52.2573 82.1146 82.1632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1110 0.000512 1024 70 840 36800 1.66147 24.2817 52.348 78.3349 78.3932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1330 0.000256 1024 200 760 68480 4.49101 3.92314 49.4946 104.289 162.302 162.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1310 0.000128 4096 220 3040 138560 23.0436 28.3423 1339.97 837.53 2228.97 2229.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 880 0.000512 2048 130 1840 33120 3.58099 97.4474 104.746 205.828 205.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 920 6.4e-05 512 360 280 122880 28.5915 6.62733 16.8213 206.356 258.636 258.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1300 0.001024 2048 450 5240 14400 1.34822 97.7582 52.0272 151.179 151.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 830 0.001024 2048 180 1240 14640 1.37344 23.3836 52.1953 76.9946 77.0415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1110 0.000512 1024 70 840 36720 1.66874 20.1627 52.3126 74.1872 74.2421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1330 0.000256 1024 200 760 69120 4.5097 3.41402 41.6395 104.753 154.422 154.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1310 0.000128 4096 220 3040 138720 23.064 28.3836 1123.92 838.232 2013.67 2013.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 880 0.000512 2048 130 1840 32960 3.56989 92.8603 104.589 201.074 201.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 920 6.4e-05 512 360 280 81920 29.7367 6.44035 11.3682 192.782 240.567 240.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1300 0.001024 2048 450 5240 14400 1.35648 96.3994 52.269 150.068 150.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 830 0.001024 2048 180 1240 14400 1.36307 22.6178 51.795 75.8175 75.8655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1110 0.000512 1024 70 840 36480 1.65005 19.469 52.122 73.2832 73.3389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1330 0.000256 1024 200 760 67840 4.45894 3.37306 39.7293 103.629 151.294 151.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1310 0.000128 4096 220 3040 138240 23.0513 28.3263 1121.55 836.56 2009.56 2009.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 880 0.000512 2048 130 1840 33312 3.59501 148.303 104.87 256.821 256.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 920 6.4e-05 512 360 280 122880 28.5416 6.62006 27.058 206.255 268.717 268.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1300 0.001024 2048 450 5240 14688 1.36192 164.678 52.4124 218.496 218.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 830 0.001024 2048 180 1240 14880 1.38474 39.6802 52.4513 93.5605 93.6079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1110 0.000512 1024 70 840 36960 1.66912 33.2699 52.437 87.4181 87.4762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1330 0.000256 1024 200 760 69120 4.50355 3.40726 68.3302 104.816 181.162 181.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1310 0.000128 4096 220 3040 138816 23.0325 28.3378 1873.76 837.958 2763.17 2763.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 880 0.000512 2048 130 1840 33216 3.59571 108.98 104.867 217.494 217.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 920 6.4e-05 512 360 280 98304 29.2252 6.54061 15.6946 198.076 249.779 249.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1300 0.001024 2048 450 5240 14592 1.36182 116.957 52.4124 170.776 170.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 830 0.001024 2048 180 1240 14784 1.36602 28.4225 52.4482 82.2978 82.3474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1110 0.000512 1024 70 840 36864 1.66707 23.9483 52.437 78.0954 78.1527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1330 0.000256 1024 200 760 68352 4.50582 3.40704 48.7802 104.47 161.271 161.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1310 0.000128 4096 220 3040 138624 23.0339 28.3382 1325.63 837.44 2214.52 2214.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 880 0.000512 2048 130 1840 33120 3.59056 93.9416 104.831 202.414 202.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 920 6.4e-05 512 360 280 110592 28.1092 6.54128 15.2221 198.059 248.177 248.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1300 0.001024 2048 450 5240 14400 1.35546 95.3471 52.1312 148.877 148.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 830 0.001024 2048 180 1240 14688 1.37907 23.25 52.4743 77.1451 77.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1110 0.000512 1024 70 840 36576 1.65088 19.5625 52.1637 73.4208 73.4757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1330 0.000256 1024 200 760 67968 4.47693 3.3864 39.8319 103.996 151.795 151.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1310 0.000128 4096 220 3040 138240 22.996 28.3156 1088.3 835.551 1975.24 1975.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 880 0.000512 2048 130 1840 33024 3.58746 88.918 104.951 197.51 197.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 920 6.4e-05 512 360 280 98304 29.272 6.53517 12.9399 198.363 247.356 247.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1300 0.001024 2048 450 5240 14208 1.34806 88.9361 51.9358 142.265 142.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 830 0.001024 2048 180 1240 14592 1.38042 22.2167 52.4902 76.1328 76.1796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1110 0.000512 1024 70 840 36480 1.64822 18.5487 52.2205 72.4599 72.5154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1330 0.000256 1024 200 760 67584 4.46336 3.37245 38.0764 103.734 149.753 149.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1310 0.000128 4096 220 3040 137472 23.0395 28.3196 1016.31 835.002 1902.75 1902.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 880 0.000512 2048 130 1840 33300 3.57786 151.769 104.933 260.337 260.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 920 6.4e-05 512 360 280 128000 28.2183 6.63962 29.0986 206.419 270.617 270.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1300 0.001024 2048 450 5240 14700 1.35894 170.242 52.4948 224.14 224.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 830 0.001024 2048 180 1240 14800 1.38346 41.0455 52.2878 94.7596 94.8063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1110 0.000512 1024 70 840 37000 1.67104 34.7771 52.5373 89.0275 89.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1330 0.000256 1024 200 760 69200 4.53101 3.42102 71.2426 104.966 184.265 184.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1310 0.000128 4096 220 3040 138800 23.2264 28.4129 1926.49 838.144 2816.35 2816.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 880 0.000512 2048 130 1840 33200 3.5793 110.795 104.835 219.262 219.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 920 6.4e-05 512 360 280 128000 28.2417 6.62758 20.1941 206.288 261.594 261.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1300 0.001024 2048 450 5240 14600 1.36192 116.109 52.4479 169.965 170.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 830 0.001024 2048 180 1240 14600 1.38038 28.0332 52.0229 81.4813 81.5268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1110 0.000512 1024 70 840 36800 1.66278 23.5786 52.3532 77.6388 77.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1330 0.000256 1024 200 760 68800 4.5087 3.41194 48.6357 104.462 161.124 161.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1310 0.000128 4096 220 3040 138800 23.1436 28.3935 1311.63 837.873 2201.12 2201.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 880 0.000512 2048 130 1840 33000 3.56822 96.6845 104.656 204.961 205.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 920 6.4e-05 512 360 280 115200 29.384 6.64218 16.4167 206.534 259.22 259.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1300 0.001024 2048 450 5240 14400 1.3551 98.6623 52.2215 152.282 152.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 830 0.001024 2048 180 1240 14400 1.36566 23.3532 51.7465 76.5067 76.5546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1110 0.000512 1024 70 840 36600 1.6545 20.1367 52.265 74.098 74.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1330 0.000256 1024 200 760 67200 4.50109 3.38333 40.7859 103.618 152.398 152.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1310 0.000128 4096 220 3040 138000 23.1565 28.4067 1160.37 835.896 2047.9 2047.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 880 0.000512 2048 130 1840 32800 3.56096 91.3531 104.396 199.362 199.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 920 6.4e-05 512 360 280 102400 30.5392 6.62829 13.6273 206.621 257.656 257.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1300 0.001024 2048 450 5240 14400 1.36339 91.0988 52.5 145.005 145.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 830 0.001024 2048 180 1240 14400 1.37453 22.1476 52.0177 75.5829 75.6301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1110 0.000512 1024 70 840 36400 1.64477 18.8976 52.1381 72.7234 72.7798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1330 0.000256 1024 200 760 67200 4.48202 3.38413 38.0233 103.762 149.757 149.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1310 0.000128 4096 220 3040 137600 23.0484 28.3508 1035.81 835.465 1922.75 1922.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 880 0.000512 2048 130 1824 33440 3.584 129.773 104.975 238.386 238.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 920 6.4e-05 512 360 288 106496 30.6419 6.71114 33.0803 209.085 279.756 279.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1300 0.001024 2048 450 5232 14784 1.36858 141.312 52.6279 195.351 195.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 830 0.001024 2048 180 1248 14912 1.36771 33.8534 52.4749 87.74 87.7962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1110 0.000512 1024 70 864 36992 1.66502 29.1151 52.5027 83.3252 83.3817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1330 0.000256 1024 200 768 68992 4.51238 3.42013 58.4637 104.963 171.465 171.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1310 0.000128 4096 220 3024 138752 23.0312 28.338 1589.06 838.468 2478.97 2479.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 880 0.000512 2048 130 1824 33408 3.58605 87.2641 104.977 195.884 195.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 920 6.4e-05 512 360 288 106496 30.643 6.70749 31.0767 209.094 277.76 277.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1300 0.001024 2048 450 5232 14720 1.36173 90.4888 52.4599 144.355 144.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 830 0.001024 2048 180 1248 14848 1.35741 21.8444 52.39 75.635 75.6913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1110 0.000512 1024 70 864 36928 1.66566 18.8075 52.4595 72.9758 73.0323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1330 0.000256 1024 200 768 68608 4.51123 3.40624 39.6906 104.661 152.376 152.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1310 0.000128 4096 220 3024 138752 23.0533 28.3484 1016.1 838.661 1906.24 1906.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 880 0.000512 2048 130 1824 33312 3.57786 74.9261 104.806 183.362 183.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 920 6.4e-05 512 360 288 98304 30.8348 6.61914 34.3316 206.374 278.4 278.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1300 0.001024 2048 450 5232 14688 1.3641 74.8069 52.4248 128.641 128.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 830 0.001024 2048 180 1248 14784 1.35814 17.9814 52.2998 71.6829 71.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1110 0.000512 1024 70 864 36864 1.66346 15.5197 52.4181 69.644 69.7016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1330 0.000256 1024 200 768 68736 4.51293 3.41197 33.4163 104.875 146.311 146.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1310 0.000128 4096 220 3024 138624 23.0236 28.3332 841.865 838.514 1731.81 1731.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 880 0.000512 2048 130 1824 33400 3.57325 123.016 104.884 231.526 231.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 48 920 6.4e-05 512 360 288 107520 30.6981 6.72963 20.901 209.757 268.322 268.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1300 0.001024 2048 450 5232 14760 1.36192 134.842 52.5429 188.792 188.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 830 0.001024 2048 180 1248 14920 1.39264 32.843 52.6063 86.8846 86.9335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1110 0.000512 1024 70 864 37000 1.66707 27.9245 52.5171 82.1522 82.2099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1330 0.000256 1024 200 768 68960 4.53555 3.43034 56.6992 104.965 169.733 169.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1310 0.000128 4096 220 3024 138720 23.1652 28.3959 1534.62 838.432 2424.69 2424.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 880 0.000512 2048 130 1824 33360 3.57843 86.6984 104.799 195.128 195.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 920 6.4e-05 512 360 288 102400 30.5296 6.62768 13.9243 206.185 257.505 257.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1300 0.001024 2048 450 5232 14720 1.36147 89.088 52.4233 142.916 142.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 830 0.001024 2048 180 1248 14880 1.38419 21.7304 52.4723 75.6305 75.6777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1110 0.000512 1024 70 864 36960 1.6695 18.5201 52.4793 72.711 72.7668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1330 0.000256 1024 200 768 68480 4.50432 3.40992 37.2421 104.504 149.759 149.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1310 0.000128 4096 220 3024 138720 23.0722 28.3812 1003.69 838.045 1893.26 1893.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 880 0.000512 2048 130 1824 33240 3.57309 75.9092 104.685 184.22 184.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 920 6.4e-05 512 360 288 92160 31.4657 6.63632 24.5817 206.415 269.342 269.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1300 0.001024 2048 450 5232 14640 1.36381 72.0764 52.3656 125.849 125.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 830 0.001024 2048 180 1248 14760 1.35766 17.5852 52.3057 71.2922 71.3498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1110 0.000512 1024 70 864 36840 1.66374 15.1082 52.4216 69.2387 69.2961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1330 0.000256 1024 200 768 68640 4.52102 3.41331 30.6779 104.662 143.377 143.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1310 0.000128 4096 220 3024 138480 23.1219 28.3806 814.419 838.16 1704.16 1704.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 880 0.000512 2048 130 1824 33408 3.59219 162.584 104.857 271.086 271.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 920 6.4e-05 512 360 288 104448 30.3182 6.624 27.3871 206.193 270.771 270.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1300 0.001024 2048 450 5232 14736 1.36397 189.334 52.3918 243.131 243.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 830 0.001024 2048 180 1248 14880 1.38512 45.8732 52.3944 99.6953 99.7418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1110 0.000512 1024 70 864 36960 1.66826 39.8594 52.4395 94.0062 94.0644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1330 0.000256 1024 200 768 68736 4.51139 3.41178 80.4228 104.742 193.192 193.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1310 0.000128 4096 220 3024 138816 23.0789 28.3723 2128.91 838.154 3018.59 3018.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 880 0.000512 2048 130 1824 33312 3.57827 107.778 104.827 216.237 216.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 920 6.4e-05 512 360 288 98304 30.8176 6.61853 17.0502 206.422 261.149 261.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1300 0.001024 2048 450 5232 14688 1.36192 119.179 52.4948 173.079 173.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 830 0.001024 2048 180 1248 14784 1.3657 28.7746 52.3109 82.5102 82.5569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1110 0.000512 1024 70 864 36864 1.66707 24.9897 52.4318 79.1294 79.1865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1330 0.000256 1024 200 768 68736 4.50394 3.41146 50.5938 104.898 163.517 163.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1310 0.000128 4096 220 3024 138624 23.0176 28.3341 1341.72 838.65 2231.8 2231.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 880 0.000512 2048 130 1824 33264 3.57328 92.2074 104.813 200.648 200.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 48 920 6.4e-05 512 360 288 92160 29.8545 6.54131 14.6173 198.183 249.434 249.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1300 0.001024 2048 450 5232 14544 1.35501 94.4047 52.1727 147.976 148.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 830 0.001024 2048 180 1248 14688 1.3743 22.7184 52.1772 76.3125 76.3607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1110 0.000512 1024 70 864 36864 1.66682 19.9706 52.4843 74.1641 74.2216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1330 0.000256 1024 200 768 68544 4.51558 3.40787 40.2487 104.692 152.964 153.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1310 0.000128 4096 220 3024 138528 23.0769 28.3806 1080.76 838.796 1971.09 1971.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 880 0.000512 2048 130 1824 33216 3.56794 81.6148 104.813 190.05 190.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 920 6.4e-05 512 360 288 73728 31.5676 6.53686 10.2388 198.216 246.801 246.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1300 0.001024 2048 450 5232 14592 1.36163 80.6928 52.4341 134.53 134.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 830 0.001024 2048 180 1248 14592 1.36867 19.6311 52.0473 73.0889 73.1428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1110 0.000512 1024 70 864 36672 1.65555 16.9175 52.293 70.9067 70.9628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1330 0.000256 1024 200 768 68352 4.49798 3.40781 34.2487 104.5 146.756 146.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1310 0.000128 4096 220 3024 138240 23.0455 28.3363 911.797 838.034 1801.28 1801.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 880 0.000512 2048 130 1824 33376 3.56621 154.579 104.875 263.072 263.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 920 6.4e-05 512 360 288 100352 30.8744 6.64861 25.0326 207.055 269.846 270.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1300 0.001024 2048 450 5232 14728 1.36099 175.505 52.4294 229.335 229.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 830 0.001024 2048 180 1248 14896 1.38627 42.4713 52.5005 96.4006 96.4485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1110 0.000512 1024 70 864 36960 1.66621 36.8607 52.4945 91.0648 91.1205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1330 0.000256 1024 200 768 68768 4.5319 3.41786 74.5787 104.833 187.465 187.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1310 0.000128 4096 220 3024 138656 23.1334 28.3859 1963.47 838.496 2853.56 2853.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 880 0.000512 2048 130 1824 33264 3.56966 104.073 104.726 212.424 212.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 920 6.4e-05 512 360 288 86016 31.2328 6.56803 14.3608 202.283 254.681 254.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1300 0.001024 2048 450 5232 14672 1.35808 110.046 52.4305 163.878 163.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 830 0.001024 2048 180 1248 14784 1.36154 26.7757 52.3471 80.5471 80.5946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1110 0.000512 1024 70 864 36848 1.66381 23.4353 52.4211 77.5632 77.6208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1330 0.000256 1024 200 768 68544 4.52621 3.41402 46.8958 104.909 159.848 159.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1310 0.000128 4096 220 3024 138656 23.083 28.3812 1244.87 838.808 2135.22 2135.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 880 0.000512 2048 130 1824 33264 3.57667 87.8562 104.889 196.377 196.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 920 6.4e-05 512 360 288 86016 31.2947 6.58035 11.8519 202.343 252.317 252.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1300 0.001024 2048 450 5232 14616 1.35987 90.3401 52.4381 144.184 144.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 830 0.001024 2048 180 1248 14784 1.38397 21.8909 52.5074 75.8253 75.8743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1110 0.000512 1024 70 864 36792 1.66707 18.8658 52.427 73.0038 73.0622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1330 0.000256 1024 200 768 68544 4.54982 3.42739 38.1096 104.993 151.195 151.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1310 0.000128 4096 220 3024 138432 23.1158 28.3832 1023.27 837.985 1912.83 1912.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 880 0.000512 2048 130 1824 33152 3.56736 80.9411 104.654 189.213 189.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 48 920 6.4e-05 512 360 288 57344 31.936 6.43578 8.15213 192.607 239.372 239.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1300 0.001024 2048 450 5232 14560 1.36323 80.3693 52.3944 134.171 134.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 830 0.001024 2048 180 1248 14560 1.37059 19.1188 52.0141 72.5463 72.5915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1110 0.000512 1024 70 864 36736 1.66653 17.1972 52.4336 71.3405 71.3957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1330 0.000256 1024 200 768 67200 4.48042 3.37712 34.3334 103.783 146.073 146.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1310 0.000128 4096 220 3024 138432 23.0038 28.3141 923.26 837.616 1812.27 1812.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 880 0.000512 2048 130 1824 33408 3.59014 148.932 104.983 257.558 257.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 920 6.4e-05 512 360 288 106496 30.6258 6.70973 26.151 209.119 272.848 273.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1300 0.001024 2048 450 5232 14720 1.36317 163.103 52.4289 216.94 216.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 830 0.001024 2048 180 1248 14848 1.38445 40.851 52.3944 94.6718 94.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1110 0.000512 1024 70 864 36928 1.66387 35.5475 52.4649 89.7185 89.7759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1330 0.000256 1024 200 768 68608 4.50307 3.40819 71.807 104.671 184.498 184.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1310 0.000128 4096 220 3024 138752 23.061 28.3508 1906.32 838.711 2796.52 2796.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 880 0.000512 2048 130 1824 33280 3.56899 102.888 104.822 211.332 211.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 920 6.4e-05 512 360 288 98304 31.3436 6.70573 15.8709 209.189 263.351 263.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1300 0.001024 2048 450 5232 14592 1.35366 102.117 52.264 155.778 155.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 830 0.001024 2048 180 1248 14720 1.35578 26.1346 52.2214 79.7731 79.8187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1110 0.000512 1024 70 864 36864 1.66419 23.0648 52.4704 77.2423 77.2997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1330 0.000256 1024 200 768 68608 4.51587 3.40992 46.837 104.775 159.639 159.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1310 0.000128 4096 220 3024 138496 23.0648 28.3241 1234.17 837.77 2123.41 2123.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 880 0.000512 2048 130 1824 33216 3.57187 88.4675 104.731 196.821 196.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 920 6.4e-05 512 360 288 73728 31.565 6.53728 10.4405 198.052 246.841 247.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1300 0.001024 2048 450 5232 14592 1.36317 84.2447 52.3855 138.036 138.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 830 0.001024 2048 180 1248 14592 1.36643 21.942 52.006 75.36 75.4053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1110 0.000512 1024 70 864 36672 1.65478 18.8951 52.2495 72.843 72.9001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1330 0.000256 1024 200 768 68352 4.50214 3.40586 38.9468 104.413 151.374 151.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1310 0.000128 4096 220 3024 138240 23.0358 28.3387 1035.19 837.337 1923.98 1924.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 880 0.000512 2048 130 1824 33024 3.55734 80.7997 104.378 188.791 188.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 920 6.4e-05 512 360 288 65536 32.2148 6.53722 8.45453 198.093 245.54 245.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1300 0.001024 2048 450 5232 14336 1.34602 74.0877 51.8731 127.347 127.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 830 0.001024 2048 180 1248 14592 1.37635 18.9932 52.1779 72.5906 72.6368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1110 0.000512 1024 70 864 36608 1.65558 16.6485 52.3112 70.6558 70.7125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1330 0.000256 1024 200 768 68608 4.52589 3.40835 34.4475 104.841 147.335 147.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1310 0.000128 4096 220 3024 138240 23.0605 28.3291 912.552 836.304 1800.32 1800.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 880 0.000512 2048 130 1824 33336 3.57786 148.676 104.823 257.127 257.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 920 6.4e-05 512 360 288 101376 30.2341 6.58202 24.1991 204.344 265.602 265.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1300 0.001024 2048 450 5232 14688 1.35987 165.453 52.3734 219.228 219.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 830 0.001024 2048 180 1248 14832 1.3865 40.2667 52.3815 94.0777 94.1241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1110 0.000512 1024 70 864 36936 1.66899 34.7018 52.4931 88.9088 88.9642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1330 0.000256 1024 200 768 68832 4.53075 3.4304 70.1044 104.995 183.17 183.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1310 0.000128 4096 220 3024 138672 23.1055 28.382 1882.71 838.515 2772.79 2772.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 880 0.000512 2048 130 1824 33264 3.5712 108.05 104.804 216.479 216.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 920 6.4e-05 512 360 288 92160 29.8424 6.54438 15.7344 198.17 250.536 250.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1300 0.001024 2048 450 5232 14544 1.35366 114.79 52.168 168.354 168.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 830 0.001024 2048 180 1248 14688 1.35997 27.9649 52.1692 81.5587 81.6046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1110 0.000512 1024 70 864 36864 1.66912 24.2258 52.4834 78.4206 78.4817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1330 0.000256 1024 200 768 68544 4.51498 3.41187 48.8919 104.688 161.611 161.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1310 0.000128 4096 220 3024 138528 23.0748 28.382 1305.29 838.728 2195.56 2195.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 880 0.000512 2048 130 1824 33048 3.56397 95.466 104.327 203.408 203.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 920 6.4e-05 512 360 288 82944 31.959 6.58432 12.4458 204.224 255.455 255.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1300 0.001024 2048 450 5232 14472 1.3553 96.781 52.122 150.301 150.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 830 0.001024 2048 180 1248 14688 1.35987 23.5279 52.3192 77.2667 77.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1110 0.000512 1024 70 864 36720 1.66486 20.4454 52.3384 74.4899 74.5472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1330 0.000256 1024 200 768 68256 4.53725 3.41606 41.077 104.692 153.827 153.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1310 0.000128 4096 220 3024 138240 23.0988 28.3903 1100.31 837.632 1989.51 1989.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 880 0.000512 2048 130 1824 33120 3.56925 92.1838 104.721 200.527 200.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 920 6.4e-05 512 360 288 73728 31.5634 7.00829 11.2186 198.111 248.146 248.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1300 0.001024 2048 450 5232 14400 1.3569 96.6574 52.1258 150.184 150.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 830 0.001024 2048 180 1248 14400 1.34454 23.5577 51.7485 76.7122 76.7665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1110 0.000512 1024 70 864 36576 1.65578 20.467 52.2477 74.4109 74.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1330 0.000256 1024 200 768 67968 4.48922 3.3831 41.1498 104.074 153.204 153.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1310 0.000128 4096 220 3024 137664 22.9962 28.3203 1100.58 835.757 1987.74 1987.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 880 0.000512 2048 130 1824 33360 3.57472 146.479 104.809 254.917 254.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 920 6.4e-05 512 360 288 102400 30.533 6.62352 24.2708 206.211 267.88 268.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1300 0.001024 2048 450 5232 14720 1.3607 164.985 52.4289 218.818 218.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 830 0.001024 2048 180 1248 14880 1.38854 40.0871 52.4781 93.9968 94.0456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1110 0.000512 1024 70 864 36960 1.66438 34.3103 52.4887 88.5082 88.5658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1330 0.000256 1024 200 768 68480 4.51139 3.40765 68.7585 104.518 181.303 181.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1310 0.000128 4096 220 3024 138720 23.0681 28.3812 1875.41 838.106 2765.04 2765.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 880 0.000512 2048 130 1824 33280 3.57434 108.294 104.907 216.827 216.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 920 6.4e-05 512 360 288 102400 30.4986 6.61914 17.6705 206.465 261.501 261.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1300 0.001024 2048 450 5232 14560 1.35824 117.486 52.3448 171.233 171.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 830 0.001024 2048 180 1248 14720 1.38432 28.8254 52.3452 82.5973 82.6446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1110 0.000512 1024 70 864 36800 1.66435 24.6113 52.4268 78.7438 78.8027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1330 0.000256 1024 200 768 67840 4.4913 3.3977 49.4284 104.297 161.72 161.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1310 0.000128 4096 220 3024 138240 23.0297 28.3266 1329.49 837.606 2218.53 2218.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 880 0.000512 2048 130 1824 33120 3.57171 95.5003 104.581 203.705 203.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 920 6.4e-05 512 360 288 92160 31.427 6.62669 13.6619 206.291 258.251 258.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1300 0.001024 2048 450 5232 14400 1.35206 95.9222 51.9921 149.32 149.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 830 0.001024 2048 180 1248 14640 1.35619 23.7041 52.2514 77.3748 77.4217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1110 0.000512 1024 70 864 36720 1.66864 20.3369 52.3653 74.413 74.4699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1330 0.000256 1024 200 768 68160 4.53437 3.41187 41.0841 104.717 153.859 153.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1310 0.000128 4096 220 3024 138240 23.0769 28.3691 1094.82 837.976 1984.32 1984.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 880 0.000512 2048 130 1824 32960 3.55683 86.8782 104.372 194.857 194.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 920 6.4e-05 512 360 288 81920 29.7495 6.44096 11.5965 192.631 240.662 240.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1300 0.001024 2048 450 5232 14400 1.3559 90.1257 52.2128 143.734 143.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 830 0.001024 2048 180 1248 14400 1.36822 22.1812 51.8302 75.4203 75.4696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1110 0.000512 1024 70 864 36480 1.64864 19.1657 52.1591 73.0163 73.0732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1330 0.000256 1024 200 768 66560 4.484 3.3792 37.8423 103.548 149.359 149.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1310 0.000128 4096 220 3024 137600 23.0442 28.3296 1017.31 835.897 1904.66 1904.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 880 0.000512 2048 130 1850 33344 3.5969 133.151 104.831 241.631 241.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 920 6.4e-05 512 360 300 98304 31.3232 6.7113 30.4153 208.874 277.569 277.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1300 0.001024 2048 450 5250 14752 1.36858 147.45 52.5456 201.408 201.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 830 0.001024 2048 180 1250 14912 1.36733 35.41 52.4404 89.2597 89.3157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1110 0.000512 1024 70 850 37024 1.66502 29.7789 52.4507 83.9357 83.9905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1330 0.000256 1024 200 750 68864 4.52198 3.41843 60.2536 104.858 173.16 173.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1310 0.000128 4096 220 3050 138560 23.0057 28.3472 1665.91 837.66 2555 2555.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 880 0.000512 2048 130 1850 33280 3.5905 93.0788 104.755 201.476 201.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 920 6.4e-05 512 360 300 98304 31.3449 6.7096 29.0105 208.917 276.226 276.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1300 0.001024 2048 450 5250 14720 1.36602 94.3187 52.4665 148.195 148.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 830 0.001024 2048 180 1250 14848 1.3641 22.786 52.3621 76.5574 76.6116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1110 0.000512 1024 70 850 36992 1.66877 19.2698 52.4554 73.4385 73.4945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1330 0.000256 1024 200 750 68608 4.50858 3.40787 40.6426 104.567 153.234 153.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1310 0.000128 4096 220 3050 138496 23.0646 28.3532 1063.76 837.886 1953.15 1953.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 880 0.000512 2048 130 1850 33216 3.57651 79.5771 104.666 187.874 187.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 920 6.4e-05 512 360 300 86016 31.9779 6.61654 29.2372 206.205 274.276 274.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1300 0.001024 2048 450 5250 14688 1.36522 76.667 52.4716 130.547 130.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 830 0.001024 2048 180 1250 14784 1.3543 18.5016 52.2742 72.1762 72.2309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1110 0.000512 1024 70 850 36960 1.66394 15.7968 52.454 69.9579 70.0131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1330 0.000256 1024 200 750 68736 4.50659 3.41392 33.8298 104.787 146.64 146.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1310 0.000128 4096 220 3050 138432 23.0172 28.3483 869.474 837.741 1758.66 1758.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 880 0.000512 2048 130 1850 33320 3.57869 125.237 104.86 233.732 233.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 50 920 6.4e-05 512 360 300 102400 31.1508 6.72742 19.8348 209.623 267.577 267.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1300 0.001024 2048 450 5250 14760 1.36589 136.628 52.5641 190.601 190.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 830 0.001024 2048 180 1250 14920 1.39408 33.2761 52.62 87.3341 87.3841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1110 0.000512 1024 70 850 37040 1.66768 27.8709 52.4943 82.0744 82.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1330 0.000256 1024 200 750 68800 4.54157 3.42253 56.4691 104.902 169.435 169.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1310 0.000128 4096 220 3050 138560 23.1479 28.3933 1555.74 837.898 2445.26 2445.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 880 0.000512 2048 130 1850 33280 3.57469 87.1757 104.817 195.619 195.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 920 6.4e-05 512 360 300 92160 31.4092 6.62403 12.2956 206.226 256.794 256.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1300 0.001024 2048 450 5250 14720 1.36147 87.9581 52.4994 141.863 141.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 830 0.001024 2048 180 1250 14880 1.3873 21.3595 52.5028 75.2927 75.3418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1110 0.000512 1024 70 850 36960 1.6664 17.9669 52.4423 72.1173 72.1753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1330 0.000256 1024 200 750 68480 4.50432 3.40858 36.2857 104.524 148.824 148.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1310 0.000128 4096 220 3050 138560 23.0859 28.3863 998.832 838.142 1888.53 1888.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 880 0.000512 2048 130 1850 33240 3.56992 74.6032 104.802 183.027 183.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 920 6.4e-05 512 360 300 92160 31.4388 6.63354 11.1367 206.213 255.657 255.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1300 0.001024 2048 450 5250 14640 1.35718 72.6158 52.3613 126.377 126.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 830 0.001024 2048 180 1250 14760 1.35587 17.6963 52.2728 71.3672 71.4259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1110 0.000512 1024 70 850 36960 1.66698 15.319 52.5716 69.5991 69.6546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1330 0.000256 1024 200 750 68160 4.54122 3.41606 30.8043 104.717 143.584 143.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1310 0.000128 4096 220 3050 138240 23.1383 28.3764 829.182 837.351 1718.12 1718.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 880 0.000512 2048 130 1850 33120 3.57661 68.5632 104.695 176.888 176.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 920 6.4e-05 512 360 300 81920 32.4298 6.61776 21.3945 206.46 267.139 267.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1300 0.001024 2048 450 5250 14560 1.3584 62.55 52.31 116.265 116.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 830 0.001024 2048 180 1250 14720 1.35642 15.1293 52.4148 68.9428 69.0016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1110 0.000512 1024 70 850 36800 1.66298 12.9638 52.4117 67.0795 67.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1330 0.000256 1024 200 750 67840 4.49437 3.39389 27.7421 104.297 140.032 140.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1310 0.000128 4096 220 3050 138240 23.0321 28.366 714.504 837.584 1603.57 1603.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 880 0.000512 2048 130 1850 33312 3.57786 162.24 104.783 270.655 270.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 920 6.4e-05 512 360 300 92160 31.3814 6.62752 23.6571 206.141 268.052 268.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1300 0.001024 2048 450 5250 14736 1.36342 187.112 52.4186 240.936 240.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 830 0.001024 2048 180 1250 14880 1.36874 45.0636 52.3993 98.8915 98.9368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1110 0.000512 1024 70 850 37008 1.66365 38.5982 52.5763 92.8809 92.9354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1330 0.000256 1024 200 750 68736 4.5152 3.40992 78.205 104.711 190.944 191.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1310 0.000128 4096 220 3050 138624 23.0912 28.3746 2114.45 837.893 3003.89 3003.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 880 0.000512 2048 130 1850 33216 3.584 107.678 104.655 215.968 216.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 920 6.4e-05 512 360 300 86016 31.9661 6.61952 14.3854 206.171 259.386 259.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1300 0.001024 2048 450 5250 14688 1.36397 116.484 52.4173 170.308 170.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 830 0.001024 2048 180 1250 14784 1.38019 28.1962 52.2664 81.8841 81.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1110 0.000512 1024 70 850 36960 1.6672 24.1132 52.4471 78.2721 78.3278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1330 0.000256 1024 200 750 68736 4.50701 3.41222 48.6409 104.772 161.442 161.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1310 0.000128 4096 220 3050 138432 23.0219 28.3434 1318.21 837.64 2207.29 2207.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 880 0.000512 2048 130 1850 33120 3.564 92.508 104.553 200.676 200.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 50 920 6.4e-05 512 360 300 73728 31.5752 6.7192 11.3053 198.014 247.852 248.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1300 0.001024 2048 450 5250 14544 1.3568 93.3561 52.1704 146.926 146.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 830 0.001024 2048 180 1250 14688 1.3751 22.6888 52.15 76.2552 76.3023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1110 0.000512 1024 70 850 36864 1.66662 19.3046 52.3962 73.4107 73.4648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1330 0.000256 1024 200 750 68544 4.51075 3.4137 39.2467 104.603 151.872 151.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1310 0.000128 4096 220 3050 138528 23.0812 28.3894 1076.03 838.156 1965.73 1965.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 880 0.000512 2048 130 1850 33024 3.57165 79.2429 104.521 187.386 187.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 920 6.4e-05 512 360 300 73728 31.5715 6.54006 9.97856 198.236 246.562 246.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1300 0.001024 2048 450 5250 14592 1.3617 80.1935 52.4796 134.076 134.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 830 0.001024 2048 180 1250 14592 1.37216 18.9952 52.0724 72.4825 72.5299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1110 0.000512 1024 70 850 36864 1.6671 16.4843 52.51 70.7023 70.7599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1330 0.000256 1024 200 750 68352 4.49754 3.40378 33.506 104.511 146.019 146.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1310 0.000128 4096 220 3050 138240 23.0364 28.3343 912.784 838.104 1802.34 1802.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 880 0.000512 2048 130 1850 33320 3.58803 151.655 104.952 260.247 260.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 920 6.4e-05 512 360 300 93184 31.4889 6.64573 22.5681 207.073 268.023 268.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1300 0.001024 2048 450 5250 14728 1.36397 170.831 52.4772 224.715 224.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 830 0.001024 2048 180 1250 14896 1.37216 41.3784 52.5256 95.3365 95.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1110 0.000512 1024 70 850 37016 1.66634 35.6191 52.5301 89.8562 89.9133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1330 0.000256 1024 200 750 68768 4.5343 3.41914 72.141 104.843 185.041 185.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1310 0.000128 4096 220 3050 138544 23.1465 28.3976 1935.29 838.634 2825.55 2825.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 880 0.000512 2048 130 1850 33264 3.59398 104.134 104.856 212.637 212.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 920 6.4e-05 512 360 300 86016 31.238 6.57149 13.9844 202.123 254.157 254.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1300 0.001024 2048 450 5250 14672 1.36077 108.397 52.4367 162.237 162.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 830 0.001024 2048 180 1250 14784 1.38627 26.3012 52.3265 80.057 80.1011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1110 0.000512 1024 70 850 36960 1.66486 22.6406 52.4888 76.8364 76.8922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1330 0.000256 1024 200 750 68544 4.5248 3.41328 45.4647 104.826 158.331 158.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1310 0.000128 4096 220 3050 138432 23.0847 28.3835 1234.04 838.146 2123.73 2123.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 880 0.000512 2048 130 1850 33096 3.56195 87.6759 104.645 195.938 195.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 920 6.4e-05 512 360 300 86016 31.2921 6.57962 11.4145 202.321 251.856 252.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1300 0.001024 2048 450 5250 14616 1.36333 88.7849 52.4723 142.662 142.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 830 0.001024 2048 180 1250 14784 1.384 21.6065 52.5187 75.5523 75.5992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1110 0.000512 1024 70 850 36792 1.65878 18.1993 52.378 72.2779 72.3333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1330 0.000256 1024 200 750 68544 4.54912 3.4263 36.8509 104.981 149.907 150
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1310 0.000128 4096 220 3050 138096 23.1357 28.3911 1009.32 837.905 1898.82 1898.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 880 0.000512 2048 130 1850 33152 3.58998 80.3607 104.869 188.874 188.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 50 920 6.4e-05 512 360 300 57344 31.9371 6.43542 7.22451 192.605 238.445 238.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1300 0.001024 2048 450 5250 14560 1.3624 79.2812 52.4394 133.127 133.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 830 0.001024 2048 180 1250 14560 1.37075 18.7718 52.0324 72.2177 72.2657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1110 0.000512 1024 70 850 36736 1.66093 16.3123 52.3467 70.363 70.4208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1330 0.000256 1024 200 750 67200 4.47904 3.37987 33.3447 103.78 145.083 145.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1310 0.000128 4096 220 3050 137984 23.0074 28.332 909.232 837.651 1798.3 1798.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 880 0.000512 2048 130 1850 33280 3.58387 150.386 104.781 258.804 258.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 920 6.4e-05 512 360 300 98304 31.3496 6.7113 23.6067 208.972 270.881 271.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1300 0.001024 2048 450 5250 14720 1.36397 164.004 52.4364 217.848 217.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 830 0.001024 2048 180 1250 14848 1.38419 41.1702 52.3756 94.972 95.0178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1110 0.000512 1024 70 850 36992 1.66707 34.9839 52.47 89.1636 89.2211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1330 0.000256 1024 200 750 68608 4.5024 3.40848 70.5172 104.599 183.133 183.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1310 0.000128 4096 220 3050 138496 23.0638 28.3462 1921.98 838.132 2811.6 2811.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 880 0.000512 2048 130 1850 33152 3.5793 105.314 104.683 213.627 213.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 920 6.4e-05 512 360 300 98304 31.361 6.7072 15.871 209.162 263.348 263.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1300 0.001024 2048 450 5250 14592 1.35613 106.287 52.305 159.993 160.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 830 0.001024 2048 180 1250 14720 1.37683 26.6524 52.2346 80.3061 80.3549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1110 0.000512 1024 70 850 36864 1.66691 22.5894 52.4206 76.7209 76.7775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1330 0.000256 1024 200 750 68608 4.5113 3.40573 46.0237 104.757 158.803 158.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1310 0.000128 4096 220 3050 138240 23.0553 28.3259 1250.88 837.689 2140.03 2140.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 880 0.000512 2048 130 1850 33024 3.56966 90.8522 104.422 198.9 198.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 920 6.4e-05 512 360 300 73728 31.5595 6.53722 10.453 198.05 246.85 247.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1300 0.001024 2048 450 5250 14592 1.36109 87.0624 52.4288 140.893 140.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 830 0.001024 2048 180 1250 14592 1.37344 21.9437 52.0236 75.3833 75.4302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1110 0.000512 1024 70 850 36864 1.66707 18.8636 52.4592 73.0314 73.0873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1330 0.000256 1024 200 750 68352 4.50074 3.40787 39.187 104.413 151.613 151.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1310 0.000128 4096 220 3050 138240 23.0387 28.3443 1057.6 837.339 1946.4 1946.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 880 0.000512 2048 130 1850 33024 3.57382 83.1802 104.602 191.409 191.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 920 6.4e-05 512 360 300 65536 32.2174 6.53542 8.45875 198.096 245.547 245.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1300 0.001024 2048 450 5250 14336 1.34963 73.0852 51.9155 126.394 126.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 830 0.001024 2048 180 1250 14592 1.37453 19.0253 52.1977 72.642 72.6897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1110 0.000512 1024 70 850 36608 1.64864 16.6441 52.2635 70.5982 70.6519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1330 0.000256 1024 200 750 68608 4.51904 3.41024 34.6165 104.841 147.492 147.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1310 0.000128 4096 220 3050 137728 23.0532 28.3259 936.423 836.322 1824.2 1824.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 880 0.000512 2048 130 1850 33264 3.57552 156.738 104.83 265.197 265.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 920 6.4e-05 512 360 300 92160 31.1007 6.58512 22.6596 204.318 264.91 265.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1300 0.001024 2048 450 5250 14688 1.35955 174.416 52.4109 228.231 228.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 830 0.001024 2048 180 1250 14832 1.38634 42.0925 52.3924 95.9132 95.9591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1110 0.000512 1024 70 850 37008 1.66912 35.8087 52.5373 90.0585 90.1133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1330 0.000256 1024 200 750 68832 4.53158 3.4263 72.6969 104.986 185.745 185.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1310 0.000128 4096 220 3050 138528 23.1103 28.3853 1983.17 838.417 2873.15 2873.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 880 0.000512 2048 130 1850 33120 3.56272 114.239 104.653 222.506 222.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 920 6.4e-05 512 360 300 73728 31.6 6.54541 13.1706 198.204 249.765 249.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1300 0.001024 2048 450 5250 14544 1.35373 122.727 52.2691 176.394 176.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 830 0.001024 2048 180 1250 14688 1.3624 29.995 52.2273 83.6438 83.6897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1110 0.000512 1024 70 850 36864 1.66397 25.4751 52.4453 79.6281 79.6853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1330 0.000256 1024 200 750 68544 4.51261 3.41402 51.5595 104.703 164.296 164.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1310 0.000128 4096 220 3050 138528 23.0748 28.3747 1410.9 838.865 2301.29 2301.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 880 0.000512 2048 130 1850 33048 3.55955 98.7279 104.555 206.898 206.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 920 6.4e-05 512 360 300 82944 31.9693 6.58781 12.6605 204.289 255.748 255.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1300 0.001024 2048 450 5250 14472 1.35578 100.55 52.1729 154.119 154.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 830 0.001024 2048 180 1250 14688 1.37795 24.6907 52.3476 78.4599 78.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1110 0.000512 1024 70 850 36720 1.66608 0 52.3044 53.9778 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 880 0.000512 2048 130 1850 32832 3.55168 93.3929 104.166 201.162 201.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 920 6.4e-05 512 360 300 73728 31.5576 6.53661 10.9599 198.116 247.419 247.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1300 0.001024 2048 450 5250 14400 1.35574 96.2906 52.1688 149.861 149.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 830 0.001024 2048 180 1250 14400 1.36822 23.4554 51.7662 76.6338 76.6807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1110 0.000512 1024 70 850 36576 1.65082 19.796 52.2039 73.6946 73.7503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1330 0.000256 1024 200 750 67968 4.48144 3.38534 40.6876 104.026 152.69 152.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1310 0.000128 4096 220 3050 137664 22.9989 28.3322 1094.69 835.807 1981.9 1981.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 880 0.000512 2048 130 1850 32760 3.55254 86.9919 104.255 194.853 194.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 920 6.4e-05 512 360 300 46080 31.7018 6.05882 7.18672 185.957 231.148 231.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1300 0.001024 2048 450 5250 14400 1.36141 87.6339 52.4083 141.449 141.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 830 0.001024 2048 180 1250 14400 1.37626 21.1661 52.0043 74.5897 74.6373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1110 0.000512 1024 70 850 36720 1.67322 18.3666 52.5363 72.6205 72.6783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1330 0.000256 1024 200 750 67680 4.56928 3.42515 37.2734 104.981 150.355 150.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1310 0.000128 4096 220 3050 137520 23.1567 28.3952 998.006 836.914 1886.55 1886.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 880 0.000512 2048 130 1850 33280 3.576 149.314 104.882 257.826 257.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 920 6.4e-05 512 360 300 92160 31.3838 6.62528 21.9034 206.352 266.511 266.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1300 0.001024 2048 450 5250 14720 1.36579 168.622 52.5084 222.539 222.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 830 0.001024 2048 180 1250 14880 1.39344 40.9399 52.5313 94.9082 94.9563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1110 0.000512 1024 70 850 36960 1.66742 34.7176 52.474 88.9021 88.9628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1330 0.000256 1024 200 750 68480 4.50426 3.40992 69.874 104.593 182.488 182.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1310 0.000128 4096 220 3050 138560 23.0899 28.3799 1916.64 838.709 2806.9 2806.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 880 0.000512 2048 130 1850 33120 3.57875 109.525 104.664 217.82 217.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 920 6.4e-05 512 360 300 81920 32.3669 6.61949 13.806 206.397 259.433 259.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1300 0.001024 2048 450 5250 14560 1.35987 116.001 52.367 169.771 169.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 830 0.001024 2048 180 1250 14720 1.38586 28.0076 52.3367 81.7711 81.8188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1110 0.000512 1024 70 850 36800 1.66243 23.9084 52.3673 77.9819 78.0365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1330 0.000256 1024 200 750 67840 4.49664 3.39658 48.1388 104.263 160.397 160.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1310 0.000128 4096 220 3050 138240 23.0329 28.3469 1318.05 837.342 2206.85 2206.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 880 0.000512 2048 130 1850 33120 3.57533 95.0657 104.79 203.485 203.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 920 6.4e-05 512 360 300 92160 31.4155 6.62739 13.4612 206.279 258.026 258.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1300 0.001024 2048 450 5250 14400 1.35373 96.7987 52.0312 150.227 150.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 830 0.001024 2048 180 1250 14640 1.37626 23.7097 52.2716 77.4006 77.4508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1110 0.000512 1024 70 850 36720 1.66026 20.2114 52.3223 74.2357 74.2953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1330 0.000256 1024 200 750 68160 4.52672 3.41437 40.9203 104.71 153.68 153.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1310 0.000128 4096 220 3050 138240 23.077 28.3944 1125.09 837.927 2014.56 2014.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 880 0.000512 2048 130 1850 32960 3.57594 88.8422 104.681 197.153 197.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 920 6.4e-05 512 360 300 40960 33.5934 6.43552 6.57888 192.799 239.653 239.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1300 0.001024 2048 450 5250 14400 1.35581 89.8259 52.3485 143.573 143.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 830 0.001024 2048 180 1250 14400 1.37059 21.6426 51.8932 74.9516 74.9994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1110 0.000512 1024 70 850 36480 1.6487 18.5399 52.1584 72.3915 72.4481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1330 0.000256 1024 200 750 66560 4.48733 3.37101 37.2611 103.639 148.866 148.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1310 0.000128 4096 220 3050 137600 23.0516 28.3465 1025.44 836.639 1913.56 1913.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 880 0.000512 2048 130 1850 32800 3.55731 89.6357 104.46 197.707 197.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 920 6.4e-05 512 360 300 51200 35.3752 6.63142 7.73872 206.577 256.57 256.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1300 0.001024 2048 450 5250 14400 1.36 86.3513 52.5124 140.266 140.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 830 0.001024 2048 180 1250 14400 1.37402 21.2808 52.1131 74.8091 74.8558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1110 0.000512 1024 70 850 36400 1.65069 17.686 52.1566 71.533 71.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1330 0.000256 1024 200 750 67200 4.47866 3.37651 36.5064 103.737 148.202 148.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1310 0.000128 4096 220 3050 137600 23.0502 28.3464 989.838 835.283 1876.59 1876.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 880 0.000512 2048 130 1860 33312 3.57786 124.769 104.847 233.245 233.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 920 6.4e-05 512 360 300 110592 30.3851 6.70915 30.8681 208.961 277.163 277.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1300 0.001024 2048 450 5220 14784 1.40288 135.025 52.5559 189.027 189.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 830 0.001024 2048 180 1260 14880 1.36976 32.9421 52.4674 86.8233 86.8782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1110 0.000512 1024 70 840 37056 1.67085 27.0459 52.4736 81.2334 81.2884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1330 0.000256 1024 200 780 69760 4.50173 3.41453 57.5494 104.883 170.456 170.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1310 0.000128 4096 220 3060 138688 23.0331 28.3341 1542.84 837.827 2432.11 2432.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 880 0.000512 2048 130 1860 33280 3.57875 87.6709 104.938 196.242 196.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 920 6.4e-05 512 360 300 106496 30.6737 6.70515 28.1592 209.12 274.895 275.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1300 0.001024 2048 450 5220 14720 1.36125 88.4649 52.3972 142.269 142.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 830 0.001024 2048 180 1260 14848 1.36266 21.6165 52.5109 75.5329 75.5902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1110 0.000512 1024 70 840 36992 1.66637 17.9325 52.4736 72.1132 72.1695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1330 0.000256 1024 200 780 69376 4.49322 3.40723 37.7977 104.668 150.474 150.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1310 0.000128 4096 220 3060 138624 23.0597 28.3464 1007.6 838.689 1897.78 1897.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 880 0.000512 2048 130 1860 33216 3.57843 69.5041 104.779 177.914 177.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 920 6.4e-05 512 360 300 98304 30.867 6.62531 25.6131 206.256 269.605 269.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1300 0.001024 2048 450 5220 14688 1.35952 71.0947 52.3641 124.866 124.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 830 0.001024 2048 180 1260 14784 1.35795 17.4047 52.3916 71.1968 71.2554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1110 0.000512 1024 70 840 36960 1.66912 14.5976 52.4372 68.7456 68.8045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1330 0.000256 1024 200 780 69504 4.49859 3.41184 31.8934 104.817 144.723 144.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1310 0.000128 4096 220 3060 138624 23.0225 28.3361 811.847 837.977 1701.26 1701.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 880 0.000512 2048 130 1860 33152 3.57184 68.0858 104.738 176.45 176.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 920 6.4e-05 512 360 300 98304 31.418 6.7097 29.7659 209.115 277.257 277.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1300 0.001024 2048 450 5220 14592 1.35984 61.5079 52.2163 115.128 115.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 830 0.001024 2048 180 1260 14720 1.35578 15.1946 52.3243 68.9177 68.9789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1110 0.000512 1024 70 840 36864 1.67117 12.8236 52.4468 66.9921 67.0515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1330 0.000256 1024 200 780 69120 4.50976 3.40643 27.9261 104.739 140.686 140.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1310 0.000128 4096 220 3060 138240 23.058 28.3327 705.437 837.495 1594.4 1594.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 880 0.000512 2048 130 1860 33320 3.5913 163.539 104.993 272.178 272.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 60 920 6.4e-05 512 360 300 107520 30.7218 6.73562 27.9582 209.819 275.476 275.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1300 0.001024 2048 450 5220 14760 1.3601 186.638 52.4526 240.493 240.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 830 0.001024 2048 180 1260 14880 1.38854 45.504 52.5379 99.4744 99.5226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1110 0.000512 1024 70 840 37040 1.66646 38.3086 52.5111 92.5285 92.5839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1330 0.000256 1024 200 780 69760 4.51949 3.42403 81.3705 104.996 194.412 194.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1310 0.000128 4096 220 3060 138640 23.1519 28.3989 2114.91 838.728 3005.27 3005.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 880 0.000512 2048 130 1860 33280 3.59219 107.205 104.89 215.742 215.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 920 6.4e-05 512 360 300 102400 30.5252 6.62515 18.0568 206.259 261.711 261.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1300 0.001024 2048 450 5220 14720 1.36336 116.129 52.4004 169.937 169.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 830 0.001024 2048 180 1260 14800 1.3824 28.7251 52.4127 82.5652 82.6143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1110 0.000512 1024 70 840 36960 1.6688 23.8802 52.4109 78.0035 78.0608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1330 0.000256 1024 200 780 69440 4.49958 3.40787 50.1732 104.52 162.706 162.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1310 0.000128 4096 220 3060 138560 23.0785 28.3935 1319.48 838.092 2209.12 2209.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 880 0.000512 2048 130 1860 33240 3.5872 91.6439 104.991 200.275 200.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 920 6.4e-05 512 360 300 92160 31.461 6.63587 13.7334 206.437 258.506 258.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1300 0.001024 2048 450 5220 14640 1.35587 93.6778 52.3428 147.42 147.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 830 0.001024 2048 180 1260 14760 1.37974 22.79 52.4288 76.6404 76.6909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1110 0.000512 1024 70 840 36960 1.66746 19.318 52.5171 73.5441 73.6012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1330 0.000256 1024 200 780 69120 4.52218 3.41274 40.9246 104.675 153.633 153.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1310 0.000128 4096 220 3060 138480 23.1256 28.3956 1073.92 838.267 1963.79 1963.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 880 0.000512 2048 130 1860 33120 3.57437 80.4944 104.764 188.888 188.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 920 6.4e-05 512 360 300 102400 30.5119 6.61792 35.8888 206.437 279.699 279.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1300 0.001024 2048 450 5220 14560 1.35578 79.19 52.2281 132.816 132.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 830 0.001024 2048 180 1260 14720 1.35581 19.5636 52.4244 73.3842 73.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1110 0.000512 1024 70 840 36800 1.66326 16.318 52.3462 70.3691 70.4233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1330 0.000256 1024 200 780 69120 4.47747 3.39354 34.4265 104.285 146.685 146.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1310 0.000128 4096 220 3060 138240 23.0297 28.345 908.887 837.837 1798.17 1798.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 880 0.000512 2048 130 1860 33312 3.5881 151.646 104.979 260.265 260.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 920 6.4e-05 512 360 300 104448 30.3046 6.63046 24.0977 206.366 267.642 267.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1300 0.001024 2048 450 5220 14784 1.3647 170.904 52.5312 224.844 224.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 830 0.001024 2048 180 1260 14832 1.38422 41.7681 52.427 95.621 95.6702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1110 0.000512 1024 70 840 37056 1.66954 35.1337 52.5391 89.3868 89.4451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1330 0.000256 1024 200 780 69696 4.50307 3.4128 74.5216 104.831 187.373 187.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1310 0.000128 4096 220 3060 138720 23.0787 28.3812 1943.59 839.034 2834.17 2834.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 880 0.000512 2048 130 1860 33216 3.57786 102.426 104.851 210.906 210.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 920 6.4e-05 512 360 300 98304 30.8144 6.61824 15.4536 206.394 259.523 259.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1300 0.001024 2048 450 5220 14688 1.35862 106.574 52.399 160.378 160.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 830 0.001024 2048 180 1260 14784 1.36394 26.3025 52.4221 80.1508 80.1996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1110 0.000512 1024 70 840 36960 1.6705 22.2374 52.4746 76.4257 76.4826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1330 0.000256 1024 200 780 69504 4.4928 3.4064 46.9032 104.888 159.795 159.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1310 0.000128 4096 220 3060 138624 23.0318 28.3334 1220.11 838.547 2110.1 2110.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 880 0.000512 2048 130 1860 33120 3.57376 88.4633 104.63 196.72 196.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 60 920 6.4e-05 512 360 300 92160 29.8439 6.54336 12.1068 198.018 246.756 246.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1300 0.001024 2048 450 5220 14688 1.36602 87.9002 52.4881 141.796 141.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 830 0.001024 2048 180 1260 14688 1.3777 21.4109 52.2481 75.0815 75.1282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1110 0.000512 1024 70 840 36864 1.6647 17.8589 52.3675 71.9526 72.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1330 0.000256 1024 200 780 69120 4.50141 3.41062 37.7984 104.603 150.414 150.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1310 0.000128 4096 220 3060 138528 23.081 28.3736 1002.4 838.104 1892.04 1892.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 880 0.000512 2048 130 1860 33024 3.56374 79.6281 104.601 187.844 187.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 60 920 6.4e-05 512 360 300 73728 31.5845 6.53722 9.56822 198.235 246.173 246.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1300 0.001024 2048 450 5220 14592 1.36109 79.0815 52.4053 132.892 132.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 830 0.001024 2048 180 1260 14592 1.37341 19.3331 52.1694 72.919 72.9661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1110 0.000512 1024 70 840 36864 1.66707 16.2674 52.5601 70.5356 70.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1330 0.000256 1024 200 780 69120 4.49635 3.40192 34.5 104.508 147.008 147.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1310 0.000128 4096 220 3060 138240 23.0372 28.3277 902.912 838.112 1792.46 1792.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 880 0.000512 2048 130 1860 33120 3.58765 72.8457 104.894 181.382 181.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 920 6.4e-05 512 360 300 92160 31.4173 6.62992 10.4485 206.318 255.05 255.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1300 0.001024 2048 450 5220 14400 1.35568 65.7733 51.9744 119.146 119.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 830 0.001024 2048 180 1260 14640 1.37968 16.2259 52.3874 70.0363 70.0834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1110 0.000512 1024 70 840 36720 1.66419 13.9502 52.3036 67.9588 68.0193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1330 0.000256 1024 200 780 69120 4.51475 3.41274 30.0756 104.738 142.844 142.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1310 0.000128 4096 220 3060 138240 23.0924 28.3754 781.646 838.112 1671.3 1671.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 880 0.000512 2048 130 1860 33264 3.57562 144.643 104.878 253.149 253.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 920 6.4e-05 512 360 300 107520 30.2179 6.6456 24.8491 207.057 269.012 269.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1300 0.001024 2048 450 5220 14728 1.3615 162.673 52.4001 216.479 216.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 830 0.001024 2048 180 1260 14840 1.39005 39.9033 52.4676 93.8029 93.8496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1110 0.000512 1024 70 840 37016 1.66861 33.5442 52.4988 87.7534 87.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1330 0.000256 1024 200 780 69664 4.51315 3.42013 70.7098 104.88 183.627 183.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1310 0.000128 4096 220 3060 138656 23.1424 28.3939 1856.39 838.516 2746.52 2746.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 880 0.000512 2048 130 1860 33152 3.57466 100.174 104.723 208.525 208.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 920 6.4e-05 512 360 300 100352 29.9135 6.57056 15.1868 202.286 254.203 254.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1300 0.001024 2048 450 5220 14672 1.35987 103.999 52.4021 157.807 157.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 830 0.001024 2048 180 1260 14784 1.38048 25.3974 52.4694 79.2891 79.3393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1110 0.000512 1024 70 840 36960 1.66547 21.1251 52.4967 75.3288 75.3882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1330 0.000256 1024 200 780 69440 4.50586 3.41552 45.061 104.911 157.995 158.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1310 0.000128 4096 220 3060 138656 23.0773 28.3771 1182.34 838.804 2072.67 2072.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 880 0.000512 2048 130 1860 33096 3.57786 86.5614 104.768 194.962 195.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 920 6.4e-05 512 360 300 86016 31.2847 6.57472 11.272 202.321 251.699 251.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1300 0.001024 2048 450 5220 14616 1.36192 86.2921 52.4019 140.098 140.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 830 0.001024 2048 180 1260 14616 1.3521 20.7894 52.1636 74.3674 74.4141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1110 0.000512 1024 70 840 36792 1.66544 17.8253 52.3469 71.8815 71.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1330 0.000256 1024 200 780 69216 4.5336 3.42368 37.7108 104.984 150.754 150.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1310 0.000128 4096 220 3060 138432 23.1219 28.3967 989.631 837.919 1879.15 1879.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 880 0.000512 2048 130 1860 32928 3.55949 77.8117 104.421 185.844 185.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 920 6.4e-05 512 360 300 86016 29.3336 6.43686 10.2086 192.743 238.969 239.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1300 0.001024 2048 450 5220 14560 1.35939 74.1642 52.4 127.967 128.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 830 0.001024 2048 180 1260 14560 1.35392 18.5469 52.1687 72.1328 72.1821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1110 0.000512 1024 70 840 36736 1.66298 15.4065 52.3453 69.4555 69.5132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1330 0.000256 1024 200 780 68096 4.47002 3.37978 33.0781 103.855 144.885 144.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1310 0.000128 4096 220 3060 138432 23.0074 28.332 868.628 838.232 1758.27 1758.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 880 0.000512 2048 130 1860 33040 3.57581 71.7271 104.783 180.141 180.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 60 920 6.4e-05 512 360 300 71680 30.7677 6.43837 8.27213 192.613 238.329 238.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1300 0.001024 2048 450 5220 14280 1.35002 65.4195 51.755 118.569 118.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 830 0.001024 2048 180 1260 14560 1.3783 16.8561 52.2749 70.5523 70.6009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1110 0.000512 1024 70 840 36680 1.66474 13.5425 52.2987 67.5488 67.6058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1330 0.000256 1024 200 780 68320 4.50886 3.39869 28.562 104.143 140.714 140.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1310 0.000128 4096 220 3060 137760 23.1688 28.3853 762.667 836.587 1650.88 1650.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 880 0.000512 2048 130 1860 33280 3.584 140.842 104.863 249.338 249.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 920 6.4e-05 512 360 300 106496 30.6294 6.7072 23.7774 208.977 270.335 270.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1300 0.001024 2048 450 5220 14720 1.35843 147.351 52.3647 201.117 201.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 830 0.001024 2048 180 1260 14848 1.39194 37.8737 52.4766 91.7849 91.8323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1110 0.000512 1024 70 840 36992 1.66678 31.6744 52.4394 85.8231 85.8781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1330 0.000256 1024 200 780 69376 4.49574 3.40845 67.2382 104.598 179.843 179.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1310 0.000128 4096 220 3060 138624 23.0666 28.3607 1760.26 838.14 2649.9 2649.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 880 0.000512 2048 130 1860 33152 3.5759 101.618 104.691 209.937 209.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 920 6.4e-05 512 360 300 98304 31.3392 6.70954 15.0785 209.017 262.39 262.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1300 0.001024 2048 450 5220 14592 1.35702 97.8318 52.1921 151.423 151.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 830 0.001024 2048 180 1260 14720 1.35578 25.2646 52.2997 78.9798 79.0275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1110 0.000512 1024 70 840 36864 1.6663 21.3534 52.3565 75.419 75.4773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1330 0.000256 1024 200 780 69120 4.50474 3.40787 45.3526 104.734 158.102 158.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1310 0.000128 4096 220 3060 138240 23.0461 28.3378 1201.67 837.095 2090.22 2090.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 880 0.000512 2048 130 1860 33024 3.55933 87.4412 104.602 195.656 195.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 920 6.4e-05 512 360 300 73728 31.5718 6.53926 9.92854 198.232 246.511 246.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1300 0.001024 2048 450 5220 14592 1.35987 81.1489 52.406 134.958 135.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 830 0.001024 2048 180 1260 14592 1.3551 21.0186 52.1731 74.6025 74.6501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1110 0.000512 1024 70 840 36864 1.66518 17.6875 52.5257 71.9206 71.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1330 0.000256 1024 200 780 69120 4.49536 3.40378 38.1302 104.507 150.641 150.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1310 0.000128 4096 220 3060 138240 23.0439 28.3279 996.385 838.11 1885.94 1886.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 880 0.000512 2048 130 1860 33024 3.57315 80.8182 104.764 189.209 189.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 920 6.4e-05 512 360 300 65536 32.2282 6.53862 8.29469 198.258 245.563 245.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1300 0.001024 2048 450 5220 14336 1.34579 70.3819 51.8861 123.657 123.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 830 0.001024 2048 180 1260 14592 1.35578 19.2226 52.3428 72.9825 73.0297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1110 0.000512 1024 70 840 36608 1.64672 16.2078 52.2173 70.1137 70.1727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1330 0.000256 1024 200 780 68608 4.52077 3.40781 35.0261 104.927 147.988 148.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1310 0.000128 4096 220 3060 137728 23.0378 28.3262 918.152 836.997 1806.59 1806.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 880 0.000512 2048 130 1860 32960 3.57584 74.709 104.752 183.092 183.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 920 6.4e-05 512 360 300 81920 29.7441 6.4399 9.46202 192.776 238.661 238.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1300 0.001024 2048 450 5220 14400 1.35651 63.4634 52.22 117.083 117.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 830 0.001024 2048 180 1260 14400 1.3489 17.0533 51.9891 70.4521 70.5016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1110 0.000512 1024 70 840 36480 1.64659 14.8438 52.1221 68.6559 68.7156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1330 0.000256 1024 200 780 67840 4.46416 3.37626 31.6528 103.627 143.233 143.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1310 0.000128 4096 220 3060 137600 23.0478 28.3259 838.368 836.529 1726.35 1726.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 880 0.000512 2048 130 1856 33344 3.59014 123.484 104.916 232.043 232.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 920 6.4e-05 512 360 320 94208 31.8272 6.71206 27.341 208.961 275.088 275.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1300 0.001024 2048 450 5248 14752 1.41107 133.764 52.5472 187.769 187.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 830 0.001024 2048 180 1216 15040 1.37238 31.7745 52.4742 85.6651 85.7231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1110 0.000512 1024 70 832 37088 1.66579 26.5725 52.5008 80.7831 80.8396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1330 0.000256 1024 200 768 69632 4.50144 3.41811 56.8299 104.9 169.758 169.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1310 0.000128 4096 220 3072 138496 23.0145 28.332 1524.62 837.978 2414.02 2414.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 880 0.000512 2048 130 1856 33280 3.58438 85.5608 104.881 194.075 194.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 920 6.4e-05 512 360 320 90112 32.2676 6.70525 24.7021 209.08 273.001 273.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1300 0.001024 2048 450 5248 14720 1.36269 85.7772 52.455 139.638 139.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 830 0.001024 2048 180 1216 14976 1.35958 20.3837 52.4108 74.1974 74.2523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1110 0.000512 1024 70 832 37056 1.66912 17.1633 52.5255 71.4002 71.4567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1330 0.000256 1024 200 768 69376 4.49562 3.40864 36.5332 104.653 149.191 149.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1310 0.000128 4096 220 3072 138496 23.0555 28.3483 976.936 838.589 1867 1867.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 880 0.000512 2048 130 1856 33216 3.58077 73.5325 104.731 181.898 181.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 920 6.4e-05 512 360 320 86016 31.9767 6.61914 23.0701 206.225 268.126 268.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1300 0.001024 2048 450 5248 14688 1.36176 70.0165 52.4256 123.846 123.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 830 0.001024 2048 180 1216 14976 1.36397 16.7211 52.4659 70.5914 70.6484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1110 0.000512 1024 70 832 36960 1.66707 14.168 52.4044 68.2811 68.3387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1330 0.000256 1024 200 768 69504 4.49485 3.41366 31.3111 104.797 144.123 144.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1310 0.000128 4096 220 3072 138432 23.0113 28.3382 801.77 837.902 1691.09 1691.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 880 0.000512 2048 130 1856 33152 3.5744 67.8194 104.642 176.089 176.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 920 6.4e-05 512 360 320 81920 32.9057 6.7113 25.8252 208.986 274.668 274.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1300 0.001024 2048 450 5248 14592 1.36077 60.7744 52.2506 114.429 114.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 830 0.001024 2048 180 1216 14848 1.35491 14.5965 52.2548 68.2492 68.3073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1110 0.000512 1024 70 832 36992 1.67261 12.3802 52.4936 66.5886 66.6469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1330 0.000256 1024 200 768 69120 4.50208 3.40848 27.1795 104.669 139.86 139.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1310 0.000128 4096 220 3072 138240 23.0523 28.3382 694.412 836.984 1582.86 1582.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 880 0.000512 2048 130 1856 33320 3.58854 159.486 104.944 268.074 268.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 64 920 6.4e-05 512 360 320 97280 31.6177 6.73178 26.0514 209.795 274.436 274.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1300 0.001024 2048 450 5248 14760 1.36192 180.636 52.5154 234.555 234.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 830 0.001024 2048 180 1216 15040 1.39027 43.0776 52.5312 97.043 97.0857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1110 0.000512 1024 70 832 37080 1.66838 36.4701 52.5356 90.716 90.7733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1330 0.000256 1024 200 768 69600 4.52403 3.42634 77.666 104.982 190.699 190.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1310 0.000128 4096 220 3072 138480 23.1416 28.381 2047.87 838.585 2938.05 2938.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 880 0.000512 2048 130 1856 33280 3.59226 103.887 104.852 212.388 212.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 64 920 6.4e-05 512 360 320 92160 31.4161 6.63328 16.6203 206.201 261.106 261.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1300 0.001024 2048 450 5248 14720 1.36134 110.459 52.4648 164.33 164.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 830 0.001024 2048 180 1216 14960 1.38416 26.4356 52.3735 80.2359 80.2839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1110 0.000512 1024 70 832 37040 1.66973 22.4072 52.49 76.6102 76.6689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1330 0.000256 1024 200 768 69120 4.49891 3.40723 47.5363 104.512 160.055 160.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1310 0.000128 4096 220 3072 138400 23.0723 28.3707 1249.82 838.032 2139.37 2139.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 880 0.000512 2048 130 1856 33240 3.58608 88.535 104.856 197.033 197.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 920 6.4e-05 512 360 320 92160 31.4213 6.62762 13.9525 206.239 258.479 258.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1300 0.001024 2048 450 5248 14640 1.35661 90.8348 52.3603 144.598 144.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 830 0.001024 2048 180 1216 14880 1.3783 21.448 52.2713 75.1382 75.1869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1110 0.000512 1024 70 832 36960 1.66877 18.19 52.4419 72.342 72.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1330 0.000256 1024 200 768 69120 4.5191 3.41661 39.1445 104.57 151.754 151.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1310 0.000128 4096 220 3072 138240 23.1287 28.3905 1033.98 837.431 1923 1923.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 880 0.000512 2048 130 1856 33120 3.57341 79.4849 104.73 187.839 187.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 920 6.4e-05 512 360 320 81920 32.3773 6.62118 29.4071 206.437 275.078 275.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1300 0.001024 2048 450 5248 14560 1.36131 77.3812 52.294 131.08 131.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 830 0.001024 2048 180 1216 14880 1.35987 18.3827 52.4267 72.2115 72.2698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1110 0.000512 1024 70 832 36960 1.66979 15.8761 52.533 70.1217 70.1809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1330 0.000256 1024 200 768 68480 4.47949 3.39037 33.2207 104.282 145.479 145.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1310 0.000128 4096 220 3072 137920 23.0264 28.3321 885.17 837.504 1774.11 1774.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 880 0.000512 2048 130 1856 33000 3.56112 72.2473 104.502 180.367 180.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 920 6.4e-05 512 360 320 76800 32.8358 6.62938 29.6354 206.441 275.78 275.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1300 0.001024 2048 450 5248 14600 1.36246 70.9534 52.5066 124.866 124.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 830 0.001024 2048 180 1216 14800 1.35843 16.7445 52.31 70.4564 70.5147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1110 0.000512 1024 70 832 36800 1.66685 14.4425 52.3742 68.5302 68.5866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1330 0.000256 1024 200 768 68800 4.51229 3.416 30.5386 104.537 143.11 143.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1310 0.000128 4096 220 3072 138000 23.1411 28.3989 808.343 838.471 1698.43 1698.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 880 0.000512 2048 130 1856 33312 3.59014 148.455 104.959 257.057 257.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 920 6.4e-05 512 360 320 92160 31.3999 6.62528 22.2834 206.388 266.941 267.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1300 0.001024 2048 450 5248 14736 1.36397 165.665 52.476 219.547 219.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 830 0.001024 2048 180 1216 15024 1.39674 39.5776 52.5162 93.5338 93.5812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1110 0.000512 1024 70 832 37056 1.66566 33.6835 52.523 87.916 87.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1330 0.000256 1024 200 768 69504 4.4991 3.4159 71.8828 104.836 184.738 184.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1310 0.000128 4096 220 3072 138528 23.0778 28.3793 1886.56 838.916 2777.01 2777.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 880 0.000512 2048 130 1856 33216 3.57491 99.4945 104.731 207.854 207.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 920 6.4e-05 512 360 320 86016 31.9693 6.62035 14.0398 206.23 259.104 259.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1300 0.001024 2048 450 5248 14688 1.35987 103.004 52.4226 156.83 156.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 830 0.001024 2048 180 1216 14976 1.39021 24.5048 52.4636 78.401 78.4499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1110 0.000512 1024 70 832 36960 1.66294 21.0043 52.4064 75.1152 75.1717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1330 0.000256 1024 200 768 69504 4.4959 3.40909 44.7472 104.799 157.558 157.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1310 0.000128 4096 220 3072 138432 23.0025 28.3339 1176.44 837.847 2065.7 2065.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 880 0.000512 2048 130 1856 33120 3.57421 84.8938 104.691 193.214 193.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 64 920 6.4e-05 512 360 320 73728 31.5899 6.54173 9.82099 198.181 246.379 246.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1300 0.001024 2048 450 5248 14544 1.35619 83.948 52.2096 137.558 137.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 830 0.001024 2048 180 1216 14832 1.37245 19.8749 52.249 73.5401 73.5908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1110 0.000512 1024 70 832 36864 1.66298 16.9615 52.3874 71.0541 71.1129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1330 0.000256 1024 200 768 69120 4.50662 3.41197 36.3565 104.693 149.069 149.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1310 0.000128 4096 220 3072 138240 23.0918 28.3734 969.561 838.845 1859.95 1860.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 880 0.000512 2048 130 1856 33024 3.57024 77.4472 104.572 185.641 185.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 64 920 6.4e-05 512 360 320 73728 31.5609 6.53613 9.69603 198.243 246.278 246.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1300 0.001024 2048 450 5248 14592 1.36378 75.7518 52.4742 129.633 129.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 830 0.001024 2048 180 1216 14784 1.37744 18.1289 52.2569 71.8064 71.8548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1110 0.000512 1024 70 832 36864 1.66298 15.2951 52.5135 69.5153 69.5724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1330 0.000256 1024 200 768 69120 4.48682 3.4039 33.0286 104.509 145.531 145.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1310 0.000128 4096 220 3072 138240 23.0258 28.3346 863.826 838.117 1753.38 1753.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 880 0.000512 2048 130 1856 33120 3.58806 69.5314 104.874 178.046 178.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 920 6.4e-05 512 360 320 92160 31.4193 6.62704 10.725 206.342 255.355 255.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1300 0.001024 2048 450 5248 14400 1.35312 64.1492 52.0444 117.588 117.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 830 0.001024 2048 180 1216 14640 1.37459 15.8335 51.9587 69.211 69.2593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1110 0.000512 1024 70 832 36720 1.66067 13.4704 52.2781 67.4532 67.5103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1330 0.000256 1024 200 768 69120 4.51363 3.412 28.8095 104.745 141.58 141.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1310 0.000128 4096 220 3072 138240 23.0769 28.3772 757.092 838.235 1646.86 1646.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 880 0.000512 2048 130 1856 33320 3.58666 140.51 104.915 249.062 249.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 920 6.4e-05 512 360 320 93184 31.4841 6.64646 22.0417 206.911 267.33 267.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1300 0.001024 2048 450 5248 14728 1.36042 156.69 52.4308 210.528 210.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 830 0.001024 2048 180 1216 15008 1.38698 37.1487 52.4514 91.0313 91.0803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1110 0.000512 1024 70 832 37016 1.66515 31.5163 52.4384 85.6603 85.7181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1330 0.000256 1024 200 768 69440 4.51446 3.41696 66.9841 104.762 179.784 179.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1310 0.000128 4096 220 3072 138432 23.1484 28.4099 1777.67 837.925 2667.23 2667.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 880 0.000512 2048 130 1856 33264 3.58387 96.6925 104.908 205.237 205.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 920 6.4e-05 512 360 320 86016 31.2264 6.57091 13.3973 202.122 253.564 253.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1300 0.001024 2048 450 5248 14672 1.36144 98.5403 52.4299 152.375 152.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 830 0.001024 2048 180 1216 14896 1.3759 23.6317 52.293 77.3427 77.3898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1110 0.000512 1024 70 832 36960 1.66835 20.0356 52.4292 74.1735 74.2313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1330 0.000256 1024 200 768 69440 4.50838 3.41488 42.5773 104.823 155.428 155.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1310 0.000128 4096 220 3072 138432 23.0722 28.3806 1127.35 838.115 2016.99 2017.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 880 0.000512 2048 130 1856 33096 3.5681 84.457 104.7 192.774 192.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 920 6.4e-05 512 360 320 86016 31.3032 6.57878 11.4454 202.343 251.916 252.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1300 0.001024 2048 450 5248 14616 1.36192 82.7368 52.4748 136.616 136.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 830 0.001024 2048 180 1216 14784 1.38026 19.6314 52.1923 73.2463 73.2924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1110 0.000512 1024 70 832 36792 1.65888 16.6416 52.3244 70.6674 70.7235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1330 0.000256 1024 200 768 69216 4.53242 3.42237 36.0721 104.994 149.125 149.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1310 0.000128 4096 220 3072 138096 23.1335 28.3975 950.687 837.999 1840.29 1840.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 880 0.000512 2048 130 1856 33152 3.58624 76.0443 104.914 184.596 184.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 920 6.4e-05 512 360 320 57344 31.9386 6.43683 7.15306 192.608 238.38 238.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1300 0.001024 2048 450 5248 14560 1.36166 71.6411 52.4359 125.48 125.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 830 0.001024 2048 180 1216 14784 1.37808 17.2562 52.3057 70.9815 71.0306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1110 0.000512 1024 70 832 36736 1.65888 14.8482 52.2833 68.8316 68.8906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1330 0.000256 1024 200 768 68096 4.47117 3.38099 31.5725 103.784 143.313 143.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1310 0.000128 4096 220 3072 137984 22.9929 28.3386 834.759 837.616 1723.78 1723.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 880 0.000512 2048 130 1856 33040 3.57171 69.7999 104.846 178.267 178.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 64 920 6.4e-05 512 360 320 71680 30.7589 6.44301 7.7591 192.797 238.001 238.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1300 0.001024 2048 450 5248 14280 1.34611 61.9049 51.8717 115.168 115.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 830 0.001024 2048 180 1216 14560 1.37066 14.9725 51.8945 68.2812 68.3301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1110 0.000512 1024 70 832 36680 1.65741 13.2751 52.3398 67.3153 67.3724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1330 0.000256 1024 200 768 68320 4.51258 3.3984 27.6311 104.242 139.885 139.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1310 0.000128 4096 220 3072 137760 23.1671 28.3852 737.035 837.37 1626.03 1626.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 880 0.000512 2048 130 1856 33280 3.58029 139.114 104.828 247.575 247.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 920 6.4e-05 512 360 320 90112 32.1892 6.71309 21.2123 208.981 269.346 269.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1300 0.001024 2048 450 5248 14720 1.36202 147.902 52.4343 201.742 201.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 830 0.001024 2048 180 1216 14976 1.38733 36.5343 52.389 90.3544 90.4038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1110 0.000512 1024 70 832 37056 1.67357 31.0948 52.5028 85.3154 85.3729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1330 0.000256 1024 200 768 69376 4.49197 3.40474 66.442 104.599 179.045 179.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1310 0.000128 4096 220 3072 138496 23.0581 28.3498 1753.15 838.188 2642.83 2642.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 880 0.000512 2048 130 1856 33152 3.57242 98.5641 104.621 206.813 206.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 920 6.4e-05 512 360 320 81920 32.85 6.70522 13.4284 208.944 262.181 262.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1300 0.001024 2048 450 5248 14592 1.35526 95.4734 52.2398 149.112 149.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 830 0.001024 2048 180 1216 14848 1.37776 24.2381 52.1916 77.85 77.9011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1110 0.000512 1024 70 832 36992 1.66736 20.828 52.4804 75.0198 75.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1330 0.000256 1024 200 768 69120 4.50934 3.41098 44.5542 104.649 157.228 157.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1310 0.000128 4096 220 3072 138240 23.0466 28.3373 1180.63 836.806 2068.9 2068.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 880 0.000512 2048 130 1856 33024 3.56611 85.1558 104.559 193.334 193.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 920 6.4e-05 512 360 320 73728 31.5804 6.53517 10.2984 198.218 246.873 247.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1300 0.001024 2048 450 5248 14592 1.36048 78.442 52.47 132.315 132.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 830 0.001024 2048 180 1216 14784 1.37645 20.0069 52.2507 73.6753 73.7219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1110 0.000512 1024 70 832 36864 1.6665 16.9984 52.4493 71.1588 71.2174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1330 0.000256 1024 200 768 69120 4.49123 3.40419 37.3164 104.499 149.817 149.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1310 0.000128 4096 220 3072 138240 23.0412 28.332 978.668 838.083 1868.2 1868.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 880 0.000512 2048 130 1856 33024 3.57594 79.8072 104.661 188.098 188.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 920 6.4e-05 512 360 320 65536 32.2321 6.54336 8.53213 198.125 245.679 245.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1300 0.001024 2048 450 5248 14336 1.35082 67.5849 51.9187 120.899 120.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 830 0.001024 2048 180 1216 14592 1.36714 17.6944 51.8798 70.9841 71.0308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1110 0.000512 1024 70 832 36864 1.67117 15.6385 52.5001 69.853 69.9085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1330 0.000256 1024 200 768 68608 4.5232 3.40992 33.9101 104.856 146.804 146.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1310 0.000128 4096 220 3072 137728 23.044 28.3338 896.889 836.478 1784.83 1784.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 880 0.000512 2048 130 1856 32960 3.58173 74.3612 104.624 182.618 182.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 920 6.4e-05 512 360 320 40960 33.5892 6.44096 5.76083 192.599 238.637 238.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1300 0.001024 2048 450 5248 14400 1.35878 62.9232 52.2403 116.566 116.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 830 0.001024 2048 180 1216 14720 1.37834 16.5253 52.3687 70.3152 70.3613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1110 0.000512 1024 70 832 36800 1.67322 14.2621 52.482 68.4585 68.5142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1330 0.000256 1024 200 768 67840 4.47184 3.37395 31.1269 103.531 142.609 142.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1310 0.000128 4096 220 3072 137600 23.049 28.3364 827.05 835.81 1714.32 1714.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 880 0.000512 2048 130 1856 32640 3.54099 72.1326 104.044 179.772 179.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 920 6.4e-05 512 360 320 49152 33.8421 6.53603 6.56502 198.345 245.534 245.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1300 0.001024 2048 450 5248 14208 1.34963 56.7497 51.9519 110.093 110.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 830 0.001024 2048 180 1216 14592 1.37312 15.7901 52.2525 69.4585 69.5091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1110 0.000512 1024 70 832 36480 1.65098 13.8504 52.1896 67.7345 67.7893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1330 0.000256 1024 200 768 67584 4.47094 3.37558 30.006 103.726 141.686 141.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1310 0.000128 4096 220 3072 137472 23.0257 28.3107 781.435 834.972 1667.82 1667.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 880 0.000512 2048 130 1920 33168 3.58611 124.434 104.918 232.989 233.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 920 6.4e-05 512 360 384 14336 39.4935 6.71478 5.40557 208.917 260.769 260.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1300 0.001024 2048 450 5248 14784 1.35968 132.935 52.4693 186.806 186.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 830 0.001024 2048 180 1280 14832 1.3687 32.923 52.6234 86.958 87.0145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1110 0.000512 1024 70 896 36960 1.67568 28.2039 52.497 82.4205 82.4769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1330 0.000256 1024 200 768 67200 4.57488 3.41242 95.3167 104.862 208.27 208.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1310 0.000128 4096 220 3072 138048 23.1375 28.3755 2756.8 838.138 3646.53 3646.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 880 0.000512 2048 130 1920 33152 3.58986 139.127 105.001 247.771 247.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 920 6.4e-05 512 360 384 12288 39.6236 6.71162 3.4583 209.096 259.13 259.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1300 0.001024 2048 450 5248 14752 1.36262 148.852 52.4698 202.729 202.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 830 0.001024 2048 180 1280 14816 1.36749 37.3436 52.5373 91.2904 91.3472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1110 0.000512 1024 70 896 36928 1.66624 32.4151 52.5196 86.6418 86.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1330 0.000256 1024 200 768 67200 4.54861 3.41619 65.6027 104.969 178.645 178.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1310 0.000128 4096 220 3072 137984 23.0277 28.3354 1703.75 838.634 2593.82 2593.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 880 0.000512 2048 130 1920 33088 3.57843 96.8214 104.839 205.295 205.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 920 6.4e-05 512 360 384 8192 40.073 6.70272 3.05312 208.978 259.05 259.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1300 0.001024 2048 450 5248 14720 1.36144 96.1699 52.4302 150.005 150.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 830 0.001024 2048 180 1280 14784 1.36371 23.5502 52.4947 77.4514 77.5086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1110 0.000512 1024 70 896 36864 1.67069 21.1169 52.4404 75.2731 75.3295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1330 0.000256 1024 200 768 66816 4.54576 3.4096 42.424 104.597 155.085 155.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1310 0.000128 4096 220 3072 137984 23.0543 28.3429 1104.38 838.116 1993.97 1994.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 880 0.000512 2048 130 1920 33024 3.57802 80.7247 104.736 189.092 189.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 6 8 128 920 6.4e-05 512 360 384 0 6.61683 0.006208 206.135 212.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1300 0.001024 2048 450 5248 14688 7.97946 78.5412 258.558 345.203 132.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 830 0.001024 2048 180 1280 14688 1.35763 19.3807 52.3223 73.1026 73.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1110 0.000512 1024 70 896 36864 1.66739 17.0769 52.4755 71.2635 71.3213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1330 0.000256 1024 200 768 66816 4.5529 3.84646 34.444 104.795 147.741 147.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1310 0.000128 4096 220 3072 137856 23.0276 28.3294 899.764 837.836 1789.03 1789.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 880 0.000512 2048 130 1920 33024 3.58502 75.2823 104.822 183.739 183.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 880 0.000512 2048 130 1920 32960 3.5775 70.283 104.713 178.625 178.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 10 8 128 920 6.4e-05 512 360 384 0 6.62118 0.01232 206.134 212.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1300 0.001024 2048 450 5248 14560 7.98 63.5659 258.371 330.038 117.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 830 0.001024 2048 180 1280 14560 1.35578 16.087 52.1307 69.6164 69.6771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1110 0.000512 1024 70 896 36800 1.66707 13.9244 52.4628 68.0971 68.1533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1330 0.000256 1024 200 768 66560 4.53632 3.39558 30.4967 104.174 142.699 142.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1310 0.000128 4096 220 3072 137600 23.0298 28.3279 736.592 836.629 1624.65 1624.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 880 0.000512 2048 130 1920 32832 3.56237 66.5457 104.569 174.73 174.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 880 0.000512 2048 130 1920 32928 3.58195 61.2107 104.823 169.667 169.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 880 0.000512 2048 130 1920 32768 3.56762 62.0711 104.55 170.242 170.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 880 0.000512 2048 130 1860 32928 3.55622 59.7586 104.304 167.67 167.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 920 6.4e-05 512 360 300 86016 29.3784 6.43686 26.1145 192.536 254.705 254.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1300 0.001024 2048 450 5220 14560 1.36096 51.74 52.3476 105.489 105.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 830 0.001024 2048 180 1260 14560 1.35616 13.0088 52.1175 66.5258 66.5829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1110 0.000512 1024 70 840 36736 1.65984 10.5349 52.2928 64.5313 64.5878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1330 0.000256 1024 200 780 68096 4.46394 3.37885 88.5082 103.747 200.197 200.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1310 0.000128 4096 220 3060 138432 23.0833 28.3374 2610.47 837.29 3499.26 3499.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 880 0.000512 2048 130 1856 33152 3.58685 59.242 104.899 167.78 167.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 920 6.4e-05 512 360 320 57344 31.9571 6.43686 18.0821 192.573 249.296 249.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1300 0.001024 2048 450 5248 14560 1.36394 50.5221 52.4249 104.352 104.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 830 0.001024 2048 180 1216 14784 1.35731 12.2273 52.2937 65.9224 65.9792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1110 0.000512 1024 70 832 36736 1.66013 10.2981 52.2732 64.2726 64.3281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1330 0.000256 1024 200 768 68096 4.47126 3.38243 86.225 103.761 197.941 198.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1310 0.000128 4096 220 3072 137984 23.0834 28.3451 2595.74 837.473 3484.73 3484.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 880 0.000512 2048 130 1850 33040 3.57245 60.3293 104.79 168.743 168.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 920 6.4e-05 512 360 300 71680 30.7811 6.44506 22.4002 192.779 252.649 252.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1300 0.001024 2048 450 5250 14280 1.34874 50.6806 51.8735 103.945 104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 830 0.001024 2048 180 1250 14560 1.35475 12.8867 52.2206 66.5052 66.5608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1110 0.000512 1024 70 850 36680 1.66093 10.6708 52.376 64.7499 64.8053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1330 0.000256 1024 200 750 67200 4.53795 3.39206 88.9688 104.231 201.235 201.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1310 0.000128 4096 220 3050 137760 23.2822 28.3847 2669.18 837.295 3558.22 3558.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 880 0.000512 2048 130 1824 33040 3.56096 58.9869 104.467 167.07 167.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 920 6.4e-05 512 360 288 71680 30.7686 6.44474 22.9302 192.588 252.971 253.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1300 0.001024 2048 450 5232 14280 1.34739 50.4997 51.7798 103.67 103.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 830 0.001024 2048 180 1248 14560 1.35462 12.4159 52.1468 65.9616 66.0193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1110 0.000512 1024 70 864 36680 1.66634 10.8441 52.3739 64.9273 64.9845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1330 0.000256 1024 200 768 67200 4.53418 3.40035 90.5314 104.126 202.693 202.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1310 0.000128 4096 220 3024 137760 23.253 28.3746 2610.36 836.453 3498.52 3498.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 880 0.000512 2048 130 1824 33280 3.57197 65.1856 104.825 173.636 173.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 920 6.4e-05 512 360 288 131072 28.5252 6.70938 39.2519 209.185 283.916 284.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1300 0.001024 2048 450 5216 14592 1.35578 58.4687 52.225 112.094 112.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 830 0.001024 2048 180 1216 14848 1.35549 13.9096 52.2549 67.5636 67.6229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1110 0.000512 1024 70 832 36992 1.67178 12.0122 52.6082 66.335 66.3946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1330 0.000256 1024 200 736 69632 4.51552 3.40787 90.4033 104.772 203.198 203.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1310 0.000128 4096 220 3040 138496 23.1472 28.3285 2651.71 837.758 3541.02 3541.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 880 0.000512 2048 130 1824 32640 3.53002 84.8077 103.927 192.32 192.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 920 6.4e-05 512 360 288 122880 28.5889 6.62973 52.1104 206.426 293.996 294.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1300 0.001024 2048 450 5216 13920 1.33709 86.178 51.4176 138.977 139.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 830 0.001024 2048 180 1216 14400 1.35581 20.8493 51.9336 74.1833 74.2421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1110 0.000512 1024 70 832 36480 1.66131 18.458 52.2644 72.4252 72.4826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1330 0.000256 1024 200 736 67200 4.48454 3.3792 38.1142 103.745 149.825 149.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1310 0.000128 4096 220 3040 138240 23.0399 28.3389 3718.17 836.595 4606.23 4606.3
