// Seed: 1882729470
module module_0 (
    output tri1 id_0,
    output wand id_1,
    input supply1 id_2,
    input tri id_3,
    input tri1 id_4,
    output wire id_5,
    output wire id_6,
    input supply0 id_7,
    input wand id_8,
    input wor id_9,
    id_23,
    input wire id_10,
    output wire id_11,
    output tri0 id_12,
    input supply1 id_13,
    input supply0 id_14,
    output supply1 id_15,
    input tri0 id_16,
    output supply1 id_17,
    input tri id_18,
    input tri id_19,
    output supply0 id_20,
    input uwire id_21
);
  assign id_0 = id_3;
  assign id_17 = -1;
  assign id_17 = -1;
  assign module_1.id_12 = 0;
endmodule
module module_1 (
    output wire id_0,
    input wor id_1,
    output wor id_2,
    output tri1 id_3,
    id_12,
    inout tri1 id_4,
    input tri id_5,
    output tri0 id_6,
    input wor id_7,
    id_13,
    input supply0 id_8,
    output wand id_9,
    input wor id_10
);
  assign id_12 = -1;
  nand primCall (id_2, id_5, id_10, id_4, id_8, id_13, id_7);
  module_0 modCall_1 (
      id_0,
      id_9,
      id_8,
      id_5,
      id_8,
      id_9,
      id_9,
      id_10,
      id_10,
      id_8,
      id_1,
      id_0,
      id_6,
      id_8,
      id_8,
      id_0,
      id_7,
      id_9,
      id_7,
      id_4,
      id_6,
      id_1
  );
endmodule
