<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xc7z010clg400-1" LaunchTime="1750843812" LaunchIncrCheckpoint="$PSRCDIR/utils_1/imports/synth_1/system_wrapper.dcp">
  <File Type="PA-TCL" Name="system_wrapper.tcl"/>
  <File Type="REPORTS-TCL" Name="system_wrapper_reports.tcl"/>
  <File Type="RDS-RDS" Name="system_wrapper.vds"/>
  <File Type="RDS-PROPCONSTRS" Name="system_wrapper_drc_synth.rpt"/>
  <File Type="RDS-UTIL" Name="system_wrapper_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="system_wrapper_utilization_synth.pb"/>
  <File Type="RDS-DCP" Name="system_wrapper.dcp"/>
  <File Type="VDS-TIMINGSUMMARY" Name="system_wrapper_timing_summary_synth.rpt"/>
  <File Type="VDS-TIMING-PB" Name="system_wrapper_timing_summary_synth.pb"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1" RelGenDir="$PGENDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/imports/Vivado+Vitis/redpitaya_guide/projects/5_averager/signal_split.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Vivado+Vitis/redpitaya_guide/projects/5_averager/signal_split.v"/>
        <Attr Name="ImportTime" Val="1667194422"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Vivado+Vitis/Projects/adc_character final/adc_character final.srcs/sources_1/new/FSM_bram_write.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../adc_character final/adc_character final.srcs/sources_1/new/FSM_bram_write.v"/>
        <Attr Name="ImportTime" Val="1750738557"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/system/system.bd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PGENDIR/sources_1/bd/system/hdl/system_wrapper.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Vivado+Vitis/redpitaya_guide/projects/5_averager/expTwo.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Vivado+Vitis/redpitaya_guide/projects/5_averager/expTwo.v"/>
        <Attr Name="ImportTime" Val="1667194422"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Vivado+Vitis/redpitaya_guide/projects/5_averager/pow2.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Vivado+Vitis/redpitaya_guide/projects/5_averager/pow2.v"/>
        <Attr Name="ImportTime" Val="1667194422"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/Vivado+Vitis/redpitaya_guide/projects/5_averager/selector.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Vivado+Vitis/redpitaya_guide/projects/5_averager/selector.v"/>
        <Attr Name="ImportTime" Val="1667194422"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/bram_fsm_new.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/fsm_bram_new.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="system_wrapper"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1" RelGenDir="$PGENDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/imports/cfg/clocks.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Vivado+Vitis/redpitaya_guide/cfg/clocks.xdc"/>
        <Attr Name="ImportTime" Val="1667194422"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/constrs_1/imports/cfg/ports.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../Vivado+Vitis/redpitaya_guide/cfg/ports.xdc"/>
        <Attr Name="ImportTime" Val="1667206258"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1" RelGenDir="$PGENDIR/utils_1">
    <Filter Type="Utils"/>
    <File Path="$PSRCDIR/utils_1/imports/synth_1/system_wrapper.dcp">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedInSteps" Val="synth_1"/>
        <Attr Name="AutoDcp" Val="1"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Flow_PerfOptimized_high" Flow="Vivado Synthesis 2024"/>
    <Step Id="synth_design">
      <Option Id="Directive">7</Option>
      <Option Id="FsmExtraction">1</Option>
      <Option Id="KeepEquivalentRegisters">1</Option>
      <Option Id="NoCombineLuts">1</Option>
      <Option Id="ResourceSharing">2</Option>
      <Option Id="ShregMinSize">5</Option>
    </Step>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="system_util_ds_buf_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="system_processing_system7_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="system_util_ds_buf_2_0"/>
  <BlockFileSet Type="BlockSrcs" Name="system_rst_ps7_0_125M_0"/>
  <BlockFileSet Type="BlockSrcs" Name="system_signal_split_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="system_axis_red_pitaya_adc_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="system_ps7_0_axi_periph_imp_xbar_0"/>
  <BlockFileSet Type="BlockSrcs" Name="system_axi_bram_ctrl_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="system_blk_mem_gen_0_1"/>
  <BlockFileSet Type="BlockSrcs" Name="system_util_vector_logic_0_1"/>
  <BlockFileSet Type="BlockSrcs" Name="system_axis_to_bram_writer_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="system_axi_gpio_0_0"/>
</GenRun>
