// Seed: 1386592812
module module_0 (
    input supply1 id_0,
    input wand id_1,
    input uwire id_2,
    input supply1 id_3
);
  assign id_5 = id_1;
  module_2();
endmodule
module module_1 (
    input tri0  id_0,
    input uwire id_1
);
  assign id_3 = 1 ^ 1;
  wor id_4;
  initial begin
    id_3 = id_1;
  end
  module_0(
      id_3, id_3, id_0, id_3
  );
  initial begin
    id_3 = "" ** id_0;
    if (1) id_4 = 1;
  end
endmodule
module module_2;
  assign id_1 = id_1;
  assign id_1 = 1;
  logic [7:0] id_2;
  always @(id_2[1'b0] or posedge 1) id_1 = 1;
endmodule
