Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Tue Jul  5 22:00:44 2022
| Host         : gautham-Inspiron-5570 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file digilent_nexys4ddr_timing.rpt
| Design       : digilent_nexys4ddr
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
----------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (18)
6. checking no_output_delay (60)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (60)
--------------------------------
 There are 60 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.215        0.000                      0                10850        0.024        0.000                      0                10850        0.264        0.000                       0                  4273  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                               Waveform(ns)         Period(ns)      Frequency(MHz)
-----                               ------------         ----------      --------------
clk100                              {0.000 5.000}        10.000          100.000         
  soc_builder_subfragments_mmcm_fb  {0.000 5.000}        10.000          100.000         
  soc_crg_clkout0                   {0.000 6.667}        13.333          75.000          
  soc_crg_clkout1                   {0.000 3.333}        6.667           150.000         
  soc_crg_clkout2                   {1.667 5.000}        6.667           150.000         
  soc_crg_clkout3                   {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                    8.708        0.000                      0                    7        0.180        0.000                      0                    7        3.000        0.000                       0                    10  
  soc_builder_subfragments_mmcm_fb                                                                                                                                                    8.751        0.000                       0                     2  
  soc_crg_clkout0                         1.237        0.000                      0                10829        0.024        0.000                      0                10829        5.417        0.000                       0                  4172  
  soc_crg_clkout1                                                                                                                                                                     4.511        0.000                       0                    75  
  soc_crg_clkout2                                                                                                                                                                     4.511        0.000                       0                     4  
  soc_crg_clkout3                         1.215        0.000                      0                   14        0.160        0.000                      0                   14        0.264        0.000                       0                    10  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :            0  Failing Endpoints,  Worst Slack        8.708ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.708ns  (required time - arrival time)
  Source:                 FDCE/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_1/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.167ns  (logic 0.518ns (44.371%)  route 0.649ns (55.629%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.943ns = ( 16.943 - 10.000 ) 
    Source Clock Delay      (SCD):    7.603ns
    Clock Pessimism Removal (CPR):    0.637ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.943     5.545    clk100_IBUF_BUFG
    SLICE_X31Y25         LUT1 (Prop_lut1_I0_O)        0.124     5.669 r  clk100_inst/O
                         net (fo=9, routed)           1.933     7.603    soc_crg_clkin
    SLICE_X58Y55         FDCE                                         r  FDCE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y55         FDCE (Prop_fdce_C_Q)         0.518     8.121 r  FDCE/Q
                         net (fo=1, routed)           0.649     8.770    soc_builder_subfragments_reset0
    SLICE_X59Y55         FDCE                                         r  FDCE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.786    15.208    clk100_IBUF_BUFG
    SLICE_X31Y25         LUT1 (Prop_lut1_I0_O)        0.100    15.308 r  clk100_inst/O
                         net (fo=9, routed)           1.635    16.943    soc_crg_clkin
    SLICE_X59Y55         FDCE                                         r  FDCE_1/C
                         clock pessimism              0.637    17.581    
                         clock uncertainty           -0.035    17.546    
    SLICE_X59Y55         FDCE (Setup_fdce_C_D)       -0.067    17.479    FDCE_1
  -------------------------------------------------------------------
                         required time                         17.479    
                         arrival time                          -8.770    
  -------------------------------------------------------------------
                         slack                                  8.708    

Slack (MET) :             8.766ns  (required time - arrival time)
  Source:                 FDCE_1/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_2/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.118ns  (logic 0.456ns (40.802%)  route 0.662ns (59.198%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.943ns = ( 16.943 - 10.000 ) 
    Source Clock Delay      (SCD):    7.603ns
    Clock Pessimism Removal (CPR):    0.659ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.943     5.545    clk100_IBUF_BUFG
    SLICE_X31Y25         LUT1 (Prop_lut1_I0_O)        0.124     5.669 r  clk100_inst/O
                         net (fo=9, routed)           1.933     7.603    soc_crg_clkin
    SLICE_X59Y55         FDCE                                         r  FDCE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y55         FDCE (Prop_fdce_C_Q)         0.456     8.059 r  FDCE_1/Q
                         net (fo=1, routed)           0.662     8.720    soc_builder_subfragments_reset1
    SLICE_X59Y55         FDCE                                         r  FDCE_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.786    15.208    clk100_IBUF_BUFG
    SLICE_X31Y25         LUT1 (Prop_lut1_I0_O)        0.100    15.308 r  clk100_inst/O
                         net (fo=9, routed)           1.635    16.943    soc_crg_clkin
    SLICE_X59Y55         FDCE                                         r  FDCE_2/C
                         clock pessimism              0.659    17.603    
                         clock uncertainty           -0.035    17.568    
    SLICE_X59Y55         FDCE (Setup_fdce_C_D)       -0.081    17.487    FDCE_2
  -------------------------------------------------------------------
                         required time                         17.487    
                         arrival time                          -8.720    
  -------------------------------------------------------------------
                         slack                                  8.766    

Slack (MET) :             8.792ns  (required time - arrival time)
  Source:                 FDCE_3/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_4/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.115ns  (logic 0.456ns (40.912%)  route 0.659ns (59.088%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.943ns = ( 16.943 - 10.000 ) 
    Source Clock Delay      (SCD):    7.603ns
    Clock Pessimism Removal (CPR):    0.659ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.943     5.545    clk100_IBUF_BUFG
    SLICE_X31Y25         LUT1 (Prop_lut1_I0_O)        0.124     5.669 r  clk100_inst/O
                         net (fo=9, routed)           1.933     7.603    soc_crg_clkin
    SLICE_X59Y55         FDCE                                         r  FDCE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y55         FDCE (Prop_fdce_C_Q)         0.456     8.059 r  FDCE_3/Q
                         net (fo=1, routed)           0.659     8.717    soc_builder_subfragments_reset3
    SLICE_X59Y55         FDCE                                         r  FDCE_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.786    15.208    clk100_IBUF_BUFG
    SLICE_X31Y25         LUT1 (Prop_lut1_I0_O)        0.100    15.308 r  clk100_inst/O
                         net (fo=9, routed)           1.635    16.943    soc_crg_clkin
    SLICE_X59Y55         FDCE                                         r  FDCE_4/C
                         clock pessimism              0.659    17.603    
                         clock uncertainty           -0.035    17.568    
    SLICE_X59Y55         FDCE (Setup_fdce_C_D)       -0.058    17.510    FDCE_4
  -------------------------------------------------------------------
                         required time                         17.510    
                         arrival time                          -8.717    
  -------------------------------------------------------------------
                         slack                                  8.792    

Slack (MET) :             8.794ns  (required time - arrival time)
  Source:                 FDCE_2/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_3/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.110ns  (logic 0.456ns (41.097%)  route 0.654ns (58.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.943ns = ( 16.943 - 10.000 ) 
    Source Clock Delay      (SCD):    7.603ns
    Clock Pessimism Removal (CPR):    0.659ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.943     5.545    clk100_IBUF_BUFG
    SLICE_X31Y25         LUT1 (Prop_lut1_I0_O)        0.124     5.669 r  clk100_inst/O
                         net (fo=9, routed)           1.933     7.603    soc_crg_clkin
    SLICE_X59Y55         FDCE                                         r  FDCE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y55         FDCE (Prop_fdce_C_Q)         0.456     8.059 r  FDCE_2/Q
                         net (fo=1, routed)           0.654     8.712    soc_builder_subfragments_reset2
    SLICE_X59Y55         FDCE                                         r  FDCE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.786    15.208    clk100_IBUF_BUFG
    SLICE_X31Y25         LUT1 (Prop_lut1_I0_O)        0.100    15.308 r  clk100_inst/O
                         net (fo=9, routed)           1.635    16.943    soc_crg_clkin
    SLICE_X59Y55         FDCE                                         r  FDCE_3/C
                         clock pessimism              0.659    17.603    
                         clock uncertainty           -0.035    17.568    
    SLICE_X59Y55         FDCE (Setup_fdce_C_D)       -0.061    17.507    FDCE_3
  -------------------------------------------------------------------
                         required time                         17.507    
                         arrival time                          -8.712    
  -------------------------------------------------------------------
                         slack                                  8.794    

Slack (MET) :             8.888ns  (required time - arrival time)
  Source:                 FDCE_5/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_6/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.860ns  (logic 0.478ns (55.565%)  route 0.382ns (44.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.943ns = ( 16.943 - 10.000 ) 
    Source Clock Delay      (SCD):    7.603ns
    Clock Pessimism Removal (CPR):    0.659ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.943     5.545    clk100_IBUF_BUFG
    SLICE_X31Y25         LUT1 (Prop_lut1_I0_O)        0.124     5.669 r  clk100_inst/O
                         net (fo=9, routed)           1.933     7.603    soc_crg_clkin
    SLICE_X58Y55         FDCE                                         r  FDCE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y55         FDCE (Prop_fdce_C_Q)         0.478     8.081 r  FDCE_5/Q
                         net (fo=1, routed)           0.382     8.463    soc_builder_subfragments_reset5
    SLICE_X58Y55         FDCE                                         r  FDCE_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.786    15.208    clk100_IBUF_BUFG
    SLICE_X31Y25         LUT1 (Prop_lut1_I0_O)        0.100    15.308 r  clk100_inst/O
                         net (fo=9, routed)           1.635    16.943    soc_crg_clkin
    SLICE_X58Y55         FDCE                                         r  FDCE_6/C
                         clock pessimism              0.659    17.603    
                         clock uncertainty           -0.035    17.568    
    SLICE_X58Y55         FDCE (Setup_fdce_C_D)       -0.216    17.352    FDCE_6
  -------------------------------------------------------------------
                         required time                         17.352    
                         arrival time                          -8.463    
  -------------------------------------------------------------------
                         slack                                  8.888    

Slack (MET) :             8.899ns  (required time - arrival time)
  Source:                 FDCE_6/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_7/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.518ns (49.939%)  route 0.519ns (50.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.943ns = ( 16.943 - 10.000 ) 
    Source Clock Delay      (SCD):    7.603ns
    Clock Pessimism Removal (CPR):    0.659ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.943     5.545    clk100_IBUF_BUFG
    SLICE_X31Y25         LUT1 (Prop_lut1_I0_O)        0.124     5.669 r  clk100_inst/O
                         net (fo=9, routed)           1.933     7.603    soc_crg_clkin
    SLICE_X58Y55         FDCE                                         r  FDCE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y55         FDCE (Prop_fdce_C_Q)         0.518     8.121 r  FDCE_6/Q
                         net (fo=1, routed)           0.519     8.640    soc_builder_subfragments_reset6
    SLICE_X58Y55         FDCE                                         r  FDCE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.786    15.208    clk100_IBUF_BUFG
    SLICE_X31Y25         LUT1 (Prop_lut1_I0_O)        0.100    15.308 r  clk100_inst/O
                         net (fo=9, routed)           1.635    16.943    soc_crg_clkin
    SLICE_X58Y55         FDCE                                         r  FDCE_7/C
                         clock pessimism              0.659    17.603    
                         clock uncertainty           -0.035    17.568    
    SLICE_X58Y55         FDCE (Setup_fdce_C_D)       -0.028    17.540    FDCE_7
  -------------------------------------------------------------------
                         required time                         17.540    
                         arrival time                          -8.640    
  -------------------------------------------------------------------
                         slack                                  8.899    

Slack (MET) :             9.139ns  (required time - arrival time)
  Source:                 FDCE_4/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_5/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100 rise@10.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.456ns (57.868%)  route 0.332ns (42.132%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.943ns = ( 16.943 - 10.000 ) 
    Source Clock Delay      (SCD):    7.603ns
    Clock Pessimism Removal (CPR):    0.637ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.943     5.545    clk100_IBUF_BUFG
    SLICE_X31Y25         LUT1 (Prop_lut1_I0_O)        0.124     5.669 r  clk100_inst/O
                         net (fo=9, routed)           1.933     7.603    soc_crg_clkin
    SLICE_X59Y55         FDCE                                         r  FDCE_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y55         FDCE (Prop_fdce_C_Q)         0.456     8.059 r  FDCE_4/Q
                         net (fo=1, routed)           0.332     8.391    soc_builder_subfragments_reset4
    SLICE_X58Y55         FDCE                                         r  FDCE_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)    10.000    10.000 r  
    E3                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.786    15.208    clk100_IBUF_BUFG
    SLICE_X31Y25         LUT1 (Prop_lut1_I0_O)        0.100    15.308 r  clk100_inst/O
                         net (fo=9, routed)           1.635    16.943    soc_crg_clkin
    SLICE_X58Y55         FDCE                                         r  FDCE_5/C
                         clock pessimism              0.637    17.581    
                         clock uncertainty           -0.035    17.546    
    SLICE_X58Y55         FDCE (Setup_fdce_C_D)       -0.016    17.530    FDCE_5
  -------------------------------------------------------------------
                         required time                         17.530    
                         arrival time                          -8.391    
  -------------------------------------------------------------------
                         slack                                  9.139    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 FDCE_4/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_5/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.066ns
    Source Clock Delay      (SCD):    2.402ns
    Clock Pessimism Removal (CPR):    0.651ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.678     1.598    clk100_IBUF_BUFG
    SLICE_X31Y25         LUT1 (Prop_lut1_I0_O)        0.045     1.643 r  clk100_inst/O
                         net (fo=9, routed)           0.759     2.402    soc_crg_clkin
    SLICE_X59Y55         FDCE                                         r  FDCE_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y55         FDCE (Prop_fdce_C_Q)         0.141     2.543 r  FDCE_4/Q
                         net (fo=1, routed)           0.112     2.655    soc_builder_subfragments_reset4
    SLICE_X58Y55         FDCE                                         r  FDCE_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.957     2.123    clk100_IBUF_BUFG
    SLICE_X31Y25         LUT1 (Prop_lut1_I0_O)        0.056     2.179 r  clk100_inst/O
                         net (fo=9, routed)           0.887     3.066    soc_crg_clkin
    SLICE_X58Y55         FDCE                                         r  FDCE_5/C
                         clock pessimism             -0.651     2.415    
    SLICE_X58Y55         FDCE (Hold_fdce_C_D)         0.060     2.475    FDCE_5
  -------------------------------------------------------------------
                         required time                         -2.475    
                         arrival time                           2.655    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 FDCE_5/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_6/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.377%)  route 0.119ns (44.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.066ns
    Source Clock Delay      (SCD):    2.402ns
    Clock Pessimism Removal (CPR):    0.664ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.678     1.598    clk100_IBUF_BUFG
    SLICE_X31Y25         LUT1 (Prop_lut1_I0_O)        0.045     1.643 r  clk100_inst/O
                         net (fo=9, routed)           0.759     2.402    soc_crg_clkin
    SLICE_X58Y55         FDCE                                         r  FDCE_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y55         FDCE (Prop_fdce_C_Q)         0.148     2.550 r  FDCE_5/Q
                         net (fo=1, routed)           0.119     2.669    soc_builder_subfragments_reset5
    SLICE_X58Y55         FDCE                                         r  FDCE_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.957     2.123    clk100_IBUF_BUFG
    SLICE_X31Y25         LUT1 (Prop_lut1_I0_O)        0.056     2.179 r  clk100_inst/O
                         net (fo=9, routed)           0.887     3.066    soc_crg_clkin
    SLICE_X58Y55         FDCE                                         r  FDCE_6/C
                         clock pessimism             -0.664     2.402    
    SLICE_X58Y55         FDCE (Hold_fdce_C_D)        -0.001     2.401    FDCE_6
  -------------------------------------------------------------------
                         required time                         -2.401    
                         arrival time                           2.669    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 FDCE_6/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_7/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.066ns
    Source Clock Delay      (SCD):    2.402ns
    Clock Pessimism Removal (CPR):    0.664ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.678     1.598    clk100_IBUF_BUFG
    SLICE_X31Y25         LUT1 (Prop_lut1_I0_O)        0.045     1.643 r  clk100_inst/O
                         net (fo=9, routed)           0.759     2.402    soc_crg_clkin
    SLICE_X58Y55         FDCE                                         r  FDCE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y55         FDCE (Prop_fdce_C_Q)         0.164     2.566 r  FDCE_6/Q
                         net (fo=1, routed)           0.170     2.736    soc_builder_subfragments_reset6
    SLICE_X58Y55         FDCE                                         r  FDCE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.957     2.123    clk100_IBUF_BUFG
    SLICE_X31Y25         LUT1 (Prop_lut1_I0_O)        0.056     2.179 r  clk100_inst/O
                         net (fo=9, routed)           0.887     3.066    soc_crg_clkin
    SLICE_X58Y55         FDCE                                         r  FDCE_7/C
                         clock pessimism             -0.664     2.402    
    SLICE_X58Y55         FDCE (Hold_fdce_C_D)         0.063     2.465    FDCE_7
  -------------------------------------------------------------------
                         required time                         -2.465    
                         arrival time                           2.736    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 FDCE_3/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_4/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.100%)  route 0.250ns (63.900%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.066ns
    Source Clock Delay      (SCD):    2.402ns
    Clock Pessimism Removal (CPR):    0.664ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.678     1.598    clk100_IBUF_BUFG
    SLICE_X31Y25         LUT1 (Prop_lut1_I0_O)        0.045     1.643 r  clk100_inst/O
                         net (fo=9, routed)           0.759     2.402    soc_crg_clkin
    SLICE_X59Y55         FDCE                                         r  FDCE_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y55         FDCE (Prop_fdce_C_Q)         0.141     2.543 r  FDCE_3/Q
                         net (fo=1, routed)           0.250     2.793    soc_builder_subfragments_reset3
    SLICE_X59Y55         FDCE                                         r  FDCE_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.957     2.123    clk100_IBUF_BUFG
    SLICE_X31Y25         LUT1 (Prop_lut1_I0_O)        0.056     2.179 r  clk100_inst/O
                         net (fo=9, routed)           0.887     3.066    soc_crg_clkin
    SLICE_X59Y55         FDCE                                         r  FDCE_4/C
                         clock pessimism             -0.664     2.402    
    SLICE_X59Y55         FDCE (Hold_fdce_C_D)         0.072     2.474    FDCE_4
  -------------------------------------------------------------------
                         required time                         -2.474    
                         arrival time                           2.793    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 FDCE_2/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_3/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.100%)  route 0.250ns (63.900%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.066ns
    Source Clock Delay      (SCD):    2.402ns
    Clock Pessimism Removal (CPR):    0.664ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.678     1.598    clk100_IBUF_BUFG
    SLICE_X31Y25         LUT1 (Prop_lut1_I0_O)        0.045     1.643 r  clk100_inst/O
                         net (fo=9, routed)           0.759     2.402    soc_crg_clkin
    SLICE_X59Y55         FDCE                                         r  FDCE_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y55         FDCE (Prop_fdce_C_Q)         0.141     2.543 r  FDCE_2/Q
                         net (fo=1, routed)           0.250     2.793    soc_builder_subfragments_reset2
    SLICE_X59Y55         FDCE                                         r  FDCE_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.957     2.123    clk100_IBUF_BUFG
    SLICE_X31Y25         LUT1 (Prop_lut1_I0_O)        0.056     2.179 r  clk100_inst/O
                         net (fo=9, routed)           0.887     3.066    soc_crg_clkin
    SLICE_X59Y55         FDCE                                         r  FDCE_3/C
                         clock pessimism             -0.664     2.402    
    SLICE_X59Y55         FDCE (Hold_fdce_C_D)         0.070     2.472    FDCE_3
  -------------------------------------------------------------------
                         required time                         -2.472    
                         arrival time                           2.793    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 FDCE_1/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_2/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.100%)  route 0.250ns (63.900%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.066ns
    Source Clock Delay      (SCD):    2.402ns
    Clock Pessimism Removal (CPR):    0.664ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.678     1.598    clk100_IBUF_BUFG
    SLICE_X31Y25         LUT1 (Prop_lut1_I0_O)        0.045     1.643 r  clk100_inst/O
                         net (fo=9, routed)           0.759     2.402    soc_crg_clkin
    SLICE_X59Y55         FDCE                                         r  FDCE_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y55         FDCE (Prop_fdce_C_Q)         0.141     2.543 r  FDCE_1/Q
                         net (fo=1, routed)           0.250     2.793    soc_builder_subfragments_reset1
    SLICE_X59Y55         FDCE                                         r  FDCE_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.957     2.123    clk100_IBUF_BUFG
    SLICE_X31Y25         LUT1 (Prop_lut1_I0_O)        0.056     2.179 r  clk100_inst/O
                         net (fo=9, routed)           0.887     3.066    soc_crg_clkin
    SLICE_X59Y55         FDCE                                         r  FDCE_2/C
                         clock pessimism             -0.664     2.402    
    SLICE_X59Y55         FDCE (Hold_fdce_C_D)         0.066     2.468    FDCE_2
  -------------------------------------------------------------------
                         required time                         -2.468    
                         arrival time                           2.793    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 FDCE/C
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDCE_1/D
                            (rising edge-triggered cell FDCE clocked by clk100  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100 rise@0.000ns - clk100 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.164ns (39.862%)  route 0.247ns (60.138%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.066ns
    Source Clock Delay      (SCD):    2.402ns
    Clock Pessimism Removal (CPR):    0.651ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.678     1.598    clk100_IBUF_BUFG
    SLICE_X31Y25         LUT1 (Prop_lut1_I0_O)        0.045     1.643 r  clk100_inst/O
                         net (fo=9, routed)           0.759     2.402    soc_crg_clkin
    SLICE_X58Y55         FDCE                                         r  FDCE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y55         FDCE (Prop_fdce_C_Q)         0.164     2.566 r  FDCE/Q
                         net (fo=1, routed)           0.247     2.814    soc_builder_subfragments_reset0
    SLICE_X59Y55         FDCE                                         r  FDCE_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100 rise edge)     0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.957     2.123    clk100_IBUF_BUFG
    SLICE_X31Y25         LUT1 (Prop_lut1_I0_O)        0.056     2.179 r  clk100_inst/O
                         net (fo=9, routed)           0.887     3.066    soc_crg_clkin
    SLICE_X59Y55         FDCE                                         r  FDCE_1/C
                         clock pessimism             -0.651     2.415    
    SLICE_X59Y55         FDCE (Hold_fdce_C_D)         0.070     2.485    FDCE_1
  -------------------------------------------------------------------
                         required time                         -2.485    
                         arrival time                           2.814    
  -------------------------------------------------------------------
                         slack                                  0.328    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   clk100_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  MMCME2_ADV/CLKIN1
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X58Y55     FDCE/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X59Y55     FDCE_1/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X59Y55     FDCE_2/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X59Y55     FDCE_3/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X59Y55     FDCE_4/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X58Y55     FDCE_5/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X58Y55     FDCE_6/C
Min Period        n/a     FDCE/C             n/a            1.000         10.000      9.000      SLICE_X58Y55     FDCE_7/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  MMCME2_ADV/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  MMCME2_ADV/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  MMCME2_ADV/CLKIN1
Low Pulse Width   Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X58Y55     FDCE/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X59Y55     FDCE_1/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X59Y55     FDCE_2/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X59Y55     FDCE_3/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X59Y55     FDCE_4/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X58Y55     FDCE_5/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X58Y55     FDCE_6/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X58Y55     FDCE_7/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  MMCME2_ADV/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  MMCME2_ADV/CLKIN1
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X58Y55     FDCE/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X58Y55     FDCE/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X59Y55     FDCE_1/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X59Y55     FDCE_1/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X59Y55     FDCE_2/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X59Y55     FDCE_2/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X59Y55     FDCE_3/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         5.000       4.500      SLICE_X59Y55     FDCE_3/C



---------------------------------------------------------------------------------------------------
From Clock:  soc_builder_subfragments_mmcm_fb
  To Clock:  soc_builder_subfragments_mmcm_fb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_builder_subfragments_mmcm_fb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MMCME2_ADV/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  MMCME2_ADV/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  MMCME2_ADV/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  MMCME2_ADV/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  MMCME2_ADV/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  soc_crg_clkout0
  To Clock:  soc_crg_clkout0

Setup :            0  Failing Endpoints,  Worst Slack        1.237ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.417ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.237ns  (required time - arrival time)
  Source:                 FDPE/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            FDPE_1/D
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.646ns  (logic 0.456ns (70.599%)  route 0.190ns (29.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.443ns
    Source Clock Delay      (SCD):    11.256ns
    Clock Pessimism Removal (CPR):    0.814ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.943     5.545    clk100_IBUF_BUFG
    SLICE_X31Y25         LUT1 (Prop_lut1_I0_O)        0.124     5.669 r  clk100_inst/O
                         net (fo=9, routed)           1.676     7.346    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.434 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.018     9.452    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.548 r  BUFG/O
                         net (fo=4170, routed)        1.708    11.256    sys_clk
    SLICE_X83Y75         FDPE                                         r  FDPE/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y75         FDPE (Prop_fdpe_C_Q)         0.456    11.712 r  FDPE/Q
                         net (fo=1, routed)           0.190    11.902    soc_builder_xilinxasyncresetsynchronizerimpl0_rst_meta
    SLICE_X83Y75         FDPE                                         r  FDPE_1/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E3                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.786     7.208    clk100_IBUF_BUFG
    SLICE_X31Y25         LUT1 (Prop_lut1_I0_O)        0.100     7.308 r  clk100_inst/O
                         net (fo=9, routed)           1.447     8.755    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     8.838 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.923    10.761    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.852 r  BUFG/O
                         net (fo=4170, routed)        1.590    12.443    sys_clk
    SLICE_X83Y75         FDPE                                         r  FDPE_1/C
                         clock pessimism              0.814    13.256    
                         clock uncertainty           -0.070    13.187    
    SLICE_X83Y75         FDPE (Setup_fdpe_C_D)       -0.047    13.140    FDPE_1
  -------------------------------------------------------------------
                         required time                         13.140    
                         arrival time                         -11.902    
  -------------------------------------------------------------------
                         slack                                  1.237    

Slack (MET) :             1.521ns  (required time - arrival time)
  Source:                 VexRiscv/decode_to_execute_RS2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            VexRiscv/IBusCachedPlugin_cache/banks_0_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by soc_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (soc_crg_clkout0 rise@13.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        11.102ns  (logic 3.675ns (33.103%)  route 7.427ns (66.897%))
  Logic Levels:           16  (CARRY4=8 LUT2=1 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.553ns = ( 23.886 - 13.333 ) 
    Source Clock Delay      (SCD):    11.339ns
    Clock Pessimism Removal (CPR):    0.712ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.943     5.545    clk100_IBUF_BUFG
    SLICE_X31Y25         LUT1 (Prop_lut1_I0_O)        0.124     5.669 r  clk100_inst/O
                         net (fo=9, routed)           1.676     7.346    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.434 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.018     9.452    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.548 r  BUFG/O
                         net (fo=4170, routed)        1.791    11.339    VexRiscv/stageB_flusher_counter_reg[8]_inv
    SLICE_X45Y27         FDRE                                         r  VexRiscv/decode_to_execute_RS2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y27         FDRE (Prop_fdre_C_Q)         0.456    11.795 f  VexRiscv/decode_to_execute_RS2_reg[0]/Q
                         net (fo=11, routed)          1.769    13.565    VexRiscv/IBusCachedPlugin_cache/execute_to_memory_REGFILE_WRITE_DATA[31]_i_3[0]
    SLICE_X67Y33         LUT5 (Prop_lut5_I0_O)        0.124    13.689 r  VexRiscv/IBusCachedPlugin_cache/execute_to_memory_SHIFT_RIGHT[31]_i_5/O
                         net (fo=35, routed)          0.431    14.120    VexRiscv/dataCache_1/ways_0_data_symbol0_reg_i_19_0
    SLICE_X65Y32         LUT6 (Prop_lut6_I4_O)        0.124    14.244 r  VexRiscv/dataCache_1/ways_0_data_symbol0_reg_i_25/O
                         net (fo=1, routed)           0.648    14.892    VexRiscv/dataCache_1/ways_0_data_symbol0_reg_i_25_n_0
    SLICE_X64Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    15.548 r  VexRiscv/dataCache_1/ways_0_data_symbol0_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000    15.548    VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg_12[0]
    SLICE_X64Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.662 r  VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000    15.662    VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg_i_24_n_0
    SLICE_X64Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.776 r  VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg_i_23/CO[3]
                         net (fo=1, routed)           0.000    15.776    VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg_i_23_n_0
    SLICE_X64Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.890 r  VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.890    VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg_i_22_n_0
    SLICE_X64Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.004 r  VexRiscv/IBusCachedPlugin_cache/execute_to_memory_REGFILE_WRITE_DATA_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.004    VexRiscv/IBusCachedPlugin_cache/execute_to_memory_REGFILE_WRITE_DATA_reg[19]_i_4_n_0
    SLICE_X64Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.118 r  VexRiscv/IBusCachedPlugin_cache/execute_to_memory_REGFILE_WRITE_DATA_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.118    VexRiscv/IBusCachedPlugin_cache/execute_to_memory_REGFILE_WRITE_DATA_reg[23]_i_4_n_0
    SLICE_X64Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.232 r  VexRiscv/IBusCachedPlugin_cache/execute_to_memory_REGFILE_WRITE_DATA_reg[27]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.232    VexRiscv/IBusCachedPlugin_cache/execute_to_memory_REGFILE_WRITE_DATA_reg[27]_i_4_n_0
    SLICE_X64Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.545 f  VexRiscv/IBusCachedPlugin_cache/execute_to_memory_REGFILE_WRITE_DATA_reg[31]_i_4/O[3]
                         net (fo=2, routed)           0.318    16.863    VexRiscv/IBusCachedPlugin_cache/_zz_execute_SrcPlugin_addSub[27]
    SLICE_X63Y39         LUT5 (Prop_lut5_I1_O)        0.306    17.169 r  VexRiscv/IBusCachedPlugin_cache/execute_to_memory_REGFILE_WRITE_DATA[0]_i_3/O
                         net (fo=2, routed)           0.600    17.769    VexRiscv/IBusCachedPlugin_cache/decode_to_execute_SRC2_FORCE_ZERO_reg
    SLICE_X67Y36         LUT6 (Prop_lut6_I1_O)        0.124    17.893 r  VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_77/O
                         net (fo=1, routed)           0.407    18.300    VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_77_n_0
    SLICE_X69Y36         LUT2 (Prop_lut2_I1_O)        0.118    18.418 r  VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_59/O
                         net (fo=7, routed)           0.725    19.142    VexRiscv/IBusCachedPlugin_cache/decode_to_execute_BRANCH_CTRL_reg[1]
    SLICE_X70Y33         LUT4 (Prop_lut4_I1_O)        0.318    19.460 f  VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_55/O
                         net (fo=4, routed)           0.639    20.100    VexRiscv/IBusCachedPlugin_cache/execute_arbitration_isValid_reg
    SLICE_X70Y34         LUT4 (Prop_lut4_I1_O)        0.328    20.427 r  VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_15/O
                         net (fo=35, routed)          0.813    21.240    VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_15_n_0
    SLICE_X66Y37         LUT5 (Prop_lut5_I3_O)        0.124    21.364 r  VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_4/O
                         net (fo=3, routed)           1.077    22.441    VexRiscv/IBusCachedPlugin_cache/io_cpu_prefetch_pc[4]
    RAMB36_X1Y5          RAMB36E1                                     r  VexRiscv/IBusCachedPlugin_cache/banks_0_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  clk100 (IN)
                         net (fo=0)                   0.000    13.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    16.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.786    18.541    clk100_IBUF_BUFG
    SLICE_X31Y25         LUT1 (Prop_lut1_I0_O)        0.100    18.641 r  clk100_inst/O
                         net (fo=9, routed)           1.447    20.089    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    20.172 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.923    22.095    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.186 r  BUFG/O
                         net (fo=4170, routed)        1.700    23.886    VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg_0
    RAMB36_X1Y5          RAMB36E1                                     r  VexRiscv/IBusCachedPlugin_cache/banks_0_reg/CLKBWRCLK
                         clock pessimism              0.712    24.598    
                         clock uncertainty           -0.070    24.528    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    23.962    VexRiscv/IBusCachedPlugin_cache/banks_0_reg
  -------------------------------------------------------------------
                         required time                         23.962    
                         arrival time                         -22.441    
  -------------------------------------------------------------------
                         slack                                  1.521    

Slack (MET) :             1.553ns  (required time - arrival time)
  Source:                 VexRiscv/decode_to_execute_RS2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            VexRiscv/IBusCachedPlugin_cache/banks_0_reg/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by soc_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (soc_crg_clkout0 rise@13.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        11.070ns  (logic 3.479ns (31.428%)  route 7.591ns (68.572%))
  Logic Levels:           16  (CARRY4=8 LUT2=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.553ns = ( 23.886 - 13.333 ) 
    Source Clock Delay      (SCD):    11.339ns
    Clock Pessimism Removal (CPR):    0.712ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.943     5.545    clk100_IBUF_BUFG
    SLICE_X31Y25         LUT1 (Prop_lut1_I0_O)        0.124     5.669 r  clk100_inst/O
                         net (fo=9, routed)           1.676     7.346    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.434 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.018     9.452    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.548 r  BUFG/O
                         net (fo=4170, routed)        1.791    11.339    VexRiscv/stageB_flusher_counter_reg[8]_inv
    SLICE_X45Y27         FDRE                                         r  VexRiscv/decode_to_execute_RS2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y27         FDRE (Prop_fdre_C_Q)         0.456    11.795 f  VexRiscv/decode_to_execute_RS2_reg[0]/Q
                         net (fo=11, routed)          1.769    13.565    VexRiscv/IBusCachedPlugin_cache/execute_to_memory_REGFILE_WRITE_DATA[31]_i_3[0]
    SLICE_X67Y33         LUT5 (Prop_lut5_I0_O)        0.124    13.689 r  VexRiscv/IBusCachedPlugin_cache/execute_to_memory_SHIFT_RIGHT[31]_i_5/O
                         net (fo=35, routed)          0.431    14.120    VexRiscv/dataCache_1/ways_0_data_symbol0_reg_i_19_0
    SLICE_X65Y32         LUT6 (Prop_lut6_I4_O)        0.124    14.244 r  VexRiscv/dataCache_1/ways_0_data_symbol0_reg_i_25/O
                         net (fo=1, routed)           0.648    14.892    VexRiscv/dataCache_1/ways_0_data_symbol0_reg_i_25_n_0
    SLICE_X64Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    15.548 r  VexRiscv/dataCache_1/ways_0_data_symbol0_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000    15.548    VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg_12[0]
    SLICE_X64Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.662 r  VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000    15.662    VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg_i_24_n_0
    SLICE_X64Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.776 r  VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg_i_23/CO[3]
                         net (fo=1, routed)           0.000    15.776    VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg_i_23_n_0
    SLICE_X64Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.890 r  VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.890    VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg_i_22_n_0
    SLICE_X64Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.004 r  VexRiscv/IBusCachedPlugin_cache/execute_to_memory_REGFILE_WRITE_DATA_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.004    VexRiscv/IBusCachedPlugin_cache/execute_to_memory_REGFILE_WRITE_DATA_reg[19]_i_4_n_0
    SLICE_X64Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.118 r  VexRiscv/IBusCachedPlugin_cache/execute_to_memory_REGFILE_WRITE_DATA_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.118    VexRiscv/IBusCachedPlugin_cache/execute_to_memory_REGFILE_WRITE_DATA_reg[23]_i_4_n_0
    SLICE_X64Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.232 r  VexRiscv/IBusCachedPlugin_cache/execute_to_memory_REGFILE_WRITE_DATA_reg[27]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.232    VexRiscv/IBusCachedPlugin_cache/execute_to_memory_REGFILE_WRITE_DATA_reg[27]_i_4_n_0
    SLICE_X64Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.545 f  VexRiscv/IBusCachedPlugin_cache/execute_to_memory_REGFILE_WRITE_DATA_reg[31]_i_4/O[3]
                         net (fo=2, routed)           0.318    16.863    VexRiscv/IBusCachedPlugin_cache/_zz_execute_SrcPlugin_addSub[27]
    SLICE_X63Y39         LUT5 (Prop_lut5_I1_O)        0.306    17.169 r  VexRiscv/IBusCachedPlugin_cache/execute_to_memory_REGFILE_WRITE_DATA[0]_i_3/O
                         net (fo=2, routed)           0.600    17.769    VexRiscv/IBusCachedPlugin_cache/decode_to_execute_SRC2_FORCE_ZERO_reg
    SLICE_X67Y36         LUT6 (Prop_lut6_I1_O)        0.124    17.893 r  VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_77/O
                         net (fo=1, routed)           0.407    18.300    VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_77_n_0
    SLICE_X69Y36         LUT2 (Prop_lut2_I1_O)        0.118    18.418 r  VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_59/O
                         net (fo=7, routed)           0.481    18.899    VexRiscv/dataCache_1/_zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2_i_3_1
    SLICE_X70Y35         LUT6 (Prop_lut6_I3_O)        0.326    19.225 r  VexRiscv/dataCache_1/banks_0_reg_i_53/O
                         net (fo=60, routed)          1.012    20.237    VexRiscv/dataCache_1/banks_0_reg_i_53_n_0
    SLICE_X58Y39         LUT5 (Prop_lut5_I4_O)        0.124    20.361 f  VexRiscv/dataCache_1/banks_0_reg_i_20/O
                         net (fo=2, routed)           0.902    21.263    VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg_3
    SLICE_X67Y38         LUT5 (Prop_lut5_I2_O)        0.124    21.387 r  VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_3/O
                         net (fo=2, routed)           1.022    22.409    VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_iBusRsp_stages_0_input_payload[10]
    RAMB36_X1Y5          RAMB36E1                                     r  VexRiscv/IBusCachedPlugin_cache/banks_0_reg/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  clk100 (IN)
                         net (fo=0)                   0.000    13.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    16.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.786    18.541    clk100_IBUF_BUFG
    SLICE_X31Y25         LUT1 (Prop_lut1_I0_O)        0.100    18.641 r  clk100_inst/O
                         net (fo=9, routed)           1.447    20.089    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    20.172 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.923    22.095    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.186 r  BUFG/O
                         net (fo=4170, routed)        1.700    23.886    VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg_0
    RAMB36_X1Y5          RAMB36E1                                     r  VexRiscv/IBusCachedPlugin_cache/banks_0_reg/CLKBWRCLK
                         clock pessimism              0.712    24.598    
                         clock uncertainty           -0.070    24.528    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    23.962    VexRiscv/IBusCachedPlugin_cache/banks_0_reg
  -------------------------------------------------------------------
                         required time                         23.962    
                         arrival time                         -22.409    
  -------------------------------------------------------------------
                         slack                                  1.553    

Slack (MET) :             1.624ns  (required time - arrival time)
  Source:                 VexRiscv/decode_to_execute_RS2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            VexRiscv/IBusCachedPlugin_cache/banks_0_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by soc_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (soc_crg_clkout0 rise@13.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        10.998ns  (logic 3.675ns (33.414%)  route 7.323ns (66.586%))
  Logic Levels:           16  (CARRY4=8 LUT2=1 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.553ns = ( 23.886 - 13.333 ) 
    Source Clock Delay      (SCD):    11.339ns
    Clock Pessimism Removal (CPR):    0.712ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.943     5.545    clk100_IBUF_BUFG
    SLICE_X31Y25         LUT1 (Prop_lut1_I0_O)        0.124     5.669 r  clk100_inst/O
                         net (fo=9, routed)           1.676     7.346    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.434 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.018     9.452    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.548 r  BUFG/O
                         net (fo=4170, routed)        1.791    11.339    VexRiscv/stageB_flusher_counter_reg[8]_inv
    SLICE_X45Y27         FDRE                                         r  VexRiscv/decode_to_execute_RS2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y27         FDRE (Prop_fdre_C_Q)         0.456    11.795 f  VexRiscv/decode_to_execute_RS2_reg[0]/Q
                         net (fo=11, routed)          1.769    13.565    VexRiscv/IBusCachedPlugin_cache/execute_to_memory_REGFILE_WRITE_DATA[31]_i_3[0]
    SLICE_X67Y33         LUT5 (Prop_lut5_I0_O)        0.124    13.689 r  VexRiscv/IBusCachedPlugin_cache/execute_to_memory_SHIFT_RIGHT[31]_i_5/O
                         net (fo=35, routed)          0.431    14.120    VexRiscv/dataCache_1/ways_0_data_symbol0_reg_i_19_0
    SLICE_X65Y32         LUT6 (Prop_lut6_I4_O)        0.124    14.244 r  VexRiscv/dataCache_1/ways_0_data_symbol0_reg_i_25/O
                         net (fo=1, routed)           0.648    14.892    VexRiscv/dataCache_1/ways_0_data_symbol0_reg_i_25_n_0
    SLICE_X64Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    15.548 r  VexRiscv/dataCache_1/ways_0_data_symbol0_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000    15.548    VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg_12[0]
    SLICE_X64Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.662 r  VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000    15.662    VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg_i_24_n_0
    SLICE_X64Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.776 r  VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg_i_23/CO[3]
                         net (fo=1, routed)           0.000    15.776    VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg_i_23_n_0
    SLICE_X64Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.890 r  VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.890    VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg_i_22_n_0
    SLICE_X64Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.004 r  VexRiscv/IBusCachedPlugin_cache/execute_to_memory_REGFILE_WRITE_DATA_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.004    VexRiscv/IBusCachedPlugin_cache/execute_to_memory_REGFILE_WRITE_DATA_reg[19]_i_4_n_0
    SLICE_X64Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.118 r  VexRiscv/IBusCachedPlugin_cache/execute_to_memory_REGFILE_WRITE_DATA_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.118    VexRiscv/IBusCachedPlugin_cache/execute_to_memory_REGFILE_WRITE_DATA_reg[23]_i_4_n_0
    SLICE_X64Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.232 r  VexRiscv/IBusCachedPlugin_cache/execute_to_memory_REGFILE_WRITE_DATA_reg[27]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.232    VexRiscv/IBusCachedPlugin_cache/execute_to_memory_REGFILE_WRITE_DATA_reg[27]_i_4_n_0
    SLICE_X64Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.545 f  VexRiscv/IBusCachedPlugin_cache/execute_to_memory_REGFILE_WRITE_DATA_reg[31]_i_4/O[3]
                         net (fo=2, routed)           0.318    16.863    VexRiscv/IBusCachedPlugin_cache/_zz_execute_SrcPlugin_addSub[27]
    SLICE_X63Y39         LUT5 (Prop_lut5_I1_O)        0.306    17.169 r  VexRiscv/IBusCachedPlugin_cache/execute_to_memory_REGFILE_WRITE_DATA[0]_i_3/O
                         net (fo=2, routed)           0.600    17.769    VexRiscv/IBusCachedPlugin_cache/decode_to_execute_SRC2_FORCE_ZERO_reg
    SLICE_X67Y36         LUT6 (Prop_lut6_I1_O)        0.124    17.893 r  VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_77/O
                         net (fo=1, routed)           0.407    18.300    VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_77_n_0
    SLICE_X69Y36         LUT2 (Prop_lut2_I1_O)        0.118    18.418 r  VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_59/O
                         net (fo=7, routed)           0.725    19.142    VexRiscv/IBusCachedPlugin_cache/decode_to_execute_BRANCH_CTRL_reg[1]
    SLICE_X70Y33         LUT4 (Prop_lut4_I1_O)        0.318    19.460 f  VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_55/O
                         net (fo=4, routed)           0.639    20.100    VexRiscv/IBusCachedPlugin_cache/execute_arbitration_isValid_reg
    SLICE_X70Y34         LUT4 (Prop_lut4_I1_O)        0.328    20.427 r  VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_15/O
                         net (fo=35, routed)          0.909    21.336    VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_15_n_0
    SLICE_X62Y39         LUT5 (Prop_lut5_I3_O)        0.124    21.460 r  VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_5/O
                         net (fo=3, routed)           0.878    22.338    VexRiscv/IBusCachedPlugin_cache/io_cpu_prefetch_pc[3]
    RAMB36_X1Y5          RAMB36E1                                     r  VexRiscv/IBusCachedPlugin_cache/banks_0_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  clk100 (IN)
                         net (fo=0)                   0.000    13.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    16.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.786    18.541    clk100_IBUF_BUFG
    SLICE_X31Y25         LUT1 (Prop_lut1_I0_O)        0.100    18.641 r  clk100_inst/O
                         net (fo=9, routed)           1.447    20.089    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    20.172 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.923    22.095    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.186 r  BUFG/O
                         net (fo=4170, routed)        1.700    23.886    VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg_0
    RAMB36_X1Y5          RAMB36E1                                     r  VexRiscv/IBusCachedPlugin_cache/banks_0_reg/CLKBWRCLK
                         clock pessimism              0.712    24.598    
                         clock uncertainty           -0.070    24.528    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    23.962    VexRiscv/IBusCachedPlugin_cache/banks_0_reg
  -------------------------------------------------------------------
                         required time                         23.962    
                         arrival time                         -22.338    
  -------------------------------------------------------------------
                         slack                                  1.624    

Slack (MET) :             1.631ns  (required time - arrival time)
  Source:                 VexRiscv/decode_to_execute_RS2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            VexRiscv/IBusCachedPlugin_cache/banks_0_reg/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by soc_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (soc_crg_clkout0 rise@13.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        10.992ns  (logic 3.675ns (33.433%)  route 7.317ns (66.567%))
  Logic Levels:           16  (CARRY4=8 LUT2=1 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.553ns = ( 23.886 - 13.333 ) 
    Source Clock Delay      (SCD):    11.339ns
    Clock Pessimism Removal (CPR):    0.712ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.943     5.545    clk100_IBUF_BUFG
    SLICE_X31Y25         LUT1 (Prop_lut1_I0_O)        0.124     5.669 r  clk100_inst/O
                         net (fo=9, routed)           1.676     7.346    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.434 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.018     9.452    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.548 r  BUFG/O
                         net (fo=4170, routed)        1.791    11.339    VexRiscv/stageB_flusher_counter_reg[8]_inv
    SLICE_X45Y27         FDRE                                         r  VexRiscv/decode_to_execute_RS2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y27         FDRE (Prop_fdre_C_Q)         0.456    11.795 f  VexRiscv/decode_to_execute_RS2_reg[0]/Q
                         net (fo=11, routed)          1.769    13.565    VexRiscv/IBusCachedPlugin_cache/execute_to_memory_REGFILE_WRITE_DATA[31]_i_3[0]
    SLICE_X67Y33         LUT5 (Prop_lut5_I0_O)        0.124    13.689 r  VexRiscv/IBusCachedPlugin_cache/execute_to_memory_SHIFT_RIGHT[31]_i_5/O
                         net (fo=35, routed)          0.431    14.120    VexRiscv/dataCache_1/ways_0_data_symbol0_reg_i_19_0
    SLICE_X65Y32         LUT6 (Prop_lut6_I4_O)        0.124    14.244 r  VexRiscv/dataCache_1/ways_0_data_symbol0_reg_i_25/O
                         net (fo=1, routed)           0.648    14.892    VexRiscv/dataCache_1/ways_0_data_symbol0_reg_i_25_n_0
    SLICE_X64Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    15.548 r  VexRiscv/dataCache_1/ways_0_data_symbol0_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000    15.548    VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg_12[0]
    SLICE_X64Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.662 r  VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000    15.662    VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg_i_24_n_0
    SLICE_X64Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.776 r  VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg_i_23/CO[3]
                         net (fo=1, routed)           0.000    15.776    VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg_i_23_n_0
    SLICE_X64Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.890 r  VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.890    VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg_i_22_n_0
    SLICE_X64Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.004 r  VexRiscv/IBusCachedPlugin_cache/execute_to_memory_REGFILE_WRITE_DATA_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.004    VexRiscv/IBusCachedPlugin_cache/execute_to_memory_REGFILE_WRITE_DATA_reg[19]_i_4_n_0
    SLICE_X64Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.118 r  VexRiscv/IBusCachedPlugin_cache/execute_to_memory_REGFILE_WRITE_DATA_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.118    VexRiscv/IBusCachedPlugin_cache/execute_to_memory_REGFILE_WRITE_DATA_reg[23]_i_4_n_0
    SLICE_X64Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.232 r  VexRiscv/IBusCachedPlugin_cache/execute_to_memory_REGFILE_WRITE_DATA_reg[27]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.232    VexRiscv/IBusCachedPlugin_cache/execute_to_memory_REGFILE_WRITE_DATA_reg[27]_i_4_n_0
    SLICE_X64Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.545 f  VexRiscv/IBusCachedPlugin_cache/execute_to_memory_REGFILE_WRITE_DATA_reg[31]_i_4/O[3]
                         net (fo=2, routed)           0.318    16.863    VexRiscv/IBusCachedPlugin_cache/_zz_execute_SrcPlugin_addSub[27]
    SLICE_X63Y39         LUT5 (Prop_lut5_I1_O)        0.306    17.169 r  VexRiscv/IBusCachedPlugin_cache/execute_to_memory_REGFILE_WRITE_DATA[0]_i_3/O
                         net (fo=2, routed)           0.600    17.769    VexRiscv/IBusCachedPlugin_cache/decode_to_execute_SRC2_FORCE_ZERO_reg
    SLICE_X67Y36         LUT6 (Prop_lut6_I1_O)        0.124    17.893 r  VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_77/O
                         net (fo=1, routed)           0.407    18.300    VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_77_n_0
    SLICE_X69Y36         LUT2 (Prop_lut2_I1_O)        0.118    18.418 r  VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_59/O
                         net (fo=7, routed)           0.725    19.142    VexRiscv/IBusCachedPlugin_cache/decode_to_execute_BRANCH_CTRL_reg[1]
    SLICE_X70Y33         LUT4 (Prop_lut4_I1_O)        0.318    19.460 f  VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_55/O
                         net (fo=4, routed)           0.639    20.100    VexRiscv/IBusCachedPlugin_cache/execute_arbitration_isValid_reg
    SLICE_X70Y34         LUT4 (Prop_lut4_I1_O)        0.328    20.427 r  VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_15/O
                         net (fo=35, routed)          0.818    21.246    VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_15_n_0
    SLICE_X63Y37         LUT5 (Prop_lut5_I3_O)        0.124    21.370 r  VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_11/O
                         net (fo=2, routed)           0.962    22.332    VexRiscv/IBusCachedPlugin_cache/io_cpu_prefetch_pc[0]
    RAMB36_X1Y5          RAMB36E1                                     r  VexRiscv/IBusCachedPlugin_cache/banks_0_reg/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  clk100 (IN)
                         net (fo=0)                   0.000    13.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    16.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.786    18.541    clk100_IBUF_BUFG
    SLICE_X31Y25         LUT1 (Prop_lut1_I0_O)        0.100    18.641 r  clk100_inst/O
                         net (fo=9, routed)           1.447    20.089    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    20.172 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.923    22.095    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.186 r  BUFG/O
                         net (fo=4170, routed)        1.700    23.886    VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg_0
    RAMB36_X1Y5          RAMB36E1                                     r  VexRiscv/IBusCachedPlugin_cache/banks_0_reg/CLKBWRCLK
                         clock pessimism              0.712    24.598    
                         clock uncertainty           -0.070    24.528    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    23.962    VexRiscv/IBusCachedPlugin_cache/banks_0_reg
  -------------------------------------------------------------------
                         required time                         23.962    
                         arrival time                         -22.332    
  -------------------------------------------------------------------
                         slack                                  1.631    

Slack (MET) :             1.670ns  (required time - arrival time)
  Source:                 VexRiscv/decode_to_execute_RS2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            VexRiscv/IBusCachedPlugin_cache/banks_0_reg/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by soc_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (soc_crg_clkout0 rise@13.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        10.953ns  (logic 3.675ns (33.553%)  route 7.278ns (66.447%))
  Logic Levels:           16  (CARRY4=8 LUT2=1 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.553ns = ( 23.886 - 13.333 ) 
    Source Clock Delay      (SCD):    11.339ns
    Clock Pessimism Removal (CPR):    0.712ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.943     5.545    clk100_IBUF_BUFG
    SLICE_X31Y25         LUT1 (Prop_lut1_I0_O)        0.124     5.669 r  clk100_inst/O
                         net (fo=9, routed)           1.676     7.346    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.434 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.018     9.452    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.548 r  BUFG/O
                         net (fo=4170, routed)        1.791    11.339    VexRiscv/stageB_flusher_counter_reg[8]_inv
    SLICE_X45Y27         FDRE                                         r  VexRiscv/decode_to_execute_RS2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y27         FDRE (Prop_fdre_C_Q)         0.456    11.795 f  VexRiscv/decode_to_execute_RS2_reg[0]/Q
                         net (fo=11, routed)          1.769    13.565    VexRiscv/IBusCachedPlugin_cache/execute_to_memory_REGFILE_WRITE_DATA[31]_i_3[0]
    SLICE_X67Y33         LUT5 (Prop_lut5_I0_O)        0.124    13.689 r  VexRiscv/IBusCachedPlugin_cache/execute_to_memory_SHIFT_RIGHT[31]_i_5/O
                         net (fo=35, routed)          0.431    14.120    VexRiscv/dataCache_1/ways_0_data_symbol0_reg_i_19_0
    SLICE_X65Y32         LUT6 (Prop_lut6_I4_O)        0.124    14.244 r  VexRiscv/dataCache_1/ways_0_data_symbol0_reg_i_25/O
                         net (fo=1, routed)           0.648    14.892    VexRiscv/dataCache_1/ways_0_data_symbol0_reg_i_25_n_0
    SLICE_X64Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    15.548 r  VexRiscv/dataCache_1/ways_0_data_symbol0_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000    15.548    VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg_12[0]
    SLICE_X64Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.662 r  VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000    15.662    VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg_i_24_n_0
    SLICE_X64Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.776 r  VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg_i_23/CO[3]
                         net (fo=1, routed)           0.000    15.776    VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg_i_23_n_0
    SLICE_X64Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.890 r  VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.890    VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg_i_22_n_0
    SLICE_X64Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.004 r  VexRiscv/IBusCachedPlugin_cache/execute_to_memory_REGFILE_WRITE_DATA_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.004    VexRiscv/IBusCachedPlugin_cache/execute_to_memory_REGFILE_WRITE_DATA_reg[19]_i_4_n_0
    SLICE_X64Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.118 r  VexRiscv/IBusCachedPlugin_cache/execute_to_memory_REGFILE_WRITE_DATA_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.118    VexRiscv/IBusCachedPlugin_cache/execute_to_memory_REGFILE_WRITE_DATA_reg[23]_i_4_n_0
    SLICE_X64Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.232 r  VexRiscv/IBusCachedPlugin_cache/execute_to_memory_REGFILE_WRITE_DATA_reg[27]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.232    VexRiscv/IBusCachedPlugin_cache/execute_to_memory_REGFILE_WRITE_DATA_reg[27]_i_4_n_0
    SLICE_X64Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.545 f  VexRiscv/IBusCachedPlugin_cache/execute_to_memory_REGFILE_WRITE_DATA_reg[31]_i_4/O[3]
                         net (fo=2, routed)           0.318    16.863    VexRiscv/IBusCachedPlugin_cache/_zz_execute_SrcPlugin_addSub[27]
    SLICE_X63Y39         LUT5 (Prop_lut5_I1_O)        0.306    17.169 r  VexRiscv/IBusCachedPlugin_cache/execute_to_memory_REGFILE_WRITE_DATA[0]_i_3/O
                         net (fo=2, routed)           0.600    17.769    VexRiscv/IBusCachedPlugin_cache/decode_to_execute_SRC2_FORCE_ZERO_reg
    SLICE_X67Y36         LUT6 (Prop_lut6_I1_O)        0.124    17.893 r  VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_77/O
                         net (fo=1, routed)           0.407    18.300    VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_77_n_0
    SLICE_X69Y36         LUT2 (Prop_lut2_I1_O)        0.118    18.418 r  VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_59/O
                         net (fo=7, routed)           0.725    19.142    VexRiscv/IBusCachedPlugin_cache/decode_to_execute_BRANCH_CTRL_reg[1]
    SLICE_X70Y33         LUT4 (Prop_lut4_I1_O)        0.318    19.460 f  VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_55/O
                         net (fo=4, routed)           0.639    20.100    VexRiscv/IBusCachedPlugin_cache/execute_arbitration_isValid_reg
    SLICE_X70Y34         LUT4 (Prop_lut4_I1_O)        0.328    20.427 r  VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_15/O
                         net (fo=35, routed)          0.778    21.205    VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_15_n_0
    SLICE_X65Y37         LUT5 (Prop_lut5_I1_O)        0.124    21.329 r  VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_2/O
                         net (fo=2, routed)           0.963    22.292    VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_iBusRsp_stages_0_input_payload[11]
    RAMB36_X1Y5          RAMB36E1                                     r  VexRiscv/IBusCachedPlugin_cache/banks_0_reg/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  clk100 (IN)
                         net (fo=0)                   0.000    13.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    16.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.786    18.541    clk100_IBUF_BUFG
    SLICE_X31Y25         LUT1 (Prop_lut1_I0_O)        0.100    18.641 r  clk100_inst/O
                         net (fo=9, routed)           1.447    20.089    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    20.172 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.923    22.095    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.186 r  BUFG/O
                         net (fo=4170, routed)        1.700    23.886    VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg_0
    RAMB36_X1Y5          RAMB36E1                                     r  VexRiscv/IBusCachedPlugin_cache/banks_0_reg/CLKBWRCLK
                         clock pessimism              0.712    24.598    
                         clock uncertainty           -0.070    24.528    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566    23.962    VexRiscv/IBusCachedPlugin_cache/banks_0_reg
  -------------------------------------------------------------------
                         required time                         23.962    
                         arrival time                         -22.292    
  -------------------------------------------------------------------
                         slack                                  1.670    

Slack (MET) :             1.713ns  (required time - arrival time)
  Source:                 VexRiscv/decode_to_execute_RS2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            VexRiscv/IBusCachedPlugin_cache/banks_0_reg/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by soc_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (soc_crg_clkout0 rise@13.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        10.910ns  (logic 3.675ns (33.686%)  route 7.235ns (66.314%))
  Logic Levels:           16  (CARRY4=8 LUT2=1 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.553ns = ( 23.886 - 13.333 ) 
    Source Clock Delay      (SCD):    11.339ns
    Clock Pessimism Removal (CPR):    0.712ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.943     5.545    clk100_IBUF_BUFG
    SLICE_X31Y25         LUT1 (Prop_lut1_I0_O)        0.124     5.669 r  clk100_inst/O
                         net (fo=9, routed)           1.676     7.346    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.434 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.018     9.452    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.548 r  BUFG/O
                         net (fo=4170, routed)        1.791    11.339    VexRiscv/stageB_flusher_counter_reg[8]_inv
    SLICE_X45Y27         FDRE                                         r  VexRiscv/decode_to_execute_RS2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y27         FDRE (Prop_fdre_C_Q)         0.456    11.795 f  VexRiscv/decode_to_execute_RS2_reg[0]/Q
                         net (fo=11, routed)          1.769    13.565    VexRiscv/IBusCachedPlugin_cache/execute_to_memory_REGFILE_WRITE_DATA[31]_i_3[0]
    SLICE_X67Y33         LUT5 (Prop_lut5_I0_O)        0.124    13.689 r  VexRiscv/IBusCachedPlugin_cache/execute_to_memory_SHIFT_RIGHT[31]_i_5/O
                         net (fo=35, routed)          0.431    14.120    VexRiscv/dataCache_1/ways_0_data_symbol0_reg_i_19_0
    SLICE_X65Y32         LUT6 (Prop_lut6_I4_O)        0.124    14.244 r  VexRiscv/dataCache_1/ways_0_data_symbol0_reg_i_25/O
                         net (fo=1, routed)           0.648    14.892    VexRiscv/dataCache_1/ways_0_data_symbol0_reg_i_25_n_0
    SLICE_X64Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    15.548 r  VexRiscv/dataCache_1/ways_0_data_symbol0_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000    15.548    VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg_12[0]
    SLICE_X64Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.662 r  VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000    15.662    VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg_i_24_n_0
    SLICE_X64Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.776 r  VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg_i_23/CO[3]
                         net (fo=1, routed)           0.000    15.776    VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg_i_23_n_0
    SLICE_X64Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.890 r  VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.890    VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg_i_22_n_0
    SLICE_X64Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.004 r  VexRiscv/IBusCachedPlugin_cache/execute_to_memory_REGFILE_WRITE_DATA_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.004    VexRiscv/IBusCachedPlugin_cache/execute_to_memory_REGFILE_WRITE_DATA_reg[19]_i_4_n_0
    SLICE_X64Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.118 r  VexRiscv/IBusCachedPlugin_cache/execute_to_memory_REGFILE_WRITE_DATA_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.118    VexRiscv/IBusCachedPlugin_cache/execute_to_memory_REGFILE_WRITE_DATA_reg[23]_i_4_n_0
    SLICE_X64Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.232 r  VexRiscv/IBusCachedPlugin_cache/execute_to_memory_REGFILE_WRITE_DATA_reg[27]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.232    VexRiscv/IBusCachedPlugin_cache/execute_to_memory_REGFILE_WRITE_DATA_reg[27]_i_4_n_0
    SLICE_X64Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.545 f  VexRiscv/IBusCachedPlugin_cache/execute_to_memory_REGFILE_WRITE_DATA_reg[31]_i_4/O[3]
                         net (fo=2, routed)           0.318    16.863    VexRiscv/IBusCachedPlugin_cache/_zz_execute_SrcPlugin_addSub[27]
    SLICE_X63Y39         LUT5 (Prop_lut5_I1_O)        0.306    17.169 r  VexRiscv/IBusCachedPlugin_cache/execute_to_memory_REGFILE_WRITE_DATA[0]_i_3/O
                         net (fo=2, routed)           0.600    17.769    VexRiscv/IBusCachedPlugin_cache/decode_to_execute_SRC2_FORCE_ZERO_reg
    SLICE_X67Y36         LUT6 (Prop_lut6_I1_O)        0.124    17.893 r  VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_77/O
                         net (fo=1, routed)           0.407    18.300    VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_77_n_0
    SLICE_X69Y36         LUT2 (Prop_lut2_I1_O)        0.118    18.418 r  VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_59/O
                         net (fo=7, routed)           0.725    19.142    VexRiscv/IBusCachedPlugin_cache/decode_to_execute_BRANCH_CTRL_reg[1]
    SLICE_X70Y33         LUT4 (Prop_lut4_I1_O)        0.318    19.460 f  VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_55/O
                         net (fo=4, routed)           0.639    20.100    VexRiscv/IBusCachedPlugin_cache/execute_arbitration_isValid_reg
    SLICE_X70Y34         LUT4 (Prop_lut4_I1_O)        0.328    20.427 r  VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_15/O
                         net (fo=35, routed)          0.697    21.124    VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_15_n_0
    SLICE_X67Y38         LUT5 (Prop_lut5_I1_O)        0.124    21.248 r  VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_8/O
                         net (fo=2, routed)           1.001    22.249    VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_iBusRsp_stages_0_input_payload[5]
    RAMB36_X1Y5          RAMB36E1                                     r  VexRiscv/IBusCachedPlugin_cache/banks_0_reg/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  clk100 (IN)
                         net (fo=0)                   0.000    13.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    16.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.786    18.541    clk100_IBUF_BUFG
    SLICE_X31Y25         LUT1 (Prop_lut1_I0_O)        0.100    18.641 r  clk100_inst/O
                         net (fo=9, routed)           1.447    20.089    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    20.172 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.923    22.095    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.186 r  BUFG/O
                         net (fo=4170, routed)        1.700    23.886    VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg_0
    RAMB36_X1Y5          RAMB36E1                                     r  VexRiscv/IBusCachedPlugin_cache/banks_0_reg/CLKBWRCLK
                         clock pessimism              0.712    24.598    
                         clock uncertainty           -0.070    24.528    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    23.962    VexRiscv/IBusCachedPlugin_cache/banks_0_reg
  -------------------------------------------------------------------
                         required time                         23.962    
                         arrival time                         -22.249    
  -------------------------------------------------------------------
                         slack                                  1.713    

Slack (MET) :             1.755ns  (required time - arrival time)
  Source:                 VexRiscv/decode_to_execute_RS2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            VexRiscv/IBusCachedPlugin_cache/banks_0_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by soc_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (soc_crg_clkout0 rise@13.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        10.868ns  (logic 3.479ns (32.012%)  route 7.389ns (67.988%))
  Logic Levels:           16  (CARRY4=8 LUT2=1 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.553ns = ( 23.886 - 13.333 ) 
    Source Clock Delay      (SCD):    11.339ns
    Clock Pessimism Removal (CPR):    0.712ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.943     5.545    clk100_IBUF_BUFG
    SLICE_X31Y25         LUT1 (Prop_lut1_I0_O)        0.124     5.669 r  clk100_inst/O
                         net (fo=9, routed)           1.676     7.346    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.434 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.018     9.452    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.548 r  BUFG/O
                         net (fo=4170, routed)        1.791    11.339    VexRiscv/stageB_flusher_counter_reg[8]_inv
    SLICE_X45Y27         FDRE                                         r  VexRiscv/decode_to_execute_RS2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y27         FDRE (Prop_fdre_C_Q)         0.456    11.795 f  VexRiscv/decode_to_execute_RS2_reg[0]/Q
                         net (fo=11, routed)          1.769    13.565    VexRiscv/IBusCachedPlugin_cache/execute_to_memory_REGFILE_WRITE_DATA[31]_i_3[0]
    SLICE_X67Y33         LUT5 (Prop_lut5_I0_O)        0.124    13.689 r  VexRiscv/IBusCachedPlugin_cache/execute_to_memory_SHIFT_RIGHT[31]_i_5/O
                         net (fo=35, routed)          0.431    14.120    VexRiscv/dataCache_1/ways_0_data_symbol0_reg_i_19_0
    SLICE_X65Y32         LUT6 (Prop_lut6_I4_O)        0.124    14.244 r  VexRiscv/dataCache_1/ways_0_data_symbol0_reg_i_25/O
                         net (fo=1, routed)           0.648    14.892    VexRiscv/dataCache_1/ways_0_data_symbol0_reg_i_25_n_0
    SLICE_X64Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    15.548 r  VexRiscv/dataCache_1/ways_0_data_symbol0_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000    15.548    VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg_12[0]
    SLICE_X64Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.662 r  VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000    15.662    VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg_i_24_n_0
    SLICE_X64Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.776 r  VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg_i_23/CO[3]
                         net (fo=1, routed)           0.000    15.776    VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg_i_23_n_0
    SLICE_X64Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.890 r  VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.890    VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg_i_22_n_0
    SLICE_X64Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.004 r  VexRiscv/IBusCachedPlugin_cache/execute_to_memory_REGFILE_WRITE_DATA_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.004    VexRiscv/IBusCachedPlugin_cache/execute_to_memory_REGFILE_WRITE_DATA_reg[19]_i_4_n_0
    SLICE_X64Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.118 r  VexRiscv/IBusCachedPlugin_cache/execute_to_memory_REGFILE_WRITE_DATA_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.118    VexRiscv/IBusCachedPlugin_cache/execute_to_memory_REGFILE_WRITE_DATA_reg[23]_i_4_n_0
    SLICE_X64Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.232 r  VexRiscv/IBusCachedPlugin_cache/execute_to_memory_REGFILE_WRITE_DATA_reg[27]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.232    VexRiscv/IBusCachedPlugin_cache/execute_to_memory_REGFILE_WRITE_DATA_reg[27]_i_4_n_0
    SLICE_X64Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.545 f  VexRiscv/IBusCachedPlugin_cache/execute_to_memory_REGFILE_WRITE_DATA_reg[31]_i_4/O[3]
                         net (fo=2, routed)           0.318    16.863    VexRiscv/IBusCachedPlugin_cache/_zz_execute_SrcPlugin_addSub[27]
    SLICE_X63Y39         LUT5 (Prop_lut5_I1_O)        0.306    17.169 r  VexRiscv/IBusCachedPlugin_cache/execute_to_memory_REGFILE_WRITE_DATA[0]_i_3/O
                         net (fo=2, routed)           0.600    17.769    VexRiscv/IBusCachedPlugin_cache/decode_to_execute_SRC2_FORCE_ZERO_reg
    SLICE_X67Y36         LUT6 (Prop_lut6_I1_O)        0.124    17.893 r  VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_77/O
                         net (fo=1, routed)           0.407    18.300    VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_77_n_0
    SLICE_X69Y36         LUT2 (Prop_lut2_I1_O)        0.118    18.418 r  VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_59/O
                         net (fo=7, routed)           0.481    18.899    VexRiscv/dataCache_1/_zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2_i_3_1
    SLICE_X70Y35         LUT6 (Prop_lut6_I3_O)        0.326    19.225 r  VexRiscv/dataCache_1/banks_0_reg_i_53/O
                         net (fo=60, routed)          0.987    20.212    VexRiscv/dataCache_1/banks_0_reg_i_53_n_0
    SLICE_X58Y37         LUT5 (Prop_lut5_I3_O)        0.124    20.336 r  VexRiscv/dataCache_1/banks_0_reg_i_29/O
                         net (fo=1, routed)           0.933    21.269    VexRiscv/IBusCachedPlugin_cache/banks_0_reg_7
    SLICE_X63Y36         LUT5 (Prop_lut5_I2_O)        0.124    21.393 r  VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_6/O
                         net (fo=3, routed)           0.814    22.207    VexRiscv/IBusCachedPlugin_cache/io_cpu_prefetch_pc[2]
    RAMB36_X1Y5          RAMB36E1                                     r  VexRiscv/IBusCachedPlugin_cache/banks_0_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  clk100 (IN)
                         net (fo=0)                   0.000    13.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    16.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.786    18.541    clk100_IBUF_BUFG
    SLICE_X31Y25         LUT1 (Prop_lut1_I0_O)        0.100    18.641 r  clk100_inst/O
                         net (fo=9, routed)           1.447    20.089    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    20.172 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.923    22.095    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.186 r  BUFG/O
                         net (fo=4170, routed)        1.700    23.886    VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg_0
    RAMB36_X1Y5          RAMB36E1                                     r  VexRiscv/IBusCachedPlugin_cache/banks_0_reg/CLKBWRCLK
                         clock pessimism              0.712    24.598    
                         clock uncertainty           -0.070    24.528    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    23.962    VexRiscv/IBusCachedPlugin_cache/banks_0_reg
  -------------------------------------------------------------------
                         required time                         23.962    
                         arrival time                         -22.207    
  -------------------------------------------------------------------
                         slack                                  1.755    

Slack (MET) :             1.766ns  (required time - arrival time)
  Source:                 VexRiscv/decode_to_execute_RS2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by soc_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (soc_crg_clkout0 rise@13.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        10.872ns  (logic 3.675ns (33.803%)  route 7.197ns (66.197%))
  Logic Levels:           16  (CARRY4=8 LUT2=1 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.568ns = ( 23.901 - 13.333 ) 
    Source Clock Delay      (SCD):    11.339ns
    Clock Pessimism Removal (CPR):    0.712ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.943     5.545    clk100_IBUF_BUFG
    SLICE_X31Y25         LUT1 (Prop_lut1_I0_O)        0.124     5.669 r  clk100_inst/O
                         net (fo=9, routed)           1.676     7.346    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.434 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.018     9.452    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.548 r  BUFG/O
                         net (fo=4170, routed)        1.791    11.339    VexRiscv/stageB_flusher_counter_reg[8]_inv
    SLICE_X45Y27         FDRE                                         r  VexRiscv/decode_to_execute_RS2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y27         FDRE (Prop_fdre_C_Q)         0.456    11.795 f  VexRiscv/decode_to_execute_RS2_reg[0]/Q
                         net (fo=11, routed)          1.769    13.565    VexRiscv/IBusCachedPlugin_cache/execute_to_memory_REGFILE_WRITE_DATA[31]_i_3[0]
    SLICE_X67Y33         LUT5 (Prop_lut5_I0_O)        0.124    13.689 r  VexRiscv/IBusCachedPlugin_cache/execute_to_memory_SHIFT_RIGHT[31]_i_5/O
                         net (fo=35, routed)          0.431    14.120    VexRiscv/dataCache_1/ways_0_data_symbol0_reg_i_19_0
    SLICE_X65Y32         LUT6 (Prop_lut6_I4_O)        0.124    14.244 r  VexRiscv/dataCache_1/ways_0_data_symbol0_reg_i_25/O
                         net (fo=1, routed)           0.648    14.892    VexRiscv/dataCache_1/ways_0_data_symbol0_reg_i_25_n_0
    SLICE_X64Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    15.548 r  VexRiscv/dataCache_1/ways_0_data_symbol0_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000    15.548    VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg_12[0]
    SLICE_X64Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.662 r  VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000    15.662    VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg_i_24_n_0
    SLICE_X64Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.776 r  VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg_i_23/CO[3]
                         net (fo=1, routed)           0.000    15.776    VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg_i_23_n_0
    SLICE_X64Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.890 r  VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.890    VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg_i_22_n_0
    SLICE_X64Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.004 r  VexRiscv/IBusCachedPlugin_cache/execute_to_memory_REGFILE_WRITE_DATA_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.004    VexRiscv/IBusCachedPlugin_cache/execute_to_memory_REGFILE_WRITE_DATA_reg[19]_i_4_n_0
    SLICE_X64Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.118 r  VexRiscv/IBusCachedPlugin_cache/execute_to_memory_REGFILE_WRITE_DATA_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.118    VexRiscv/IBusCachedPlugin_cache/execute_to_memory_REGFILE_WRITE_DATA_reg[23]_i_4_n_0
    SLICE_X64Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.232 r  VexRiscv/IBusCachedPlugin_cache/execute_to_memory_REGFILE_WRITE_DATA_reg[27]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.232    VexRiscv/IBusCachedPlugin_cache/execute_to_memory_REGFILE_WRITE_DATA_reg[27]_i_4_n_0
    SLICE_X64Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.545 f  VexRiscv/IBusCachedPlugin_cache/execute_to_memory_REGFILE_WRITE_DATA_reg[31]_i_4/O[3]
                         net (fo=2, routed)           0.318    16.863    VexRiscv/IBusCachedPlugin_cache/_zz_execute_SrcPlugin_addSub[27]
    SLICE_X63Y39         LUT5 (Prop_lut5_I1_O)        0.306    17.169 r  VexRiscv/IBusCachedPlugin_cache/execute_to_memory_REGFILE_WRITE_DATA[0]_i_3/O
                         net (fo=2, routed)           0.600    17.769    VexRiscv/IBusCachedPlugin_cache/decode_to_execute_SRC2_FORCE_ZERO_reg
    SLICE_X67Y36         LUT6 (Prop_lut6_I1_O)        0.124    17.893 r  VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_77/O
                         net (fo=1, routed)           0.407    18.300    VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_77_n_0
    SLICE_X69Y36         LUT2 (Prop_lut2_I1_O)        0.118    18.418 r  VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_59/O
                         net (fo=7, routed)           0.725    19.142    VexRiscv/IBusCachedPlugin_cache/decode_to_execute_BRANCH_CTRL_reg[1]
    SLICE_X70Y33         LUT4 (Prop_lut4_I1_O)        0.318    19.460 f  VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_55/O
                         net (fo=4, routed)           0.639    20.100    VexRiscv/IBusCachedPlugin_cache/execute_arbitration_isValid_reg
    SLICE_X70Y34         LUT4 (Prop_lut4_I1_O)        0.328    20.427 r  VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_15/O
                         net (fo=35, routed)          0.813    21.240    VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_15_n_0
    SLICE_X66Y37         LUT5 (Prop_lut5_I3_O)        0.124    21.364 r  VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_4/O
                         net (fo=3, routed)           0.847    22.211    VexRiscv/IBusCachedPlugin_cache/io_cpu_prefetch_pc[4]
    RAMB18_X1Y16         RAMB18E1                                     r  VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  clk100 (IN)
                         net (fo=0)                   0.000    13.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    16.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.786    18.541    clk100_IBUF_BUFG
    SLICE_X31Y25         LUT1 (Prop_lut1_I0_O)        0.100    18.641 r  clk100_inst/O
                         net (fo=9, routed)           1.447    20.089    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    20.172 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.923    22.095    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.186 r  BUFG/O
                         net (fo=4170, routed)        1.715    23.901    VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg_0
    RAMB18_X1Y16         RAMB18E1                                     r  VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKARDCLK
                         clock pessimism              0.712    24.613    
                         clock uncertainty           -0.070    24.543    
    RAMB18_X1Y16         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    23.977    VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg
  -------------------------------------------------------------------
                         required time                         23.977    
                         arrival time                         -22.211    
  -------------------------------------------------------------------
                         slack                                  1.766    

Slack (MET) :             1.770ns  (required time - arrival time)
  Source:                 VexRiscv/decode_to_execute_RS2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by soc_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (soc_crg_clkout0 rise@13.333ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        10.868ns  (logic 3.675ns (33.816%)  route 7.193ns (66.184%))
  Logic Levels:           16  (CARRY4=8 LUT2=1 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.568ns = ( 23.901 - 13.333 ) 
    Source Clock Delay      (SCD):    11.339ns
    Clock Pessimism Removal (CPR):    0.712ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.943     5.545    clk100_IBUF_BUFG
    SLICE_X31Y25         LUT1 (Prop_lut1_I0_O)        0.124     5.669 r  clk100_inst/O
                         net (fo=9, routed)           1.676     7.346    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     7.434 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           2.018     9.452    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     9.548 r  BUFG/O
                         net (fo=4170, routed)        1.791    11.339    VexRiscv/stageB_flusher_counter_reg[8]_inv
    SLICE_X45Y27         FDRE                                         r  VexRiscv/decode_to_execute_RS2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y27         FDRE (Prop_fdre_C_Q)         0.456    11.795 f  VexRiscv/decode_to_execute_RS2_reg[0]/Q
                         net (fo=11, routed)          1.769    13.565    VexRiscv/IBusCachedPlugin_cache/execute_to_memory_REGFILE_WRITE_DATA[31]_i_3[0]
    SLICE_X67Y33         LUT5 (Prop_lut5_I0_O)        0.124    13.689 r  VexRiscv/IBusCachedPlugin_cache/execute_to_memory_SHIFT_RIGHT[31]_i_5/O
                         net (fo=35, routed)          0.431    14.120    VexRiscv/dataCache_1/ways_0_data_symbol0_reg_i_19_0
    SLICE_X65Y32         LUT6 (Prop_lut6_I4_O)        0.124    14.244 r  VexRiscv/dataCache_1/ways_0_data_symbol0_reg_i_25/O
                         net (fo=1, routed)           0.648    14.892    VexRiscv/dataCache_1/ways_0_data_symbol0_reg_i_25_n_0
    SLICE_X64Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    15.548 r  VexRiscv/dataCache_1/ways_0_data_symbol0_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000    15.548    VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg_12[0]
    SLICE_X64Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.662 r  VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg_i_24/CO[3]
                         net (fo=1, routed)           0.000    15.662    VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg_i_24_n_0
    SLICE_X64Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.776 r  VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg_i_23/CO[3]
                         net (fo=1, routed)           0.000    15.776    VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg_i_23_n_0
    SLICE_X64Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.890 r  VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg_i_22/CO[3]
                         net (fo=1, routed)           0.000    15.890    VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg_i_22_n_0
    SLICE_X64Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.004 r  VexRiscv/IBusCachedPlugin_cache/execute_to_memory_REGFILE_WRITE_DATA_reg[19]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.004    VexRiscv/IBusCachedPlugin_cache/execute_to_memory_REGFILE_WRITE_DATA_reg[19]_i_4_n_0
    SLICE_X64Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.118 r  VexRiscv/IBusCachedPlugin_cache/execute_to_memory_REGFILE_WRITE_DATA_reg[23]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.118    VexRiscv/IBusCachedPlugin_cache/execute_to_memory_REGFILE_WRITE_DATA_reg[23]_i_4_n_0
    SLICE_X64Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.232 r  VexRiscv/IBusCachedPlugin_cache/execute_to_memory_REGFILE_WRITE_DATA_reg[27]_i_4/CO[3]
                         net (fo=1, routed)           0.000    16.232    VexRiscv/IBusCachedPlugin_cache/execute_to_memory_REGFILE_WRITE_DATA_reg[27]_i_4_n_0
    SLICE_X64Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.545 f  VexRiscv/IBusCachedPlugin_cache/execute_to_memory_REGFILE_WRITE_DATA_reg[31]_i_4/O[3]
                         net (fo=2, routed)           0.318    16.863    VexRiscv/IBusCachedPlugin_cache/_zz_execute_SrcPlugin_addSub[27]
    SLICE_X63Y39         LUT5 (Prop_lut5_I1_O)        0.306    17.169 r  VexRiscv/IBusCachedPlugin_cache/execute_to_memory_REGFILE_WRITE_DATA[0]_i_3/O
                         net (fo=2, routed)           0.600    17.769    VexRiscv/IBusCachedPlugin_cache/decode_to_execute_SRC2_FORCE_ZERO_reg
    SLICE_X67Y36         LUT6 (Prop_lut6_I1_O)        0.124    17.893 r  VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_77/O
                         net (fo=1, routed)           0.407    18.300    VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_77_n_0
    SLICE_X69Y36         LUT2 (Prop_lut2_I1_O)        0.118    18.418 r  VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_59/O
                         net (fo=7, routed)           0.725    19.142    VexRiscv/IBusCachedPlugin_cache/decode_to_execute_BRANCH_CTRL_reg[1]
    SLICE_X70Y33         LUT4 (Prop_lut4_I1_O)        0.318    19.460 f  VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_55/O
                         net (fo=4, routed)           0.639    20.100    VexRiscv/IBusCachedPlugin_cache/execute_arbitration_isValid_reg
    SLICE_X70Y34         LUT4 (Prop_lut4_I1_O)        0.328    20.427 r  VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_15/O
                         net (fo=35, routed)          0.909    21.336    VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_15_n_0
    SLICE_X62Y39         LUT5 (Prop_lut5_I3_O)        0.124    21.460 r  VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_5/O
                         net (fo=3, routed)           0.747    22.207    VexRiscv/IBusCachedPlugin_cache/io_cpu_prefetch_pc[3]
    RAMB18_X1Y16         RAMB18E1                                     r  VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  clk100 (IN)
                         net (fo=0)                   0.000    13.333    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920    16.665    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.756 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.786    18.541    clk100_IBUF_BUFG
    SLICE_X31Y25         LUT1 (Prop_lut1_I0_O)        0.100    18.641 r  clk100_inst/O
                         net (fo=9, routed)           1.447    20.089    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    20.172 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           1.923    22.095    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.186 r  BUFG/O
                         net (fo=4170, routed)        1.715    23.901    VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg_0
    RAMB18_X1Y16         RAMB18E1                                     r  VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKARDCLK
                         clock pessimism              0.712    24.613    
                         clock uncertainty           -0.070    24.543    
    RAMB18_X1Y16         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    23.977    VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg
  -------------------------------------------------------------------
                         required time                         23.977    
                         arrival time                         -22.207    
  -------------------------------------------------------------------
                         slack                                  1.770    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            storage_reg_0_15_6_9/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.707ns
    Source Clock Delay      (SCD):    3.739ns
    Clock Pessimism Removal (CPR):    0.954ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.678     1.598    clk100_IBUF_BUFG
    SLICE_X31Y25         LUT1 (Prop_lut1_I0_O)        0.045     1.643 r  clk100_inst/O
                         net (fo=9, routed)           0.782     2.425    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.475 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.648     3.123    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.149 r  BUFG/O
                         net (fo=4170, routed)        0.591     3.739    sys_clk
    SLICE_X81Y70         FDRE                                         r  soc_basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y70         FDRE (Prop_fdre_C_Q)         0.141     3.880 r  soc_basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     4.087    storage_reg_0_15_6_9/ADDRD0
    SLICE_X80Y70         RAMD32                                       r  storage_reg_0_15_6_9/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.957     2.123    clk100_IBUF_BUFG
    SLICE_X31Y25         LUT1 (Prop_lut1_I0_O)        0.056     2.179 r  clk100_inst/O
                         net (fo=9, routed)           0.885     3.064    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.117 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.700     3.817    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.846 r  BUFG/O
                         net (fo=4170, routed)        0.861     4.707    storage_reg_0_15_6_9/WCLK
    SLICE_X80Y70         RAMD32                                       r  storage_reg_0_15_6_9/RAMA/CLK
                         clock pessimism             -0.954     3.752    
    SLICE_X80Y70         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     4.062    storage_reg_0_15_6_9/RAMA
  -------------------------------------------------------------------
                         required time                         -4.062    
                         arrival time                           4.087    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            storage_reg_0_15_6_9/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.707ns
    Source Clock Delay      (SCD):    3.739ns
    Clock Pessimism Removal (CPR):    0.954ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.678     1.598    clk100_IBUF_BUFG
    SLICE_X31Y25         LUT1 (Prop_lut1_I0_O)        0.045     1.643 r  clk100_inst/O
                         net (fo=9, routed)           0.782     2.425    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.475 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.648     3.123    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.149 r  BUFG/O
                         net (fo=4170, routed)        0.591     3.739    sys_clk
    SLICE_X81Y70         FDRE                                         r  soc_basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y70         FDRE (Prop_fdre_C_Q)         0.141     3.880 r  soc_basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     4.087    storage_reg_0_15_6_9/ADDRD0
    SLICE_X80Y70         RAMD32                                       r  storage_reg_0_15_6_9/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.957     2.123    clk100_IBUF_BUFG
    SLICE_X31Y25         LUT1 (Prop_lut1_I0_O)        0.056     2.179 r  clk100_inst/O
                         net (fo=9, routed)           0.885     3.064    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.117 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.700     3.817    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.846 r  BUFG/O
                         net (fo=4170, routed)        0.861     4.707    storage_reg_0_15_6_9/WCLK
    SLICE_X80Y70         RAMD32                                       r  storage_reg_0_15_6_9/RAMA_D1/CLK
                         clock pessimism             -0.954     3.752    
    SLICE_X80Y70         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     4.062    storage_reg_0_15_6_9/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -4.062    
                         arrival time                           4.087    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            storage_reg_0_15_6_9/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.707ns
    Source Clock Delay      (SCD):    3.739ns
    Clock Pessimism Removal (CPR):    0.954ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.678     1.598    clk100_IBUF_BUFG
    SLICE_X31Y25         LUT1 (Prop_lut1_I0_O)        0.045     1.643 r  clk100_inst/O
                         net (fo=9, routed)           0.782     2.425    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.475 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.648     3.123    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.149 r  BUFG/O
                         net (fo=4170, routed)        0.591     3.739    sys_clk
    SLICE_X81Y70         FDRE                                         r  soc_basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y70         FDRE (Prop_fdre_C_Q)         0.141     3.880 r  soc_basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     4.087    storage_reg_0_15_6_9/ADDRD0
    SLICE_X80Y70         RAMD32                                       r  storage_reg_0_15_6_9/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.957     2.123    clk100_IBUF_BUFG
    SLICE_X31Y25         LUT1 (Prop_lut1_I0_O)        0.056     2.179 r  clk100_inst/O
                         net (fo=9, routed)           0.885     3.064    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.117 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.700     3.817    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.846 r  BUFG/O
                         net (fo=4170, routed)        0.861     4.707    storage_reg_0_15_6_9/WCLK
    SLICE_X80Y70         RAMD32                                       r  storage_reg_0_15_6_9/RAMB/CLK
                         clock pessimism             -0.954     3.752    
    SLICE_X80Y70         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     4.062    storage_reg_0_15_6_9/RAMB
  -------------------------------------------------------------------
                         required time                         -4.062    
                         arrival time                           4.087    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            storage_reg_0_15_6_9/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.707ns
    Source Clock Delay      (SCD):    3.739ns
    Clock Pessimism Removal (CPR):    0.954ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.678     1.598    clk100_IBUF_BUFG
    SLICE_X31Y25         LUT1 (Prop_lut1_I0_O)        0.045     1.643 r  clk100_inst/O
                         net (fo=9, routed)           0.782     2.425    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.475 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.648     3.123    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.149 r  BUFG/O
                         net (fo=4170, routed)        0.591     3.739    sys_clk
    SLICE_X81Y70         FDRE                                         r  soc_basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y70         FDRE (Prop_fdre_C_Q)         0.141     3.880 r  soc_basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     4.087    storage_reg_0_15_6_9/ADDRD0
    SLICE_X80Y70         RAMD32                                       r  storage_reg_0_15_6_9/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.957     2.123    clk100_IBUF_BUFG
    SLICE_X31Y25         LUT1 (Prop_lut1_I0_O)        0.056     2.179 r  clk100_inst/O
                         net (fo=9, routed)           0.885     3.064    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.117 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.700     3.817    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.846 r  BUFG/O
                         net (fo=4170, routed)        0.861     4.707    storage_reg_0_15_6_9/WCLK
    SLICE_X80Y70         RAMD32                                       r  storage_reg_0_15_6_9/RAMB_D1/CLK
                         clock pessimism             -0.954     3.752    
    SLICE_X80Y70         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     4.062    storage_reg_0_15_6_9/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -4.062    
                         arrival time                           4.087    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            storage_reg_0_15_6_9/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.707ns
    Source Clock Delay      (SCD):    3.739ns
    Clock Pessimism Removal (CPR):    0.954ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.678     1.598    clk100_IBUF_BUFG
    SLICE_X31Y25         LUT1 (Prop_lut1_I0_O)        0.045     1.643 r  clk100_inst/O
                         net (fo=9, routed)           0.782     2.425    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.475 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.648     3.123    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.149 r  BUFG/O
                         net (fo=4170, routed)        0.591     3.739    sys_clk
    SLICE_X81Y70         FDRE                                         r  soc_basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y70         FDRE (Prop_fdre_C_Q)         0.141     3.880 r  soc_basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     4.087    storage_reg_0_15_6_9/ADDRD0
    SLICE_X80Y70         RAMD32                                       r  storage_reg_0_15_6_9/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.957     2.123    clk100_IBUF_BUFG
    SLICE_X31Y25         LUT1 (Prop_lut1_I0_O)        0.056     2.179 r  clk100_inst/O
                         net (fo=9, routed)           0.885     3.064    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.117 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.700     3.817    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.846 r  BUFG/O
                         net (fo=4170, routed)        0.861     4.707    storage_reg_0_15_6_9/WCLK
    SLICE_X80Y70         RAMD32                                       r  storage_reg_0_15_6_9/RAMC/CLK
                         clock pessimism             -0.954     3.752    
    SLICE_X80Y70         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     4.062    storage_reg_0_15_6_9/RAMC
  -------------------------------------------------------------------
                         required time                         -4.062    
                         arrival time                           4.087    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            storage_reg_0_15_6_9/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by soc_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.707ns
    Source Clock Delay      (SCD):    3.739ns
    Clock Pessimism Removal (CPR):    0.954ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.678     1.598    clk100_IBUF_BUFG
    SLICE_X31Y25         LUT1 (Prop_lut1_I0_O)        0.045     1.643 r  clk100_inst/O
                         net (fo=9, routed)           0.782     2.425    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.475 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.648     3.123    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.149 r  BUFG/O
                         net (fo=4170, routed)        0.591     3.739    sys_clk
    SLICE_X81Y70         FDRE                                         r  soc_basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y70         FDRE (Prop_fdre_C_Q)         0.141     3.880 r  soc_basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     4.087    storage_reg_0_15_6_9/ADDRD0
    SLICE_X80Y70         RAMD32                                       r  storage_reg_0_15_6_9/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.957     2.123    clk100_IBUF_BUFG
    SLICE_X31Y25         LUT1 (Prop_lut1_I0_O)        0.056     2.179 r  clk100_inst/O
                         net (fo=9, routed)           0.885     3.064    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.117 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.700     3.817    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.846 r  BUFG/O
                         net (fo=4170, routed)        0.861     4.707    storage_reg_0_15_6_9/WCLK
    SLICE_X80Y70         RAMD32                                       r  storage_reg_0_15_6_9/RAMC_D1/CLK
                         clock pessimism             -0.954     3.752    
    SLICE_X80Y70         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     4.062    storage_reg_0_15_6_9/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -4.062    
                         arrival time                           4.087    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            storage_reg_0_15_6_9/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by soc_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.707ns
    Source Clock Delay      (SCD):    3.739ns
    Clock Pessimism Removal (CPR):    0.954ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.678     1.598    clk100_IBUF_BUFG
    SLICE_X31Y25         LUT1 (Prop_lut1_I0_O)        0.045     1.643 r  clk100_inst/O
                         net (fo=9, routed)           0.782     2.425    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.475 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.648     3.123    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.149 r  BUFG/O
                         net (fo=4170, routed)        0.591     3.739    sys_clk
    SLICE_X81Y70         FDRE                                         r  soc_basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y70         FDRE (Prop_fdre_C_Q)         0.141     3.880 r  soc_basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     4.087    storage_reg_0_15_6_9/ADDRD0
    SLICE_X80Y70         RAMS32                                       r  storage_reg_0_15_6_9/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.957     2.123    clk100_IBUF_BUFG
    SLICE_X31Y25         LUT1 (Prop_lut1_I0_O)        0.056     2.179 r  clk100_inst/O
                         net (fo=9, routed)           0.885     3.064    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.117 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.700     3.817    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.846 r  BUFG/O
                         net (fo=4170, routed)        0.861     4.707    storage_reg_0_15_6_9/WCLK
    SLICE_X80Y70         RAMS32                                       r  storage_reg_0_15_6_9/RAMD/CLK
                         clock pessimism             -0.954     3.752    
    SLICE_X80Y70         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     4.062    storage_reg_0_15_6_9/RAMD
  -------------------------------------------------------------------
                         required time                         -4.062    
                         arrival time                           4.087    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 soc_basesoc_uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            storage_reg_0_15_6_9/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by soc_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.606%)  route 0.206ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.707ns
    Source Clock Delay      (SCD):    3.739ns
    Clock Pessimism Removal (CPR):    0.954ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.678     1.598    clk100_IBUF_BUFG
    SLICE_X31Y25         LUT1 (Prop_lut1_I0_O)        0.045     1.643 r  clk100_inst/O
                         net (fo=9, routed)           0.782     2.425    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.475 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.648     3.123    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.149 r  BUFG/O
                         net (fo=4170, routed)        0.591     3.739    sys_clk
    SLICE_X81Y70         FDRE                                         r  soc_basesoc_uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y70         FDRE (Prop_fdre_C_Q)         0.141     3.880 r  soc_basesoc_uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.206     4.087    storage_reg_0_15_6_9/ADDRD0
    SLICE_X80Y70         RAMS32                                       r  storage_reg_0_15_6_9/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.957     2.123    clk100_IBUF_BUFG
    SLICE_X31Y25         LUT1 (Prop_lut1_I0_O)        0.056     2.179 r  clk100_inst/O
                         net (fo=9, routed)           0.885     3.064    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.117 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.700     3.817    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.846 r  BUFG/O
                         net (fo=4170, routed)        0.861     4.707    storage_reg_0_15_6_9/WCLK
    SLICE_X80Y70         RAMS32                                       r  storage_reg_0_15_6_9/RAMD_D1/CLK
                         clock pessimism             -0.954     3.752    
    SLICE_X80Y70         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     4.062    storage_reg_0_15_6_9/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -4.062    
                         arrival time                           4.087    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 Cfu/fn0/output_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            Cfu/stored_output_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.212ns (51.603%)  route 0.199ns (48.397%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.742ns
    Source Clock Delay      (SCD):    3.771ns
    Clock Pessimism Removal (CPR):    0.706ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.678     1.598    clk100_IBUF_BUFG
    SLICE_X31Y25         LUT1 (Prop_lut1_I0_O)        0.045     1.643 r  clk100_inst/O
                         net (fo=9, routed)           0.782     2.425    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.475 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.648     3.123    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.149 r  BUFG/O
                         net (fo=4170, routed)        0.622     3.771    Cfu/fn0/out
    SLICE_X54Y32         FDRE                                         r  Cfu/fn0/output_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y32         FDRE (Prop_fdre_C_Q)         0.164     3.935 r  Cfu/fn0/output_reg[29]/Q
                         net (fo=2, routed)           0.199     4.134    Cfu/fn0/output[29]
    SLICE_X51Y33         LUT3 (Prop_lut3_I0_O)        0.048     4.182 r  Cfu/fn0/stored_output[29]_i_1/O
                         net (fo=1, routed)           0.000     4.182    Cfu/fn0_n_36
    SLICE_X51Y33         FDRE                                         r  Cfu/stored_output_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.957     2.123    clk100_IBUF_BUFG
    SLICE_X31Y25         LUT1 (Prop_lut1_I0_O)        0.056     2.179 r  clk100_inst/O
                         net (fo=9, routed)           0.885     3.064    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.117 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.700     3.817    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.846 r  BUFG/O
                         net (fo=4170, routed)        0.896     4.742    Cfu/out
    SLICE_X51Y33         FDRE                                         r  Cfu/stored_output_reg[29]/C
                         clock pessimism             -0.706     4.036    
    SLICE_X51Y33         FDRE (Hold_fdre_C_D)         0.107     4.143    Cfu/stored_output_reg[29]
  -------------------------------------------------------------------
                         required time                         -4.143    
                         arrival time                           4.182    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 Cfu/fn0/output_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            Cfu/stored_output_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             soc_crg_clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout0 rise@0.000ns - soc_crg_clkout0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.209ns (51.076%)  route 0.200ns (48.924%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.741ns
    Source Clock Delay      (SCD):    3.770ns
    Clock Pessimism Removal (CPR):    0.706ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.678     1.598    clk100_IBUF_BUFG
    SLICE_X31Y25         LUT1 (Prop_lut1_I0_O)        0.045     1.643 r  clk100_inst/O
                         net (fo=9, routed)           0.782     2.425    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.475 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.648     3.123    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.149 r  BUFG/O
                         net (fo=4170, routed)        0.621     3.770    Cfu/fn0/out
    SLICE_X54Y31         FDRE                                         r  Cfu/fn0/output_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y31         FDRE (Prop_fdre_C_Q)         0.164     3.934 r  Cfu/fn0/output_reg[26]/Q
                         net (fo=2, routed)           0.200     4.134    Cfu/fn0/output[26]
    SLICE_X51Y32         LUT3 (Prop_lut3_I0_O)        0.045     4.179 r  Cfu/fn0/stored_output[26]_i_1/O
                         net (fo=1, routed)           0.000     4.179    Cfu/fn0_n_39
    SLICE_X51Y32         FDRE                                         r  Cfu/stored_output_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.957     2.123    clk100_IBUF_BUFG
    SLICE_X31Y25         LUT1 (Prop_lut1_I0_O)        0.056     2.179 r  clk100_inst/O
                         net (fo=9, routed)           0.885     3.064    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     3.117 r  MMCME2_ADV/CLKOUT0
                         net (fo=1, routed)           0.700     3.817    soc_crg_clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.846 r  BUFG/O
                         net (fo=4170, routed)        0.895     4.741    Cfu/out
    SLICE_X51Y32         FDRE                                         r  Cfu/stored_output_reg[26]/C
                         clock pessimism             -0.706     4.035    
    SLICE_X51Y32         FDRE (Hold_fdre_C_D)         0.091     4.126    Cfu/stored_output_reg[26]
  -------------------------------------------------------------------
                         required time                         -4.126    
                         arrival time                           4.179    
  -------------------------------------------------------------------
                         slack                                  0.053    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_crg_clkout0
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { MMCME2_ADV/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         13.333      10.389     RAMB18_X1Y12     VexRiscv/dataCache_1/ways_0_data_symbol0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         13.333      10.389     RAMB18_X1Y13     VexRiscv/dataCache_1/ways_0_data_symbol1_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         13.333      10.389     RAMB18_X2Y10     VexRiscv/dataCache_1/ways_0_data_symbol2_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         13.333      10.389     RAMB18_X2Y12     VexRiscv/dataCache_1/ways_0_data_symbol3_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         13.333      10.389     RAMB18_X2Y13     VexRiscv/dataCache_1/ways_0_tags_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         13.333      10.389     RAMB18_X2Y13     VexRiscv/dataCache_1/ways_0_tags_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         13.333      10.389     RAMB36_X1Y5      VexRiscv/IBusCachedPlugin_cache/banks_0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         13.333      10.389     RAMB18_X1Y16     VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         13.333      10.389     RAMB18_X1Y16     VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         13.333      10.389     RAMB18_X0Y10     VexRiscv/RegFilePlugin_regFile_reg_1/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.333      200.027    MMCME2_ADV_X0Y0  MMCME2_ADV/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X80Y70     storage_reg_0_15_6_9/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X80Y70     storage_reg_0_15_6_9/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X80Y70     storage_reg_0_15_6_9/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X80Y70     storage_reg_0_15_6_9/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X80Y70     storage_reg_0_15_6_9/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X80Y70     storage_reg_0_15_6_9/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         6.667       5.417      SLICE_X80Y70     storage_reg_0_15_6_9/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         6.667       5.417      SLICE_X80Y70     storage_reg_0_15_6_9/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X66Y73     storage_4_reg_0_7_18_21/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X66Y73     storage_4_reg_0_7_18_21/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X76Y75     storage_3_reg_0_7_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X76Y75     storage_3_reg_0_7_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X76Y75     storage_3_reg_0_7_12_17/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X76Y75     storage_3_reg_0_7_12_17/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X76Y75     storage_3_reg_0_7_12_17/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X76Y75     storage_3_reg_0_7_12_17/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         6.667       5.417      SLICE_X76Y75     storage_3_reg_0_7_12_17/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         6.667       5.417      SLICE_X76Y75     storage_3_reg_0_7_12_17/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X76Y74     storage_3_reg_0_7_18_21/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X76Y74     storage_3_reg_0_7_18_21/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  soc_crg_clkout1
  To Clock:  soc_crg_clkout1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_crg_clkout1
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { MMCME2_ADV/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         6.667       4.511      BUFGCTRL_X0Y1    BUFG_1/I
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         6.667       5.000      ILOGIC_X1Y54     ISERDESE2/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         6.667       5.000      ILOGIC_X1Y54     ISERDESE2/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         6.667       5.000      ILOGIC_X1Y59     ISERDESE2_1/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         6.667       5.000      ILOGIC_X1Y59     ISERDESE2_1/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         6.667       5.000      ILOGIC_X1Y80     ISERDESE2_10/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         6.667       5.000      ILOGIC_X1Y80     ISERDESE2_10/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         6.667       5.000      ILOGIC_X1Y84     ISERDESE2_11/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.667         6.667       5.000      ILOGIC_X1Y84     ISERDESE2_11/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.667         6.667       5.000      ILOGIC_X1Y79     ISERDESE2_12/CLK
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       6.667       206.693    MMCME2_ADV_X0Y0  MMCME2_ADV/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  soc_crg_clkout2
  To Clock:  soc_crg_clkout2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_crg_clkout2
Waveform(ns):       { 1.667 5.000 }
Period(ns):         6.667
Sources:            { MMCME2_ADV/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         6.667       4.511      BUFGCTRL_X0Y3    BUFG_2/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         6.667       5.000      OLOGIC_X1Y58     OSERDESE2_23/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         6.667       5.000      OLOGIC_X1Y82     OSERDESE2_24/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         6.667       5.418      MMCME2_ADV_X0Y0  MMCME2_ADV/CLKOUT2
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       6.667       206.693    MMCME2_ADV_X0Y0  MMCME2_ADV/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  soc_crg_clkout3
  To Clock:  soc_crg_clkout3

Setup :            0  Failing Endpoints,  Worst Slack        1.215ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.215ns  (required time - arrival time)
  Source:                 FDPE_6/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_7/D
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.708ns  (logic 0.518ns (73.174%)  route 0.190ns (26.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.443ns
    Source Clock Delay      (SCD):    11.256ns
    Clock Pessimism Removal (CPR):    0.814ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.943     5.545    clk100_IBUF_BUFG
    SLICE_X31Y25         LUT1 (Prop_lut1_I0_O)        0.124     5.669 r  clk100_inst/O
                         net (fo=9, routed)           1.676     7.346    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     7.434 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.018     9.452    soc_crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.548 r  BUFG_3/O
                         net (fo=8, routed)           1.708    11.256    idelay_clk
    SLICE_X84Y75         FDPE                                         r  FDPE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y75         FDPE (Prop_fdpe_C_Q)         0.518    11.774 r  FDPE_6/Q
                         net (fo=1, routed)           0.190    11.964    soc_builder_xilinxasyncresetsynchronizerimpl3_rst_meta
    SLICE_X84Y75         FDPE                                         r  FDPE_7/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    E3                                                0.000     2.000 r  clk100 (IN)
                         net (fo=0)                   0.000     2.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     3.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     5.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.786     7.208    clk100_IBUF_BUFG
    SLICE_X31Y25         LUT1 (Prop_lut1_I0_O)        0.100     7.308 r  clk100_inst/O
                         net (fo=9, routed)           1.447     8.755    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083     8.838 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.923    10.761    soc_crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.852 r  BUFG_3/O
                         net (fo=8, routed)           1.590    12.443    idelay_clk
    SLICE_X84Y75         FDPE                                         r  FDPE_7/C
                         clock pessimism              0.814    13.256    
                         clock uncertainty           -0.061    13.195    
    SLICE_X84Y75         FDPE (Setup_fdpe_C_D)       -0.016    13.179    FDPE_7
  -------------------------------------------------------------------
                         required time                         13.179    
                         arrival time                         -11.964    
  -------------------------------------------------------------------
                         slack                                  1.215    

Slack (MET) :             2.338ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout3 rise@5.000ns - soc_crg_clkout3 rise@0.000ns)
  Data Path Delay:        2.396ns  (logic 0.718ns (29.969%)  route 1.678ns (70.031%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.447ns = ( 15.447 - 5.000 ) 
    Source Clock Delay      (SCD):    11.260ns
    Clock Pessimism Removal (CPR):    0.814ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.943     5.545    clk100_IBUF_BUFG
    SLICE_X31Y25         LUT1 (Prop_lut1_I0_O)        0.124     5.669 r  clk100_inst/O
                         net (fo=9, routed)           1.676     7.346    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     7.434 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.018     9.452    soc_crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.548 r  BUFG_3/O
                         net (fo=8, routed)           1.712    11.260    idelay_clk
    SLICE_X87Y76         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y76         FDSE (Prop_fdse_C_Q)         0.419    11.679 r  soc_crg_reset_counter_reg[1]/Q
                         net (fo=5, routed)           1.038    12.717    soc_crg_reset_counter[1]
    SLICE_X87Y76         LUT4 (Prop_lut4_I0_O)        0.299    13.016 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.640    13.656    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X87Y76         FDSE                                         r  soc_crg_reset_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout3 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.786    10.208    clk100_IBUF_BUFG
    SLICE_X31Y25         LUT1 (Prop_lut1_I0_O)        0.100    10.308 r  clk100_inst/O
                         net (fo=9, routed)           1.447    11.755    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083    11.838 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.923    13.761    soc_crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.852 r  BUFG_3/O
                         net (fo=8, routed)           1.594    15.447    idelay_clk
    SLICE_X87Y76         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
                         clock pessimism              0.814    16.260    
                         clock uncertainty           -0.061    16.199    
    SLICE_X87Y76         FDSE (Setup_fdse_C_CE)      -0.205    15.994    soc_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         15.994    
                         arrival time                         -13.656    
  -------------------------------------------------------------------
                         slack                                  2.338    

Slack (MET) :             2.338ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout3 rise@5.000ns - soc_crg_clkout3 rise@0.000ns)
  Data Path Delay:        2.396ns  (logic 0.718ns (29.969%)  route 1.678ns (70.031%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.447ns = ( 15.447 - 5.000 ) 
    Source Clock Delay      (SCD):    11.260ns
    Clock Pessimism Removal (CPR):    0.814ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.943     5.545    clk100_IBUF_BUFG
    SLICE_X31Y25         LUT1 (Prop_lut1_I0_O)        0.124     5.669 r  clk100_inst/O
                         net (fo=9, routed)           1.676     7.346    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     7.434 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.018     9.452    soc_crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.548 r  BUFG_3/O
                         net (fo=8, routed)           1.712    11.260    idelay_clk
    SLICE_X87Y76         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y76         FDSE (Prop_fdse_C_Q)         0.419    11.679 r  soc_crg_reset_counter_reg[1]/Q
                         net (fo=5, routed)           1.038    12.717    soc_crg_reset_counter[1]
    SLICE_X87Y76         LUT4 (Prop_lut4_I0_O)        0.299    13.016 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.640    13.656    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X87Y76         FDSE                                         r  soc_crg_reset_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout3 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.786    10.208    clk100_IBUF_BUFG
    SLICE_X31Y25         LUT1 (Prop_lut1_I0_O)        0.100    10.308 r  clk100_inst/O
                         net (fo=9, routed)           1.447    11.755    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083    11.838 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.923    13.761    soc_crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.852 r  BUFG_3/O
                         net (fo=8, routed)           1.594    15.447    idelay_clk
    SLICE_X87Y76         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
                         clock pessimism              0.814    16.260    
                         clock uncertainty           -0.061    16.199    
    SLICE_X87Y76         FDSE (Setup_fdse_C_CE)      -0.205    15.994    soc_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.994    
                         arrival time                         -13.656    
  -------------------------------------------------------------------
                         slack                                  2.338    

Slack (MET) :             2.338ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout3 rise@5.000ns - soc_crg_clkout3 rise@0.000ns)
  Data Path Delay:        2.396ns  (logic 0.718ns (29.969%)  route 1.678ns (70.031%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.447ns = ( 15.447 - 5.000 ) 
    Source Clock Delay      (SCD):    11.260ns
    Clock Pessimism Removal (CPR):    0.814ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.943     5.545    clk100_IBUF_BUFG
    SLICE_X31Y25         LUT1 (Prop_lut1_I0_O)        0.124     5.669 r  clk100_inst/O
                         net (fo=9, routed)           1.676     7.346    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     7.434 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.018     9.452    soc_crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.548 r  BUFG_3/O
                         net (fo=8, routed)           1.712    11.260    idelay_clk
    SLICE_X87Y76         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y76         FDSE (Prop_fdse_C_Q)         0.419    11.679 r  soc_crg_reset_counter_reg[1]/Q
                         net (fo=5, routed)           1.038    12.717    soc_crg_reset_counter[1]
    SLICE_X87Y76         LUT4 (Prop_lut4_I0_O)        0.299    13.016 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.640    13.656    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X87Y76         FDSE                                         r  soc_crg_reset_counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout3 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.786    10.208    clk100_IBUF_BUFG
    SLICE_X31Y25         LUT1 (Prop_lut1_I0_O)        0.100    10.308 r  clk100_inst/O
                         net (fo=9, routed)           1.447    11.755    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083    11.838 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.923    13.761    soc_crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.852 r  BUFG_3/O
                         net (fo=8, routed)           1.594    15.447    idelay_clk
    SLICE_X87Y76         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
                         clock pessimism              0.814    16.260    
                         clock uncertainty           -0.061    16.199    
    SLICE_X87Y76         FDSE (Setup_fdse_C_CE)      -0.205    15.994    soc_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.994    
                         arrival time                         -13.656    
  -------------------------------------------------------------------
                         slack                                  2.338    

Slack (MET) :             2.338ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout3 rise@5.000ns - soc_crg_clkout3 rise@0.000ns)
  Data Path Delay:        2.396ns  (logic 0.718ns (29.969%)  route 1.678ns (70.031%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.447ns = ( 15.447 - 5.000 ) 
    Source Clock Delay      (SCD):    11.260ns
    Clock Pessimism Removal (CPR):    0.814ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.943     5.545    clk100_IBUF_BUFG
    SLICE_X31Y25         LUT1 (Prop_lut1_I0_O)        0.124     5.669 r  clk100_inst/O
                         net (fo=9, routed)           1.676     7.346    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     7.434 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.018     9.452    soc_crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.548 r  BUFG_3/O
                         net (fo=8, routed)           1.712    11.260    idelay_clk
    SLICE_X87Y76         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y76         FDSE (Prop_fdse_C_Q)         0.419    11.679 r  soc_crg_reset_counter_reg[1]/Q
                         net (fo=5, routed)           1.038    12.717    soc_crg_reset_counter[1]
    SLICE_X87Y76         LUT4 (Prop_lut4_I0_O)        0.299    13.016 r  soc_crg_reset_counter[3]_i_1/O
                         net (fo=4, routed)           0.640    13.656    soc_crg_reset_counter[3]_i_1_n_0
    SLICE_X87Y76         FDSE                                         r  soc_crg_reset_counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout3 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.786    10.208    clk100_IBUF_BUFG
    SLICE_X31Y25         LUT1 (Prop_lut1_I0_O)        0.100    10.308 r  clk100_inst/O
                         net (fo=9, routed)           1.447    11.755    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083    11.838 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.923    13.761    soc_crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.852 r  BUFG_3/O
                         net (fo=8, routed)           1.594    15.447    idelay_clk
    SLICE_X87Y76         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
                         clock pessimism              0.814    16.260    
                         clock uncertainty           -0.061    16.199    
    SLICE_X87Y76         FDSE (Setup_fdse_C_CE)      -0.205    15.994    soc_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.994    
                         arrival time                         -13.656    
  -------------------------------------------------------------------
                         slack                                  2.338    

Slack (MET) :             3.145ns  (required time - arrival time)
  Source:                 FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout3 rise@5.000ns - soc_crg_clkout3 rise@0.000ns)
  Data Path Delay:        1.159ns  (logic 0.478ns (41.235%)  route 0.681ns (58.766%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.447ns = ( 15.447 - 5.000 ) 
    Source Clock Delay      (SCD):    11.256ns
    Clock Pessimism Removal (CPR):    0.776ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.943     5.545    clk100_IBUF_BUFG
    SLICE_X31Y25         LUT1 (Prop_lut1_I0_O)        0.124     5.669 r  clk100_inst/O
                         net (fo=9, routed)           1.676     7.346    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     7.434 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.018     9.452    soc_crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.548 r  BUFG_3/O
                         net (fo=8, routed)           1.708    11.256    idelay_clk
    SLICE_X84Y75         FDPE                                         r  FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y75         FDPE (Prop_fdpe_C_Q)         0.478    11.734 r  FDPE_7/Q
                         net (fo=5, routed)           0.681    12.416    idelay_rst
    SLICE_X87Y76         FDSE                                         r  soc_crg_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout3 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.786    10.208    clk100_IBUF_BUFG
    SLICE_X31Y25         LUT1 (Prop_lut1_I0_O)        0.100    10.308 r  clk100_inst/O
                         net (fo=9, routed)           1.447    11.755    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083    11.838 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.923    13.761    soc_crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.852 r  BUFG_3/O
                         net (fo=8, routed)           1.594    15.447    idelay_clk
    SLICE_X87Y76         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
                         clock pessimism              0.776    16.222    
                         clock uncertainty           -0.061    16.161    
    SLICE_X87Y76         FDSE (Setup_fdse_C_S)       -0.600    15.561    soc_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         15.561    
                         arrival time                         -12.416    
  -------------------------------------------------------------------
                         slack                                  3.145    

Slack (MET) :             3.145ns  (required time - arrival time)
  Source:                 FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout3 rise@5.000ns - soc_crg_clkout3 rise@0.000ns)
  Data Path Delay:        1.159ns  (logic 0.478ns (41.235%)  route 0.681ns (58.766%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.447ns = ( 15.447 - 5.000 ) 
    Source Clock Delay      (SCD):    11.256ns
    Clock Pessimism Removal (CPR):    0.776ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.943     5.545    clk100_IBUF_BUFG
    SLICE_X31Y25         LUT1 (Prop_lut1_I0_O)        0.124     5.669 r  clk100_inst/O
                         net (fo=9, routed)           1.676     7.346    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     7.434 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.018     9.452    soc_crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.548 r  BUFG_3/O
                         net (fo=8, routed)           1.708    11.256    idelay_clk
    SLICE_X84Y75         FDPE                                         r  FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y75         FDPE (Prop_fdpe_C_Q)         0.478    11.734 r  FDPE_7/Q
                         net (fo=5, routed)           0.681    12.416    idelay_rst
    SLICE_X87Y76         FDSE                                         r  soc_crg_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout3 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.786    10.208    clk100_IBUF_BUFG
    SLICE_X31Y25         LUT1 (Prop_lut1_I0_O)        0.100    10.308 r  clk100_inst/O
                         net (fo=9, routed)           1.447    11.755    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083    11.838 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.923    13.761    soc_crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.852 r  BUFG_3/O
                         net (fo=8, routed)           1.594    15.447    idelay_clk
    SLICE_X87Y76         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
                         clock pessimism              0.776    16.222    
                         clock uncertainty           -0.061    16.161    
    SLICE_X87Y76         FDSE (Setup_fdse_C_S)       -0.600    15.561    soc_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.561    
                         arrival time                         -12.416    
  -------------------------------------------------------------------
                         slack                                  3.145    

Slack (MET) :             3.145ns  (required time - arrival time)
  Source:                 FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout3 rise@5.000ns - soc_crg_clkout3 rise@0.000ns)
  Data Path Delay:        1.159ns  (logic 0.478ns (41.235%)  route 0.681ns (58.766%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.447ns = ( 15.447 - 5.000 ) 
    Source Clock Delay      (SCD):    11.256ns
    Clock Pessimism Removal (CPR):    0.776ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.943     5.545    clk100_IBUF_BUFG
    SLICE_X31Y25         LUT1 (Prop_lut1_I0_O)        0.124     5.669 r  clk100_inst/O
                         net (fo=9, routed)           1.676     7.346    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     7.434 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.018     9.452    soc_crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.548 r  BUFG_3/O
                         net (fo=8, routed)           1.708    11.256    idelay_clk
    SLICE_X84Y75         FDPE                                         r  FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y75         FDPE (Prop_fdpe_C_Q)         0.478    11.734 r  FDPE_7/Q
                         net (fo=5, routed)           0.681    12.416    idelay_rst
    SLICE_X87Y76         FDSE                                         r  soc_crg_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout3 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.786    10.208    clk100_IBUF_BUFG
    SLICE_X31Y25         LUT1 (Prop_lut1_I0_O)        0.100    10.308 r  clk100_inst/O
                         net (fo=9, routed)           1.447    11.755    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083    11.838 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.923    13.761    soc_crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.852 r  BUFG_3/O
                         net (fo=8, routed)           1.594    15.447    idelay_clk
    SLICE_X87Y76         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
                         clock pessimism              0.776    16.222    
                         clock uncertainty           -0.061    16.161    
    SLICE_X87Y76         FDSE (Setup_fdse_C_S)       -0.600    15.561    soc_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.561    
                         arrival time                         -12.416    
  -------------------------------------------------------------------
                         slack                                  3.145    

Slack (MET) :             3.145ns  (required time - arrival time)
  Source:                 FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout3 rise@5.000ns - soc_crg_clkout3 rise@0.000ns)
  Data Path Delay:        1.159ns  (logic 0.478ns (41.235%)  route 0.681ns (58.766%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.447ns = ( 15.447 - 5.000 ) 
    Source Clock Delay      (SCD):    11.256ns
    Clock Pessimism Removal (CPR):    0.776ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.943     5.545    clk100_IBUF_BUFG
    SLICE_X31Y25         LUT1 (Prop_lut1_I0_O)        0.124     5.669 r  clk100_inst/O
                         net (fo=9, routed)           1.676     7.346    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     7.434 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.018     9.452    soc_crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.548 r  BUFG_3/O
                         net (fo=8, routed)           1.708    11.256    idelay_clk
    SLICE_X84Y75         FDPE                                         r  FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y75         FDPE (Prop_fdpe_C_Q)         0.478    11.734 r  FDPE_7/Q
                         net (fo=5, routed)           0.681    12.416    idelay_rst
    SLICE_X87Y76         FDSE                                         r  soc_crg_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout3 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.786    10.208    clk100_IBUF_BUFG
    SLICE_X31Y25         LUT1 (Prop_lut1_I0_O)        0.100    10.308 r  clk100_inst/O
                         net (fo=9, routed)           1.447    11.755    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083    11.838 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.923    13.761    soc_crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.852 r  BUFG_3/O
                         net (fo=8, routed)           1.594    15.447    idelay_clk
    SLICE_X87Y76         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
                         clock pessimism              0.776    16.222    
                         clock uncertainty           -0.061    16.161    
    SLICE_X87Y76         FDSE (Setup_fdse_C_S)       -0.600    15.561    soc_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.561    
                         arrival time                         -12.416    
  -------------------------------------------------------------------
                         slack                                  3.145    

Slack (MET) :             3.390ns  (required time - arrival time)
  Source:                 soc_crg_reset_counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (soc_crg_clkout3 rise@5.000ns - soc_crg_clkout3 rise@0.000ns)
  Data Path Delay:        1.556ns  (logic 0.715ns (45.951%)  route 0.841ns (54.049%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.445ns = ( 15.445 - 5.000 ) 
    Source Clock Delay      (SCD):    11.260ns
    Clock Pessimism Removal (CPR):    0.792ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.943     5.545    clk100_IBUF_BUFG
    SLICE_X31Y25         LUT1 (Prop_lut1_I0_O)        0.124     5.669 r  clk100_inst/O
                         net (fo=9, routed)           1.676     7.346    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.088     7.434 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           2.018     9.452    soc_crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     9.548 r  BUFG_3/O
                         net (fo=8, routed)           1.712    11.260    idelay_clk
    SLICE_X87Y76         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y76         FDSE (Prop_fdse_C_Q)         0.419    11.679 r  soc_crg_reset_counter_reg[3]/Q
                         net (fo=3, routed)           0.841    12.520    soc_crg_reset_counter[3]
    SLICE_X87Y75         LUT6 (Prop_lut6_I3_O)        0.296    12.816 r  soc_crg_ic_reset_i_1/O
                         net (fo=1, routed)           0.000    12.816    soc_crg_ic_reset_i_1_n_0
    SLICE_X87Y75         FDRE                                         r  soc_crg_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout3 rise edge)
                                                      5.000     5.000 r  
    E3                                                0.000     5.000 r  clk100 (IN)
                         net (fo=0)                   0.000     5.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.786    10.208    clk100_IBUF_BUFG
    SLICE_X31Y25         LUT1 (Prop_lut1_I0_O)        0.100    10.308 r  clk100_inst/O
                         net (fo=9, routed)           1.447    11.755    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.083    11.838 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           1.923    13.761    soc_crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.852 r  BUFG_3/O
                         net (fo=8, routed)           1.592    15.445    idelay_clk
    SLICE_X87Y75         FDRE                                         r  soc_crg_ic_reset_reg/C
                         clock pessimism              0.792    16.236    
                         clock uncertainty           -0.061    16.175    
    SLICE_X87Y75         FDRE (Setup_fdre_C_D)        0.031    16.206    soc_crg_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         16.206    
                         arrival time                         -12.816    
  -------------------------------------------------------------------
                         slack                                  3.390    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 FDPE_6/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FDPE_7/D
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout3 rise@0.000ns - soc_crg_clkout3 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.706ns
    Source Clock Delay      (SCD):    3.739ns
    Clock Pessimism Removal (CPR):    0.966ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.678     1.598    clk100_IBUF_BUFG
    SLICE_X31Y25         LUT1 (Prop_lut1_I0_O)        0.045     1.643 r  clk100_inst/O
                         net (fo=9, routed)           0.782     2.425    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.475 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.648     3.123    soc_crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.149 r  BUFG_3/O
                         net (fo=8, routed)           0.591     3.739    idelay_clk
    SLICE_X84Y75         FDPE                                         r  FDPE_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y75         FDPE (Prop_fdpe_C_Q)         0.164     3.903 r  FDPE_6/Q
                         net (fo=1, routed)           0.056     3.959    soc_builder_xilinxasyncresetsynchronizerimpl3_rst_meta
    SLICE_X84Y75         FDPE                                         r  FDPE_7/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.957     2.123    clk100_IBUF_BUFG
    SLICE_X31Y25         LUT1 (Prop_lut1_I0_O)        0.056     2.179 r  clk100_inst/O
                         net (fo=9, routed)           0.885     3.064    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     3.117 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.700     3.817    soc_crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.846 r  BUFG_3/O
                         net (fo=8, routed)           0.860     4.706    idelay_clk
    SLICE_X84Y75         FDPE                                         r  FDPE_7/C
                         clock pessimism             -0.966     3.739    
    SLICE_X84Y75         FDPE (Hold_fdpe_C_D)         0.060     3.799    FDPE_7
  -------------------------------------------------------------------
                         required time                         -3.799    
                         arrival time                           3.959    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_ic_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by soc_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout3 rise@0.000ns - soc_crg_clkout3 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.227ns (64.759%)  route 0.124ns (35.241%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.707ns
    Source Clock Delay      (SCD):    3.741ns
    Clock Pessimism Removal (CPR):    0.953ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.678     1.598    clk100_IBUF_BUFG
    SLICE_X31Y25         LUT1 (Prop_lut1_I0_O)        0.045     1.643 r  clk100_inst/O
                         net (fo=9, routed)           0.782     2.425    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.475 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.648     3.123    soc_crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.149 r  BUFG_3/O
                         net (fo=8, routed)           0.593     3.741    idelay_clk
    SLICE_X87Y76         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y76         FDSE (Prop_fdse_C_Q)         0.128     3.869 r  soc_crg_reset_counter_reg[1]/Q
                         net (fo=5, routed)           0.124     3.993    soc_crg_reset_counter[1]
    SLICE_X87Y75         LUT6 (Prop_lut6_I0_O)        0.099     4.092 r  soc_crg_ic_reset_i_1/O
                         net (fo=1, routed)           0.000     4.092    soc_crg_ic_reset_i_1_n_0
    SLICE_X87Y75         FDRE                                         r  soc_crg_ic_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.957     2.123    clk100_IBUF_BUFG
    SLICE_X31Y25         LUT1 (Prop_lut1_I0_O)        0.056     2.179 r  clk100_inst/O
                         net (fo=9, routed)           0.885     3.064    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     3.117 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.700     3.817    soc_crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.846 r  BUFG_3/O
                         net (fo=8, routed)           0.861     4.707    idelay_clk
    SLICE_X87Y75         FDRE                                         r  soc_crg_ic_reset_reg/C
                         clock pessimism             -0.953     3.753    
    SLICE_X87Y75         FDRE (Hold_fdre_C_D)         0.092     3.845    soc_crg_ic_reset_reg
  -------------------------------------------------------------------
                         required time                         -3.845    
                         arrival time                           4.092    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout3 rise@0.000ns - soc_crg_clkout3 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.184ns (43.179%)  route 0.242ns (56.821%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.708ns
    Source Clock Delay      (SCD):    3.741ns
    Clock Pessimism Removal (CPR):    0.966ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.678     1.598    clk100_IBUF_BUFG
    SLICE_X31Y25         LUT1 (Prop_lut1_I0_O)        0.045     1.643 r  clk100_inst/O
                         net (fo=9, routed)           0.782     2.425    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.475 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.648     3.123    soc_crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.149 r  BUFG_3/O
                         net (fo=8, routed)           0.593     3.741    idelay_clk
    SLICE_X87Y76         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y76         FDSE (Prop_fdse_C_Q)         0.141     3.882 r  soc_crg_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.242     4.124    soc_crg_reset_counter[2]
    SLICE_X87Y76         LUT4 (Prop_lut4_I0_O)        0.043     4.167 r  soc_crg_reset_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     4.167    soc_crg_reset_counter[3]_i_2_n_0
    SLICE_X87Y76         FDSE                                         r  soc_crg_reset_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.957     2.123    clk100_IBUF_BUFG
    SLICE_X31Y25         LUT1 (Prop_lut1_I0_O)        0.056     2.179 r  clk100_inst/O
                         net (fo=9, routed)           0.885     3.064    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     3.117 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.700     3.817    soc_crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.846 r  BUFG_3/O
                         net (fo=8, routed)           0.862     4.708    idelay_clk
    SLICE_X87Y76         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
                         clock pessimism             -0.966     3.741    
    SLICE_X87Y76         FDSE (Hold_fdse_C_D)         0.107     3.848    soc_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.848    
                         arrival time                           4.167    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout3 rise@0.000ns - soc_crg_clkout3 rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.444%)  route 0.242ns (56.556%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.708ns
    Source Clock Delay      (SCD):    3.741ns
    Clock Pessimism Removal (CPR):    0.966ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.678     1.598    clk100_IBUF_BUFG
    SLICE_X31Y25         LUT1 (Prop_lut1_I0_O)        0.045     1.643 r  clk100_inst/O
                         net (fo=9, routed)           0.782     2.425    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.475 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.648     3.123    soc_crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.149 r  BUFG_3/O
                         net (fo=8, routed)           0.593     3.741    idelay_clk
    SLICE_X87Y76         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y76         FDSE (Prop_fdse_C_Q)         0.141     3.882 r  soc_crg_reset_counter_reg[2]/Q
                         net (fo=4, routed)           0.242     4.124    soc_crg_reset_counter[2]
    SLICE_X87Y76         LUT3 (Prop_lut3_I2_O)        0.045     4.169 r  soc_crg_reset_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     4.169    soc_crg_reset_counter[2]_i_1_n_0
    SLICE_X87Y76         FDSE                                         r  soc_crg_reset_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.957     2.123    clk100_IBUF_BUFG
    SLICE_X31Y25         LUT1 (Prop_lut1_I0_O)        0.056     2.179 r  clk100_inst/O
                         net (fo=9, routed)           0.885     3.064    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     3.117 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.700     3.817    soc_crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.846 r  BUFG_3/O
                         net (fo=8, routed)           0.862     4.708    idelay_clk
    SLICE_X87Y76         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
                         clock pessimism             -0.966     3.741    
    SLICE_X87Y76         FDSE (Hold_fdse_C_D)         0.092     3.833    soc_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.833    
                         arrival time                           4.169    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout3 rise@0.000ns - soc_crg_clkout3 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.185ns (38.434%)  route 0.296ns (61.566%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.708ns
    Source Clock Delay      (SCD):    3.741ns
    Clock Pessimism Removal (CPR):    0.966ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.678     1.598    clk100_IBUF_BUFG
    SLICE_X31Y25         LUT1 (Prop_lut1_I0_O)        0.045     1.643 r  clk100_inst/O
                         net (fo=9, routed)           0.782     2.425    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.475 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.648     3.123    soc_crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.149 r  BUFG_3/O
                         net (fo=8, routed)           0.593     3.741    idelay_clk
    SLICE_X87Y76         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y76         FDSE (Prop_fdse_C_Q)         0.141     3.882 r  soc_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.296     4.179    soc_crg_reset_counter[0]
    SLICE_X87Y76         LUT2 (Prop_lut2_I0_O)        0.044     4.223 r  soc_crg_reset_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     4.223    soc_crg_reset_counter[1]_i_1_n_0
    SLICE_X87Y76         FDSE                                         r  soc_crg_reset_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.957     2.123    clk100_IBUF_BUFG
    SLICE_X31Y25         LUT1 (Prop_lut1_I0_O)        0.056     2.179 r  clk100_inst/O
                         net (fo=9, routed)           0.885     3.064    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     3.117 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.700     3.817    soc_crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.846 r  BUFG_3/O
                         net (fo=8, routed)           0.862     4.708    idelay_clk
    SLICE_X87Y76         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
                         clock pessimism             -0.966     3.741    
    SLICE_X87Y76         FDSE (Hold_fdse_C_D)         0.107     3.848    soc_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.848    
                         arrival time                           4.223    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.391ns  (arrival time - required time)
  Source:                 soc_crg_reset_counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout3 rise@0.000ns - soc_crg_clkout3 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.186ns (38.562%)  route 0.296ns (61.438%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.708ns
    Source Clock Delay      (SCD):    3.741ns
    Clock Pessimism Removal (CPR):    0.966ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.678     1.598    clk100_IBUF_BUFG
    SLICE_X31Y25         LUT1 (Prop_lut1_I0_O)        0.045     1.643 r  clk100_inst/O
                         net (fo=9, routed)           0.782     2.425    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.475 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.648     3.123    soc_crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.149 r  BUFG_3/O
                         net (fo=8, routed)           0.593     3.741    idelay_clk
    SLICE_X87Y76         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y76         FDSE (Prop_fdse_C_Q)         0.141     3.882 f  soc_crg_reset_counter_reg[0]/Q
                         net (fo=6, routed)           0.296     4.179    soc_crg_reset_counter[0]
    SLICE_X87Y76         LUT1 (Prop_lut1_I0_O)        0.045     4.224 r  soc_crg_reset_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     4.224    soc_crg_reset_counter0[0]
    SLICE_X87Y76         FDSE                                         r  soc_crg_reset_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.957     2.123    clk100_IBUF_BUFG
    SLICE_X31Y25         LUT1 (Prop_lut1_I0_O)        0.056     2.179 r  clk100_inst/O
                         net (fo=9, routed)           0.885     3.064    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     3.117 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.700     3.817    soc_crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.846 r  BUFG_3/O
                         net (fo=8, routed)           0.862     4.708    idelay_clk
    SLICE_X87Y76         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
                         clock pessimism             -0.966     3.741    
    SLICE_X87Y76         FDSE (Hold_fdse_C_D)         0.091     3.832    soc_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.832    
                         arrival time                           4.224    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout3 rise@0.000ns - soc_crg_clkout3 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.148ns (36.613%)  route 0.256ns (63.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.708ns
    Source Clock Delay      (SCD):    3.739ns
    Clock Pessimism Removal (CPR):    0.931ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.678     1.598    clk100_IBUF_BUFG
    SLICE_X31Y25         LUT1 (Prop_lut1_I0_O)        0.045     1.643 r  clk100_inst/O
                         net (fo=9, routed)           0.782     2.425    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.475 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.648     3.123    soc_crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.149 r  BUFG_3/O
                         net (fo=8, routed)           0.591     3.739    idelay_clk
    SLICE_X84Y75         FDPE                                         r  FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y75         FDPE (Prop_fdpe_C_Q)         0.148     3.887 r  FDPE_7/Q
                         net (fo=5, routed)           0.256     4.144    idelay_rst
    SLICE_X87Y76         FDSE                                         r  soc_crg_reset_counter_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.957     2.123    clk100_IBUF_BUFG
    SLICE_X31Y25         LUT1 (Prop_lut1_I0_O)        0.056     2.179 r  clk100_inst/O
                         net (fo=9, routed)           0.885     3.064    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     3.117 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.700     3.817    soc_crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.846 r  BUFG_3/O
                         net (fo=8, routed)           0.862     4.708    idelay_clk
    SLICE_X87Y76         FDSE                                         r  soc_crg_reset_counter_reg[0]/C
                         clock pessimism             -0.931     3.776    
    SLICE_X87Y76         FDSE (Hold_fdse_C_S)        -0.071     3.705    soc_crg_reset_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.705    
                         arrival time                           4.144    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout3 rise@0.000ns - soc_crg_clkout3 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.148ns (36.613%)  route 0.256ns (63.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.708ns
    Source Clock Delay      (SCD):    3.739ns
    Clock Pessimism Removal (CPR):    0.931ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.678     1.598    clk100_IBUF_BUFG
    SLICE_X31Y25         LUT1 (Prop_lut1_I0_O)        0.045     1.643 r  clk100_inst/O
                         net (fo=9, routed)           0.782     2.425    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.475 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.648     3.123    soc_crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.149 r  BUFG_3/O
                         net (fo=8, routed)           0.591     3.739    idelay_clk
    SLICE_X84Y75         FDPE                                         r  FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y75         FDPE (Prop_fdpe_C_Q)         0.148     3.887 r  FDPE_7/Q
                         net (fo=5, routed)           0.256     4.144    idelay_rst
    SLICE_X87Y76         FDSE                                         r  soc_crg_reset_counter_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.957     2.123    clk100_IBUF_BUFG
    SLICE_X31Y25         LUT1 (Prop_lut1_I0_O)        0.056     2.179 r  clk100_inst/O
                         net (fo=9, routed)           0.885     3.064    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     3.117 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.700     3.817    soc_crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.846 r  BUFG_3/O
                         net (fo=8, routed)           0.862     4.708    idelay_clk
    SLICE_X87Y76         FDSE                                         r  soc_crg_reset_counter_reg[1]/C
                         clock pessimism             -0.931     3.776    
    SLICE_X87Y76         FDSE (Hold_fdse_C_S)        -0.071     3.705    soc_crg_reset_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.705    
                         arrival time                           4.144    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout3 rise@0.000ns - soc_crg_clkout3 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.148ns (36.613%)  route 0.256ns (63.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.708ns
    Source Clock Delay      (SCD):    3.739ns
    Clock Pessimism Removal (CPR):    0.931ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.678     1.598    clk100_IBUF_BUFG
    SLICE_X31Y25         LUT1 (Prop_lut1_I0_O)        0.045     1.643 r  clk100_inst/O
                         net (fo=9, routed)           0.782     2.425    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.475 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.648     3.123    soc_crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.149 r  BUFG_3/O
                         net (fo=8, routed)           0.591     3.739    idelay_clk
    SLICE_X84Y75         FDPE                                         r  FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y75         FDPE (Prop_fdpe_C_Q)         0.148     3.887 r  FDPE_7/Q
                         net (fo=5, routed)           0.256     4.144    idelay_rst
    SLICE_X87Y76         FDSE                                         r  soc_crg_reset_counter_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.957     2.123    clk100_IBUF_BUFG
    SLICE_X31Y25         LUT1 (Prop_lut1_I0_O)        0.056     2.179 r  clk100_inst/O
                         net (fo=9, routed)           0.885     3.064    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     3.117 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.700     3.817    soc_crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.846 r  BUFG_3/O
                         net (fo=8, routed)           0.862     4.708    idelay_clk
    SLICE_X87Y76         FDSE                                         r  soc_crg_reset_counter_reg[2]/C
                         clock pessimism             -0.931     3.776    
    SLICE_X87Y76         FDSE (Hold_fdse_C_S)        -0.071     3.705    soc_crg_reset_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.705    
                         arrival time                           4.144    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 FDPE_7/C
                            (rising edge-triggered cell FDPE clocked by soc_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            soc_crg_reset_counter_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by soc_crg_clkout3  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             soc_crg_clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (soc_crg_clkout3 rise@0.000ns - soc_crg_clkout3 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.148ns (36.613%)  route 0.256ns (63.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.708ns
    Source Clock Delay      (SCD):    3.739ns
    Clock Pessimism Removal (CPR):    0.931ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock soc_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.678     1.598    clk100_IBUF_BUFG
    SLICE_X31Y25         LUT1 (Prop_lut1_I0_O)        0.045     1.643 r  clk100_inst/O
                         net (fo=9, routed)           0.782     2.425    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     2.475 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.648     3.123    soc_crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.149 r  BUFG_3/O
                         net (fo=8, routed)           0.591     3.739    idelay_clk
    SLICE_X84Y75         FDPE                                         r  FDPE_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y75         FDPE (Prop_fdpe_C_Q)         0.148     3.887 r  FDPE_7/Q
                         net (fo=5, routed)           0.256     4.144    idelay_rst
    SLICE_X87Y76         FDSE                                         r  soc_crg_reset_counter_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock soc_crg_clkout3 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk100
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk100_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk100_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk100_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.957     2.123    clk100_IBUF_BUFG
    SLICE_X31Y25         LUT1 (Prop_lut1_I0_O)        0.056     2.179 r  clk100_inst/O
                         net (fo=9, routed)           0.885     3.064    soc_crg_clkin
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     3.117 r  MMCME2_ADV/CLKOUT3
                         net (fo=1, routed)           0.700     3.817    soc_crg_clkout3
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.846 r  BUFG_3/O
                         net (fo=8, routed)           0.862     4.708    idelay_clk
    SLICE_X87Y76         FDSE                                         r  soc_crg_reset_counter_reg[3]/C
                         clock pessimism             -0.931     3.776    
    SLICE_X87Y76         FDSE (Hold_fdse_C_S)        -0.071     3.705    soc_crg_reset_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.705    
                         arrival time                           4.144    
  -------------------------------------------------------------------
                         slack                                  0.438    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soc_crg_clkout3
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { MMCME2_ADV/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  IDELAYCTRL/REFCLK
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y2    BUFG_3/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  MMCME2_ADV/CLKOUT3
Min Period        n/a     FDPE/C              n/a            1.000         5.000       4.000      SLICE_X84Y75     FDPE_6/C
Min Period        n/a     FDPE/C              n/a            1.000         5.000       4.000      SLICE_X84Y75     FDPE_7/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X87Y75     soc_crg_ic_reset_reg/C
Min Period        n/a     FDSE/C              n/a            1.000         5.000       4.000      SLICE_X87Y76     soc_crg_reset_counter_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         5.000       4.000      SLICE_X87Y76     soc_crg_reset_counter_reg[1]/C
Min Period        n/a     FDSE/C              n/a            1.000         5.000       4.000      SLICE_X87Y76     soc_crg_reset_counter_reg[2]/C
Min Period        n/a     FDSE/C              n/a            1.000         5.000       4.000      SLICE_X87Y76     soc_crg_reset_counter_reg[3]/C
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  IDELAYCTRL/REFCLK
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y0  MMCME2_ADV/CLKOUT3
Low Pulse Width   Slow    FDPE/C              n/a            0.500         2.500       2.000      SLICE_X84Y75     FDPE_6/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         2.500       2.000      SLICE_X84Y75     FDPE_7/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X87Y75     soc_crg_ic_reset_reg/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X87Y76     soc_crg_reset_counter_reg[0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X87Y76     soc_crg_reset_counter_reg[1]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X87Y76     soc_crg_reset_counter_reg[2]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X87Y76     soc_crg_reset_counter_reg[3]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         2.500       2.000      SLICE_X84Y75     FDPE_6/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         2.500       2.000      SLICE_X84Y75     FDPE_7/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X87Y75     soc_crg_ic_reset_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         2.500       2.000      SLICE_X84Y75     FDPE_6/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         2.500       2.000      SLICE_X84Y75     FDPE_7/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X87Y75     soc_crg_ic_reset_reg/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X87Y76     soc_crg_reset_counter_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X87Y76     soc_crg_reset_counter_reg[1]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X87Y76     soc_crg_reset_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X87Y76     soc_crg_reset_counter_reg[3]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         2.500       2.000      SLICE_X84Y75     FDPE_6/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         2.500       2.000      SLICE_X84Y75     FDPE_7/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X87Y75     soc_crg_ic_reset_reg/C



------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+--------------+----------------+----------+---------------+---------+---------------+---------+-----------------+
Reference | Input        | IO Reg         | Delay    |     Setup(ns) | Process |      Hold(ns) | Process | Internal        |
Clock     | Port         | Type           | Type     | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock           |
----------+--------------+----------------+----------+---------------+---------+---------------+---------+-----------------+
clk100    | cpu_reset    | FDCE           | -        |     0.682 (r) | FAST    |     1.974 (r) | SLOW    |                 |
clk100    | serial_rx    | FDRE           | -        |    -1.683 (r) | FAST    |     7.330 (r) | SLOW    | soc_crg_clkout0 |
clk100    | ddram_dq[0]  | ISERDESE2 (IO) | VARIABLE |    -3.050 (r) | FAST    |     9.823 (r) | SLOW    | soc_crg_clkout1 |
clk100    | ddram_dq[0]  | ISERDESE2 (IO) | VARIABLE |    -2.978 (f) | FAST    |     9.823 (f) | SLOW    | soc_crg_clkout1 |
clk100    | ddram_dq[1]  | ISERDESE2 (IO) | VARIABLE |    -3.048 (r) | FAST    |     9.821 (r) | SLOW    | soc_crg_clkout1 |
clk100    | ddram_dq[1]  | ISERDESE2 (IO) | VARIABLE |    -2.976 (f) | FAST    |     9.821 (f) | SLOW    | soc_crg_clkout1 |
clk100    | ddram_dq[2]  | ISERDESE2 (IO) | VARIABLE |    -3.066 (r) | FAST    |     9.839 (r) | SLOW    | soc_crg_clkout1 |
clk100    | ddram_dq[2]  | ISERDESE2 (IO) | VARIABLE |    -2.994 (f) | FAST    |     9.839 (f) | SLOW    | soc_crg_clkout1 |
clk100    | ddram_dq[3]  | ISERDESE2 (IO) | VARIABLE |    -3.049 (r) | FAST    |     9.822 (r) | SLOW    | soc_crg_clkout1 |
clk100    | ddram_dq[3]  | ISERDESE2 (IO) | VARIABLE |    -2.977 (f) | FAST    |     9.822 (f) | SLOW    | soc_crg_clkout1 |
clk100    | ddram_dq[4]  | ISERDESE2 (IO) | VARIABLE |    -3.042 (r) | FAST    |     9.815 (r) | SLOW    | soc_crg_clkout1 |
clk100    | ddram_dq[4]  | ISERDESE2 (IO) | VARIABLE |    -2.970 (f) | FAST    |     9.815 (f) | SLOW    | soc_crg_clkout1 |
clk100    | ddram_dq[5]  | ISERDESE2 (IO) | VARIABLE |    -3.057 (r) | FAST    |     9.829 (r) | SLOW    | soc_crg_clkout1 |
clk100    | ddram_dq[5]  | ISERDESE2 (IO) | VARIABLE |    -2.985 (f) | FAST    |     9.829 (f) | SLOW    | soc_crg_clkout1 |
clk100    | ddram_dq[6]  | ISERDESE2 (IO) | VARIABLE |    -3.045 (r) | FAST    |     9.818 (r) | SLOW    | soc_crg_clkout1 |
clk100    | ddram_dq[6]  | ISERDESE2 (IO) | VARIABLE |    -2.973 (f) | FAST    |     9.818 (f) | SLOW    | soc_crg_clkout1 |
clk100    | ddram_dq[7]  | ISERDESE2 (IO) | VARIABLE |    -3.067 (r) | FAST    |     9.839 (r) | SLOW    | soc_crg_clkout1 |
clk100    | ddram_dq[7]  | ISERDESE2 (IO) | VARIABLE |    -2.995 (f) | FAST    |     9.839 (f) | SLOW    | soc_crg_clkout1 |
clk100    | ddram_dq[8]  | ISERDESE2 (IO) | VARIABLE |    -3.044 (r) | FAST    |     9.809 (r) | SLOW    | soc_crg_clkout1 |
clk100    | ddram_dq[8]  | ISERDESE2 (IO) | VARIABLE |    -2.972 (f) | FAST    |     9.809 (f) | SLOW    | soc_crg_clkout1 |
clk100    | ddram_dq[9]  | ISERDESE2 (IO) | VARIABLE |    -3.035 (r) | FAST    |     9.805 (r) | SLOW    | soc_crg_clkout1 |
clk100    | ddram_dq[9]  | ISERDESE2 (IO) | VARIABLE |    -2.963 (f) | FAST    |     9.805 (f) | SLOW    | soc_crg_clkout1 |
clk100    | ddram_dq[10] | ISERDESE2 (IO) | VARIABLE |    -3.037 (r) | FAST    |     9.803 (r) | SLOW    | soc_crg_clkout1 |
clk100    | ddram_dq[10] | ISERDESE2 (IO) | VARIABLE |    -2.965 (f) | FAST    |     9.803 (f) | SLOW    | soc_crg_clkout1 |
clk100    | ddram_dq[11] | ISERDESE2 (IO) | VARIABLE |    -3.030 (r) | FAST    |     9.800 (r) | SLOW    | soc_crg_clkout1 |
clk100    | ddram_dq[11] | ISERDESE2 (IO) | VARIABLE |    -2.958 (f) | FAST    |     9.800 (f) | SLOW    | soc_crg_clkout1 |
clk100    | ddram_dq[12] | ISERDESE2 (IO) | VARIABLE |    -3.025 (r) | FAST    |     9.792 (r) | SLOW    | soc_crg_clkout1 |
clk100    | ddram_dq[12] | ISERDESE2 (IO) | VARIABLE |    -2.953 (f) | FAST    |     9.792 (f) | SLOW    | soc_crg_clkout1 |
clk100    | ddram_dq[13] | ISERDESE2 (IO) | VARIABLE |    -3.049 (r) | FAST    |     9.814 (r) | SLOW    | soc_crg_clkout1 |
clk100    | ddram_dq[13] | ISERDESE2 (IO) | VARIABLE |    -2.977 (f) | FAST    |     9.814 (f) | SLOW    | soc_crg_clkout1 |
clk100    | ddram_dq[14] | ISERDESE2 (IO) | VARIABLE |    -3.037 (r) | FAST    |     9.808 (r) | SLOW    | soc_crg_clkout1 |
clk100    | ddram_dq[14] | ISERDESE2 (IO) | VARIABLE |    -2.965 (f) | FAST    |     9.808 (f) | SLOW    | soc_crg_clkout1 |
clk100    | ddram_dq[15] | ISERDESE2 (IO) | VARIABLE |    -3.050 (r) | FAST    |     9.816 (r) | SLOW    | soc_crg_clkout1 |
clk100    | ddram_dq[15] | ISERDESE2 (IO) | VARIABLE |    -2.978 (f) | FAST    |     9.816 (f) | SLOW    | soc_crg_clkout1 |
----------+--------------+----------------+----------+---------------+---------+---------------+---------+-----------------+


Output Ports Clock-to-out

----------+----------------+----------------+-------+----------------+---------+----------------+---------+-----------------+
Reference | Output         | IO Reg         | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal        |
Clock     | Port           | Type           | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock           |
----------+----------------+----------------+-------+----------------+---------+----------------+---------+-----------------+
clk100    | ddram_dq[0]    | FDRE           | -     |     17.660 (r) | SLOW    |      5.380 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[1]    | FDRE           | -     |     17.194 (r) | SLOW    |      5.182 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[2]    | FDRE           | -     |     17.689 (r) | SLOW    |      5.377 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[3]    | FDRE           | -     |     17.647 (r) | SLOW    |      5.386 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[4]    | FDRE           | -     |     17.044 (r) | SLOW    |      5.125 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[5]    | FDRE           | -     |     17.072 (r) | SLOW    |      5.095 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[6]    | FDRE           | -     |     17.507 (r) | SLOW    |      5.335 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[7]    | FDRE           | -     |     16.894 (r) | SLOW    |      5.038 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[8]    | FDRE           | -     |     16.246 (r) | SLOW    |      4.747 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[9]    | FDRE           | -     |     16.849 (r) | SLOW    |      5.010 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[10]   | FDRE           | -     |     16.555 (r) | SLOW    |      4.879 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[11]   | FDRE           | -     |     17.150 (r) | SLOW    |      5.140 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[12]   | FDRE           | -     |     16.405 (r) | SLOW    |      4.826 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[13]   | FDRE           | -     |     16.106 (r) | SLOW    |      4.687 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[14]   | FDRE           | -     |     17.001 (r) | SLOW    |      5.077 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dq[15]   | FDRE           | -     |     16.253 (r) | SLOW    |      4.731 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dqs_n[0] | FDRE           | -     |     16.849 (r) | SLOW    |      5.002 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dqs_n[1] | FDRE           | -     |     16.410 (r) | SLOW    |      4.797 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dqs_p[0] | FDRE           | -     |     16.850 (r) | SLOW    |      5.004 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_dqs_p[1] | FDRE           | -     |     16.411 (r) | SLOW    |      4.797 (r) | FAST    | soc_crg_clkout0 |
clk100    | serial_tx      | FDSE           | -     |     18.763 (r) | SLOW    |      5.996 (r) | FAST    | soc_crg_clkout0 |
clk100    | user_led0      | FDRE           | -     |     21.735 (r) | SLOW    |      6.920 (r) | FAST    | soc_crg_clkout0 |
clk100    | user_led1      | FDRE           | -     |     21.329 (r) | SLOW    |      6.819 (r) | FAST    | soc_crg_clkout0 |
clk100    | user_led10     | FDRE           | -     |     19.705 (r) | SLOW    |      6.308 (r) | FAST    | soc_crg_clkout0 |
clk100    | user_led11     | FDRE           | -     |     20.262 (r) | SLOW    |      6.591 (r) | FAST    | soc_crg_clkout0 |
clk100    | user_led12     | FDRE           | -     |     19.949 (r) | SLOW    |      6.305 (r) | FAST    | soc_crg_clkout0 |
clk100    | user_led13     | FDRE           | -     |     20.215 (r) | SLOW    |      6.401 (r) | FAST    | soc_crg_clkout0 |
clk100    | user_led14     | FDRE           | -     |     19.847 (r) | SLOW    |      6.290 (r) | FAST    | soc_crg_clkout0 |
clk100    | user_led15     | FDRE           | -     |     20.259 (r) | SLOW    |      6.309 (r) | FAST    | soc_crg_clkout0 |
clk100    | user_led2      | FDRE           | -     |     21.699 (r) | SLOW    |      7.105 (r) | FAST    | soc_crg_clkout0 |
clk100    | user_led3      | FDRE           | -     |     21.191 (r) | SLOW    |      6.647 (r) | FAST    | soc_crg_clkout0 |
clk100    | user_led4      | FDRE           | -     |     21.382 (r) | SLOW    |      6.735 (r) | FAST    | soc_crg_clkout0 |
clk100    | user_led5      | FDRE           | -     |     20.431 (r) | SLOW    |      6.597 (r) | FAST    | soc_crg_clkout0 |
clk100    | user_led6      | FDRE           | -     |     20.522 (r) | SLOW    |      6.478 (r) | FAST    | soc_crg_clkout0 |
clk100    | user_led7      | FDRE           | -     |     20.895 (r) | SLOW    |      6.516 (r) | FAST    | soc_crg_clkout0 |
clk100    | user_led8      | FDRE           | -     |     20.332 (r) | SLOW    |      6.334 (r) | FAST    | soc_crg_clkout0 |
clk100    | user_led9      | FDRE           | -     |     20.720 (r) | SLOW    |      6.482 (r) | FAST    | soc_crg_clkout0 |
clk100    | ddram_a[0]     | OSERDESE2 (IO) | -     |     13.433 (r) | SLOW    |      4.285 (r) | FAST    | soc_crg_clkout1 |
clk100    | ddram_a[1]     | OSERDESE2 (IO) | -     |     13.447 (r) | SLOW    |      4.302 (r) | FAST    | soc_crg_clkout1 |
clk100    | ddram_a[2]     | OSERDESE2 (IO) | -     |     13.459 (r) | SLOW    |      4.308 (r) | FAST    | soc_crg_clkout1 |
clk100    | ddram_a[3]     | OSERDESE2 (IO) | -     |     13.459 (r) | SLOW    |      4.309 (r) | FAST    | soc_crg_clkout1 |
clk100    | ddram_a[4]     | OSERDESE2 (IO) | -     |     13.455 (r) | SLOW    |      4.303 (r) | FAST    | soc_crg_clkout1 |
clk100    | ddram_a[5]     | OSERDESE2 (IO) | -     |     13.449 (r) | SLOW    |      4.305 (r) | FAST    | soc_crg_clkout1 |
clk100    | ddram_a[6]     | OSERDESE2 (IO) | -     |     13.463 (r) | SLOW    |      4.311 (r) | FAST    | soc_crg_clkout1 |
clk100    | ddram_a[7]     | OSERDESE2 (IO) | -     |     13.465 (r) | SLOW    |      4.312 (r) | FAST    | soc_crg_clkout1 |
clk100    | ddram_a[8]     | OSERDESE2 (IO) | -     |     13.455 (r) | SLOW    |      4.304 (r) | FAST    | soc_crg_clkout1 |
clk100    | ddram_a[9]     | OSERDESE2 (IO) | -     |     13.448 (r) | SLOW    |      4.304 (r) | FAST    | soc_crg_clkout1 |
clk100    | ddram_a[10]    | OSERDESE2 (IO) | -     |     13.449 (r) | SLOW    |      4.304 (r) | FAST    | soc_crg_clkout1 |
clk100    | ddram_a[11]    | OSERDESE2 (IO) | -     |     13.442 (r) | SLOW    |      4.291 (r) | FAST    | soc_crg_clkout1 |
clk100    | ddram_a[12]    | OSERDESE2 (IO) | -     |     13.454 (r) | SLOW    |      4.304 (r) | FAST    | soc_crg_clkout1 |
clk100    | ddram_ba[0]    | OSERDESE2 (IO) | -     |     13.453 (r) | SLOW    |      4.308 (r) | FAST    | soc_crg_clkout1 |
clk100    | ddram_ba[1]    | OSERDESE2 (IO) | -     |     13.445 (r) | SLOW    |      4.300 (r) | FAST    | soc_crg_clkout1 |
clk100    | ddram_ba[2]    | OSERDESE2 (IO) | -     |     13.457 (r) | SLOW    |      4.308 (r) | FAST    | soc_crg_clkout1 |
clk100    | ddram_cas_n    | OSERDESE2 (IO) | -     |     13.474 (r) | SLOW    |      4.321 (r) | FAST    | soc_crg_clkout1 |
clk100    | ddram_cke      | OSERDESE2 (IO) | -     |     13.466 (r) | SLOW    |      4.314 (r) | FAST    | soc_crg_clkout1 |
clk100    | ddram_clk_n    | OSERDESE2 (IO) | -     |     13.536 (r) | SLOW    |      4.284 (r) | FAST    | soc_crg_clkout1 |
clk100    | ddram_clk_p    | OSERDESE2 (IO) | -     |     13.548 (r) | SLOW    |      4.296 (r) | FAST    | soc_crg_clkout1 |
clk100    | ddram_cs_n     | OSERDESE2 (IO) | -     |     13.423 (r) | SLOW    |      4.272 (r) | FAST    | soc_crg_clkout1 |
clk100    | ddram_dm[0]    | OSERDESE2 (IO) | -     |     13.488 (r) | SLOW    |      4.335 (r) | FAST    | soc_crg_clkout1 |
clk100    | ddram_dm[1]    | OSERDESE2 (IO) | -     |     13.490 (r) | SLOW    |      4.339 (r) | FAST    | soc_crg_clkout1 |
clk100    | ddram_dq[0]    | OSERDESE2 (IO) | -     |     14.345 (r) | SLOW    |      4.025 (r) | FAST    | soc_crg_clkout1 |
clk100    | ddram_dq[1]    | OSERDESE2 (IO) | -     |     14.343 (r) | SLOW    |      4.024 (r) | FAST    | soc_crg_clkout1 |
clk100    | ddram_dq[2]    | OSERDESE2 (IO) | -     |     14.346 (r) | SLOW    |      4.011 (r) | FAST    | soc_crg_clkout1 |
clk100    | ddram_dq[3]    | OSERDESE2 (IO) | -     |     14.344 (r) | SLOW    |      4.024 (r) | FAST    | soc_crg_clkout1 |
clk100    | ddram_dq[4]    | OSERDESE2 (IO) | -     |     14.343 (r) | SLOW    |      4.030 (r) | FAST    | soc_crg_clkout1 |
clk100    | ddram_dq[5]    | OSERDESE2 (IO) | -     |     14.343 (r) | SLOW    |      4.015 (r) | FAST    | soc_crg_clkout1 |
clk100    | ddram_dq[6]    | OSERDESE2 (IO) | -     |     14.344 (r) | SLOW    |      4.027 (r) | FAST    | soc_crg_clkout1 |
clk100    | ddram_dq[7]    | OSERDESE2 (IO) | -     |     14.343 (r) | SLOW    |      4.006 (r) | FAST    | soc_crg_clkout1 |
clk100    | ddram_dq[8]    | OSERDESE2 (IO) | -     |     14.329 (r) | SLOW    |      4.014 (r) | FAST    | soc_crg_clkout1 |
clk100    | ddram_dq[9]    | OSERDESE2 (IO) | -     |     14.339 (r) | SLOW    |      4.034 (r) | FAST    | soc_crg_clkout1 |
clk100    | ddram_dq[10]   | OSERDESE2 (IO) | -     |     14.332 (r) | SLOW    |      4.025 (r) | FAST    | soc_crg_clkout1 |
clk100    | ddram_dq[11]   | OSERDESE2 (IO) | -     |     14.339 (r) | SLOW    |      4.038 (r) | FAST    | soc_crg_clkout1 |
clk100    | ddram_dq[12]   | OSERDESE2 (IO) | -     |     14.332 (r) | SLOW    |      4.037 (r) | FAST    | soc_crg_clkout1 |
clk100    | ddram_dq[13]   | OSERDESE2 (IO) | -     |     14.329 (r) | SLOW    |      4.009 (r) | FAST    | soc_crg_clkout1 |
clk100    | ddram_dq[14]   | OSERDESE2 (IO) | -     |     14.340 (r) | SLOW    |      4.031 (r) | FAST    | soc_crg_clkout1 |
clk100    | ddram_dq[15]   | OSERDESE2 (IO) | -     |     14.331 (r) | SLOW    |      4.011 (r) | FAST    | soc_crg_clkout1 |
clk100    | ddram_odt      | OSERDESE2 (IO) | -     |     13.459 (r) | SLOW    |      4.307 (r) | FAST    | soc_crg_clkout1 |
clk100    | ddram_ras_n    | OSERDESE2 (IO) | -     |     13.444 (r) | SLOW    |      4.296 (r) | FAST    | soc_crg_clkout1 |
clk100    | ddram_we_n     | OSERDESE2 (IO) | -     |     13.476 (r) | SLOW    |      4.323 (r) | FAST    | soc_crg_clkout1 |
clk100    | ddram_dqs_n[0] | OSERDESE2 (IO) | -     |     16.009 (r) | SLOW    |      5.691 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dqs_n[1] | OSERDESE2 (IO) | -     |     16.002 (r) | SLOW    |      5.689 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dqs_p[0] | OSERDESE2 (IO) | -     |     16.010 (r) | SLOW    |      5.693 (r) | FAST    | soc_crg_clkout2 |
clk100    | ddram_dqs_p[1] | OSERDESE2 (IO) | -     |     16.003 (r) | SLOW    |      5.689 (r) | FAST    | soc_crg_clkout2 |
----------+----------------+----------------+-------+----------------+---------+----------------+---------+-----------------+


Setup between Clocks

-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock  | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100 | clk100      |        11.812 | SLOW    |               |         |               |         |               |         |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+


Setup / Hold times for input bus
Clocked by: clk100
Worst Case Data Window: 6.885 ns
Ideal Clock Offset to Actual Clock: 6.396 ns
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
                   |             | Process |             | Process | Setup     |  Hold     | Source Offset |
Source             |   Setup(ns) | Corner  |    Hold(ns) | Corner  | Slack(ns) | Slack(ns) | to Center(ns) |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
ddram_dq[0]        |  -3.050 (r) | FAST    |   9.823 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[0]        |  -2.978 (f) | FAST    |   9.823 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -3.048 (r) | FAST    |   9.821 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[1]        |  -2.976 (f) | FAST    |   9.821 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -3.066 (r) | FAST    |   9.839 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[2]        |  -2.994 (f) | FAST    |   9.839 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -3.049 (r) | FAST    |   9.822 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[3]        |  -2.977 (f) | FAST    |   9.822 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -3.042 (r) | FAST    |   9.815 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[4]        |  -2.970 (f) | FAST    |   9.815 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -3.057 (r) | FAST    |   9.829 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[5]        |  -2.985 (f) | FAST    |   9.829 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -3.045 (r) | FAST    |   9.818 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[6]        |  -2.973 (f) | FAST    |   9.818 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -3.067 (r) | FAST    |   9.839 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[7]        |  -2.995 (f) | FAST    |   9.839 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -3.044 (r) | FAST    |   9.809 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[8]        |  -2.972 (f) | FAST    |   9.809 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -3.035 (r) | FAST    |   9.805 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[9]        |  -2.963 (f) | FAST    |   9.805 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -3.037 (r) | FAST    |   9.803 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[10]       |  -2.965 (f) | FAST    |   9.803 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -3.030 (r) | FAST    |   9.800 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[11]       |  -2.958 (f) | FAST    |   9.800 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -3.025 (r) | FAST    |   9.792 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[12]       |  -2.953 (f) | FAST    |   9.792 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -3.049 (r) | FAST    |   9.814 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[13]       |  -2.977 (f) | FAST    |   9.814 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -3.037 (r) | FAST    |   9.808 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[14]       |  -2.965 (f) | FAST    |   9.808 (f) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -3.050 (r) | FAST    |   9.816 (r) | SLOW    |       inf |       inf |             - |
ddram_dq[15]       |  -2.978 (f) | FAST    |   9.816 (f) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+
Worst Case Summary |  -2.953 (f) | FAST    |   9.839 (r) | SLOW    |       inf |       inf |             - |
-------------------+-------------+---------+-------------+---------+-----------+-----------+---------------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.032 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_a[0]         |   13.433 (r) | SLOW    |   4.285 (r) | FAST    |    0.000 |
ddram_a[1]         |   13.447 (r) | SLOW    |   4.302 (r) | FAST    |    0.017 |
ddram_a[2]         |   13.459 (r) | SLOW    |   4.308 (r) | FAST    |    0.026 |
ddram_a[3]         |   13.459 (r) | SLOW    |   4.309 (r) | FAST    |    0.026 |
ddram_a[4]         |   13.455 (r) | SLOW    |   4.303 (r) | FAST    |    0.022 |
ddram_a[5]         |   13.449 (r) | SLOW    |   4.305 (r) | FAST    |    0.020 |
ddram_a[6]         |   13.463 (r) | SLOW    |   4.311 (r) | FAST    |    0.031 |
ddram_a[7]         |   13.465 (r) | SLOW    |   4.312 (r) | FAST    |    0.032 |
ddram_a[8]         |   13.455 (r) | SLOW    |   4.304 (r) | FAST    |    0.022 |
ddram_a[9]         |   13.448 (r) | SLOW    |   4.304 (r) | FAST    |    0.019 |
ddram_a[10]        |   13.449 (r) | SLOW    |   4.304 (r) | FAST    |    0.020 |
ddram_a[11]        |   13.442 (r) | SLOW    |   4.291 (r) | FAST    |    0.010 |
ddram_a[12]        |   13.454 (r) | SLOW    |   4.304 (r) | FAST    |    0.022 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   13.465 (r) | SLOW    |   4.285 (r) | FAST    |    0.032 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.012 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_ba[0]        |   13.453 (r) | SLOW    |   4.308 (r) | FAST    |    0.008 |
ddram_ba[1]        |   13.445 (r) | SLOW    |   4.300 (r) | FAST    |    0.000 |
ddram_ba[2]        |   13.457 (r) | SLOW    |   4.308 (r) | FAST    |    0.012 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   13.457 (r) | SLOW    |   4.300 (r) | FAST    |    0.012 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.004 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dm[0]        |   13.488 (r) | SLOW    |   4.335 (r) | FAST    |    0.000 |
ddram_dm[1]        |   13.490 (r) | SLOW    |   4.339 (r) | FAST    |    0.004 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   13.490 (r) | SLOW    |   4.335 (r) | FAST    |    0.004 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 1.584 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dq[0]        |   17.660 (r) | SLOW    |   4.025 (r) | FAST    |    1.554 |
ddram_dq[1]        |   17.194 (r) | SLOW    |   4.024 (r) | FAST    |    1.088 |
ddram_dq[2]        |   17.689 (r) | SLOW    |   4.011 (r) | FAST    |    1.584 |
ddram_dq[3]        |   17.647 (r) | SLOW    |   4.024 (r) | FAST    |    1.542 |
ddram_dq[4]        |   17.044 (r) | SLOW    |   4.030 (r) | FAST    |    0.938 |
ddram_dq[5]        |   17.072 (r) | SLOW    |   4.015 (r) | FAST    |    0.966 |
ddram_dq[6]        |   17.507 (r) | SLOW    |   4.027 (r) | FAST    |    1.402 |
ddram_dq[7]        |   16.894 (r) | SLOW    |   4.006 (r) | FAST    |    0.788 |
ddram_dq[8]        |   16.246 (r) | SLOW    |   4.014 (r) | FAST    |    0.140 |
ddram_dq[9]        |   16.849 (r) | SLOW    |   4.034 (r) | FAST    |    0.743 |
ddram_dq[10]       |   16.555 (r) | SLOW    |   4.025 (r) | FAST    |    0.450 |
ddram_dq[11]       |   17.150 (r) | SLOW    |   4.038 (r) | FAST    |    1.044 |
ddram_dq[12]       |   16.405 (r) | SLOW    |   4.037 (r) | FAST    |    0.300 |
ddram_dq[13]       |   16.106 (r) | SLOW    |   4.009 (r) | FAST    |    0.004 |
ddram_dq[14]       |   17.001 (r) | SLOW    |   4.031 (r) | FAST    |    0.895 |
ddram_dq[15]       |   16.253 (r) | SLOW    |   4.011 (r) | FAST    |    0.147 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   17.689 (r) | SLOW    |   4.006 (r) | FAST    |    1.584 |
-------------------+--------------+---------+-------------+---------+----------+



Max / Min delays for output bus
Clocked by: clk100
Bus Skew: 0.440 ns
-------------------+--------------+---------+-------------+---------+----------+
                   |      Max     | Process |     Min     | Process | Edge     |
Pad                |    Delay(ns) | Corner  |   Delay(ns) | Corner  | Skew(ns) |
-------------------+--------------+---------+-------------+---------+----------+
ddram_dqs_n[0]     |   16.849 (r) | SLOW    |   5.002 (r) | FAST    |    0.439 |
ddram_dqs_n[1]     |   16.410 (r) | SLOW    |   4.797 (r) | FAST    |    0.000 |
ddram_dqs_p[0]     |   16.850 (r) | SLOW    |   5.004 (r) | FAST    |    0.440 |
ddram_dqs_p[1]     |   16.411 (r) | SLOW    |   4.797 (r) | FAST    |    0.001 |
-------------------+--------------+---------+-------------+---------+----------+
Worst Case Summary |   16.850 (r) | SLOW    |   4.797 (r) | FAST    |    0.440 |
-------------------+--------------+---------+-------------+---------+----------+




