Analysis & Synthesis report for Intro
Fri Oct 31 14:57:31 2025
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |Intro|intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|dma_state_pres_s
 12. State Machine - |Intro|intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|lcd_state_pres_s
 13. State Machine - |Intro|intro_qsys:inst|intro_qsys_SDRAM_controller:sdram_controller|m_next
 14. State Machine - |Intro|intro_qsys:inst|intro_qsys_SDRAM_controller:sdram_controller|m_state
 15. State Machine - |Intro|intro_qsys:inst|intro_qsys_SDRAM_controller:sdram_controller|i_next
 16. State Machine - |Intro|intro_qsys:inst|intro_qsys_SDRAM_controller:sdram_controller|i_state
 17. State Machine - |Intro|intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_debug_slave_wrapper:the_intro_qsys_CPU_cpu_debug_slave_wrapper|intro_qsys_CPU_cpu_debug_slave_tck:the_intro_qsys_CPU_cpu_debug_slave_tck|DRsize
 18. Registers Protected by Synthesis
 19. User-Specified and Inferred Latches
 20. Registers Removed During Synthesis
 21. Removed Registers Triggering Further Register Optimizations
 22. General Register Statistics
 23. Inverted Register Statistics
 24. Multiplexer Restructuring Statistics (Restructuring Performed)
 25. Source assignments for intro_qsys:inst|intro_qsys_SDRAM_controller:sdram_controller
 26. Source assignments for intro_qsys:inst|intro_qsys_altpll_0:altpll_0
 27. Source assignments for intro_qsys:inst|intro_qsys_altpll_0:altpll_0|intro_qsys_altpll_0_stdsync_sv6:stdsync2|intro_qsys_altpll_0_dffpipe_l2c:dffpipe3
 28. Source assignments for intro_qsys:inst|intro_qsys_jtag_uart:jtag_uart|intro_qsys_jtag_uart_scfifo_w:the_intro_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram
 29. Source assignments for intro_qsys:inst|intro_qsys_jtag_uart:jtag_uart|intro_qsys_jtag_uart_scfifo_r:the_intro_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram
 30. Source assignments for intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_cmd_demux:cmd_demux
 31. Source assignments for intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 32. Source assignments for intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_cmd_demux_002:cmd_demux_002
 33. Source assignments for intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_rsp_demux:rsp_demux
 34. Source assignments for intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_rsp_demux_001:rsp_demux_001
 35. Source assignments for intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_rsp_demux_002:rsp_demux_002
 36. Source assignments for intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_rsp_demux_002:rsp_demux_003
 37. Source assignments for intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_rsp_demux_002:rsp_demux_004
 38. Source assignments for intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_rsp_demux_005:rsp_demux_005
 39. Source assignments for intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_rsp_demux_002:rsp_demux_006
 40. Source assignments for intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_rsp_demux_002:rsp_demux_007
 41. Source assignments for intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_rsp_demux_002:rsp_demux_008
 42. Source assignments for intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 43. Source assignments for intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 44. Source assignments for intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 45. Source assignments for intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 46. Source assignments for intro_qsys:inst|altera_reset_controller:rst_controller
 47. Source assignments for intro_qsys:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 48. Source assignments for intro_qsys:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 49. Source assignments for intro_qsys:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 50. Source assignments for intro_qsys:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 51. Source assignments for intro_qsys:inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
 52. Source assignments for intro_qsys:inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
 53. Source assignments for sld_signaltap:auto_signaltap_0
 54. Parameter Settings for User Entity Instance: intro_qsys:inst|ParallelPort:gpio_0
 55. Parameter Settings for User Entity Instance: intro_qsys:inst|ParallelPort:gpio_lcd_0
 56. Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_jtag_uart:jtag_uart|intro_qsys_jtag_uart_scfifo_w:the_intro_qsys_jtag_uart_scfifo_w|scfifo:wfifo
 57. Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_jtag_uart:jtag_uart|intro_qsys_jtag_uart_scfifo_r:the_intro_qsys_jtag_uart_scfifo_r|scfifo:rfifo
 58. Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:lcd_dma2_0_avalon_master_translator
 59. Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator
 60. Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator
 61. Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_controller_s1_translator
 62. Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator
 63. Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator
 64. Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_dma2_0_avalon_slave_translator
 65. Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_0_avalon_slave_0_translator
 66. Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_lcd_0_avalon_slave_0_translator
 67. Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator
 68. Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator
 69. Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator
 70. Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:lcd_dma2_0_avalon_master_agent
 71. Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent
 72. Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent
 73. Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent
 74. Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 75. Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo
 76. Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo
 77. Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent
 78. Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 79. Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo
 80. Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent
 81. Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 82. Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo
 83. Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_dma2_0_avalon_slave_agent
 84. Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_dma2_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 85. Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_dma2_0_avalon_slave_agent_rsp_fifo
 86. Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_0_avalon_slave_0_agent
 87. Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 88. Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_0_avalon_slave_0_agent_rsp_fifo
 89. Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_lcd_0_avalon_slave_0_agent
 90. Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_lcd_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 91. Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo
 92. Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent
 93. Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 94. Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo
 95. Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent
 96. Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 97. Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo
 98. Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo
 99. Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent
100. Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
101. Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo
102. Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_router:router|intro_qsys_mm_interconnect_0_router_default_decode:the_default_decode
103. Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_router_001:router_001|intro_qsys_mm_interconnect_0_router_001_default_decode:the_default_decode
104. Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_router_002:router_002|intro_qsys_mm_interconnect_0_router_002_default_decode:the_default_decode
105. Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_router_003:router_003|intro_qsys_mm_interconnect_0_router_003_default_decode:the_default_decode
106. Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_router_004:router_004|intro_qsys_mm_interconnect_0_router_004_default_decode:the_default_decode
107. Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_router_005:router_005|intro_qsys_mm_interconnect_0_router_005_default_decode:the_default_decode
108. Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_router_005:router_006|intro_qsys_mm_interconnect_0_router_005_default_decode:the_default_decode
109. Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_router_005:router_007|intro_qsys_mm_interconnect_0_router_005_default_decode:the_default_decode
110. Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_router_008:router_008|intro_qsys_mm_interconnect_0_router_008_default_decode:the_default_decode
111. Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_router_005:router_009|intro_qsys_mm_interconnect_0_router_005_default_decode:the_default_decode
112. Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_router_005:router_010|intro_qsys_mm_interconnect_0_router_005_default_decode:the_default_decode
113. Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_router_005:router_011|intro_qsys_mm_interconnect_0_router_005_default_decode:the_default_decode
114. Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter
115. Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter
116. Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter
117. Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter
118. Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpio_lcd_0_avalon_slave_0_burst_adapter
119. Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpio_lcd_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter
120. Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
121. Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
122. Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb
123. Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
124. Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
125. Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
126. Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb
127. Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
128. Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_sdram_controller_s1_cmd_width_adapter
129. Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_gpio_lcd_0_avalon_slave_0_cmd_width_adapter
130. Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_instruction_master_to_sdram_controller_s1_cmd_width_adapter
131. Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_data_master_rsp_width_adapter
132. Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
133. Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_instruction_master_rsp_width_adapter
134. Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_instruction_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
135. Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:gpio_lcd_0_avalon_slave_0_to_cpu_data_master_rsp_width_adapter
136. Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:gpio_lcd_0_avalon_slave_0_to_cpu_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
137. Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser
138. Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer
139. Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
140. Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
141. Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001
142. Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer
143. Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
144. Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
145. Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
146. Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001
147. Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_002
148. Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_003
149. Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_004
150. Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005
151. Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_006
152. Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_007
153. Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_008
154. Parameter Settings for User Entity Instance: intro_qsys:inst|altera_reset_controller:rst_controller
155. Parameter Settings for User Entity Instance: intro_qsys:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
156. Parameter Settings for User Entity Instance: intro_qsys:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
157. Parameter Settings for User Entity Instance: intro_qsys:inst|altera_reset_controller:rst_controller_001
158. Parameter Settings for User Entity Instance: intro_qsys:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
159. Parameter Settings for User Entity Instance: intro_qsys:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
160. Parameter Settings for User Entity Instance: intro_qsys:inst|altera_reset_controller:rst_controller_002
161. Parameter Settings for User Entity Instance: intro_qsys:inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
162. Parameter Settings for User Entity Instance: intro_qsys:inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
163. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
164. scfifo Parameter Settings by Entity Instance
165. Port Connectivity Checks: "intro_qsys:inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1"
166. Port Connectivity Checks: "intro_qsys:inst|altera_reset_controller:rst_controller_002"
167. Port Connectivity Checks: "intro_qsys:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
168. Port Connectivity Checks: "intro_qsys:inst|altera_reset_controller:rst_controller_001"
169. Port Connectivity Checks: "intro_qsys:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
170. Port Connectivity Checks: "intro_qsys:inst|altera_reset_controller:rst_controller"
171. Port Connectivity Checks: "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001"
172. Port Connectivity Checks: "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser"
173. Port Connectivity Checks: "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:gpio_lcd_0_avalon_slave_0_to_cpu_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
174. Port Connectivity Checks: "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:gpio_lcd_0_avalon_slave_0_to_cpu_data_master_rsp_width_adapter"
175. Port Connectivity Checks: "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_instruction_master_rsp_width_adapter"
176. Port Connectivity Checks: "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
177. Port Connectivity Checks: "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_data_master_rsp_width_adapter"
178. Port Connectivity Checks: "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_instruction_master_to_sdram_controller_s1_cmd_width_adapter"
179. Port Connectivity Checks: "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_gpio_lcd_0_avalon_slave_0_cmd_width_adapter"
180. Port Connectivity Checks: "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_sdram_controller_s1_cmd_width_adapter"
181. Port Connectivity Checks: "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
182. Port Connectivity Checks: "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
183. Port Connectivity Checks: "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
184. Port Connectivity Checks: "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
185. Port Connectivity Checks: "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_router_008:router_008|intro_qsys_mm_interconnect_0_router_008_default_decode:the_default_decode"
186. Port Connectivity Checks: "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_router_005:router_005|intro_qsys_mm_interconnect_0_router_005_default_decode:the_default_decode"
187. Port Connectivity Checks: "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_router_004:router_004|intro_qsys_mm_interconnect_0_router_004_default_decode:the_default_decode"
188. Port Connectivity Checks: "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_router_003:router_003|intro_qsys_mm_interconnect_0_router_003_default_decode:the_default_decode"
189. Port Connectivity Checks: "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_router_002:router_002|intro_qsys_mm_interconnect_0_router_002_default_decode:the_default_decode"
190. Port Connectivity Checks: "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_router_001:router_001|intro_qsys_mm_interconnect_0_router_001_default_decode:the_default_decode"
191. Port Connectivity Checks: "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_router:router|intro_qsys_mm_interconnect_0_router_default_decode:the_default_decode"
192. Port Connectivity Checks: "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo"
193. Port Connectivity Checks: "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent"
194. Port Connectivity Checks: "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo"
195. Port Connectivity Checks: "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo"
196. Port Connectivity Checks: "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent"
197. Port Connectivity Checks: "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo"
198. Port Connectivity Checks: "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent"
199. Port Connectivity Checks: "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo"
200. Port Connectivity Checks: "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_lcd_0_avalon_slave_0_agent"
201. Port Connectivity Checks: "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_0_avalon_slave_0_agent_rsp_fifo"
202. Port Connectivity Checks: "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_0_avalon_slave_0_agent"
203. Port Connectivity Checks: "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_dma2_0_avalon_slave_agent_rsp_fifo"
204. Port Connectivity Checks: "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_dma2_0_avalon_slave_agent"
205. Port Connectivity Checks: "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
206. Port Connectivity Checks: "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent"
207. Port Connectivity Checks: "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo"
208. Port Connectivity Checks: "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent"
209. Port Connectivity Checks: "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo"
210. Port Connectivity Checks: "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo"
211. Port Connectivity Checks: "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent"
212. Port Connectivity Checks: "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent"
213. Port Connectivity Checks: "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent"
214. Port Connectivity Checks: "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:lcd_dma2_0_avalon_master_agent"
215. Port Connectivity Checks: "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator"
216. Port Connectivity Checks: "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator"
217. Port Connectivity Checks: "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator"
218. Port Connectivity Checks: "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_lcd_0_avalon_slave_0_translator"
219. Port Connectivity Checks: "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_0_avalon_slave_0_translator"
220. Port Connectivity Checks: "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_dma2_0_avalon_slave_translator"
221. Port Connectivity Checks: "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"
222. Port Connectivity Checks: "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator"
223. Port Connectivity Checks: "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_controller_s1_translator"
224. Port Connectivity Checks: "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator"
225. Port Connectivity Checks: "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator"
226. Port Connectivity Checks: "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:lcd_dma2_0_avalon_master_translator"
227. Port Connectivity Checks: "intro_qsys:inst|intro_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:intro_qsys_jtag_uart_alt_jtag_atlantic"
228. Port Connectivity Checks: "intro_qsys:inst|intro_qsys_jtag_uart:jtag_uart"
229. Port Connectivity Checks: "intro_qsys:inst|intro_qsys_altpll_0:altpll_0|intro_qsys_altpll_0_altpll_pka2:sd1"
230. Port Connectivity Checks: "intro_qsys:inst|intro_qsys_altpll_0:altpll_0"
231. Port Connectivity Checks: "intro_qsys:inst|intro_qsys_SDRAM_controller:sdram_controller|intro_qsys_SDRAM_controller_input_efifo_module:the_intro_qsys_SDRAM_controller_input_efifo_module"
232. Port Connectivity Checks: "intro_qsys:inst|intro_qsys_CPU:cpu"
233. Signal Tap Logic Analyzer Settings
234. Post-Synthesis Netlist Statistics for Top Partition
235. Post-Synthesis Netlist Statistics for Partition pzdyqx:nabboc
236. Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0
237. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
238. Elapsed Time Per Partition
239. Connections to In-System Debugging Instance "auto_signaltap_0"
240. Analysis & Synthesis Messages
241. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Oct 31 14:57:31 2025       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; Intro                                       ;
; Top-level Entity Name              ; Intro                                       ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 8,936                                       ;
;     Total combinational functions  ; 5,336                                       ;
;     Dedicated logic registers      ; 6,311                                       ;
; Total registers                    ; 6311                                        ;
; Total pins                         ; 94                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 86,784                                      ;
; Embedded Multiplier 9-bit elements ; 6                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE30F23C7       ;                    ;
; Top-level entity name                                            ; Intro              ; Intro              ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                                                            ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                ; Library     ;
+-----------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+-------------+
; Intro.bdf                                                                                                                   ; yes             ; User Block Diagram/Schematic File            ; C:/master/EmbHard/project/Intro.bdf                                                                                         ;             ;
; c:/master/embhard/project/db/ip/intro_qsys/intro_qsys.v                                                                     ; yes             ; Auto-Found Verilog HDL File                  ; c:/master/embhard/project/db/ip/intro_qsys/intro_qsys.v                                                                     ; intro_qsys  ;
; c:/master/embhard/project/db/ip/intro_qsys/submodules/altera_avalon_sc_fifo.v                                               ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/master/embhard/project/db/ip/intro_qsys/submodules/altera_avalon_sc_fifo.v                                               ; intro_qsys  ;
; c:/master/embhard/project/db/ip/intro_qsys/submodules/altera_avalon_st_clock_crosser.v                                      ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/master/embhard/project/db/ip/intro_qsys/submodules/altera_avalon_st_clock_crosser.v                                      ; intro_qsys  ;
; c:/master/embhard/project/db/ip/intro_qsys/submodules/altera_avalon_st_handshake_clock_crosser.v                            ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/master/embhard/project/db/ip/intro_qsys/submodules/altera_avalon_st_handshake_clock_crosser.v                            ; intro_qsys  ;
; c:/master/embhard/project/db/ip/intro_qsys/submodules/altera_merlin_arbitrator.sv                                           ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/master/embhard/project/db/ip/intro_qsys/submodules/altera_merlin_arbitrator.sv                                           ; intro_qsys  ;
; c:/master/embhard/project/db/ip/intro_qsys/submodules/altera_merlin_burst_adapter.sv                                        ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/master/embhard/project/db/ip/intro_qsys/submodules/altera_merlin_burst_adapter.sv                                        ; intro_qsys  ;
; c:/master/embhard/project/db/ip/intro_qsys/submodules/altera_merlin_burst_adapter_uncmpr.sv                                 ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/master/embhard/project/db/ip/intro_qsys/submodules/altera_merlin_burst_adapter_uncmpr.sv                                 ; intro_qsys  ;
; c:/master/embhard/project/db/ip/intro_qsys/submodules/altera_merlin_burst_uncompressor.sv                                   ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/master/embhard/project/db/ip/intro_qsys/submodules/altera_merlin_burst_uncompressor.sv                                   ; intro_qsys  ;
; c:/master/embhard/project/db/ip/intro_qsys/submodules/altera_merlin_master_agent.sv                                         ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/master/embhard/project/db/ip/intro_qsys/submodules/altera_merlin_master_agent.sv                                         ; intro_qsys  ;
; c:/master/embhard/project/db/ip/intro_qsys/submodules/altera_merlin_master_translator.sv                                    ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/master/embhard/project/db/ip/intro_qsys/submodules/altera_merlin_master_translator.sv                                    ; intro_qsys  ;
; c:/master/embhard/project/db/ip/intro_qsys/submodules/altera_merlin_slave_agent.sv                                          ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/master/embhard/project/db/ip/intro_qsys/submodules/altera_merlin_slave_agent.sv                                          ; intro_qsys  ;
; c:/master/embhard/project/db/ip/intro_qsys/submodules/altera_merlin_slave_translator.sv                                     ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/master/embhard/project/db/ip/intro_qsys/submodules/altera_merlin_slave_translator.sv                                     ; intro_qsys  ;
; c:/master/embhard/project/db/ip/intro_qsys/submodules/altera_merlin_traffic_limiter.sv                                      ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/master/embhard/project/db/ip/intro_qsys/submodules/altera_merlin_traffic_limiter.sv                                      ; intro_qsys  ;
; c:/master/embhard/project/db/ip/intro_qsys/submodules/altera_merlin_width_adapter.sv                                        ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/master/embhard/project/db/ip/intro_qsys/submodules/altera_merlin_width_adapter.sv                                        ; intro_qsys  ;
; c:/master/embhard/project/db/ip/intro_qsys/submodules/altera_reset_controller.v                                             ; yes             ; Auto-Found Verilog HDL File                  ; c:/master/embhard/project/db/ip/intro_qsys/submodules/altera_reset_controller.v                                             ; intro_qsys  ;
; c:/master/embhard/project/db/ip/intro_qsys/submodules/altera_reset_synchronizer.v                                           ; yes             ; Auto-Found Verilog HDL File                  ; c:/master/embhard/project/db/ip/intro_qsys/submodules/altera_reset_synchronizer.v                                           ; intro_qsys  ;
; c:/master/embhard/project/db/ip/intro_qsys/submodules/altera_std_synchronizer_nocut.v                                       ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/master/embhard/project/db/ip/intro_qsys/submodules/altera_std_synchronizer_nocut.v                                       ; intro_qsys  ;
; c:/master/embhard/project/db/ip/intro_qsys/submodules/gpio.vhd                                                              ; yes             ; Auto-Found VHDL File                         ; c:/master/embhard/project/db/ip/intro_qsys/submodules/gpio.vhd                                                              ; intro_qsys  ;
; c:/master/embhard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu.v                                                      ; yes             ; Auto-Found Verilog HDL File                  ; c:/master/embhard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu.v                                                      ; intro_qsys  ;
; c:/master/embhard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v                                                  ; yes             ; Encrypted Auto-Found Verilog HDL File        ; c:/master/embhard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v                                                  ; intro_qsys  ;
; c:/master/embhard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu_debug_slave_sysclk.v                               ; yes             ; Auto-Found Verilog HDL File                  ; c:/master/embhard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu_debug_slave_sysclk.v                               ; intro_qsys  ;
; c:/master/embhard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu_debug_slave_tck.v                                  ; yes             ; Auto-Found Verilog HDL File                  ; c:/master/embhard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu_debug_slave_tck.v                                  ; intro_qsys  ;
; c:/master/embhard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu_debug_slave_wrapper.v                              ; yes             ; Auto-Found Verilog HDL File                  ; c:/master/embhard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu_debug_slave_wrapper.v                              ; intro_qsys  ;
; c:/master/embhard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu_mult_cell.v                                        ; yes             ; Auto-Found Verilog HDL File                  ; c:/master/embhard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu_mult_cell.v                                        ; intro_qsys  ;
; c:/master/embhard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu_test_bench.v                                       ; yes             ; Auto-Found Verilog HDL File                  ; c:/master/embhard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu_test_bench.v                                       ; intro_qsys  ;
; c:/master/embhard/project/db/ip/intro_qsys/submodules/intro_qsys_sdram_controller.v                                         ; yes             ; Auto-Found Verilog HDL File                  ; c:/master/embhard/project/db/ip/intro_qsys/submodules/intro_qsys_sdram_controller.v                                         ; intro_qsys  ;
; c:/master/embhard/project/db/ip/intro_qsys/submodules/intro_qsys_altpll_0.v                                                 ; yes             ; Auto-Found Verilog HDL File                  ; c:/master/embhard/project/db/ip/intro_qsys/submodules/intro_qsys_altpll_0.v                                                 ; intro_qsys  ;
; c:/master/embhard/project/db/ip/intro_qsys/submodules/intro_qsys_irq_mapper.sv                                              ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/master/embhard/project/db/ip/intro_qsys/submodules/intro_qsys_irq_mapper.sv                                              ; intro_qsys  ;
; c:/master/embhard/project/db/ip/intro_qsys/submodules/intro_qsys_jtag_uart.v                                                ; yes             ; Auto-Found Verilog HDL File                  ; c:/master/embhard/project/db/ip/intro_qsys/submodules/intro_qsys_jtag_uart.v                                                ; intro_qsys  ;
; c:/master/embhard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v                                        ; yes             ; Auto-Found Verilog HDL File                  ; c:/master/embhard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v                                        ; intro_qsys  ;
; c:/master/embhard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_avalon_st_adapter.v                      ; yes             ; Auto-Found Verilog HDL File                  ; c:/master/embhard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_avalon_st_adapter.v                      ; intro_qsys  ;
; c:/master/embhard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_avalon_st_adapter_001.v                  ; yes             ; Auto-Found Verilog HDL File                  ; c:/master/embhard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_avalon_st_adapter_001.v                  ; intro_qsys  ;
; c:/master/embhard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/master/embhard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv ; intro_qsys  ;
; c:/master/embhard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_avalon_st_adapter_005.v                  ; yes             ; Auto-Found Verilog HDL File                  ; c:/master/embhard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_avalon_st_adapter_005.v                  ; intro_qsys  ;
; c:/master/embhard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/master/embhard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv ; intro_qsys  ;
; c:/master/embhard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/master/embhard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; intro_qsys  ;
; c:/master/embhard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_cmd_demux.sv                             ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/master/embhard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_cmd_demux.sv                             ; intro_qsys  ;
; c:/master/embhard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_cmd_demux_001.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/master/embhard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_cmd_demux_001.sv                         ; intro_qsys  ;
; c:/master/embhard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_cmd_demux_002.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/master/embhard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_cmd_demux_002.sv                         ; intro_qsys  ;
; c:/master/embhard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_cmd_mux.sv                               ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/master/embhard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_cmd_mux.sv                               ; intro_qsys  ;
; c:/master/embhard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_cmd_mux_001.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/master/embhard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_cmd_mux_001.sv                           ; intro_qsys  ;
; c:/master/embhard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_cmd_mux_002.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/master/embhard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_cmd_mux_002.sv                           ; intro_qsys  ;
; c:/master/embhard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_cmd_mux_005.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/master/embhard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_cmd_mux_005.sv                           ; intro_qsys  ;
; c:/master/embhard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router.sv                                ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/master/embhard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router.sv                                ; intro_qsys  ;
; c:/master/embhard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_001.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/master/embhard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_001.sv                            ; intro_qsys  ;
; c:/master/embhard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_002.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/master/embhard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_002.sv                            ; intro_qsys  ;
; c:/master/embhard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_003.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/master/embhard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_003.sv                            ; intro_qsys  ;
; c:/master/embhard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_004.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/master/embhard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_004.sv                            ; intro_qsys  ;
; c:/master/embhard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_005.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/master/embhard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_005.sv                            ; intro_qsys  ;
; c:/master/embhard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_008.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/master/embhard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_008.sv                            ; intro_qsys  ;
; c:/master/embhard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_rsp_demux.sv                             ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/master/embhard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_rsp_demux.sv                             ; intro_qsys  ;
; c:/master/embhard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_rsp_demux_001.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/master/embhard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_rsp_demux_001.sv                         ; intro_qsys  ;
; c:/master/embhard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_rsp_demux_002.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/master/embhard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_rsp_demux_002.sv                         ; intro_qsys  ;
; c:/master/embhard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_rsp_demux_005.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/master/embhard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_rsp_demux_005.sv                         ; intro_qsys  ;
; c:/master/embhard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_rsp_mux.sv                               ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/master/embhard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_rsp_mux.sv                               ; intro_qsys  ;
; c:/master/embhard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_rsp_mux_001.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/master/embhard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_rsp_mux_001.sv                           ; intro_qsys  ;
; c:/master/embhard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_rsp_mux_002.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/master/embhard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_rsp_mux_002.sv                           ; intro_qsys  ;
; c:/master/embhard/project/db/ip/intro_qsys/submodules/intro_qsys_sysid_qsys_0.v                                             ; yes             ; Auto-Found Verilog HDL File                  ; c:/master/embhard/project/db/ip/intro_qsys/submodules/intro_qsys_sysid_qsys_0.v                                             ; intro_qsys  ;
; c:/master/embhard/project/db/ip/intro_qsys/submodules/intro_qsys_timer_0.v                                                  ; yes             ; Auto-Found Verilog HDL File                  ; c:/master/embhard/project/db/ip/intro_qsys/submodules/intro_qsys_timer_0.v                                                  ; intro_qsys  ;
; c:/master/embhard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd                                                          ; yes             ; Auto-Found VHDL File                         ; c:/master/embhard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd                                                          ; intro_qsys  ;
; altsyncram.tdf                                                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                       ;             ;
; stratix_ram_block.inc                                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                ;             ;
; lpm_mux.inc                                                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                          ;             ;
; lpm_decode.inc                                                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                       ;             ;
; aglobal181.inc                                                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                       ;             ;
; a_rdenreg.inc                                                                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                        ;             ;
; altrom.inc                                                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                                           ;             ;
; altram.inc                                                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                                           ;             ;
; altdpram.inc                                                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                                         ;             ;
; db/altsyncram_cjd1.tdf                                                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/master/EmbHard/project/db/altsyncram_cjd1.tdf                                                                            ;             ;
; db/altsyncram_7ad1.tdf                                                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/master/EmbHard/project/db/altsyncram_7ad1.tdf                                                                            ;             ;
; db/altsyncram_97d1.tdf                                                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/master/EmbHard/project/db/altsyncram_97d1.tdf                                                                            ;             ;
; db/altsyncram_fic1.tdf                                                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/master/EmbHard/project/db/altsyncram_fic1.tdf                                                                            ;             ;
; altera_mult_add.tdf                                                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf                                                  ;             ;
; db/altera_mult_add_vkp2.v                                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/master/EmbHard/project/db/altera_mult_add_vkp2.v                                                                         ;             ;
; altera_mult_add_rtl.v                                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v                                                ;             ;
; db/altsyncram_lic1.tdf                                                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/master/EmbHard/project/db/altsyncram_lic1.tdf                                                                            ;             ;
; db/altsyncram_kdf1.tdf                                                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/master/EmbHard/project/db/altsyncram_kdf1.tdf                                                                            ;             ;
; db/altsyncram_r3d1.tdf                                                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/master/EmbHard/project/db/altsyncram_r3d1.tdf                                                                            ;             ;
; altera_std_synchronizer.v                                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                            ;             ;
; db/altsyncram_ac71.tdf                                                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/master/EmbHard/project/db/altsyncram_ac71.tdf                                                                            ;             ;
; sld_virtual_jtag_basic.v                                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                             ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                                               ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                        ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                                                           ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                    ;             ;
; scfifo.tdf                                                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf                                                           ;             ;
; a_regfifo.inc                                                                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_regfifo.inc                                                        ;             ;
; a_dpfifo.inc                                                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                         ;             ;
; a_i2fifo.inc                                                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                         ;             ;
; a_fffifo.inc                                                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.inc                                                         ;             ;
; a_f2fifo.inc                                                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                         ;             ;
; db/scfifo_jr21.tdf                                                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/master/EmbHard/project/db/scfifo_jr21.tdf                                                                                ;             ;
; db/a_dpfifo_l011.tdf                                                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/master/EmbHard/project/db/a_dpfifo_l011.tdf                                                                              ;             ;
; db/a_fefifo_7cf.tdf                                                                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/master/EmbHard/project/db/a_fefifo_7cf.tdf                                                                               ;             ;
; db/cntr_do7.tdf                                                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/master/EmbHard/project/db/cntr_do7.tdf                                                                                   ;             ;
; db/altsyncram_nio1.tdf                                                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/master/EmbHard/project/db/altsyncram_nio1.tdf                                                                            ;             ;
; db/cntr_1ob.tdf                                                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/master/EmbHard/project/db/cntr_1ob.tdf                                                                                   ;             ;
; alt_jtag_atlantic.v                                                                                                         ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                  ;             ;
; pzdyqx.vhd                                                                                                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/pzdyqx.vhd                                                           ;             ;
; sld_signaltap.vhd                                                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                    ;             ;
; sld_signaltap_impl.vhd                                                                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                               ;             ;
; sld_ela_control.vhd                                                                                                         ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                                  ;             ;
; lpm_shiftreg.tdf                                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                     ;             ;
; lpm_constant.inc                                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_constant.inc                                                     ;             ;
; dffeea.inc                                                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dffeea.inc                                                           ;             ;
; sld_mbpmg.vhd                                                                                                               ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                        ;             ;
; sld_ela_trigger_flow_mgr.vhd                                                                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                         ;             ;
; sld_buffer_manager.vhd                                                                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                               ;             ;
; db/altsyncram_k824.tdf                                                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/master/EmbHard/project/db/altsyncram_k824.tdf                                                                            ;             ;
; altdpram.tdf                                                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.tdf                                                         ;             ;
; memmodes.inc                                                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/memmodes.inc                                                       ;             ;
; a_hdffe.inc                                                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_hdffe.inc                                                          ;             ;
; alt_le_rden_reg.inc                                                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                  ;             ;
; altsyncram.inc                                                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.inc                                                       ;             ;
; lpm_mux.tdf                                                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                          ;             ;
; muxlut.inc                                                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/muxlut.inc                                                           ;             ;
; bypassff.inc                                                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/bypassff.inc                                                         ;             ;
; altshift.inc                                                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.inc                                                         ;             ;
; db/mux_ssc.tdf                                                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/master/EmbHard/project/db/mux_ssc.tdf                                                                                    ;             ;
; lpm_decode.tdf                                                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                       ;             ;
; declut.inc                                                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/declut.inc                                                           ;             ;
; lpm_compare.inc                                                                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.inc                                                      ;             ;
; db/decode_dvf.tdf                                                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/master/EmbHard/project/db/decode_dvf.tdf                                                                                 ;             ;
; lpm_counter.tdf                                                                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                      ;             ;
; lpm_add_sub.inc                                                                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                      ;             ;
; cmpconst.inc                                                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cmpconst.inc                                                         ;             ;
; lpm_counter.inc                                                                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.inc                                                      ;             ;
; alt_counter_stratix.inc                                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                              ;             ;
; db/cntr_cii.tdf                                                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/master/EmbHard/project/db/cntr_cii.tdf                                                                                   ;             ;
; db/cmpr_ugc.tdf                                                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/master/EmbHard/project/db/cmpr_ugc.tdf                                                                                   ;             ;
; db/cntr_i6j.tdf                                                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/master/EmbHard/project/db/cntr_i6j.tdf                                                                                   ;             ;
; db/cntr_egi.tdf                                                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/master/EmbHard/project/db/cntr_egi.tdf                                                                                   ;             ;
; db/cmpr_qgc.tdf                                                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/master/EmbHard/project/db/cmpr_qgc.tdf                                                                                   ;             ;
; db/cntr_23j.tdf                                                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/master/EmbHard/project/db/cntr_23j.tdf                                                                                   ;             ;
; db/cmpr_ngc.tdf                                                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/master/EmbHard/project/db/cmpr_ngc.tdf                                                                                   ;             ;
; sld_rom_sr.vhd                                                                                                              ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                       ;             ;
; sld_hub.vhd                                                                                                                 ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                                          ; altera_sld  ;
; db/ip/sld2248ed6e/alt_sld_fab.v                                                                                             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/master/EmbHard/project/db/ip/sld2248ed6e/alt_sld_fab.v                                                                   ; alt_sld_fab ;
; db/ip/sld2248ed6e/submodules/alt_sld_fab_alt_sld_fab.v                                                                      ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/master/EmbHard/project/db/ip/sld2248ed6e/submodules/alt_sld_fab_alt_sld_fab.v                                            ; alt_sld_fab ;
; db/ip/sld2248ed6e/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                                               ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/master/EmbHard/project/db/ip/sld2248ed6e/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                     ; alt_sld_fab ;
; db/ip/sld2248ed6e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                                            ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/master/EmbHard/project/db/ip/sld2248ed6e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                  ; alt_sld_fab ;
; db/ip/sld2248ed6e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                                          ; yes             ; Encrypted Auto-Found VHDL File               ; C:/master/EmbHard/project/db/ip/sld2248ed6e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                ; alt_sld_fab ;
; db/ip/sld2248ed6e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                                            ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/master/EmbHard/project/db/ip/sld2248ed6e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                  ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                                                            ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                     ;             ;
; lpm_mult.tdf                                                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf                                                         ;             ;
; multcore.inc                                                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.inc                                                         ;             ;
; db/mult_jp01.tdf                                                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/master/EmbHard/project/db/mult_jp01.tdf                                                                                  ;             ;
; db/mult_j011.tdf                                                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/master/EmbHard/project/db/mult_j011.tdf                                                                                  ;             ;
+-----------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                     ;
+---------------------------------------------+---------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                             ;
+---------------------------------------------+---------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 8,936                                                                                             ;
;                                             ;                                                                                                   ;
; Total combinational functions               ; 5336                                                                                              ;
; Logic element usage by number of LUT inputs ;                                                                                                   ;
;     -- 4 input functions                    ; 3031                                                                                              ;
;     -- 3 input functions                    ; 1496                                                                                              ;
;     -- <=2 input functions                  ; 809                                                                                               ;
;                                             ;                                                                                                   ;
; Logic elements by mode                      ;                                                                                                   ;
;     -- normal mode                          ; 4957                                                                                              ;
;     -- arithmetic mode                      ; 379                                                                                               ;
;                                             ;                                                                                                   ;
; Total registers                             ; 6311                                                                                              ;
;     -- Dedicated logic registers            ; 6311                                                                                              ;
;     -- I/O registers                        ; 0                                                                                                 ;
;                                             ;                                                                                                   ;
; I/O pins                                    ; 94                                                                                                ;
; Total memory bits                           ; 86784                                                                                             ;
;                                             ;                                                                                                   ;
; Embedded Multiplier 9-bit elements          ; 6                                                                                                 ;
;                                             ;                                                                                                   ;
; Total PLLs                                  ; 1                                                                                                 ;
;     -- PLLs                                 ; 1                                                                                                 ;
;                                             ;                                                                                                   ;
; Maximum fan-out node                        ; intro_qsys:inst|intro_qsys_altpll_0:altpll_0|intro_qsys_altpll_0_altpll_pka2:sd1|wire_pll7_clk[0] ;
; Maximum fan-out                             ; 3395                                                                                              ;
; Total fan-out                               ; 45898                                                                                             ;
; Average fan-out                             ; 3.72                                                                                              ;
+---------------------------------------------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                   ; Entity Name                                    ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+--------------+
; |Intro                                                                                                                                  ; 5336 (3)            ; 6311 (0)                  ; 86784       ; 6            ; 0       ; 3         ; 94   ; 0            ; |Intro                                                                                                                                                                                                                                                                                                                                                ; Intro                                          ; work         ;
;    |intro_qsys:inst|                                                                                                                    ; 4140 (0)            ; 3267 (0)                  ; 65280       ; 6            ; 0       ; 3         ; 0    ; 0            ; |Intro|intro_qsys:inst                                                                                                                                                                                                                                                                                                                                ; intro_qsys                                     ; intro_qsys   ;
;       |ParallelPort:gpio_0|                                                                                                             ; 69 (69)             ; 96 (96)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|intro_qsys:inst|ParallelPort:gpio_0                                                                                                                                                                                                                                                                                                            ; ParallelPort                                   ; intro_qsys   ;
;       |ParallelPort:gpio_lcd_0|                                                                                                         ; 28 (28)             ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|intro_qsys:inst|ParallelPort:gpio_lcd_0                                                                                                                                                                                                                                                                                                        ; ParallelPort                                   ; intro_qsys   ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 1 (1)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|intro_qsys:inst|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                     ; altera_reset_controller                        ; intro_qsys   ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|intro_qsys:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                          ; altera_reset_synchronizer                      ; intro_qsys   ;
;       |altera_reset_controller:rst_controller_002|                                                                                      ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|intro_qsys:inst|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                                     ; altera_reset_controller                        ; intro_qsys   ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|intro_qsys:inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                          ; altera_reset_synchronizer                      ; intro_qsys   ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 6 (5)               ; 16 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|intro_qsys:inst|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                         ; altera_reset_controller                        ; intro_qsys   ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|intro_qsys:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                          ; altera_reset_synchronizer                      ; intro_qsys   ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|intro_qsys:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                              ; altera_reset_synchronizer                      ; intro_qsys   ;
;       |dma_lcd_ctrl:lcd_dma2_0|                                                                                                         ; 218 (218)           ; 198 (198)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0                                                                                                                                                                                                                                                                                                        ; dma_lcd_ctrl                                   ; intro_qsys   ;
;       |intro_qsys_CPU:cpu|                                                                                                              ; 2237 (33)           ; 1735 (39)                 ; 64256       ; 6            ; 0       ; 3         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_CPU:cpu                                                                                                                                                                                                                                                                                                             ; intro_qsys_CPU                                 ; intro_qsys   ;
;          |intro_qsys_CPU_cpu:cpu|                                                                                                       ; 2204 (1908)         ; 1696 (1360)               ; 64256       ; 6            ; 0       ; 3         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu                                                                                                                                                                                                                                                                                      ; intro_qsys_CPU_cpu                             ; intro_qsys   ;
;             |intro_qsys_CPU_cpu_bht_module:intro_qsys_CPU_cpu_bht|                                                                      ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_bht_module:intro_qsys_CPU_cpu_bht                                                                                                                                                                                                                                 ; intro_qsys_CPU_cpu_bht_module                  ; intro_qsys   ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_bht_module:intro_qsys_CPU_cpu_bht|altsyncram:the_altsyncram                                                                                                                                                                                                       ; altsyncram                                     ; work         ;
;                   |altsyncram_97d1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_bht_module:intro_qsys_CPU_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated                                                                                                                                                                        ; altsyncram_97d1                                ; work         ;
;             |intro_qsys_CPU_cpu_dc_data_module:intro_qsys_CPU_cpu_dc_data|                                                              ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_dc_data_module:intro_qsys_CPU_cpu_dc_data                                                                                                                                                                                                                         ; intro_qsys_CPU_cpu_dc_data_module              ; intro_qsys   ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_dc_data_module:intro_qsys_CPU_cpu_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                               ; altsyncram                                     ; work         ;
;                   |altsyncram_kdf1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_dc_data_module:intro_qsys_CPU_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated                                                                                                                                                                ; altsyncram_kdf1                                ; work         ;
;             |intro_qsys_CPU_cpu_dc_tag_module:intro_qsys_CPU_cpu_dc_tag|                                                                ; 0 (0)               ; 0 (0)                     ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_dc_tag_module:intro_qsys_CPU_cpu_dc_tag                                                                                                                                                                                                                           ; intro_qsys_CPU_cpu_dc_tag_module               ; intro_qsys   ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_dc_tag_module:intro_qsys_CPU_cpu_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                 ; altsyncram                                     ; work         ;
;                   |altsyncram_lic1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_dc_tag_module:intro_qsys_CPU_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_lic1:auto_generated                                                                                                                                                                  ; altsyncram_lic1                                ; work         ;
;             |intro_qsys_CPU_cpu_dc_victim_module:intro_qsys_CPU_cpu_dc_victim|                                                          ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_dc_victim_module:intro_qsys_CPU_cpu_dc_victim                                                                                                                                                                                                                     ; intro_qsys_CPU_cpu_dc_victim_module            ; intro_qsys   ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_dc_victim_module:intro_qsys_CPU_cpu_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                           ; altsyncram                                     ; work         ;
;                   |altsyncram_r3d1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_dc_victim_module:intro_qsys_CPU_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated                                                                                                                                                            ; altsyncram_r3d1                                ; work         ;
;             |intro_qsys_CPU_cpu_ic_data_module:intro_qsys_CPU_cpu_ic_data|                                                              ; 2 (0)               ; 1 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_ic_data_module:intro_qsys_CPU_cpu_ic_data                                                                                                                                                                                                                         ; intro_qsys_CPU_cpu_ic_data_module              ; intro_qsys   ;
;                |altsyncram:the_altsyncram|                                                                                              ; 2 (0)               ; 1 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_ic_data_module:intro_qsys_CPU_cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                               ; altsyncram                                     ; work         ;
;                   |altsyncram_cjd1:auto_generated|                                                                                      ; 2 (2)               ; 1 (1)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_ic_data_module:intro_qsys_CPU_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated                                                                                                                                                                ; altsyncram_cjd1                                ; work         ;
;             |intro_qsys_CPU_cpu_ic_tag_module:intro_qsys_CPU_cpu_ic_tag|                                                                ; 0 (0)               ; 0 (0)                     ; 2816        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_ic_tag_module:intro_qsys_CPU_cpu_ic_tag                                                                                                                                                                                                                           ; intro_qsys_CPU_cpu_ic_tag_module               ; intro_qsys   ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 2816        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_ic_tag_module:intro_qsys_CPU_cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                 ; altsyncram                                     ; work         ;
;                   |altsyncram_7ad1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 2816        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_ic_tag_module:intro_qsys_CPU_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_7ad1:auto_generated                                                                                                                                                                  ; altsyncram_7ad1                                ; work         ;
;             |intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell|                                                             ; 0 (0)               ; 64 (0)                    ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell                                                                                                                                                                                                                        ; intro_qsys_CPU_cpu_mult_cell                   ; intro_qsys   ;
;                |altera_mult_add:the_altmult_add_p1|                                                                                     ; 0 (0)               ; 32 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1                                                                                                                                                                                     ; altera_mult_add                                ; work         ;
;                   |altera_mult_add_vkp2:auto_generated|                                                                                 ; 0 (0)               ; 32 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated                                                                                                                                                 ; altera_mult_add_vkp2                           ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)               ; 32 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                        ; altera_mult_add_rtl                            ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)               ; 32 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                               ; ama_multiplier_function                        ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0             ; ama_register_function                          ; work         ;
;                            |lpm_mult:Mult0|                                                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                ; lpm_mult                                       ; work         ;
;                               |mult_jp01:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_jp01:auto_generated                       ; mult_jp01                                      ; work         ;
;                |altera_mult_add:the_altmult_add_p2|                                                                                     ; 0 (0)               ; 16 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p2                                                                                                                                                                                     ; altera_mult_add                                ; work         ;
;                   |altera_mult_add_vkp2:auto_generated|                                                                                 ; 0 (0)               ; 16 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated                                                                                                                                                 ; altera_mult_add_vkp2                           ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)               ; 16 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                        ; altera_mult_add_rtl                            ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)               ; 16 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                               ; ama_multiplier_function                        ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0             ; ama_register_function                          ; work         ;
;                            |lpm_mult:Mult0|                                                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                ; lpm_mult                                       ; work         ;
;                               |mult_j011:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated                       ; mult_j011                                      ; work         ;
;                |altera_mult_add:the_altmult_add_p3|                                                                                     ; 0 (0)               ; 16 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p3                                                                                                                                                                                     ; altera_mult_add                                ; work         ;
;                   |altera_mult_add_vkp2:auto_generated|                                                                                 ; 0 (0)               ; 16 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated                                                                                                                                                 ; altera_mult_add_vkp2                           ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)               ; 16 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                        ; altera_mult_add_rtl                            ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)               ; 16 (0)                    ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                               ; ama_multiplier_function                        ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)               ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0             ; ama_register_function                          ; work         ;
;                            |lpm_mult:Mult0|                                                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                ; lpm_mult                                       ; work         ;
;                               |mult_j011:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_j011:auto_generated                       ; mult_j011                                      ; work         ;
;             |intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|                                                             ; 294 (37)            ; 271 (80)                  ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci                                                                                                                                                                                                                        ; intro_qsys_CPU_cpu_nios2_oci                   ; intro_qsys   ;
;                |intro_qsys_CPU_cpu_debug_slave_wrapper:the_intro_qsys_CPU_cpu_debug_slave_wrapper|                                      ; 91 (0)              ; 96 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_debug_slave_wrapper:the_intro_qsys_CPU_cpu_debug_slave_wrapper                                                                                                                                      ; intro_qsys_CPU_cpu_debug_slave_wrapper         ; intro_qsys   ;
;                   |intro_qsys_CPU_cpu_debug_slave_sysclk:the_intro_qsys_CPU_cpu_debug_slave_sysclk|                                     ; 6 (6)               ; 49 (45)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_debug_slave_wrapper:the_intro_qsys_CPU_cpu_debug_slave_wrapper|intro_qsys_CPU_cpu_debug_slave_sysclk:the_intro_qsys_CPU_cpu_debug_slave_sysclk                                                      ; intro_qsys_CPU_cpu_debug_slave_sysclk          ; intro_qsys   ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_debug_slave_wrapper:the_intro_qsys_CPU_cpu_debug_slave_wrapper|intro_qsys_CPU_cpu_debug_slave_sysclk:the_intro_qsys_CPU_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                        ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_debug_slave_wrapper:the_intro_qsys_CPU_cpu_debug_slave_wrapper|intro_qsys_CPU_cpu_debug_slave_sysclk:the_intro_qsys_CPU_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                        ; work         ;
;                   |intro_qsys_CPU_cpu_debug_slave_tck:the_intro_qsys_CPU_cpu_debug_slave_tck|                                           ; 81 (81)             ; 47 (43)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_debug_slave_wrapper:the_intro_qsys_CPU_cpu_debug_slave_wrapper|intro_qsys_CPU_cpu_debug_slave_tck:the_intro_qsys_CPU_cpu_debug_slave_tck                                                            ; intro_qsys_CPU_cpu_debug_slave_tck             ; intro_qsys   ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_debug_slave_wrapper:the_intro_qsys_CPU_cpu_debug_slave_wrapper|intro_qsys_CPU_cpu_debug_slave_tck:the_intro_qsys_CPU_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                        ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_debug_slave_wrapper:the_intro_qsys_CPU_cpu_debug_slave_wrapper|intro_qsys_CPU_cpu_debug_slave_tck:the_intro_qsys_CPU_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                        ; work         ;
;                   |sld_virtual_jtag_basic:intro_qsys_CPU_cpu_debug_slave_phy|                                                           ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_debug_slave_wrapper:the_intro_qsys_CPU_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:intro_qsys_CPU_cpu_debug_slave_phy                                                                            ; sld_virtual_jtag_basic                         ; work         ;
;                |intro_qsys_CPU_cpu_nios2_avalon_reg:the_intro_qsys_CPU_cpu_nios2_avalon_reg|                                            ; 10 (10)             ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_nios2_avalon_reg:the_intro_qsys_CPU_cpu_nios2_avalon_reg                                                                                                                                            ; intro_qsys_CPU_cpu_nios2_avalon_reg            ; intro_qsys   ;
;                |intro_qsys_CPU_cpu_nios2_oci_break:the_intro_qsys_CPU_cpu_nios2_oci_break|                                              ; 33 (33)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_nios2_oci_break:the_intro_qsys_CPU_cpu_nios2_oci_break                                                                                                                                              ; intro_qsys_CPU_cpu_nios2_oci_break             ; intro_qsys   ;
;                |intro_qsys_CPU_cpu_nios2_oci_debug:the_intro_qsys_CPU_cpu_nios2_oci_debug|                                              ; 8 (8)               ; 9 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_nios2_oci_debug:the_intro_qsys_CPU_cpu_nios2_oci_debug                                                                                                                                              ; intro_qsys_CPU_cpu_nios2_oci_debug             ; intro_qsys   ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_nios2_oci_debug:the_intro_qsys_CPU_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                          ; altera_std_synchronizer                        ; work         ;
;                |intro_qsys_CPU_cpu_nios2_ocimem:the_intro_qsys_CPU_cpu_nios2_ocimem|                                                    ; 115 (115)           ; 49 (49)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_nios2_ocimem:the_intro_qsys_CPU_cpu_nios2_ocimem                                                                                                                                                    ; intro_qsys_CPU_cpu_nios2_ocimem                ; intro_qsys   ;
;                   |intro_qsys_CPU_cpu_ociram_sp_ram_module:intro_qsys_CPU_cpu_ociram_sp_ram|                                            ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_nios2_ocimem:the_intro_qsys_CPU_cpu_nios2_ocimem|intro_qsys_CPU_cpu_ociram_sp_ram_module:intro_qsys_CPU_cpu_ociram_sp_ram                                                                           ; intro_qsys_CPU_cpu_ociram_sp_ram_module        ; intro_qsys   ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_nios2_ocimem:the_intro_qsys_CPU_cpu_nios2_ocimem|intro_qsys_CPU_cpu_ociram_sp_ram_module:intro_qsys_CPU_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                     ; work         ;
;                         |altsyncram_ac71:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_nios2_ocimem:the_intro_qsys_CPU_cpu_nios2_ocimem|intro_qsys_CPU_cpu_ociram_sp_ram_module:intro_qsys_CPU_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated                  ; altsyncram_ac71                                ; work         ;
;             |intro_qsys_CPU_cpu_register_bank_a_module:intro_qsys_CPU_cpu_register_bank_a|                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_register_bank_a_module:intro_qsys_CPU_cpu_register_bank_a                                                                                                                                                                                                         ; intro_qsys_CPU_cpu_register_bank_a_module      ; intro_qsys   ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_register_bank_a_module:intro_qsys_CPU_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                               ; altsyncram                                     ; work         ;
;                   |altsyncram_fic1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_register_bank_a_module:intro_qsys_CPU_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated                                                                                                                                                ; altsyncram_fic1                                ; work         ;
;             |intro_qsys_CPU_cpu_register_bank_b_module:intro_qsys_CPU_cpu_register_bank_b|                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_register_bank_b_module:intro_qsys_CPU_cpu_register_bank_b                                                                                                                                                                                                         ; intro_qsys_CPU_cpu_register_bank_b_module      ; intro_qsys   ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_register_bank_b_module:intro_qsys_CPU_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                               ; altsyncram                                     ; work         ;
;                   |altsyncram_fic1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_register_bank_b_module:intro_qsys_CPU_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated                                                                                                                                                ; altsyncram_fic1                                ; work         ;
;       |intro_qsys_SDRAM_controller:sdram_controller|                                                                                    ; 264 (211)           ; 241 (153)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_SDRAM_controller:sdram_controller                                                                                                                                                                                                                                                                                   ; intro_qsys_SDRAM_controller                    ; intro_qsys   ;
;          |intro_qsys_SDRAM_controller_input_efifo_module:the_intro_qsys_SDRAM_controller_input_efifo_module|                            ; 53 (53)             ; 88 (88)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_SDRAM_controller:sdram_controller|intro_qsys_SDRAM_controller_input_efifo_module:the_intro_qsys_SDRAM_controller_input_efifo_module                                                                                                                                                                                 ; intro_qsys_SDRAM_controller_input_efifo_module ; intro_qsys   ;
;       |intro_qsys_altpll_0:altpll_0|                                                                                                    ; 8 (7)               ; 6 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_altpll_0:altpll_0                                                                                                                                                                                                                                                                                                   ; intro_qsys_altpll_0                            ; intro_qsys   ;
;          |intro_qsys_altpll_0_altpll_pka2:sd1|                                                                                          ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_altpll_0:altpll_0|intro_qsys_altpll_0_altpll_pka2:sd1                                                                                                                                                                                                                                                               ; intro_qsys_altpll_0_altpll_pka2                ; intro_qsys   ;
;          |intro_qsys_altpll_0_stdsync_sv6:stdsync2|                                                                                     ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_altpll_0:altpll_0|intro_qsys_altpll_0_stdsync_sv6:stdsync2                                                                                                                                                                                                                                                          ; intro_qsys_altpll_0_stdsync_sv6                ; intro_qsys   ;
;             |intro_qsys_altpll_0_dffpipe_l2c:dffpipe3|                                                                                  ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_altpll_0:altpll_0|intro_qsys_altpll_0_stdsync_sv6:stdsync2|intro_qsys_altpll_0_dffpipe_l2c:dffpipe3                                                                                                                                                                                                                 ; intro_qsys_altpll_0_dffpipe_l2c                ; intro_qsys   ;
;       |intro_qsys_jtag_uart:jtag_uart|                                                                                                  ; 142 (36)            ; 113 (13)                  ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                                                 ; intro_qsys_jtag_uart                           ; intro_qsys   ;
;          |alt_jtag_atlantic:intro_qsys_jtag_uart_alt_jtag_atlantic|                                                                     ; 55 (55)             ; 60 (60)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:intro_qsys_jtag_uart_alt_jtag_atlantic                                                                                                                                                                                                                                        ; alt_jtag_atlantic                              ; work         ;
;          |intro_qsys_jtag_uart_scfifo_r:the_intro_qsys_jtag_uart_scfifo_r|                                                              ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_jtag_uart:jtag_uart|intro_qsys_jtag_uart_scfifo_r:the_intro_qsys_jtag_uart_scfifo_r                                                                                                                                                                                                                                 ; intro_qsys_jtag_uart_scfifo_r                  ; intro_qsys   ;
;             |scfifo:rfifo|                                                                                                              ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_jtag_uart:jtag_uart|intro_qsys_jtag_uart_scfifo_r:the_intro_qsys_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                    ; scfifo                                         ; work         ;
;                |scfifo_jr21:auto_generated|                                                                                             ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_jtag_uart:jtag_uart|intro_qsys_jtag_uart_scfifo_r:the_intro_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated                                                                                                                                                                                         ; scfifo_jr21                                    ; work         ;
;                   |a_dpfifo_l011:dpfifo|                                                                                                ; 26 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_jtag_uart:jtag_uart|intro_qsys_jtag_uart_scfifo_r:the_intro_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                    ; a_dpfifo_l011                                  ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 14 (8)              ; 8 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_jtag_uart:jtag_uart|intro_qsys_jtag_uart_scfifo_r:the_intro_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                            ; a_fefifo_7cf                                   ; work         ;
;                         |cntr_do7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_jtag_uart:jtag_uart|intro_qsys_jtag_uart_scfifo_r:the_intro_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                       ; cntr_do7                                       ; work         ;
;                      |altsyncram_nio1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_jtag_uart:jtag_uart|intro_qsys_jtag_uart_scfifo_r:the_intro_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                            ; altsyncram_nio1                                ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_jtag_uart:jtag_uart|intro_qsys_jtag_uart_scfifo_r:the_intro_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                              ; cntr_1ob                                       ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_jtag_uart:jtag_uart|intro_qsys_jtag_uart_scfifo_r:the_intro_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                    ; cntr_1ob                                       ; work         ;
;          |intro_qsys_jtag_uart_scfifo_w:the_intro_qsys_jtag_uart_scfifo_w|                                                              ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_jtag_uart:jtag_uart|intro_qsys_jtag_uart_scfifo_w:the_intro_qsys_jtag_uart_scfifo_w                                                                                                                                                                                                                                 ; intro_qsys_jtag_uart_scfifo_w                  ; intro_qsys   ;
;             |scfifo:wfifo|                                                                                                              ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_jtag_uart:jtag_uart|intro_qsys_jtag_uart_scfifo_w:the_intro_qsys_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                    ; scfifo                                         ; work         ;
;                |scfifo_jr21:auto_generated|                                                                                             ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_jtag_uart:jtag_uart|intro_qsys_jtag_uart_scfifo_w:the_intro_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated                                                                                                                                                                                         ; scfifo_jr21                                    ; work         ;
;                   |a_dpfifo_l011:dpfifo|                                                                                                ; 25 (0)              ; 20 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_jtag_uart:jtag_uart|intro_qsys_jtag_uart_scfifo_w:the_intro_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo                                                                                                                                                                    ; a_dpfifo_l011                                  ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 13 (7)              ; 8 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_jtag_uart:jtag_uart|intro_qsys_jtag_uart_scfifo_w:the_intro_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                            ; a_fefifo_7cf                                   ; work         ;
;                         |cntr_do7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_jtag_uart:jtag_uart|intro_qsys_jtag_uart_scfifo_w:the_intro_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                                                                                       ; cntr_do7                                       ; work         ;
;                      |altsyncram_nio1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_jtag_uart:jtag_uart|intro_qsys_jtag_uart_scfifo_w:the_intro_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram                                                                                                                                            ; altsyncram_nio1                                ; work         ;
;                      |cntr_1ob:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_jtag_uart:jtag_uart|intro_qsys_jtag_uart_scfifo_w:the_intro_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count                                                                                                                                              ; cntr_1ob                                       ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_jtag_uart:jtag_uart|intro_qsys_jtag_uart_scfifo_w:the_intro_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                    ; cntr_1ob                                       ; work         ;
;       |intro_qsys_mm_interconnect_0:mm_interconnect_0|                                                                                  ; 1039 (0)            ; 712 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                 ; intro_qsys_mm_interconnect_0                   ; intro_qsys   ;
;          |altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|                                                                    ; 8 (8)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                          ; intro_qsys   ;
;          |altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|                                                                      ; 9 (9)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                          ; intro_qsys   ;
;          |altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|                                                                     ; 9 (9)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                          ; intro_qsys   ;
;          |altera_avalon_sc_fifo:gpio_0_avalon_slave_0_agent_rsp_fifo|                                                                   ; 6 (6)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_0_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                          ; intro_qsys   ;
;          |altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|                                                               ; 12 (12)             ; 12 (12)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                          ; intro_qsys   ;
;          |altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|                                                             ; 6 (6)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                ; altera_avalon_sc_fifo                          ; intro_qsys   ;
;          |altera_avalon_sc_fifo:lcd_dma2_0_avalon_slave_agent_rsp_fifo|                                                                 ; 4 (4)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_dma2_0_avalon_slave_agent_rsp_fifo                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                          ; intro_qsys   ;
;          |altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|                                                                   ; 105 (105)           ; 170 (170)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                          ; intro_qsys   ;
;          |altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|                                                                     ; 88 (88)             ; 88 (88)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                          ; intro_qsys   ;
;          |altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|                                                              ; 7 (7)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                          ; intro_qsys   ;
;          |altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|                                                                              ; 8 (8)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                          ; intro_qsys   ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                                         ; 3 (0)               ; 12 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                            ; altera_avalon_st_handshake_clock_crosser       ; intro_qsys   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 3 (3)               ; 12 (8)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                   ; altera_avalon_st_clock_crosser                 ; intro_qsys   ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                              ; altera_std_synchronizer_nocut                  ; intro_qsys   ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                              ; altera_std_synchronizer_nocut                  ; intro_qsys   ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                                                                             ; 3 (0)               ; 22 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                ; altera_avalon_st_handshake_clock_crosser       ; intro_qsys   ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 3 (3)               ; 22 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                       ; altera_avalon_st_clock_crosser                 ; intro_qsys   ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                  ; altera_std_synchronizer_nocut                  ; intro_qsys   ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                  ; altera_std_synchronizer_nocut                  ; intro_qsys   ;
;          |altera_merlin_master_agent:cpu_data_master_agent|                                                                             ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent                                                                                                                                                                                                                                ; altera_merlin_master_agent                     ; intro_qsys   ;
;          |altera_merlin_master_agent:lcd_dma2_0_avalon_master_agent|                                                                    ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:lcd_dma2_0_avalon_master_agent                                                                                                                                                                                                                       ; altera_merlin_master_agent                     ; intro_qsys   ;
;          |altera_merlin_master_translator:lcd_dma2_0_avalon_master_translator|                                                          ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:lcd_dma2_0_avalon_master_translator                                                                                                                                                                                                             ; altera_merlin_master_translator                ; intro_qsys   ;
;          |altera_merlin_slave_agent:altpll_0_pll_slave_agent|                                                                           ; 3 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent                                                                                                                                                                                                                              ; altera_merlin_slave_agent                      ; intro_qsys   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                ; altera_merlin_burst_uncompressor               ; intro_qsys   ;
;          |altera_merlin_slave_agent:cpu_debug_mem_slave_agent|                                                                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent                                                                                                                                                                                                                             ; altera_merlin_slave_agent                      ; intro_qsys   ;
;          |altera_merlin_slave_agent:gpio_0_avalon_slave_0_agent|                                                                        ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_0_avalon_slave_0_agent                                                                                                                                                                                                                           ; altera_merlin_slave_agent                      ; intro_qsys   ;
;          |altera_merlin_slave_agent:gpio_lcd_0_avalon_slave_0_agent|                                                                    ; 14 (6)              ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_lcd_0_avalon_slave_0_agent                                                                                                                                                                                                                       ; altera_merlin_slave_agent                      ; intro_qsys   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 8 (8)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_lcd_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                         ; altera_merlin_burst_uncompressor               ; intro_qsys   ;
;          |altera_merlin_slave_agent:sdram_controller_s1_agent|                                                                          ; 18 (10)             ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent                                                                                                                                                                                                                             ; altera_merlin_slave_agent                      ; intro_qsys   ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 8 (8)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                               ; altera_merlin_burst_uncompressor               ; intro_qsys   ;
;          |altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|                                                                   ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent                                                                                                                                                                                                                      ; altera_merlin_slave_agent                      ; intro_qsys   ;
;          |altera_merlin_slave_translator:altpll_0_pll_slave_translator|                                                                 ; 1 (1)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator                                                                                                                                                                                                                    ; altera_merlin_slave_translator                 ; intro_qsys   ;
;          |altera_merlin_slave_translator:cpu_debug_mem_slave_translator|                                                                ; 1 (1)               ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator                                                                                                                                                                                                                   ; altera_merlin_slave_translator                 ; intro_qsys   ;
;          |altera_merlin_slave_translator:gpio_0_avalon_slave_0_translator|                                                              ; 5 (5)               ; 36 (36)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_0_avalon_slave_0_translator                                                                                                                                                                                                                 ; altera_merlin_slave_translator                 ; intro_qsys   ;
;          |altera_merlin_slave_translator:gpio_lcd_0_avalon_slave_0_translator|                                                          ; 6 (6)               ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_lcd_0_avalon_slave_0_translator                                                                                                                                                                                                             ; altera_merlin_slave_translator                 ; intro_qsys   ;
;          |altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|                                                        ; 11 (11)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                           ; altera_merlin_slave_translator                 ; intro_qsys   ;
;          |altera_merlin_slave_translator:lcd_dma2_0_avalon_slave_translator|                                                            ; 3 (3)               ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_dma2_0_avalon_slave_translator                                                                                                                                                                                                               ; altera_merlin_slave_translator                 ; intro_qsys   ;
;          |altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|                                                         ; 6 (6)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                                                                                                                                                                            ; altera_merlin_slave_translator                 ; intro_qsys   ;
;          |altera_merlin_slave_translator:timer_0_s1_translator|                                                                         ; 7 (7)               ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator                                                                                                                                                                                                                            ; altera_merlin_slave_translator                 ; intro_qsys   ;
;          |altera_merlin_traffic_limiter:cpu_data_master_limiter|                                                                        ; 21 (21)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter                                                                                                                                                                                                                           ; altera_merlin_traffic_limiter                  ; intro_qsys   ;
;          |altera_merlin_traffic_limiter:cpu_instruction_master_limiter|                                                                 ; 15 (15)             ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter                                                                                                                                                                                                                    ; altera_merlin_traffic_limiter                  ; intro_qsys   ;
;          |altera_merlin_width_adapter:cpu_data_master_to_gpio_lcd_0_avalon_slave_0_cmd_width_adapter|                                   ; 49 (49)             ; 34 (34)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_gpio_lcd_0_avalon_slave_0_cmd_width_adapter                                                                                                                                                                                      ; altera_merlin_width_adapter                    ; intro_qsys   ;
;          |altera_merlin_width_adapter:cpu_data_master_to_sdram_controller_s1_cmd_width_adapter|                                         ; 23 (23)             ; 44 (44)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_sdram_controller_s1_cmd_width_adapter                                                                                                                                                                                            ; altera_merlin_width_adapter                    ; intro_qsys   ;
;          |altera_merlin_width_adapter:cpu_instruction_master_to_sdram_controller_s1_cmd_width_adapter|                                  ; 6 (6)               ; 27 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_instruction_master_to_sdram_controller_s1_cmd_width_adapter                                                                                                                                                                                     ; altera_merlin_width_adapter                    ; intro_qsys   ;
;          |altera_merlin_width_adapter:gpio_lcd_0_avalon_slave_0_to_cpu_data_master_rsp_width_adapter|                                   ; 29 (29)             ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:gpio_lcd_0_avalon_slave_0_to_cpu_data_master_rsp_width_adapter                                                                                                                                                                                      ; altera_merlin_width_adapter                    ; intro_qsys   ;
;          |altera_merlin_width_adapter:sdram_controller_s1_to_cpu_data_master_rsp_width_adapter|                                         ; 19 (19)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_data_master_rsp_width_adapter                                                                                                                                                                                            ; altera_merlin_width_adapter                    ; intro_qsys   ;
;          |altera_merlin_width_adapter:sdram_controller_s1_to_cpu_instruction_master_rsp_width_adapter|                                  ; 17 (17)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_instruction_master_rsp_width_adapter                                                                                                                                                                                     ; altera_merlin_width_adapter                    ; intro_qsys   ;
;          |intro_qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                     ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                        ; intro_qsys_mm_interconnect_0_cmd_demux_001     ; intro_qsys   ;
;          |intro_qsys_mm_interconnect_0_cmd_demux_002:cmd_demux_002|                                                                     ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_cmd_demux_002:cmd_demux_002                                                                                                                                                                                                                        ; intro_qsys_mm_interconnect_0_cmd_demux_002     ; intro_qsys   ;
;          |intro_qsys_mm_interconnect_0_cmd_mux:cmd_mux|                                                                                 ; 110 (100)           ; 7 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                    ; intro_qsys_mm_interconnect_0_cmd_mux           ; intro_qsys   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 10 (7)              ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                       ; altera_merlin_arbitrator                       ; intro_qsys   ;
;                |altera_merlin_arb_adder:adder|                                                                                          ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                                                                                                                                                         ; altera_merlin_arb_adder                        ; intro_qsys   ;
;          |intro_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001|                                                                         ; 54 (50)             ; 5 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                                                                                            ; intro_qsys_mm_interconnect_0_cmd_mux_001       ; intro_qsys   ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                               ; altera_merlin_arbitrator                       ; intro_qsys   ;
;          |intro_qsys_mm_interconnect_0_router_001:router_001|                                                                           ; 46 (46)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                              ; intro_qsys_mm_interconnect_0_router_001        ; intro_qsys   ;
;          |intro_qsys_mm_interconnect_0_router_002:router_002|                                                                           ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_router_002:router_002                                                                                                                                                                                                                              ; intro_qsys_mm_interconnect_0_router_002        ; intro_qsys   ;
;          |intro_qsys_mm_interconnect_0_rsp_demux:rsp_demux|                                                                             ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                ; intro_qsys_mm_interconnect_0_rsp_demux         ; intro_qsys   ;
;          |intro_qsys_mm_interconnect_0_rsp_demux_001:rsp_demux_001|                                                                     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                                                                                                                                        ; intro_qsys_mm_interconnect_0_rsp_demux_001     ; intro_qsys   ;
;          |intro_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                         ; 208 (208)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                            ; intro_qsys_mm_interconnect_0_rsp_mux_001       ; intro_qsys   ;
;          |intro_qsys_mm_interconnect_0_rsp_mux_002:rsp_mux_002|                                                                         ; 50 (50)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_rsp_mux_002:rsp_mux_002                                                                                                                                                                                                                            ; intro_qsys_mm_interconnect_0_rsp_mux_002       ; intro_qsys   ;
;       |intro_qsys_timer_0:timer_0|                                                                                                      ; 128 (128)           ; 120 (120)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|intro_qsys:inst|intro_qsys_timer_0:timer_0                                                                                                                                                                                                                                                                                                     ; intro_qsys_timer_0                             ; intro_qsys   ;
;    |pzdyqx:nabboc|                                                                                                                      ; 122 (0)             ; 72 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|pzdyqx:nabboc                                                                                                                                                                                                                                                                                                                                  ; pzdyqx                                         ; work         ;
;       |pzdyqx_impl:pzdyqx_impl_inst|                                                                                                    ; 122 (12)            ; 72 (9)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst                                                                                                                                                                                                                                                                                                     ; pzdyqx_impl                                    ; work         ;
;          |GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|                                                                ; 53 (23)             ; 28 (8)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1                                                                                                                                                                                                                                       ; GHVD5181                                       ; work         ;
;             |LQYT7093:MBPH5020|                                                                                                         ; 30 (30)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020                                                                                                                                                                                                                     ; LQYT7093                                       ; work         ;
;          |KIFI3548:TPOO7242|                                                                                                            ; 13 (13)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242                                                                                                                                                                                                                                                                                   ; KIFI3548                                       ; work         ;
;          |LQYT7093:LRYQ7721|                                                                                                            ; 22 (22)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721                                                                                                                                                                                                                                                                                   ; LQYT7093                                       ; work         ;
;          |PUDL0439:ESUL0435|                                                                                                            ; 22 (22)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435                                                                                                                                                                                                                                                                                   ; PUDL0439                                       ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 211 (1)             ; 119 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                               ; sld_hub                                        ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 210 (0)             ; 119 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                               ; alt_sld_fab_with_jtag_input                    ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 210 (0)             ; 119 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                            ; alt_sld_fab                                    ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 210 (1)             ; 119 (8)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                        ; alt_sld_fab_alt_sld_fab                        ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 209 (0)             ; 111 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                            ; alt_sld_fab_alt_sld_fab_sldfabric              ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 209 (163)           ; 111 (82)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                               ; sld_jtag_hub                                   ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 28 (28)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg       ; sld_rom_sr                                     ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm     ; sld_shadow_jsm                                 ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 860 (2)             ; 2853 (337)                ; 21504       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                 ; sld_signaltap                                  ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 858 (0)             ; 2516 (0)                  ; 21504       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                           ; sld_signaltap_impl                             ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 858 (89)            ; 2516 (1304)               ; 21504       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                    ; sld_signaltap_implb                            ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 17 (0)              ; 46 (46)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                     ; altdpram                                       ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                 ; lpm_decode                                     ; work         ;
;                   |decode_dvf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                                       ; decode_dvf                                     ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 15 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                         ; lpm_mux                                        ; work         ;
;                   |mux_ssc:auto_generated|                                                                                              ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_ssc:auto_generated                                                                                                                                  ; mux_ssc                                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 21504       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                    ; altsyncram                                     ; work         ;
;                |altsyncram_k824:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 21504       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k824:auto_generated                                                                                                                                                     ; altsyncram_k824                                ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                     ; lpm_shiftreg                                   ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                       ; lpm_shiftreg                                   ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                            ; serial_crc_16                                  ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 59 (59)             ; 44 (44)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                         ; sld_buffer_manager                             ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 399 (3)             ; 859 (2)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                        ; sld_ela_control                                ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                ; lpm_shiftreg                                   ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 336 (0)             ; 840 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                                 ; sld_ela_basic_multi_level_trigger              ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 504 (504)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                      ; lpm_shiftreg                                   ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 336 (0)             ; 336 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                                  ; sld_mbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1            ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1          ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1          ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1          ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1          ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1          ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1          ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1          ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1          ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1          ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1          ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1          ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1          ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1          ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1          ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1          ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1          ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1          ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1          ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1          ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1          ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1          ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1          ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1          ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1          ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1          ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1          ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1          ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1          ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1          ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1          ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1          ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1          ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1          ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1          ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1          ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1          ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1          ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1          ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1          ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1          ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1          ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1          ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1          ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1          ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1          ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1          ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1          ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1          ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1          ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1          ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1          ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1          ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1          ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1          ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1          ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1          ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1          ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1          ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1          ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1          ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1          ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1          ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1          ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1          ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1          ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1          ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1          ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1|                                                          ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1          ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1            ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1            ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1            ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1            ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1            ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1            ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1            ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1            ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                                                           ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1           ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1            ; sld_sbpmg                                      ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 58 (58)             ; 11 (1)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                          ; sld_ela_trigger_flow_mgr                       ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                  ; lpm_shiftreg                                   ; work         ;
;                |sld_mbpmg:\trigger_in_trigger_module_enabled_gen:trigger_in_match|                                                      ; 2 (0)               ; 2 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_mbpmg:\trigger_in_trigger_module_enabled_gen:trigger_in_match                                                                                                                                      ; sld_mbpmg                                      ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                               ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_mbpmg:\trigger_in_trigger_module_enabled_gen:trigger_in_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                                                ; sld_sbpmg                                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 233 (9)             ; 218 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                   ; sld_offload_buffer_mgr                         ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 10 (0)              ; 8 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                         ; lpm_counter                                    ; work         ;
;                   |cntr_cii:auto_generated|                                                                                             ; 10 (10)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_cii:auto_generated                                                                 ; cntr_cii                                       ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 7 (0)               ; 7 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                  ; lpm_counter                                    ; work         ;
;                   |cntr_i6j:auto_generated|                                                                                             ; 7 (7)               ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated                                                                                          ; cntr_i6j                                       ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)               ; 4 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                        ; lpm_counter                                    ; work         ;
;                   |cntr_egi:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated                                                                                ; cntr_egi                                       ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                           ; lpm_counter                                    ; work         ;
;                   |cntr_23j:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                                   ; cntr_23j                                       ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 15 (15)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                  ; lpm_shiftreg                                   ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 168 (168)           ; 168 (168)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                   ; lpm_shiftreg                                   ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 15 (15)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                ; lpm_shiftreg                                   ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                              ; sld_rom_sr                                     ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                                                                                                                                                     ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_bht_module:intro_qsys_CPU_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated|ALTSYNCRAM                                                                                                                                                       ; AUTO ; Simple Dual Port ; 256          ; 2            ; 256          ; 2            ; 512   ; None ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_dc_data_module:intro_qsys_CPU_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated|ALTSYNCRAM                                                                                                                                               ; AUTO ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384 ; None ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_dc_tag_module:intro_qsys_CPU_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_lic1:auto_generated|ALTSYNCRAM                                                                                                                                                 ; AUTO ; Simple Dual Port ; 64           ; 20           ; 64           ; 20           ; 1280  ; None ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_dc_victim_module:intro_qsys_CPU_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ALTSYNCRAM                                                                                                                                           ; AUTO ; Simple Dual Port ; 8            ; 32           ; 8            ; 32           ; 256   ; None ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_ic_data_module:intro_qsys_CPU_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ALTSYNCRAM                                                                                                                                               ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768 ; None ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_ic_tag_module:intro_qsys_CPU_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_7ad1:auto_generated|ALTSYNCRAM                                                                                                                                                 ; AUTO ; Simple Dual Port ; 128          ; 22           ; 128          ; 22           ; 2816  ; None ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_nios2_ocimem:the_intro_qsys_CPU_cpu_nios2_ocimem|intro_qsys_CPU_cpu_ociram_sp_ram_module:intro_qsys_CPU_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192  ; None ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_register_bank_a_module:intro_qsys_CPU_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated|ALTSYNCRAM                                                                                                                               ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_register_bank_b_module:intro_qsys_CPU_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated|ALTSYNCRAM                                                                                                                               ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None ;
; intro_qsys:inst|intro_qsys_jtag_uart:jtag_uart|intro_qsys_jtag_uart_scfifo_r:the_intro_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                                           ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None ;
; intro_qsys:inst|intro_qsys_jtag_uart:jtag_uart|intro_qsys_jtag_uart_scfifo_w:the_intro_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram|ALTSYNCRAM                                                                                                                           ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_k824:auto_generated|ALTSYNCRAM                                                                                                                                    ; AUTO ; Simple Dual Port ; 128          ; 168          ; 128          ; 168          ; 21504 ; None ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 3           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 6           ;
; Signed Embedded Multipliers           ; 1           ;
; Unsigned Embedded Multipliers         ; 2           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+------------------------------------------+---------+--------------+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+
; Vendor ; IP Core Name                             ; Version ; Release Date ; License Type  ; Entity Instance                                                                                                                                                                                                                                                                                                ; IP Include File                           ;
+--------+------------------------------------------+---------+--------------+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed      ; |Intro|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                     ;                                           ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed      ; |Intro|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                 ;                                           ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed      ; |Intro|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                                       ;                                           ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed      ; |Intro|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                     ;                                           ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed      ; |Intro|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                                       ;                                           ;
; N/A    ; Qsys                                     ; 18.1    ; N/A          ; N/A           ; |Intro|intro_qsys:inst                                                                                                                                                                                                                                                                                         ; C:/master/EmbHard/project/intro_qsys.qsys ;
; Altera ; altpll                                   ; 18.1    ; N/A          ; N/A           ; |Intro|intro_qsys:inst|intro_qsys_altpll_0:altpll_0                                                                                                                                                                                                                                                            ; C:/master/EmbHard/project/intro_qsys.qsys ;
; Altera ; altera_nios2_gen2                        ; 18.1    ; N/A          ; N/A           ; |Intro|intro_qsys:inst|intro_qsys_CPU:cpu                                                                                                                                                                                                                                                                      ; C:/master/EmbHard/project/intro_qsys.qsys ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |Intro|intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu                                                                                                                                                                                                                                               ;                                           ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |Intro|intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_bht_module:intro_qsys_CPU_cpu_bht                                                                                                                                                                                          ;                                           ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |Intro|intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_dc_data_module:intro_qsys_CPU_cpu_dc_data                                                                                                                                                                                  ;                                           ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |Intro|intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_dc_tag_module:intro_qsys_CPU_cpu_dc_tag                                                                                                                                                                                    ;                                           ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |Intro|intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_dc_victim_module:intro_qsys_CPU_cpu_dc_victim                                                                                                                                                                              ;                                           ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |Intro|intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_ic_data_module:intro_qsys_CPU_cpu_ic_data                                                                                                                                                                                  ;                                           ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |Intro|intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_ic_tag_module:intro_qsys_CPU_cpu_ic_tag                                                                                                                                                                                    ;                                           ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |Intro|intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_register_bank_a_module:intro_qsys_CPU_cpu_register_bank_a                                                                                                                                                                  ;                                           ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |Intro|intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_register_bank_b_module:intro_qsys_CPU_cpu_register_bank_b                                                                                                                                                                  ;                                           ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |Intro|intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci                                                                                                                                                                                 ;                                           ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |Intro|intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_nios2_avalon_reg:the_intro_qsys_CPU_cpu_nios2_avalon_reg                                                                                                     ;                                           ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |Intro|intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_nios2_oci_break:the_intro_qsys_CPU_cpu_nios2_oci_break                                                                                                       ;                                           ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |Intro|intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_nios2_oci_dbrk:the_intro_qsys_CPU_cpu_nios2_oci_dbrk                                                                                                         ;                                           ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |Intro|intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_nios2_oci_debug:the_intro_qsys_CPU_cpu_nios2_oci_debug                                                                                                       ;                                           ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |Intro|intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_nios2_oci_dtrace:the_intro_qsys_CPU_cpu_nios2_oci_dtrace                                                                                                     ;                                           ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |Intro|intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_nios2_oci_dtrace:the_intro_qsys_CPU_cpu_nios2_oci_dtrace|intro_qsys_CPU_cpu_nios2_oci_td_mode:intro_qsys_CPU_cpu_nios2_oci_trc_ctrl_td_mode                  ;                                           ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |Intro|intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_nios2_oci_fifo:the_intro_qsys_CPU_cpu_nios2_oci_fifo                                                                                                         ;                                           ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |Intro|intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_nios2_oci_fifo:the_intro_qsys_CPU_cpu_nios2_oci_fifo|intro_qsys_CPU_cpu_nios2_oci_compute_input_tm_cnt:the_intro_qsys_CPU_cpu_nios2_oci_compute_input_tm_cnt ;                                           ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |Intro|intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_nios2_oci_fifo:the_intro_qsys_CPU_cpu_nios2_oci_fifo|intro_qsys_CPU_cpu_nios2_oci_fifo_cnt_inc:the_intro_qsys_CPU_cpu_nios2_oci_fifo_cnt_inc                 ;                                           ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |Intro|intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_nios2_oci_fifo:the_intro_qsys_CPU_cpu_nios2_oci_fifo|intro_qsys_CPU_cpu_nios2_oci_fifo_wrptr_inc:the_intro_qsys_CPU_cpu_nios2_oci_fifo_wrptr_inc             ;                                           ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |Intro|intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_nios2_oci_im:the_intro_qsys_CPU_cpu_nios2_oci_im                                                                                                             ;                                           ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |Intro|intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_nios2_oci_itrace:the_intro_qsys_CPU_cpu_nios2_oci_itrace                                                                                                     ;                                           ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |Intro|intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_nios2_oci_pib:the_intro_qsys_CPU_cpu_nios2_oci_pib                                                                                                           ;                                           ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |Intro|intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_nios2_oci_xbrk:the_intro_qsys_CPU_cpu_nios2_oci_xbrk                                                                                                         ;                                           ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |Intro|intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_nios2_ocimem:the_intro_qsys_CPU_cpu_nios2_ocimem                                                                                                             ;                                           ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |Intro|intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_nios2_ocimem:the_intro_qsys_CPU_cpu_nios2_ocimem|intro_qsys_CPU_cpu_ociram_sp_ram_module:intro_qsys_CPU_cpu_ociram_sp_ram                                    ;                                           ;
; Altera ; altera_irq_mapper                        ; 18.1    ; N/A          ; N/A           ; |Intro|intro_qsys:inst|intro_qsys_irq_mapper:irq_mapper                                                                                                                                                                                                                                                        ; C:/master/EmbHard/project/intro_qsys.qsys ;
; Altera ; altera_avalon_jtag_uart                  ; 18.1    ; N/A          ; N/A           ; |Intro|intro_qsys:inst|intro_qsys_jtag_uart:jtag_uart                                                                                                                                                                                                                                                          ; C:/master/EmbHard/project/intro_qsys.qsys ;
; Altera ; altera_mm_interconnect                   ; 18.1    ; N/A          ; N/A           ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                          ; C:/master/EmbHard/project/intro_qsys.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent                                                                                                                                                                                       ; C:/master/EmbHard/project/intro_qsys.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo                                                                                                                                                                                ; C:/master/EmbHard/project/intro_qsys.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo                                                                                                                                                                                  ; C:/master/EmbHard/project/intro_qsys.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator                                                                                                                                                                             ; C:/master/EmbHard/project/intro_qsys.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                                                         ; C:/master/EmbHard/project/intro_qsys.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|intro_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                          ; C:/master/EmbHard/project/intro_qsys.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001                                                                                                                                                                 ; C:/master/EmbHard/project/intro_qsys.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001|intro_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0                                                                              ; C:/master/EmbHard/project/intro_qsys.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_002                                                                                                                                                                 ; C:/master/EmbHard/project/intro_qsys.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_002|intro_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0                                                                              ; C:/master/EmbHard/project/intro_qsys.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_003                                                                                                                                                                 ; C:/master/EmbHard/project/intro_qsys.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_003|intro_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0                                                                              ; C:/master/EmbHard/project/intro_qsys.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_004                                                                                                                                                                 ; C:/master/EmbHard/project/intro_qsys.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_004|intro_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0                                                                              ; C:/master/EmbHard/project/intro_qsys.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005                                                                                                                                                                 ; C:/master/EmbHard/project/intro_qsys.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005|intro_qsys_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0                                                                              ; C:/master/EmbHard/project/intro_qsys.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_006                                                                                                                                                                 ; C:/master/EmbHard/project/intro_qsys.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_006|intro_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0                                                                              ; C:/master/EmbHard/project/intro_qsys.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_007                                                                                                                                                                 ; C:/master/EmbHard/project/intro_qsys.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_007|intro_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0                                                                              ; C:/master/EmbHard/project/intro_qsys.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_008                                                                                                                                                                 ; C:/master/EmbHard/project/intro_qsys.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_008|intro_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0                                                                              ; C:/master/EmbHard/project/intro_qsys.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                         ; C:/master/EmbHard/project/intro_qsys.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                 ; C:/master/EmbHard/project/intro_qsys.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_cmd_demux_002:cmd_demux_002                                                                                                                                                                                 ; C:/master/EmbHard/project/intro_qsys.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                             ; C:/master/EmbHard/project/intro_qsys.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                                                     ; C:/master/EmbHard/project/intro_qsys.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002                                                                                                                                                                                     ; C:/master/EmbHard/project/intro_qsys.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_003                                                                                                                                                                                     ; C:/master/EmbHard/project/intro_qsys.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_004                                                                                                                                                                                     ; C:/master/EmbHard/project/intro_qsys.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_cmd_mux_005:cmd_mux_005                                                                                                                                                                                     ; C:/master/EmbHard/project/intro_qsys.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_006                                                                                                                                                                                     ; C:/master/EmbHard/project/intro_qsys.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_007                                                                                                                                                                                     ; C:/master/EmbHard/project/intro_qsys.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_008                                                                                                                                                                                     ; C:/master/EmbHard/project/intro_qsys.qsys ;
; Altera ; altera_merlin_master_agent               ; 18.1    ; N/A          ; N/A           ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent                                                                                                                                                                                         ; C:/master/EmbHard/project/intro_qsys.qsys ;
; Altera ; altera_merlin_traffic_limiter            ; 18.1    ; N/A          ; N/A           ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter                                                                                                                                                                                    ; C:/master/EmbHard/project/intro_qsys.qsys ;
; Altera ; altera_merlin_width_adapter              ; 18.1    ; N/A          ; N/A           ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_gpio_lcd_0_avalon_slave_0_cmd_width_adapter                                                                                                                                               ; C:/master/EmbHard/project/intro_qsys.qsys ;
; Altera ; altera_merlin_width_adapter              ; 18.1    ; N/A          ; N/A           ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_sdram_controller_s1_cmd_width_adapter                                                                                                                                                     ; C:/master/EmbHard/project/intro_qsys.qsys ;
; Altera ; altera_merlin_master_translator          ; 18.1    ; N/A          ; N/A           ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator                                                                                                                                                                               ; C:/master/EmbHard/project/intro_qsys.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent                                                                                                                                                                                      ; C:/master/EmbHard/project/intro_qsys.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                 ; C:/master/EmbHard/project/intro_qsys.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator                                                                                                                                                                            ; C:/master/EmbHard/project/intro_qsys.qsys ;
; Altera ; altera_merlin_master_agent               ; 18.1    ; N/A          ; N/A           ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent                                                                                                                                                                                  ; C:/master/EmbHard/project/intro_qsys.qsys ;
; Altera ; altera_merlin_traffic_limiter            ; 18.1    ; N/A          ; N/A           ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter                                                                                                                                                                             ; C:/master/EmbHard/project/intro_qsys.qsys ;
; Altera ; altera_merlin_width_adapter              ; 18.1    ; N/A          ; N/A           ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_instruction_master_to_sdram_controller_s1_cmd_width_adapter                                                                                                                                              ; C:/master/EmbHard/project/intro_qsys.qsys ;
; Altera ; altera_merlin_master_translator          ; 18.1    ; N/A          ; N/A           ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator                                                                                                                                                                        ; C:/master/EmbHard/project/intro_qsys.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A           ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                         ; C:/master/EmbHard/project/intro_qsys.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A           ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                     ; C:/master/EmbHard/project/intro_qsys.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_0_avalon_slave_0_agent                                                                                                                                                                                    ; C:/master/EmbHard/project/intro_qsys.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_0_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                               ; C:/master/EmbHard/project/intro_qsys.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_0_avalon_slave_0_translator                                                                                                                                                                          ; C:/master/EmbHard/project/intro_qsys.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_lcd_0_avalon_slave_0_agent                                                                                                                                                                                ; C:/master/EmbHard/project/intro_qsys.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                           ; C:/master/EmbHard/project/intro_qsys.qsys ;
; Altera ; altera_merlin_burst_adapter              ; 18.1    ; N/A          ; N/A           ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpio_lcd_0_avalon_slave_0_burst_adapter                                                                                                                                                                      ; C:/master/EmbHard/project/intro_qsys.qsys ;
; Altera ; altera_merlin_width_adapter              ; 18.1    ; N/A          ; N/A           ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:gpio_lcd_0_avalon_slave_0_to_cpu_data_master_rsp_width_adapter                                                                                                                                               ; C:/master/EmbHard/project/intro_qsys.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_lcd_0_avalon_slave_0_translator                                                                                                                                                                      ; C:/master/EmbHard/project/intro_qsys.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent                                                                                                                                                                              ; C:/master/EmbHard/project/intro_qsys.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                         ; C:/master/EmbHard/project/intro_qsys.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                    ; C:/master/EmbHard/project/intro_qsys.qsys ;
; Altera ; altera_merlin_master_agent               ; 18.1    ; N/A          ; N/A           ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:lcd_dma2_0_avalon_master_agent                                                                                                                                                                                ; C:/master/EmbHard/project/intro_qsys.qsys ;
; Altera ; altera_merlin_master_translator          ; 18.1    ; N/A          ; N/A           ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:lcd_dma2_0_avalon_master_translator                                                                                                                                                                      ; C:/master/EmbHard/project/intro_qsys.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_dma2_0_avalon_slave_agent                                                                                                                                                                                  ; C:/master/EmbHard/project/intro_qsys.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_dma2_0_avalon_slave_agent_rsp_fifo                                                                                                                                                                             ; C:/master/EmbHard/project/intro_qsys.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_dma2_0_avalon_slave_translator                                                                                                                                                                        ; C:/master/EmbHard/project/intro_qsys.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_router:router                                                                                                                                                                                               ; C:/master/EmbHard/project/intro_qsys.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_router_001:router_001                                                                                                                                                                                       ; C:/master/EmbHard/project/intro_qsys.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_router_002:router_002                                                                                                                                                                                       ; C:/master/EmbHard/project/intro_qsys.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_router_003:router_003                                                                                                                                                                                       ; C:/master/EmbHard/project/intro_qsys.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_router_004:router_004                                                                                                                                                                                       ; C:/master/EmbHard/project/intro_qsys.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_router_005:router_005                                                                                                                                                                                       ; C:/master/EmbHard/project/intro_qsys.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_router_005:router_006                                                                                                                                                                                       ; C:/master/EmbHard/project/intro_qsys.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_router_005:router_007                                                                                                                                                                                       ; C:/master/EmbHard/project/intro_qsys.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_router_008:router_008                                                                                                                                                                                       ; C:/master/EmbHard/project/intro_qsys.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_router_005:router_009                                                                                                                                                                                       ; C:/master/EmbHard/project/intro_qsys.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_router_005:router_010                                                                                                                                                                                       ; C:/master/EmbHard/project/intro_qsys.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_router_005:router_011                                                                                                                                                                                       ; C:/master/EmbHard/project/intro_qsys.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                         ; C:/master/EmbHard/project/intro_qsys.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                                                                                                 ; C:/master/EmbHard/project/intro_qsys.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_rsp_demux_002:rsp_demux_002                                                                                                                                                                                 ; C:/master/EmbHard/project/intro_qsys.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_rsp_demux_002:rsp_demux_003                                                                                                                                                                                 ; C:/master/EmbHard/project/intro_qsys.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_rsp_demux_002:rsp_demux_004                                                                                                                                                                                 ; C:/master/EmbHard/project/intro_qsys.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_rsp_demux_005:rsp_demux_005                                                                                                                                                                                 ; C:/master/EmbHard/project/intro_qsys.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_rsp_demux_002:rsp_demux_006                                                                                                                                                                                 ; C:/master/EmbHard/project/intro_qsys.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_rsp_demux_002:rsp_demux_007                                                                                                                                                                                 ; C:/master/EmbHard/project/intro_qsys.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_rsp_demux_002:rsp_demux_008                                                                                                                                                                                 ; C:/master/EmbHard/project/intro_qsys.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                             ; C:/master/EmbHard/project/intro_qsys.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                     ; C:/master/EmbHard/project/intro_qsys.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_rsp_mux_002:rsp_mux_002                                                                                                                                                                                     ; C:/master/EmbHard/project/intro_qsys.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent                                                                                                                                                                                      ; C:/master/EmbHard/project/intro_qsys.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo                                                                                                                                                                               ; C:/master/EmbHard/project/intro_qsys.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo                                                                                                                                                                                 ; C:/master/EmbHard/project/intro_qsys.qsys ;
; Altera ; altera_merlin_burst_adapter              ; 18.1    ; N/A          ; N/A           ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter                                                                                                                                                                            ; C:/master/EmbHard/project/intro_qsys.qsys ;
; Altera ; altera_merlin_width_adapter              ; 18.1    ; N/A          ; N/A           ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_data_master_rsp_width_adapter                                                                                                                                                     ; C:/master/EmbHard/project/intro_qsys.qsys ;
; Altera ; altera_merlin_width_adapter              ; 18.1    ; N/A          ; N/A           ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_instruction_master_rsp_width_adapter                                                                                                                                              ; C:/master/EmbHard/project/intro_qsys.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_controller_s1_translator                                                                                                                                                                            ; C:/master/EmbHard/project/intro_qsys.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent                                                                                                                                                                               ; C:/master/EmbHard/project/intro_qsys.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo                                                                                                                                                                          ; C:/master/EmbHard/project/intro_qsys.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                                                                                                                                     ; C:/master/EmbHard/project/intro_qsys.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent                                                                                                                                                                                               ; C:/master/EmbHard/project/intro_qsys.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo                                                                                                                                                                                          ; C:/master/EmbHard/project/intro_qsys.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator                                                                                                                                                                                     ; C:/master/EmbHard/project/intro_qsys.qsys ;
; Altera ; altera_reset_controller                  ; 18.1    ; N/A          ; N/A           ; |Intro|intro_qsys:inst|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                  ; C:/master/EmbHard/project/intro_qsys.qsys ;
; Altera ; altera_reset_controller                  ; 18.1    ; N/A          ; N/A           ; |Intro|intro_qsys:inst|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                              ; C:/master/EmbHard/project/intro_qsys.qsys ;
; Altera ; altera_reset_controller                  ; 18.1    ; N/A          ; N/A           ; |Intro|intro_qsys:inst|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                              ; C:/master/EmbHard/project/intro_qsys.qsys ;
; Altera ; altera_avalon_new_sdram_controller       ; 18.1    ; N/A          ; N/A           ; |Intro|intro_qsys:inst|intro_qsys_SDRAM_controller:sdram_controller                                                                                                                                                                                                                                            ; C:/master/EmbHard/project/intro_qsys.qsys ;
; Altera ; altera_avalon_sysid_qsys                 ; 18.1    ; N/A          ; N/A           ; |Intro|intro_qsys:inst|intro_qsys_sysid_qsys_0:sysid_qsys_0                                                                                                                                                                                                                                                    ; C:/master/EmbHard/project/intro_qsys.qsys ;
; Altera ; altera_avalon_timer                      ; 18.1    ; N/A          ; N/A           ; |Intro|intro_qsys:inst|intro_qsys_timer_0:timer_0                                                                                                                                                                                                                                                              ; C:/master/EmbHard/project/intro_qsys.qsys ;
+--------+------------------------------------------+---------+--------------+---------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+
OpenCore Plus Hardware Evaluation feature is turned on for all cores in the design.


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Intro|intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|dma_state_pres_s                                                                                                                                                                                  ;
+--------------------------------+---------------------------+----------------------------+---------------------------+---------------------------+--------------------------------+---------------------------+---------------------------+-----------------------+
; Name                           ; dma_state_pres_s.LCD_DONE ; dma_state_pres_s.WRITE_LCD ; dma_state_pres_s.DMA_DONE ; dma_state_pres_s.WAIT_LCD ; dma_state_pres_s.DMA_WAIT_DATA ; dma_state_pres_s.READ_DMA ; dma_state_pres_s.INIT_CNT ; dma_state_pres_s.IDLE ;
+--------------------------------+---------------------------+----------------------------+---------------------------+---------------------------+--------------------------------+---------------------------+---------------------------+-----------------------+
; dma_state_pres_s.IDLE          ; 0                         ; 0                          ; 0                         ; 0                         ; 0                              ; 0                         ; 0                         ; 0                     ;
; dma_state_pres_s.INIT_CNT      ; 0                         ; 0                          ; 0                         ; 0                         ; 0                              ; 0                         ; 1                         ; 1                     ;
; dma_state_pres_s.READ_DMA      ; 0                         ; 0                          ; 0                         ; 0                         ; 0                              ; 1                         ; 0                         ; 1                     ;
; dma_state_pres_s.DMA_WAIT_DATA ; 0                         ; 0                          ; 0                         ; 0                         ; 1                              ; 0                         ; 0                         ; 1                     ;
; dma_state_pres_s.WAIT_LCD      ; 0                         ; 0                          ; 0                         ; 1                         ; 0                              ; 0                         ; 0                         ; 1                     ;
; dma_state_pres_s.DMA_DONE      ; 0                         ; 0                          ; 1                         ; 0                         ; 0                              ; 0                         ; 0                         ; 1                     ;
; dma_state_pres_s.WRITE_LCD     ; 0                         ; 1                          ; 0                         ; 0                         ; 0                              ; 0                         ; 0                         ; 1                     ;
; dma_state_pres_s.LCD_DONE      ; 1                         ; 0                          ; 0                         ; 0                         ; 0                              ; 0                         ; 0                         ; 1                     ;
+--------------------------------+---------------------------+----------------------------+---------------------------+---------------------------+--------------------------------+---------------------------+---------------------------+-----------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Intro|intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|lcd_state_pres_s                                                       ;
+-----------------------+---------------------+---------------------+---------------------+---------------------+-----------------------+
; Name                  ; lcd_state_pres_s.S4 ; lcd_state_pres_s.S3 ; lcd_state_pres_s.S2 ; lcd_state_pres_s.S1 ; lcd_state_pres_s.IDLE ;
+-----------------------+---------------------+---------------------+---------------------+---------------------+-----------------------+
; lcd_state_pres_s.IDLE ; 0                   ; 0                   ; 0                   ; 0                   ; 0                     ;
; lcd_state_pres_s.S1   ; 0                   ; 0                   ; 0                   ; 1                   ; 1                     ;
; lcd_state_pres_s.S2   ; 0                   ; 0                   ; 1                   ; 0                   ; 1                     ;
; lcd_state_pres_s.S3   ; 0                   ; 1                   ; 0                   ; 0                   ; 1                     ;
; lcd_state_pres_s.S4   ; 1                   ; 0                   ; 0                   ; 0                   ; 1                     ;
+-----------------------+---------------------+---------------------+---------------------+---------------------+-----------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |Intro|intro_qsys:inst|intro_qsys_SDRAM_controller:sdram_controller|m_next   ;
+------------------+------------------+------------------+------------------+------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001 ;
+------------------+------------------+------------------+------------------+------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Intro|intro_qsys:inst|intro_qsys_SDRAM_controller:sdram_controller|m_state                                                                                                           ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------+
; State Machine - |Intro|intro_qsys:inst|intro_qsys_SDRAM_controller:sdram_controller|i_next ;
+------------+------------+------------+------------+----------------------------------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000                             ;
+------------+------------+------------+------------+----------------------------------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0                                      ;
; i_next.010 ; 0          ; 0          ; 1          ; 1                                      ;
; i_next.101 ; 0          ; 1          ; 0          ; 1                                      ;
; i_next.111 ; 1          ; 0          ; 0          ; 1                                      ;
+------------+------------+------------+------------+----------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |Intro|intro_qsys:inst|intro_qsys_SDRAM_controller:sdram_controller|i_state     ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Intro|intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_debug_slave_wrapper:the_intro_qsys_CPU_cpu_debug_slave_wrapper|intro_qsys_CPU_cpu_debug_slave_tck:the_intro_qsys_CPU_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                          ;
+------------+------------+------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                   ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                   ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                   ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                   ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                   ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                   ;
+------------+------------+------------+------------+------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                          ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                  ; yes                                                              ; yes                                        ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_debug_slave_wrapper:the_intro_qsys_CPU_cpu_debug_slave_wrapper|intro_qsys_CPU_cpu_debug_slave_tck:the_intro_qsys_CPU_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_debug_slave_wrapper:the_intro_qsys_CPU_cpu_debug_slave_wrapper|intro_qsys_CPU_cpu_debug_slave_tck:the_intro_qsys_CPU_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; intro_qsys:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                  ; yes                                                              ; yes                                        ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                              ; yes                                                              ; yes                                        ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                   ; yes                                                              ; yes                                        ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_debug_slave_wrapper:the_intro_qsys_CPU_cpu_debug_slave_wrapper|intro_qsys_CPU_cpu_debug_slave_tck:the_intro_qsys_CPU_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_debug_slave_wrapper:the_intro_qsys_CPU_cpu_debug_slave_wrapper|intro_qsys_CPU_cpu_debug_slave_tck:the_intro_qsys_CPU_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; intro_qsys:inst|intro_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:intro_qsys_jtag_uart_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; intro_qsys:inst|intro_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:intro_qsys_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; intro_qsys:inst|intro_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:intro_qsys_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; intro_qsys:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; intro_qsys:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                   ; yes                                                              ; yes                                        ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                              ; yes                                                              ; yes                                        ;
; intro_qsys:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_nios2_oci_debug:the_intro_qsys_CPU_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                          ; yes                                                              ; yes                                        ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                               ; yes                                                              ; yes                                        ;
; intro_qsys:inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; intro_qsys:inst|intro_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:intro_qsys_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; intro_qsys:inst|intro_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:intro_qsys_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; intro_qsys:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                               ; yes                                                              ; yes                                        ;
; intro_qsys:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_nios2_oci_debug:the_intro_qsys_CPU_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                           ; yes                                                              ; yes                                        ;
; intro_qsys:inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; intro_qsys:inst|intro_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:intro_qsys_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; intro_qsys:inst|intro_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:intro_qsys_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; intro_qsys:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_debug_slave_wrapper:the_intro_qsys_CPU_cpu_debug_slave_wrapper|intro_qsys_CPU_cpu_debug_slave_sysclk:the_intro_qsys_CPU_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_debug_slave_wrapper:the_intro_qsys_CPU_cpu_debug_slave_wrapper|intro_qsys_CPU_cpu_debug_slave_sysclk:the_intro_qsys_CPU_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; intro_qsys:inst|intro_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:intro_qsys_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; intro_qsys:inst|intro_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:intro_qsys_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_debug_slave_wrapper:the_intro_qsys_CPU_cpu_debug_slave_wrapper|intro_qsys_CPU_cpu_debug_slave_sysclk:the_intro_qsys_CPU_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_debug_slave_wrapper:the_intro_qsys_CPU_cpu_debug_slave_wrapper|intro_qsys_CPU_cpu_debug_slave_sysclk:the_intro_qsys_CPU_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; intro_qsys:inst|intro_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:intro_qsys_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; intro_qsys:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; intro_qsys:inst|intro_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:intro_qsys_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; intro_qsys:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; intro_qsys:inst|intro_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:intro_qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; intro_qsys:inst|intro_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:intro_qsys_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; intro_qsys:inst|intro_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:intro_qsys_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; intro_qsys:inst|intro_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:intro_qsys_jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; intro_qsys:inst|intro_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:intro_qsys_jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; intro_qsys:inst|intro_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:intro_qsys_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; intro_qsys:inst|intro_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:intro_qsys_jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; intro_qsys:inst|intro_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:intro_qsys_jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; intro_qsys:inst|intro_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:intro_qsys_jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; intro_qsys:inst|intro_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:intro_qsys_jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; intro_qsys:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; intro_qsys:inst|intro_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:intro_qsys_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; intro_qsys:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; intro_qsys:inst|intro_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:intro_qsys_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; intro_qsys:inst|intro_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:intro_qsys_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; intro_qsys:inst|intro_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:intro_qsys_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; Total number of protected registers is 56                                                                                                                                                                                                                                                                                                              ;                                                                  ;                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                      ;
+--------------------------------------------------------+--------------------------------------------------------+------------------------+
; Latch Name                                             ; Latch Enable Signal                                    ; Free of Timing Hazards ;
+--------------------------------------------------------+--------------------------------------------------------+------------------------+
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|dma_data_s[15] ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|dma_data_s[14] ; yes                    ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|dma_data_s[14] ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|dma_data_s[14] ; yes                    ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|dma_data_s[13] ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|dma_data_s[14] ; yes                    ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|dma_data_s[12] ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|dma_data_s[14] ; yes                    ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|dma_data_s[11] ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|dma_data_s[14] ; yes                    ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|dma_data_s[10] ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|dma_data_s[14] ; yes                    ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|dma_data_s[9]  ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|dma_data_s[14] ; yes                    ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|dma_data_s[8]  ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|dma_data_s[14] ; yes                    ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|dma_data_s[7]  ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|dma_data_s[14] ; yes                    ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|dma_data_s[6]  ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|dma_data_s[14] ; yes                    ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|dma_data_s[5]  ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|dma_data_s[14] ; yes                    ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|dma_data_s[4]  ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|dma_data_s[14] ; yes                    ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|dma_data_s[3]  ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|dma_data_s[14] ; yes                    ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|dma_data_s[2]  ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|dma_data_s[14] ; yes                    ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|dma_data_s[1]  ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|dma_data_s[14] ; yes                    ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|dma_data_s[0]  ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|dma_data_s[14] ; yes                    ;
; Number of user-specified and inferred latches = 16     ;                                                        ;                        ;
+--------------------------------------------------------+--------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                  ; Reason for Removal                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68,74,75,89..92]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68,74,75,89..92]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:gpio_lcd_0_avalon_slave_0_to_cpu_data_master_rsp_width_adapter|p0_use_reg                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:gpio_lcd_0_avalon_slave_0_to_cpu_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:gpio_lcd_0_avalon_slave_0_to_cpu_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                    ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_instruction_master_rsp_width_adapter|p0_use_reg                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_instruction_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                 ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_instruction_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                   ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_data_master_rsp_width_adapter|p0_use_reg                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001|locked[0,1]                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_cmd_mux:cmd_mux|locked[0..2]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_chipselect_pre                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[2..31]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[0,2..13,16,17,19..23,25,26,28,31]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_lcd_0_avalon_slave_0_translator|av_chipselect_pre                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_0_avalon_slave_0_translator|av_chipselect_pre                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_dma2_0_avalon_slave_translator|av_chipselect_pre                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|debug_lcd_state[3]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|debug_dma_state[3]                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_SDRAM_controller:sdram_controller|i_addr[4,5]                                                                                                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|E_iw_corrupt                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|A_exc_crst                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|A_exc_ext_intr                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|W_exc_wr_sstatus                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|W_exc_crst_active                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|W_cdsr_reg_status[0..31]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|E_control_reg_rddata[3..31]                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|M_control_reg_rddata[29..31]                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|E_ctrl_ld_ex                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|M_ctrl_ld_ex                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|A_ctrl_ld_ex                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|E_ctrl_st_ex                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|M_ctrl_st_ex                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|A_ctrl_st_ex                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|E_ctrl_ld_st_ex                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|M_ctrl_ld_st_ex                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|A_ctrl_ld_st_ex                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|E_ctrl_intr_inst                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|M_ctrl_intr_inst                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_nios2_oci_im:the_intro_qsys_CPU_cpu_nios2_oci_im|trc_wrap                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_nios2_oci_im:the_intro_qsys_CPU_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_nios2_oci_dbrk:the_intro_qsys_CPU_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_nios2_oci_dbrk:the_intro_qsys_CPU_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_nios2_oci_dbrk:the_intro_qsys_CPU_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_nios2_oci_xbrk:the_intro_qsys_CPU_cpu_nios2_oci_xbrk|xbrk_break                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_nios2_oci_xbrk:the_intro_qsys_CPU_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_nios2_oci_xbrk:the_intro_qsys_CPU_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_nios2_oci_xbrk:the_intro_qsys_CPU_cpu_nios2_oci_xbrk|M_xbrk_goto0                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_nios2_oci_xbrk:the_intro_qsys_CPU_cpu_nios2_oci_xbrk|M_xbrk_goto1                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|last_dest_id[1..3]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][90]                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][92]                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][91]                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][90]                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][92]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][91]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][90]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[0][65]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[0][64]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[0][63]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[0][62]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_0_avalon_slave_0_agent_rsp_fifo|mem[0][92]                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_0_avalon_slave_0_agent_rsp_fifo|mem[0][91]                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_0_avalon_slave_0_agent_rsp_fifo|mem[0][90]                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_0_avalon_slave_0_agent_rsp_fifo|mem[0][89]                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_dma2_0_avalon_slave_agent_rsp_fifo|mem[0][92]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_dma2_0_avalon_slave_agent_rsp_fifo|mem[0][91]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_dma2_0_avalon_slave_agent_rsp_fifo|mem[0][90]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_dma2_0_avalon_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][92]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][91]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][90]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|M_oci_sync_hbreak_req                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:gpio_lcd_0_avalon_slave_0_to_cpu_data_master_rsp_width_adapter|p0_reg_endofpacket                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:gpio_lcd_0_avalon_slave_0_to_cpu_data_master_rsp_width_adapter|p0_reg_data_field[0..7]                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:gpio_lcd_0_avalon_slave_0_to_cpu_data_master_rsp_width_adapter|p0_reg_address_field[0,1]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:gpio_lcd_0_avalon_slave_0_to_cpu_data_master_rsp_width_adapter|p0_reg_byte_cnt_field[0..2]                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:gpio_lcd_0_avalon_slave_0_to_cpu_data_master_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_instruction_master_rsp_width_adapter|p0_reg_endofpacket                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_instruction_master_rsp_width_adapter|p0_reg_data_field[0..15]                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_instruction_master_rsp_width_adapter|p0_reg_address_field[1]                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_instruction_master_rsp_width_adapter|p0_reg_byte_cnt_field[0..2]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_instruction_master_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_data_master_rsp_width_adapter|p0_reg_endofpacket                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_data_master_rsp_width_adapter|p0_reg_data_field[0..15]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_data_master_rsp_width_adapter|p0_reg_address_field[1]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_data_master_rsp_width_adapter|p0_reg_byte_cnt_field[0..2]                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_data_master_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][90]                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][90]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[1][65]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[1][63]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[1][62]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_0_avalon_slave_0_agent_rsp_fifo|mem[1][92]                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_0_avalon_slave_0_agent_rsp_fifo|mem[1][91]                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_0_avalon_slave_0_agent_rsp_fifo|mem[1][90]                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_0_avalon_slave_0_agent_rsp_fifo|mem[1][89]                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_dma2_0_avalon_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_dma2_0_avalon_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_dma2_0_avalon_slave_agent_rsp_fifo|mem[1][90]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_dma2_0_avalon_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][90]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|W_exception_reg_cause[3,4]                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|A_mul_s1[16]                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_nios2_avalon_reg:the_intro_qsys_CPU_cpu_nios2_avalon_reg|oci_ienable[5]                                                                             ; Merged with intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_nios2_avalon_reg:the_intro_qsys_CPU_cpu_nios2_avalon_reg|oci_ienable[6]                                                                             ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_nios2_avalon_reg:the_intro_qsys_CPU_cpu_nios2_avalon_reg|oci_ienable[6]                                                                             ; Merged with intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_nios2_avalon_reg:the_intro_qsys_CPU_cpu_nios2_avalon_reg|oci_ienable[7]                                                                             ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_nios2_avalon_reg:the_intro_qsys_CPU_cpu_nios2_avalon_reg|oci_ienable[7]                                                                             ; Merged with intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_nios2_avalon_reg:the_intro_qsys_CPU_cpu_nios2_avalon_reg|oci_ienable[8]                                                                             ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_nios2_avalon_reg:the_intro_qsys_CPU_cpu_nios2_avalon_reg|oci_ienable[8]                                                                             ; Merged with intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_nios2_avalon_reg:the_intro_qsys_CPU_cpu_nios2_avalon_reg|oci_ienable[9]                                                                             ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_nios2_avalon_reg:the_intro_qsys_CPU_cpu_nios2_avalon_reg|oci_ienable[9]                                                                             ; Merged with intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_nios2_avalon_reg:the_intro_qsys_CPU_cpu_nios2_avalon_reg|oci_ienable[10]                                                                            ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_nios2_avalon_reg:the_intro_qsys_CPU_cpu_nios2_avalon_reg|oci_ienable[10]                                                                            ; Merged with intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_nios2_avalon_reg:the_intro_qsys_CPU_cpu_nios2_avalon_reg|oci_ienable[11]                                                                            ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_nios2_avalon_reg:the_intro_qsys_CPU_cpu_nios2_avalon_reg|oci_ienable[11]                                                                            ; Merged with intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_nios2_avalon_reg:the_intro_qsys_CPU_cpu_nios2_avalon_reg|oci_ienable[12]                                                                            ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_nios2_avalon_reg:the_intro_qsys_CPU_cpu_nios2_avalon_reg|oci_ienable[12]                                                                            ; Merged with intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_nios2_avalon_reg:the_intro_qsys_CPU_cpu_nios2_avalon_reg|oci_ienable[13]                                                                            ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_nios2_avalon_reg:the_intro_qsys_CPU_cpu_nios2_avalon_reg|oci_ienable[13]                                                                            ; Merged with intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_nios2_avalon_reg:the_intro_qsys_CPU_cpu_nios2_avalon_reg|oci_ienable[14]                                                                            ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_nios2_avalon_reg:the_intro_qsys_CPU_cpu_nios2_avalon_reg|oci_ienable[14]                                                                            ; Merged with intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_nios2_avalon_reg:the_intro_qsys_CPU_cpu_nios2_avalon_reg|oci_ienable[15]                                                                            ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_nios2_avalon_reg:the_intro_qsys_CPU_cpu_nios2_avalon_reg|oci_ienable[15]                                                                            ; Merged with intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_nios2_avalon_reg:the_intro_qsys_CPU_cpu_nios2_avalon_reg|oci_ienable[16]                                                                            ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_nios2_avalon_reg:the_intro_qsys_CPU_cpu_nios2_avalon_reg|oci_ienable[16]                                                                            ; Merged with intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_nios2_avalon_reg:the_intro_qsys_CPU_cpu_nios2_avalon_reg|oci_ienable[17]                                                                            ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_nios2_avalon_reg:the_intro_qsys_CPU_cpu_nios2_avalon_reg|oci_ienable[17]                                                                            ; Merged with intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_nios2_avalon_reg:the_intro_qsys_CPU_cpu_nios2_avalon_reg|oci_ienable[18]                                                                            ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_nios2_avalon_reg:the_intro_qsys_CPU_cpu_nios2_avalon_reg|oci_ienable[18]                                                                            ; Merged with intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_nios2_avalon_reg:the_intro_qsys_CPU_cpu_nios2_avalon_reg|oci_ienable[19]                                                                            ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_nios2_avalon_reg:the_intro_qsys_CPU_cpu_nios2_avalon_reg|oci_ienable[19]                                                                            ; Merged with intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_nios2_avalon_reg:the_intro_qsys_CPU_cpu_nios2_avalon_reg|oci_ienable[3]                                                                             ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_nios2_avalon_reg:the_intro_qsys_CPU_cpu_nios2_avalon_reg|oci_ienable[3]                                                                             ; Merged with intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_nios2_avalon_reg:the_intro_qsys_CPU_cpu_nios2_avalon_reg|oci_ienable[21]                                                                            ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_nios2_avalon_reg:the_intro_qsys_CPU_cpu_nios2_avalon_reg|oci_ienable[21]                                                                            ; Merged with intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_nios2_avalon_reg:the_intro_qsys_CPU_cpu_nios2_avalon_reg|oci_ienable[22]                                                                            ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_nios2_avalon_reg:the_intro_qsys_CPU_cpu_nios2_avalon_reg|oci_ienable[22]                                                                            ; Merged with intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_nios2_avalon_reg:the_intro_qsys_CPU_cpu_nios2_avalon_reg|oci_ienable[23]                                                                            ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_nios2_avalon_reg:the_intro_qsys_CPU_cpu_nios2_avalon_reg|oci_ienable[23]                                                                            ; Merged with intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_nios2_avalon_reg:the_intro_qsys_CPU_cpu_nios2_avalon_reg|oci_ienable[24]                                                                            ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_nios2_avalon_reg:the_intro_qsys_CPU_cpu_nios2_avalon_reg|oci_ienable[24]                                                                            ; Merged with intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_nios2_avalon_reg:the_intro_qsys_CPU_cpu_nios2_avalon_reg|oci_ienable[25]                                                                            ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_nios2_avalon_reg:the_intro_qsys_CPU_cpu_nios2_avalon_reg|oci_ienable[25]                                                                            ; Merged with intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_nios2_avalon_reg:the_intro_qsys_CPU_cpu_nios2_avalon_reg|oci_ienable[26]                                                                            ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_nios2_avalon_reg:the_intro_qsys_CPU_cpu_nios2_avalon_reg|oci_ienable[26]                                                                            ; Merged with intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_nios2_avalon_reg:the_intro_qsys_CPU_cpu_nios2_avalon_reg|oci_ienable[27]                                                                            ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_nios2_avalon_reg:the_intro_qsys_CPU_cpu_nios2_avalon_reg|oci_ienable[27]                                                                            ; Merged with intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_nios2_avalon_reg:the_intro_qsys_CPU_cpu_nios2_avalon_reg|oci_ienable[28]                                                                            ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_nios2_avalon_reg:the_intro_qsys_CPU_cpu_nios2_avalon_reg|oci_ienable[28]                                                                            ; Merged with intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_nios2_avalon_reg:the_intro_qsys_CPU_cpu_nios2_avalon_reg|oci_ienable[29]                                                                            ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_nios2_avalon_reg:the_intro_qsys_CPU_cpu_nios2_avalon_reg|oci_ienable[29]                                                                            ; Merged with intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_nios2_avalon_reg:the_intro_qsys_CPU_cpu_nios2_avalon_reg|oci_ienable[30]                                                                            ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_nios2_avalon_reg:the_intro_qsys_CPU_cpu_nios2_avalon_reg|oci_ienable[30]                                                                            ; Merged with intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_nios2_avalon_reg:the_intro_qsys_CPU_cpu_nios2_avalon_reg|oci_ienable[31]                                                                            ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_nios2_avalon_reg:the_intro_qsys_CPU_cpu_nios2_avalon_reg|oci_ienable[31]                                                                            ; Merged with intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_nios2_avalon_reg:the_intro_qsys_CPU_cpu_nios2_avalon_reg|oci_ienable[4]                                                                             ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_nios2_avalon_reg:the_intro_qsys_CPU_cpu_nios2_avalon_reg|oci_ienable[4]                                                                             ; Merged with intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_nios2_avalon_reg:the_intro_qsys_CPU_cpu_nios2_avalon_reg|oci_ienable[20]                                                                            ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_instruction_master_to_sdram_controller_s1_cmd_width_adapter|data_reg[0..9,15]                                                                                                                   ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_instruction_master_to_sdram_controller_s1_cmd_width_adapter|address_reg[31]                                                                                                                     ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_instruction_master_to_sdram_controller_s1_cmd_width_adapter|byteen_reg[2,3]                                                                                                                     ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_instruction_master_to_sdram_controller_s1_cmd_width_adapter|address_reg[31]                                                                                                                     ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_instruction_master_to_sdram_controller_s1_cmd_width_adapter|address_reg[27..30]                                                                                                                 ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_instruction_master_to_sdram_controller_s1_cmd_width_adapter|address_reg[31]                                                                                                                     ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_instruction_master_to_sdram_controller_s1_cmd_width_adapter|data_reg[10..14]                                                                                                                    ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_instruction_master_to_sdram_controller_s1_cmd_width_adapter|address_reg[26]                                                                                                                     ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_gpio_lcd_0_avalon_slave_0_cmd_width_adapter|byteen_reg[3]                                                                                                                        ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_gpio_lcd_0_avalon_slave_0_cmd_width_adapter|address_reg[31]                                                                                                                      ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_gpio_lcd_0_avalon_slave_0_cmd_width_adapter|address_reg[29,30]                                                                                                                   ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_gpio_lcd_0_avalon_slave_0_cmd_width_adapter|address_reg[31]                                                                                                                      ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_sdram_controller_s1_cmd_width_adapter|address_reg[29,30]                                                                                                                         ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_sdram_controller_s1_cmd_width_adapter|address_reg[31]                                                                                                                            ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_sdram_controller_s1_cmd_width_adapter|byteen_reg[2,3]                                                                                                                            ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_sdram_controller_s1_cmd_width_adapter|address_reg[31]                                                                                                                            ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|last_channel[0]                                                                                                                                                    ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter|last_dest_id[0]                                                                                                                                                    ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                      ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][111]                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                      ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                      ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                      ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                      ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][21]                                                                                                                                                            ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                            ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][16]                                                                                                                                                            ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                            ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][8]                                                                                                                                                             ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                            ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][13]                                                                                                                                                            ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                            ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][29]                                                                                                                                                            ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                            ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][12]                                                                                                                                                            ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                            ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][27]                                                                                                                                                            ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                            ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][20]                                                                                                                                                            ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                            ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][23]                                                                                                                                                            ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                            ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][11]                                                                                                                                                            ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                            ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][22]                                                                                                                                                            ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                            ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][19]                                                                                                                                                            ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                            ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][15]                                                                                                                                                            ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                            ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][30]                                                                                                                                                            ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                            ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][28]                                                                                                                                                            ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                            ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][14]                                                                                                                                                            ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                            ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][26]                                                                                                                                                            ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                            ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][24]                                                                                                                                                            ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                            ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][25]                                                                                                                                                            ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                            ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][10]                                                                                                                                                            ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                            ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][2]                                                                                                                                                             ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                            ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][17]                                                                                                                                                            ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                            ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][6]                                                                                                                                                             ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                            ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][3]                                                                                                                                                             ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                            ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][5]                                                                                                                                                             ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                            ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][18]                                                                                                                                                            ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                            ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][7]                                                                                                                                                             ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                            ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][4]                                                                                                                                                             ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                            ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][9]                                                                                                                                                             ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                            ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                              ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                              ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                              ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                              ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                      ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][111]                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                      ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                      ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                      ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                      ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[1][52]                                                                                                                                                       ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[1][81]                                                                                                                                                       ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[1][51]                                                                                                                                                       ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[1][81]                                                                                                                                                       ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[1][47]                                                                                                                                                       ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[1][81]                                                                                                                                                       ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[1][50]                                                                                                                                                       ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[1][81]                                                                                                                                                       ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[1][48]                                                                                                                                                       ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[1][80]                                                                                                                                                       ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[1][53]                                                                                                                                                       ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[1][80]                                                                                                                                                       ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[1][55]                                                                                                                                                       ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[1][80]                                                                                                                                                       ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[1][49]                                                                                                                                                       ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[1][80]                                                                                                                                                       ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[1][41]                                                                                                                                                       ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[1][80]                                                                                                                                                       ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_0_avalon_slave_0_agent_rsp_fifo|mem[1][76]                                                                                                                                                           ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_0_avalon_slave_0_agent_rsp_fifo|mem[1][111]                                                                                                                                                          ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_0_avalon_slave_0_agent_rsp_fifo|mem[1][74]                                                                                                                                                           ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_0_avalon_slave_0_agent_rsp_fifo|mem[1][75]                                                                                                                                                           ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_0_avalon_slave_0_agent_rsp_fifo|mem[1][68]                                                                                                                                                           ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_0_avalon_slave_0_agent_rsp_fifo|mem[1][75]                                                                                                                                                           ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_dma2_0_avalon_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                         ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_dma2_0_avalon_slave_agent_rsp_fifo|mem[1][111]                                                                                                                                                        ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_dma2_0_avalon_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                         ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_dma2_0_avalon_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                         ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_dma2_0_avalon_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                         ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_dma2_0_avalon_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                         ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                     ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][111]                                                                                                                                                    ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                     ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                     ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                             ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][111]                                                                                                                                                            ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                             ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                             ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                             ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                             ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                             ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                             ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][90]                                                                                                                                                             ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                             ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                             ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                             ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][73]                                                                                                                                                             ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][91]                                                                                                                                                             ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][74]                                                                                                                                                             ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][91]                                                                                                                                                             ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][64]                                                                                                                                                             ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][91]                                                                                                                                                             ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][58]                                                                                                                                                             ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][91]                                                                                                                                                             ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][56]                                                                                                                                                             ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][91]                                                                                                                                                             ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][50]                                                                                                                                                             ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][91]                                                                                                                                                             ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][72]                                                                                                                                                             ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][89]                                                                                                                                                             ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][59]                                                                                                                                                             ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][60]                                                                                                                                                             ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[1,14,15,18,24,27,29]                                                                                                                       ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[30]                                                                                                                                        ;
; intro_qsys:inst|intro_qsys_SDRAM_controller:sdram_controller|i_addr[0..3,6..10]                                                                                                                                                                                                                ; Merged with intro_qsys:inst|intro_qsys_SDRAM_controller:sdram_controller|i_addr[11]                                                                                                                                                                                                                        ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|W_badaddr_reg_baddr[0..27]                                                                                                                                                                                                           ; Merged with intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|W_badaddr_reg_baddr[28]                                                                                                                                                                                                              ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_instruction_master_to_sdram_controller_s1_cmd_width_adapter|address_reg[26]                                                                                                                     ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_instruction_master_to_sdram_controller_s1_cmd_width_adapter|address_reg[31]                                                                                                                     ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_instruction_master_to_sdram_controller_s1_cmd_width_adapter|byteen_reg[0]                                                                                                                       ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_instruction_master_to_sdram_controller_s1_cmd_width_adapter|byteen_reg[1]                                                                                                                       ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[1][80]                                                                                                                                                       ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[1][82]                                                                                                                                                       ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[1][38]                                                                                                                                                       ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[1][40]                                                                                                                                                       ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[1][39]                                                                                                                                                       ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[1][40]                                                                                                                                                       ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][56]                                                                                                                                                             ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                             ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                                             ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                             ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                             ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                             ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                             ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                             ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                             ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                             ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                             ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                             ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                             ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                             ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent|hold_waitrequest                                                                                                                                                               ; Merged with intro_qsys:inst|intro_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:intro_qsys_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                   ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent|hold_waitrequest                                                                                                                                                        ; Merged with intro_qsys:inst|intro_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:intro_qsys_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                   ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:lcd_dma2_0_avalon_master_agent|hold_waitrequest                                                                                                                                                      ; Merged with intro_qsys:inst|intro_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:intro_qsys_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                   ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                                        ; Merged with intro_qsys:inst|intro_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:intro_qsys_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                   ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_lcd_0_avalon_slave_0_translator|waitrequest_reset_override                                                                                                                                  ; Merged with intro_qsys:inst|intro_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:intro_qsys_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                   ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                ; Merged with intro_qsys:inst|intro_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:intro_qsys_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                   ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_dma2_0_avalon_slave_translator|waitrequest_reset_override                                                                                                                                    ; Merged with intro_qsys:inst|intro_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:intro_qsys_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                   ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|waitrequest_reset_override                                                                                                                                 ; Merged with intro_qsys:inst|intro_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:intro_qsys_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                   ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|waitrequest_reset_override                                                                                                                                                 ; Merged with intro_qsys:inst|intro_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:intro_qsys_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                   ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                             ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][50]                                                                                                                                                             ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                             ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][50]                                                                                                                                                             ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                             ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][50]                                                                                                                                                             ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                             ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][50]                                                                                                                                                             ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                             ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][50]                                                                                                                                                             ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                             ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][50]                                                                                                                                                             ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                             ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                             ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|last_dest_id[3]                                                                                                                                                           ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter|last_channel[8]                                                                                                                                                           ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                             ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                             ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                             ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                             ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][90]                                                                                                                                                             ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                             ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][91]                                                                                                                                                             ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                             ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][92]                                                                                                                                                             ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                             ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[0][48]                                                                                                                                                       ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[0][41]                                                                                                                                                       ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[0][49]                                                                                                                                                       ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[0][41]                                                                                                                                                       ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[0][53]                                                                                                                                                       ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[0][41]                                                                                                                                                       ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[0][55]                                                                                                                                                       ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[0][41]                                                                                                                                                       ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[0][80]                                                                                                                                                       ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[0][41]                                                                                                                                                       ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[0][82]                                                                                                                                                       ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[0][41]                                                                                                                                                       ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[0][50]                                                                                                                                                       ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[0][47]                                                                                                                                                       ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[0][51]                                                                                                                                                       ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[0][47]                                                                                                                                                       ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[0][52]                                                                                                                                                       ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[0][47]                                                                                                                                                       ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[0][81]                                                                                                                                                       ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[0][47]                                                                                                                                                       ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                             ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][111]                                                                                                                                                            ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                     ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][111]                                                                                                                                                    ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                     ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                     ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_dma2_0_avalon_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                         ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_dma2_0_avalon_slave_agent_rsp_fifo|mem[0][111]                                                                                                                                                        ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_dma2_0_avalon_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                         ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_dma2_0_avalon_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                         ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_dma2_0_avalon_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                         ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_dma2_0_avalon_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                         ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_0_avalon_slave_0_agent_rsp_fifo|mem[0][76]                                                                                                                                                           ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_0_avalon_slave_0_agent_rsp_fifo|mem[0][111]                                                                                                                                                          ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_0_avalon_slave_0_agent_rsp_fifo|mem[0][74]                                                                                                                                                           ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_0_avalon_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                                                                           ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_0_avalon_slave_0_agent_rsp_fifo|mem[0][75]                                                                                                                                                           ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_0_avalon_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                                                                           ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                      ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][111]                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                      ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                      ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                      ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                      ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                      ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][111]                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                      ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                      ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                      ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                      ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][56]                                                                                                                                                             ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][50]                                                                                                                                                             ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][58]                                                                                                                                                             ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][50]                                                                                                                                                             ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][64]                                                                                                                                                             ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][50]                                                                                                                                                             ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][73]                                                                                                                                                             ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][50]                                                                                                                                                             ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][74]                                                                                                                                                             ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][50]                                                                                                                                                             ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][91]                                                                                                                                                             ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][50]                                                                                                                                                             ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][89]                                                                                                                                                             ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][72]                                                                                                                                                             ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                              ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                              ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                              ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                              ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                             ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                             ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[0][39]                                                                                                                                                       ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[0][38]                                                                                                                                                       ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[0][40]                                                                                                                                                       ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[0][38]                                                                                                                                                       ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|D_ctrl_jmp_direct                                                                                                                                                                                                                    ; Merged with intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|D_ctrl_a_not_src                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|D_ctrl_b_not_src                                                                                                                                                                                                                     ; Merged with intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|D_ctrl_b_is_dst                                                                                                                                                                                                                      ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][56]                                                                                                                                                             ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][50]                                                                                                                                                             ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][58]                                                                                                                                                             ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][50]                                                                                                                                                             ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][64]                                                                                                                                                             ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][50]                                                                                                                                                             ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][73]                                                                                                                                                             ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][50]                                                                                                                                                             ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][74]                                                                                                                                                             ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][50]                                                                                                                                                             ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][91]                                                                                                                                                             ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][50]                                                                                                                                                             ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][89]                                                                                                                                                             ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][72]                                                                                                                                                             ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                             ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                             ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][56]                                                                                                                                                             ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][50]                                                                                                                                                             ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][58]                                                                                                                                                             ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][50]                                                                                                                                                             ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][64]                                                                                                                                                             ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][50]                                                                                                                                                             ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][73]                                                                                                                                                             ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][50]                                                                                                                                                             ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][74]                                                                                                                                                             ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][50]                                                                                                                                                             ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][91]                                                                                                                                                             ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][50]                                                                                                                                                             ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][89]                                                                                                                                                             ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][72]                                                                                                                                                             ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|M_control_reg_rddata[5..9,11..28]                                                                                                                                                                                                    ; Merged with intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                             ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][60]                                                                                                                                                             ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][59]                                                                                                                                                             ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][56]                                                                                                                                                             ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][50]                                                                                                                                                             ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][58]                                                                                                                                                             ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][50]                                                                                                                                                             ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][64]                                                                                                                                                             ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][50]                                                                                                                                                             ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][73]                                                                                                                                                             ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][50]                                                                                                                                                             ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][74]                                                                                                                                                             ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][50]                                                                                                                                                             ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][91]                                                                                                                                                             ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][50]                                                                                                                                                             ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][89]                                                                                                                                                             ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][72]                                                                                                                                                             ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][60]                                                                                                                                                             ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][59]                                                                                                                                                             ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][56]                                                                                                                                                             ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][50]                                                                                                                                                             ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][58]                                                                                                                                                             ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][50]                                                                                                                                                             ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][64]                                                                                                                                                             ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][50]                                                                                                                                                             ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][73]                                                                                                                                                             ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][50]                                                                                                                                                             ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][74]                                                                                                                                                             ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][50]                                                                                                                                                             ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][91]                                                                                                                                                             ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][50]                                                                                                                                                             ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][89]                                                                                                                                                             ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][72]                                                                                                                                                             ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][60]                                                                                                                                                             ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][59]                                                                                                                                                             ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                                            ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                            ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][12]                                                                                                                                                            ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                            ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][13]                                                                                                                                                            ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                            ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][14]                                                                                                                                                            ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                            ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][15]                                                                                                                                                            ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                            ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][16]                                                                                                                                                            ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                            ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][17]                                                                                                                                                            ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                            ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][18]                                                                                                                                                            ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                            ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][19]                                                                                                                                                            ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                            ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][20]                                                                                                                                                            ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                            ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][21]                                                                                                                                                            ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                            ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][22]                                                                                                                                                            ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                            ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][23]                                                                                                                                                            ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                            ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][24]                                                                                                                                                            ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                            ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][25]                                                                                                                                                            ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                            ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][26]                                                                                                                                                            ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                            ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][27]                                                                                                                                                            ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                            ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][28]                                                                                                                                                            ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                            ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][29]                                                                                                                                                            ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                            ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][2]                                                                                                                                                             ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                            ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][30]                                                                                                                                                            ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                            ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][31]                                                                                                                                                            ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                            ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][3]                                                                                                                                                             ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                            ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][4]                                                                                                                                                             ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                            ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][5]                                                                                                                                                             ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                            ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][6]                                                                                                                                                             ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                            ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][7]                                                                                                                                                             ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                            ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][8]                                                                                                                                                             ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                            ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][9]                                                                                                                                                             ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                            ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][60]                                                                                                                                                             ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][59]                                                                                                                                                             ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][60]                                                                                                                                                             ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][59]                                                                                                                                                             ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_instruction_master_to_sdram_controller_s1_cmd_width_adapter|address_reg[0,31]                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_gpio_lcd_0_avalon_slave_0_cmd_width_adapter|address_reg[31]                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_sdram_controller_s1_cmd_width_adapter|address_reg[0,31]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[1][82]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_0_avalon_slave_0_agent_rsp_fifo|mem[1][75]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_dma2_0_avalon_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][91]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|W_badaddr_reg_baddr[28]                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_nios2_oci_break:the_intro_qsys_CPU_cpu_nios2_oci_break|trigger_state                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[0][41]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_lcd_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_lcd_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_0_avalon_slave_0_agent_rsp_fifo|mem[0][68]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_dma2_0_avalon_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_dma2_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_dma2_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][50]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2..31]                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2..31]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][50]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][50]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][50]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][50]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][50]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[1][40]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][18]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[0][38]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][18]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][18]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][18]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][18]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][18]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][18]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][18]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_nios2_oci_dbrk:the_intro_qsys_CPU_cpu_nios2_oci_dbrk|dbrk_break                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[1][54]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][63]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_nios2_oci_break:the_intro_qsys_CPU_cpu_nios2_oci_break|trigbrktype                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][63]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][63]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][63]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][63]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][63]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][60]                                                                                                                                                             ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][62]                                                                                                                                                             ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[76]                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[76]                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][57]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][110]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_dma2_0_avalon_slave_agent_rsp_fifo|mem[1][110]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_0_avalon_slave_0_agent_rsp_fifo|mem[1][110]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][110]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][110]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][110]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][110]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_dma2_0_avalon_slave_agent_rsp_fifo|mem[0][110]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_0_avalon_slave_0_agent_rsp_fifo|mem[0][110]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][110]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][110]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][110]                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count_zero_flag                                                                                                                                                      ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count[0]                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][59]                                                                                                                                                             ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][62]                                                                                                                                                             ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][59]                                                                                                                                                             ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][62]                                                                                                                                                             ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][59]                                                                                                                                                             ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][62]                                                                                                                                                             ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][59]                                                                                                                                                             ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][62]                                                                                                                                                             ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][59]                                                                                                                                                             ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][62]                                                                                                                                                             ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                             ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                             ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                             ; Merged with intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                             ;
; intro_qsys:inst|intro_qsys_SDRAM_controller:sdram_controller|m_next~9                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_SDRAM_controller:sdram_controller|m_next~10                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_SDRAM_controller:sdram_controller|m_next~13                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_SDRAM_controller:sdram_controller|m_next~14                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_SDRAM_controller:sdram_controller|m_next~16                                                                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_SDRAM_controller:sdram_controller|i_next~4                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_SDRAM_controller:sdram_controller|i_next~5                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_SDRAM_controller:sdram_controller|i_next~6                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_SDRAM_controller:sdram_controller|i_state~14                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_SDRAM_controller:sdram_controller|i_state~15                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_SDRAM_controller:sdram_controller|i_state~16                                                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_debug_slave_wrapper:the_intro_qsys_CPU_cpu_debug_slave_wrapper|intro_qsys_CPU_cpu_debug_slave_tck:the_intro_qsys_CPU_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_debug_slave_wrapper:the_intro_qsys_CPU_cpu_debug_slave_wrapper|intro_qsys_CPU_cpu_debug_slave_tck:the_intro_qsys_CPU_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_debug_slave_wrapper:the_intro_qsys_CPU_cpu_debug_slave_wrapper|intro_qsys_CPU_cpu_debug_slave_tck:the_intro_qsys_CPU_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_debug_slave_wrapper:the_intro_qsys_CPU_cpu_debug_slave_wrapper|intro_qsys_CPU_cpu_debug_slave_tck:the_intro_qsys_CPU_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|dma_state_pres_s.READ_DMA                                                                                                                                                                                                                              ; Merged with intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|dma_state_pres_s.INIT_CNT                                                                                                                                                                                                                              ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|dma_state_pres_s.WRITE_LCD                                                                                                                                                                                                                             ; Merged with intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|dma_state_pres_s.INIT_CNT                                                                                                                                                                                                                              ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_debug_slave_wrapper:the_intro_qsys_CPU_cpu_debug_slave_wrapper|intro_qsys_CPU_cpu_debug_slave_tck:the_intro_qsys_CPU_cpu_debug_slave_tck|DRsize.011 ; Merged with intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_debug_slave_wrapper:the_intro_qsys_CPU_cpu_debug_slave_wrapper|intro_qsys_CPU_cpu_debug_slave_tck:the_intro_qsys_CPU_cpu_debug_slave_tck|DRsize.001 ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|dma_state_pres_s.INIT_CNT                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_debug_slave_wrapper:the_intro_qsys_CPU_cpu_debug_slave_wrapper|intro_qsys_CPU_cpu_debug_slave_tck:the_intro_qsys_CPU_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[0][11]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[0][12]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[0][13]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[0][14]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[0][15]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[0][16]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[0][17]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[0][18]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[0][19]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[0][20]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[0][21]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[0][22]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[0][23]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[0][24]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[0][25]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[0][26]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[0][27]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[0][28]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[0][29]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[0][30]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[0][31]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[0][32]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[0][33]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[0][34]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[0][35]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[0][36]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[0][37]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[31]                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][49]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[30]                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][48]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[29]                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][47]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[28]                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[27]                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26]                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][44]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25]                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24]                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][42]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23]                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][41]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22]                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][40]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21]                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][39]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20]                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][38]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19]                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][37]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18]                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][36]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17]                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][35]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16]                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][34]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15]                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][33]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14]                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][32]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13]                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][31]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12]                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][30]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11]                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][29]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10]                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][28]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9]                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][27]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8]                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][26]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7]                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][25]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6]                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][24]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5]                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][23]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4]                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][22]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3]                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][21]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][20]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[1][11]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[1][12]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_gpio_lcd_0_avalon_slave_0_cmd_width_adapter|address_reg[3]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[1][13]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_gpio_lcd_0_avalon_slave_0_cmd_width_adapter|address_reg[4]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[1][14]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_gpio_lcd_0_avalon_slave_0_cmd_width_adapter|address_reg[5]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[1][15]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_gpio_lcd_0_avalon_slave_0_cmd_width_adapter|address_reg[6]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[1][16]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_gpio_lcd_0_avalon_slave_0_cmd_width_adapter|address_reg[7]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[1][17]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_gpio_lcd_0_avalon_slave_0_cmd_width_adapter|address_reg[8]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[1][18]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_gpio_lcd_0_avalon_slave_0_cmd_width_adapter|address_reg[9]                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[1][19]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_gpio_lcd_0_avalon_slave_0_cmd_width_adapter|address_reg[10]                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[1][20]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_gpio_lcd_0_avalon_slave_0_cmd_width_adapter|address_reg[11]                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[1][21]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_gpio_lcd_0_avalon_slave_0_cmd_width_adapter|address_reg[12]                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[1][22]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_gpio_lcd_0_avalon_slave_0_cmd_width_adapter|address_reg[13]                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[1][23]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_gpio_lcd_0_avalon_slave_0_cmd_width_adapter|address_reg[14]                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[1][24]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_gpio_lcd_0_avalon_slave_0_cmd_width_adapter|address_reg[15]                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[1][25]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_gpio_lcd_0_avalon_slave_0_cmd_width_adapter|address_reg[16]                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[1][26]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_gpio_lcd_0_avalon_slave_0_cmd_width_adapter|address_reg[17]                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[1][27]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_gpio_lcd_0_avalon_slave_0_cmd_width_adapter|address_reg[18]                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[1][28]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_gpio_lcd_0_avalon_slave_0_cmd_width_adapter|address_reg[19]                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[1][29]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_gpio_lcd_0_avalon_slave_0_cmd_width_adapter|address_reg[20]                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[1][30]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_gpio_lcd_0_avalon_slave_0_cmd_width_adapter|address_reg[21]                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[1][31]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_gpio_lcd_0_avalon_slave_0_cmd_width_adapter|address_reg[22]                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[1][32]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_gpio_lcd_0_avalon_slave_0_cmd_width_adapter|address_reg[23]                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[1][33]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_gpio_lcd_0_avalon_slave_0_cmd_width_adapter|address_reg[24]                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[1][34]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_gpio_lcd_0_avalon_slave_0_cmd_width_adapter|address_reg[25]                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[1][35]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_gpio_lcd_0_avalon_slave_0_cmd_width_adapter|address_reg[26]                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[1][36]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_gpio_lcd_0_avalon_slave_0_cmd_width_adapter|address_reg[27]                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[1][37]                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_gpio_lcd_0_avalon_slave_0_cmd_width_adapter|address_reg[28]                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][49]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][48]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][47]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_sdram_controller_s1_cmd_width_adapter|address_reg[28]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_sdram_controller_s1_cmd_width_adapter|address_reg[27]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][45]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_sdram_controller_s1_cmd_width_adapter|address_reg[26]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][44]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_sdram_controller_s1_cmd_width_adapter|address_reg[25]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_instruction_master_to_sdram_controller_s1_cmd_width_adapter|address_reg[25]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][43]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_sdram_controller_s1_cmd_width_adapter|address_reg[24]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_instruction_master_to_sdram_controller_s1_cmd_width_adapter|address_reg[24]                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][42]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][41]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][40]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][39]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][38]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][37]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][36]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][35]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][34]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][33]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][32]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][31]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][30]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][29]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][28]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][27]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][26]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][25]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][24]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][23]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][22]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][21]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][20]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][49]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][48]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][47]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][45]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][44]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][43]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][42]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][41]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][40]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][39]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][38]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][37]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][36]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][35]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][34]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][33]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][32]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][31]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][30]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][29]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][28]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][27]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][26]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][25]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][24]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][23]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][22]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][21]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][20]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][61]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][49]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][48]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][47]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][45]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][44]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][43]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][42]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][41]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][40]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][39]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][38]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][37]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][36]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][35]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][34]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][33]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][32]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][31]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][30]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][29]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][28]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][27]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][26]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][25]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][24]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][23]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][22]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][21]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][20]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][61]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][49]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][48]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][47]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][45]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][44]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][43]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][42]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][41]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][40]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][39]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][38]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][37]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][36]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][35]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][34]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][33]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][32]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][31]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][30]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][29]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][28]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][27]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][26]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][25]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][24]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][23]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][22]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][21]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][20]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][61]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][49]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][48]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][47]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][45]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][44]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][43]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][42]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][41]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][40]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][39]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][38]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][37]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][36]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][35]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][34]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][33]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][32]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][31]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][30]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][29]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][28]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][27]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][26]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][25]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][24]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][23]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][22]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][21]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][20]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][61]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][49]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][48]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][47]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][45]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][44]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][43]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][42]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][41]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][40]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][39]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][38]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][37]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][36]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][35]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][34]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][33]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][32]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][31]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][30]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][29]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][28]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][27]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][26]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][25]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][24]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][23]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][22]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][21]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][20]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][61]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][49]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][48]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][47]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][46]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][45]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][44]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][43]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][42]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][41]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][40]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][39]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][38]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][37]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][36]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][35]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][34]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][33]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][32]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][31]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][30]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][29]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][28]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][27]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][26]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][25]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][24]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][23]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][22]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][21]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][20]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][61]                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_lcd_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[29..31]                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_SDRAM_controller:sdram_controller|m_count[2]                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; Total Number of Removed Registers = 1246                                                                                                                                                                                                                                                       ;                                                                                                                                                                                                                                                                                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                                                                                                                              ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0]                                                                                                         ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                                                                                         ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1]                                                                                                         ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                                                                                         ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2]                                                                                                         ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]                                                                                                         ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3]                                                                                                         ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]                                                                                                         ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4]                                                                                                         ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]                                                                                                         ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5]                                                                                                         ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                                                                                         ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[6]                                                                                                         ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]                                                                                                         ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[0]                                                                                                                                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][0]                                                                                                                                        ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[0][8]                                                                                                                                                         ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[1][0]                                                                                                                                        ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[1][8]                                                                                                                                                         ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[2][0]                                                                                                                                        ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[2][8]                                                                                                                                                         ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed_pipe_reg[0]                                                                                                                                            ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena_pipe_reg[0]                                                                                                                                                  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed_pipe_reg[1]                                                                                                                                            ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena_pipe_reg[1]                                                                                                                                                  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed_pipe_reg[2]                                                                                                                                            ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena_pipe_reg[2]                                                                                                                                                  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[1]                                                                                                                                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[2]                                                                                                                                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[3]                                                                                                                                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[4]                                                                                                                                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[5]                                                                                                                                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[6]                                                                                                                                                          ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][1]                                                                                                                                        ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[0][9]                                                                                                                                                         ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][2]                                                                                                                                        ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[0][10]                                                                                                                                                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][3]                                                                                                                                        ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[0][11]                                                                                                                                                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][4]                                                                                                                                        ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[0][12]                                                                                                                                                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][5]                                                                                                                                        ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[0][13]                                                                                                                                                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][6]                                                                                                                                        ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[0][14]                                                                                                                                                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[1][1]                                                                                                                                        ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[1][9]                                                                                                                                                         ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[1][2]                                                                                                                                        ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[1][10]                                                                                                                                                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[1][3]                                                                                                                                        ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[1][11]                                                                                                                                                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[1][4]                                                                                                                                        ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[1][12]                                                                                                                                                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[1][5]                                                                                                                                        ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[1][13]                                                                                                                                                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[1][6]                                                                                                                                        ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[1][14]                                                                                                                                                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[2][1]                                                                                                                                        ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[2][9]                                                                                                                                                         ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[2][2]                                                                                                                                        ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[2][10]                                                                                                                                                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[2][3]                                                                                                                                        ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[2][11]                                                                                                                                                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[2][4]                                                                                                                                        ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[2][12]                                                                                                                                                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[2][5]                                                                                                                                        ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[2][13]                                                                                                                                                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[2][6]                                                                                                                                        ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[2][14]                                                                                                                                                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13..15]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                     ;
; Total Number of Removed Registers = 42                                                                                                                                                                                                                                                         ;                                                                                                                                                                                                                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                       ; Stuck at GND                   ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][49],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][48],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][47],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][46],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][45],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][44],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25],                                                                                          ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][43],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24],                                                                                          ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][42],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23],                                                                                          ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][41],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22],                                                                                          ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][40],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21],                                                                                          ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][39],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20],                                                                                          ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][38],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19],                                                                                          ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][37],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18],                                                                                          ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][36],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17],                                                                                          ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][35],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16],                                                                                          ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][34],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15],                                                                                          ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][33],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14],                                                                                          ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][32],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13],                                                                                          ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][31],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12],                                                                                          ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][30],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11],                                                                                          ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][29],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10],                                                                                          ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][28],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9],                                                                                           ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][27],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8],                                                                                           ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][26],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7],                                                                                           ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][25],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6],                                                                                           ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][24],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5],                                                                                           ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][23],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4],                                                                                           ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][22],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3],                                                                                           ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][21],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2],                                                                                           ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][20],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_sdram_controller_s1_cmd_width_adapter|address_reg[25],                                                                                                                           ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_instruction_master_to_sdram_controller_s1_cmd_width_adapter|address_reg[25],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][43],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_sdram_controller_s1_cmd_width_adapter|address_reg[24],                                                                                                                           ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_instruction_master_to_sdram_controller_s1_cmd_width_adapter|address_reg[24],                                                                                                                    ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][42],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][41],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][40],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][39],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][38],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][37],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][36],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][35],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][34],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][33],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][32],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][31],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][30],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][29],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][28],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][27],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][26],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][25],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][24],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][23],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][22],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][21],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][20],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][43],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][42],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][41],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][40],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][39],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][38],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][37],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][36],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][35],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][34],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][33],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][32],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][31],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][30],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][29],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][28],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][27],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][26],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][25],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][24],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][23],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][22],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][21],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][20],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][43],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][42],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][41],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][40],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][39],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][38],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][37],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][36],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][35],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][34],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][33],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][32],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][31],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][30],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][29],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][28],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][27],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][26],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][25],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][24],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][23],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][22],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][21],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][20],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][43],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][42],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][41],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][40],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][39],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][38],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][37],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][36],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][35],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][34],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][33],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][32],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][31],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][30],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][29],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][28],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][27],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][26],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][25],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][24],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][23],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][22],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][21],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][20],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][43],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][42],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][41],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][40],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][39],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][38],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][37],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][36],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][35],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][34],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][33],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][32],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][31],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][30],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][29],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][28],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][27],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][26],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][25],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][24],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][23],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][22],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][21],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][20],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][43],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][42],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][41],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][40],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][39],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][38],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][37],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][36],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][35],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][34],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][33],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][32],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][31],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][30],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][29],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][28],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][27],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][26],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][25],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][24],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][23],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][22],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][21],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][20],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][43],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][42],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][41],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][40],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][39],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][38],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][37],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][36],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][35],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][34],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][33],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][32],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][31],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][30],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][29],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][28],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][27],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][26],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][25],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][24],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][23],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][22],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][21],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][20]                                                                                                                                                             ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_lcd_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                 ; Stuck at GND                   ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[0][11],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[0][12],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[0][13],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[0][14],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[0][15],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[0][16],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[0][17],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[0][18],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[0][19],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[0][20],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[0][21],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[0][22],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[0][23],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[0][24],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[0][25],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[0][26],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[0][27],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[0][28],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[0][29],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[0][30],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[0][31],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[0][32],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[0][33],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[0][34],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[0][35],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[0][36],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[0][37],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[1][11],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[1][12],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_gpio_lcd_0_avalon_slave_0_cmd_width_adapter|address_reg[3],                                                                                                                      ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[1][13],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_gpio_lcd_0_avalon_slave_0_cmd_width_adapter|address_reg[4],                                                                                                                      ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[1][14],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_gpio_lcd_0_avalon_slave_0_cmd_width_adapter|address_reg[5],                                                                                                                      ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[1][15],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_gpio_lcd_0_avalon_slave_0_cmd_width_adapter|address_reg[6],                                                                                                                      ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[1][16],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_gpio_lcd_0_avalon_slave_0_cmd_width_adapter|address_reg[7],                                                                                                                      ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[1][17],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_gpio_lcd_0_avalon_slave_0_cmd_width_adapter|address_reg[8],                                                                                                                      ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[1][18],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_gpio_lcd_0_avalon_slave_0_cmd_width_adapter|address_reg[9],                                                                                                                      ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[1][19],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_gpio_lcd_0_avalon_slave_0_cmd_width_adapter|address_reg[10],                                                                                                                     ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[1][20],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_gpio_lcd_0_avalon_slave_0_cmd_width_adapter|address_reg[11],                                                                                                                     ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[1][21],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_gpio_lcd_0_avalon_slave_0_cmd_width_adapter|address_reg[12],                                                                                                                     ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[1][22],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_gpio_lcd_0_avalon_slave_0_cmd_width_adapter|address_reg[13],                                                                                                                     ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[1][23],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_gpio_lcd_0_avalon_slave_0_cmd_width_adapter|address_reg[14],                                                                                                                     ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[1][24],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_gpio_lcd_0_avalon_slave_0_cmd_width_adapter|address_reg[15],                                                                                                                     ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[1][25],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_gpio_lcd_0_avalon_slave_0_cmd_width_adapter|address_reg[16],                                                                                                                     ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[1][26],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_gpio_lcd_0_avalon_slave_0_cmd_width_adapter|address_reg[17],                                                                                                                     ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[1][27],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_gpio_lcd_0_avalon_slave_0_cmd_width_adapter|address_reg[18],                                                                                                                     ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[1][28],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_gpio_lcd_0_avalon_slave_0_cmd_width_adapter|address_reg[19],                                                                                                                     ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[1][29],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_gpio_lcd_0_avalon_slave_0_cmd_width_adapter|address_reg[20],                                                                                                                     ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[1][30],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_gpio_lcd_0_avalon_slave_0_cmd_width_adapter|address_reg[21],                                                                                                                     ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[1][31],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_gpio_lcd_0_avalon_slave_0_cmd_width_adapter|address_reg[22],                                                                                                                     ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[1][32],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_gpio_lcd_0_avalon_slave_0_cmd_width_adapter|address_reg[23],                                                                                                                     ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[1][33],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_gpio_lcd_0_avalon_slave_0_cmd_width_adapter|address_reg[24],                                                                                                                     ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[1][34],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_gpio_lcd_0_avalon_slave_0_cmd_width_adapter|address_reg[25],                                                                                                                     ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[1][35],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_gpio_lcd_0_avalon_slave_0_cmd_width_adapter|address_reg[26],                                                                                                                     ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[1][36],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_gpio_lcd_0_avalon_slave_0_cmd_width_adapter|address_reg[27],                                                                                                                     ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[1][37],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_gpio_lcd_0_avalon_slave_0_cmd_width_adapter|address_reg[28]                                                                                                                      ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_instruction_master_rsp_width_adapter|p0_use_reg                                                                                                                        ; Stuck at GND                   ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_instruction_master_rsp_width_adapter|p0_reg_endofpacket,                                                                                                                 ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_instruction_master_rsp_width_adapter|p0_reg_data_field[15],                                                                                                              ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_instruction_master_rsp_width_adapter|p0_reg_data_field[12],                                                                                                              ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_instruction_master_rsp_width_adapter|p0_reg_data_field[11],                                                                                                              ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_instruction_master_rsp_width_adapter|p0_reg_data_field[10],                                                                                                              ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_instruction_master_rsp_width_adapter|p0_reg_data_field[9],                                                                                                               ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_instruction_master_rsp_width_adapter|p0_reg_data_field[8],                                                                                                               ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_instruction_master_rsp_width_adapter|p0_reg_data_field[7],                                                                                                               ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_instruction_master_rsp_width_adapter|p0_reg_data_field[6],                                                                                                               ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_instruction_master_rsp_width_adapter|p0_reg_data_field[5],                                                                                                               ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_instruction_master_rsp_width_adapter|p0_reg_data_field[4],                                                                                                               ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_instruction_master_rsp_width_adapter|p0_reg_data_field[3],                                                                                                               ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_instruction_master_rsp_width_adapter|p0_reg_data_field[2],                                                                                                               ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_instruction_master_rsp_width_adapter|p0_reg_data_field[1],                                                                                                               ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_instruction_master_rsp_width_adapter|p0_reg_data_field[0],                                                                                                               ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_instruction_master_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                                                                           ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_instruction_master_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                                                                           ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_instruction_master_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                                                                           ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_instruction_master_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                                                                           ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][50],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][50],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][50],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][50],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][50],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][50],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][50],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                             ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                             ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                             ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                             ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][18],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][18],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][18],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][18],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][18],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][18],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][18],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][63],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][63],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][63],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][63],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][63],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][63],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][63],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[0][61],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][61],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][61],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][61],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][61],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][61],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][61],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][61]                                                                                                                                                             ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_instruction_master_to_sdram_controller_s1_cmd_width_adapter|address_reg[31]                                                                                                                   ; Stuck at GND                   ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][49],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][48],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][47],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_sdram_controller_s1_cmd_width_adapter|address_reg[28],                                                                                                                           ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][46],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_sdram_controller_s1_cmd_width_adapter|address_reg[27],                                                                                                                           ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][45],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_sdram_controller_s1_cmd_width_adapter|address_reg[26],                                                                                                                           ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[1][44],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][49],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][48],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][47],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][46],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][45],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[2][44],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][49],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][48],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][47],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][46],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][45],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[3][44],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][49],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][48],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][47],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][46],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][45],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[4][44],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][49],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][48],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][47],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][46],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][45],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[5][44],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][49],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][48],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][47],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][46],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][45],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[6][44],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][49],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][48],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][47],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][46],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][45],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][44]                                                                                                                                                             ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:gpio_lcd_0_avalon_slave_0_to_cpu_data_master_rsp_width_adapter|p0_use_reg                                                                                                                         ; Stuck at GND                   ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:gpio_lcd_0_avalon_slave_0_to_cpu_data_master_rsp_width_adapter|p0_reg_endofpacket,                                                                                                                  ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:gpio_lcd_0_avalon_slave_0_to_cpu_data_master_rsp_width_adapter|p0_reg_data_field[7],                                                                                                                ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:gpio_lcd_0_avalon_slave_0_to_cpu_data_master_rsp_width_adapter|p0_reg_data_field[6],                                                                                                                ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:gpio_lcd_0_avalon_slave_0_to_cpu_data_master_rsp_width_adapter|p0_reg_data_field[5],                                                                                                                ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:gpio_lcd_0_avalon_slave_0_to_cpu_data_master_rsp_width_adapter|p0_reg_data_field[4],                                                                                                                ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:gpio_lcd_0_avalon_slave_0_to_cpu_data_master_rsp_width_adapter|p0_reg_data_field[3],                                                                                                                ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:gpio_lcd_0_avalon_slave_0_to_cpu_data_master_rsp_width_adapter|p0_reg_data_field[2],                                                                                                                ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:gpio_lcd_0_avalon_slave_0_to_cpu_data_master_rsp_width_adapter|p0_reg_data_field[1],                                                                                                                ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:gpio_lcd_0_avalon_slave_0_to_cpu_data_master_rsp_width_adapter|p0_reg_data_field[0],                                                                                                                ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:gpio_lcd_0_avalon_slave_0_to_cpu_data_master_rsp_width_adapter|p0_reg_address_field[0],                                                                                                             ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:gpio_lcd_0_avalon_slave_0_to_cpu_data_master_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:gpio_lcd_0_avalon_slave_0_to_cpu_data_master_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:gpio_lcd_0_avalon_slave_0_to_cpu_data_master_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:gpio_lcd_0_avalon_slave_0_to_cpu_data_master_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[0][41],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_lcd_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                       ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_lcd_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                       ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_lcd_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                       ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_lcd_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                       ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[0][38],                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[0][54]                                                                                                                                                       ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_data_master_rsp_width_adapter|p0_use_reg                                                                                                                               ; Stuck at GND                   ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_data_master_rsp_width_adapter|p0_reg_endofpacket,                                                                                                                        ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_data_master_rsp_width_adapter|p0_reg_data_field[15],                                                                                                                     ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_data_master_rsp_width_adapter|p0_reg_data_field[12],                                                                                                                     ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_data_master_rsp_width_adapter|p0_reg_data_field[11],                                                                                                                     ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_data_master_rsp_width_adapter|p0_reg_data_field[10],                                                                                                                     ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_data_master_rsp_width_adapter|p0_reg_data_field[9],                                                                                                                      ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_data_master_rsp_width_adapter|p0_reg_data_field[8],                                                                                                                      ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_data_master_rsp_width_adapter|p0_reg_data_field[7],                                                                                                                      ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_data_master_rsp_width_adapter|p0_reg_data_field[6],                                                                                                                      ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_data_master_rsp_width_adapter|p0_reg_data_field[5],                                                                                                                      ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_data_master_rsp_width_adapter|p0_reg_data_field[4],                                                                                                                      ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_data_master_rsp_width_adapter|p0_reg_data_field[3],                                                                                                                      ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_data_master_rsp_width_adapter|p0_reg_data_field[2],                                                                                                                      ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_data_master_rsp_width_adapter|p0_reg_data_field[1],                                                                                                                      ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_data_master_rsp_width_adapter|p0_reg_data_field[0],                                                                                                                      ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_data_master_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                                                                                  ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_data_master_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                                                                                  ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_data_master_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                                                                                  ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_data_master_rsp_width_adapter|p0_reg_ori_burst_size[0]                                                                                                                   ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]                                                                                                                  ; Stuck at GND                   ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68],                                                                                                                  ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][68],                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                              ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                              ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                              ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                               ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                           ; Stuck at GND                   ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][68],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                             ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                             ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                             ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                              ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                   ; Stuck at GND                   ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][68],                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                     ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                     ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                     ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                      ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_dma2_0_avalon_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                       ; Stuck at GND                   ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_dma2_0_avalon_slave_agent_rsp_fifo|mem[0][68],                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_dma2_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                         ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_dma2_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                         ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_dma2_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                         ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_dma2_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                          ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_0_avalon_slave_0_agent_rsp_fifo|mem[1][75]                                                                                                                                                         ; Stuck at GND                   ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_0_avalon_slave_0_agent_rsp_fifo|mem[0][68],                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                           ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                           ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                           ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                            ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                    ; Stuck at GND                   ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][68],                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                      ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                      ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                      ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                       ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[31]                                                                                         ; Lost Fanouts                   ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[30],                                                                                          ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[29],                                                                                          ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[28],                                                                                          ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[27],                                                                                          ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26]                                                                                           ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                    ; Stuck at GND                   ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][68],                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                      ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                      ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                      ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                       ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[10]                                                                                                                                              ; Stuck at GND                   ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10],                                                                                                               ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                               ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:gpio_lcd_0_avalon_slave_0_to_cpu_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                ; Stuck at GND                   ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:gpio_lcd_0_avalon_slave_0_to_cpu_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                      ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port clock_enable ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:gpio_lcd_0_avalon_slave_0_to_cpu_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                      ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:gpio_lcd_0_avalon_slave_0_to_cpu_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                       ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_instruction_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                               ; Stuck at GND                   ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_instruction_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                     ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port clock_enable ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_instruction_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                     ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_instruction_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                      ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                      ; Stuck at GND                   ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                            ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port clock_enable ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                            ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                             ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[31]                                                                                                                                              ; Stuck at GND                   ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31],                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31],                                                                                                               ;
;                                                                                                                                                                                                                                                                                              ;                                ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                                                               ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[28]                                                                                                                                              ; Stuck at GND                   ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28],                                                                                                               ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                                                               ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[12]                                                                                                                                              ; Stuck at GND                   ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12],                                                                                                               ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                                               ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|E_ctrl_ld_ex                                                                                                                                                                                                                       ; Stuck at GND                   ; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|M_ctrl_ld_ex,                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                    ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|W_cdsr_reg_status[10]                                                                                                                                                                                                              ; Stuck at GND                   ; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|E_control_reg_rddata[10],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                             ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[75]                                                                                                                  ; Stuck at GND                   ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[75],                                                                                                                  ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                              ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|E_ctrl_st_ex                                                                                                                                                                                                                       ; Stuck at GND                   ; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|M_ctrl_st_ex,                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|A_ctrl_st_ex                                                                                                                                                                                                                         ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[30]                                                                                                                                              ; Stuck at GND                   ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30],                                                                                                               ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                                                               ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[29]                                                                                                                                              ; Stuck at GND                   ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29],                                                                                                               ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                                                               ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[27]                                                                                                                                              ; Stuck at GND                   ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27],                                                                                                               ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                                                               ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[26]                                                                                                                                              ; Stuck at GND                   ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26],                                                                                                               ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                                                               ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[25]                                                                                                                                              ; Stuck at GND                   ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25],                                                                                                               ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                                                               ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[24]                                                                                                                                              ; Stuck at GND                   ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24],                                                                                                               ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                                                               ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[23]                                                                                                                                              ; Stuck at GND                   ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23],                                                                                                               ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                                                               ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[22]                                                                                                                                              ; Stuck at GND                   ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22],                                                                                                               ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                                                               ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[21]                                                                                                                                              ; Stuck at GND                   ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21],                                                                                                               ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                                                               ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[20]                                                                                                                                              ; Stuck at GND                   ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20],                                                                                                               ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                                                                               ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[19]                                                                                                                                              ; Stuck at GND                   ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19],                                                                                                               ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                                                               ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[18]                                                                                                                                              ; Stuck at GND                   ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18],                                                                                                               ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                                                               ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[17]                                                                                                                                              ; Stuck at GND                   ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17],                                                                                                               ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                                                               ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[16]                                                                                                                                              ; Stuck at GND                   ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16],                                                                                                               ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                                                               ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[15]                                                                                                                                              ; Stuck at GND                   ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15],                                                                                                               ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                                                               ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[14]                                                                                                                                              ; Stuck at GND                   ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14],                                                                                                               ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                                                               ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[13]                                                                                                                                              ; Stuck at GND                   ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13],                                                                                                               ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                               ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_nios2_oci_dbrk:the_intro_qsys_CPU_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                             ; Stuck at GND                   ; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_nios2_oci_dbrk:the_intro_qsys_CPU_cpu_nios2_oci_dbrk|dbrk_break,                                                                                    ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_nios2_oci_break:the_intro_qsys_CPU_cpu_nios2_oci_break|trigbrktype                                                                                  ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[11]                                                                                                                                              ; Stuck at GND                   ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11],                                                                                                               ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                                               ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[9]                                                                                                                                               ; Stuck at GND                   ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9],                                                                                                                ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[8]                                                                                                                                               ; Stuck at GND                   ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8],                                                                                                                ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[7]                                                                                                                                               ; Stuck at GND                   ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7],                                                                                                                ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[6]                                                                                                                                               ; Stuck at GND                   ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6],                                                                                                                ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[5]                                                                                                                                               ; Stuck at GND                   ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5],                                                                                                                ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[4]                                                                                                                                               ; Stuck at GND                   ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4],                                                                                                                ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[3]                                                                                                                                               ; Stuck at GND                   ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3],                                                                                                                ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[2]                                                                                                                                               ; Stuck at GND                   ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2],                                                                                                                ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                                                                ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|A_exc_crst                                                                                                                                                                                                                         ; Stuck at GND                   ; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|W_exc_crst_active,                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|W_badaddr_reg_baddr[28]                                                                                                                                                                                                              ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|A_exc_ext_intr                                                                                                                                                                                                                     ; Stuck at GND                   ; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|W_exception_reg_cause[4],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|W_exception_reg_cause[3]                                                                                                                                                                                                             ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|W_cdsr_reg_status[31]                                                                                                                                                                                                              ; Stuck at GND                   ; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|E_control_reg_rddata[31],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|M_control_reg_rddata[31]                                                                                                                                                                                                             ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|W_cdsr_reg_status[30]                                                                                                                                                                                                              ; Stuck at GND                   ; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|E_control_reg_rddata[30],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|M_control_reg_rddata[30]                                                                                                                                                                                                             ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|W_cdsr_reg_status[29]                                                                                                                                                                                                              ; Stuck at GND                   ; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|E_control_reg_rddata[29],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|M_control_reg_rddata[29]                                                                                                                                                                                                             ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[91]                                                                                                                  ; Stuck at GND                   ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[91]                                                                                                                   ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[90]                                                                                                                  ; Stuck at GND                   ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[90]                                                                                                                   ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[89]                                                                                                                  ; Stuck at GND                   ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[89]                                                                                                                   ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[74]                                                                                                                  ; Stuck at GND                   ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[74]                                                                                                                   ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[92]                                                                                                                  ; Stuck at GND                   ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[92]                                                                                                                   ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|W_cdsr_reg_status[28]                                                                                                                                                                                                              ; Stuck at GND                   ; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|E_control_reg_rddata[28]                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|W_cdsr_reg_status[27]                                                                                                                                                                                                              ; Stuck at GND                   ; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|E_control_reg_rddata[27]                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|W_cdsr_reg_status[25]                                                                                                                                                                                                              ; Stuck at GND                   ; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|E_control_reg_rddata[25]                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|W_cdsr_reg_status[24]                                                                                                                                                                                                              ; Stuck at GND                   ; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|E_control_reg_rddata[24]                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|W_cdsr_reg_status[23]                                                                                                                                                                                                              ; Stuck at GND                   ; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|E_control_reg_rddata[23]                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|W_cdsr_reg_status[22]                                                                                                                                                                                                              ; Stuck at GND                   ; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|E_control_reg_rddata[22]                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|W_cdsr_reg_status[21]                                                                                                                                                                                                              ; Stuck at GND                   ; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|E_control_reg_rddata[21]                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|W_cdsr_reg_status[20]                                                                                                                                                                                                              ; Stuck at GND                   ; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|E_control_reg_rddata[20]                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|W_cdsr_reg_status[6]                                                                                                                                                                                                               ; Stuck at GND                   ; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|E_control_reg_rddata[6]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|W_cdsr_reg_status[5]                                                                                                                                                                                                               ; Stuck at GND                   ; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|E_control_reg_rddata[5]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|W_cdsr_reg_status[4]                                                                                                                                                                                                               ; Stuck at GND                   ; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|E_control_reg_rddata[4]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|W_cdsr_reg_status[3]                                                                                                                                                                                                               ; Stuck at GND                   ; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|E_control_reg_rddata[3]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                                                        ; Stuck at GND                   ; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|W_cdsr_reg_status[9]                                                                                                                                                                                                               ; Stuck at GND                   ; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|E_control_reg_rddata[9]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|W_cdsr_reg_status[8]                                                                                                                                                                                                               ; Stuck at GND                   ; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|E_control_reg_rddata[8]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|E_ctrl_ld_st_ex                                                                                                                                                                                                                    ; Stuck at GND                   ; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|M_ctrl_ld_st_ex                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|E_ctrl_intr_inst                                                                                                                                                                                                                   ; Stuck at GND                   ; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|M_ctrl_intr_inst                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_nios2_oci_dbrk:the_intro_qsys_CPU_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                   ; Stuck at GND                   ; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_nios2_oci_break:the_intro_qsys_CPU_cpu_nios2_oci_break|trigger_state                                                                                ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|W_cdsr_reg_status[7]                                                                                                                                                                                                               ; Stuck at GND                   ; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|E_control_reg_rddata[7]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_nios2_oci_xbrk:the_intro_qsys_CPU_cpu_nios2_oci_xbrk|xbrk_break                                                                                   ; Stuck at GND                   ; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|M_oci_sync_hbreak_req                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_nios2_oci_xbrk:the_intro_qsys_CPU_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                                                 ; Stuck at GND                   ; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_nios2_oci_xbrk:the_intro_qsys_CPU_cpu_nios2_oci_xbrk|M_xbrk_goto0                                                                                   ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_nios2_oci_xbrk:the_intro_qsys_CPU_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                                 ; Stuck at GND                   ; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_nios2_oci_xbrk:the_intro_qsys_CPU_cpu_nios2_oci_xbrk|M_xbrk_goto1                                                                                   ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                    ; Lost Fanouts                   ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                      ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                                    ; Lost Fanouts                   ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                                      ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][90]                                                                                                                                                                    ; Lost Fanouts                   ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                                      ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                    ; Lost Fanouts                   ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                      ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][92]                                                                                                                                                            ; Lost Fanouts                   ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                              ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][91]                                                                                                                                                            ; Lost Fanouts                   ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                              ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][90]                                                                                                                                                            ; Lost Fanouts                   ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][90]                                                                                                                                                              ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                            ; Lost Fanouts                   ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                              ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][92]                                                                                                                                                    ; Lost Fanouts                   ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                      ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][91]                                                                                                                                                    ; Lost Fanouts                   ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                      ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][90]                                                                                                                                                    ; Lost Fanouts                   ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][90]                                                                                                                                                      ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                    ; Lost Fanouts                   ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                      ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[0][65]                                                                                                                                                     ; Lost Fanouts                   ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[1][65]                                                                                                                                                       ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[0][64]                                                                                                                                                     ; Lost Fanouts                   ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[1][64]                                                                                                                                                       ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[0][63]                                                                                                                                                     ; Lost Fanouts                   ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[1][63]                                                                                                                                                       ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[0][62]                                                                                                                                                     ; Lost Fanouts                   ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[1][62]                                                                                                                                                       ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|W_cdsr_reg_status[11]                                                                                                                                                                                                              ; Stuck at GND                   ; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|E_control_reg_rddata[11]                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_0_avalon_slave_0_agent_rsp_fifo|mem[0][91]                                                                                                                                                         ; Lost Fanouts                   ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_0_avalon_slave_0_agent_rsp_fifo|mem[1][91]                                                                                                                                                           ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_0_avalon_slave_0_agent_rsp_fifo|mem[0][90]                                                                                                                                                         ; Lost Fanouts                   ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_0_avalon_slave_0_agent_rsp_fifo|mem[1][90]                                                                                                                                                           ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_0_avalon_slave_0_agent_rsp_fifo|mem[0][89]                                                                                                                                                         ; Lost Fanouts                   ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_0_avalon_slave_0_agent_rsp_fifo|mem[1][89]                                                                                                                                                           ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_dma2_0_avalon_slave_agent_rsp_fifo|mem[0][92]                                                                                                                                                       ; Lost Fanouts                   ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_dma2_0_avalon_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                         ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_dma2_0_avalon_slave_agent_rsp_fifo|mem[0][91]                                                                                                                                                       ; Lost Fanouts                   ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_dma2_0_avalon_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                         ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_dma2_0_avalon_slave_agent_rsp_fifo|mem[0][90]                                                                                                                                                       ; Lost Fanouts                   ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_dma2_0_avalon_slave_agent_rsp_fifo|mem[1][90]                                                                                                                                                         ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_dma2_0_avalon_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                       ; Lost Fanouts                   ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_dma2_0_avalon_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                         ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][92]                                                                                                                                                   ; Lost Fanouts                   ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][91]                                                                                                                                                   ; Lost Fanouts                   ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][90]                                                                                                                                                   ; Lost Fanouts                   ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][90]                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                   ; Lost Fanouts                   ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                     ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|W_cdsr_reg_status[12]                                                                                                                                                                                                              ; Stuck at GND                   ; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|E_control_reg_rddata[12]                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_instruction_master_to_sdram_controller_s1_cmd_width_adapter|address_reg[0]                                                                                                                    ; Stuck at GND                   ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem[7][18]                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_gpio_lcd_0_avalon_slave_0_cmd_width_adapter|address_reg[31]                                                                                                                    ; Stuck at GND                   ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem[1][40]                                                                                                                                                       ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|W_cdsr_reg_status[13]                                                                                                                                                                                                              ; Stuck at GND                   ; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|E_control_reg_rddata[13]                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|W_cdsr_reg_status[26]                                                                                                                                                                                                              ; Stuck at GND                   ; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|E_control_reg_rddata[26]                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|W_cdsr_reg_status[14]                                                                                                                                                                                                              ; Stuck at GND                   ; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|E_control_reg_rddata[14]                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|W_cdsr_reg_status[15]                                                                                                                                                                                                              ; Stuck at GND                   ; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|E_control_reg_rddata[15]                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|W_cdsr_reg_status[16]                                                                                                                                                                                                              ; Stuck at GND                   ; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|E_control_reg_rddata[16]                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|W_cdsr_reg_status[17]                                                                                                                                                                                                              ; Stuck at GND                   ; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|E_control_reg_rddata[17]                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|W_cdsr_reg_status[18]                                                                                                                                                                                                              ; Stuck at GND                   ; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|E_control_reg_rddata[18]                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|W_cdsr_reg_status[19]                                                                                                                                                                                                              ; Stuck at GND                   ; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|E_control_reg_rddata[19]                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][110]                                                                                                                                                  ; Stuck at GND                   ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][110]                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_dma2_0_avalon_slave_agent_rsp_fifo|mem[1][110]                                                                                                                                                      ; Stuck at GND                   ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_dma2_0_avalon_slave_agent_rsp_fifo|mem[0][110]                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_0_avalon_slave_0_agent_rsp_fifo|mem[1][110]                                                                                                                                                        ; Stuck at GND                   ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_0_avalon_slave_0_agent_rsp_fifo|mem[0][110]                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][110]                                                                                                                                                   ; Stuck at GND                   ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][110]                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][110]                                                                                                                                                                   ; Stuck at GND                   ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][110]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[1][110]                                                                                                                                                          ; Stuck at GND                   ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo|mem[0][110]                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                                            ; Stuck at VCC                   ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count_zero_flag                                                                                                                                                    ; Stuck at VCC                   ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count[0]                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_debug_slave_wrapper:the_intro_qsys_CPU_cpu_debug_slave_wrapper|intro_qsys_CPU_cpu_debug_slave_tck:the_intro_qsys_CPU_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts                   ; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_debug_slave_wrapper:the_intro_qsys_CPU_cpu_debug_slave_wrapper|intro_qsys_CPU_cpu_debug_slave_tck:the_intro_qsys_CPU_cpu_debug_slave_tck|DRsize.101 ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_0_avalon_slave_0_agent_rsp_fifo|mem[0][92]                                                                                                                                                         ; Lost Fanouts                   ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_0_avalon_slave_0_agent_rsp_fifo|mem[1][92]                                                                                                                                                           ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[15]                                                                                                                                 ; Stuck at GND                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[14],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                              ; due to stuck port data_in      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13]                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 6311  ;
; Number of registers using Synchronous Clear  ; 202   ;
; Number of registers using Synchronous Load   ; 423   ;
; Number of registers using Asynchronous Clear ; 3311  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 3215  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; intro_qsys:inst|intro_qsys_timer_0:timer_0|internal_counter[0]                                                                                                                                                                                                                                                                  ; 3       ;
; intro_qsys:inst|intro_qsys_timer_0:timer_0|internal_counter[1]                                                                                                                                                                                                                                                                  ; 3       ;
; intro_qsys:inst|intro_qsys_timer_0:timer_0|internal_counter[2]                                                                                                                                                                                                                                                                  ; 3       ;
; intro_qsys:inst|intro_qsys_timer_0:timer_0|internal_counter[3]                                                                                                                                                                                                                                                                  ; 3       ;
; intro_qsys:inst|intro_qsys_timer_0:timer_0|internal_counter[6]                                                                                                                                                                                                                                                                  ; 3       ;
; intro_qsys:inst|intro_qsys_timer_0:timer_0|internal_counter[8]                                                                                                                                                                                                                                                                  ; 3       ;
; intro_qsys:inst|intro_qsys_timer_0:timer_0|internal_counter[9]                                                                                                                                                                                                                                                                  ; 3       ;
; intro_qsys:inst|intro_qsys_timer_0:timer_0|internal_counter[14]                                                                                                                                                                                                                                                                 ; 3       ;
; intro_qsys:inst|intro_qsys_timer_0:timer_0|internal_counter[15]                                                                                                                                                                                                                                                                 ; 3       ;
; intro_qsys:inst|intro_qsys_SDRAM_controller:sdram_controller|m_cmd[1]                                                                                                                                                                                                                                                           ; 2       ;
; intro_qsys:inst|intro_qsys_SDRAM_controller:sdram_controller|m_cmd[3]                                                                                                                                                                                                                                                           ; 1       ;
; intro_qsys:inst|intro_qsys_SDRAM_controller:sdram_controller|m_cmd[2]                                                                                                                                                                                                                                                           ; 2       ;
; intro_qsys:inst|intro_qsys_SDRAM_controller:sdram_controller|m_cmd[0]                                                                                                                                                                                                                                                           ; 2       ;
; intro_qsys:inst|intro_qsys_SDRAM_controller:sdram_controller|i_cmd[1]                                                                                                                                                                                                                                                           ; 2       ;
; intro_qsys:inst|intro_qsys_SDRAM_controller:sdram_controller|i_cmd[3]                                                                                                                                                                                                                                                           ; 2       ;
; intro_qsys:inst|intro_qsys_SDRAM_controller:sdram_controller|i_cmd[2]                                                                                                                                                                                                                                                           ; 2       ;
; intro_qsys:inst|intro_qsys_SDRAM_controller:sdram_controller|i_cmd[0]                                                                                                                                                                                                                                                           ; 2       ;
; intro_qsys:inst|intro_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:intro_qsys_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                                                                                                                    ; 26      ;
; intro_qsys:inst|intro_qsys_SDRAM_controller:sdram_controller|i_addr[11]                                                                                                                                                                                                                                                         ; 10      ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_0_avalon_slave_0_translator|waitrequest_reset_override                                                                                                                                                                       ; 5       ;
; intro_qsys:inst|intro_qsys_jtag_uart:jtag_uart|av_waitrequest                                                                                                                                                                                                                                                                   ; 7       ;
; intro_qsys:inst|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                                                                                      ; 1       ;
; intro_qsys:inst|intro_qsys_SDRAM_controller:sdram_controller|refresh_counter[12]                                                                                                                                                                                                                                                ; 2       ;
; intro_qsys:inst|intro_qsys_SDRAM_controller:sdram_controller|refresh_counter[9]                                                                                                                                                                                                                                                 ; 2       ;
; intro_qsys:inst|intro_qsys_SDRAM_controller:sdram_controller|refresh_counter[8]                                                                                                                                                                                                                                                 ; 2       ;
; intro_qsys:inst|intro_qsys_SDRAM_controller:sdram_controller|refresh_counter[7]                                                                                                                                                                                                                                                 ; 2       ;
; intro_qsys:inst|intro_qsys_SDRAM_controller:sdram_controller|refresh_counter[3]                                                                                                                                                                                                                                                 ; 2       ;
; intro_qsys:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                   ; 38      ;
; intro_qsys:inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                   ; 73      ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                            ; 2       ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                    ; 2       ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|empty                                                                                                                                                                                                 ; 2       ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|M_pipe_flush                                                                                                                                                                                                                                                          ; 13      ;
; intro_qsys:inst|intro_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:intro_qsys_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                ; 11      ;
; intro_qsys:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                   ; 1       ;
; intro_qsys:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                   ; 4       ;
; intro_qsys:inst|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                                                                      ; 2       ;
; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|waitrequest_reset_override                                                                                                                                                                          ; 4       ;
; intro_qsys:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                    ; 1       ;
; intro_qsys:inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                    ; 1       ;
; intro_qsys:inst|intro_qsys_jtag_uart:jtag_uart|t_dav                                                                                                                                                                                                                                                                            ; 3       ;
; intro_qsys:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                   ; 1       ;
; intro_qsys:inst|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                                                                                      ; 1       ;
; intro_qsys:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                    ; 1       ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_nios2_avalon_reg:the_intro_qsys_CPU_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                                              ; 2       ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_nios2_avalon_reg:the_intro_qsys_CPU_cpu_nios2_avalon_reg|oci_ienable[1]                                                                                                              ; 2       ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_nios2_avalon_reg:the_intro_qsys_CPU_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                                              ; 2       ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|A_wr_dst_reg_from_M                                                                                                                                                                                                                                                   ; 1       ;
; intro_qsys:inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                    ; 1       ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|ic_tag_clr_valid_bits                                                                                                                                                                                                                                                 ; 1       ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|M_pipe_flush_waddr[22]                                                                                                                                                                                                                                                ; 1       ;
; intro_qsys:inst|intro_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:intro_qsys_jtag_uart_alt_jtag_atlantic|rst2                                                                                                                                                                                                                    ; 3       ;
; intro_qsys:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                   ; 1       ;
; intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|clr_break_line                                                                                                                                                                                                                                                        ; 9       ;
; intro_qsys:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                       ; 1       ;
; intro_qsys:inst|intro_qsys_timer_0:timer_0|period_l_register[0]                                                                                                                                                                                                                                                                 ; 2       ;
; intro_qsys:inst|intro_qsys_timer_0:timer_0|period_l_register[1]                                                                                                                                                                                                                                                                 ; 2       ;
; intro_qsys:inst|intro_qsys_timer_0:timer_0|period_l_register[2]                                                                                                                                                                                                                                                                 ; 2       ;
; intro_qsys:inst|intro_qsys_timer_0:timer_0|period_l_register[3]                                                                                                                                                                                                                                                                 ; 2       ;
; intro_qsys:inst|intro_qsys_timer_0:timer_0|period_l_register[6]                                                                                                                                                                                                                                                                 ; 2       ;
; intro_qsys:inst|intro_qsys_timer_0:timer_0|period_l_register[8]                                                                                                                                                                                                                                                                 ; 2       ;
; intro_qsys:inst|intro_qsys_timer_0:timer_0|period_l_register[9]                                                                                                                                                                                                                                                                 ; 2       ;
; intro_qsys:inst|intro_qsys_timer_0:timer_0|period_l_register[14]                                                                                                                                                                                                                                                                ; 2       ;
; intro_qsys:inst|intro_qsys_timer_0:timer_0|period_l_register[15]                                                                                                                                                                                                                                                                ; 2       ;
; intro_qsys:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                        ; 1       ;
; intro_qsys:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                        ; 1       ;
; intro_qsys:inst|intro_qsys_altpll_0:altpll_0|pfdena_reg                                                                                                                                                                                                                                                                         ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 77                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Intro|intro_qsys:inst|intro_qsys_CPU:cpu|d_byteenable[0]                                                                                                                                                                                                                                                                                                       ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_sdram_controller_s1_cmd_width_adapter|data_reg[7]                                                                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_gpio_lcd_0_avalon_slave_0_cmd_width_adapter|count[1]                                                                                                                                                                                       ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_gpio_lcd_0_avalon_slave_0_cmd_width_adapter|data_reg[23]                                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_gpio_lcd_0_avalon_slave_0_cmd_width_adapter|address_reg[1]                                                                                                                                                                                 ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_gpio_lcd_0_avalon_slave_0_cmd_width_adapter|data_reg[6]                                                                                                                                                                                    ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo|mem_used[5]                                                                                                                                                                                                                      ;
; 3:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |Intro|intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|d_address_tag_field[0]                                                                                                                                                                                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_0_avalon_slave_0_translator|wait_latency_counter[1]                                                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_lcd_0_avalon_slave_0_translator|wait_latency_counter[0]                                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]                                                                                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |Intro|intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|M_st_data[31]                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |Intro|intro_qsys:inst|intro_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:intro_qsys_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Intro|intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|M_mem_byte_en[0]                                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |Intro|intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|A_slow_inst_result[3]                                                                                                                                                                                                                                                                          ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |Intro|intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|ic_tag_wraddress[5]                                                                                                                                                                                                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Intro|intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|M_control_reg_rddata[0]                                                                                                                                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Intro|intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|start_dma_s                                                                                                                                                                                                                                                                                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Intro|intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|ic_fill_ap_cnt[2]                                                                                                                                                                                                                                                                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Intro|intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|ic_fill_ap_offset[0]                                                                                                                                                                                                                                                                           ;
; 8:1                ; 24 bits   ; 120 LEs       ; 72 LEs               ; 48 LEs                 ; Yes        ; |Intro|intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|avalon_read_data[27]                                                                                                                                                                                                                                                                                             ;
; 8:1                ; 6 bits    ; 30 LEs        ; 24 LEs               ; 6 LEs                  ; Yes        ; |Intro|intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|avalon_read_data[8]                                                                                                                                                                                                                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |Intro|intro_qsys:inst|intro_qsys_CPU:cpu|d_writedata[19]                                                                                                                                                                                                                                                                                                       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Intro|intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|A_dc_wr_data_cnt[3]                                                                                                                                                                                                                                                                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Intro|intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|A_dc_rd_data_cnt[1]                                                                                                                                                                                                                                                                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Intro|intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|A_dc_rd_addr_cnt[2]                                                                                                                                                                                                                                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Intro|intro_qsys:inst|intro_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:intro_qsys_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                                                      ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; Yes        ; |Intro|intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_nios2_ocimem:the_intro_qsys_CPU_cpu_nios2_ocimem|MonDReg[20]                                                                                                                                                  ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |Intro|intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_nios2_ocimem:the_intro_qsys_CPU_cpu_nios2_ocimem|MonDReg[9]                                                                                                                                                   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |Intro|intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_nios2_oci_break:the_intro_qsys_CPU_cpu_nios2_oci_break|break_readreg[28]                                                                                                                                      ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |Intro|intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|A_inst_result[28]                                                                                                                                                                                                                                                                              ;
; 4:1                ; 21 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; Yes        ; |Intro|intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|A_inst_result[11]                                                                                                                                                                                                                                                                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Intro|intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|A_inst_result[1]                                                                                                                                                                                                                                                                               ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |Intro|intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|A_inst_result[2]                                                                                                                                                                                                                                                                               ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |Intro|intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|readdata[0]                                                                                                                                                                                                                      ;
; 3:1                ; 63 bits   ; 126 LEs       ; 63 LEs               ; 63 LEs                 ; Yes        ; |Intro|intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|cnt_remaining_s[2]                                                                                                                                                                                                                                                                                               ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |Intro|intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_debug_slave_wrapper:the_intro_qsys_CPU_cpu_debug_slave_wrapper|intro_qsys_CPU_cpu_debug_slave_tck:the_intro_qsys_CPU_cpu_debug_slave_tck|sr[36]                                                               ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Intro|intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_debug_slave_wrapper:the_intro_qsys_CPU_cpu_debug_slave_wrapper|intro_qsys_CPU_cpu_debug_slave_tck:the_intro_qsys_CPU_cpu_debug_slave_tck|sr[33]                                                               ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |Intro|intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_debug_slave_wrapper:the_intro_qsys_CPU_cpu_debug_slave_wrapper|intro_qsys_CPU_cpu_debug_slave_tck:the_intro_qsys_CPU_cpu_debug_slave_tck|sr[12]                                                               ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |Intro|intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_debug_slave_wrapper:the_intro_qsys_CPU_cpu_debug_slave_wrapper|intro_qsys_CPU_cpu_debug_slave_tck:the_intro_qsys_CPU_cpu_debug_slave_tck|sr[21]                                                               ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |Intro|intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|d_address_offset_field[0]                                                                                                                                                                                                                                                                      ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |Intro|intro_qsys:inst|intro_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:intro_qsys_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                      ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |Intro|intro_qsys:inst|intro_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:intro_qsys_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                      ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |Intro|intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_nios2_ocimem:the_intro_qsys_CPU_cpu_nios2_ocimem|MonAReg[3]                                                                                                                                                   ;
; 5:1                ; 24 bits   ; 72 LEs        ; 72 LEs               ; 0 LEs                  ; Yes        ; |Intro|intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|A_pipe_flush_waddr[13]                                                                                                                                                                                                                                                                         ;
; 6:1                ; 2 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |Intro|intro_qsys:inst|intro_qsys_SDRAM_controller:sdram_controller|intro_qsys_SDRAM_controller_input_efifo_module:the_intro_qsys_SDRAM_controller_input_efifo_module|entries[1]                                                                                                                                                                                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Intro|intro_qsys:inst|intro_qsys_SDRAM_controller:sdram_controller|m_bank[0]                                                                                                                                                                                                                                                                                   ;
; 7:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |Intro|intro_qsys:inst|ParallelPort:gpio_0|ReadData[10]                                                                                                                                                                                                                                                                                                         ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |Intro|intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|M_mem_byte_en[2]                                                                                                                                                                                                                                                                               ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Intro|intro_qsys:inst|ParallelPort:gpio_lcd_0|ReadData[3]                                                                                                                                                                                                                                                                                                      ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |Intro|intro_qsys:inst|intro_qsys_SDRAM_controller:sdram_controller|i_count[0]                                                                                                                                                                                                                                                                                  ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Intro|intro_qsys:inst|intro_qsys_SDRAM_controller:sdram_controller|m_addr[10]                                                                                                                                                                                                                                                                                  ;
; 7:1                ; 14 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; Yes        ; |Intro|intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|F_pc[23]                                                                                                                                                                                                                                                                                       ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Intro|intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|E_control_reg_rddata[1]                                                                                                                                                                                                                                                                        ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |Intro|intro_qsys:inst|intro_qsys_SDRAM_controller:sdram_controller|m_addr[4]                                                                                                                                                                                                                                                                                   ;
; 7:1                ; 7 bits    ; 28 LEs        ; 21 LEs               ; 7 LEs                  ; Yes        ; |Intro|intro_qsys:inst|intro_qsys_SDRAM_controller:sdram_controller|m_addr[1]                                                                                                                                                                                                                                                                                   ;
; 7:1                ; 42 bits   ; 168 LEs       ; 0 LEs                ; 168 LEs                ; Yes        ; |Intro|intro_qsys:inst|intro_qsys_SDRAM_controller:sdram_controller|active_addr[0]                                                                                                                                                                                                                                                                              ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |Intro|intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|E_src2[3]                                                                                                                                                                                                                                                                                      ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |Intro|intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|E_src2[7]                                                                                                                                                                                                                                                                                      ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |Intro|intro_qsys:inst|intro_qsys_SDRAM_controller:sdram_controller|m_data[10]                                                                                                                                                                                                                                                                                  ;
; 6:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |Intro|intro_qsys:inst|ParallelPort:gpio_0|iRegPort[15]                                                                                                                                                                                                                                                                                                         ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Intro|intro_qsys:inst|ParallelPort:gpio_lcd_0|iRegPort[1]                                                                                                                                                                                                                                                                                                      ;
; 5:1                ; 15 bits   ; 45 LEs        ; 45 LEs               ; 0 LEs                  ; Yes        ; |Intro|intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|E_src2[18]                                                                                                                                                                                                                                                                                     ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; Yes        ; |Intro|intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|E_src1[21]                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; No         ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo|mem                                                                                                                                                                                                                        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |Intro|intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|A_dst_regnum                                                                                                                                                                                                                                                                                   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Intro|intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|E_logic_result[12]                                                                                                                                                                                                                                                                             ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |Intro|intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|dc_data_rd_port_addr[0]                                                                                                                                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Intro|intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|dc_data_wr_port_data[6]                                                                                                                                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Intro|intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|dc_data_wr_port_data[8]                                                                                                                                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Intro|intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|dc_data_wr_port_data[22]                                                                                                                                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Intro|intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|dc_data_wr_port_data[26]                                                                                                                                                                                                                                                                       ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_router_001:router_001|src_channel[7]                                                                                                                                                                                                                         ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |Intro|intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|D_dst_regnum[0]                                                                                                                                                                                                                                                                                ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |Intro|intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|D_src2_reg[29]                                                                                                                                                                                                                                                                                 ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |Intro|intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|A_wr_data_unfiltered[13]                                                                                                                                                                                                                                                                       ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |Intro|intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|A_wr_data_unfiltered[26]                                                                                                                                                                                                                                                                       ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |Intro|intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|A_wr_data_unfiltered[4]                                                                                                                                                                                                                                                                        ;
; 7:1                ; 10 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |Intro|intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|F_ic_data_rd_addr_nxt[2]                                                                                                                                                                                                                                                                       ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_router_001:router_001|src_channel[4]                                                                                                                                                                                                                         ;
; 8:1                ; 4 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |Intro|intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|Selector74                                                                                                                                                                                                                                                                                                       ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |Intro|intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|Selector75                                                                                                                                                                                                                                                                                                       ;
; 9:1                ; 3 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |Intro|intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_router_001:router_001|src_channel[8]                                                                                                                                                                                                                         ;
; 9:1                ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |Intro|intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|Selector71                                                                                                                                                                                                                                                                                                       ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |Intro|intro_qsys:inst|intro_qsys_SDRAM_controller:sdram_controller|Selector35                                                                                                                                                                                                                                                                                  ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |Intro|intro_qsys:inst|intro_qsys_SDRAM_controller:sdram_controller|Selector27                                                                                                                                                                                                                                                                                  ;
; 20:1               ; 4 bits    ; 52 LEs        ; 48 LEs               ; 4 LEs                  ; Yes        ; |Intro|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                    ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                     ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[1]                                                                                                                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]                                                                                                                                                                                                                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                                                                                                                                                        ;
; 12:1               ; 4 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                             ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; No         ; |Intro|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count                                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Intro|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][1]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Intro|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                    ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |Intro|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][1]                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Intro|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Intro|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Intro|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                           ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |Intro|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]                           ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Intro|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Intro|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]              ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Intro|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]                             ;
; 34:1               ; 4 bits    ; 88 LEs        ; 64 LEs               ; 24 LEs                 ; Yes        ; |Intro|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ;
; 44:1               ; 4 bits    ; 116 LEs       ; 72 LEs               ; 44 LEs                 ; Yes        ; |Intro|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Source assignments for intro_qsys:inst|intro_qsys_SDRAM_controller:sdram_controller ;
+-----------------------------+-------+------+----------------------------------------+
; Assignment                  ; Value ; From ; To                                     ;
+-----------------------------+-------+------+----------------------------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]                            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]                             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]                              ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]                              ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]                               ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]                               ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe                                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0                       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0                        ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0                        ;
+-----------------------------+-------+------+----------------------------------------+


+---------------------------------------------------------------------+
; Source assignments for intro_qsys:inst|intro_qsys_altpll_0:altpll_0 ;
+----------------+-------+------+-------------------------------------+
; Assignment     ; Value ; From ; To                                  ;
+----------------+-------+------+-------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pfdena_reg                          ;
+----------------+-------+------+-------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for intro_qsys:inst|intro_qsys_altpll_0:altpll_0|intro_qsys_altpll_0_stdsync_sv6:stdsync2|intro_qsys_altpll_0_dffpipe_l2c:dffpipe3 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                   ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                    ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for intro_qsys:inst|intro_qsys_jtag_uart:jtag_uart|intro_qsys_jtag_uart_scfifo_w:the_intro_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for intro_qsys:inst|intro_qsys_jtag_uart:jtag_uart|intro_qsys_jtag_uart_scfifo_r:the_intro_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                    ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                            ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                         ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_cmd_demux_002:cmd_demux_002 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                            ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                         ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                    ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_rsp_demux_001:rsp_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                            ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                         ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_rsp_demux_002:rsp_demux_002 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                            ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                         ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_rsp_demux_002:rsp_demux_003 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                            ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                         ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_rsp_demux_002:rsp_demux_004 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                            ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                         ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_rsp_demux_005:rsp_demux_005 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                            ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                         ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_rsp_demux_002:rsp_demux_006 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                            ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                         ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_rsp_demux_002:rsp_demux_007 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                            ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                         ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_rsp_demux_002:rsp_demux_008 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                            ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                         ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                            ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                            ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                    ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                    ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for intro_qsys:inst|altera_reset_controller:rst_controller ;
+-------------------+-------+------+--------------------------------------------+
; Assignment        ; Value ; From ; To                                         ;
+-------------------+-------+------+--------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]     ;
+-------------------+-------+------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for intro_qsys:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for intro_qsys:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                        ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                    ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for intro_qsys:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                        ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                    ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for intro_qsys:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                            ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                        ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                        ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for intro_qsys:inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                        ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                    ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                    ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for intro_qsys:inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                            ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                        ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                        ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: intro_qsys:inst|ParallelPort:gpio_0 ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; N              ; 32    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: intro_qsys:inst|ParallelPort:gpio_lcd_0 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; n              ; 8     ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_jtag_uart:jtag_uart|intro_qsys_jtag_uart_scfifo_w:the_intro_qsys_jtag_uart_scfifo_w|scfifo:wfifo ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                            ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                      ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                    ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                  ;
; lpm_width               ; 8            ; Signed Integer                                                                                                                  ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                                  ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                                  ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                         ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                         ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                         ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                         ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                         ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                         ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                         ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                         ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                         ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                         ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                         ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                         ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                                         ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_jtag_uart:jtag_uart|intro_qsys_jtag_uart_scfifo_r:the_intro_qsys_jtag_uart_scfifo_r|scfifo:rfifo ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                            ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                      ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                    ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                  ;
; lpm_width               ; 8            ; Signed Integer                                                                                                                  ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                                                  ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                                                  ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                                         ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                                         ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                                         ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                         ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                         ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                                         ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                                         ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                                                                         ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                         ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                         ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                         ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                         ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                                         ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:lcd_dma2_0_avalon_master_translator ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                      ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                                            ;
; AV_DATA_W                   ; 16    ; Signed Integer                                                                                                                            ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                            ;
; AV_BYTEENABLE_W             ; 2     ; Signed Integer                                                                                                                            ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                            ;
; UAV_BURSTCOUNT_W            ; 2     ; Signed Integer                                                                                                                            ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                            ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                            ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                            ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                            ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                            ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                            ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                            ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                            ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                            ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                            ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                            ;
; AV_SYMBOLS_PER_WORD         ; 2     ; Signed Integer                                                                                                                            ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                            ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                            ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                             ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 29    ; Signed Integer                                                                                                                   ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                   ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                   ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                   ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                   ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                   ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                   ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                   ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                   ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                   ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                   ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                   ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                   ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                   ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                   ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                   ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                   ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                    ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 26    ; Signed Integer                                                                                                                          ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                          ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                          ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                          ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                          ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                          ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                          ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                          ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                          ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                          ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                          ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                          ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                          ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                          ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                          ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                          ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                          ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                          ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                          ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_controller_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 23    ; Signed Integer                                                                                                                   ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                   ;
; AV_BYTEENABLE_W                ; 2     ; Signed Integer                                                                                                                   ;
; UAV_BYTEENABLE_W               ; 2     ; Signed Integer                                                                                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                   ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                                   ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 2     ; Signed Integer                                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                   ;
; BITS_PER_WORD                  ; 1     ; Signed Integer                                                                                                                   ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 2     ; Signed Integer                                                                                                                   ;
; UAV_DATA_W                     ; 16    ; Signed Integer                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                   ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                   ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                   ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                   ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                   ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                   ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                     ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                           ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                           ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                           ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                           ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                           ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_dma2_0_avalon_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                 ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                                       ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                       ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                       ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                       ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                       ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                       ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_0_avalon_slave_0_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                               ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                                     ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                     ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                     ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                     ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                     ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                     ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_lcd_0_avalon_slave_0_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                   ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                                         ;
; AV_DATA_W                      ; 8     ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                         ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                         ;
; UAV_BYTEENABLE_W               ; 1     ; Signed Integer                                                                                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                         ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 1     ; Signed Integer                                                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                         ;
; BITS_PER_WORD                  ; 0     ; Signed Integer                                                                                                                         ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                         ;
; UAV_BURSTCOUNT_W               ; 1     ; Signed Integer                                                                                                                         ;
; UAV_DATA_W                     ; 8     ; Signed Integer                                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                         ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                    ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                          ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                          ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                          ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                          ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                          ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                  ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                  ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                  ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                  ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                  ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                  ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                  ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                  ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                  ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                  ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                  ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                  ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                  ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                  ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                  ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                  ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                  ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                  ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                  ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                  ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                  ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                  ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                          ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                          ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                          ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                          ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                          ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:lcd_dma2_0_avalon_master_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 70    ; Signed Integer                                                                                                                    ;
; PKT_QOS_L                 ; 70    ; Signed Integer                                                                                                                    ;
; PKT_DATA_SIDEBAND_H       ; 68    ; Signed Integer                                                                                                                    ;
; PKT_DATA_SIDEBAND_L       ; 68    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_SIDEBAND_H       ; 67    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_SIDEBAND_L       ; 67    ; Signed Integer                                                                                                                    ;
; PKT_CACHE_H               ; 86    ; Signed Integer                                                                                                                    ;
; PKT_CACHE_L               ; 83    ; Signed Integer                                                                                                                    ;
; PKT_THREAD_ID_H           ; 79    ; Signed Integer                                                                                                                    ;
; PKT_THREAD_ID_L           ; 79    ; Signed Integer                                                                                                                    ;
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_H          ; 82    ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_L          ; 80    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                                                    ;
; PKT_BURST_TYPE_H          ; 66    ; Signed Integer                                                                                                                    ;
; PKT_BURST_TYPE_L          ; 65    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_EXCLUSIVE       ; 55    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                                    ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_H              ; 74    ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_H             ; 78    ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_L             ; 75    ; Signed Integer                                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 87    ; Signed Integer                                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 88    ; Signed Integer                                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 89    ; Signed Integer                                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 91    ; Signed Integer                                                                                                                    ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                                                    ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_W           ; 2     ; Signed Integer                                                                                                                    ;
; ID                        ; 2     ; Signed Integer                                                                                                                    ;
; SUPPRESS_0_BYTEEN_RSP     ; 1     ; Signed Integer                                                                                                                    ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                                    ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                    ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                    ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                                    ;
; PKT_DATA_W                ; 16    ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_W              ; 2     ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 88    ; Signed Integer                                                                                                           ;
; PKT_QOS_L                 ; 88    ; Signed Integer                                                                                                           ;
; PKT_DATA_SIDEBAND_H       ; 86    ; Signed Integer                                                                                                           ;
; PKT_DATA_SIDEBAND_L       ; 86    ; Signed Integer                                                                                                           ;
; PKT_ADDR_SIDEBAND_H       ; 85    ; Signed Integer                                                                                                           ;
; PKT_ADDR_SIDEBAND_L       ; 85    ; Signed Integer                                                                                                           ;
; PKT_CACHE_H               ; 104   ; Signed Integer                                                                                                           ;
; PKT_CACHE_L               ; 101   ; Signed Integer                                                                                                           ;
; PKT_THREAD_ID_H           ; 97    ; Signed Integer                                                                                                           ;
; PKT_THREAD_ID_L           ; 97    ; Signed Integer                                                                                                           ;
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_H          ; 100   ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_L          ; 98    ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                           ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                           ;
; PKT_BURST_TYPE_H          ; 84    ; Signed Integer                                                                                                           ;
; PKT_BURST_TYPE_L          ; 83    ; Signed Integer                                                                                                           ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                           ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                           ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                           ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                           ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_H              ; 92    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_L             ; 93    ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 105   ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 106   ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 107   ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 109   ; Signed Integer                                                                                                           ;
; ST_DATA_W                 ; 110   ; Signed Integer                                                                                                           ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                           ;
; ID                        ; 0     ; Signed Integer                                                                                                           ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                           ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                           ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                           ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                           ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                           ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 88    ; Signed Integer                                                                                                                  ;
; PKT_QOS_L                 ; 88    ; Signed Integer                                                                                                                  ;
; PKT_DATA_SIDEBAND_H       ; 86    ; Signed Integer                                                                                                                  ;
; PKT_DATA_SIDEBAND_L       ; 86    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_SIDEBAND_H       ; 85    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_SIDEBAND_L       ; 85    ; Signed Integer                                                                                                                  ;
; PKT_CACHE_H               ; 104   ; Signed Integer                                                                                                                  ;
; PKT_CACHE_L               ; 101   ; Signed Integer                                                                                                                  ;
; PKT_THREAD_ID_H           ; 97    ; Signed Integer                                                                                                                  ;
; PKT_THREAD_ID_L           ; 97    ; Signed Integer                                                                                                                  ;
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_H          ; 100   ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_L          ; 98    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                  ;
; PKT_BURST_TYPE_H          ; 84    ; Signed Integer                                                                                                                  ;
; PKT_BURST_TYPE_L          ; 83    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_H              ; 92    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_L             ; 93    ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 105   ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 106   ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 107   ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 109   ; Signed Integer                                                                                                                  ;
; ST_DATA_W                 ; 110   ; Signed Integer                                                                                                                  ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                  ;
; ID                        ; 1     ; Signed Integer                                                                                                                  ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                  ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                  ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                  ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                  ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                                  ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                                              ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                              ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                              ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                              ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                              ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                                              ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                              ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_H              ; 74    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_L              ; 71    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_H             ; 78    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_L             ; 75    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_H          ; 82    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_L          ; 80    ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 88    ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 87    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 89    ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 91    ; Signed Integer                                                                                                              ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                                              ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                              ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                              ;
; AVS_DATA_W                ; 16    ; Signed Integer                                                                                                              ;
; AVS_BURSTCOUNT_W          ; 2     ; Signed Integer                                                                                                              ;
; PKT_SYMBOLS               ; 2     ; Signed Integer                                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                              ;
; AVS_BE_W                  ; 2     ; Signed Integer                                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                              ;
; FIFO_DATA_W               ; 93    ; Signed Integer                                                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                       ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                         ;
; BITS_PER_SYMBOL     ; 93    ; Signed Integer                                                                                                                         ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                         ;
; DATA_WIDTH          ; 93    ; Signed Integer                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                           ;
; BITS_PER_SYMBOL     ; 18    ; Signed Integer                                                                                                                           ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                           ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                           ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                                                           ;
; DATA_WIDTH          ; 18    ; Signed Integer                                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                              ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                              ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                              ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                              ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                              ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_H              ; 92    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_L             ; 93    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_H          ; 100   ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_L          ; 98    ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 106   ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 105   ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 107   ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 109   ; Signed Integer                                                                                                              ;
; ST_DATA_W                 ; 110   ; Signed Integer                                                                                                              ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                              ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                              ;
; FIFO_DATA_W               ; 111   ; Signed Integer                                                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                       ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                         ;
; BITS_PER_SYMBOL     ; 111   ; Signed Integer                                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                         ;
; DATA_WIDTH          ; 111   ; Signed Integer                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_H              ; 92    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_L             ; 93    ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_H          ; 100   ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_L          ; 98    ; Signed Integer                                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 106   ; Signed Integer                                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 105   ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 107   ; Signed Integer                                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 109   ; Signed Integer                                                                                                                      ;
; ST_DATA_W                 ; 110   ; Signed Integer                                                                                                                      ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                                      ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                      ;
; FIFO_DATA_W               ; 111   ; Signed Integer                                                                                                                      ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                               ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                 ;
; BITS_PER_SYMBOL     ; 111   ; Signed Integer                                                                                                                                 ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                 ;
; DATA_WIDTH          ; 111   ; Signed Integer                                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_dma2_0_avalon_slave_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_H              ; 92    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_L             ; 93    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_H          ; 100   ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_L          ; 98    ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 106   ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 105   ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 107   ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 109   ; Signed Integer                                                                                                                  ;
; ST_DATA_W                 ; 110   ; Signed Integer                                                                                                                  ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                                  ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                  ;
; FIFO_DATA_W               ; 111   ; Signed Integer                                                                                                                  ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_dma2_0_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                           ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_dma2_0_avalon_slave_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                             ;
; BITS_PER_SYMBOL     ; 111   ; Signed Integer                                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                             ;
; DATA_WIDTH          ; 111   ; Signed Integer                                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                             ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_0_avalon_slave_0_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_H              ; 92    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_L             ; 93    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_H          ; 100   ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_L          ; 98    ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 106   ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 105   ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 107   ; Signed Integer                                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 109   ; Signed Integer                                                                                                                ;
; ST_DATA_W                 ; 110   ; Signed Integer                                                                                                                ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                                ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                ;
; FIFO_DATA_W               ; 111   ; Signed Integer                                                                                                                ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_0_avalon_slave_0_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                           ;
; BITS_PER_SYMBOL     ; 111   ; Signed Integer                                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                           ;
; DATA_WIDTH          ; 111   ; Signed Integer                                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_lcd_0_avalon_slave_0_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 60    ; Signed Integer                                                                                                                    ;
; PKT_DATA_H                ; 7     ; Signed Integer                                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_H              ; 8     ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_L              ; 8     ; Signed Integer                                                                                                                    ;
; PKT_ADDR_H                ; 40    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_L                ; 9     ; Signed Integer                                                                                                                    ;
; PKT_TRANS_LOCK            ; 45    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 41    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_POSTED          ; 42    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_WRITE           ; 43    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_READ            ; 44    ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_H              ; 65    ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_L              ; 62    ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_H             ; 69    ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_L             ; 66    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_H           ; 52    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_L           ; 50    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_H            ; 49    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_L            ; 47    ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_H          ; 73    ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_L          ; 71    ; Signed Integer                                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 79    ; Signed Integer                                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 78    ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_H          ; 55    ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_L          ; 53    ; Signed Integer                                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 80    ; Signed Integer                                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 82    ; Signed Integer                                                                                                                    ;
; ST_DATA_W                 ; 83    ; Signed Integer                                                                                                                    ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                                    ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                    ;
; AVS_DATA_W                ; 8     ; Signed Integer                                                                                                                    ;
; AVS_BURSTCOUNT_W          ; 1     ; Signed Integer                                                                                                                    ;
; PKT_SYMBOLS               ; 1     ; Signed Integer                                                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                    ;
; AVS_BE_W                  ; 1     ; Signed Integer                                                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                    ;
; FIFO_DATA_W               ; 84    ; Signed Integer                                                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_lcd_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                             ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                             ;
; PKT_SYMBOLS    ; 1     ; Signed Integer                                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                               ;
; BITS_PER_SYMBOL     ; 84    ; Signed Integer                                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                               ;
; DATA_WIDTH          ; 84    ; Signed Integer                                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_H              ; 92    ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_L             ; 93    ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                     ;
; PKT_PROTECTION_H          ; 100   ; Signed Integer                                                                                                                     ;
; PKT_PROTECTION_L          ; 98    ; Signed Integer                                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 106   ; Signed Integer                                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 105   ; Signed Integer                                                                                                                     ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                     ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 107   ; Signed Integer                                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 109   ; Signed Integer                                                                                                                     ;
; ST_DATA_W                 ; 110   ; Signed Integer                                                                                                                     ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                                     ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                     ;
; FIFO_DATA_W               ; 111   ; Signed Integer                                                                                                                     ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                ;
; BITS_PER_SYMBOL     ; 111   ; Signed Integer                                                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                ;
; DATA_WIDTH          ; 111   ; Signed Integer                                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                             ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                             ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                             ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                             ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                             ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                             ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_H              ; 92    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_L             ; 93    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_H          ; 100   ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_L          ; 98    ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 106   ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 105   ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 107   ; Signed Integer                                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 109   ; Signed Integer                                                                                                             ;
; ST_DATA_W                 ; 110   ; Signed Integer                                                                                                             ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                             ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                             ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                             ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                             ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                             ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                             ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                             ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                             ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                             ;
; FIFO_DATA_W               ; 111   ; Signed Integer                                                                                                             ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                      ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                      ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                      ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                      ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                        ;
; BITS_PER_SYMBOL     ; 111   ; Signed Integer                                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                        ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                        ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                        ;
; DATA_WIDTH          ; 111   ; Signed Integer                                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                          ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                          ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                          ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                          ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                     ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                     ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                     ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                     ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                     ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_H              ; 92    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_L             ; 93    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_H          ; 100   ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_L          ; 98    ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 106   ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 105   ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 107   ; Signed Integer                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 109   ; Signed Integer                                                                                                     ;
; ST_DATA_W                 ; 110   ; Signed Integer                                                                                                     ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                     ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                     ;
; FIFO_DATA_W               ; 111   ; Signed Integer                                                                                                     ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                ;
; BITS_PER_SYMBOL     ; 111   ; Signed Integer                                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                ;
; DATA_WIDTH          ; 111   ; Signed Integer                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_router:router|intro_qsys_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                  ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                  ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                  ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_router_001:router_001|intro_qsys_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_router_002:router_002|intro_qsys_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_router_003:router_003|intro_qsys_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_router_004:router_004|intro_qsys_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_router_005:router_005|intro_qsys_mm_interconnect_0_router_005_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_router_005:router_006|intro_qsys_mm_interconnect_0_router_005_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_router_005:router_007|intro_qsys_mm_interconnect_0_router_005_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_router_008:router_008|intro_qsys_mm_interconnect_0_router_008_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_router_005:router_009|intro_qsys_mm_interconnect_0_router_005_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_router_005:router_010|intro_qsys_mm_interconnect_0_router_005_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_router_005:router_011|intro_qsys_mm_interconnect_0_router_005_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                              ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                              ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_L             ; 93    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_H              ; 92    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                ;
; ST_DATA_W                 ; 110   ; Signed Integer                                                                                                                ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                                ;
; MAX_OUTSTANDING_RESPONSES ; 9     ; Signed Integer                                                                                                                ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                ;
; VALID_WIDTH               ; 9     ; Signed Integer                                                                                                                ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_H             ; 96    ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_L             ; 93    ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_H              ; 92    ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                       ;
; ST_DATA_W                 ; 110   ; Signed Integer                                                                                                                       ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                                       ;
; MAX_OUTSTANDING_RESPONSES ; 9     ; Signed Integer                                                                                                                       ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                       ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                       ;
; VALID_WIDTH               ; 9     ; Signed Integer                                                                                                                       ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                       ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                       ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                       ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                       ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                                ;
; COMPRESSED_READ_SUPPORT   ; 0     ; Signed Integer                                                                                                                        ;
; PKT_BEGIN_BURST           ; 69    ; Signed Integer                                                                                                                        ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                                        ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                        ;
; PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                                        ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                                        ;
; PKT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                                                        ;
; PKT_BURSTWRAP_L           ; 59    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                                        ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                        ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                        ;
; PKT_BURST_TYPE_H          ; 66    ; Signed Integer                                                                                                                        ;
; PKT_BURST_TYPE_L          ; 65    ; Signed Integer                                                                                                                        ;
; PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                                                        ;
; PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                                                        ;
; ST_DATA_W                 ; 92    ; Signed Integer                                                                                                                        ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                                        ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                        ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                        ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                        ;
; BURSTWRAP_CONST_MASK      ; 3     ; Signed Integer                                                                                                                        ;
; BURSTWRAP_CONST_VALUE     ; 3     ; Signed Integer                                                                                                                        ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                        ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                        ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                        ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                        ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                        ;
; OUT_BYTE_CNT_H            ; 57    ; Signed Integer                                                                                                                        ;
; OUT_BURSTWRAP_H           ; 61    ; Signed Integer                                                                                                                        ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_H ; 58    ; Signed Integer                                                                                                                                                                                                                                             ;
; PKT_BYTE_CNT_L ; 56    ; Signed Integer                                                                                                                                                                                                                                             ;
; PKT_BYTEEN_H   ; 17    ; Signed Integer                                                                                                                                                                                                                                             ;
; PKT_BYTEEN_L   ; 16    ; Signed Integer                                                                                                                                                                                                                                             ;
; ST_DATA_W      ; 92    ; Signed Integer                                                                                                                                                                                                                                             ;
; ST_CHANNEL_W   ; 9     ; Signed Integer                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpio_lcd_0_avalon_slave_0_burst_adapter ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                        ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                                      ;
; COMPRESSED_READ_SUPPORT   ; 0     ; Signed Integer                                                                                                                              ;
; PKT_BEGIN_BURST           ; 60    ; Signed Integer                                                                                                                              ;
; PKT_ADDR_H                ; 40    ; Signed Integer                                                                                                                              ;
; PKT_ADDR_L                ; 9     ; Signed Integer                                                                                                                              ;
; PKT_BYTE_CNT_H            ; 49    ; Signed Integer                                                                                                                              ;
; PKT_BYTE_CNT_L            ; 47    ; Signed Integer                                                                                                                              ;
; PKT_BURSTWRAP_H           ; 52    ; Signed Integer                                                                                                                              ;
; PKT_BURSTWRAP_L           ; 50    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 41    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_WRITE           ; 43    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_READ            ; 44    ; Signed Integer                                                                                                                              ;
; PKT_BYTEEN_H              ; 8     ; Signed Integer                                                                                                                              ;
; PKT_BYTEEN_L              ; 8     ; Signed Integer                                                                                                                              ;
; PKT_BURST_TYPE_H          ; 57    ; Signed Integer                                                                                                                              ;
; PKT_BURST_TYPE_L          ; 56    ; Signed Integer                                                                                                                              ;
; PKT_BURST_SIZE_H          ; 55    ; Signed Integer                                                                                                                              ;
; PKT_BURST_SIZE_L          ; 53    ; Signed Integer                                                                                                                              ;
; ST_DATA_W                 ; 83    ; Signed Integer                                                                                                                              ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                                              ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                              ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                              ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                              ;
; BURSTWRAP_CONST_MASK      ; 7     ; Signed Integer                                                                                                                              ;
; BURSTWRAP_CONST_VALUE     ; 7     ; Signed Integer                                                                                                                              ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                              ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                              ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                              ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                              ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                              ;
; OUT_BYTE_CNT_H            ; 47    ; Signed Integer                                                                                                                              ;
; OUT_BURSTWRAP_H           ; 52    ; Signed Integer                                                                                                                              ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpio_lcd_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_H ; 49    ; Signed Integer                                                                                                                                                                                                                                                   ;
; PKT_BYTE_CNT_L ; 47    ; Signed Integer                                                                                                                                                                                                                                                   ;
; PKT_BYTEEN_H   ; 8     ; Signed Integer                                                                                                                                                                                                                                                   ;
; PKT_BYTEEN_L   ; 8     ; Signed Integer                                                                                                                                                                                                                                                   ;
; ST_DATA_W      ; 83    ; Signed Integer                                                                                                                                                                                                                                                   ;
; ST_CHANNEL_W   ; 9     ; Signed Integer                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                   ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3           ; Signed Integer                                                                                                                                         ;
; SCHEME         ; round-robin ; String                                                                                                                                                 ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                         ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                           ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                 ;
; SCHEME         ; round-robin ; String                                                                                                                                                         ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                 ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 9      ; Signed Integer                                                                                                                                                      ;
; SCHEME         ; no-arb ; String                                                                                                                                                              ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                      ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 18    ; Signed Integer                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                                      ;
; SCHEME         ; no-arb ; String                                                                                                                                                              ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                      ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_sdram_controller_s1_cmd_width_adapter ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                                     ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                                                           ;
; IN_PKT_ADDR_H                 ; 67    ; Signed Integer                                                                                                                                           ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                                           ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                                                           ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                                                           ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                                                           ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 68    ; Signed Integer                                                                                                                                           ;
; IN_PKT_BYTE_CNT_L             ; 74    ; Signed Integer                                                                                                                                           ;
; IN_PKT_BYTE_CNT_H             ; 76    ; Signed Integer                                                                                                                                           ;
; IN_PKT_BURSTWRAP_L            ; 77    ; Signed Integer                                                                                                                                           ;
; IN_PKT_BURSTWRAP_H            ; 79    ; Signed Integer                                                                                                                                           ;
; IN_PKT_BURST_SIZE_L           ; 80    ; Signed Integer                                                                                                                                           ;
; IN_PKT_BURST_SIZE_H           ; 82    ; Signed Integer                                                                                                                                           ;
; IN_PKT_RESPONSE_STATUS_L      ; 105   ; Signed Integer                                                                                                                                           ;
; IN_PKT_RESPONSE_STATUS_H      ; 106   ; Signed Integer                                                                                                                                           ;
; IN_PKT_TRANS_EXCLUSIVE        ; 73    ; Signed Integer                                                                                                                                           ;
; IN_PKT_BURST_TYPE_L           ; 83    ; Signed Integer                                                                                                                                           ;
; IN_PKT_BURST_TYPE_H           ; 84    ; Signed Integer                                                                                                                                           ;
; IN_PKT_ORI_BURST_SIZE_L       ; 107   ; Signed Integer                                                                                                                                           ;
; IN_PKT_ORI_BURST_SIZE_H       ; 109   ; Signed Integer                                                                                                                                           ;
; IN_PKT_TRANS_WRITE            ; 70    ; Signed Integer                                                                                                                                           ;
; IN_ST_DATA_W                  ; 110   ; Signed Integer                                                                                                                                           ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                                           ;
; OUT_PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                                                           ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                           ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                                                                                                                           ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                                           ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                                           ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                                                           ;
; OUT_PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                                                           ;
; OUT_PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                                                           ;
; OUT_PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                                                                           ;
; OUT_PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                                                                           ;
; OUT_PKT_RESPONSE_STATUS_L     ; 87    ; Signed Integer                                                                                                                                           ;
; OUT_PKT_RESPONSE_STATUS_H     ; 88    ; Signed Integer                                                                                                                                           ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 55    ; Signed Integer                                                                                                                                           ;
; OUT_PKT_BURST_TYPE_L          ; 65    ; Signed Integer                                                                                                                                           ;
; OUT_PKT_BURST_TYPE_H          ; 66    ; Signed Integer                                                                                                                                           ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 89    ; Signed Integer                                                                                                                                           ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 91    ; Signed Integer                                                                                                                                           ;
; OUT_ST_DATA_W                 ; 92    ; Signed Integer                                                                                                                                           ;
; ST_CHANNEL_W                  ; 9     ; Signed Integer                                                                                                                                           ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                                           ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                                           ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                                           ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                                                           ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                                           ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_gpio_lcd_0_avalon_slave_0_cmd_width_adapter ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                                           ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                                                                 ;
; IN_PKT_ADDR_H                 ; 67    ; Signed Integer                                                                                                                                                 ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                                                 ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                                                                 ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                                                                 ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                                                                 ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 68    ; Signed Integer                                                                                                                                                 ;
; IN_PKT_BYTE_CNT_L             ; 74    ; Signed Integer                                                                                                                                                 ;
; IN_PKT_BYTE_CNT_H             ; 76    ; Signed Integer                                                                                                                                                 ;
; IN_PKT_BURSTWRAP_L            ; 77    ; Signed Integer                                                                                                                                                 ;
; IN_PKT_BURSTWRAP_H            ; 79    ; Signed Integer                                                                                                                                                 ;
; IN_PKT_BURST_SIZE_L           ; 80    ; Signed Integer                                                                                                                                                 ;
; IN_PKT_BURST_SIZE_H           ; 82    ; Signed Integer                                                                                                                                                 ;
; IN_PKT_RESPONSE_STATUS_L      ; 105   ; Signed Integer                                                                                                                                                 ;
; IN_PKT_RESPONSE_STATUS_H      ; 106   ; Signed Integer                                                                                                                                                 ;
; IN_PKT_TRANS_EXCLUSIVE        ; 73    ; Signed Integer                                                                                                                                                 ;
; IN_PKT_BURST_TYPE_L           ; 83    ; Signed Integer                                                                                                                                                 ;
; IN_PKT_BURST_TYPE_H           ; 84    ; Signed Integer                                                                                                                                                 ;
; IN_PKT_ORI_BURST_SIZE_L       ; 107   ; Signed Integer                                                                                                                                                 ;
; IN_PKT_ORI_BURST_SIZE_H       ; 109   ; Signed Integer                                                                                                                                                 ;
; IN_PKT_TRANS_WRITE            ; 70    ; Signed Integer                                                                                                                                                 ;
; IN_ST_DATA_W                  ; 110   ; Signed Integer                                                                                                                                                 ;
; OUT_PKT_ADDR_L                ; 9     ; Signed Integer                                                                                                                                                 ;
; OUT_PKT_ADDR_H                ; 40    ; Signed Integer                                                                                                                                                 ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                 ;
; OUT_PKT_DATA_H                ; 7     ; Signed Integer                                                                                                                                                 ;
; OUT_PKT_BYTEEN_L              ; 8     ; Signed Integer                                                                                                                                                 ;
; OUT_PKT_BYTEEN_H              ; 8     ; Signed Integer                                                                                                                                                 ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 41    ; Signed Integer                                                                                                                                                 ;
; OUT_PKT_BYTE_CNT_L            ; 47    ; Signed Integer                                                                                                                                                 ;
; OUT_PKT_BYTE_CNT_H            ; 49    ; Signed Integer                                                                                                                                                 ;
; OUT_PKT_BURST_SIZE_L          ; 53    ; Signed Integer                                                                                                                                                 ;
; OUT_PKT_BURST_SIZE_H          ; 55    ; Signed Integer                                                                                                                                                 ;
; OUT_PKT_RESPONSE_STATUS_L     ; 78    ; Signed Integer                                                                                                                                                 ;
; OUT_PKT_RESPONSE_STATUS_H     ; 79    ; Signed Integer                                                                                                                                                 ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 46    ; Signed Integer                                                                                                                                                 ;
; OUT_PKT_BURST_TYPE_L          ; 56    ; Signed Integer                                                                                                                                                 ;
; OUT_PKT_BURST_TYPE_H          ; 57    ; Signed Integer                                                                                                                                                 ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 80    ; Signed Integer                                                                                                                                                 ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 82    ; Signed Integer                                                                                                                                                 ;
; OUT_ST_DATA_W                 ; 83    ; Signed Integer                                                                                                                                                 ;
; ST_CHANNEL_W                  ; 9     ; Signed Integer                                                                                                                                                 ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                                                 ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                                                 ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                                                 ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                                                                 ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                                                 ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_instruction_master_to_sdram_controller_s1_cmd_width_adapter ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                                            ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_ADDR_H                 ; 67    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                                                  ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 68    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_BYTE_CNT_L             ; 74    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_BYTE_CNT_H             ; 76    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_BURSTWRAP_L            ; 77    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_BURSTWRAP_H            ; 79    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_BURST_SIZE_L           ; 80    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_BURST_SIZE_H           ; 82    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_RESPONSE_STATUS_L      ; 105   ; Signed Integer                                                                                                                                                  ;
; IN_PKT_RESPONSE_STATUS_H      ; 106   ; Signed Integer                                                                                                                                                  ;
; IN_PKT_TRANS_EXCLUSIVE        ; 73    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_BURST_TYPE_L           ; 83    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_BURST_TYPE_H           ; 84    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_ORI_BURST_SIZE_L       ; 107   ; Signed Integer                                                                                                                                                  ;
; IN_PKT_ORI_BURST_SIZE_H       ; 109   ; Signed Integer                                                                                                                                                  ;
; IN_PKT_TRANS_WRITE            ; 70    ; Signed Integer                                                                                                                                                  ;
; IN_ST_DATA_W                  ; 110   ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_BURST_SIZE_L          ; 62    ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_BURST_SIZE_H          ; 64    ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_RESPONSE_STATUS_L     ; 87    ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_RESPONSE_STATUS_H     ; 88    ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 55    ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_BURST_TYPE_L          ; 65    ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_BURST_TYPE_H          ; 66    ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 89    ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 91    ; Signed Integer                                                                                                                                                  ;
; OUT_ST_DATA_W                 ; 92    ; Signed Integer                                                                                                                                                  ;
; ST_CHANNEL_W                  ; 9     ; Signed Integer                                                                                                                                                  ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                                                  ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                                                  ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                                                  ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                                                                  ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                                                  ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_data_master_rsp_width_adapter ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                                     ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                                                                                                           ;
; IN_PKT_ADDR_H                 ; 49    ; Signed Integer                                                                                                                                           ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                                           ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                                                                                                           ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                                                                                                           ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                                                                                                           ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 50    ; Signed Integer                                                                                                                                           ;
; IN_PKT_BYTE_CNT_L             ; 56    ; Signed Integer                                                                                                                                           ;
; IN_PKT_BYTE_CNT_H             ; 58    ; Signed Integer                                                                                                                                           ;
; IN_PKT_BURSTWRAP_L            ; 59    ; Signed Integer                                                                                                                                           ;
; IN_PKT_BURSTWRAP_H            ; 61    ; Signed Integer                                                                                                                                           ;
; IN_PKT_BURST_SIZE_L           ; 62    ; Signed Integer                                                                                                                                           ;
; IN_PKT_BURST_SIZE_H           ; 64    ; Signed Integer                                                                                                                                           ;
; IN_PKT_RESPONSE_STATUS_L      ; 87    ; Signed Integer                                                                                                                                           ;
; IN_PKT_RESPONSE_STATUS_H      ; 88    ; Signed Integer                                                                                                                                           ;
; IN_PKT_TRANS_EXCLUSIVE        ; 55    ; Signed Integer                                                                                                                                           ;
; IN_PKT_BURST_TYPE_L           ; 65    ; Signed Integer                                                                                                                                           ;
; IN_PKT_BURST_TYPE_H           ; 66    ; Signed Integer                                                                                                                                           ;
; IN_PKT_ORI_BURST_SIZE_L       ; 89    ; Signed Integer                                                                                                                                           ;
; IN_PKT_ORI_BURST_SIZE_H       ; 91    ; Signed Integer                                                                                                                                           ;
; IN_PKT_TRANS_WRITE            ; 52    ; Signed Integer                                                                                                                                           ;
; IN_ST_DATA_W                  ; 92    ; Signed Integer                                                                                                                                           ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                           ;
; OUT_PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                           ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                           ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                           ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                           ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                           ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                           ;
; OUT_PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                           ;
; OUT_PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                           ;
; OUT_PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                                           ;
; OUT_PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                                           ;
; OUT_PKT_RESPONSE_STATUS_L     ; 105   ; Signed Integer                                                                                                                                           ;
; OUT_PKT_RESPONSE_STATUS_H     ; 106   ; Signed Integer                                                                                                                                           ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                                           ;
; OUT_PKT_BURST_TYPE_L          ; 83    ; Signed Integer                                                                                                                                           ;
; OUT_PKT_BURST_TYPE_H          ; 84    ; Signed Integer                                                                                                                                           ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 107   ; Signed Integer                                                                                                                                           ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 109   ; Signed Integer                                                                                                                                           ;
; OUT_ST_DATA_W                 ; 110   ; Signed Integer                                                                                                                                           ;
; ST_CHANNEL_W                  ; 9     ; Signed Integer                                                                                                                                           ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                                                           ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                                           ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                                           ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                                                           ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                                           ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                                        ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                        ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_instruction_master_rsp_width_adapter ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                                            ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_ADDR_H                 ; 49    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                                                  ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 50    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_BYTE_CNT_L             ; 56    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_BYTE_CNT_H             ; 58    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_BURSTWRAP_L            ; 59    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_BURSTWRAP_H            ; 61    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_BURST_SIZE_L           ; 62    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_BURST_SIZE_H           ; 64    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_RESPONSE_STATUS_L      ; 87    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_RESPONSE_STATUS_H      ; 88    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_TRANS_EXCLUSIVE        ; 55    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_BURST_TYPE_L           ; 65    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_BURST_TYPE_H           ; 66    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_ORI_BURST_SIZE_L       ; 89    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_ORI_BURST_SIZE_H       ; 91    ; Signed Integer                                                                                                                                                  ;
; IN_PKT_TRANS_WRITE            ; 52    ; Signed Integer                                                                                                                                                  ;
; IN_ST_DATA_W                  ; 92    ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_RESPONSE_STATUS_L     ; 105   ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_RESPONSE_STATUS_H     ; 106   ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_BURST_TYPE_L          ; 83    ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_BURST_TYPE_H          ; 84    ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 107   ; Signed Integer                                                                                                                                                  ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 109   ; Signed Integer                                                                                                                                                  ;
; OUT_ST_DATA_W                 ; 110   ; Signed Integer                                                                                                                                                  ;
; ST_CHANNEL_W                  ; 9     ; Signed Integer                                                                                                                                                  ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                                                                  ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                                                  ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                                                  ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                                                                  ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                                                  ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_instruction_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                                               ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                               ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:gpio_lcd_0_avalon_slave_0_to_cpu_data_master_rsp_width_adapter ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                                           ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 9     ; Signed Integer                                                                                                                                                 ;
; IN_PKT_ADDR_H                 ; 40    ; Signed Integer                                                                                                                                                 ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                                                 ;
; IN_PKT_DATA_H                 ; 7     ; Signed Integer                                                                                                                                                 ;
; IN_PKT_BYTEEN_L               ; 8     ; Signed Integer                                                                                                                                                 ;
; IN_PKT_BYTEEN_H               ; 8     ; Signed Integer                                                                                                                                                 ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 41    ; Signed Integer                                                                                                                                                 ;
; IN_PKT_BYTE_CNT_L             ; 47    ; Signed Integer                                                                                                                                                 ;
; IN_PKT_BYTE_CNT_H             ; 49    ; Signed Integer                                                                                                                                                 ;
; IN_PKT_BURSTWRAP_L            ; 50    ; Signed Integer                                                                                                                                                 ;
; IN_PKT_BURSTWRAP_H            ; 52    ; Signed Integer                                                                                                                                                 ;
; IN_PKT_BURST_SIZE_L           ; 53    ; Signed Integer                                                                                                                                                 ;
; IN_PKT_BURST_SIZE_H           ; 55    ; Signed Integer                                                                                                                                                 ;
; IN_PKT_RESPONSE_STATUS_L      ; 78    ; Signed Integer                                                                                                                                                 ;
; IN_PKT_RESPONSE_STATUS_H      ; 79    ; Signed Integer                                                                                                                                                 ;
; IN_PKT_TRANS_EXCLUSIVE        ; 46    ; Signed Integer                                                                                                                                                 ;
; IN_PKT_BURST_TYPE_L           ; 56    ; Signed Integer                                                                                                                                                 ;
; IN_PKT_BURST_TYPE_H           ; 57    ; Signed Integer                                                                                                                                                 ;
; IN_PKT_ORI_BURST_SIZE_L       ; 80    ; Signed Integer                                                                                                                                                 ;
; IN_PKT_ORI_BURST_SIZE_H       ; 82    ; Signed Integer                                                                                                                                                 ;
; IN_PKT_TRANS_WRITE            ; 43    ; Signed Integer                                                                                                                                                 ;
; IN_ST_DATA_W                  ; 83    ; Signed Integer                                                                                                                                                 ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                                 ;
; OUT_PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                                                 ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                                 ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                                 ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                                 ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                                 ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                                                 ;
; OUT_PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                                 ;
; OUT_PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                                 ;
; OUT_PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                                                 ;
; OUT_PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                                                 ;
; OUT_PKT_RESPONSE_STATUS_L     ; 105   ; Signed Integer                                                                                                                                                 ;
; OUT_PKT_RESPONSE_STATUS_H     ; 106   ; Signed Integer                                                                                                                                                 ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                                                 ;
; OUT_PKT_BURST_TYPE_L          ; 83    ; Signed Integer                                                                                                                                                 ;
; OUT_PKT_BURST_TYPE_H          ; 84    ; Signed Integer                                                                                                                                                 ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 107   ; Signed Integer                                                                                                                                                 ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 109   ; Signed Integer                                                                                                                                                 ;
; OUT_ST_DATA_W                 ; 110   ; Signed Integer                                                                                                                                                 ;
; ST_CHANNEL_W                  ; 9     ; Signed Integer                                                                                                                                                 ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                                                                 ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                                                 ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                                                 ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                                                                 ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                                                 ;
+-------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:gpio_lcd_0_avalon_slave_0_to_cpu_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                              ;
; PKT_SYMBOLS    ; 1     ; Signed Integer                                                                                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 110   ; Signed Integer                                                                                                                 ;
; BITS_PER_SYMBOL     ; 110   ; Signed Integer                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                 ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                 ;
; CHANNEL_WIDTH       ; 9     ; Signed Integer                                                                                                                 ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                 ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                 ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                 ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                 ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                 ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                          ;
; BITS_PER_SYMBOL     ; 121   ; Signed Integer                                                                                                                                                          ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                          ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                          ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                    ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                    ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 110   ; Signed Integer                                                                                                                     ;
; BITS_PER_SYMBOL     ; 110   ; Signed Integer                                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                     ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                     ;
; CHANNEL_WIDTH       ; 9     ; Signed Integer                                                                                                                     ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                     ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                     ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                     ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                     ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                     ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                              ;
; BITS_PER_SYMBOL     ; 121   ; Signed Integer                                                                                                                                                              ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                              ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                              ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                        ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                        ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                               ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 18    ; Signed Integer                                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                     ;
; inDataWidth     ; 18    ; Signed Integer                                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                     ;
; outDataWidth    ; 18    ; Signed Integer                                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                     ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_002 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_003 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_004 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 10    ; Signed Integer                                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                             ;
; inDataWidth     ; 10    ; Signed Integer                                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                             ;
; outDataWidth    ; 10    ; Signed Integer                                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_006 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_007 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_008 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                             ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                             ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: intro_qsys:inst|altera_reset_controller:rst_controller ;
+---------------------------+----------+--------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                         ;
+---------------------------+----------+--------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                               ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                               ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                       ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                               ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                               ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                               ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                               ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                               ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                               ;
+---------------------------+----------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: intro_qsys:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                       ;
; DEPTH          ; 2     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: intro_qsys:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                            ;
; DEPTH          ; 2     ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: intro_qsys:inst|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                             ;
+---------------------------+----------+------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                   ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                           ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                   ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                   ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                   ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                   ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                   ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                   ;
+---------------------------+----------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: intro_qsys:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                           ;
; DEPTH          ; 2     ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: intro_qsys:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: intro_qsys:inst|altera_reset_controller:rst_controller_002 ;
+---------------------------+----------+------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                             ;
+---------------------------+----------+------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                   ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                   ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                           ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                   ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                   ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                   ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                   ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                   ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                   ;
+---------------------------+----------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: intro_qsys:inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                           ;
; DEPTH          ; 2     ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: intro_qsys:inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Type           ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; sld_data_bits                                   ; 168                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_trigger_bits                                ; 168                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_sample_depth                                ; 128                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_segment_size                                ; 128                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_trigger_in_enabled                          ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_ram_pipeline                                ; 3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; String         ;
; sld_inversion_mask_length                       ; 525                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; sld_storage_qualifier_bits                      ; 168                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                             ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                       ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                           ;
; Entity Instance            ; intro_qsys:inst|intro_qsys_jtag_uart:jtag_uart|intro_qsys_jtag_uart_scfifo_w:the_intro_qsys_jtag_uart_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                ;
;     -- lpm_width           ; 8                                                                                                                           ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                          ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                         ;
;     -- USE_EAB             ; ON                                                                                                                          ;
; Entity Instance            ; intro_qsys:inst|intro_qsys_jtag_uart:jtag_uart|intro_qsys_jtag_uart_scfifo_r:the_intro_qsys_jtag_uart_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                ;
;     -- lpm_width           ; 8                                                                                                                           ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                          ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                         ;
;     -- USE_EAB             ; ON                                                                                                                          ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "intro_qsys:inst|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                 ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                            ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "intro_qsys:inst|altera_reset_controller:rst_controller_002" ;
+----------------+--------+----------+---------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                           ;
+----------------+--------+----------+---------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                            ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                      ;
+----------------+--------+----------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "intro_qsys:inst|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                 ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                            ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "intro_qsys:inst|altera_reset_controller:rst_controller_001" ;
+----------------+--------+----------+---------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                           ;
+----------------+--------+----------+---------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                            ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                      ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                      ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                      ;
+----------------+--------+----------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "intro_qsys:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                             ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                        ;
+----------+-------+----------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "intro_qsys:inst|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                        ;
+----------------+-------+----------+------------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                   ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                   ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                   ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                   ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                   ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                   ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                   ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                   ;
+----------------+-------+----------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001" ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                         ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                          ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                     ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+-----------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:gpio_lcd_0_avalon_slave_0_to_cpu_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                                                  ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                             ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                      ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                             ;
; sink_burstsize       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                             ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                      ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                      ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                      ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                   ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                      ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                   ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                   ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:gpio_lcd_0_avalon_slave_0_to_cpu_data_master_rsp_width_adapter" ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                                     ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                                                ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_instruction_master_rsp_width_adapter" ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                                      ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; sink_burstsize[2..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_data_master_rsp_width_adapter" ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                               ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                                          ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_instruction_master_to_sdram_controller_s1_cmd_width_adapter" ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                                      ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_gpio_lcd_0_avalon_slave_0_cmd_width_adapter" ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                                     ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                                                ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_sdram_controller_s1_cmd_width_adapter" ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                               ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                                          ;
+----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                      ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                 ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                 ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                          ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                     ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[17..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                         ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                       ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                  ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                               ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[5..3] ; Input ; Info     ; Stuck at GND                                                                                                                                                          ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_router_008:router_008|intro_qsys_mm_interconnect_0_router_008_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                    ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                     ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                     ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                     ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_router_005:router_005|intro_qsys_mm_interconnect_0_router_005_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                    ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                     ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                     ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                     ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_router_004:router_004|intro_qsys_mm_interconnect_0_router_004_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                    ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                     ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                     ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                     ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_router_003:router_003|intro_qsys_mm_interconnect_0_router_003_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                    ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                     ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                     ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                     ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_router_002:router_002|intro_qsys_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                        ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_router_001:router_001|intro_qsys_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                        ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_router:router|intro_qsys_mm_interconnect_0_router_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                        ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                            ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                         ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                         ;
; default_src_channel    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                            ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                            ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                             ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                    ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                               ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                               ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                      ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                       ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                    ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                     ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                            ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                       ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                       ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                            ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                             ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                    ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                               ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                               ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                           ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                            ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_lcd_0_avalon_slave_0_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                   ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                              ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_0_avalon_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                       ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                        ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_0_avalon_slave_0_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                               ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                          ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                          ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:lcd_dma2_0_avalon_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                         ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                          ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:lcd_dma2_0_avalon_slave_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                 ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                            ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                            ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                             ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                              ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                     ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                     ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                             ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                        ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                       ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                        ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                     ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                             ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                        ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent" ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                 ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent" ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                         ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                          ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                          ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:lcd_dma2_0_avalon_master_agent" ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                  ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                   ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                            ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                       ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                       ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                    ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                               ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                               ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                            ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                       ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_lcd_0_avalon_slave_0_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                           ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_0_avalon_slave_0_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                       ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                  ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_dma2_0_avalon_slave_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                         ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                    ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                             ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                        ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                     ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_controller_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                     ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                         ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                    ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                    ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                    ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                          ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                  ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                             ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:lcd_dma2_0_avalon_master_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                           ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                      ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                      ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                      ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                            ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "intro_qsys:inst|intro_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:intro_qsys_jtag_uart_alt_jtag_atlantic"                                               ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_rti ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "intro_qsys:inst|intro_qsys_jtag_uart:jtag_uart"                                                                   ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "intro_qsys:inst|intro_qsys_altpll_0:altpll_0|intro_qsys_altpll_0_altpll_pka2:sd1"        ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; clk[4..3] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; clk[1]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; inclk[1]  ; Input  ; Info     ; Stuck at GND                                                                        ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "intro_qsys:inst|intro_qsys_altpll_0:altpll_0" ;
+--------------------+--------+----------+---------------------------------+
; Port               ; Type   ; Severity ; Details                         ;
+--------------------+--------+----------+---------------------------------+
; scandone           ; Output ; Info     ; Explicitly unconnected          ;
; scandataout        ; Output ; Info     ; Explicitly unconnected          ;
; areset             ; Input  ; Info     ; Stuck at GND                    ;
; locked             ; Output ; Info     ; Explicitly unconnected          ;
; phasedone          ; Output ; Info     ; Explicitly unconnected          ;
; phasecounterselect ; Input  ; Info     ; Stuck at GND                    ;
; phaseupdown        ; Input  ; Info     ; Stuck at GND                    ;
; phasestep          ; Input  ; Info     ; Stuck at GND                    ;
; scanclk            ; Input  ; Info     ; Stuck at GND                    ;
; scanclkena         ; Input  ; Info     ; Stuck at GND                    ;
; scandata           ; Input  ; Info     ; Stuck at GND                    ;
; configupdate       ; Input  ; Info     ; Stuck at GND                    ;
+--------------------+--------+----------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "intro_qsys:inst|intro_qsys_SDRAM_controller:sdram_controller|intro_qsys_SDRAM_controller_input_efifo_module:the_intro_qsys_SDRAM_controller_input_efifo_module" ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                 ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                     ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                     ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "intro_qsys:inst|intro_qsys_CPU:cpu" ;
+---------------+--------+----------+----------------------------+
; Port          ; Type   ; Severity ; Details                    ;
+---------------+--------+----------+----------------------------+
; dummy_ci_port ; Output ; Info     ; Explicitly unconnected     ;
+---------------+--------+----------+----------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 168                 ; 168              ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 301                         ;
; cycloneiii_ff         ; 3267                        ;
;     CLR               ; 644                         ;
;     CLR SCLR          ; 6                           ;
;     CLR SCLR SLD      ; 5                           ;
;     CLR SLD           ; 36                          ;
;     ENA               ; 512                         ;
;     ENA CLR           ; 1582                        ;
;     ENA CLR SCLR      ; 8                           ;
;     ENA CLR SCLR SLD  ; 52                          ;
;     ENA CLR SLD       ; 134                         ;
;     ENA SCLR          ; 24                          ;
;     ENA SLD           ; 77                          ;
;     SCLR SLD          ; 40                          ;
;     SLD               ; 10                          ;
;     plain             ; 137                         ;
; cycloneiii_io_obuf    ; 51                          ;
; cycloneiii_lcell_comb ; 4146                        ;
;     arith             ; 297                         ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 190                         ;
;         3 data inputs ; 106                         ;
;     normal            ; 3849                        ;
;         0 data inputs ; 5                           ;
;         1 data inputs ; 66                          ;
;         2 data inputs ; 361                         ;
;         3 data inputs ; 1046                        ;
;         4 data inputs ; 2371                        ;
; cycloneiii_mac_mult   ; 3                           ;
; cycloneiii_mac_out    ; 3                           ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 252                         ;
;                       ;                             ;
; Max LUT depth         ; 10.50                       ;
; Average LUT depth     ; 3.36                        ;
+-----------------------+-----------------------------+


+---------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition pzdyqx:nabboc ;
+-----------------------+---------------------------------------+
; Type                  ; Count                                 ;
+-----------------------+---------------------------------------+
; boundary_port         ; 15                                    ;
; cycloneiii_ff         ; 72                                    ;
;     CLR               ; 2                                     ;
;     ENA               ; 13                                    ;
;     ENA CLR           ; 11                                    ;
;     ENA CLR SLD       ; 2                                     ;
;     SCLR              ; 18                                    ;
;     plain             ; 26                                    ;
; cycloneiii_lcell_comb ; 122                                   ;
;     arith             ; 4                                     ;
;         2 data inputs ; 4                                     ;
;     normal            ; 118                                   ;
;         1 data inputs ; 24                                    ;
;         2 data inputs ; 18                                    ;
;         3 data inputs ; 22                                    ;
;         4 data inputs ; 54                                    ;
;                       ;                                       ;
; Max LUT depth         ; 14.00                                 ;
; Average LUT depth     ; 3.02                                  ;
+-----------------------+---------------------------------------+


+--------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0 ;
+-----------------------+--------------------------------------------------------+
; Type                  ; Count                                                  ;
+-----------------------+--------------------------------------------------------+
; boundary_port         ; 924                                                    ;
; cycloneiii_ff         ; 2853                                                   ;
;     CLR               ; 203                                                    ;
;     ENA               ; 103                                                    ;
;     ENA CLR           ; 561                                                    ;
;     ENA SCLR SLD      ; 36                                                     ;
;     ENA SLD           ; 8                                                      ;
;     SLD               ; 12                                                     ;
;     plain             ; 1930                                                   ;
; cycloneiii_lcell_comb ; 860                                                    ;
;     arith             ; 69                                                     ;
;         2 data inputs ; 68                                                     ;
;         3 data inputs ; 1                                                      ;
;     normal            ; 791                                                    ;
;         0 data inputs ; 6                                                      ;
;         1 data inputs ; 5                                                      ;
;         2 data inputs ; 23                                                     ;
;         3 data inputs ; 252                                                    ;
;         4 data inputs ; 505                                                    ;
; cycloneiii_ram_block  ; 168                                                    ;
;                       ;                                                        ;
; Max LUT depth         ; 4.30                                                   ;
; Average LUT depth     ; 1.31                                                   ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; boundary_port         ; 305                                      ;
; cycloneiii_ff         ; 119                                      ;
;     CLR               ; 4                                        ;
;     ENA               ; 16                                       ;
;     ENA CLR           ; 59                                       ;
;     ENA CLR SLD       ; 2                                        ;
;     ENA SCLR          ; 6                                        ;
;     ENA SLD           ; 9                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; cycloneiii_lcell_comb ; 211                                      ;
;     arith             ; 9                                        ;
;         2 data inputs ; 9                                        ;
;     normal            ; 202                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 6                                        ;
;         2 data inputs ; 25                                       ;
;         3 data inputs ; 69                                       ;
;         4 data inputs ; 101                                      ;
;                       ;                                          ;
; Max LUT depth         ; 6.00                                     ;
; Average LUT depth     ; 2.19                                     ;
+-----------------------+------------------------------------------+


+-----------------------------------------------+
; Elapsed Time Per Partition                    ;
+--------------------------------+--------------+
; Partition Name                 ; Elapsed Time ;
+--------------------------------+--------------+
; Top                            ; 00:00:09     ;
; sld_signaltap:auto_signaltap_0 ; 00:00:03     ;
; sld_hub:auto_hub               ; 00:00:00     ;
; pzdyqx:nabboc                  ; 00:00:00     ;
+--------------------------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                                                   ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                                                                    ; Details                                                                                                                                                        ;
+------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|D_C_n_reg_s                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|D_C_n_reg_s                                                                                                  ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|D_C_n_reg_s                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|D_C_n_reg_s                                                                                                  ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|LCD_D_C_n                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|D_C_n_reg_s                                                                                                  ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|LCD_D_C_n                      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|D_C_n_reg_s                                                                                                  ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|LCD_WR_n                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|lcd_wr_n_s~0_wirecell                                                                                        ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|LCD_WR_n                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|lcd_wr_n_s~0_wirecell                                                                                        ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|LCD_data[0]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|LCD_data[0]~15                                                                                               ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|LCD_data[0]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|LCD_data[0]~15                                                                                               ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|LCD_data[10]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|LCD_data[10]~5                                                                                               ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|LCD_data[10]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|LCD_data[10]~5                                                                                               ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|LCD_data[11]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|LCD_data[11]~4                                                                                               ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|LCD_data[11]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|LCD_data[11]~4                                                                                               ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|LCD_data[12]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|LCD_data[12]~3                                                                                               ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|LCD_data[12]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|LCD_data[12]~3                                                                                               ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|LCD_data[13]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|LCD_data[13]~2                                                                                               ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|LCD_data[13]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|LCD_data[13]~2                                                                                               ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|LCD_data[14]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|LCD_data[14]~1                                                                                               ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|LCD_data[14]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|LCD_data[14]~1                                                                                               ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|LCD_data[15]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|LCD_data[15]~0                                                                                               ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|LCD_data[15]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|LCD_data[15]~0                                                                                               ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|LCD_data[1]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|LCD_data[1]~14                                                                                               ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|LCD_data[1]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|LCD_data[1]~14                                                                                               ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|LCD_data[2]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|LCD_data[2]~13                                                                                               ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|LCD_data[2]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|LCD_data[2]~13                                                                                               ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|LCD_data[3]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|LCD_data[3]~12                                                                                               ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|LCD_data[3]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|LCD_data[3]~12                                                                                               ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|LCD_data[4]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|LCD_data[4]~11                                                                                               ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|LCD_data[4]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|LCD_data[4]~11                                                                                               ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|LCD_data[5]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|LCD_data[5]~10                                                                                               ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|LCD_data[5]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|LCD_data[5]~10                                                                                               ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|LCD_data[6]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|LCD_data[6]~9                                                                                                ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|LCD_data[6]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|LCD_data[6]~9                                                                                                ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|LCD_data[7]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|LCD_data[7]~8                                                                                                ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|LCD_data[7]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|LCD_data[7]~8                                                                                                ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|LCD_data[8]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|LCD_data[8]~7                                                                                                ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|LCD_data[8]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|LCD_data[8]~7                                                                                                ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|LCD_data[9]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|LCD_data[9]~6                                                                                                ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|LCD_data[9]                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|LCD_data[9]~6                                                                                                ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|avalon_write_data[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|intro_qsys_CPU:cpu|d_writedata[0]                                                                                                    ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|avalon_write_data[0]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|intro_qsys_CPU:cpu|d_writedata[0]                                                                                                    ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|avalon_write_data[10]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|intro_qsys_CPU:cpu|d_writedata[10]                                                                                                   ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|avalon_write_data[10]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|intro_qsys_CPU:cpu|d_writedata[10]                                                                                                   ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|avalon_write_data[11]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|intro_qsys_CPU:cpu|d_writedata[11]                                                                                                   ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|avalon_write_data[11]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|intro_qsys_CPU:cpu|d_writedata[11]                                                                                                   ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|avalon_write_data[12]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|intro_qsys_CPU:cpu|d_writedata[12]                                                                                                   ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|avalon_write_data[12]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|intro_qsys_CPU:cpu|d_writedata[12]                                                                                                   ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|avalon_write_data[13]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|intro_qsys_CPU:cpu|d_writedata[13]                                                                                                   ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|avalon_write_data[13]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|intro_qsys_CPU:cpu|d_writedata[13]                                                                                                   ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|avalon_write_data[14]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|intro_qsys_CPU:cpu|d_writedata[14]                                                                                                   ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|avalon_write_data[14]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|intro_qsys_CPU:cpu|d_writedata[14]                                                                                                   ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|avalon_write_data[15]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|intro_qsys_CPU:cpu|d_writedata[15]                                                                                                   ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|avalon_write_data[15]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|intro_qsys_CPU:cpu|d_writedata[15]                                                                                                   ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|avalon_write_data[16]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|intro_qsys_CPU:cpu|d_writedata[16]                                                                                                   ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|avalon_write_data[16]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|intro_qsys_CPU:cpu|d_writedata[16]                                                                                                   ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|avalon_write_data[17]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|intro_qsys_CPU:cpu|d_writedata[17]                                                                                                   ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|avalon_write_data[17]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|intro_qsys_CPU:cpu|d_writedata[17]                                                                                                   ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|avalon_write_data[18]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|intro_qsys_CPU:cpu|d_writedata[18]                                                                                                   ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|avalon_write_data[18]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|intro_qsys_CPU:cpu|d_writedata[18]                                                                                                   ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|avalon_write_data[19]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|intro_qsys_CPU:cpu|d_writedata[19]                                                                                                   ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|avalon_write_data[19]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|intro_qsys_CPU:cpu|d_writedata[19]                                                                                                   ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|avalon_write_data[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|intro_qsys_CPU:cpu|d_writedata[1]                                                                                                    ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|avalon_write_data[1]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|intro_qsys_CPU:cpu|d_writedata[1]                                                                                                    ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|avalon_write_data[20]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|intro_qsys_CPU:cpu|d_writedata[20]                                                                                                   ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|avalon_write_data[20]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|intro_qsys_CPU:cpu|d_writedata[20]                                                                                                   ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|avalon_write_data[21]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|intro_qsys_CPU:cpu|d_writedata[21]                                                                                                   ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|avalon_write_data[21]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|intro_qsys_CPU:cpu|d_writedata[21]                                                                                                   ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|avalon_write_data[22]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|intro_qsys_CPU:cpu|d_writedata[22]                                                                                                   ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|avalon_write_data[22]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|intro_qsys_CPU:cpu|d_writedata[22]                                                                                                   ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|avalon_write_data[23]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|intro_qsys_CPU:cpu|d_writedata[23]                                                                                                   ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|avalon_write_data[23]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|intro_qsys_CPU:cpu|d_writedata[23]                                                                                                   ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|avalon_write_data[24]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|intro_qsys_CPU:cpu|d_writedata[24]                                                                                                   ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|avalon_write_data[24]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|intro_qsys_CPU:cpu|d_writedata[24]                                                                                                   ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|avalon_write_data[25]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|intro_qsys_CPU:cpu|d_writedata[25]                                                                                                   ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|avalon_write_data[25]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|intro_qsys_CPU:cpu|d_writedata[25]                                                                                                   ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|avalon_write_data[26]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|intro_qsys_CPU:cpu|d_writedata[26]                                                                                                   ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|avalon_write_data[26]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|intro_qsys_CPU:cpu|d_writedata[26]                                                                                                   ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|avalon_write_data[27]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|intro_qsys_CPU:cpu|d_writedata[27]                                                                                                   ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|avalon_write_data[27]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|intro_qsys_CPU:cpu|d_writedata[27]                                                                                                   ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|avalon_write_data[28]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|intro_qsys_CPU:cpu|d_writedata[28]                                                                                                   ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|avalon_write_data[28]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|intro_qsys_CPU:cpu|d_writedata[28]                                                                                                   ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|avalon_write_data[29]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|intro_qsys_CPU:cpu|d_writedata[29]                                                                                                   ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|avalon_write_data[29]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|intro_qsys_CPU:cpu|d_writedata[29]                                                                                                   ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|avalon_write_data[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|intro_qsys_CPU:cpu|d_writedata[2]                                                                                                    ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|avalon_write_data[2]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|intro_qsys_CPU:cpu|d_writedata[2]                                                                                                    ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|avalon_write_data[30]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|intro_qsys_CPU:cpu|d_writedata[30]                                                                                                   ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|avalon_write_data[30]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|intro_qsys_CPU:cpu|d_writedata[30]                                                                                                   ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|avalon_write_data[31]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|intro_qsys_CPU:cpu|d_writedata[31]                                                                                                   ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|avalon_write_data[31]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|intro_qsys_CPU:cpu|d_writedata[31]                                                                                                   ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|avalon_write_data[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|intro_qsys_CPU:cpu|d_writedata[3]                                                                                                    ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|avalon_write_data[3]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|intro_qsys_CPU:cpu|d_writedata[3]                                                                                                    ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|avalon_write_data[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|intro_qsys_CPU:cpu|d_writedata[4]                                                                                                    ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|avalon_write_data[4]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|intro_qsys_CPU:cpu|d_writedata[4]                                                                                                    ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|avalon_write_data[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|intro_qsys_CPU:cpu|d_writedata[5]                                                                                                    ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|avalon_write_data[5]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|intro_qsys_CPU:cpu|d_writedata[5]                                                                                                    ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|avalon_write_data[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|intro_qsys_CPU:cpu|d_writedata[6]                                                                                                    ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|avalon_write_data[6]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|intro_qsys_CPU:cpu|d_writedata[6]                                                                                                    ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|avalon_write_data[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|intro_qsys_CPU:cpu|d_writedata[7]                                                                                                    ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|avalon_write_data[7]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|intro_qsys_CPU:cpu|d_writedata[7]                                                                                                    ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|avalon_write_data[8]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|intro_qsys_CPU:cpu|d_writedata[8]                                                                                                    ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|avalon_write_data[8]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|intro_qsys_CPU:cpu|d_writedata[8]                                                                                                    ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|avalon_write_data[9]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|intro_qsys_CPU:cpu|d_writedata[9]                                                                                                    ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|avalon_write_data[9]           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|intro_qsys_CPU:cpu|d_writedata[9]                                                                                                    ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|cnt_remaining_s[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|cnt_remaining_s[0]                                                                                           ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|cnt_remaining_s[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|cnt_remaining_s[0]                                                                                           ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|cnt_remaining_s[10]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|cnt_remaining_s[10]                                                                                          ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|cnt_remaining_s[10]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|cnt_remaining_s[10]                                                                                          ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|cnt_remaining_s[11]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|cnt_remaining_s[11]                                                                                          ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|cnt_remaining_s[11]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|cnt_remaining_s[11]                                                                                          ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|cnt_remaining_s[12]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|cnt_remaining_s[12]                                                                                          ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|cnt_remaining_s[12]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|cnt_remaining_s[12]                                                                                          ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|cnt_remaining_s[13]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|cnt_remaining_s[13]                                                                                          ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|cnt_remaining_s[13]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|cnt_remaining_s[13]                                                                                          ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|cnt_remaining_s[14]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|cnt_remaining_s[14]                                                                                          ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|cnt_remaining_s[14]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|cnt_remaining_s[14]                                                                                          ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|cnt_remaining_s[15]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|cnt_remaining_s[15]                                                                                          ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|cnt_remaining_s[15]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|cnt_remaining_s[15]                                                                                          ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|cnt_remaining_s[16]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|cnt_remaining_s[16]                                                                                          ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|cnt_remaining_s[16]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|cnt_remaining_s[16]                                                                                          ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|cnt_remaining_s[17]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|cnt_remaining_s[17]                                                                                          ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|cnt_remaining_s[17]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|cnt_remaining_s[17]                                                                                          ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|cnt_remaining_s[18]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|cnt_remaining_s[18]                                                                                          ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|cnt_remaining_s[18]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|cnt_remaining_s[18]                                                                                          ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|cnt_remaining_s[19]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|cnt_remaining_s[19]                                                                                          ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|cnt_remaining_s[19]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|cnt_remaining_s[19]                                                                                          ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|cnt_remaining_s[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|cnt_remaining_s[1]                                                                                           ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|cnt_remaining_s[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|cnt_remaining_s[1]                                                                                           ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|cnt_remaining_s[20]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|cnt_remaining_s[20]                                                                                          ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|cnt_remaining_s[20]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|cnt_remaining_s[20]                                                                                          ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|cnt_remaining_s[21]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|cnt_remaining_s[21]                                                                                          ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|cnt_remaining_s[21]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|cnt_remaining_s[21]                                                                                          ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|cnt_remaining_s[22]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|cnt_remaining_s[22]                                                                                          ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|cnt_remaining_s[22]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|cnt_remaining_s[22]                                                                                          ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|cnt_remaining_s[23]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|cnt_remaining_s[23]                                                                                          ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|cnt_remaining_s[23]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|cnt_remaining_s[23]                                                                                          ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|cnt_remaining_s[24]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|cnt_remaining_s[24]                                                                                          ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|cnt_remaining_s[24]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|cnt_remaining_s[24]                                                                                          ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|cnt_remaining_s[25]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|cnt_remaining_s[25]                                                                                          ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|cnt_remaining_s[25]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|cnt_remaining_s[25]                                                                                          ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|cnt_remaining_s[26]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|cnt_remaining_s[26]                                                                                          ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|cnt_remaining_s[26]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|cnt_remaining_s[26]                                                                                          ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|cnt_remaining_s[27]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|cnt_remaining_s[27]                                                                                          ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|cnt_remaining_s[27]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|cnt_remaining_s[27]                                                                                          ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|cnt_remaining_s[28]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|cnt_remaining_s[28]                                                                                          ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|cnt_remaining_s[28]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|cnt_remaining_s[28]                                                                                          ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|cnt_remaining_s[29]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|cnt_remaining_s[29]                                                                                          ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|cnt_remaining_s[29]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|cnt_remaining_s[29]                                                                                          ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|cnt_remaining_s[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|cnt_remaining_s[2]                                                                                           ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|cnt_remaining_s[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|cnt_remaining_s[2]                                                                                           ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|cnt_remaining_s[30]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|cnt_remaining_s[30]                                                                                          ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|cnt_remaining_s[30]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|cnt_remaining_s[30]                                                                                          ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|cnt_remaining_s[31]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|cnt_remaining_s[31]                                                                                          ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|cnt_remaining_s[31]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|cnt_remaining_s[31]                                                                                          ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|cnt_remaining_s[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|cnt_remaining_s[3]                                                                                           ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|cnt_remaining_s[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|cnt_remaining_s[3]                                                                                           ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|cnt_remaining_s[4]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|cnt_remaining_s[4]                                                                                           ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|cnt_remaining_s[4]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|cnt_remaining_s[4]                                                                                           ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|cnt_remaining_s[5]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|cnt_remaining_s[5]                                                                                           ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|cnt_remaining_s[5]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|cnt_remaining_s[5]                                                                                           ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|cnt_remaining_s[6]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|cnt_remaining_s[6]                                                                                           ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|cnt_remaining_s[6]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|cnt_remaining_s[6]                                                                                           ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|cnt_remaining_s[7]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|cnt_remaining_s[7]                                                                                           ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|cnt_remaining_s[7]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|cnt_remaining_s[7]                                                                                           ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|cnt_remaining_s[8]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|cnt_remaining_s[8]                                                                                           ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|cnt_remaining_s[8]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|cnt_remaining_s[8]                                                                                           ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|cnt_remaining_s[9]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|cnt_remaining_s[9]                                                                                           ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|cnt_remaining_s[9]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|cnt_remaining_s[9]                                                                                           ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|current_img_adress[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|current_img_adress[0]                                                                                        ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|current_img_adress[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|current_img_adress[0]                                                                                        ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|current_img_adress[10]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|current_img_adress[10]                                                                                       ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|current_img_adress[10]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|current_img_adress[10]                                                                                       ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|current_img_adress[11]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|current_img_adress[11]                                                                                       ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|current_img_adress[11]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|current_img_adress[11]                                                                                       ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|current_img_adress[12]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|current_img_adress[12]                                                                                       ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|current_img_adress[12]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|current_img_adress[12]                                                                                       ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|current_img_adress[13]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|current_img_adress[13]                                                                                       ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|current_img_adress[13]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|current_img_adress[13]                                                                                       ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|current_img_adress[14]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|current_img_adress[14]                                                                                       ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|current_img_adress[14]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|current_img_adress[14]                                                                                       ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|current_img_adress[15]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|current_img_adress[15]                                                                                       ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|current_img_adress[15]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|current_img_adress[15]                                                                                       ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|current_img_adress[16]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|current_img_adress[16]                                                                                       ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|current_img_adress[16]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|current_img_adress[16]                                                                                       ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|current_img_adress[17]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|current_img_adress[17]                                                                                       ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|current_img_adress[17]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|current_img_adress[17]                                                                                       ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|current_img_adress[18]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|current_img_adress[18]                                                                                       ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|current_img_adress[18]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|current_img_adress[18]                                                                                       ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|current_img_adress[19]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|current_img_adress[19]                                                                                       ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|current_img_adress[19]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|current_img_adress[19]                                                                                       ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|current_img_adress[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|current_img_adress[1]                                                                                        ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|current_img_adress[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|current_img_adress[1]                                                                                        ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|current_img_adress[20]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|current_img_adress[20]                                                                                       ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|current_img_adress[20]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|current_img_adress[20]                                                                                       ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|current_img_adress[21]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|current_img_adress[21]                                                                                       ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|current_img_adress[21]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|current_img_adress[21]                                                                                       ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|current_img_adress[22]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|current_img_adress[22]                                                                                       ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|current_img_adress[22]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|current_img_adress[22]                                                                                       ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|current_img_adress[23]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|current_img_adress[23]                                                                                       ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|current_img_adress[23]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|current_img_adress[23]                                                                                       ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|current_img_adress[24]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|current_img_adress[24]                                                                                       ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|current_img_adress[24]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|current_img_adress[24]                                                                                       ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|current_img_adress[25]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|current_img_adress[25]                                                                                       ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|current_img_adress[25]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|current_img_adress[25]                                                                                       ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|current_img_adress[26]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|current_img_adress[26]                                                                                       ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|current_img_adress[26]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|current_img_adress[26]                                                                                       ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|current_img_adress[27]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|current_img_adress[27]                                                                                       ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|current_img_adress[27]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|current_img_adress[27]                                                                                       ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|current_img_adress[28]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|current_img_adress[28]                                                                                       ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|current_img_adress[28]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|current_img_adress[28]                                                                                       ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|current_img_adress[29]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|current_img_adress[29]                                                                                       ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|current_img_adress[29]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|current_img_adress[29]                                                                                       ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|current_img_adress[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|current_img_adress[2]                                                                                        ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|current_img_adress[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|current_img_adress[2]                                                                                        ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|current_img_adress[30]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|current_img_adress[30]                                                                                       ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|current_img_adress[30]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|current_img_adress[30]                                                                                       ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|current_img_adress[31]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|current_img_adress[31]                                                                                       ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|current_img_adress[31]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|current_img_adress[31]                                                                                       ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|current_img_adress[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|current_img_adress[3]                                                                                        ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|current_img_adress[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|current_img_adress[3]                                                                                        ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|current_img_adress[4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|current_img_adress[4]                                                                                        ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|current_img_adress[4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|current_img_adress[4]                                                                                        ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|current_img_adress[5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|current_img_adress[5]                                                                                        ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|current_img_adress[5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|current_img_adress[5]                                                                                        ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|current_img_adress[6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|current_img_adress[6]                                                                                        ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|current_img_adress[6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|current_img_adress[6]                                                                                        ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|current_img_adress[7]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|current_img_adress[7]                                                                                        ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|current_img_adress[7]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|current_img_adress[7]                                                                                        ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|current_img_adress[8]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|current_img_adress[8]                                                                                        ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|current_img_adress[8]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|current_img_adress[8]                                                                                        ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|current_img_adress[9]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|current_img_adress[9]                                                                                        ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|current_img_adress[9]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|current_img_adress[9]                                                                                        ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|dma_data_s[0]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|dma_data_s[0]                                                                                                ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|dma_data_s[0]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|dma_data_s[0]                                                                                                ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|dma_data_s[10]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|dma_data_s[10]                                                                                               ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|dma_data_s[10]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|dma_data_s[10]                                                                                               ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|dma_data_s[11]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|dma_data_s[11]                                                                                               ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|dma_data_s[11]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|dma_data_s[11]                                                                                               ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|dma_data_s[12]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|dma_data_s[12]                                                                                               ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|dma_data_s[12]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|dma_data_s[12]                                                                                               ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|dma_data_s[13]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|dma_data_s[13]                                                                                               ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|dma_data_s[13]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|dma_data_s[13]                                                                                               ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|dma_data_s[14]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|dma_data_s[14]                                                                                               ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|dma_data_s[14]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|dma_data_s[14]                                                                                               ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|dma_data_s[15]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|dma_data_s[15]                                                                                               ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|dma_data_s[15]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|dma_data_s[15]                                                                                               ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|dma_data_s[1]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|dma_data_s[1]                                                                                                ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|dma_data_s[1]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|dma_data_s[1]                                                                                                ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|dma_data_s[2]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|dma_data_s[2]                                                                                                ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|dma_data_s[2]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|dma_data_s[2]                                                                                                ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|dma_data_s[3]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|dma_data_s[3]                                                                                                ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|dma_data_s[3]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|dma_data_s[3]                                                                                                ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|dma_data_s[4]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|dma_data_s[4]                                                                                                ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|dma_data_s[4]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|dma_data_s[4]                                                                                                ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|dma_data_s[5]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|dma_data_s[5]                                                                                                ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|dma_data_s[5]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|dma_data_s[5]                                                                                                ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|dma_data_s[6]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|dma_data_s[6]                                                                                                ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|dma_data_s[6]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|dma_data_s[6]                                                                                                ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|dma_data_s[7]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|dma_data_s[7]                                                                                                ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|dma_data_s[7]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|dma_data_s[7]                                                                                                ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|dma_data_s[8]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|dma_data_s[8]                                                                                                ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|dma_data_s[8]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|dma_data_s[8]                                                                                                ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|dma_data_s[9]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|dma_data_s[9]                                                                                                ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|dma_data_s[9]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|dma_data_s[9]                                                                                                ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|dma_read_s                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|dma_read_s                     ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|dma_state_pres_s.DMA_DONE      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|dma_state_pres_s.DMA_DONE                                                                                    ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|dma_state_pres_s.DMA_DONE      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|dma_state_pres_s.DMA_DONE                                                                                    ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|dma_state_pres_s.DMA_WAIT_DATA ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|dma_state_pres_s.DMA_WAIT_DATA                                                                               ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|dma_state_pres_s.DMA_WAIT_DATA ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|dma_state_pres_s.DMA_WAIT_DATA                                                                               ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|dma_state_pres_s.IDLE          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|dma_state_pres_s.IDLE~_wirecell                                                                              ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|dma_state_pres_s.IDLE          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|dma_state_pres_s.IDLE~_wirecell                                                                              ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|dma_state_pres_s.INIT_CNT      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                  ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|dma_state_pres_s.INIT_CNT      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                  ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|dma_state_pres_s.READ_DMA      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                  ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|dma_state_pres_s.READ_DMA      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                  ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|dma_state_pres_s.WAIT_LCD      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|dma_state_pres_s.WAIT_LCD                                                                                    ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|dma_state_pres_s.WAIT_LCD      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|dma_state_pres_s.WAIT_LCD                                                                                    ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|dma_state_pres_s.WRITE_LCD     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                  ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|dma_state_pres_s.WRITE_LCD     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                                                                                                  ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|end_of_transaction_irq         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|end_of_transaction_irq                                                                                       ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|end_of_transaction_irq         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|end_of_transaction_irq                                                                                       ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|irq_acknoledge_s               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|irq_acknoledge_s               ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                                                                  ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|lcd_data_cpu_dma               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|lcd_data_cpu_dma                                                                                             ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|lcd_data_cpu_dma               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|lcd_data_cpu_dma                                                                                             ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|lcd_db_reg_s[0]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|lcd_db_reg_s[0]                                                                                              ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|lcd_db_reg_s[0]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|lcd_db_reg_s[0]                                                                                              ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|lcd_db_reg_s[10]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|lcd_db_reg_s[10]                                                                                             ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|lcd_db_reg_s[10]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|lcd_db_reg_s[10]                                                                                             ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|lcd_db_reg_s[11]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|lcd_db_reg_s[11]                                                                                             ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|lcd_db_reg_s[11]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|lcd_db_reg_s[11]                                                                                             ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|lcd_db_reg_s[12]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|lcd_db_reg_s[12]                                                                                             ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|lcd_db_reg_s[12]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|lcd_db_reg_s[12]                                                                                             ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|lcd_db_reg_s[13]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|lcd_db_reg_s[13]                                                                                             ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|lcd_db_reg_s[13]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|lcd_db_reg_s[13]                                                                                             ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|lcd_db_reg_s[14]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|lcd_db_reg_s[14]                                                                                             ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|lcd_db_reg_s[14]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|lcd_db_reg_s[14]                                                                                             ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|lcd_db_reg_s[15]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|lcd_db_reg_s[15]                                                                                             ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|lcd_db_reg_s[15]               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|lcd_db_reg_s[15]                                                                                             ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|lcd_db_reg_s[1]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|lcd_db_reg_s[1]                                                                                              ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|lcd_db_reg_s[1]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|lcd_db_reg_s[1]                                                                                              ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|lcd_db_reg_s[2]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|lcd_db_reg_s[2]                                                                                              ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|lcd_db_reg_s[2]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|lcd_db_reg_s[2]                                                                                              ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|lcd_db_reg_s[3]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|lcd_db_reg_s[3]                                                                                              ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|lcd_db_reg_s[3]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|lcd_db_reg_s[3]                                                                                              ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|lcd_db_reg_s[4]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|lcd_db_reg_s[4]                                                                                              ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|lcd_db_reg_s[4]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|lcd_db_reg_s[4]                                                                                              ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|lcd_db_reg_s[5]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|lcd_db_reg_s[5]                                                                                              ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|lcd_db_reg_s[5]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|lcd_db_reg_s[5]                                                                                              ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|lcd_db_reg_s[6]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|lcd_db_reg_s[6]                                                                                              ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|lcd_db_reg_s[6]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|lcd_db_reg_s[6]                                                                                              ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|lcd_db_reg_s[7]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|lcd_db_reg_s[7]                                                                                              ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|lcd_db_reg_s[7]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|lcd_db_reg_s[7]                                                                                              ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|lcd_db_reg_s[8]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|lcd_db_reg_s[8]                                                                                              ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|lcd_db_reg_s[8]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|lcd_db_reg_s[8]                                                                                              ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|lcd_db_reg_s[9]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|lcd_db_reg_s[9]                                                                                              ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|lcd_db_reg_s[9]                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|lcd_db_reg_s[9]                                                                                              ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|lcd_done_s                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|lcd_state_pres_s.S4                                                                                          ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|lcd_done_s                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|lcd_state_pres_s.S4                                                                                          ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|lcd_done_s                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|lcd_state_pres_s.S4                                                                                          ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|lcd_start_s                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|lcd_start_s                                                                                                  ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|lcd_start_s                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|lcd_start_s                                                                                                  ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|lcd_state_pres_s.IDLE          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|lcd_state_pres_s.IDLE~_wirecell                                                                              ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|lcd_state_pres_s.IDLE          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|lcd_state_pres_s.IDLE~_wirecell                                                                              ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|lcd_state_pres_s.S1            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|lcd_state_pres_s.S1                                                                                          ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|lcd_state_pres_s.S1            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|lcd_state_pres_s.S1                                                                                          ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|lcd_state_pres_s.S2            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|lcd_state_pres_s.S2                                                                                          ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|lcd_state_pres_s.S2            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|lcd_state_pres_s.S2                                                                                          ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|lcd_state_pres_s.S3            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|lcd_state_pres_s.S3                                                                                          ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|lcd_state_pres_s.S3            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|lcd_state_pres_s.S3                                                                                          ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|lcd_state_pres_s.S4            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|lcd_state_pres_s.S4                                                                                          ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|lcd_state_pres_s.S4            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|lcd_state_pres_s.S4                                                                                          ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|master_read                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                  ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|master_read                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; VCC                                                                                                                                                  ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|master_waitrequest             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:lcd_dma2_0_avalon_master_agent|av_readdatavalid~1_wirecell ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|master_waitrequest             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:lcd_dma2_0_avalon_master_agent|av_readdatavalid~1_wirecell ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|start_dma_s                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|start_dma_s                                                                                                  ; N/A                                                                                                                                                            ;
; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|start_dma_s                    ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0|start_dma_s                                                                                                  ; N/A                                                                                                                                                            ;
; intro_qsys:inst|intro_qsys_altpll_0:altpll_0|clk                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; Clk_50M                                                                                                                                              ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                  ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                  ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                  ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                  ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                  ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                  ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                  ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                  ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                  ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                  ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                  ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                  ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                  ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                  ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                  ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                  ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                                  ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                  ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                  ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                  ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                  ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                  ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                  ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                  ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                  ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                  ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                  ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                  ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                  ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                  ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                  ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                                  ; N/A                                                                                                                                                            ;
+------------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Fri Oct 31 14:56:03 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Intro -c Intro
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12248): Elaborating Platform Designer system entity "intro_qsys.qsys"
Info (12250): 2025.10.31.14:56:15 Progress: Loading project/intro_qsys.qsys
Info (12250): 2025.10.31.14:56:15 Progress: Reading input file
Info (12250): 2025.10.31.14:56:15 Progress: Adding CPU [altera_nios2_gen2 18.1]
Info (12250): 2025.10.31.14:56:16 Progress: Parameterizing module CPU
Info (12250): 2025.10.31.14:56:16 Progress: Adding SDRAM_controller [altera_avalon_new_sdram_controller 18.1]
Info (12250): 2025.10.31.14:56:16 Progress: Parameterizing module SDRAM_controller
Info (12250): 2025.10.31.14:56:16 Progress: Adding altpll_0 [altpll 18.1]
Info (12250): 2025.10.31.14:56:16 Progress: Parameterizing module altpll_0
Info (12250): 2025.10.31.14:56:16 Progress: Adding clk_0 [clock_source 18.1]
Info (12250): 2025.10.31.14:56:16 Progress: Parameterizing module clk_0
Info (12250): 2025.10.31.14:56:16 Progress: Adding gpio_0 [gpio 1.0]
Info (12250): 2025.10.31.14:56:16 Progress: Parameterizing module gpio_0
Info (12250): 2025.10.31.14:56:16 Progress: Adding gpio_LCD_0 [gpio_LCD 1.0]
Info (12250): 2025.10.31.14:56:16 Progress: Parameterizing module gpio_LCD_0
Info (12250): 2025.10.31.14:56:16 Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Info (12250): 2025.10.31.14:56:16 Progress: Parameterizing module jtag_uart
Info (12250): 2025.10.31.14:56:16 Progress: Adding lcd_dma2_0 [lcd_dma2 1.0]
Info (12250): 2025.10.31.14:56:16 Progress: Parameterizing module lcd_dma2_0
Info (12250): 2025.10.31.14:56:16 Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 18.1]
Info (12250): 2025.10.31.14:56:16 Progress: Parameterizing module sysid_qsys_0
Info (12250): 2025.10.31.14:56:16 Progress: Adding timer_0 [altera_avalon_timer 18.1]
Info (12250): 2025.10.31.14:56:16 Progress: Parameterizing module timer_0
Info (12250): 2025.10.31.14:56:16 Progress: Building connections
Info (12250): 2025.10.31.14:56:17 Progress: Parameterizing connections
Info (12250): 2025.10.31.14:56:17 Progress: Validating
Info (12250): 2025.10.31.14:56:17 Progress: Done reading input file
Info (12250): Intro_qsys.SDRAM_controller: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info (12250): Intro_qsys.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info (12250): Intro_qsys.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info (12250): Intro_qsys.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info (12250): Intro_qsys: Generating intro_qsys "intro_qsys" for QUARTUS_SYNTH
Info (12250): Inserting clock-crossing logic between cmd_demux_001.src7 and cmd_mux_007.sink0
Info (12250): Inserting clock-crossing logic between rsp_demux_007.src0 and rsp_mux_001.sink7
Info (12250): CPU: "intro_qsys" instantiated altera_nios2_gen2 "CPU"
Info (12250): SDRAM_controller: Starting RTL generation for module 'intro_qsys_SDRAM_controller'
Info (12250): SDRAM_controller:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=intro_qsys_SDRAM_controller --dir=C:/Users/inter/AppData/Local/Temp/alt0392_8290474784288296753.dir/0002_SDRAM_controller_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/inter/AppData/Local/Temp/alt0392_8290474784288296753.dir/0002_SDRAM_controller_gen//intro_qsys_SDRAM_controller_component_configuration.pl  --do_build_sim=0  ]
Info (12250): SDRAM_controller: Done RTL generation for module 'intro_qsys_SDRAM_controller'
Info (12250): SDRAM_controller: "intro_qsys" instantiated altera_avalon_new_sdram_controller "SDRAM_controller"
Info (12250): Altpll_0: "intro_qsys" instantiated altpll "altpll_0"
Info (12250): Gpio_0: "intro_qsys" instantiated gpio "gpio_0"
Info (12250): Jtag_uart: Starting RTL generation for module 'intro_qsys_jtag_uart'
Info (12250): Jtag_uart:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=intro_qsys_jtag_uart --dir=C:/Users/inter/AppData/Local/Temp/alt0392_8290474784288296753.dir/0006_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/inter/AppData/Local/Temp/alt0392_8290474784288296753.dir/0006_jtag_uart_gen//intro_qsys_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Jtag_uart: Done RTL generation for module 'intro_qsys_jtag_uart'
Info (12250): Jtag_uart: "intro_qsys" instantiated altera_avalon_jtag_uart "jtag_uart"
Info (12250): Lcd_dma2_0: "intro_qsys" instantiated lcd_dma2 "lcd_dma2_0"
Info (12250): Sysid_qsys_0: "intro_qsys" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info (12250): Timer_0: Starting RTL generation for module 'intro_qsys_timer_0'
Info (12250): Timer_0:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=intro_qsys_timer_0 --dir=C:/Users/inter/AppData/Local/Temp/alt0392_8290474784288296753.dir/0009_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/inter/AppData/Local/Temp/alt0392_8290474784288296753.dir/0009_timer_0_gen//intro_qsys_timer_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Timer_0: Done RTL generation for module 'intro_qsys_timer_0'
Info (12250): Timer_0: "intro_qsys" instantiated altera_avalon_timer "timer_0"
Info (12250): Avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info (12250): Mm_interconnect_0: "intro_qsys" instantiated altera_mm_interconnect "mm_interconnect_0"
Info (12250): Irq_mapper: "intro_qsys" instantiated altera_irq_mapper "irq_mapper"
Info (12250): Rst_controller: "intro_qsys" instantiated altera_reset_controller "rst_controller"
Info (12250): Cpu: Starting RTL generation for module 'intro_qsys_CPU_cpu'
Info (12250): Cpu:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=intro_qsys_CPU_cpu --dir=C:/Users/inter/AppData/Local/Temp/alt0392_8290474784288296753.dir/0012_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/inter/AppData/Local/Temp/alt0392_8290474784288296753.dir/0012_cpu_gen//intro_qsys_CPU_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info (12250): Cpu: # 2025.10.31 14:56:36 (*) Starting Nios II generation
Info (12250): Cpu: # 2025.10.31 14:56:36 (*)   Checking for plaintext license.
Info (12250): Cpu: # 2025.10.31 14:56:37 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info (12250): Cpu: # 2025.10.31 14:56:37 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info (12250): Cpu: # 2025.10.31 14:56:37 (*)   LM_LICENSE_FILE environment variable is empty
Info (12250): Cpu: # 2025.10.31 14:56:37 (*)   Plaintext license not found.
Info (12250): Cpu: # 2025.10.31 14:56:37 (*)   Checking for encrypted license (non-evaluation).
Info (12250): Cpu: # 2025.10.31 14:56:37 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info (12250): Cpu: # 2025.10.31 14:56:37 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info (12250): Cpu: # 2025.10.31 14:56:37 (*)   LM_LICENSE_FILE environment variable is empty
Info (12250): Cpu: # 2025.10.31 14:56:37 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info (12250): Cpu: # 2025.10.31 14:56:37 (*)   Elaborating CPU configuration settings
Info (12250): Cpu: # 2025.10.31 14:56:37 (*)   Creating all objects for CPU
Info (12250): Cpu: # 2025.10.31 14:56:37 (*)     Testbench
Info (12250): Cpu: # 2025.10.31 14:56:38 (*)     Instruction decoding
Info (12250): Cpu: # 2025.10.31 14:56:38 (*)       Instruction fields
Info (12250): Cpu: # 2025.10.31 14:56:38 (*)       Instruction decodes
Info (12250): Cpu: # 2025.10.31 14:56:38 (*)       Signals for RTL simulation waveforms
Info (12250): Cpu: # 2025.10.31 14:56:38 (*)       Instruction controls
Info (12250): Cpu: # 2025.10.31 14:56:38 (*)     Pipeline frontend
Info (12250): Cpu: # 2025.10.31 14:56:38 (*)     Pipeline backend
Info (12250): Cpu: # 2025.10.31 14:56:40 (*)   Generating RTL from CPU objects
Info (12250): Cpu: # 2025.10.31 14:56:41 (*)   Creating encrypted RTL
Info (12250): Cpu: # 2025.10.31 14:56:42 (*) Done Nios II generation
Info (12250): Cpu: Done RTL generation for module 'intro_qsys_CPU_cpu'
Info (12250): Cpu: "CPU" instantiated altera_nios2_gen2_unit "cpu"
Info (12250): Lcd_dma2_0_avalon_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "lcd_dma2_0_avalon_master_translator"
Info (12250): SDRAM_controller_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "SDRAM_controller_s1_translator"
Info (12250): Lcd_dma2_0_avalon_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "lcd_dma2_0_avalon_master_agent"
Info (12250): SDRAM_controller_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "SDRAM_controller_s1_agent"
Info (12250): SDRAM_controller_s1_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "SDRAM_controller_s1_agent_rsp_fifo"
Info (12250): Router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info (12250): Router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info (12250): Router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info (12250): Router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info (12250): Router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info (12250): Router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info (12250): Router_008: "mm_interconnect_0" instantiated altera_merlin_router "router_008"
Info (12250): CPU_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "CPU_data_master_limiter"
Info (12250): Reusing file C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_avalon_sc_fifo.v
Info (12250): SDRAM_controller_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "SDRAM_controller_s1_burst_adapter"
Info (12250): Reusing file C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_avalon_st_pipeline_base.v
Info (12250): Cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info (12250): Cmd_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info (12250): Cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info (12250): Reusing file C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_arbitrator.sv
Info (12250): Cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info (12250): Reusing file C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_arbitrator.sv
Info (12250): Cmd_mux_005: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_005"
Info (12250): Reusing file C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info (12250): Rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info (12250): Rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info (12250): Rsp_demux_005: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_005"
Info (12250): Rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info (12250): Reusing file C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info (12250): Reusing file C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_arbitrator.sv
Info (12250): CPU_data_master_to_SDRAM_controller_s1_cmd_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "CPU_data_master_to_SDRAM_controller_s1_cmd_width_adapter"
Info (12250): Reusing file C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_address_alignment.sv
Info (12250): Reusing file C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_burst_uncompressor.sv
Info (12250): Crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info (12250): Reusing file C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_avalon_st_pipeline_base.v
Info (12250): Avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info (12250): Avalon_st_adapter_001: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info (12250): Avalon_st_adapter_005: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_005"
Info (12250): Error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info (12250): Error_adapter_0: "avalon_st_adapter_001" instantiated error_adapter "error_adapter_0"
Info (12250): Error_adapter_0: "avalon_st_adapter_005" instantiated error_adapter "error_adapter_0"
Info (12250): Intro_qsys: Done "intro_qsys" with 49 modules, 79 files
Info (12249): Finished elaborating Platform Designer system entity "intro_qsys.qsys"
Info (12021): Found 2 design units, including 1 entities, in source file lcd_dma.vhd
    Info (12022): Found design unit 1: DMA_LCD-rtl File: C:/master/EmbHard/project/lcd_dma.vhd Line: 52
    Info (12023): Found entity 1: DMA_LCD File: C:/master/EmbHard/project/lcd_dma.vhd Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file intro.bdf
    Info (12023): Found entity 1: Intro
Info (12021): Found 2 design units, including 1 entities, in source file gpio.vhd
    Info (12022): Found design unit 1: ParallelPort-comp File: C:/master/EmbHard/project/gpio.vhd Line: 26
    Info (12023): Found entity 1: ParallelPort File: C:/master/EmbHard/project/gpio.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file lcd.vhd
    Info (12022): Found design unit 1: LCD_CTL-comp File: C:/master/EmbHard/project/lcd.vhd Line: 30
    Info (12023): Found entity 1: LCD_CTL File: C:/master/EmbHard/project/lcd.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file lcd_dma2.vhd
    Info (12022): Found design unit 1: dma_lcd_ctrl-comp File: C:/master/EmbHard/project/lcd_dma2.vhd Line: 40
    Info (12023): Found entity 1: dma_lcd_ctrl File: C:/master/EmbHard/project/lcd_dma2.vhd Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/intro_qsys.v
    Info (12023): Found entity 1: intro_qsys File: C:/master/EmbHard/project/db/ip/intro_qsys/intro_qsys.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/altera_avalon_st_handshake_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_handshake_clock_crosser File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/intro_qsys/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/intro_qsys/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/intro_qsys/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/gpio.vhd
    Info (12022): Found design unit 1: ParallelPort-comp File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/gpio.vhd Line: 26
    Info (12023): Found entity 1: ParallelPort File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/gpio.vhd Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/intro_qsys_cpu.v
    Info (12023): Found entity 1: intro_qsys_CPU File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu.v Line: 9
Info (12021): Found 27 design units, including 27 entities, in source file db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v
    Info (12023): Found entity 1: intro_qsys_CPU_cpu_ic_data_module File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v Line: 21
    Info (12023): Found entity 2: intro_qsys_CPU_cpu_ic_tag_module File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v Line: 89
    Info (12023): Found entity 3: intro_qsys_CPU_cpu_bht_module File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v Line: 158
    Info (12023): Found entity 4: intro_qsys_CPU_cpu_register_bank_a_module File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v Line: 227
    Info (12023): Found entity 5: intro_qsys_CPU_cpu_register_bank_b_module File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v Line: 293
    Info (12023): Found entity 6: intro_qsys_CPU_cpu_dc_tag_module File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v Line: 359
    Info (12023): Found entity 7: intro_qsys_CPU_cpu_dc_data_module File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v Line: 425
    Info (12023): Found entity 8: intro_qsys_CPU_cpu_dc_victim_module File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v Line: 494
    Info (12023): Found entity 9: intro_qsys_CPU_cpu_nios2_oci_debug File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v Line: 562
    Info (12023): Found entity 10: intro_qsys_CPU_cpu_nios2_oci_break File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v Line: 708
    Info (12023): Found entity 11: intro_qsys_CPU_cpu_nios2_oci_xbrk File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v Line: 1001
    Info (12023): Found entity 12: intro_qsys_CPU_cpu_nios2_oci_dbrk File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v Line: 1262
    Info (12023): Found entity 13: intro_qsys_CPU_cpu_nios2_oci_itrace File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v Line: 1451
    Info (12023): Found entity 14: intro_qsys_CPU_cpu_nios2_oci_td_mode File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v Line: 1634
    Info (12023): Found entity 15: intro_qsys_CPU_cpu_nios2_oci_dtrace File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v Line: 1702
    Info (12023): Found entity 16: intro_qsys_CPU_cpu_nios2_oci_compute_input_tm_cnt File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v Line: 1784
    Info (12023): Found entity 17: intro_qsys_CPU_cpu_nios2_oci_fifo_wrptr_inc File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v Line: 1856
    Info (12023): Found entity 18: intro_qsys_CPU_cpu_nios2_oci_fifo_cnt_inc File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v Line: 1899
    Info (12023): Found entity 19: intro_qsys_CPU_cpu_nios2_oci_fifo File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v Line: 1946
    Info (12023): Found entity 20: intro_qsys_CPU_cpu_nios2_oci_pib File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v Line: 2432
    Info (12023): Found entity 21: intro_qsys_CPU_cpu_nios2_oci_im File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v Line: 2455
    Info (12023): Found entity 22: intro_qsys_CPU_cpu_nios2_performance_monitors File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v Line: 2525
    Info (12023): Found entity 23: intro_qsys_CPU_cpu_nios2_avalon_reg File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v Line: 2542
    Info (12023): Found entity 24: intro_qsys_CPU_cpu_ociram_sp_ram_module File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v Line: 2635
    Info (12023): Found entity 25: intro_qsys_CPU_cpu_nios2_ocimem File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v Line: 2700
    Info (12023): Found entity 26: intro_qsys_CPU_cpu_nios2_oci File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v Line: 2881
    Info (12023): Found entity 27: intro_qsys_CPU_cpu File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v Line: 3426
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: intro_qsys_CPU_cpu_debug_slave_sysclk File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: intro_qsys_CPU_cpu_debug_slave_tck File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: intro_qsys_CPU_cpu_debug_slave_wrapper File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu_mult_cell.v
    Info (12023): Found entity 1: intro_qsys_CPU_cpu_mult_cell File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu_mult_cell.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu_test_bench.v
    Info (12023): Found entity 1: intro_qsys_CPU_cpu_test_bench File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu_test_bench.v Line: 21
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/intro_qsys/submodules/intro_qsys_sdram_controller.v
    Info (12023): Found entity 1: intro_qsys_SDRAM_controller_input_efifo_module File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_sdram_controller.v Line: 21
    Info (12023): Found entity 2: intro_qsys_SDRAM_controller File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_sdram_controller.v Line: 159
Info (12021): Found 4 design units, including 4 entities, in source file db/ip/intro_qsys/submodules/intro_qsys_altpll_0.v
    Info (12023): Found entity 1: intro_qsys_altpll_0_dffpipe_l2c File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_altpll_0.v Line: 37
    Info (12023): Found entity 2: intro_qsys_altpll_0_stdsync_sv6 File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_altpll_0.v Line: 98
    Info (12023): Found entity 3: intro_qsys_altpll_0_altpll_pka2 File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_altpll_0.v Line: 130
    Info (12023): Found entity 4: intro_qsys_altpll_0 File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_altpll_0.v Line: 217
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/intro_qsys_irq_mapper.sv
    Info (12023): Found entity 1: intro_qsys_irq_mapper File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_irq_mapper.sv Line: 31
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/intro_qsys/submodules/intro_qsys_jtag_uart.v
    Info (12023): Found entity 1: intro_qsys_jtag_uart_sim_scfifo_w File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_jtag_uart.v Line: 21
    Info (12023): Found entity 2: intro_qsys_jtag_uart_scfifo_w File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_jtag_uart.v Line: 78
    Info (12023): Found entity 3: intro_qsys_jtag_uart_sim_scfifo_r File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_jtag_uart.v Line: 164
    Info (12023): Found entity 4: intro_qsys_jtag_uart_scfifo_r File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_jtag_uart.v Line: 243
    Info (12023): Found entity 5: intro_qsys_jtag_uart File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_jtag_uart.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v
    Info (12023): Found entity 1: intro_qsys_mm_interconnect_0 File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: intro_qsys_mm_interconnect_0_avalon_st_adapter File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_avalon_st_adapter_001.v
    Info (12023): Found entity 1: intro_qsys_mm_interconnect_0_avalon_st_adapter_001 File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_avalon_st_adapter_001.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv
    Info (12023): Found entity 1: intro_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_avalon_st_adapter_005.v
    Info (12023): Found entity 1: intro_qsys_mm_interconnect_0_avalon_st_adapter_005 File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_avalon_st_adapter_005.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv
    Info (12023): Found entity 1: intro_qsys_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: intro_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: intro_qsys_mm_interconnect_0_cmd_demux File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: intro_qsys_mm_interconnect_0_cmd_demux_001 File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_cmd_demux_002.sv
    Info (12023): Found entity 1: intro_qsys_mm_interconnect_0_cmd_demux_002 File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_cmd_demux_002.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: intro_qsys_mm_interconnect_0_cmd_mux File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_cmd_mux_001.sv
    Info (12023): Found entity 1: intro_qsys_mm_interconnect_0_cmd_mux_001 File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_cmd_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_cmd_mux_002.sv
    Info (12023): Found entity 1: intro_qsys_mm_interconnect_0_cmd_mux_002 File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_cmd_mux_002.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_cmd_mux_005.sv
    Info (12023): Found entity 1: intro_qsys_mm_interconnect_0_cmd_mux_005 File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_cmd_mux_005.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: intro_qsys_mm_interconnect_0_router_default_decode File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: intro_qsys_mm_interconnect_0_router File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: intro_qsys_mm_interconnect_0_router_001_default_decode File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: intro_qsys_mm_interconnect_0_router_001 File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: intro_qsys_mm_interconnect_0_router_002_default_decode File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: intro_qsys_mm_interconnect_0_router_002 File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: intro_qsys_mm_interconnect_0_router_003_default_decode File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: intro_qsys_mm_interconnect_0_router_003 File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_004.sv
    Info (12023): Found entity 1: intro_qsys_mm_interconnect_0_router_004_default_decode File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_004.sv Line: 45
    Info (12023): Found entity 2: intro_qsys_mm_interconnect_0_router_004 File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_004.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_005.sv
    Info (12023): Found entity 1: intro_qsys_mm_interconnect_0_router_005_default_decode File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_005.sv Line: 45
    Info (12023): Found entity 2: intro_qsys_mm_interconnect_0_router_005 File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_005.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_008.sv
    Info (12023): Found entity 1: intro_qsys_mm_interconnect_0_router_008_default_decode File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_008.sv Line: 45
    Info (12023): Found entity 2: intro_qsys_mm_interconnect_0_router_008 File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_008.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: intro_qsys_mm_interconnect_0_rsp_demux File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_rsp_demux_001.sv
    Info (12023): Found entity 1: intro_qsys_mm_interconnect_0_rsp_demux_001 File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_rsp_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_rsp_demux_002.sv
    Info (12023): Found entity 1: intro_qsys_mm_interconnect_0_rsp_demux_002 File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_rsp_demux_002.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_rsp_demux_005.sv
    Info (12023): Found entity 1: intro_qsys_mm_interconnect_0_rsp_demux_005 File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_rsp_demux_005.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: intro_qsys_mm_interconnect_0_rsp_mux File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: intro_qsys_mm_interconnect_0_rsp_mux_001 File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_rsp_mux_002.sv
    Info (12023): Found entity 1: intro_qsys_mm_interconnect_0_rsp_mux_002 File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_rsp_mux_002.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/intro_qsys_sysid_qsys_0.v
    Info (12023): Found entity 1: intro_qsys_sysid_qsys_0 File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_sysid_qsys_0.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/intro_qsys_timer_0.v
    Info (12023): Found entity 1: intro_qsys_timer_0 File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_timer_0.v Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/intro_qsys/submodules/lcd_dma2.vhd
    Info (12022): Found design unit 1: dma_lcd_ctrl-comp File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd Line: 40
    Info (12023): Found entity 1: dma_lcd_ctrl File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd Line: 5
Warning (10037): Verilog HDL or VHDL warning at intro_qsys_sdram_controller.v(318): conditional expression evaluates to a constant File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_sdram_controller.v Line: 318
Warning (10037): Verilog HDL or VHDL warning at intro_qsys_sdram_controller.v(328): conditional expression evaluates to a constant File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_sdram_controller.v Line: 328
Warning (10037): Verilog HDL or VHDL warning at intro_qsys_sdram_controller.v(338): conditional expression evaluates to a constant File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_sdram_controller.v Line: 338
Warning (10037): Verilog HDL or VHDL warning at intro_qsys_sdram_controller.v(682): conditional expression evaluates to a constant File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_sdram_controller.v Line: 682
Info (12127): Elaborating entity "Intro" for the top level hierarchy
Info (12128): Elaborating entity "intro_qsys" for hierarchy "intro_qsys:inst"
Info (12128): Elaborating entity "intro_qsys_CPU" for hierarchy "intro_qsys:inst|intro_qsys_CPU:cpu" File: C:/master/EmbHard/project/db/ip/intro_qsys/intro_qsys.v Line: 140
Info (12128): Elaborating entity "intro_qsys_CPU_cpu" for hierarchy "intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu" File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu.v Line: 69
Info (12128): Elaborating entity "intro_qsys_CPU_cpu_test_bench" for hierarchy "intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_test_bench:the_intro_qsys_CPU_cpu_test_bench" File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v Line: 5986
Info (12128): Elaborating entity "intro_qsys_CPU_cpu_ic_data_module" for hierarchy "intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_ic_data_module:intro_qsys_CPU_cpu_ic_data" File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v Line: 6988
Info (12128): Elaborating entity "altsyncram" for hierarchy "intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_ic_data_module:intro_qsys_CPU_cpu_ic_data|altsyncram:the_altsyncram" File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v Line: 61
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf
    Info (12023): Found entity 1: altsyncram_cjd1 File: C:/master/EmbHard/project/db/altsyncram_cjd1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_cjd1" for hierarchy "intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_ic_data_module:intro_qsys_CPU_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "intro_qsys_CPU_cpu_ic_tag_module" for hierarchy "intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_ic_tag_module:intro_qsys_CPU_cpu_ic_tag" File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v Line: 7054
Info (12128): Elaborating entity "altsyncram" for hierarchy "intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_ic_tag_module:intro_qsys_CPU_cpu_ic_tag|altsyncram:the_altsyncram" File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v Line: 129
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7ad1.tdf
    Info (12023): Found entity 1: altsyncram_7ad1 File: C:/master/EmbHard/project/db/altsyncram_7ad1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_7ad1" for hierarchy "intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_ic_tag_module:intro_qsys_CPU_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_7ad1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "intro_qsys_CPU_cpu_bht_module" for hierarchy "intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_bht_module:intro_qsys_CPU_cpu_bht" File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v Line: 7252
Info (12128): Elaborating entity "altsyncram" for hierarchy "intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_bht_module:intro_qsys_CPU_cpu_bht|altsyncram:the_altsyncram" File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v Line: 198
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_97d1.tdf
    Info (12023): Found entity 1: altsyncram_97d1 File: C:/master/EmbHard/project/db/altsyncram_97d1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_97d1" for hierarchy "intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_bht_module:intro_qsys_CPU_cpu_bht|altsyncram:the_altsyncram|altsyncram_97d1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "intro_qsys_CPU_cpu_register_bank_a_module" for hierarchy "intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_register_bank_a_module:intro_qsys_CPU_cpu_register_bank_a" File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v Line: 8209
Info (12128): Elaborating entity "altsyncram" for hierarchy "intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_register_bank_a_module:intro_qsys_CPU_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_fic1.tdf
    Info (12023): Found entity 1: altsyncram_fic1 File: C:/master/EmbHard/project/db/altsyncram_fic1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_fic1" for hierarchy "intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_register_bank_a_module:intro_qsys_CPU_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fic1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "intro_qsys_CPU_cpu_register_bank_b_module" for hierarchy "intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_register_bank_b_module:intro_qsys_CPU_cpu_register_bank_b" File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v Line: 8227
Info (12128): Elaborating entity "intro_qsys_CPU_cpu_mult_cell" for hierarchy "intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell" File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v Line: 8812
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1" File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu_mult_cell.v Line: 63
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_vkp2.v
    Info (12023): Found entity 1: altera_mult_add_vkp2 File: C:/master/EmbHard/project/db/altera_mult_add_vkp2.v Line: 28
Info (12128): Elaborating entity "altera_mult_add_vkp2" for hierarchy "intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf Line: 454
Info (12128): Elaborating entity "altera_mult_add_rtl" for hierarchy "intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: C:/master/EmbHard/project/db/altera_mult_add_vkp2.v Line: 116
Info (12128): Elaborating entity "ama_register_function" for hierarchy "intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 907
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1023
Info (12128): Elaborating entity "ama_register_function" for hierarchy "intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1113
Info (12128): Elaborating entity "ama_register_function" for hierarchy "intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_preadder_function" for hierarchy "intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1265
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3264
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_multiplier_function" for hierarchy "intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1309
Info (12128): Elaborating entity "ama_register_function" for hierarchy "intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3060
Info (12128): Elaborating entity "ama_register_function" for hierarchy "intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_1" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3074
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1350
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_register_function" for hierarchy "intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1490
Info (12128): Elaborating entity "intro_qsys_CPU_cpu_dc_tag_module" for hierarchy "intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_dc_tag_module:intro_qsys_CPU_cpu_dc_tag" File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v Line: 9234
Info (12128): Elaborating entity "altsyncram" for hierarchy "intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_dc_tag_module:intro_qsys_CPU_cpu_dc_tag|altsyncram:the_altsyncram" File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v Line: 396
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lic1.tdf
    Info (12023): Found entity 1: altsyncram_lic1 File: C:/master/EmbHard/project/db/altsyncram_lic1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_lic1" for hierarchy "intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_dc_tag_module:intro_qsys_CPU_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_lic1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "intro_qsys_CPU_cpu_dc_data_module" for hierarchy "intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_dc_data_module:intro_qsys_CPU_cpu_dc_data" File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v Line: 9300
Info (12128): Elaborating entity "altsyncram" for hierarchy "intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_dc_data_module:intro_qsys_CPU_cpu_dc_data|altsyncram:the_altsyncram" File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v Line: 465
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kdf1.tdf
    Info (12023): Found entity 1: altsyncram_kdf1 File: C:/master/EmbHard/project/db/altsyncram_kdf1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_kdf1" for hierarchy "intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_dc_data_module:intro_qsys_CPU_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_kdf1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "intro_qsys_CPU_cpu_dc_victim_module" for hierarchy "intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_dc_victim_module:intro_qsys_CPU_cpu_dc_victim" File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v Line: 9412
Info (12128): Elaborating entity "altsyncram" for hierarchy "intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_dc_victim_module:intro_qsys_CPU_cpu_dc_victim|altsyncram:the_altsyncram" File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v Line: 534
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r3d1.tdf
    Info (12023): Found entity 1: altsyncram_r3d1 File: C:/master/EmbHard/project/db/altsyncram_r3d1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_r3d1" for hierarchy "intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_dc_victim_module:intro_qsys_CPU_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "intro_qsys_CPU_cpu_nios2_oci" for hierarchy "intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci" File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v Line: 10217
Info (12128): Elaborating entity "intro_qsys_CPU_cpu_nios2_oci_debug" for hierarchy "intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_nios2_oci_debug:the_intro_qsys_CPU_cpu_nios2_oci_debug" File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v Line: 3098
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_nios2_oci_debug:the_intro_qsys_CPU_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v Line: 632
Info (12128): Elaborating entity "intro_qsys_CPU_cpu_nios2_oci_break" for hierarchy "intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_nios2_oci_break:the_intro_qsys_CPU_cpu_nios2_oci_break" File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v Line: 3128
Info (12128): Elaborating entity "intro_qsys_CPU_cpu_nios2_oci_xbrk" for hierarchy "intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_nios2_oci_xbrk:the_intro_qsys_CPU_cpu_nios2_oci_xbrk" File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v Line: 3151
Info (12128): Elaborating entity "intro_qsys_CPU_cpu_nios2_oci_dbrk" for hierarchy "intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_nios2_oci_dbrk:the_intro_qsys_CPU_cpu_nios2_oci_dbrk" File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v Line: 3178
Info (12128): Elaborating entity "intro_qsys_CPU_cpu_nios2_oci_itrace" for hierarchy "intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_nios2_oci_itrace:the_intro_qsys_CPU_cpu_nios2_oci_itrace" File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v Line: 3216
Info (12128): Elaborating entity "intro_qsys_CPU_cpu_nios2_oci_dtrace" for hierarchy "intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_nios2_oci_dtrace:the_intro_qsys_CPU_cpu_nios2_oci_dtrace" File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v Line: 3231
Info (12128): Elaborating entity "intro_qsys_CPU_cpu_nios2_oci_td_mode" for hierarchy "intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_nios2_oci_dtrace:the_intro_qsys_CPU_cpu_nios2_oci_dtrace|intro_qsys_CPU_cpu_nios2_oci_td_mode:intro_qsys_CPU_cpu_nios2_oci_trc_ctrl_td_mode" File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v Line: 1752
Info (12128): Elaborating entity "intro_qsys_CPU_cpu_nios2_oci_fifo" for hierarchy "intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_nios2_oci_fifo:the_intro_qsys_CPU_cpu_nios2_oci_fifo" File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v Line: 3246
Info (12128): Elaborating entity "intro_qsys_CPU_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_nios2_oci_fifo:the_intro_qsys_CPU_cpu_nios2_oci_fifo|intro_qsys_CPU_cpu_nios2_oci_compute_input_tm_cnt:the_intro_qsys_CPU_cpu_nios2_oci_compute_input_tm_cnt" File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v Line: 2065
Info (12128): Elaborating entity "intro_qsys_CPU_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_nios2_oci_fifo:the_intro_qsys_CPU_cpu_nios2_oci_fifo|intro_qsys_CPU_cpu_nios2_oci_fifo_wrptr_inc:the_intro_qsys_CPU_cpu_nios2_oci_fifo_wrptr_inc" File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v Line: 2074
Info (12128): Elaborating entity "intro_qsys_CPU_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_nios2_oci_fifo:the_intro_qsys_CPU_cpu_nios2_oci_fifo|intro_qsys_CPU_cpu_nios2_oci_fifo_cnt_inc:the_intro_qsys_CPU_cpu_nios2_oci_fifo_cnt_inc" File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v Line: 2083
Info (12128): Elaborating entity "intro_qsys_CPU_cpu_nios2_oci_pib" for hierarchy "intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_nios2_oci_pib:the_intro_qsys_CPU_cpu_nios2_oci_pib" File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v Line: 3251
Info (12128): Elaborating entity "intro_qsys_CPU_cpu_nios2_oci_im" for hierarchy "intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_nios2_oci_im:the_intro_qsys_CPU_cpu_nios2_oci_im" File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v Line: 3265
Info (12128): Elaborating entity "intro_qsys_CPU_cpu_nios2_avalon_reg" for hierarchy "intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_nios2_avalon_reg:the_intro_qsys_CPU_cpu_nios2_avalon_reg" File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v Line: 3284
Info (12128): Elaborating entity "intro_qsys_CPU_cpu_nios2_ocimem" for hierarchy "intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_nios2_ocimem:the_intro_qsys_CPU_cpu_nios2_ocimem" File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v Line: 3304
Info (12128): Elaborating entity "intro_qsys_CPU_cpu_ociram_sp_ram_module" for hierarchy "intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_nios2_ocimem:the_intro_qsys_CPU_cpu_nios2_ocimem|intro_qsys_CPU_cpu_ociram_sp_ram_module:intro_qsys_CPU_cpu_ociram_sp_ram" File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v Line: 2851
Info (12128): Elaborating entity "altsyncram" for hierarchy "intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_nios2_ocimem:the_intro_qsys_CPU_cpu_nios2_ocimem|intro_qsys_CPU_cpu_ociram_sp_ram_module:intro_qsys_CPU_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v Line: 2675
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf
    Info (12023): Found entity 1: altsyncram_ac71 File: C:/master/EmbHard/project/db/altsyncram_ac71.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ac71" for hierarchy "intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_nios2_ocimem:the_intro_qsys_CPU_cpu_nios2_ocimem|intro_qsys_CPU_cpu_ociram_sp_ram_module:intro_qsys_CPU_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_ac71:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "intro_qsys_CPU_cpu_debug_slave_wrapper" for hierarchy "intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_debug_slave_wrapper:the_intro_qsys_CPU_cpu_debug_slave_wrapper" File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v Line: 3406
Info (12128): Elaborating entity "intro_qsys_CPU_cpu_debug_slave_tck" for hierarchy "intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_debug_slave_wrapper:the_intro_qsys_CPU_cpu_debug_slave_wrapper|intro_qsys_CPU_cpu_debug_slave_tck:the_intro_qsys_CPU_cpu_debug_slave_tck" File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "intro_qsys_CPU_cpu_debug_slave_sysclk" for hierarchy "intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_debug_slave_wrapper:the_intro_qsys_CPU_cpu_debug_slave_wrapper|intro_qsys_CPU_cpu_debug_slave_sysclk:the_intro_qsys_CPU_cpu_debug_slave_sysclk" File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_debug_slave_wrapper:the_intro_qsys_CPU_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:intro_qsys_CPU_cpu_debug_slave_phy" File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu_debug_slave_wrapper.v Line: 207
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_debug_slave_wrapper:the_intro_qsys_CPU_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:intro_qsys_CPU_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_debug_slave_wrapper:the_intro_qsys_CPU_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:intro_qsys_CPU_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_nios2_oci:the_intro_qsys_CPU_cpu_nios2_oci|intro_qsys_CPU_cpu_debug_slave_wrapper:the_intro_qsys_CPU_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:intro_qsys_CPU_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "intro_qsys_SDRAM_controller" for hierarchy "intro_qsys:inst|intro_qsys_SDRAM_controller:sdram_controller" File: C:/master/EmbHard/project/db/ip/intro_qsys/intro_qsys.v Line: 163
Info (12128): Elaborating entity "intro_qsys_SDRAM_controller_input_efifo_module" for hierarchy "intro_qsys:inst|intro_qsys_SDRAM_controller:sdram_controller|intro_qsys_SDRAM_controller_input_efifo_module:the_intro_qsys_SDRAM_controller_input_efifo_module" File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_sdram_controller.v Line: 298
Info (12128): Elaborating entity "intro_qsys_altpll_0" for hierarchy "intro_qsys:inst|intro_qsys_altpll_0:altpll_0" File: C:/master/EmbHard/project/db/ip/intro_qsys/intro_qsys.v Line: 187
Info (12128): Elaborating entity "intro_qsys_altpll_0_stdsync_sv6" for hierarchy "intro_qsys:inst|intro_qsys_altpll_0:altpll_0|intro_qsys_altpll_0_stdsync_sv6:stdsync2" File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_altpll_0.v Line: 282
Info (12128): Elaborating entity "intro_qsys_altpll_0_dffpipe_l2c" for hierarchy "intro_qsys:inst|intro_qsys_altpll_0:altpll_0|intro_qsys_altpll_0_stdsync_sv6:stdsync2|intro_qsys_altpll_0_dffpipe_l2c:dffpipe3" File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_altpll_0.v Line: 116
Info (12128): Elaborating entity "intro_qsys_altpll_0_altpll_pka2" for hierarchy "intro_qsys:inst|intro_qsys_altpll_0:altpll_0|intro_qsys_altpll_0_altpll_pka2:sd1" File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_altpll_0.v Line: 288
Info (12128): Elaborating entity "ParallelPort" for hierarchy "intro_qsys:inst|ParallelPort:gpio_0" File: C:/master/EmbHard/project/db/ip/intro_qsys/intro_qsys.v Line: 199
Info (12128): Elaborating entity "ParallelPort" for hierarchy "intro_qsys:inst|ParallelPort:gpio_lcd_0" File: C:/master/EmbHard/project/db/ip/intro_qsys/intro_qsys.v Line: 213
Info (12128): Elaborating entity "intro_qsys_jtag_uart" for hierarchy "intro_qsys:inst|intro_qsys_jtag_uart:jtag_uart" File: C:/master/EmbHard/project/db/ip/intro_qsys/intro_qsys.v Line: 226
Info (12128): Elaborating entity "intro_qsys_jtag_uart_scfifo_w" for hierarchy "intro_qsys:inst|intro_qsys_jtag_uart:jtag_uart|intro_qsys_jtag_uart_scfifo_w:the_intro_qsys_jtag_uart_scfifo_w" File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_jtag_uart.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "intro_qsys:inst|intro_qsys_jtag_uart:jtag_uart|intro_qsys_jtag_uart_scfifo_w:the_intro_qsys_jtag_uart_scfifo_w|scfifo:wfifo" File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_jtag_uart.v Line: 139
Info (12130): Elaborated megafunction instantiation "intro_qsys:inst|intro_qsys_jtag_uart:jtag_uart|intro_qsys_jtag_uart_scfifo_w:the_intro_qsys_jtag_uart_scfifo_w|scfifo:wfifo" File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_jtag_uart.v Line: 139
Info (12133): Instantiated megafunction "intro_qsys:inst|intro_qsys_jtag_uart:jtag_uart|intro_qsys_jtag_uart_scfifo_w:the_intro_qsys_jtag_uart_scfifo_w|scfifo:wfifo" with the following parameter: File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_jtag_uart.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf
    Info (12023): Found entity 1: scfifo_jr21 File: C:/master/EmbHard/project/db/scfifo_jr21.tdf Line: 24
Info (12128): Elaborating entity "scfifo_jr21" for hierarchy "intro_qsys:inst|intro_qsys_jtag_uart:jtag_uart|intro_qsys_jtag_uart_scfifo_w:the_intro_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf
    Info (12023): Found entity 1: a_dpfifo_l011 File: C:/master/EmbHard/project/db/a_dpfifo_l011.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_l011" for hierarchy "intro_qsys:inst|intro_qsys_jtag_uart:jtag_uart|intro_qsys_jtag_uart_scfifo_w:the_intro_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo" File: C:/master/EmbHard/project/db/scfifo_jr21.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: C:/master/EmbHard/project/db/a_fefifo_7cf.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "intro_qsys:inst|intro_qsys_jtag_uart:jtag_uart|intro_qsys_jtag_uart_scfifo_w:the_intro_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state" File: C:/master/EmbHard/project/db/a_dpfifo_l011.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf
    Info (12023): Found entity 1: cntr_do7 File: C:/master/EmbHard/project/db/cntr_do7.tdf Line: 25
Info (12128): Elaborating entity "cntr_do7" for hierarchy "intro_qsys:inst|intro_qsys_jtag_uart:jtag_uart|intro_qsys_jtag_uart_scfifo_w:the_intro_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw" File: C:/master/EmbHard/project/db/a_fefifo_7cf.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf
    Info (12023): Found entity 1: altsyncram_nio1 File: C:/master/EmbHard/project/db/altsyncram_nio1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_nio1" for hierarchy "intro_qsys:inst|intro_qsys_jtag_uart:jtag_uart|intro_qsys_jtag_uart_scfifo_w:the_intro_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|altsyncram_nio1:FIFOram" File: C:/master/EmbHard/project/db/a_dpfifo_l011.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf
    Info (12023): Found entity 1: cntr_1ob File: C:/master/EmbHard/project/db/cntr_1ob.tdf Line: 25
Info (12128): Elaborating entity "cntr_1ob" for hierarchy "intro_qsys:inst|intro_qsys_jtag_uart:jtag_uart|intro_qsys_jtag_uart_scfifo_w:the_intro_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_l011:dpfifo|cntr_1ob:rd_ptr_count" File: C:/master/EmbHard/project/db/a_dpfifo_l011.tdf Line: 44
Info (12128): Elaborating entity "intro_qsys_jtag_uart_scfifo_r" for hierarchy "intro_qsys:inst|intro_qsys_jtag_uart:jtag_uart|intro_qsys_jtag_uart_scfifo_r:the_intro_qsys_jtag_uart_scfifo_r" File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_jtag_uart.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "intro_qsys:inst|intro_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:intro_qsys_jtag_uart_alt_jtag_atlantic" File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_jtag_uart.v Line: 569
Info (12130): Elaborated megafunction instantiation "intro_qsys:inst|intro_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:intro_qsys_jtag_uart_alt_jtag_atlantic" File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_jtag_uart.v Line: 569
Info (12133): Instantiated megafunction "intro_qsys:inst|intro_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:intro_qsys_jtag_uart_alt_jtag_atlantic" with the following parameter: File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_jtag_uart.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "intro_qsys:inst|intro_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:intro_qsys_jtag_uart_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 276
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "intro_qsys:inst|intro_qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:intro_qsys_jtag_uart_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "dma_lcd_ctrl" for hierarchy "intro_qsys:inst|dma_lcd_ctrl:lcd_dma2_0" File: C:/master/EmbHard/project/db/ip/intro_qsys/intro_qsys.v Line: 247
Warning (10036): Verilog HDL or VHDL warning at lcd_dma2.vhd(64): object "dma_read_s" assigned a value but never read File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd Line: 64
Warning (10036): Verilog HDL or VHDL warning at lcd_dma2.vhd(68): object "lcd_db_dma_reg_s" assigned a value but never read File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd Line: 68
Warning (10631): VHDL Process Statement warning at lcd_dma2.vhd(234): inferring latch(es) for signal or variable "dma_data_s", which holds its previous value in one or more paths through the process File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd Line: 234
Info (10041): Inferred latch for "dma_data_s[0]" at lcd_dma2.vhd(234) File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd Line: 234
Info (10041): Inferred latch for "dma_data_s[1]" at lcd_dma2.vhd(234) File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd Line: 234
Info (10041): Inferred latch for "dma_data_s[2]" at lcd_dma2.vhd(234) File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd Line: 234
Info (10041): Inferred latch for "dma_data_s[3]" at lcd_dma2.vhd(234) File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd Line: 234
Info (10041): Inferred latch for "dma_data_s[4]" at lcd_dma2.vhd(234) File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd Line: 234
Info (10041): Inferred latch for "dma_data_s[5]" at lcd_dma2.vhd(234) File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd Line: 234
Info (10041): Inferred latch for "dma_data_s[6]" at lcd_dma2.vhd(234) File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd Line: 234
Info (10041): Inferred latch for "dma_data_s[7]" at lcd_dma2.vhd(234) File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd Line: 234
Info (10041): Inferred latch for "dma_data_s[8]" at lcd_dma2.vhd(234) File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd Line: 234
Info (10041): Inferred latch for "dma_data_s[9]" at lcd_dma2.vhd(234) File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd Line: 234
Info (10041): Inferred latch for "dma_data_s[10]" at lcd_dma2.vhd(234) File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd Line: 234
Info (10041): Inferred latch for "dma_data_s[11]" at lcd_dma2.vhd(234) File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd Line: 234
Info (10041): Inferred latch for "dma_data_s[12]" at lcd_dma2.vhd(234) File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd Line: 234
Info (10041): Inferred latch for "dma_data_s[13]" at lcd_dma2.vhd(234) File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd Line: 234
Info (10041): Inferred latch for "dma_data_s[14]" at lcd_dma2.vhd(234) File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd Line: 234
Info (10041): Inferred latch for "dma_data_s[15]" at lcd_dma2.vhd(234) File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/lcd_dma2.vhd Line: 234
Info (12128): Elaborating entity "intro_qsys_sysid_qsys_0" for hierarchy "intro_qsys:inst|intro_qsys_sysid_qsys_0:sysid_qsys_0" File: C:/master/EmbHard/project/db/ip/intro_qsys/intro_qsys.v Line: 254
Info (12128): Elaborating entity "intro_qsys_timer_0" for hierarchy "intro_qsys:inst|intro_qsys_timer_0:timer_0" File: C:/master/EmbHard/project/db/ip/intro_qsys/intro_qsys.v Line: 265
Info (12128): Elaborating entity "intro_qsys_mm_interconnect_0" for hierarchy "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0" File: C:/master/EmbHard/project/db/ip/intro_qsys/intro_qsys.v Line: 346
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:lcd_dma2_0_avalon_master_translator" File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v Line: 872
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_data_master_translator" File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v Line: 932
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:cpu_instruction_master_translator" File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v Line: 992
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_controller_s1_translator" File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v Line: 1056
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_debug_mem_slave_translator" File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v Line: 1120
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v Line: 1184
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:lcd_dma2_0_avalon_slave_translator" File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v Line: 1248
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_0_avalon_slave_0_translator" File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v Line: 1312
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:gpio_lcd_0_avalon_slave_0_translator" File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v Line: 1376
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator" File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v Line: 1440
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator" File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v Line: 1504
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator" File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v Line: 1568
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:lcd_dma2_0_avalon_master_agent" File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v Line: 1649
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_data_master_agent" File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v Line: 1730
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:cpu_instruction_master_agent" File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v Line: 1811
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent" File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v Line: 1895
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_controller_s1_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo" File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v Line: 1936
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo" File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v Line: 1977
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent" File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v Line: 2061
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_debug_mem_slave_agent_rsp_fifo" File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v Line: 2102
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_lcd_0_avalon_slave_0_agent" File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v Line: 2561
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:gpio_lcd_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:gpio_lcd_0_avalon_slave_0_agent_rsp_fifo" File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v Line: 2602
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo" File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v Line: 2893
Info (12128): Elaborating entity "intro_qsys_mm_interconnect_0_router" for hierarchy "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_router:router" File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v Line: 3034
Info (12128): Elaborating entity "intro_qsys_mm_interconnect_0_router_default_decode" for hierarchy "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_router:router|intro_qsys_mm_interconnect_0_router_default_decode:the_default_decode" File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router.sv Line: 174
Info (12128): Elaborating entity "intro_qsys_mm_interconnect_0_router_001" for hierarchy "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_router_001:router_001" File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v Line: 3050
Info (12128): Elaborating entity "intro_qsys_mm_interconnect_0_router_001_default_decode" for hierarchy "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_router_001:router_001|intro_qsys_mm_interconnect_0_router_001_default_decode:the_default_decode" File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_001.sv Line: 192
Info (12128): Elaborating entity "intro_qsys_mm_interconnect_0_router_002" for hierarchy "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_router_002:router_002" File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v Line: 3066
Info (12128): Elaborating entity "intro_qsys_mm_interconnect_0_router_002_default_decode" for hierarchy "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_router_002:router_002|intro_qsys_mm_interconnect_0_router_002_default_decode:the_default_decode" File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_002.sv Line: 180
Info (12128): Elaborating entity "intro_qsys_mm_interconnect_0_router_003" for hierarchy "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_router_003:router_003" File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v Line: 3082
Info (12128): Elaborating entity "intro_qsys_mm_interconnect_0_router_003_default_decode" for hierarchy "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_router_003:router_003|intro_qsys_mm_interconnect_0_router_003_default_decode:the_default_decode" File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_003.sv Line: 178
Info (12128): Elaborating entity "intro_qsys_mm_interconnect_0_router_004" for hierarchy "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_router_004:router_004" File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v Line: 3098
Info (12128): Elaborating entity "intro_qsys_mm_interconnect_0_router_004_default_decode" for hierarchy "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_router_004:router_004|intro_qsys_mm_interconnect_0_router_004_default_decode:the_default_decode" File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_004.sv Line: 178
Info (12128): Elaborating entity "intro_qsys_mm_interconnect_0_router_005" for hierarchy "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_router_005:router_005" File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v Line: 3114
Info (12128): Elaborating entity "intro_qsys_mm_interconnect_0_router_005_default_decode" for hierarchy "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_router_005:router_005|intro_qsys_mm_interconnect_0_router_005_default_decode:the_default_decode" File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_005.sv Line: 173
Info (12128): Elaborating entity "intro_qsys_mm_interconnect_0_router_008" for hierarchy "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_router_008:router_008" File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v Line: 3162
Info (12128): Elaborating entity "intro_qsys_mm_interconnect_0_router_008_default_decode" for hierarchy "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_router_008:router_008|intro_qsys_mm_interconnect_0_router_008_default_decode:the_default_decode" File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_router_008.sv Line: 173
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter" File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v Line: 3260
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter" File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v Line: 3360
Info (12128): Elaborating entity "altera_merlin_burst_adapter_uncompressed_only" for hierarchy "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter" File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_burst_adapter.sv Line: 126
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpio_lcd_0_avalon_slave_0_burst_adapter" File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v Line: 3410
Info (12128): Elaborating entity "altera_merlin_burst_adapter_uncompressed_only" for hierarchy "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:gpio_lcd_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter" File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_burst_adapter.sv Line: 126
Info (12128): Elaborating entity "intro_qsys_mm_interconnect_0_cmd_demux" for hierarchy "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_cmd_demux:cmd_demux" File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v Line: 3427
Info (12128): Elaborating entity "intro_qsys_mm_interconnect_0_cmd_demux_001" for hierarchy "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v Line: 3492
Info (12128): Elaborating entity "intro_qsys_mm_interconnect_0_cmd_demux_002" for hierarchy "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_cmd_demux_002:cmd_demux_002" File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v Line: 3515
Info (12128): Elaborating entity "intro_qsys_mm_interconnect_0_cmd_mux" for hierarchy "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_cmd_mux:cmd_mux" File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v Line: 3544
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb" File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_cmd_mux.sv Line: 301
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "intro_qsys_mm_interconnect_0_cmd_mux_001" for hierarchy "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001" File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v Line: 3567
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb" File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_cmd_mux_001.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "intro_qsys_mm_interconnect_0_cmd_mux_002" for hierarchy "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_cmd_mux_002:cmd_mux_002" File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v Line: 3584
Info (12128): Elaborating entity "intro_qsys_mm_interconnect_0_cmd_mux_005" for hierarchy "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_cmd_mux_005:cmd_mux_005" File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v Line: 3635
Info (12128): Elaborating entity "intro_qsys_mm_interconnect_0_rsp_demux" for hierarchy "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_rsp_demux:rsp_demux" File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v Line: 3715
Info (12128): Elaborating entity "intro_qsys_mm_interconnect_0_rsp_demux_001" for hierarchy "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_rsp_demux_001:rsp_demux_001" File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v Line: 3738
Info (12128): Elaborating entity "intro_qsys_mm_interconnect_0_rsp_demux_002" for hierarchy "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_rsp_demux_002:rsp_demux_002" File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v Line: 3755
Info (12128): Elaborating entity "intro_qsys_mm_interconnect_0_rsp_demux_005" for hierarchy "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_rsp_demux_005:rsp_demux_005" File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v Line: 3806
Info (12128): Elaborating entity "intro_qsys_mm_interconnect_0_rsp_mux" for hierarchy "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_rsp_mux:rsp_mux" File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v Line: 3874
Info (12128): Elaborating entity "intro_qsys_mm_interconnect_0_rsp_mux_001" for hierarchy "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v Line: 3939
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_rsp_mux_001.sv Line: 422
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "intro_qsys_mm_interconnect_0_rsp_mux_002" for hierarchy "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_rsp_mux_002:rsp_mux_002" File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v Line: 3962
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb" File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_rsp_mux_002.sv Line: 310
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_sdram_controller_s1_cmd_width_adapter" File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v Line: 4028
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:cpu_data_master_to_gpio_lcd_0_avalon_slave_0_cmd_width_adapter" File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v Line: 4094
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_to_cpu_data_master_rsp_width_adapter" File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v Line: 4226
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:gpio_lcd_0_avalon_slave_0_to_cpu_data_master_rsp_width_adapter" File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v Line: 4358
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "altera_avalon_st_handshake_clock_crosser" for hierarchy "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v Line: 4392
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer" File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 149
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer" File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_avalon_st_clock_crosser.v Line: 105
Info (12128): Elaborating entity "intro_qsys_mm_interconnect_0_avalon_st_adapter" for hierarchy "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v Line: 4455
Info (12128): Elaborating entity "intro_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|intro_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "intro_qsys_mm_interconnect_0_avalon_st_adapter_001" for hierarchy "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001" File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v Line: 4484
Info (12128): Elaborating entity "intro_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" for hierarchy "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001|intro_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0" File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_avalon_st_adapter_001.v Line: 200
Info (12128): Elaborating entity "intro_qsys_mm_interconnect_0_avalon_st_adapter_005" for hierarchy "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005" File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0.v Line: 4600
Info (12128): Elaborating entity "intro_qsys_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0" for hierarchy "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|intro_qsys_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005|intro_qsys_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0" File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_mm_interconnect_0_avalon_st_adapter_005.v Line: 200
Info (12128): Elaborating entity "intro_qsys_irq_mapper" for hierarchy "intro_qsys:inst|intro_qsys_irq_mapper:irq_mapper" File: C:/master/EmbHard/project/db/ip/intro_qsys/intro_qsys.v Line: 355
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "intro_qsys:inst|altera_reset_controller:rst_controller" File: C:/master/EmbHard/project/db/ip/intro_qsys/intro_qsys.v Line: 418
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "intro_qsys:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "intro_qsys:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "intro_qsys:inst|altera_reset_controller:rst_controller_001" File: C:/master/EmbHard/project/db/ip/intro_qsys/intro_qsys.v Line: 481
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "intro_qsys:inst|altera_reset_controller:rst_controller_002" File: C:/master/EmbHard/project/db/ip/intro_qsys/intro_qsys.v Line: 544
Warning (12020): Port "jdo" on the entity instantiation of "the_intro_qsys_CPU_cpu_nios2_oci_itrace" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored. File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_cpu_cpu.v Line: 3216
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_k824.tdf
    Info (12023): Found entity 1: altsyncram_k824 File: C:/master/EmbHard/project/db/altsyncram_k824.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf
    Info (12023): Found entity 1: mux_ssc File: C:/master/EmbHard/project/db/mux_ssc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: C:/master/EmbHard/project/db/decode_dvf.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_cii.tdf
    Info (12023): Found entity 1: cntr_cii File: C:/master/EmbHard/project/db/cntr_cii.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ugc.tdf
    Info (12023): Found entity 1: cmpr_ugc File: C:/master/EmbHard/project/db/cmpr_ugc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf
    Info (12023): Found entity 1: cntr_i6j File: C:/master/EmbHard/project/db/cntr_i6j.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf
    Info (12023): Found entity 1: cntr_egi File: C:/master/EmbHard/project/db/cntr_egi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf
    Info (12023): Found entity 1: cmpr_qgc File: C:/master/EmbHard/project/db/cmpr_qgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: C:/master/EmbHard/project/db/cntr_23j.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: C:/master/EmbHard/project/db/cmpr_ngc.tdf Line: 22
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2025.10.31.14:57:04 Progress: Loading sld2248ed6e/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2248ed6e/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/master/EmbHard/project/db/ip/sld2248ed6e/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2248ed6e/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/master/EmbHard/project/db/ip/sld2248ed6e/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2248ed6e/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/master/EmbHard/project/db/ip/sld2248ed6e/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2248ed6e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/master/EmbHard/project/db/ip/sld2248ed6e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld2248ed6e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/master/EmbHard/project/db/ip/sld2248ed6e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 222
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/master/EmbHard/project/db/ip/sld2248ed6e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld2248ed6e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/master/EmbHard/project/db/ip/sld2248ed6e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "intro_qsys:inst|intro_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo|mem" is uninferred due to inappropriate RAM size File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/altera_avalon_sc_fifo.v Line: 108
Info (278001): Inferred 3 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
Info (12130): Elaborated megafunction instantiation "intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
Info (12133): Instantiated megafunction "intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" with the following parameter: File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
    Info (12134): Parameter "LPM_WIDTHA" = "17"
    Info (12134): Parameter "LPM_WIDTHB" = "17"
    Info (12134): Parameter "LPM_WIDTHP" = "34"
    Info (12134): Parameter "LPM_WIDTHR" = "34"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_jp01.tdf
    Info (12023): Found entity 1: mult_jp01 File: C:/master/EmbHard/project/db/mult_jp01.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
Info (12133): Instantiated megafunction "intro_qsys:inst|intro_qsys_CPU:cpu|intro_qsys_CPU_cpu:cpu|intro_qsys_CPU_cpu_mult_cell:the_intro_qsys_CPU_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_vkp2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" with the following parameter: File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_j011.tdf
    Info (12023): Found entity 1: mult_j011 File: C:/master/EmbHard/project/db/mult_j011.tdf Line: 28
Warning (12188): Intel FPGA IP Evaluation Mode feature is turned on for the following cores
    Warning (12190): "Nios II Processor (6AF7_00A2)" will use the Intel FPGA IP Evaluation Mode feature
Warning (265072): Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature
    Warning (265073): Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor
        Warning (265074): The reset input will be asserted when the evaluation time expires
Warning (265069): Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed
Info (265071): Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "intro_qsys:inst|ParallelPort:gpio_lcd_0|ParPort[7]" to the node "intro_qsys:inst|ParallelPort:gpio_lcd_0|ReadData[7]" into an OR gate File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/gpio.vhd Line: 21
    Warning (13047): Converted the fan-out from the tri-state buffer "intro_qsys:inst|ParallelPort:gpio_lcd_0|ParPort[4]" to the node "intro_qsys:inst|ParallelPort:gpio_lcd_0|ReadData[4]" into an OR gate File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/gpio.vhd Line: 21
    Warning (13047): Converted the fan-out from the tri-state buffer "intro_qsys:inst|ParallelPort:gpio_lcd_0|ParPort[5]" to the node "intro_qsys:inst|ParallelPort:gpio_lcd_0|ReadData[5]" into an OR gate File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/gpio.vhd Line: 21
    Warning (13047): Converted the fan-out from the tri-state buffer "intro_qsys:inst|ParallelPort:gpio_lcd_0|ParPort[6]" to the node "intro_qsys:inst|ParallelPort:gpio_lcd_0|ReadData[6]" into an OR gate File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/gpio.vhd Line: 21
    Warning (13047): Converted the fan-out from the tri-state buffer "intro_qsys:inst|ParallelPort:gpio_lcd_0|ParPort[1]" to the node "intro_qsys:inst|ParallelPort:gpio_lcd_0|ReadData[1]" into an OR gate File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/gpio.vhd Line: 21
Info (13000): Registers with preset signals will power-up high File: C:/master/EmbHard/project/db/ip/intro_qsys/submodules/intro_qsys_sdram_controller.v Line: 442
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "SDRAM_CKE" is stuck at VCC
    Warning (13410): Pin "LCD_CSn" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 510 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "pzdyqx:nabboc"
Info (13000): Registers with preset signals will power-up high File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd Line: 356
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_signaltap:auto_signaltap_0"
Info (13000): Registers with preset signals will power-up high File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 386
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file C:/master/EmbHard/project/output_files/Intro.map.smsg
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 366 of its 370 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 4 missing sources or connections.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 9894 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 42 output pins
    Info (21060): Implemented 51 bidirectional pins
    Info (21061): Implemented 9368 logic cells
    Info (21064): Implemented 420 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 6 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 32 warnings
    Info: Peak virtual memory: 5040 megabytes
    Info: Processing ended: Fri Oct 31 14:57:32 2025
    Info: Elapsed time: 00:01:29
    Info: Total CPU time (on all processors): 00:02:05


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/master/EmbHard/project/output_files/Intro.map.smsg.


