#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Oct 22 09:15:47 2019
# Process ID: 1460
# Current directory: E:/VivadoProjects/Lab2/twoBitAdder_Subtractor
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3524 E:\VivadoProjects\Lab2\twoBitAdder_Subtractor\twoBitAdder_Subtractor.xpr
# Log file: E:/VivadoProjects/Lab2/twoBitAdder_Subtractor/vivado.log
# Journal file: E:/VivadoProjects/Lab2/twoBitAdder_Subtractor\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/VivadoProjects/Lab2/twoBitAdder_Subtractor/twoBitAdder_Subtractor.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 802.090 ; gain = 188.738
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/VivadoProjects/Lab2/twoBitAdder_Subtractor/twoBitAdder_Subtractor.srcs/sources_1/new/twoBitAdder.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [E:/VivadoProjects/Lab2/twoBitAdder_Subtractor/twoBitAdder_Subtractor.srcs/sim_1/new/testBenchAdd.sv:]
ERROR: [Common 17-180] Spawn failed: No error
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/VivadoProjects/Lab2/twoBitAdder_Subtractor/twoBitAdder_Subtractor.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testFullAdder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/VivadoProjects/Lab2/twoBitAdder_Subtractor/twoBitAdder_Subtractor.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testFullAdder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/VivadoProjects/Lab2/twoBitAdder_Subtractor/twoBitAdder_Subtractor.srcs/sources_1/new/twoBitAdder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fullAdder
INFO: [VRFC 10-311] analyzing module twoBitAdder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/VivadoProjects/Lab2/twoBitAdder_Subtractor/twoBitAdder_Subtractor.srcs/sim_1/new/testBenchAdd.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testFullAdder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoProjects/Lab2/twoBitAdder_Subtractor/twoBitAdder_Subtractor.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/VivadoProjects/Lab2/twoBitAdder_Subtractor/twoBitAdder_Subtractor.sim/sim_1/behav/xsim'
"xelab -wto f90a1cec2cb54510974a4b60547e621d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testFullAdder_behav xil_defaultlib.testFullAdder xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto f90a1cec2cb54510974a4b60547e621d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testFullAdder_behav xil_defaultlib.testFullAdder xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fullAdder
Compiling module xil_defaultlib.twoBitAdder
Compiling module xil_defaultlib.testFullAdder
Compiling module xil_defaultlib.glbl
Built simulation snapshot testFullAdder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/VivadoProjects/Lab2/twoBitAdder_Subtractor/twoBitAdder_Subtractor.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testFullAdder_behav -key {Behavioral:sim_1:Functional:testFullAdder} -tclbatch {testFullAdder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testFullAdder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0 a=x, b=x, c=x, b=x, cin=x, s0=x, s1=x, cout=x
                 110 a=0, b=0, c=0, b=0, cin=0, s0=0, s1=0, cout=0
                 120 a=0, b=0, c=0, b=1, cin=0, s0=0, s1=1, cout=0
                 130 a=0, b=0, c=1, b=0, cin=0, s0=0, s1=1, cout=0
                 140 a=0, b=0, c=1, b=1, cin=0, s0=0, s1=0, cout=1
                 150 a=0, b=1, c=0, b=0, cin=0, s0=1, s1=0, cout=0
                 160 a=0, b=1, c=0, b=1, cin=0, s0=1, s1=1, cout=0
                 170 a=0, b=1, c=1, b=0, cin=0, s0=1, s1=1, cout=0
                 180 a=0, b=1, c=1, b=1, cin=0, s0=1, s1=0, cout=1
                 190 a=1, b=1, c=0, b=0, cin=0, s0=0, s1=1, cout=0
                 200 a=1, b=0, c=0, b=1, cin=0, s0=1, s1=1, cout=0
                 210 a=1, b=0, c=1, b=0, cin=0, s0=1, s1=1, cout=0
                 220 a=1, b=0, c=1, b=1, cin=0, s0=1, s1=0, cout=1
                 230 a=1, b=1, c=0, b=0, cin=0, s0=0, s1=1, cout=0
                 240 a=1, b=1, c=0, b=1, cin=0, s0=0, s1=0, cout=1
                 250 a=1, b=1, c=1, b=0, cin=0, s0=0, s1=0, cout=1
                 260 a=1, b=1, c=1, b=1, cin=0, s0=0, s1=1, cout=1
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testFullAdder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 871.230 ; gain = 24.988
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Oct 22 09:24:19 2019...
