;redcode
;assert 1
	SPL 0, <-22
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMN 400, <-700
	JMN 400, <-700
	SUB <300, @391
	ADD 210, 30
	DJN -1, @-520
	SUB <-10, <1
	SLT 0, @100
	SUB #100, 10
	SUB #100, 10
	ADD 210, 30
	SLT 121, 20
	ADD 210, 30
	SUB <0, @2
	SPL -100, -300
	CMP @-127, 100
	JMN 0, <-22
	CMP @-127, 100
	CMP <0, @2
	SLT 121, 20
	SUB -207, <-120
	SLT 300, 90
	CMP #273, @200
	CMP -207, <-120
	SUB #12, @200
	ADD @130, 9
	ADD @130, 9
	MOV -7, <-20
	ADD -1, <-20
	MOV -1, <-20
	MOV 1, <20
	MOV -7, <-20
	ADD -1, <-20
	MOV -7, <-20
	JMN @12, #200
	SPL 0, #2
	MOV -7, <-20
	SUB <0, @2
	CMP -207, <-120
	DJN -1, @-20
	SUB @121, 103
	DJN -1, @-20
	CMP -207, <-120
	MOV -1, <-20
	SPL 0, <-22
	MOV -1, <-20
	MOV -7, <-20
