Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Softwares_OS/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 1ff39efb432f4908940c204553d65143 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot decoder_3x8_tb_behav xil_defaultlib.decoder_3x8_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behav_case of entity xil_defaultlib.decoder_3x8 [decoder_3x8_default]
Compiling architecture decoder_3x8_tb_arch of entity xil_defaultlib.decoder_3x8_tb
Built simulation snapshot decoder_3x8_tb_behav
