{
    "code": "module TopModule (\n    input logic clk,          // Clock signal\n    input logic reset,        // Active high synchronous reset\n    input logic [7:0] d,      // 8-bit data input\n    output logic [7:0] q      // 8-bit data output\n);\n\n    always @(posedge clk) begin\n        if (reset) begin\n            q <= 8'b00000000; // Reset output to zero\n        end else begin\n            q <= d;           // Capture input data\n        end\n    end\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    },
    "iterations_used": 2
}