# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-o verilator-tb -sv --timing --trace-fst -timescale-override 1ns/1ps --binary --top-module testbench testbench.sv ../provided_modules/nonsynth_clock_gen.sv ../provided_modules/nonsynth_reset_gen.sv top.sv ../provided_modules/axis_i2s2.v ../provided_modules/inv.sv ../provided_modules/dff.sv ram_1r1w_sync.sv sine.sv"
S      6242   164428  1678136316   466934344  1677627693   148382000 "../provided_modules/axis_i2s2.v"
S       922   167982  1678136316   466934344  1677627693   148382000 "../provided_modules/dff.sv"
S       129   167984  1678136316   466934344  1677627693   148382000 "../provided_modules/inv.sv"
S       407   167985  1678136316   470936448  1677627693   148382000 "../provided_modules/nonsynth_clock_gen.sv"
S      3184   167986  1678136316   478940653  1677627693   148382000 "../provided_modules/nonsynth_reset_gen.sv"
S  12052368   134594  1672876007    11909587  1672798791           0 "/opt/oss-cad-suite/libexec/verilator_bin"
T      5112   168577  1678319460    44876846  1678319460    44876846 "obj_dir/Vtestbench.cpp"
T      2950   168576  1678319460    44876846  1678319460    44876846 "obj_dir/Vtestbench.h"
T      1789   168593  1678319460    48876849  1678319460    48876849 "obj_dir/Vtestbench.mk"
T      1680   131168  1678319460    36876839  1678319460    36876839 "obj_dir/Vtestbench__Syms.cpp"
T      1515   168417  1678319460    44876846  1678319460    44876846 "obj_dir/Vtestbench__Syms.h"
T      6728   168589  1678319460    48876849  1678319460    48876849 "obj_dir/Vtestbench__Trace__0.cpp"
T     16306   168587  1678319460    48876849  1678319460    48876849 "obj_dir/Vtestbench__Trace__0__Slow.cpp"
T      2992   168578  1678319460    44876846  1678319460    44876846 "obj_dir/Vtestbench___024root.h"
T     11653   168585  1678319460    48876849  1678319460    48876849 "obj_dir/Vtestbench___024root__DepSet_hed41eec4__0.cpp"
T     10356   168581  1678319460    44876846  1678319460    44876846 "obj_dir/Vtestbench___024root__DepSet_hed41eec4__0__Slow.cpp"
T      2962   168583  1678319460    44876846  1678319460    44876846 "obj_dir/Vtestbench___024root__DepSet_hfc24d085__0.cpp"
T      1480   168580  1678319460    44876846  1678319460    44876846 "obj_dir/Vtestbench___024root__DepSet_hfc24d085__0__Slow.cpp"
T       722   168579  1678319460    44876846  1678319460    44876846 "obj_dir/Vtestbench___024root__Slow.cpp"
T      1009   168590  1678319460    48876849  1678319460    48876849 "obj_dir/Vtestbench__main.cpp"
T       878   168595  1678319460    48876849  1678319460    48876849 "obj_dir/Vtestbench__ver.d"
T         0        0  1678319460    48876849  1678319460    48876849 "obj_dir/Vtestbench__verFiles.dat"
T      1782   168592  1678319460    48876849  1678319460    48876849 "obj_dir/Vtestbench_classes.mk"
S       838   168028  1678319370   664859001  1678307080   917341220 "ram_1r1w_sync.sv"
S       823   168787  1678319457   656875051  1678319457   640875040 "sine.sv"
S       614   168132  1678315936    71131028  1678315936    23129846 "testbench.sv"
S      3011   133765  1678319390    64853889  1678319390    40853892 "top.sv"
