# cald-assignment-2

# Name and NetID:
1. Brandon John Lim Yung Chen - brandonjchen
2. Moh Erwin Septianto - mohseptianto
3. Muhammad Nafis Aimanurrohman - muhnafis
4. Pieter Timothy - pietertimothy
5. Rizka Vanissa Alifia - rizkavanissa

# Name and Course:
1. Brandon John Lim Yung Chen - (ECE 474a)
2. Moh Erwin Septianto - (ECE 474a)
3. Muhammad Nafis Aimanurrohman - (ECE 474a)
4. Pieter Timothy - (ECE 474a)
5. Rizka Vanissa Alifia - (ECE 474a)

# Brief Description of the Program
This program is a converter that translates a behavior netlist text file (commonly used format) into a Verilog file. Verilog is a hardware description language widely used for designing digital circuits. This conversion tool enables users to leverage existing behavior netlist files within a Verilog design flow.

# Contribution
1. Brandon John Lim Yung Chen - 
2. Moh Erwin Septianto - 
3. Muhammad Nafis Aimanurrohman - 
4. Pieter Timothy - 
5. Rizka Vanissa Alifia - 
