/*<RBHead>
 ************************************************************************* 
 *                                                                       * 
 *                      ROBERT BOSCH GMBH                                * 
 *                          STUTTGART                                    * 
 *                                                                       * 
 *          Alle Rechte vorbehalten - All rights reserved                * 
 *                                                                       * 
 ************************************************************************* 
																		    
 ************************************************************************* 
 *    Administrative Information (automatically filled in by eASEE)      * 
 ************************************************************************* 
 *	
 * $Filename__:port_1724.h$ 
 * 
 * $Author____:RAT1COB$ 
 * 
 * $Function__:TC1724 Header files are added$ 
 * 
 ************************************************************************* 
 * $Domain____:SDOM$ 
 * $User______:NAS4COB$ 
 * $Date______:30.08.2012$ 
 * $Class_____:SWHDR$ 
 * $Name______:port_1724$ 
 * $Variant___:1.17.1$ 
 * $Revision__:0$ 
 * $Type______:H$ 
 * $State_____:AVAILABLE$ 
 * $Generated_:$ 
 ************************************************************************* 
 * 
 * $UniqueName:$ 
 * $Component_:$ 
 * 
 * 
 ************************************************************************* 
 * List Of Changes 
 * 
 * $History
 * 
 * 1.17.1; 0     30.08.2012 NAS4COB
 *   Port6, Port10 are not available in 1724 controller.
 *   
 *   but the respective headers present in Reg:1.17.0.
 *   
 *   Headers removed in 1.17.1
 * 
 * 1.14.0; 0     02.02.2011 RAT1COB
 *   TC1724 update
 * 
 * 1.12.0; 0     11.05.2010 RAT1COB
 *   TC1724 Header files are added
 * 
 * $ 
 * 
 ************************************************************************* 
 </RBHead>*/

#ifndef _PORT_1724_H
#define _PORT_1724_H


/**
 ***************************************************************************************************
 * \moduledescription
 *              Register definitions for all parallel ports on TC1724
 *
 * \scope           INTERN
 ***************************************************************************************************
*/
#include "p0_1724.h"
#include "p1_1724.h"
#include "p2_1724.h"
#include "p3_1724.h"
#include "p4_1724.h"
#include "p5_1724.h"
#include "p8_1724.h"
#include "p9_1724.h"
#include "p11_1724.h"
#include "p12_1724.h"

#endif
