{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1570820266568 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1570820266572 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 11 12:57:46 2019 " "Processing started: Fri Oct 11 12:57:46 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1570820266572 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570820266572 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off carry_lookahead_adder -c carry_lookahead_adder " "Command: quartus_map --read_settings_files=on --write_settings_files=off carry_lookahead_adder -c carry_lookahead_adder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570820266572 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1570820266870 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1570820266871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "one_bit_cla.v 1 1 " "Found 1 design units, including 1 entities, in source file one_bit_cla.v" { { "Info" "ISGN_ENTITY_NAME" "1 one_bit_cla " "Found entity 1: one_bit_cla" {  } { { "one_bit_cla.v" "" { Text "/home/tck290/engr-ece/CME433/lab2/carry_lookahead_adder/one_bit_cla.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570820280042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570820280042 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "G g four_bit_cla.v(7) " "Verilog HDL Declaration information at four_bit_cla.v(7): object \"G\" differs only in case from object \"g\" in the same scope" {  } { { "four_bit_cla.v" "" { Text "/home/tck290/engr-ece/CME433/lab2/carry_lookahead_adder/four_bit_cla.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1570820280062 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "P p four_bit_cla.v(7) " "Verilog HDL Declaration information at four_bit_cla.v(7): object \"P\" differs only in case from object \"p\" in the same scope" {  } { { "four_bit_cla.v" "" { Text "/home/tck290/engr-ece/CME433/lab2/carry_lookahead_adder/four_bit_cla.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1570820280062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_cla.v 1 1 " "Found 1 design units, including 1 entities, in source file four_bit_cla.v" { { "Info" "ISGN_ENTITY_NAME" "1 four_bit_cla " "Found entity 1: four_bit_cla" {  } { { "four_bit_cla.v" "" { Text "/home/tck290/engr-ece/CME433/lab2/carry_lookahead_adder/four_bit_cla.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570820280063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570820280063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_top.v 1 1 " "Found 1 design units, including 1 entities, in source file adder_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_top " "Found entity 1: adder_top" {  } { { "adder_top.v" "" { Text "/home/tck290/engr-ece/CME433/lab2/carry_lookahead_adder/adder_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570820280072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570820280072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tbench_top.v 1 1 " "Found 1 design units, including 1 entities, in source file tbench_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 tbench_top " "Found entity 1: tbench_top" {  } { { "tbench_top.v" "" { Text "/home/tck290/engr-ece/CME433/lab2/carry_lookahead_adder/tbench_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570820280080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570820280080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "thirty_two_bit_cla.v 1 1 " "Found 1 design units, including 1 entities, in source file thirty_two_bit_cla.v" { { "Info" "ISGN_ENTITY_NAME" "1 thirty_two_bit_cla " "Found entity 1: thirty_two_bit_cla" {  } { { "thirty_two_bit_cla.v" "" { Text "/home/tck290/engr-ece/CME433/lab2/carry_lookahead_adder/thirty_two_bit_cla.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570820280088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570820280088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla_adder_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file cla_adder_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla_adder_testbench " "Found entity 1: cla_adder_testbench" {  } { { "cla_adder_testbench.v" "" { Text "/home/tck290/engr-ece/CME433/lab2/carry_lookahead_adder/cla_adder_testbench.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1570820280111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1570820280111 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "P adder_top.v(19) " "Verilog HDL Implicit Net warning at adder_top.v(19): created implicit net for \"P\"" {  } { { "adder_top.v" "" { Text "/home/tck290/engr-ece/CME433/lab2/carry_lookahead_adder/adder_top.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570820280120 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "G adder_top.v(20) " "Verilog HDL Implicit Net warning at adder_top.v(20): created implicit net for \"G\"" {  } { { "adder_top.v" "" { Text "/home/tck290/engr-ece/CME433/lab2/carry_lookahead_adder/adder_top.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570820280120 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "adder_top " "Elaborating entity \"adder_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1570820280188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "thirty_two_bit_cla thirty_two_bit_cla:cla " "Elaborating entity \"thirty_two_bit_cla\" for hierarchy \"thirty_two_bit_cla:cla\"" {  } { { "adder_top.v" "cla" { Text "/home/tck290/engr-ece/CME433/lab2/carry_lookahead_adder/adder_top.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570820280226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_bit_cla thirty_two_bit_cla:cla\|four_bit_cla:cla0 " "Elaborating entity \"four_bit_cla\" for hierarchy \"thirty_two_bit_cla:cla\|four_bit_cla:cla0\"" {  } { { "thirty_two_bit_cla.v" "cla0" { Text "/home/tck290/engr-ece/CME433/lab2/carry_lookahead_adder/thirty_two_bit_cla.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570820280233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_bit_cla thirty_two_bit_cla:cla\|four_bit_cla:cla0\|one_bit_cla:cla0 " "Elaborating entity \"one_bit_cla\" for hierarchy \"thirty_two_bit_cla:cla\|four_bit_cla:cla0\|one_bit_cla:cla0\"" {  } { { "four_bit_cla.v" "cla0" { Text "/home/tck290/engr-ece/CME433/lab2/carry_lookahead_adder/four_bit_cla.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570820280240 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1570820280959 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1570820281101 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1570820281669 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1570820281669 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "238 " "Implemented 238 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "65 " "Implemented 65 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1570820281790 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1570820281790 ""} { "Info" "ICUT_CUT_TM_LCELLS" "141 " "Implemented 141 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1570820281790 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1570820281790 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1071 " "Peak virtual memory: 1071 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1570820281817 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 11 12:58:01 2019 " "Processing ended: Fri Oct 11 12:58:01 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1570820281817 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1570820281817 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1570820281817 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1570820281817 ""}
