<?xml version="1.0" encoding="utf-8" standalone="yes"?><rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>"Hazards" | Genetic Logic Lab</title><link>/tag/hazards/</link><atom:link href="/tag/hazards/index.xml" rel="self" type="application/rss+xml"/><description>"Hazards"</description><generator>Source Themes Academic (https://sourcethemes.com/academic/)</generator><language>en-us</language><lastBuildDate>Sun, 01 Jul 2007 00:00:00 +0000</lastBuildDate><image><url>/images/icon_hu98f8dd200ffb525419093529eb1e5d7e_937188_512x512_fill_lanczos_center_2.png</url><title>"Hazards"</title><link>/tag/hazards/</link></image><item><title>Hazard Checking of Timed Asynchronous Circuits Revisited</title><link>/publication/hazard-checking-timed-beal-2007/</link><pubDate>Sun, 01 Jul 2007 00:00:00 +0000</pubDate><guid>/publication/hazard-checking-timed-beal-2007/</guid><description/></item><item><title>Efficient Verification of Hazard-Freedom in Gate-Level Timed Asynchronous Circuits</title><link>/publication/efficient-verification-hazard-freedom-nelson-2007/</link><pubDate>Thu, 01 Mar 2007 00:00:00 +0000</pubDate><guid>/publication/efficient-verification-hazard-freedom-nelson-2007/</guid><description/></item><item><title>Efficient Verification of Hazard-Freedom in Gate-Level Timed Asynchronous Circuits</title><link>/publication/efficient-verification-hazardfreedom-nelson-2003/</link><pubDate>Sat, 01 Nov 2003 00:00:00 +0000</pubDate><guid>/publication/efficient-verification-hazardfreedom-nelson-2003/</guid><description/></item><item><title>Efficient Algorithms for Exact Two-Level Hazard-Free Logic Minimization</title><link>/publication/efficient-algorithms-exact-jacobson-2002/</link><pubDate>Fri, 01 Nov 2002 00:00:00 +0000</pubDate><guid>/publication/efficient-algorithms-exact-jacobson-2002/</guid><description/></item><item><title>Direct Synthesis of Timed Circuits from Free-Choice STGs</title><link>/publication/direct-synthesis-timed-sung-taejung-2002/</link><pubDate>Fri, 01 Mar 2002 00:00:00 +0000</pubDate><guid>/publication/direct-synthesis-timed-sung-taejung-2002/</guid><description/></item><item><title>Achieving Fast and Exact Hazard-Free Logic Minimization of Extended Burst-Mode gC Finite State Machines</title><link>/publication/achieving-fast-exact-jacobson-2000-a/</link><pubDate>Wed, 01 Nov 2000 00:00:00 +0000</pubDate><guid>/publication/achieving-fast-exact-jacobson-2000-a/</guid><description/></item><item><title>Achieving Fast and Exact Hazard-Free Logic Minimization of Extended Burst-Mode gC Finite State Machines</title><link>/publication/achieving-fast-exact-jacobson-2000/</link><pubDate>Wed, 01 Nov 2000 00:00:00 +0000</pubDate><guid>/publication/achieving-fast-exact-jacobson-2000/</guid><description/></item><item><title>Direct Synthesis of Timed Asynchronous Circuits</title><link>/publication/direct-synthesis-timed-sungtaejung-1999/</link><pubDate>Mon, 01 Nov 1999 00:00:00 +0000</pubDate><guid>/publication/direct-synthesis-timed-sungtaejung-1999/</guid><description/></item><item><title>Direct Synthesis of Timed Asynchronous Circuits</title><link>/publication/direct-synthesis-timed-sungtaejung-1999-a/</link><pubDate>Thu, 01 Jul 1999 00:00:00 +0000</pubDate><guid>/publication/direct-synthesis-timed-sungtaejung-1999-a/</guid><description/></item><item><title>Covering Conditions and Algorithms for the Synthesis of Speed-Independent Circuits</title><link>/publication/covering-conditions-algorithms-beerel-1998/</link><pubDate>Sun, 01 Mar 1998 00:00:00 +0000</pubDate><guid>/publication/covering-conditions-algorithms-beerel-1998/</guid><description/></item><item><title>Synthesis of Timed Asynchronous Circuits</title><link>/publication/synthesis-timed-asynchronous-myers-1993/</link><pubDate>Tue, 01 Jun 1993 00:00:00 +0000</pubDate><guid>/publication/synthesis-timed-asynchronous-myers-1993/</guid><description/></item></channel></rss>