package cuda

/*
 THIS FILE IS AUTO-GENERATED BY CUDA2GO.
 EDITING IS FUTILE.
*/

import (
	"github.com/mumax/3/cuda/cu"
	"github.com/mumax/3/timer"
	"sync"
	"unsafe"
)

// CUDA handle for powGovaluate3X1 kernel
var powGovaluate3X1_code cu.Function

// Stores the arguments for powGovaluate3X1 kernel invocation
type powGovaluate3X1_args_t struct {
	arg_output unsafe.Pointer
	arg_input  unsafe.Pointer
	arg_input2 float32
	arg_N      int
	argptr     [4]unsafe.Pointer
	sync.Mutex
}

// Stores the arguments for powGovaluate3X1 kernel invocation
var powGovaluate3X1_args powGovaluate3X1_args_t

func init() {
	// CUDA driver kernel call wants pointers to arguments, set them up once.
	powGovaluate3X1_args.argptr[0] = unsafe.Pointer(&powGovaluate3X1_args.arg_output)
	powGovaluate3X1_args.argptr[1] = unsafe.Pointer(&powGovaluate3X1_args.arg_input)
	powGovaluate3X1_args.argptr[2] = unsafe.Pointer(&powGovaluate3X1_args.arg_input2)
	powGovaluate3X1_args.argptr[3] = unsafe.Pointer(&powGovaluate3X1_args.arg_N)
}

// Wrapper for powGovaluate3X1 CUDA kernel, asynchronous.
func k_powGovaluate3X1_async(output unsafe.Pointer, input unsafe.Pointer, input2 float32, N int, cfg *config) {
	if Synchronous { // debug
		Sync()
		timer.Start("powGovaluate3X1")
	}

	powGovaluate3X1_args.Lock()
	defer powGovaluate3X1_args.Unlock()

	if powGovaluate3X1_code == 0 {
		powGovaluate3X1_code = fatbinLoad(powGovaluate3X1_map, "powGovaluate3X1")
	}

	powGovaluate3X1_args.arg_output = output
	powGovaluate3X1_args.arg_input = input
	powGovaluate3X1_args.arg_input2 = input2
	powGovaluate3X1_args.arg_N = N

	args := powGovaluate3X1_args.argptr[:]
	cu.LaunchKernel(powGovaluate3X1_code, cfg.Grid.X, cfg.Grid.Y, cfg.Grid.Z, cfg.Block.X, cfg.Block.Y, cfg.Block.Z, 0, stream0, args)

	if Synchronous { // debug
		Sync()
		timer.Stop("powGovaluate3X1")
	}
}

// maps compute capability on PTX code for powGovaluate3X1 kernel.
var powGovaluate3X1_map = map[int]string{0: "",
	50: powGovaluate3X1_ptx_50,
	52: powGovaluate3X1_ptx_52,
	53: powGovaluate3X1_ptx_53,
	60: powGovaluate3X1_ptx_60,
	61: powGovaluate3X1_ptx_61,
	62: powGovaluate3X1_ptx_62,
	70: powGovaluate3X1_ptx_70,
	72: powGovaluate3X1_ptx_72,
	75: powGovaluate3X1_ptx_75,
	80: powGovaluate3X1_ptx_80}

// powGovaluate3X1 PTX code for various compute capabilities.
const (
	powGovaluate3X1_ptx_50 = `
.version 8.4
.target sm_50
.address_size 64

	// .globl	powGovaluate3X1

.visible .entry powGovaluate3X1(
	.param .u64 powGovaluate3X1_param_0,
	.param .u64 powGovaluate3X1_param_1,
	.param .f32 powGovaluate3X1_param_2,
	.param .u32 powGovaluate3X1_param_3
)
{
	.reg .pred 	%p<22>;
	.reg .f32 	%f<89>;
	.reg .b32 	%r<23>;
	.reg .b64 	%rd<10>;


	ld.param.u64 	%rd2, [powGovaluate3X1_param_0];
	ld.param.u64 	%rd3, [powGovaluate3X1_param_1];
	ld.param.f32 	%f10, [powGovaluate3X1_param_2];
	ld.param.u32 	%r2, [powGovaluate3X1_param_3];
	mov.u32 	%r3, %ctaid.y;
	mov.u32 	%r4, %nctaid.x;
	mov.u32 	%r5, %ctaid.x;
	mad.lo.s32 	%r6, %r3, %r4, %r5;
	mov.u32 	%r7, %ntid.x;
	mov.u32 	%r8, %tid.x;
	mad.lo.s32 	%r1, %r6, %r7, %r8;
	setp.ge.s32 	%p1, %r1, %r2;
	mov.f32 	%f88, 0f3F800000;
	@%p1 bra 	$L__BB0_11;

	cvta.to.global.u64 	%rd4, %rd3;
	cvt.s64.s32 	%rd1, %r1;
	mul.wide.s32 	%rd5, %r1, 4;
	add.s64 	%rd6, %rd4, %rd5;
	mul.f32 	%f12, %f10, 0f3F000000;
	cvt.rzi.f32.f32 	%f13, %f12;
	add.f32 	%f14, %f13, %f13;
	sub.f32 	%f15, %f10, %f14;
	abs.f32 	%f1, %f15;
	ld.global.nc.f32 	%f2, [%rd6];
	abs.f32 	%f3, %f2;
	setp.lt.f32 	%p2, %f3, 0f00800000;
	mul.f32 	%f16, %f3, 0f4B800000;
	selp.f32 	%f17, %f16, %f3, %p2;
	selp.f32 	%f18, 0fC1C00000, 0f00000000, %p2;
	mov.b32 	%r9, %f17;
	add.s32 	%r10, %r9, -1060439283;
	and.b32  	%r11, %r10, -8388608;
	sub.s32 	%r12, %r9, %r11;
	mov.b32 	%f19, %r12;
	cvt.rn.f32.s32 	%f20, %r11;
	mov.f32 	%f21, 0f34000000;
	fma.rn.f32 	%f22, %f20, %f21, %f18;
	add.f32 	%f23, %f19, 0fBF800000;
	add.f32 	%f24, %f19, 0f3F800000;
	mov.f32 	%f11, 0f3F800000;
	rcp.approx.ftz.f32 	%f25, %f24;
	add.f32 	%f26, %f23, %f23;
	mul.f32 	%f27, %f26, %f25;
	mul.f32 	%f28, %f27, %f27;
	sub.f32 	%f29, %f23, %f27;
	add.f32 	%f30, %f29, %f29;
	neg.f32 	%f31, %f27;
	fma.rn.f32 	%f32, %f31, %f23, %f30;
	mul.rn.f32 	%f33, %f25, %f32;
	mov.f32 	%f34, 0f3B52E7DB;
	mov.f32 	%f35, 0f3A2C32E4;
	fma.rn.f32 	%f36, %f35, %f28, %f34;
	mov.f32 	%f37, 0f3C93BB73;
	fma.rn.f32 	%f38, %f36, %f28, %f37;
	mov.f32 	%f39, 0f3DF6384F;
	fma.rn.f32 	%f40, %f38, %f28, %f39;
	mul.rn.f32 	%f41, %f40, %f28;
	mov.f32 	%f42, 0f3FB8AA3B;
	fma.rn.f32 	%f43, %f27, %f42, %f22;
	sub.f32 	%f44, %f22, %f43;
	fma.rn.f32 	%f45, %f27, %f42, %f44;
	fma.rn.f32 	%f46, %f33, %f42, %f45;
	mov.f32 	%f47, 0f32A55E34;
	fma.rn.f32 	%f48, %f27, %f47, %f46;
	mul.f32 	%f49, %f41, 0f40400000;
	fma.rn.f32 	%f50, %f49, %f33, %f48;
	fma.rn.f32 	%f51, %f41, %f27, %f50;
	add.rn.f32 	%f52, %f43, %f51;
	neg.f32 	%f53, %f43;
	add.rn.f32 	%f54, %f52, %f53;
	neg.f32 	%f55, %f54;
	add.rn.f32 	%f56, %f51, %f55;
	mul.rn.f32 	%f57, %f52, %f10;
	neg.f32 	%f58, %f57;
	fma.rn.f32 	%f59, %f52, %f10, %f58;
	fma.rn.f32 	%f60, %f56, %f10, %f59;
	cvt.rni.f32.f32 	%f61, %f57;
	sub.f32 	%f62, %f57, %f61;
	add.f32 	%f63, %f60, %f62;
	mov.f32 	%f64, 0f3AAF85ED;
	mov.f32 	%f65, 0f391FCB8E;
	fma.rn.f32 	%f66, %f65, %f63, %f64;
	mov.f32 	%f67, 0f3C1D9856;
	fma.rn.f32 	%f68, %f66, %f63, %f67;
	mov.f32 	%f69, 0f3D6357BB;
	fma.rn.f32 	%f70, %f68, %f63, %f69;
	mov.f32 	%f71, 0f3E75FDEC;
	fma.rn.f32 	%f72, %f70, %f63, %f71;
	mov.f32 	%f73, 0f3F317218;
	fma.rn.f32 	%f74, %f72, %f63, %f73;
	fma.rn.f32 	%f75, %f74, %f63, %f11;
	cvt.rzi.s32.f32 	%r13, %f61;
	setp.gt.f32 	%p3, %f61, 0f00000000;
	selp.b32 	%r14, 0, -2097152000, %p3;
	add.s32 	%r15, %r14, 2130706432;
	mov.b32 	%f76, %r15;
	mul.f32 	%f77, %f75, %f76;
	shl.b32 	%r16, %r13, 23;
	sub.s32 	%r17, %r16, %r14;
	mov.b32 	%f78, %r17;
	mul.f32 	%f79, %f77, %f78;
	abs.f32 	%f80, %f57;
	setp.gt.f32 	%p4, %f80, 0f43180000;
	setp.lt.f32 	%p5, %f57, 0f00000000;
	selp.f32 	%f81, 0f00000000, 0f7F800000, %p5;
	selp.f32 	%f4, %f81, %f79, %p4;
	setp.eq.f32 	%p6, %f2, 0f3F800000;
	setp.eq.f32 	%p7, %f10, 0f00000000;
	or.pred  	%p8, %p7, %p6;
	@%p8 bra 	$L__BB0_10;

	setp.gtu.f32 	%p9, %f3, 0f7F800000;
	@%p9 bra 	$L__BB0_9;

	abs.f32 	%f5, %f10;
	setp.gtu.f32 	%p10, %f5, 0f7F800000;
	@%p10 bra 	$L__BB0_9;
	bra.uni 	$L__BB0_4;

$L__BB0_9:
	add.rn.f32 	%f88, %f2, %f10;

$L__BB0_10:
	cvta.to.global.u64 	%rd7, %rd2;
	shl.b64 	%rd8, %rd1, 2;
	add.s64 	%rd9, %rd7, %rd8;
	st.global.f32 	[%rd9], %f88;

$L__BB0_11:
	ret;

$L__BB0_4:
	setp.eq.f32 	%p11, %f2, 0f00000000;
	setp.eq.f32 	%p12, %f3, 0f7F800000;
	or.pred  	%p13, %p11, %p12;
	@%p13 bra 	$L__BB0_8;
	bra.uni 	$L__BB0_5;

$L__BB0_8:
	setp.eq.f32 	%p20, %f1, 0f3F800000;
	add.f32 	%f86, %f2, %f2;
	mov.b32 	%r18, %f86;
	xor.b32  	%r19, %r18, 2139095040;
	setp.lt.f32 	%p21, %f10, 0f00000000;
	selp.b32 	%r20, %r19, %r18, %p21;
	and.b32  	%r21, %r20, 2147483647;
	selp.b32 	%r22, %r20, %r21, %p20;
	mov.b32 	%f88, %r22;
	bra.uni 	$L__BB0_10;

$L__BB0_5:
	setp.eq.f32 	%p14, %f2, 0fBF800000;
	setp.eq.f32 	%p15, %f5, 0f7F800000;
	and.pred  	%p16, %p14, %p15;
	@%p16 bra 	$L__BB0_10;

	setp.geu.f32 	%p17, %f2, 0f00000000;
	mov.f32 	%f88, %f4;
	@%p17 bra 	$L__BB0_10;

	setp.eq.f32 	%p18, %f1, 0f3F800000;
	neg.f32 	%f83, %f4;
	selp.f32 	%f84, %f83, %f4, %p18;
	cvt.rmi.f32.f32 	%f85, %f10;
	setp.neu.f32 	%p19, %f85, %f10;
	selp.f32 	%f88, 0f7FFFFFFF, %f84, %p19;
	bra.uni 	$L__BB0_10;

}

`
	powGovaluate3X1_ptx_52 = `
.version 8.4
.target sm_52
.address_size 64

	// .globl	powGovaluate3X1

.visible .entry powGovaluate3X1(
	.param .u64 powGovaluate3X1_param_0,
	.param .u64 powGovaluate3X1_param_1,
	.param .f32 powGovaluate3X1_param_2,
	.param .u32 powGovaluate3X1_param_3
)
{
	.reg .pred 	%p<22>;
	.reg .f32 	%f<89>;
	.reg .b32 	%r<23>;
	.reg .b64 	%rd<10>;


	ld.param.u64 	%rd2, [powGovaluate3X1_param_0];
	ld.param.u64 	%rd3, [powGovaluate3X1_param_1];
	ld.param.f32 	%f10, [powGovaluate3X1_param_2];
	ld.param.u32 	%r2, [powGovaluate3X1_param_3];
	mov.u32 	%r3, %ctaid.y;
	mov.u32 	%r4, %nctaid.x;
	mov.u32 	%r5, %ctaid.x;
	mad.lo.s32 	%r6, %r3, %r4, %r5;
	mov.u32 	%r7, %ntid.x;
	mov.u32 	%r8, %tid.x;
	mad.lo.s32 	%r1, %r6, %r7, %r8;
	setp.ge.s32 	%p1, %r1, %r2;
	mov.f32 	%f88, 0f3F800000;
	@%p1 bra 	$L__BB0_11;

	cvta.to.global.u64 	%rd4, %rd3;
	cvt.s64.s32 	%rd1, %r1;
	mul.wide.s32 	%rd5, %r1, 4;
	add.s64 	%rd6, %rd4, %rd5;
	mul.f32 	%f12, %f10, 0f3F000000;
	cvt.rzi.f32.f32 	%f13, %f12;
	add.f32 	%f14, %f13, %f13;
	sub.f32 	%f15, %f10, %f14;
	abs.f32 	%f1, %f15;
	ld.global.nc.f32 	%f2, [%rd6];
	abs.f32 	%f3, %f2;
	setp.lt.f32 	%p2, %f3, 0f00800000;
	mul.f32 	%f16, %f3, 0f4B800000;
	selp.f32 	%f17, %f16, %f3, %p2;
	selp.f32 	%f18, 0fC1C00000, 0f00000000, %p2;
	mov.b32 	%r9, %f17;
	add.s32 	%r10, %r9, -1060439283;
	and.b32  	%r11, %r10, -8388608;
	sub.s32 	%r12, %r9, %r11;
	mov.b32 	%f19, %r12;
	cvt.rn.f32.s32 	%f20, %r11;
	mov.f32 	%f21, 0f34000000;
	fma.rn.f32 	%f22, %f20, %f21, %f18;
	add.f32 	%f23, %f19, 0fBF800000;
	add.f32 	%f24, %f19, 0f3F800000;
	mov.f32 	%f11, 0f3F800000;
	rcp.approx.ftz.f32 	%f25, %f24;
	add.f32 	%f26, %f23, %f23;
	mul.f32 	%f27, %f26, %f25;
	mul.f32 	%f28, %f27, %f27;
	sub.f32 	%f29, %f23, %f27;
	add.f32 	%f30, %f29, %f29;
	neg.f32 	%f31, %f27;
	fma.rn.f32 	%f32, %f31, %f23, %f30;
	mul.rn.f32 	%f33, %f25, %f32;
	mov.f32 	%f34, 0f3B52E7DB;
	mov.f32 	%f35, 0f3A2C32E4;
	fma.rn.f32 	%f36, %f35, %f28, %f34;
	mov.f32 	%f37, 0f3C93BB73;
	fma.rn.f32 	%f38, %f36, %f28, %f37;
	mov.f32 	%f39, 0f3DF6384F;
	fma.rn.f32 	%f40, %f38, %f28, %f39;
	mul.rn.f32 	%f41, %f40, %f28;
	mov.f32 	%f42, 0f3FB8AA3B;
	fma.rn.f32 	%f43, %f27, %f42, %f22;
	sub.f32 	%f44, %f22, %f43;
	fma.rn.f32 	%f45, %f27, %f42, %f44;
	fma.rn.f32 	%f46, %f33, %f42, %f45;
	mov.f32 	%f47, 0f32A55E34;
	fma.rn.f32 	%f48, %f27, %f47, %f46;
	mul.f32 	%f49, %f41, 0f40400000;
	fma.rn.f32 	%f50, %f49, %f33, %f48;
	fma.rn.f32 	%f51, %f41, %f27, %f50;
	add.rn.f32 	%f52, %f43, %f51;
	neg.f32 	%f53, %f43;
	add.rn.f32 	%f54, %f52, %f53;
	neg.f32 	%f55, %f54;
	add.rn.f32 	%f56, %f51, %f55;
	mul.rn.f32 	%f57, %f52, %f10;
	neg.f32 	%f58, %f57;
	fma.rn.f32 	%f59, %f52, %f10, %f58;
	fma.rn.f32 	%f60, %f56, %f10, %f59;
	cvt.rni.f32.f32 	%f61, %f57;
	sub.f32 	%f62, %f57, %f61;
	add.f32 	%f63, %f60, %f62;
	mov.f32 	%f64, 0f3AAF85ED;
	mov.f32 	%f65, 0f391FCB8E;
	fma.rn.f32 	%f66, %f65, %f63, %f64;
	mov.f32 	%f67, 0f3C1D9856;
	fma.rn.f32 	%f68, %f66, %f63, %f67;
	mov.f32 	%f69, 0f3D6357BB;
	fma.rn.f32 	%f70, %f68, %f63, %f69;
	mov.f32 	%f71, 0f3E75FDEC;
	fma.rn.f32 	%f72, %f70, %f63, %f71;
	mov.f32 	%f73, 0f3F317218;
	fma.rn.f32 	%f74, %f72, %f63, %f73;
	fma.rn.f32 	%f75, %f74, %f63, %f11;
	cvt.rzi.s32.f32 	%r13, %f61;
	setp.gt.f32 	%p3, %f61, 0f00000000;
	selp.b32 	%r14, 0, -2097152000, %p3;
	add.s32 	%r15, %r14, 2130706432;
	mov.b32 	%f76, %r15;
	mul.f32 	%f77, %f75, %f76;
	shl.b32 	%r16, %r13, 23;
	sub.s32 	%r17, %r16, %r14;
	mov.b32 	%f78, %r17;
	mul.f32 	%f79, %f77, %f78;
	abs.f32 	%f80, %f57;
	setp.gt.f32 	%p4, %f80, 0f43180000;
	setp.lt.f32 	%p5, %f57, 0f00000000;
	selp.f32 	%f81, 0f00000000, 0f7F800000, %p5;
	selp.f32 	%f4, %f81, %f79, %p4;
	setp.eq.f32 	%p6, %f2, 0f3F800000;
	setp.eq.f32 	%p7, %f10, 0f00000000;
	or.pred  	%p8, %p7, %p6;
	@%p8 bra 	$L__BB0_10;

	setp.gtu.f32 	%p9, %f3, 0f7F800000;
	@%p9 bra 	$L__BB0_9;

	abs.f32 	%f5, %f10;
	setp.gtu.f32 	%p10, %f5, 0f7F800000;
	@%p10 bra 	$L__BB0_9;
	bra.uni 	$L__BB0_4;

$L__BB0_9:
	add.rn.f32 	%f88, %f2, %f10;

$L__BB0_10:
	cvta.to.global.u64 	%rd7, %rd2;
	shl.b64 	%rd8, %rd1, 2;
	add.s64 	%rd9, %rd7, %rd8;
	st.global.f32 	[%rd9], %f88;

$L__BB0_11:
	ret;

$L__BB0_4:
	setp.eq.f32 	%p11, %f2, 0f00000000;
	setp.eq.f32 	%p12, %f3, 0f7F800000;
	or.pred  	%p13, %p11, %p12;
	@%p13 bra 	$L__BB0_8;
	bra.uni 	$L__BB0_5;

$L__BB0_8:
	setp.eq.f32 	%p20, %f1, 0f3F800000;
	add.f32 	%f86, %f2, %f2;
	mov.b32 	%r18, %f86;
	xor.b32  	%r19, %r18, 2139095040;
	setp.lt.f32 	%p21, %f10, 0f00000000;
	selp.b32 	%r20, %r19, %r18, %p21;
	and.b32  	%r21, %r20, 2147483647;
	selp.b32 	%r22, %r20, %r21, %p20;
	mov.b32 	%f88, %r22;
	bra.uni 	$L__BB0_10;

$L__BB0_5:
	setp.eq.f32 	%p14, %f2, 0fBF800000;
	setp.eq.f32 	%p15, %f5, 0f7F800000;
	and.pred  	%p16, %p14, %p15;
	@%p16 bra 	$L__BB0_10;

	setp.geu.f32 	%p17, %f2, 0f00000000;
	mov.f32 	%f88, %f4;
	@%p17 bra 	$L__BB0_10;

	setp.eq.f32 	%p18, %f1, 0f3F800000;
	neg.f32 	%f83, %f4;
	selp.f32 	%f84, %f83, %f4, %p18;
	cvt.rmi.f32.f32 	%f85, %f10;
	setp.neu.f32 	%p19, %f85, %f10;
	selp.f32 	%f88, 0f7FFFFFFF, %f84, %p19;
	bra.uni 	$L__BB0_10;

}

`
	powGovaluate3X1_ptx_53 = `
.version 8.4
.target sm_53
.address_size 64

	// .globl	powGovaluate3X1

.visible .entry powGovaluate3X1(
	.param .u64 powGovaluate3X1_param_0,
	.param .u64 powGovaluate3X1_param_1,
	.param .f32 powGovaluate3X1_param_2,
	.param .u32 powGovaluate3X1_param_3
)
{
	.reg .pred 	%p<22>;
	.reg .f32 	%f<89>;
	.reg .b32 	%r<23>;
	.reg .b64 	%rd<10>;


	ld.param.u64 	%rd2, [powGovaluate3X1_param_0];
	ld.param.u64 	%rd3, [powGovaluate3X1_param_1];
	ld.param.f32 	%f10, [powGovaluate3X1_param_2];
	ld.param.u32 	%r2, [powGovaluate3X1_param_3];
	mov.u32 	%r3, %ctaid.y;
	mov.u32 	%r4, %nctaid.x;
	mov.u32 	%r5, %ctaid.x;
	mad.lo.s32 	%r6, %r3, %r4, %r5;
	mov.u32 	%r7, %ntid.x;
	mov.u32 	%r8, %tid.x;
	mad.lo.s32 	%r1, %r6, %r7, %r8;
	setp.ge.s32 	%p1, %r1, %r2;
	mov.f32 	%f88, 0f3F800000;
	@%p1 bra 	$L__BB0_11;

	cvta.to.global.u64 	%rd4, %rd3;
	cvt.s64.s32 	%rd1, %r1;
	mul.wide.s32 	%rd5, %r1, 4;
	add.s64 	%rd6, %rd4, %rd5;
	mul.f32 	%f12, %f10, 0f3F000000;
	cvt.rzi.f32.f32 	%f13, %f12;
	add.f32 	%f14, %f13, %f13;
	sub.f32 	%f15, %f10, %f14;
	abs.f32 	%f1, %f15;
	ld.global.nc.f32 	%f2, [%rd6];
	abs.f32 	%f3, %f2;
	setp.lt.f32 	%p2, %f3, 0f00800000;
	mul.f32 	%f16, %f3, 0f4B800000;
	selp.f32 	%f17, %f16, %f3, %p2;
	selp.f32 	%f18, 0fC1C00000, 0f00000000, %p2;
	mov.b32 	%r9, %f17;
	add.s32 	%r10, %r9, -1060439283;
	and.b32  	%r11, %r10, -8388608;
	sub.s32 	%r12, %r9, %r11;
	mov.b32 	%f19, %r12;
	cvt.rn.f32.s32 	%f20, %r11;
	mov.f32 	%f21, 0f34000000;
	fma.rn.f32 	%f22, %f20, %f21, %f18;
	add.f32 	%f23, %f19, 0fBF800000;
	add.f32 	%f24, %f19, 0f3F800000;
	mov.f32 	%f11, 0f3F800000;
	rcp.approx.ftz.f32 	%f25, %f24;
	add.f32 	%f26, %f23, %f23;
	mul.f32 	%f27, %f26, %f25;
	mul.f32 	%f28, %f27, %f27;
	sub.f32 	%f29, %f23, %f27;
	add.f32 	%f30, %f29, %f29;
	neg.f32 	%f31, %f27;
	fma.rn.f32 	%f32, %f31, %f23, %f30;
	mul.rn.f32 	%f33, %f25, %f32;
	mov.f32 	%f34, 0f3B52E7DB;
	mov.f32 	%f35, 0f3A2C32E4;
	fma.rn.f32 	%f36, %f35, %f28, %f34;
	mov.f32 	%f37, 0f3C93BB73;
	fma.rn.f32 	%f38, %f36, %f28, %f37;
	mov.f32 	%f39, 0f3DF6384F;
	fma.rn.f32 	%f40, %f38, %f28, %f39;
	mul.rn.f32 	%f41, %f40, %f28;
	mov.f32 	%f42, 0f3FB8AA3B;
	fma.rn.f32 	%f43, %f27, %f42, %f22;
	sub.f32 	%f44, %f22, %f43;
	fma.rn.f32 	%f45, %f27, %f42, %f44;
	fma.rn.f32 	%f46, %f33, %f42, %f45;
	mov.f32 	%f47, 0f32A55E34;
	fma.rn.f32 	%f48, %f27, %f47, %f46;
	mul.f32 	%f49, %f41, 0f40400000;
	fma.rn.f32 	%f50, %f49, %f33, %f48;
	fma.rn.f32 	%f51, %f41, %f27, %f50;
	add.rn.f32 	%f52, %f43, %f51;
	neg.f32 	%f53, %f43;
	add.rn.f32 	%f54, %f52, %f53;
	neg.f32 	%f55, %f54;
	add.rn.f32 	%f56, %f51, %f55;
	mul.rn.f32 	%f57, %f52, %f10;
	neg.f32 	%f58, %f57;
	fma.rn.f32 	%f59, %f52, %f10, %f58;
	fma.rn.f32 	%f60, %f56, %f10, %f59;
	cvt.rni.f32.f32 	%f61, %f57;
	sub.f32 	%f62, %f57, %f61;
	add.f32 	%f63, %f60, %f62;
	mov.f32 	%f64, 0f3AAF85ED;
	mov.f32 	%f65, 0f391FCB8E;
	fma.rn.f32 	%f66, %f65, %f63, %f64;
	mov.f32 	%f67, 0f3C1D9856;
	fma.rn.f32 	%f68, %f66, %f63, %f67;
	mov.f32 	%f69, 0f3D6357BB;
	fma.rn.f32 	%f70, %f68, %f63, %f69;
	mov.f32 	%f71, 0f3E75FDEC;
	fma.rn.f32 	%f72, %f70, %f63, %f71;
	mov.f32 	%f73, 0f3F317218;
	fma.rn.f32 	%f74, %f72, %f63, %f73;
	fma.rn.f32 	%f75, %f74, %f63, %f11;
	cvt.rzi.s32.f32 	%r13, %f61;
	setp.gt.f32 	%p3, %f61, 0f00000000;
	selp.b32 	%r14, 0, -2097152000, %p3;
	add.s32 	%r15, %r14, 2130706432;
	mov.b32 	%f76, %r15;
	mul.f32 	%f77, %f75, %f76;
	shl.b32 	%r16, %r13, 23;
	sub.s32 	%r17, %r16, %r14;
	mov.b32 	%f78, %r17;
	mul.f32 	%f79, %f77, %f78;
	abs.f32 	%f80, %f57;
	setp.gt.f32 	%p4, %f80, 0f43180000;
	setp.lt.f32 	%p5, %f57, 0f00000000;
	selp.f32 	%f81, 0f00000000, 0f7F800000, %p5;
	selp.f32 	%f4, %f81, %f79, %p4;
	setp.eq.f32 	%p6, %f2, 0f3F800000;
	setp.eq.f32 	%p7, %f10, 0f00000000;
	or.pred  	%p8, %p7, %p6;
	@%p8 bra 	$L__BB0_10;

	setp.gtu.f32 	%p9, %f3, 0f7F800000;
	@%p9 bra 	$L__BB0_9;

	abs.f32 	%f5, %f10;
	setp.gtu.f32 	%p10, %f5, 0f7F800000;
	@%p10 bra 	$L__BB0_9;
	bra.uni 	$L__BB0_4;

$L__BB0_9:
	add.rn.f32 	%f88, %f2, %f10;

$L__BB0_10:
	cvta.to.global.u64 	%rd7, %rd2;
	shl.b64 	%rd8, %rd1, 2;
	add.s64 	%rd9, %rd7, %rd8;
	st.global.f32 	[%rd9], %f88;

$L__BB0_11:
	ret;

$L__BB0_4:
	setp.eq.f32 	%p11, %f2, 0f00000000;
	setp.eq.f32 	%p12, %f3, 0f7F800000;
	or.pred  	%p13, %p11, %p12;
	@%p13 bra 	$L__BB0_8;
	bra.uni 	$L__BB0_5;

$L__BB0_8:
	setp.eq.f32 	%p20, %f1, 0f3F800000;
	add.f32 	%f86, %f2, %f2;
	mov.b32 	%r18, %f86;
	xor.b32  	%r19, %r18, 2139095040;
	setp.lt.f32 	%p21, %f10, 0f00000000;
	selp.b32 	%r20, %r19, %r18, %p21;
	and.b32  	%r21, %r20, 2147483647;
	selp.b32 	%r22, %r20, %r21, %p20;
	mov.b32 	%f88, %r22;
	bra.uni 	$L__BB0_10;

$L__BB0_5:
	setp.eq.f32 	%p14, %f2, 0fBF800000;
	setp.eq.f32 	%p15, %f5, 0f7F800000;
	and.pred  	%p16, %p14, %p15;
	@%p16 bra 	$L__BB0_10;

	setp.geu.f32 	%p17, %f2, 0f00000000;
	mov.f32 	%f88, %f4;
	@%p17 bra 	$L__BB0_10;

	setp.eq.f32 	%p18, %f1, 0f3F800000;
	neg.f32 	%f83, %f4;
	selp.f32 	%f84, %f83, %f4, %p18;
	cvt.rmi.f32.f32 	%f85, %f10;
	setp.neu.f32 	%p19, %f85, %f10;
	selp.f32 	%f88, 0f7FFFFFFF, %f84, %p19;
	bra.uni 	$L__BB0_10;

}

`
	powGovaluate3X1_ptx_60 = `
.version 8.4
.target sm_60
.address_size 64

	// .globl	powGovaluate3X1

.visible .entry powGovaluate3X1(
	.param .u64 powGovaluate3X1_param_0,
	.param .u64 powGovaluate3X1_param_1,
	.param .f32 powGovaluate3X1_param_2,
	.param .u32 powGovaluate3X1_param_3
)
{
	.reg .pred 	%p<22>;
	.reg .f32 	%f<89>;
	.reg .b32 	%r<23>;
	.reg .b64 	%rd<10>;


	ld.param.u64 	%rd2, [powGovaluate3X1_param_0];
	ld.param.u64 	%rd3, [powGovaluate3X1_param_1];
	ld.param.f32 	%f10, [powGovaluate3X1_param_2];
	ld.param.u32 	%r2, [powGovaluate3X1_param_3];
	mov.u32 	%r3, %ctaid.y;
	mov.u32 	%r4, %nctaid.x;
	mov.u32 	%r5, %ctaid.x;
	mad.lo.s32 	%r6, %r3, %r4, %r5;
	mov.u32 	%r7, %ntid.x;
	mov.u32 	%r8, %tid.x;
	mad.lo.s32 	%r1, %r6, %r7, %r8;
	setp.ge.s32 	%p1, %r1, %r2;
	mov.f32 	%f88, 0f3F800000;
	@%p1 bra 	$L__BB0_11;

	cvta.to.global.u64 	%rd4, %rd3;
	cvt.s64.s32 	%rd1, %r1;
	mul.wide.s32 	%rd5, %r1, 4;
	add.s64 	%rd6, %rd4, %rd5;
	mul.f32 	%f12, %f10, 0f3F000000;
	cvt.rzi.f32.f32 	%f13, %f12;
	add.f32 	%f14, %f13, %f13;
	sub.f32 	%f15, %f10, %f14;
	abs.f32 	%f1, %f15;
	ld.global.nc.f32 	%f2, [%rd6];
	abs.f32 	%f3, %f2;
	setp.lt.f32 	%p2, %f3, 0f00800000;
	mul.f32 	%f16, %f3, 0f4B800000;
	selp.f32 	%f17, %f16, %f3, %p2;
	selp.f32 	%f18, 0fC1C00000, 0f00000000, %p2;
	mov.b32 	%r9, %f17;
	add.s32 	%r10, %r9, -1060439283;
	and.b32  	%r11, %r10, -8388608;
	sub.s32 	%r12, %r9, %r11;
	mov.b32 	%f19, %r12;
	cvt.rn.f32.s32 	%f20, %r11;
	mov.f32 	%f21, 0f34000000;
	fma.rn.f32 	%f22, %f20, %f21, %f18;
	add.f32 	%f23, %f19, 0fBF800000;
	add.f32 	%f24, %f19, 0f3F800000;
	mov.f32 	%f11, 0f3F800000;
	rcp.approx.ftz.f32 	%f25, %f24;
	add.f32 	%f26, %f23, %f23;
	mul.f32 	%f27, %f26, %f25;
	mul.f32 	%f28, %f27, %f27;
	sub.f32 	%f29, %f23, %f27;
	add.f32 	%f30, %f29, %f29;
	neg.f32 	%f31, %f27;
	fma.rn.f32 	%f32, %f31, %f23, %f30;
	mul.rn.f32 	%f33, %f25, %f32;
	mov.f32 	%f34, 0f3B52E7DB;
	mov.f32 	%f35, 0f3A2C32E4;
	fma.rn.f32 	%f36, %f35, %f28, %f34;
	mov.f32 	%f37, 0f3C93BB73;
	fma.rn.f32 	%f38, %f36, %f28, %f37;
	mov.f32 	%f39, 0f3DF6384F;
	fma.rn.f32 	%f40, %f38, %f28, %f39;
	mul.rn.f32 	%f41, %f40, %f28;
	mov.f32 	%f42, 0f3FB8AA3B;
	fma.rn.f32 	%f43, %f27, %f42, %f22;
	sub.f32 	%f44, %f22, %f43;
	fma.rn.f32 	%f45, %f27, %f42, %f44;
	fma.rn.f32 	%f46, %f33, %f42, %f45;
	mov.f32 	%f47, 0f32A55E34;
	fma.rn.f32 	%f48, %f27, %f47, %f46;
	mul.f32 	%f49, %f41, 0f40400000;
	fma.rn.f32 	%f50, %f49, %f33, %f48;
	fma.rn.f32 	%f51, %f41, %f27, %f50;
	add.rn.f32 	%f52, %f43, %f51;
	neg.f32 	%f53, %f43;
	add.rn.f32 	%f54, %f52, %f53;
	neg.f32 	%f55, %f54;
	add.rn.f32 	%f56, %f51, %f55;
	mul.rn.f32 	%f57, %f52, %f10;
	neg.f32 	%f58, %f57;
	fma.rn.f32 	%f59, %f52, %f10, %f58;
	fma.rn.f32 	%f60, %f56, %f10, %f59;
	cvt.rni.f32.f32 	%f61, %f57;
	sub.f32 	%f62, %f57, %f61;
	add.f32 	%f63, %f60, %f62;
	mov.f32 	%f64, 0f3AAF85ED;
	mov.f32 	%f65, 0f391FCB8E;
	fma.rn.f32 	%f66, %f65, %f63, %f64;
	mov.f32 	%f67, 0f3C1D9856;
	fma.rn.f32 	%f68, %f66, %f63, %f67;
	mov.f32 	%f69, 0f3D6357BB;
	fma.rn.f32 	%f70, %f68, %f63, %f69;
	mov.f32 	%f71, 0f3E75FDEC;
	fma.rn.f32 	%f72, %f70, %f63, %f71;
	mov.f32 	%f73, 0f3F317218;
	fma.rn.f32 	%f74, %f72, %f63, %f73;
	fma.rn.f32 	%f75, %f74, %f63, %f11;
	cvt.rzi.s32.f32 	%r13, %f61;
	setp.gt.f32 	%p3, %f61, 0f00000000;
	selp.b32 	%r14, 0, -2097152000, %p3;
	add.s32 	%r15, %r14, 2130706432;
	mov.b32 	%f76, %r15;
	mul.f32 	%f77, %f75, %f76;
	shl.b32 	%r16, %r13, 23;
	sub.s32 	%r17, %r16, %r14;
	mov.b32 	%f78, %r17;
	mul.f32 	%f79, %f77, %f78;
	abs.f32 	%f80, %f57;
	setp.gt.f32 	%p4, %f80, 0f43180000;
	setp.lt.f32 	%p5, %f57, 0f00000000;
	selp.f32 	%f81, 0f00000000, 0f7F800000, %p5;
	selp.f32 	%f4, %f81, %f79, %p4;
	setp.eq.f32 	%p6, %f2, 0f3F800000;
	setp.eq.f32 	%p7, %f10, 0f00000000;
	or.pred  	%p8, %p7, %p6;
	@%p8 bra 	$L__BB0_10;

	setp.gtu.f32 	%p9, %f3, 0f7F800000;
	@%p9 bra 	$L__BB0_9;

	abs.f32 	%f5, %f10;
	setp.gtu.f32 	%p10, %f5, 0f7F800000;
	@%p10 bra 	$L__BB0_9;
	bra.uni 	$L__BB0_4;

$L__BB0_9:
	add.rn.f32 	%f88, %f2, %f10;

$L__BB0_10:
	cvta.to.global.u64 	%rd7, %rd2;
	shl.b64 	%rd8, %rd1, 2;
	add.s64 	%rd9, %rd7, %rd8;
	st.global.f32 	[%rd9], %f88;

$L__BB0_11:
	ret;

$L__BB0_4:
	setp.eq.f32 	%p11, %f2, 0f00000000;
	setp.eq.f32 	%p12, %f3, 0f7F800000;
	or.pred  	%p13, %p11, %p12;
	@%p13 bra 	$L__BB0_8;
	bra.uni 	$L__BB0_5;

$L__BB0_8:
	setp.eq.f32 	%p20, %f1, 0f3F800000;
	add.f32 	%f86, %f2, %f2;
	mov.b32 	%r18, %f86;
	xor.b32  	%r19, %r18, 2139095040;
	setp.lt.f32 	%p21, %f10, 0f00000000;
	selp.b32 	%r20, %r19, %r18, %p21;
	and.b32  	%r21, %r20, 2147483647;
	selp.b32 	%r22, %r20, %r21, %p20;
	mov.b32 	%f88, %r22;
	bra.uni 	$L__BB0_10;

$L__BB0_5:
	setp.eq.f32 	%p14, %f2, 0fBF800000;
	setp.eq.f32 	%p15, %f5, 0f7F800000;
	and.pred  	%p16, %p14, %p15;
	@%p16 bra 	$L__BB0_10;

	setp.geu.f32 	%p17, %f2, 0f00000000;
	mov.f32 	%f88, %f4;
	@%p17 bra 	$L__BB0_10;

	setp.eq.f32 	%p18, %f1, 0f3F800000;
	neg.f32 	%f83, %f4;
	selp.f32 	%f84, %f83, %f4, %p18;
	cvt.rmi.f32.f32 	%f85, %f10;
	setp.neu.f32 	%p19, %f85, %f10;
	selp.f32 	%f88, 0f7FFFFFFF, %f84, %p19;
	bra.uni 	$L__BB0_10;

}

`
	powGovaluate3X1_ptx_61 = `
.version 8.4
.target sm_61
.address_size 64

	// .globl	powGovaluate3X1

.visible .entry powGovaluate3X1(
	.param .u64 powGovaluate3X1_param_0,
	.param .u64 powGovaluate3X1_param_1,
	.param .f32 powGovaluate3X1_param_2,
	.param .u32 powGovaluate3X1_param_3
)
{
	.reg .pred 	%p<22>;
	.reg .f32 	%f<89>;
	.reg .b32 	%r<23>;
	.reg .b64 	%rd<10>;


	ld.param.u64 	%rd2, [powGovaluate3X1_param_0];
	ld.param.u64 	%rd3, [powGovaluate3X1_param_1];
	ld.param.f32 	%f10, [powGovaluate3X1_param_2];
	ld.param.u32 	%r2, [powGovaluate3X1_param_3];
	mov.u32 	%r3, %ctaid.y;
	mov.u32 	%r4, %nctaid.x;
	mov.u32 	%r5, %ctaid.x;
	mad.lo.s32 	%r6, %r3, %r4, %r5;
	mov.u32 	%r7, %ntid.x;
	mov.u32 	%r8, %tid.x;
	mad.lo.s32 	%r1, %r6, %r7, %r8;
	setp.ge.s32 	%p1, %r1, %r2;
	mov.f32 	%f88, 0f3F800000;
	@%p1 bra 	$L__BB0_11;

	cvta.to.global.u64 	%rd4, %rd3;
	cvt.s64.s32 	%rd1, %r1;
	mul.wide.s32 	%rd5, %r1, 4;
	add.s64 	%rd6, %rd4, %rd5;
	mul.f32 	%f12, %f10, 0f3F000000;
	cvt.rzi.f32.f32 	%f13, %f12;
	add.f32 	%f14, %f13, %f13;
	sub.f32 	%f15, %f10, %f14;
	abs.f32 	%f1, %f15;
	ld.global.nc.f32 	%f2, [%rd6];
	abs.f32 	%f3, %f2;
	setp.lt.f32 	%p2, %f3, 0f00800000;
	mul.f32 	%f16, %f3, 0f4B800000;
	selp.f32 	%f17, %f16, %f3, %p2;
	selp.f32 	%f18, 0fC1C00000, 0f00000000, %p2;
	mov.b32 	%r9, %f17;
	add.s32 	%r10, %r9, -1060439283;
	and.b32  	%r11, %r10, -8388608;
	sub.s32 	%r12, %r9, %r11;
	mov.b32 	%f19, %r12;
	cvt.rn.f32.s32 	%f20, %r11;
	mov.f32 	%f21, 0f34000000;
	fma.rn.f32 	%f22, %f20, %f21, %f18;
	add.f32 	%f23, %f19, 0fBF800000;
	add.f32 	%f24, %f19, 0f3F800000;
	mov.f32 	%f11, 0f3F800000;
	rcp.approx.ftz.f32 	%f25, %f24;
	add.f32 	%f26, %f23, %f23;
	mul.f32 	%f27, %f26, %f25;
	mul.f32 	%f28, %f27, %f27;
	sub.f32 	%f29, %f23, %f27;
	add.f32 	%f30, %f29, %f29;
	neg.f32 	%f31, %f27;
	fma.rn.f32 	%f32, %f31, %f23, %f30;
	mul.rn.f32 	%f33, %f25, %f32;
	mov.f32 	%f34, 0f3B52E7DB;
	mov.f32 	%f35, 0f3A2C32E4;
	fma.rn.f32 	%f36, %f35, %f28, %f34;
	mov.f32 	%f37, 0f3C93BB73;
	fma.rn.f32 	%f38, %f36, %f28, %f37;
	mov.f32 	%f39, 0f3DF6384F;
	fma.rn.f32 	%f40, %f38, %f28, %f39;
	mul.rn.f32 	%f41, %f40, %f28;
	mov.f32 	%f42, 0f3FB8AA3B;
	fma.rn.f32 	%f43, %f27, %f42, %f22;
	sub.f32 	%f44, %f22, %f43;
	fma.rn.f32 	%f45, %f27, %f42, %f44;
	fma.rn.f32 	%f46, %f33, %f42, %f45;
	mov.f32 	%f47, 0f32A55E34;
	fma.rn.f32 	%f48, %f27, %f47, %f46;
	mul.f32 	%f49, %f41, 0f40400000;
	fma.rn.f32 	%f50, %f49, %f33, %f48;
	fma.rn.f32 	%f51, %f41, %f27, %f50;
	add.rn.f32 	%f52, %f43, %f51;
	neg.f32 	%f53, %f43;
	add.rn.f32 	%f54, %f52, %f53;
	neg.f32 	%f55, %f54;
	add.rn.f32 	%f56, %f51, %f55;
	mul.rn.f32 	%f57, %f52, %f10;
	neg.f32 	%f58, %f57;
	fma.rn.f32 	%f59, %f52, %f10, %f58;
	fma.rn.f32 	%f60, %f56, %f10, %f59;
	cvt.rni.f32.f32 	%f61, %f57;
	sub.f32 	%f62, %f57, %f61;
	add.f32 	%f63, %f60, %f62;
	mov.f32 	%f64, 0f3AAF85ED;
	mov.f32 	%f65, 0f391FCB8E;
	fma.rn.f32 	%f66, %f65, %f63, %f64;
	mov.f32 	%f67, 0f3C1D9856;
	fma.rn.f32 	%f68, %f66, %f63, %f67;
	mov.f32 	%f69, 0f3D6357BB;
	fma.rn.f32 	%f70, %f68, %f63, %f69;
	mov.f32 	%f71, 0f3E75FDEC;
	fma.rn.f32 	%f72, %f70, %f63, %f71;
	mov.f32 	%f73, 0f3F317218;
	fma.rn.f32 	%f74, %f72, %f63, %f73;
	fma.rn.f32 	%f75, %f74, %f63, %f11;
	cvt.rzi.s32.f32 	%r13, %f61;
	setp.gt.f32 	%p3, %f61, 0f00000000;
	selp.b32 	%r14, 0, -2097152000, %p3;
	add.s32 	%r15, %r14, 2130706432;
	mov.b32 	%f76, %r15;
	mul.f32 	%f77, %f75, %f76;
	shl.b32 	%r16, %r13, 23;
	sub.s32 	%r17, %r16, %r14;
	mov.b32 	%f78, %r17;
	mul.f32 	%f79, %f77, %f78;
	abs.f32 	%f80, %f57;
	setp.gt.f32 	%p4, %f80, 0f43180000;
	setp.lt.f32 	%p5, %f57, 0f00000000;
	selp.f32 	%f81, 0f00000000, 0f7F800000, %p5;
	selp.f32 	%f4, %f81, %f79, %p4;
	setp.eq.f32 	%p6, %f2, 0f3F800000;
	setp.eq.f32 	%p7, %f10, 0f00000000;
	or.pred  	%p8, %p7, %p6;
	@%p8 bra 	$L__BB0_10;

	setp.gtu.f32 	%p9, %f3, 0f7F800000;
	@%p9 bra 	$L__BB0_9;

	abs.f32 	%f5, %f10;
	setp.gtu.f32 	%p10, %f5, 0f7F800000;
	@%p10 bra 	$L__BB0_9;
	bra.uni 	$L__BB0_4;

$L__BB0_9:
	add.rn.f32 	%f88, %f2, %f10;

$L__BB0_10:
	cvta.to.global.u64 	%rd7, %rd2;
	shl.b64 	%rd8, %rd1, 2;
	add.s64 	%rd9, %rd7, %rd8;
	st.global.f32 	[%rd9], %f88;

$L__BB0_11:
	ret;

$L__BB0_4:
	setp.eq.f32 	%p11, %f2, 0f00000000;
	setp.eq.f32 	%p12, %f3, 0f7F800000;
	or.pred  	%p13, %p11, %p12;
	@%p13 bra 	$L__BB0_8;
	bra.uni 	$L__BB0_5;

$L__BB0_8:
	setp.eq.f32 	%p20, %f1, 0f3F800000;
	add.f32 	%f86, %f2, %f2;
	mov.b32 	%r18, %f86;
	xor.b32  	%r19, %r18, 2139095040;
	setp.lt.f32 	%p21, %f10, 0f00000000;
	selp.b32 	%r20, %r19, %r18, %p21;
	and.b32  	%r21, %r20, 2147483647;
	selp.b32 	%r22, %r20, %r21, %p20;
	mov.b32 	%f88, %r22;
	bra.uni 	$L__BB0_10;

$L__BB0_5:
	setp.eq.f32 	%p14, %f2, 0fBF800000;
	setp.eq.f32 	%p15, %f5, 0f7F800000;
	and.pred  	%p16, %p14, %p15;
	@%p16 bra 	$L__BB0_10;

	setp.geu.f32 	%p17, %f2, 0f00000000;
	mov.f32 	%f88, %f4;
	@%p17 bra 	$L__BB0_10;

	setp.eq.f32 	%p18, %f1, 0f3F800000;
	neg.f32 	%f83, %f4;
	selp.f32 	%f84, %f83, %f4, %p18;
	cvt.rmi.f32.f32 	%f85, %f10;
	setp.neu.f32 	%p19, %f85, %f10;
	selp.f32 	%f88, 0f7FFFFFFF, %f84, %p19;
	bra.uni 	$L__BB0_10;

}

`
	powGovaluate3X1_ptx_62 = `
.version 8.4
.target sm_62
.address_size 64

	// .globl	powGovaluate3X1

.visible .entry powGovaluate3X1(
	.param .u64 powGovaluate3X1_param_0,
	.param .u64 powGovaluate3X1_param_1,
	.param .f32 powGovaluate3X1_param_2,
	.param .u32 powGovaluate3X1_param_3
)
{
	.reg .pred 	%p<22>;
	.reg .f32 	%f<89>;
	.reg .b32 	%r<23>;
	.reg .b64 	%rd<10>;


	ld.param.u64 	%rd2, [powGovaluate3X1_param_0];
	ld.param.u64 	%rd3, [powGovaluate3X1_param_1];
	ld.param.f32 	%f10, [powGovaluate3X1_param_2];
	ld.param.u32 	%r2, [powGovaluate3X1_param_3];
	mov.u32 	%r3, %ctaid.y;
	mov.u32 	%r4, %nctaid.x;
	mov.u32 	%r5, %ctaid.x;
	mad.lo.s32 	%r6, %r3, %r4, %r5;
	mov.u32 	%r7, %ntid.x;
	mov.u32 	%r8, %tid.x;
	mad.lo.s32 	%r1, %r6, %r7, %r8;
	setp.ge.s32 	%p1, %r1, %r2;
	mov.f32 	%f88, 0f3F800000;
	@%p1 bra 	$L__BB0_11;

	cvta.to.global.u64 	%rd4, %rd3;
	cvt.s64.s32 	%rd1, %r1;
	mul.wide.s32 	%rd5, %r1, 4;
	add.s64 	%rd6, %rd4, %rd5;
	mul.f32 	%f12, %f10, 0f3F000000;
	cvt.rzi.f32.f32 	%f13, %f12;
	add.f32 	%f14, %f13, %f13;
	sub.f32 	%f15, %f10, %f14;
	abs.f32 	%f1, %f15;
	ld.global.nc.f32 	%f2, [%rd6];
	abs.f32 	%f3, %f2;
	setp.lt.f32 	%p2, %f3, 0f00800000;
	mul.f32 	%f16, %f3, 0f4B800000;
	selp.f32 	%f17, %f16, %f3, %p2;
	selp.f32 	%f18, 0fC1C00000, 0f00000000, %p2;
	mov.b32 	%r9, %f17;
	add.s32 	%r10, %r9, -1060439283;
	and.b32  	%r11, %r10, -8388608;
	sub.s32 	%r12, %r9, %r11;
	mov.b32 	%f19, %r12;
	cvt.rn.f32.s32 	%f20, %r11;
	mov.f32 	%f21, 0f34000000;
	fma.rn.f32 	%f22, %f20, %f21, %f18;
	add.f32 	%f23, %f19, 0fBF800000;
	add.f32 	%f24, %f19, 0f3F800000;
	mov.f32 	%f11, 0f3F800000;
	rcp.approx.ftz.f32 	%f25, %f24;
	add.f32 	%f26, %f23, %f23;
	mul.f32 	%f27, %f26, %f25;
	mul.f32 	%f28, %f27, %f27;
	sub.f32 	%f29, %f23, %f27;
	add.f32 	%f30, %f29, %f29;
	neg.f32 	%f31, %f27;
	fma.rn.f32 	%f32, %f31, %f23, %f30;
	mul.rn.f32 	%f33, %f25, %f32;
	mov.f32 	%f34, 0f3B52E7DB;
	mov.f32 	%f35, 0f3A2C32E4;
	fma.rn.f32 	%f36, %f35, %f28, %f34;
	mov.f32 	%f37, 0f3C93BB73;
	fma.rn.f32 	%f38, %f36, %f28, %f37;
	mov.f32 	%f39, 0f3DF6384F;
	fma.rn.f32 	%f40, %f38, %f28, %f39;
	mul.rn.f32 	%f41, %f40, %f28;
	mov.f32 	%f42, 0f3FB8AA3B;
	fma.rn.f32 	%f43, %f27, %f42, %f22;
	sub.f32 	%f44, %f22, %f43;
	fma.rn.f32 	%f45, %f27, %f42, %f44;
	fma.rn.f32 	%f46, %f33, %f42, %f45;
	mov.f32 	%f47, 0f32A55E34;
	fma.rn.f32 	%f48, %f27, %f47, %f46;
	mul.f32 	%f49, %f41, 0f40400000;
	fma.rn.f32 	%f50, %f49, %f33, %f48;
	fma.rn.f32 	%f51, %f41, %f27, %f50;
	add.rn.f32 	%f52, %f43, %f51;
	neg.f32 	%f53, %f43;
	add.rn.f32 	%f54, %f52, %f53;
	neg.f32 	%f55, %f54;
	add.rn.f32 	%f56, %f51, %f55;
	mul.rn.f32 	%f57, %f52, %f10;
	neg.f32 	%f58, %f57;
	fma.rn.f32 	%f59, %f52, %f10, %f58;
	fma.rn.f32 	%f60, %f56, %f10, %f59;
	cvt.rni.f32.f32 	%f61, %f57;
	sub.f32 	%f62, %f57, %f61;
	add.f32 	%f63, %f60, %f62;
	mov.f32 	%f64, 0f3AAF85ED;
	mov.f32 	%f65, 0f391FCB8E;
	fma.rn.f32 	%f66, %f65, %f63, %f64;
	mov.f32 	%f67, 0f3C1D9856;
	fma.rn.f32 	%f68, %f66, %f63, %f67;
	mov.f32 	%f69, 0f3D6357BB;
	fma.rn.f32 	%f70, %f68, %f63, %f69;
	mov.f32 	%f71, 0f3E75FDEC;
	fma.rn.f32 	%f72, %f70, %f63, %f71;
	mov.f32 	%f73, 0f3F317218;
	fma.rn.f32 	%f74, %f72, %f63, %f73;
	fma.rn.f32 	%f75, %f74, %f63, %f11;
	cvt.rzi.s32.f32 	%r13, %f61;
	setp.gt.f32 	%p3, %f61, 0f00000000;
	selp.b32 	%r14, 0, -2097152000, %p3;
	add.s32 	%r15, %r14, 2130706432;
	mov.b32 	%f76, %r15;
	mul.f32 	%f77, %f75, %f76;
	shl.b32 	%r16, %r13, 23;
	sub.s32 	%r17, %r16, %r14;
	mov.b32 	%f78, %r17;
	mul.f32 	%f79, %f77, %f78;
	abs.f32 	%f80, %f57;
	setp.gt.f32 	%p4, %f80, 0f43180000;
	setp.lt.f32 	%p5, %f57, 0f00000000;
	selp.f32 	%f81, 0f00000000, 0f7F800000, %p5;
	selp.f32 	%f4, %f81, %f79, %p4;
	setp.eq.f32 	%p6, %f2, 0f3F800000;
	setp.eq.f32 	%p7, %f10, 0f00000000;
	or.pred  	%p8, %p7, %p6;
	@%p8 bra 	$L__BB0_10;

	setp.gtu.f32 	%p9, %f3, 0f7F800000;
	@%p9 bra 	$L__BB0_9;

	abs.f32 	%f5, %f10;
	setp.gtu.f32 	%p10, %f5, 0f7F800000;
	@%p10 bra 	$L__BB0_9;
	bra.uni 	$L__BB0_4;

$L__BB0_9:
	add.rn.f32 	%f88, %f2, %f10;

$L__BB0_10:
	cvta.to.global.u64 	%rd7, %rd2;
	shl.b64 	%rd8, %rd1, 2;
	add.s64 	%rd9, %rd7, %rd8;
	st.global.f32 	[%rd9], %f88;

$L__BB0_11:
	ret;

$L__BB0_4:
	setp.eq.f32 	%p11, %f2, 0f00000000;
	setp.eq.f32 	%p12, %f3, 0f7F800000;
	or.pred  	%p13, %p11, %p12;
	@%p13 bra 	$L__BB0_8;
	bra.uni 	$L__BB0_5;

$L__BB0_8:
	setp.eq.f32 	%p20, %f1, 0f3F800000;
	add.f32 	%f86, %f2, %f2;
	mov.b32 	%r18, %f86;
	xor.b32  	%r19, %r18, 2139095040;
	setp.lt.f32 	%p21, %f10, 0f00000000;
	selp.b32 	%r20, %r19, %r18, %p21;
	and.b32  	%r21, %r20, 2147483647;
	selp.b32 	%r22, %r20, %r21, %p20;
	mov.b32 	%f88, %r22;
	bra.uni 	$L__BB0_10;

$L__BB0_5:
	setp.eq.f32 	%p14, %f2, 0fBF800000;
	setp.eq.f32 	%p15, %f5, 0f7F800000;
	and.pred  	%p16, %p14, %p15;
	@%p16 bra 	$L__BB0_10;

	setp.geu.f32 	%p17, %f2, 0f00000000;
	mov.f32 	%f88, %f4;
	@%p17 bra 	$L__BB0_10;

	setp.eq.f32 	%p18, %f1, 0f3F800000;
	neg.f32 	%f83, %f4;
	selp.f32 	%f84, %f83, %f4, %p18;
	cvt.rmi.f32.f32 	%f85, %f10;
	setp.neu.f32 	%p19, %f85, %f10;
	selp.f32 	%f88, 0f7FFFFFFF, %f84, %p19;
	bra.uni 	$L__BB0_10;

}

`
	powGovaluate3X1_ptx_70 = `
.version 8.4
.target sm_70
.address_size 64

	// .globl	powGovaluate3X1

.visible .entry powGovaluate3X1(
	.param .u64 powGovaluate3X1_param_0,
	.param .u64 powGovaluate3X1_param_1,
	.param .f32 powGovaluate3X1_param_2,
	.param .u32 powGovaluate3X1_param_3
)
{
	.reg .pred 	%p<22>;
	.reg .f32 	%f<89>;
	.reg .b32 	%r<23>;
	.reg .b64 	%rd<10>;


	ld.param.u64 	%rd2, [powGovaluate3X1_param_0];
	ld.param.u64 	%rd3, [powGovaluate3X1_param_1];
	ld.param.f32 	%f10, [powGovaluate3X1_param_2];
	ld.param.u32 	%r2, [powGovaluate3X1_param_3];
	mov.u32 	%r3, %ctaid.y;
	mov.u32 	%r4, %nctaid.x;
	mov.u32 	%r5, %ctaid.x;
	mad.lo.s32 	%r6, %r3, %r4, %r5;
	mov.u32 	%r7, %ntid.x;
	mov.u32 	%r8, %tid.x;
	mad.lo.s32 	%r1, %r6, %r7, %r8;
	setp.ge.s32 	%p1, %r1, %r2;
	mov.f32 	%f88, 0f3F800000;
	@%p1 bra 	$L__BB0_11;

	cvta.to.global.u64 	%rd4, %rd3;
	cvt.s64.s32 	%rd1, %r1;
	mul.wide.s32 	%rd5, %r1, 4;
	add.s64 	%rd6, %rd4, %rd5;
	mul.f32 	%f12, %f10, 0f3F000000;
	cvt.rzi.f32.f32 	%f13, %f12;
	add.f32 	%f14, %f13, %f13;
	sub.f32 	%f15, %f10, %f14;
	abs.f32 	%f1, %f15;
	ld.global.nc.f32 	%f2, [%rd6];
	abs.f32 	%f3, %f2;
	setp.lt.f32 	%p2, %f3, 0f00800000;
	mul.f32 	%f16, %f3, 0f4B800000;
	selp.f32 	%f17, %f16, %f3, %p2;
	selp.f32 	%f18, 0fC1C00000, 0f00000000, %p2;
	mov.b32 	%r9, %f17;
	add.s32 	%r10, %r9, -1060439283;
	and.b32  	%r11, %r10, -8388608;
	sub.s32 	%r12, %r9, %r11;
	mov.b32 	%f19, %r12;
	cvt.rn.f32.s32 	%f20, %r11;
	mov.f32 	%f21, 0f34000000;
	fma.rn.f32 	%f22, %f20, %f21, %f18;
	add.f32 	%f23, %f19, 0fBF800000;
	add.f32 	%f24, %f19, 0f3F800000;
	mov.f32 	%f11, 0f3F800000;
	rcp.approx.ftz.f32 	%f25, %f24;
	add.f32 	%f26, %f23, %f23;
	mul.f32 	%f27, %f26, %f25;
	mul.f32 	%f28, %f27, %f27;
	sub.f32 	%f29, %f23, %f27;
	add.f32 	%f30, %f29, %f29;
	neg.f32 	%f31, %f27;
	fma.rn.f32 	%f32, %f31, %f23, %f30;
	mul.rn.f32 	%f33, %f25, %f32;
	mov.f32 	%f34, 0f3B52E7DB;
	mov.f32 	%f35, 0f3A2C32E4;
	fma.rn.f32 	%f36, %f35, %f28, %f34;
	mov.f32 	%f37, 0f3C93BB73;
	fma.rn.f32 	%f38, %f36, %f28, %f37;
	mov.f32 	%f39, 0f3DF6384F;
	fma.rn.f32 	%f40, %f38, %f28, %f39;
	mul.rn.f32 	%f41, %f40, %f28;
	mov.f32 	%f42, 0f3FB8AA3B;
	fma.rn.f32 	%f43, %f27, %f42, %f22;
	sub.f32 	%f44, %f22, %f43;
	fma.rn.f32 	%f45, %f27, %f42, %f44;
	fma.rn.f32 	%f46, %f33, %f42, %f45;
	mov.f32 	%f47, 0f32A55E34;
	fma.rn.f32 	%f48, %f27, %f47, %f46;
	mul.f32 	%f49, %f41, 0f40400000;
	fma.rn.f32 	%f50, %f49, %f33, %f48;
	fma.rn.f32 	%f51, %f41, %f27, %f50;
	add.rn.f32 	%f52, %f43, %f51;
	neg.f32 	%f53, %f43;
	add.rn.f32 	%f54, %f52, %f53;
	neg.f32 	%f55, %f54;
	add.rn.f32 	%f56, %f51, %f55;
	mul.rn.f32 	%f57, %f52, %f10;
	neg.f32 	%f58, %f57;
	fma.rn.f32 	%f59, %f52, %f10, %f58;
	fma.rn.f32 	%f60, %f56, %f10, %f59;
	cvt.rni.f32.f32 	%f61, %f57;
	sub.f32 	%f62, %f57, %f61;
	add.f32 	%f63, %f60, %f62;
	mov.f32 	%f64, 0f3AAF85ED;
	mov.f32 	%f65, 0f391FCB8E;
	fma.rn.f32 	%f66, %f65, %f63, %f64;
	mov.f32 	%f67, 0f3C1D9856;
	fma.rn.f32 	%f68, %f66, %f63, %f67;
	mov.f32 	%f69, 0f3D6357BB;
	fma.rn.f32 	%f70, %f68, %f63, %f69;
	mov.f32 	%f71, 0f3E75FDEC;
	fma.rn.f32 	%f72, %f70, %f63, %f71;
	mov.f32 	%f73, 0f3F317218;
	fma.rn.f32 	%f74, %f72, %f63, %f73;
	fma.rn.f32 	%f75, %f74, %f63, %f11;
	cvt.rzi.s32.f32 	%r13, %f61;
	setp.gt.f32 	%p3, %f61, 0f00000000;
	selp.b32 	%r14, 0, -2097152000, %p3;
	add.s32 	%r15, %r14, 2130706432;
	mov.b32 	%f76, %r15;
	mul.f32 	%f77, %f75, %f76;
	shl.b32 	%r16, %r13, 23;
	sub.s32 	%r17, %r16, %r14;
	mov.b32 	%f78, %r17;
	mul.f32 	%f79, %f77, %f78;
	abs.f32 	%f80, %f57;
	setp.gt.f32 	%p4, %f80, 0f43180000;
	setp.lt.f32 	%p5, %f57, 0f00000000;
	selp.f32 	%f81, 0f00000000, 0f7F800000, %p5;
	selp.f32 	%f4, %f81, %f79, %p4;
	setp.eq.f32 	%p6, %f2, 0f3F800000;
	setp.eq.f32 	%p7, %f10, 0f00000000;
	or.pred  	%p8, %p7, %p6;
	@%p8 bra 	$L__BB0_10;

	setp.gtu.f32 	%p9, %f3, 0f7F800000;
	@%p9 bra 	$L__BB0_9;

	abs.f32 	%f5, %f10;
	setp.gtu.f32 	%p10, %f5, 0f7F800000;
	@%p10 bra 	$L__BB0_9;
	bra.uni 	$L__BB0_4;

$L__BB0_9:
	add.rn.f32 	%f88, %f2, %f10;

$L__BB0_10:
	cvta.to.global.u64 	%rd7, %rd2;
	shl.b64 	%rd8, %rd1, 2;
	add.s64 	%rd9, %rd7, %rd8;
	st.global.f32 	[%rd9], %f88;

$L__BB0_11:
	ret;

$L__BB0_4:
	setp.eq.f32 	%p11, %f2, 0f00000000;
	setp.eq.f32 	%p12, %f3, 0f7F800000;
	or.pred  	%p13, %p11, %p12;
	@%p13 bra 	$L__BB0_8;
	bra.uni 	$L__BB0_5;

$L__BB0_8:
	setp.eq.f32 	%p20, %f1, 0f3F800000;
	add.f32 	%f86, %f2, %f2;
	mov.b32 	%r18, %f86;
	xor.b32  	%r19, %r18, 2139095040;
	setp.lt.f32 	%p21, %f10, 0f00000000;
	selp.b32 	%r20, %r19, %r18, %p21;
	and.b32  	%r21, %r20, 2147483647;
	selp.b32 	%r22, %r20, %r21, %p20;
	mov.b32 	%f88, %r22;
	bra.uni 	$L__BB0_10;

$L__BB0_5:
	setp.eq.f32 	%p14, %f2, 0fBF800000;
	setp.eq.f32 	%p15, %f5, 0f7F800000;
	and.pred  	%p16, %p14, %p15;
	@%p16 bra 	$L__BB0_10;

	setp.geu.f32 	%p17, %f2, 0f00000000;
	mov.f32 	%f88, %f4;
	@%p17 bra 	$L__BB0_10;

	setp.eq.f32 	%p18, %f1, 0f3F800000;
	neg.f32 	%f83, %f4;
	selp.f32 	%f84, %f83, %f4, %p18;
	cvt.rmi.f32.f32 	%f85, %f10;
	setp.neu.f32 	%p19, %f85, %f10;
	selp.f32 	%f88, 0f7FFFFFFF, %f84, %p19;
	bra.uni 	$L__BB0_10;

}

`
	powGovaluate3X1_ptx_72 = `
.version 8.4
.target sm_72
.address_size 64

	// .globl	powGovaluate3X1

.visible .entry powGovaluate3X1(
	.param .u64 powGovaluate3X1_param_0,
	.param .u64 powGovaluate3X1_param_1,
	.param .f32 powGovaluate3X1_param_2,
	.param .u32 powGovaluate3X1_param_3
)
{
	.reg .pred 	%p<22>;
	.reg .f32 	%f<89>;
	.reg .b32 	%r<23>;
	.reg .b64 	%rd<10>;


	ld.param.u64 	%rd2, [powGovaluate3X1_param_0];
	ld.param.u64 	%rd3, [powGovaluate3X1_param_1];
	ld.param.f32 	%f10, [powGovaluate3X1_param_2];
	ld.param.u32 	%r2, [powGovaluate3X1_param_3];
	mov.u32 	%r3, %ctaid.y;
	mov.u32 	%r4, %nctaid.x;
	mov.u32 	%r5, %ctaid.x;
	mad.lo.s32 	%r6, %r3, %r4, %r5;
	mov.u32 	%r7, %ntid.x;
	mov.u32 	%r8, %tid.x;
	mad.lo.s32 	%r1, %r6, %r7, %r8;
	setp.ge.s32 	%p1, %r1, %r2;
	mov.f32 	%f88, 0f3F800000;
	@%p1 bra 	$L__BB0_11;

	cvta.to.global.u64 	%rd4, %rd3;
	cvt.s64.s32 	%rd1, %r1;
	mul.wide.s32 	%rd5, %r1, 4;
	add.s64 	%rd6, %rd4, %rd5;
	mul.f32 	%f12, %f10, 0f3F000000;
	cvt.rzi.f32.f32 	%f13, %f12;
	add.f32 	%f14, %f13, %f13;
	sub.f32 	%f15, %f10, %f14;
	abs.f32 	%f1, %f15;
	ld.global.nc.f32 	%f2, [%rd6];
	abs.f32 	%f3, %f2;
	setp.lt.f32 	%p2, %f3, 0f00800000;
	mul.f32 	%f16, %f3, 0f4B800000;
	selp.f32 	%f17, %f16, %f3, %p2;
	selp.f32 	%f18, 0fC1C00000, 0f00000000, %p2;
	mov.b32 	%r9, %f17;
	add.s32 	%r10, %r9, -1060439283;
	and.b32  	%r11, %r10, -8388608;
	sub.s32 	%r12, %r9, %r11;
	mov.b32 	%f19, %r12;
	cvt.rn.f32.s32 	%f20, %r11;
	mov.f32 	%f21, 0f34000000;
	fma.rn.f32 	%f22, %f20, %f21, %f18;
	add.f32 	%f23, %f19, 0fBF800000;
	add.f32 	%f24, %f19, 0f3F800000;
	mov.f32 	%f11, 0f3F800000;
	rcp.approx.ftz.f32 	%f25, %f24;
	add.f32 	%f26, %f23, %f23;
	mul.f32 	%f27, %f26, %f25;
	mul.f32 	%f28, %f27, %f27;
	sub.f32 	%f29, %f23, %f27;
	add.f32 	%f30, %f29, %f29;
	neg.f32 	%f31, %f27;
	fma.rn.f32 	%f32, %f31, %f23, %f30;
	mul.rn.f32 	%f33, %f25, %f32;
	mov.f32 	%f34, 0f3B52E7DB;
	mov.f32 	%f35, 0f3A2C32E4;
	fma.rn.f32 	%f36, %f35, %f28, %f34;
	mov.f32 	%f37, 0f3C93BB73;
	fma.rn.f32 	%f38, %f36, %f28, %f37;
	mov.f32 	%f39, 0f3DF6384F;
	fma.rn.f32 	%f40, %f38, %f28, %f39;
	mul.rn.f32 	%f41, %f40, %f28;
	mov.f32 	%f42, 0f3FB8AA3B;
	fma.rn.f32 	%f43, %f27, %f42, %f22;
	sub.f32 	%f44, %f22, %f43;
	fma.rn.f32 	%f45, %f27, %f42, %f44;
	fma.rn.f32 	%f46, %f33, %f42, %f45;
	mov.f32 	%f47, 0f32A55E34;
	fma.rn.f32 	%f48, %f27, %f47, %f46;
	mul.f32 	%f49, %f41, 0f40400000;
	fma.rn.f32 	%f50, %f49, %f33, %f48;
	fma.rn.f32 	%f51, %f41, %f27, %f50;
	add.rn.f32 	%f52, %f43, %f51;
	neg.f32 	%f53, %f43;
	add.rn.f32 	%f54, %f52, %f53;
	neg.f32 	%f55, %f54;
	add.rn.f32 	%f56, %f51, %f55;
	mul.rn.f32 	%f57, %f52, %f10;
	neg.f32 	%f58, %f57;
	fma.rn.f32 	%f59, %f52, %f10, %f58;
	fma.rn.f32 	%f60, %f56, %f10, %f59;
	cvt.rni.f32.f32 	%f61, %f57;
	sub.f32 	%f62, %f57, %f61;
	add.f32 	%f63, %f60, %f62;
	mov.f32 	%f64, 0f3AAF85ED;
	mov.f32 	%f65, 0f391FCB8E;
	fma.rn.f32 	%f66, %f65, %f63, %f64;
	mov.f32 	%f67, 0f3C1D9856;
	fma.rn.f32 	%f68, %f66, %f63, %f67;
	mov.f32 	%f69, 0f3D6357BB;
	fma.rn.f32 	%f70, %f68, %f63, %f69;
	mov.f32 	%f71, 0f3E75FDEC;
	fma.rn.f32 	%f72, %f70, %f63, %f71;
	mov.f32 	%f73, 0f3F317218;
	fma.rn.f32 	%f74, %f72, %f63, %f73;
	fma.rn.f32 	%f75, %f74, %f63, %f11;
	cvt.rzi.s32.f32 	%r13, %f61;
	setp.gt.f32 	%p3, %f61, 0f00000000;
	selp.b32 	%r14, 0, -2097152000, %p3;
	add.s32 	%r15, %r14, 2130706432;
	mov.b32 	%f76, %r15;
	mul.f32 	%f77, %f75, %f76;
	shl.b32 	%r16, %r13, 23;
	sub.s32 	%r17, %r16, %r14;
	mov.b32 	%f78, %r17;
	mul.f32 	%f79, %f77, %f78;
	abs.f32 	%f80, %f57;
	setp.gt.f32 	%p4, %f80, 0f43180000;
	setp.lt.f32 	%p5, %f57, 0f00000000;
	selp.f32 	%f81, 0f00000000, 0f7F800000, %p5;
	selp.f32 	%f4, %f81, %f79, %p4;
	setp.eq.f32 	%p6, %f2, 0f3F800000;
	setp.eq.f32 	%p7, %f10, 0f00000000;
	or.pred  	%p8, %p7, %p6;
	@%p8 bra 	$L__BB0_10;

	setp.gtu.f32 	%p9, %f3, 0f7F800000;
	@%p9 bra 	$L__BB0_9;

	abs.f32 	%f5, %f10;
	setp.gtu.f32 	%p10, %f5, 0f7F800000;
	@%p10 bra 	$L__BB0_9;
	bra.uni 	$L__BB0_4;

$L__BB0_9:
	add.rn.f32 	%f88, %f2, %f10;

$L__BB0_10:
	cvta.to.global.u64 	%rd7, %rd2;
	shl.b64 	%rd8, %rd1, 2;
	add.s64 	%rd9, %rd7, %rd8;
	st.global.f32 	[%rd9], %f88;

$L__BB0_11:
	ret;

$L__BB0_4:
	setp.eq.f32 	%p11, %f2, 0f00000000;
	setp.eq.f32 	%p12, %f3, 0f7F800000;
	or.pred  	%p13, %p11, %p12;
	@%p13 bra 	$L__BB0_8;
	bra.uni 	$L__BB0_5;

$L__BB0_8:
	setp.eq.f32 	%p20, %f1, 0f3F800000;
	add.f32 	%f86, %f2, %f2;
	mov.b32 	%r18, %f86;
	xor.b32  	%r19, %r18, 2139095040;
	setp.lt.f32 	%p21, %f10, 0f00000000;
	selp.b32 	%r20, %r19, %r18, %p21;
	and.b32  	%r21, %r20, 2147483647;
	selp.b32 	%r22, %r20, %r21, %p20;
	mov.b32 	%f88, %r22;
	bra.uni 	$L__BB0_10;

$L__BB0_5:
	setp.eq.f32 	%p14, %f2, 0fBF800000;
	setp.eq.f32 	%p15, %f5, 0f7F800000;
	and.pred  	%p16, %p14, %p15;
	@%p16 bra 	$L__BB0_10;

	setp.geu.f32 	%p17, %f2, 0f00000000;
	mov.f32 	%f88, %f4;
	@%p17 bra 	$L__BB0_10;

	setp.eq.f32 	%p18, %f1, 0f3F800000;
	neg.f32 	%f83, %f4;
	selp.f32 	%f84, %f83, %f4, %p18;
	cvt.rmi.f32.f32 	%f85, %f10;
	setp.neu.f32 	%p19, %f85, %f10;
	selp.f32 	%f88, 0f7FFFFFFF, %f84, %p19;
	bra.uni 	$L__BB0_10;

}

`
	powGovaluate3X1_ptx_75 = `
.version 8.4
.target sm_75
.address_size 64

	// .globl	powGovaluate3X1

.visible .entry powGovaluate3X1(
	.param .u64 powGovaluate3X1_param_0,
	.param .u64 powGovaluate3X1_param_1,
	.param .f32 powGovaluate3X1_param_2,
	.param .u32 powGovaluate3X1_param_3
)
{
	.reg .pred 	%p<22>;
	.reg .f32 	%f<89>;
	.reg .b32 	%r<23>;
	.reg .b64 	%rd<10>;


	ld.param.u64 	%rd2, [powGovaluate3X1_param_0];
	ld.param.u64 	%rd3, [powGovaluate3X1_param_1];
	ld.param.f32 	%f10, [powGovaluate3X1_param_2];
	ld.param.u32 	%r2, [powGovaluate3X1_param_3];
	mov.u32 	%r3, %ctaid.y;
	mov.u32 	%r4, %nctaid.x;
	mov.u32 	%r5, %ctaid.x;
	mad.lo.s32 	%r6, %r3, %r4, %r5;
	mov.u32 	%r7, %ntid.x;
	mov.u32 	%r8, %tid.x;
	mad.lo.s32 	%r1, %r6, %r7, %r8;
	setp.ge.s32 	%p1, %r1, %r2;
	mov.f32 	%f88, 0f3F800000;
	@%p1 bra 	$L__BB0_11;

	cvta.to.global.u64 	%rd4, %rd3;
	cvt.s64.s32 	%rd1, %r1;
	mul.wide.s32 	%rd5, %r1, 4;
	add.s64 	%rd6, %rd4, %rd5;
	mul.f32 	%f12, %f10, 0f3F000000;
	cvt.rzi.f32.f32 	%f13, %f12;
	add.f32 	%f14, %f13, %f13;
	sub.f32 	%f15, %f10, %f14;
	abs.f32 	%f1, %f15;
	ld.global.nc.f32 	%f2, [%rd6];
	abs.f32 	%f3, %f2;
	setp.lt.f32 	%p2, %f3, 0f00800000;
	mul.f32 	%f16, %f3, 0f4B800000;
	selp.f32 	%f17, %f16, %f3, %p2;
	selp.f32 	%f18, 0fC1C00000, 0f00000000, %p2;
	mov.b32 	%r9, %f17;
	add.s32 	%r10, %r9, -1060439283;
	and.b32  	%r11, %r10, -8388608;
	sub.s32 	%r12, %r9, %r11;
	mov.b32 	%f19, %r12;
	cvt.rn.f32.s32 	%f20, %r11;
	mov.f32 	%f21, 0f34000000;
	fma.rn.f32 	%f22, %f20, %f21, %f18;
	add.f32 	%f23, %f19, 0fBF800000;
	add.f32 	%f24, %f19, 0f3F800000;
	mov.f32 	%f11, 0f3F800000;
	rcp.approx.ftz.f32 	%f25, %f24;
	add.f32 	%f26, %f23, %f23;
	mul.f32 	%f27, %f26, %f25;
	mul.f32 	%f28, %f27, %f27;
	sub.f32 	%f29, %f23, %f27;
	add.f32 	%f30, %f29, %f29;
	neg.f32 	%f31, %f27;
	fma.rn.f32 	%f32, %f31, %f23, %f30;
	mul.rn.f32 	%f33, %f25, %f32;
	mov.f32 	%f34, 0f3B52E7DB;
	mov.f32 	%f35, 0f3A2C32E4;
	fma.rn.f32 	%f36, %f35, %f28, %f34;
	mov.f32 	%f37, 0f3C93BB73;
	fma.rn.f32 	%f38, %f36, %f28, %f37;
	mov.f32 	%f39, 0f3DF6384F;
	fma.rn.f32 	%f40, %f38, %f28, %f39;
	mul.rn.f32 	%f41, %f40, %f28;
	mov.f32 	%f42, 0f3FB8AA3B;
	fma.rn.f32 	%f43, %f27, %f42, %f22;
	sub.f32 	%f44, %f22, %f43;
	fma.rn.f32 	%f45, %f27, %f42, %f44;
	fma.rn.f32 	%f46, %f33, %f42, %f45;
	mov.f32 	%f47, 0f32A55E34;
	fma.rn.f32 	%f48, %f27, %f47, %f46;
	mul.f32 	%f49, %f41, 0f40400000;
	fma.rn.f32 	%f50, %f49, %f33, %f48;
	fma.rn.f32 	%f51, %f41, %f27, %f50;
	add.rn.f32 	%f52, %f43, %f51;
	neg.f32 	%f53, %f43;
	add.rn.f32 	%f54, %f52, %f53;
	neg.f32 	%f55, %f54;
	add.rn.f32 	%f56, %f51, %f55;
	mul.rn.f32 	%f57, %f52, %f10;
	neg.f32 	%f58, %f57;
	fma.rn.f32 	%f59, %f52, %f10, %f58;
	fma.rn.f32 	%f60, %f56, %f10, %f59;
	cvt.rni.f32.f32 	%f61, %f57;
	sub.f32 	%f62, %f57, %f61;
	add.f32 	%f63, %f60, %f62;
	mov.f32 	%f64, 0f3AAF85ED;
	mov.f32 	%f65, 0f391FCB8E;
	fma.rn.f32 	%f66, %f65, %f63, %f64;
	mov.f32 	%f67, 0f3C1D9856;
	fma.rn.f32 	%f68, %f66, %f63, %f67;
	mov.f32 	%f69, 0f3D6357BB;
	fma.rn.f32 	%f70, %f68, %f63, %f69;
	mov.f32 	%f71, 0f3E75FDEC;
	fma.rn.f32 	%f72, %f70, %f63, %f71;
	mov.f32 	%f73, 0f3F317218;
	fma.rn.f32 	%f74, %f72, %f63, %f73;
	fma.rn.f32 	%f75, %f74, %f63, %f11;
	cvt.rzi.s32.f32 	%r13, %f61;
	setp.gt.f32 	%p3, %f61, 0f00000000;
	selp.b32 	%r14, 0, -2097152000, %p3;
	add.s32 	%r15, %r14, 2130706432;
	mov.b32 	%f76, %r15;
	mul.f32 	%f77, %f75, %f76;
	shl.b32 	%r16, %r13, 23;
	sub.s32 	%r17, %r16, %r14;
	mov.b32 	%f78, %r17;
	mul.f32 	%f79, %f77, %f78;
	abs.f32 	%f80, %f57;
	setp.gt.f32 	%p4, %f80, 0f43180000;
	setp.lt.f32 	%p5, %f57, 0f00000000;
	selp.f32 	%f81, 0f00000000, 0f7F800000, %p5;
	selp.f32 	%f4, %f81, %f79, %p4;
	setp.eq.f32 	%p6, %f2, 0f3F800000;
	setp.eq.f32 	%p7, %f10, 0f00000000;
	or.pred  	%p8, %p7, %p6;
	@%p8 bra 	$L__BB0_10;

	setp.gtu.f32 	%p9, %f3, 0f7F800000;
	@%p9 bra 	$L__BB0_9;

	abs.f32 	%f5, %f10;
	setp.gtu.f32 	%p10, %f5, 0f7F800000;
	@%p10 bra 	$L__BB0_9;
	bra.uni 	$L__BB0_4;

$L__BB0_9:
	add.rn.f32 	%f88, %f2, %f10;

$L__BB0_10:
	cvta.to.global.u64 	%rd7, %rd2;
	shl.b64 	%rd8, %rd1, 2;
	add.s64 	%rd9, %rd7, %rd8;
	st.global.f32 	[%rd9], %f88;

$L__BB0_11:
	ret;

$L__BB0_4:
	setp.eq.f32 	%p11, %f2, 0f00000000;
	setp.eq.f32 	%p12, %f3, 0f7F800000;
	or.pred  	%p13, %p11, %p12;
	@%p13 bra 	$L__BB0_8;
	bra.uni 	$L__BB0_5;

$L__BB0_8:
	setp.eq.f32 	%p20, %f1, 0f3F800000;
	add.f32 	%f86, %f2, %f2;
	mov.b32 	%r18, %f86;
	xor.b32  	%r19, %r18, 2139095040;
	setp.lt.f32 	%p21, %f10, 0f00000000;
	selp.b32 	%r20, %r19, %r18, %p21;
	and.b32  	%r21, %r20, 2147483647;
	selp.b32 	%r22, %r20, %r21, %p20;
	mov.b32 	%f88, %r22;
	bra.uni 	$L__BB0_10;

$L__BB0_5:
	setp.eq.f32 	%p14, %f2, 0fBF800000;
	setp.eq.f32 	%p15, %f5, 0f7F800000;
	and.pred  	%p16, %p14, %p15;
	@%p16 bra 	$L__BB0_10;

	setp.geu.f32 	%p17, %f2, 0f00000000;
	mov.f32 	%f88, %f4;
	@%p17 bra 	$L__BB0_10;

	setp.eq.f32 	%p18, %f1, 0f3F800000;
	neg.f32 	%f83, %f4;
	selp.f32 	%f84, %f83, %f4, %p18;
	cvt.rmi.f32.f32 	%f85, %f10;
	setp.neu.f32 	%p19, %f85, %f10;
	selp.f32 	%f88, 0f7FFFFFFF, %f84, %p19;
	bra.uni 	$L__BB0_10;

}

`
	powGovaluate3X1_ptx_80 = `
.version 8.4
.target sm_80
.address_size 64

	// .globl	powGovaluate3X1

.visible .entry powGovaluate3X1(
	.param .u64 powGovaluate3X1_param_0,
	.param .u64 powGovaluate3X1_param_1,
	.param .f32 powGovaluate3X1_param_2,
	.param .u32 powGovaluate3X1_param_3
)
{
	.reg .pred 	%p<22>;
	.reg .f32 	%f<89>;
	.reg .b32 	%r<23>;
	.reg .b64 	%rd<10>;


	ld.param.u64 	%rd2, [powGovaluate3X1_param_0];
	ld.param.u64 	%rd3, [powGovaluate3X1_param_1];
	ld.param.f32 	%f10, [powGovaluate3X1_param_2];
	ld.param.u32 	%r2, [powGovaluate3X1_param_3];
	mov.u32 	%r3, %ctaid.y;
	mov.u32 	%r4, %nctaid.x;
	mov.u32 	%r5, %ctaid.x;
	mad.lo.s32 	%r6, %r3, %r4, %r5;
	mov.u32 	%r7, %ntid.x;
	mov.u32 	%r8, %tid.x;
	mad.lo.s32 	%r1, %r6, %r7, %r8;
	setp.ge.s32 	%p1, %r1, %r2;
	mov.f32 	%f88, 0f3F800000;
	@%p1 bra 	$L__BB0_11;

	cvta.to.global.u64 	%rd4, %rd3;
	cvt.s64.s32 	%rd1, %r1;
	mul.wide.s32 	%rd5, %r1, 4;
	add.s64 	%rd6, %rd4, %rd5;
	mul.f32 	%f12, %f10, 0f3F000000;
	cvt.rzi.f32.f32 	%f13, %f12;
	add.f32 	%f14, %f13, %f13;
	sub.f32 	%f15, %f10, %f14;
	abs.f32 	%f1, %f15;
	ld.global.nc.f32 	%f2, [%rd6];
	abs.f32 	%f3, %f2;
	setp.lt.f32 	%p2, %f3, 0f00800000;
	mul.f32 	%f16, %f3, 0f4B800000;
	selp.f32 	%f17, %f16, %f3, %p2;
	selp.f32 	%f18, 0fC1C00000, 0f00000000, %p2;
	mov.b32 	%r9, %f17;
	add.s32 	%r10, %r9, -1060439283;
	and.b32  	%r11, %r10, -8388608;
	sub.s32 	%r12, %r9, %r11;
	mov.b32 	%f19, %r12;
	cvt.rn.f32.s32 	%f20, %r11;
	mov.f32 	%f21, 0f34000000;
	fma.rn.f32 	%f22, %f20, %f21, %f18;
	add.f32 	%f23, %f19, 0fBF800000;
	add.f32 	%f24, %f19, 0f3F800000;
	mov.f32 	%f11, 0f3F800000;
	rcp.approx.ftz.f32 	%f25, %f24;
	add.f32 	%f26, %f23, %f23;
	mul.f32 	%f27, %f26, %f25;
	mul.f32 	%f28, %f27, %f27;
	sub.f32 	%f29, %f23, %f27;
	add.f32 	%f30, %f29, %f29;
	neg.f32 	%f31, %f27;
	fma.rn.f32 	%f32, %f31, %f23, %f30;
	mul.rn.f32 	%f33, %f25, %f32;
	mov.f32 	%f34, 0f3B52E7DB;
	mov.f32 	%f35, 0f3A2C32E4;
	fma.rn.f32 	%f36, %f35, %f28, %f34;
	mov.f32 	%f37, 0f3C93BB73;
	fma.rn.f32 	%f38, %f36, %f28, %f37;
	mov.f32 	%f39, 0f3DF6384F;
	fma.rn.f32 	%f40, %f38, %f28, %f39;
	mul.rn.f32 	%f41, %f40, %f28;
	mov.f32 	%f42, 0f3FB8AA3B;
	fma.rn.f32 	%f43, %f27, %f42, %f22;
	sub.f32 	%f44, %f22, %f43;
	fma.rn.f32 	%f45, %f27, %f42, %f44;
	fma.rn.f32 	%f46, %f33, %f42, %f45;
	mov.f32 	%f47, 0f32A55E34;
	fma.rn.f32 	%f48, %f27, %f47, %f46;
	mul.f32 	%f49, %f41, 0f40400000;
	fma.rn.f32 	%f50, %f49, %f33, %f48;
	fma.rn.f32 	%f51, %f41, %f27, %f50;
	add.rn.f32 	%f52, %f43, %f51;
	neg.f32 	%f53, %f43;
	add.rn.f32 	%f54, %f52, %f53;
	neg.f32 	%f55, %f54;
	add.rn.f32 	%f56, %f51, %f55;
	mul.rn.f32 	%f57, %f52, %f10;
	neg.f32 	%f58, %f57;
	fma.rn.f32 	%f59, %f52, %f10, %f58;
	fma.rn.f32 	%f60, %f56, %f10, %f59;
	cvt.rni.f32.f32 	%f61, %f57;
	sub.f32 	%f62, %f57, %f61;
	add.f32 	%f63, %f60, %f62;
	mov.f32 	%f64, 0f3AAF85ED;
	mov.f32 	%f65, 0f391FCB8E;
	fma.rn.f32 	%f66, %f65, %f63, %f64;
	mov.f32 	%f67, 0f3C1D9856;
	fma.rn.f32 	%f68, %f66, %f63, %f67;
	mov.f32 	%f69, 0f3D6357BB;
	fma.rn.f32 	%f70, %f68, %f63, %f69;
	mov.f32 	%f71, 0f3E75FDEC;
	fma.rn.f32 	%f72, %f70, %f63, %f71;
	mov.f32 	%f73, 0f3F317218;
	fma.rn.f32 	%f74, %f72, %f63, %f73;
	fma.rn.f32 	%f75, %f74, %f63, %f11;
	cvt.rzi.s32.f32 	%r13, %f61;
	setp.gt.f32 	%p3, %f61, 0f00000000;
	selp.b32 	%r14, 0, -2097152000, %p3;
	add.s32 	%r15, %r14, 2130706432;
	mov.b32 	%f76, %r15;
	mul.f32 	%f77, %f75, %f76;
	shl.b32 	%r16, %r13, 23;
	sub.s32 	%r17, %r16, %r14;
	mov.b32 	%f78, %r17;
	mul.f32 	%f79, %f77, %f78;
	abs.f32 	%f80, %f57;
	setp.gt.f32 	%p4, %f80, 0f43180000;
	setp.lt.f32 	%p5, %f57, 0f00000000;
	selp.f32 	%f81, 0f00000000, 0f7F800000, %p5;
	selp.f32 	%f4, %f81, %f79, %p4;
	setp.eq.f32 	%p6, %f2, 0f3F800000;
	setp.eq.f32 	%p7, %f10, 0f00000000;
	or.pred  	%p8, %p7, %p6;
	@%p8 bra 	$L__BB0_10;

	setp.gtu.f32 	%p9, %f3, 0f7F800000;
	@%p9 bra 	$L__BB0_9;

	abs.f32 	%f5, %f10;
	setp.gtu.f32 	%p10, %f5, 0f7F800000;
	@%p10 bra 	$L__BB0_9;
	bra.uni 	$L__BB0_4;

$L__BB0_9:
	add.rn.f32 	%f88, %f2, %f10;

$L__BB0_10:
	cvta.to.global.u64 	%rd7, %rd2;
	shl.b64 	%rd8, %rd1, 2;
	add.s64 	%rd9, %rd7, %rd8;
	st.global.f32 	[%rd9], %f88;

$L__BB0_11:
	ret;

$L__BB0_4:
	setp.eq.f32 	%p11, %f2, 0f00000000;
	setp.eq.f32 	%p12, %f3, 0f7F800000;
	or.pred  	%p13, %p11, %p12;
	@%p13 bra 	$L__BB0_8;
	bra.uni 	$L__BB0_5;

$L__BB0_8:
	setp.eq.f32 	%p20, %f1, 0f3F800000;
	add.f32 	%f86, %f2, %f2;
	mov.b32 	%r18, %f86;
	xor.b32  	%r19, %r18, 2139095040;
	setp.lt.f32 	%p21, %f10, 0f00000000;
	selp.b32 	%r20, %r19, %r18, %p21;
	and.b32  	%r21, %r20, 2147483647;
	selp.b32 	%r22, %r20, %r21, %p20;
	mov.b32 	%f88, %r22;
	bra.uni 	$L__BB0_10;

$L__BB0_5:
	setp.eq.f32 	%p14, %f2, 0fBF800000;
	setp.eq.f32 	%p15, %f5, 0f7F800000;
	and.pred  	%p16, %p14, %p15;
	@%p16 bra 	$L__BB0_10;

	setp.geu.f32 	%p17, %f2, 0f00000000;
	mov.f32 	%f88, %f4;
	@%p17 bra 	$L__BB0_10;

	setp.eq.f32 	%p18, %f1, 0f3F800000;
	neg.f32 	%f83, %f4;
	selp.f32 	%f84, %f83, %f4, %p18;
	cvt.rmi.f32.f32 	%f85, %f10;
	setp.neu.f32 	%p19, %f85, %f10;
	selp.f32 	%f88, 0f7FFFFFFF, %f84, %p19;
	bra.uni 	$L__BB0_10;

}

`
)
