$date
  Tue Sep 27 15:28:40 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module tb_componentex $end
$var reg 4 ! x[3:0] $end
$var reg 8 " f[7:0] $end
$scope module instancia_componentex $end
$var reg 4 # x[3:0] $end
$var reg 8 $ f[7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b0000 !
b00000000 "
b0000 #
b00000000 $
#10000000
b0011 !
b01001000 "
b0011 #
b01001000 $
#20000000
b1101 !
b00110100 "
b1101 #
b00110100 $
#30000000
