# ğŸ§­ AMSã«ãŠã‘ã‚‹ãƒãƒ¼ãƒ‰é¸å®šæŒ‡é‡  
# ğŸ§­ Node Selection Guidelines in Analog / Mixed-Signal (AMS) Design

---

## ğŸ“˜ æ¦‚è¦ï½œOverview

ãƒ‡ã‚¸ã‚¿ãƒ«è¨­è¨ˆã§ã¯å¾®ç´°åŒ–ãƒãƒ¼ãƒ‰ï¼ˆ7nm, 5nm ãªã©ï¼‰ãŒæ€§èƒ½å‘ä¸Šã®éµã¨ãªã‚Šã¾ã™ãŒã€AMSï¼ˆã‚¢ãƒŠãƒ­ã‚°ï¼ãƒŸãƒƒã‚¯ã‚¹ãƒ‰ã‚·ã‚°ãƒŠãƒ«ï¼‰è¨­è¨ˆã§ã¯ã€**æœ€é©ãƒãƒ¼ãƒ‰ã®é¸å®šãŒè¨­è¨ˆã®æˆå¦ã‚’å·¦å³**ã—ã¾ã™ã€‚  
æœ¬ç¯€ã§ã¯ã€**AMSç‰¹æœ‰ã®è¦³ç‚¹ã‹ã‚‰ãƒãƒ¼ãƒ‰é¸å®šã‚’ã©ã†è¡Œã†ã¹ãã‹**ã‚’å®Ÿå‹™ãƒ»æ•™è‚²ã®ä¸¡è¦–ç‚¹ã‹ã‚‰è§£èª¬ã—ã¾ã™ã€‚

While advanced nodes (e.g., 7nm, 5nm) drive digital performance, **node selection in AMS design must consider analog-specific trade-offs**.  
This section outlines practical and educational strategies for selecting the most appropriate node for AMS applications.

---

## ğŸ¯ ãªãœAMSã§ã¯ãƒãƒ¼ãƒ‰é¸å®šãŒé‡è¦ã‹ï¼Ÿ  
## ğŸ¯ Why Is Node Selection Critical in AMS?

| âš–ï¸ **è¦³ç‚¹ï½œFactor** | ğŸ” **AMSã«ãŠã‘ã‚‹æ„å‘³ï½œImpact in AMS Design** |
|----------------------|--------------------------------------------|
| **ã‚¢ãƒŠãƒ­ã‚°ç‰¹æ€§**<br>Analog Properties | å¾®ç´°åŒ–ã«ã‚ˆã‚Š1/fãƒã‚¤ã‚ºã€ã°ã‚‰ã¤ãã€ã‚²ã‚¤ãƒ³ä½ä¸‹ãŒå¢—åŠ <br>Flicker noise, mismatch, and gain degrade with scaling |
| **é›»æºåˆ¶ç´„**<br>Power Constraints | å¾®ç´°ãƒãƒ¼ãƒ‰ã¯ä½Vddåˆ¶é™ãŒå³ã—ãã€ã‚¢ãƒŠãƒ­ã‚°æ€§èƒ½ã«ä¸åˆ©<br>Low Vdd limits analog headroom |
| **è¨­è¨ˆè‡ªç”±åº¦**<br>Design Flexibility | åšé…¸åŒ–è†œã‚„é«˜è€åœ§ã‚ªãƒ—ã‚·ãƒ§ãƒ³ãŒå¿…è¦ãªã“ã¨ãŒå¤šã„<br>Analog often requires thick-oxide or HV devices |
| **è£½é€ æˆç†Ÿåº¦**<br>Manufacturability | ãƒ¢ãƒ‡ãƒ«ç²¾åº¦ã‚„æ­©ç•™ã¾ã‚Šã®å·®ãŒã‚¢ãƒŠãƒ­ã‚°æ€§èƒ½ã«ç›´çµ<br>Yield and model quality impact analog accuracy |
| **ã‚³ã‚¹ãƒˆï¼é‡ç”£æ€§**<br>Cost & Volume | æœ€å…ˆç«¯ãƒãƒ¼ãƒ‰ã¯é«˜ã‚³ã‚¹ãƒˆãƒ»å°ãƒ­ãƒƒãƒˆä¸å‘ã<br>Advanced nodes are costly and inefficient for small-volume AMS |

---

## ğŸ“ AMSå‘ã‘ãƒãƒ¼ãƒ‰ã®ä»£è¡¨ä¾‹ã¨ç”¨é€”ï½œTypical Nodes and Applications

| âš™ï¸ **ãƒãƒ¼ãƒ‰ï½œNode** | ğŸ” **ç‰¹å¾´ï½œFeatures** | ğŸ’¡ **ä¸»ãªç”¨é€”ï½œUse Cases** |
|---------------------|----------------------|----------------------------|
| **180nm / 130nm** | ãƒ¢ãƒ‡ãƒ«æˆç†Ÿã€é«˜è€åœ§ã‚ªãƒ—ã‚·ãƒ§ãƒ³ã‚ã‚Šã€é¢ç©ä½™è£•ã‚ã‚Š<br>Mature models, HV options, relaxed layout | ã‚»ãƒ³ã‚µã€PMICã€è»Šè¼‰ã‚¢ãƒŠãƒ­ã‚°ã€ãƒ‡ã‚£ã‚¹ã‚¯ãƒªãƒ¼ãƒˆç½®æ›<br>Sensors, PMIC, automotive analog |
| **90nm / 65nm** | ã‚¢ãƒŠãƒ‡ã‚¸æ··è¼‰ã«é©ã—ã€æ¨™æº–ã‚»ãƒ«ã¨ã®çµ±åˆã—ã‚„ã™ã„<br>Mixed-signal capable, easier digital integration | IoTã€MCUæ··è¼‰SoCã€éŸ³å£°ãƒ»é€šä¿¡IF<br>IoT, MCU SoC, voice/comm IF |
| **40nm / 28nm** | é«˜é€ŸADC/DACçµ±åˆã«é©ã—ã€ä½é›»åŠ›SoCã«ã‚‚æ´»ç”¨å¯<br>Good for fast ADC/DAC, low-power SoC | RFçµ±åˆã€ã‚¹ãƒãƒ›ãƒ»ç„¡ç·šICã€ASIC<br>RFICs, mobile SoCs, ASICs |
| **22nmä»¥ä¸‹** | é«˜é€Ÿæ€§ç‰¹åŒ–ã€ã‚¢ãƒŠãƒ­ã‚°æ€§èƒ½ç¢ºä¿ã«ã¯å·¥å¤«å¿…è¦<br>Extreme performance, analog design is challenging | DDR PHYã€PLLã€è¶…é«˜é€Ÿãƒˆãƒ©ãƒ³ã‚¹ãƒŸãƒƒã‚¿<br>PHYs, PLLs, high-speed TX/RX |

---

## ğŸ§© PDKã¨ãƒãƒ¼ãƒ‰é¸å®šã®é–¢ä¿‚ï½œPDK Features and Their Impact

- **PDKï¼ˆProcess Design Kitï¼‰**ã®æ§‹æˆãŒè¨­è¨ˆè‡ªç”±åº¦ã‚’æ±ºã‚ã‚‹  
  *PDK contents define layout and simulation flexibility*
- **ã‚¢ãƒŠãƒ­ã‚°å¼·åŒ–å‹PDKï¼ˆAnalog Enhancedï¼‰ã‚„BCD/HVå¯¾å¿œPDK**ã¯AMSã«æœ€é©  
  *Analog-enhanced, BCD, or HV PDKs are ideal for AMS*
- ãƒã‚¤ã‚ºãƒ¢ãƒ‡ãƒ«ï¼ˆ1/fã€PSRRã€CMRRç­‰ï¼‰ã®ç²¾åº¦ã«ã‚‚å·®ãŒã‚ã‚‹  
  *Accuracy of noise and mismatch models differs by node*

---

## ğŸ’¡ æ•™æçš„è¦³ç‚¹ï½œEducational Perspective

AMSè¨­è¨ˆæ•™è‚²ã§ã¯ä»¥ä¸‹ã®å•ã„ã‹ã‘ãŒåŠ¹æœçš„ã§ã™ï¼š

- ã€Œãªãœ180nmãŒä»Šã‚‚ä½¿ã‚ã‚Œã¦ã„ã‚‹ã®ã‹ï¼Ÿã€  
  *Why is 180nm still widely used?*
- ã€Œé«˜åˆ†è§£èƒ½ADCã¯ãªãœæœ€å…ˆç«¯ãƒãƒ¼ãƒ‰ã§ä½œã‚Šã«ãã„ã®ã‹ï¼Ÿã€  
  *Why is it difficult to design high-resolution ADCs in advanced nodes?*
- ã€Œãƒãƒ¼ãƒ‰é¸å®šã¨æ§‹é€ çš„å®‰å®šæ€§ã®é–¢ä¿‚ã¯ï¼Ÿã€  
  *How does node choice relate to structural reliability?*

---

## âœ… çµè«–ï¼šAMSã®ãƒãƒ¼ãƒ‰é¸å®šã¯â€œå¾®ç´°åŒ–â€ã‚ˆã‚Šâ€œå®Ÿç”¨æ€§ã¨è‡ªç”±åº¦â€  
## âœ… Conclusion: Practicality and Design Freedom > Node Scaling

AMSè¨­è¨ˆã«ãŠã‘ã‚‹ãƒãƒ¼ãƒ‰é¸å®šã¯ã€ä»¥ä¸‹ã®3ã¤ã®ãƒãƒ©ãƒ³ã‚¹åˆ¤æ–­ã«åŸºã¥ãã¾ã™ï¼š

- **æ€§èƒ½è¦ä»¶**ï¼šãƒã‚¤ã‚ºã€å¸¯åŸŸã€åˆ†è§£èƒ½  
  *Performance targets: noise, bandwidth, resolution*
- **è£½é€ æ€§ãƒ»ãƒ¢ãƒ‡ãƒ«ç²¾åº¦**ï¼šPDKã®è³ªã€è©¦ä½œã‚³ã‚¹ãƒˆã€æ­©ç•™ã¾ã‚Š  
  *Manufacturing and modeling quality*
- **å‘¨è¾ºçµ±åˆæ€§**ï¼šSoCã¨ã®çµ±åˆã€RFã‚„é›»æºã¨ã®æ¥ç¶šæ€§  
  *System integration and compatibility*

> ğŸ“Œ **AMSã§ã¯â€œæœ€ã‚‚ä½¿ã„ã‚„ã™ã„ãƒãƒ¼ãƒ‰â€ãŒâ€œæœ€é©ãªãƒãƒ¼ãƒ‰â€ã§ã‚ã‚‹ã€‚**

---

### ğŸ“˜ å¿œç”¨ç·¨ ç¬¬5ç« ï¼šã‚¢ãƒŠãƒ­ã‚°ï¼ãƒŸãƒƒã‚¯ã‚¹ãƒ‰ã‚·ã‚°ãƒŠãƒ«ï½œAnalog / Mixed-Signal Design  
[â¡ï¸ ç« ã®è©³ç´°ã¸é€²ã‚€ï½œGo to Chapter](./README.md)

---

Â© 2025 **Shinichi Samizo** / MIT License
