-- -------------------------------------------------------------
-- 
-- File Name: D:\NIH3Repo\simulink_models\models\ur_ear_fpga\hdlsrc\ur_ear_fpga_sim\redocking_site\ur_ear_fpga_sim_redocking_site_unitRateInterval_Component.vhd
-- 
-- Generated by MATLAB 9.9 and HDL Coder 3.17
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: ur_ear_fpga_sim_redocking_site_unitRateInterval_Component
-- Source Path: redocking_site/unitRateInterval Component
-- Hierarchy Level: 6
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY ur_ear_fpga_sim_redocking_site_unitRateInterval_Component IS
  PORT( clk                               :   IN    std_logic;
        reset                             :   IN    std_logic;
        enb_1_2048_0                      :   IN    std_logic;
        randNum                           :   IN    std_logic_vector(31 DOWNTO 0);  -- single
        tdres                             :   IN    std_logic_vector(31 DOWNTO 0);  -- single
        recalculate                       :   IN    std_logic;
        unitRateInterval                  :   OUT   std_logic_vector(31 DOWNTO 0)  -- single
        );
END ur_ear_fpga_sim_redocking_site_unitRateInterval_Component;


ARCHITECTURE rtl OF ur_ear_fpga_sim_redocking_site_unitRateInterval_Component IS

  ATTRIBUTE multstyle : string;

  -- Component Declarations
  COMPONENT initialize_signal
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_2048_0                    :   IN    std_logic;
          initalize                       :   OUT   std_logic_vector(63 DOWNTO 0)  -- double
          );
  END COMPONENT;

  COMPONENT ur_ear_fpga_sim_redocking_site_nfp_abs_double
    PORT( nfp_in                          :   IN    std_logic_vector(63 DOWNTO 0);  -- ufix64
          nfp_out                         :   OUT   std_logic_vector(63 DOWNTO 0)  -- ufix64
          );
  END COMPONENT;

  COMPONENT ur_ear_fpga_sim_redocking_site_nfp_log10_single
    PORT( nfp_in                          :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          nfp_out                         :   OUT   std_logic_vector(31 DOWNTO 0)  -- ufix32
          );
  END COMPONENT;

  COMPONENT ur_ear_fpga_sim_redocking_site_nfp_uminus_single
    PORT( nfp_in                          :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          nfp_out                         :   OUT   std_logic_vector(31 DOWNTO 0)  -- ufix32
          );
  END COMPONENT;

  COMPONENT ur_ear_fpga_sim_redocking_site_nfp_div_single
    PORT( nfp_in1                         :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          nfp_in2                         :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          nfp_out                         :   OUT   std_logic_vector(31 DOWNTO 0)  -- ufix32
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : initialize_signal
    USE ENTITY work.ur_ear_fpga_sim_initialize_signal_initialize_signal(rtl);

  FOR ALL : ur_ear_fpga_sim_redocking_site_nfp_abs_double
    USE ENTITY work.ur_ear_fpga_sim_redocking_site_nfp_abs_double(rtl);

  FOR ALL : ur_ear_fpga_sim_redocking_site_nfp_log10_single
    USE ENTITY work.ur_ear_fpga_sim_redocking_site_nfp_log10_single(rtl);

  FOR ALL : ur_ear_fpga_sim_redocking_site_nfp_uminus_single
    USE ENTITY work.ur_ear_fpga_sim_redocking_site_nfp_uminus_single(rtl);

  FOR ALL : ur_ear_fpga_sim_redocking_site_nfp_div_single
    USE ENTITY work.ur_ear_fpga_sim_redocking_site_nfp_div_single(rtl);

  -- Signals
  SIGNAL Initialization_Signal_out1       : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL Switch3_control_abs              : std_logic_vector(63 DOWNTO 0);  -- ufix64
  SIGNAL Log10_out1                       : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Multiply_out1                    : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Divide_out1                      : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Constant_out1                    : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Switch3_out1                     : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Delay_out1                       : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL Switch1_out1                     : std_logic_vector(31 DOWNTO 0);  -- ufix32

BEGIN
  -- Line 627

  u_Initialization_Signal_block : initialize_signal
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_2048_0 => enb_1_2048_0,
              initalize => Initialization_Signal_out1  -- double
              );

  u_nfp_abs_comp : ur_ear_fpga_sim_redocking_site_nfp_abs_double
    PORT MAP( nfp_in => Initialization_Signal_out1,  -- ufix64
              nfp_out => Switch3_control_abs  -- ufix64
              );

  u_nfp_log10_comp : ur_ear_fpga_sim_redocking_site_nfp_log10_single
    PORT MAP( nfp_in => randNum,  -- ufix32
              nfp_out => Log10_out1  -- ufix32
              );

  u_nfp_uminus_comp : ur_ear_fpga_sim_redocking_site_nfp_uminus_single
    PORT MAP( nfp_in => Log10_out1,  -- ufix32
              nfp_out => Multiply_out1  -- ufix32
              );

  u_nfp_div_comp : ur_ear_fpga_sim_redocking_site_nfp_div_single
    PORT MAP( nfp_in1 => Multiply_out1,  -- ufix32
              nfp_in2 => tdres,  -- ufix32
              nfp_out => Divide_out1  -- ufix32
              );

  Constant_out1 <= X"47ab6080";

  Delay_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay_out1 <= X"00000000";
    ELSIF rising_edge(clk) THEN
      IF enb_1_2048_0 = '1' THEN
        Delay_out1 <= Switch3_out1;
      END IF;
    END IF;
  END PROCESS Delay_process;


  
  Switch1_out1 <= Delay_out1 WHEN recalculate = '0' ELSE
      Divide_out1;

  
  Switch3_out1 <= Switch1_out1 WHEN Switch3_control_abs = X"0000000000000000" ELSE
      Constant_out1;

  unitRateInterval <= Switch3_out1;

END rtl;

