// Seed: 940773147
module module_0;
  assign id_1 = id_1[""];
  assign id_2 = id_2;
  parameter id_3 = "";
endmodule
module module_1 (
    output wire  id_0,
    output tri0  id_1,
    output logic id_2
);
  initial id_2 <= id_4;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input  wand  id_0,
    output tri   id_1,
    input  tri0  id_2,
    output wand  id_3,
    input  tri1  id_4,
    input  wand  id_5,
    input  wire  id_6,
    input  uwire id_7
);
  wire id_9;
  module_0 modCall_1 ();
  wire id_10;
  assign id_3 = -1 ? id_2 : {id_2{id_6}};
  assign id_3 = id_7;
  wire id_11;
endmodule
