<cf:model  cf:cpu="cortex_a72" cf:name="root" cf:partition="0" cf:prefix="_p0_" xd:type="design" xmlns:cf="http_//www_xilinx_com/connections" xmlns:xd="http_//www_xilinx_com/xd" >
  <cf:block  cf:name="aieip" >
    <cf:port  cf:direction="in" cf:name="1_sweep_in_0" cf:portType="stream" >    </cf:port>
    <cf:port  cf:direction="out" cf:name="1_sweep_out_0" cf:portType="stream" >    </cf:port>
    <cf:port  cf:direction="in" cf:name="1_sweep_in_1" cf:portType="stream" >    </cf:port>
    <cf:port  cf:direction="out" cf:name="1_sweep_out_1" cf:portType="stream" >    </cf:port>
    <cf:port  cf:direction="in" cf:name="1_norm_in_0" cf:portType="stream" >    </cf:port>
    <cf:port  cf:direction="out" cf:name="1_norm_out_0" cf:portType="stream" >    </cf:port>  
  </cf:block>
  <cf:comp  cf:name="ai_engine_0" xd:componentRef="ai_engine" >  
  </cf:comp>
  <cf:instance  cf:blockName="aieip" cf:compName="ai_engine_0" cf:name="ai_engine_0" >
    <cf:portMap cf:blockPort="1_sweep_in_0" cf:compPort="S00_AXIS" cf:paddedWidth="128" xd:isRegistered="true" >    </cf:portMap>
    <cf:portMap cf:blockPort="1_sweep_out_0" cf:compPort="M00_AXIS" cf:paddedWidth="128" xd:isRegistered="true" >    </cf:portMap>
    <cf:portMap cf:blockPort="1_sweep_in_1" cf:compPort="S01_AXIS" cf:paddedWidth="128" xd:isRegistered="true" >    </cf:portMap>
    <cf:portMap cf:blockPort="1_sweep_out_1" cf:compPort="M01_AXIS" cf:paddedWidth="128" xd:isRegistered="true" >    </cf:portMap>
    <cf:portMap cf:blockPort="1_norm_in_0" cf:compPort="S02_AXIS" cf:paddedWidth="128" xd:isRegistered="true" >    </cf:portMap>
    <cf:portMap cf:blockPort="1_norm_out_0" cf:compPort="M02_AXIS" cf:paddedWidth="128" xd:isRegistered="true" >    </cf:portMap>  
  </cf:instance>
</cf:model>