//===-- MCS51Subtarget.h - Define Subtarget for the MCS51 -----------*- C++ -*-===//
//
// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
// See https://llvm.org/LICENSE.txt for license information.
// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
//
//===----------------------------------------------------------------------===//
//
// This file declares the MCS51 specific subclass of TargetSubtargetInfo.
//
//===----------------------------------------------------------------------===//

#ifndef LLVM_MCS51_SUBTARGET_H
#define LLVM_MCS51_SUBTARGET_H

#include "llvm/CodeGen/TargetSubtargetInfo.h"
#include "llvm/IR/DataLayout.h"
#include "llvm/Target/TargetMachine.h"

#include "MCS51FrameLowering.h"
#include "MCS51ISelLowering.h"
#include "MCS51InstrInfo.h"
#include "MCS51SelectionDAGInfo.h"
#include "MCTargetDesc/MCS51MCTargetDesc.h"

#define GET_SUBTARGETINFO_HEADER
#include "MCS51GenSubtargetInfo.inc"

namespace llvm {

/// A specific MCS51 target MCU.
class MCS51Subtarget : public MCS51GenSubtargetInfo {
public:
  //! Creates an MCS51 subtarget.
  //! \param TT  The target triple.
  //! \param CPU The CPU to target.
  //! \param FS  The feature string.
  //! \param TM  The target machine.
  MCS51Subtarget(const Triple &TT, const std::string &CPU, const std::string &FS,
               const MCS51TargetMachine &TM);

  const MCS51InstrInfo *getInstrInfo() const override { return &InstrInfo; }
  const TargetFrameLowering *getFrameLowering() const override {
    return &FrameLowering;
  }
  const MCS51TargetLowering *getTargetLowering() const override {
    return &TLInfo;
  }
  const MCS51SelectionDAGInfo *getSelectionDAGInfo() const override {
    return &TSInfo;
  }
  const MCS51RegisterInfo *getRegisterInfo() const override {
    return &InstrInfo.getRegisterInfo();
  }

  /// Parses a subtarget feature string, setting appropriate options.
  /// \note Definition of function is auto generated by `tblgen`.
  void ParseSubtargetFeatures(StringRef CPU, StringRef TuneCPU, StringRef FS);

  MCS51Subtarget &initializeSubtargetDependencies(StringRef CPU, StringRef FS,
                                                const TargetMachine &TM);

  // Subtarget feature getters.
#define GET_SUBTARGETINFO_MACRO(ATTRIBUTE, DEFAULT, GETTER)                    \
  bool GETTER() const { return ATTRIBUTE; }
#include "MCS51GenSubtargetInfo.inc"

  uint8_t getIORegisterOffset() const { return hasMemMappedGPR() ? 0x20 : 0x0; }

  bool enableSubRegLiveness() const override { return true; }

  /// Gets the ELF architecture for the e_flags field
  /// of an ELF object file.
  unsigned getELFArch() const {
    assert(ELFArch != 0 &&
           "every device must have an associate ELF architecture");
    return ELFArch;
  }

  /// Get I/O register addresses.
  int getIORegRAMPZ() const { return hasELPM() ? 0x3b : -1; }
  int getIORegEIND() const { return hasEIJMPCALL() ? 0x3c : -1; }
  int getIORegSPL() const { return 0x3d; }
  int getIORegSPH() const { return hasSmallStack() ? -1 : 0x3e; }
  int getIORegSREG() const { return 0x3f; }

  /// Get GPR aliases.
  int getRegTmpIndex() const { return hasTinyEncoding() ? 16 : 0; }
  int getRegZeroIndex() const { return hasTinyEncoding() ? 17 : 1; }

  Register getTmpRegister() const {
    return hasTinyEncoding() ? MCS51::R16 : MCS51::R0;
  }
  Register getZeroRegister() const {
    return hasTinyEncoding() ? MCS51::R17 : MCS51::R1;
  }

private:
  /// The ELF e_flags architecture.
  unsigned ELFArch = 0;

  // Subtarget feature settings
#define GET_SUBTARGETINFO_MACRO(ATTRIBUTE, DEFAULT, GETTER)                    \
  bool ATTRIBUTE = DEFAULT;
#include "MCS51GenSubtargetInfo.inc"

  MCS51InstrInfo InstrInfo;
  MCS51FrameLowering FrameLowering;
  MCS51TargetLowering TLInfo;
  MCS51SelectionDAGInfo TSInfo;
};

} // end namespace llvm

#endif // LLVM_MCS51_SUBTARGET_H
