# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Lab6.srcs/sources_1/imports/Desktop/Adder.v" \
"../../../../Lab6.srcs/sources_1/new/Borders.v" \
"../../../../Lab6.srcs/sources_1/new/Bugs.v" \
"../../../../Lab6.srcs/sources_1/new/DispAddress.v" \
"../../../../Lab6.srcs/sources_1/new/Flasher.v" \
"../../../../Lab6.srcs/sources_1/new/HsycVsync.v" \
"../../../../Lab6.srcs/sources_1/new/Plat2Coord.v" \
"../../../../Lab6.srcs/sources_1/new/Plat3Coord.v" \
"../../../../Lab6.srcs/sources_1/new/PlatCoord.v" \
"../../../../Lab6.srcs/sources_1/new/Platform.v" \
"../../../../Lab6.srcs/sources_1/new/Pond.v" \
"../../../../Lab6.srcs/sources_1/imports/Desktop/RNG.v" \
"../../../../Lab6.srcs/sources_1/new/Register.v" \
"../../../../Lab6.srcs/sources_1/imports/imports/new/RingCounter.v" \
"../../../../Lab6.srcs/sources_1/imports/imports/new/Selector.v" \
"../../../../Lab6.srcs/sources_1/new/Slug.v" \
"../../../../Lab6.srcs/sources_1/new/Top.v" \
"../../../../Lab6.srcs/sources_1/imports/imports/Desktop/lab3CSE100Fin/lab3CSE100Fin.srcs/sources_1/imports/sources_1/new/countUD5L.v" \
"../../../../Lab6.srcs/sources_1/imports/imports/Desktop/lab3CSE100Fin/lab3CSE100Fin.srcs/sources_1/imports/sources_1/new/counterUD15L.v" \
"../../../../Lab6.srcs/sources_1/imports/imports/new/hex7seg.v" \
"../../../../Lab6.srcs/sources_1/imports/Desktop/labVGA_clks.v" \
"../../../../Lab6.srcs/sources_1/imports/Desktop/myFullAdder.v" \
"../../../../Lab6.srcs/sources_1/imports/Desktop/myMux.v" \
"../../../../Lab6.srcs/sim_1/new/TopTest.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
