// Seed: 3765769562
`timescale 1ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  initial begin
    id_2 <= id_3;
    if (id_2) begin
      id_1 = 1'b0;
    end else begin
      if (1)
        if (id_3) id_2 = 1;
        else id_3 <= 1;
      else id_4 <= id_2;
    end
  end
  reg
      id_4,
      id_5,
      id_6,
      id_7,
      id_8,
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26;
endmodule
