# CMS69F6162(D)

## Datasheet

[CMS69F6162 - Chinese](datasheets/CMS69F611-MCU_ZH.pdf)

[CMS69F6162 - English](datasheets/CMS69F611-MCU_EN.pdf)

## Specs

- 2K*14 Flash
- 208 RAM (40 dedicated + 168 general purpose)
- 8-Level Stack Register
- Working Voltage: 2.5v-5.5v
- Internal Reset Voltage: 2.3v/3.6v
- 6 Interrupt Sources
  -  3 internal (TMR1, TMR2, ADC)
  -  2 external (EXT0, EXT1)
  -  1 touch (TOUCHKEY) 
- 3 8-bit timers (TMR0, TMR1, TMR2)
- 12-channel 12-bit ADC
- 16-channel touch detection circuit
- 2 working modes:
  - Normal
  - Sleep
- 2 built-in comparators
- 2 PWM outputs
  - 8-bit PWM
  - 10-bit PWM

| Feature   | Value    |
| --------- | -------- |
| Pins      | 20       |
| I/O       | 17+1     |
| ADC       | 12bit*12 |
| TOUCH KEY | 16       |
| PWM       | 2        |
| COMP      | 2        |
| OPA       | 1        |

## Pinout

```       
                           
                        ┌─────┬─┬─────┐
                   GND ─┤1    ╰─╯   20├─ VDD
    ICSPDAT/KEY14/P2.0 ─┤2          19├─ P0.0/AN0/KEY0/COMP0-/EXT0
    ICSPCLK/KEY15/P2.1 ─┤3          18├─ P0.1/AN1/KEY1/COMP0+/EXT1
         VPP/VRES/P2.2 ─┤4          17├─ P0.2/AN2/KEY2/RTCC
T2OUT/KEY8/COMP1-/P1.0 ─┤5          16├─ P0.3/AN3/KEY3/OPA+
  ICE/KEY9/COMP1+/P1.1 ─┤6          15├─ P0.4/AN4/KEY4/OPA-
            KEY10/P1.2 ─┤7          14├─ P0.5/AN6/KEY5/OPAO
       KEY11/AN12/P1.3 ─┤8          13├─ P0.6/AN6/KEY6/PWM8
       KEY12/AN10/P1.4 ─┤9          12├─ P0.7/AN7/KEY7/PWM10
          CAP/AN9/P1.5 ─┤10         11├─ P1.6/AN8/CLO/KEY13
                        └─────────────┘
     
```

## Pin Description

| Pin Name       | IO Type | Description                                                 | Shared Pins                     |
| -------------- | ------- | ----------------------------------------------------------- | ------------------------------- |
| P0.0-P0.7      | I/O     | (D1)                                                        |                                 |
| P1.0-1.6       | I/O     | (D2)                                                        |                                 |
| P2.0,P2.1      | I/O     | (D3)                                                        | KEY14-KEY15                     |
| P2.2           | I/O     | Input port, open-drain output port (requires CONFIG enable) | RES                             |
| VDD, GND       | P       | Power suppply voltage input pin, ground pin                 | --                              |
| RES            | --      | External reset input port                                   | P2.2                            |
| AN0-AN7        | I       | Analog input port for A/D conversion                        | P0.0-P0.7                       |
| KEY0-KEY15     | I       | Capacitive touch key input port                             | P0.0-P0.7, P1.0-P1.6, P2.0-P2.1 |
| CAP            | I       | Touch key sensitivity capacitive input port                 | P1.5                            |
| PWM0           | O       | 8-bit PWM output                                            | P0.6                            |
| PWM1           | O       | 10-bit PWM output                                           | P0.7                            |
| CLO            | O       | Duty cycle selectable system clock output                   | P1.6                            |
| EXT0, EXT1     | I       | External interrupt port                                     | P0.0, P0.1                      |
| T2OUT          | O       | T2 timer/counter output                                     | P1.0                            |
| COMP0-, COMP0+ | I       | Comparator 0 input                                          | P0.0, P0.1                      |
| COMP1-, COMP1+ | I       | Comparator 1 input                                          | P1.0, P1.1                      |
| OPA-           | I       | Op amp negative input                                       | P0.4                            |
| OPA+           | I       | Op amp positive input                                       | P0.3                            |
| OPAO           | I       | Op amp output                                               | P0.5                            |
| ICSPDAT        | I/O     | Program data input and output                               | P2.0                            |
| ICSPCLK        | I       | Programming clock input                                     | P2.1                            |
| VPP            | I       | Program high voltage input                                  | P2.2                            |


## Instructions
| Instruction                | Operation                                                                               |        |           |
| -------------------------- | --------------------------------------------------------------------------------------- | ------ | --------- |
| **Control Class**          |                                                                                         |        |           |
| NOP                        | No-op                                                                                   | 1      | NONE      |
| OPTION                     | Load OPTION register to enter sleep mode                                                | 1      | NONE      |
| STOP                       | ???                                                                                     | 1      | TO, PD    |
| CLRWDT                     | Clear watchdog counter                                                                  | 1      | TO, PD    |
| **Data Transfer**          |                                                                                         |        |           |
| LD [R],A                   | `R := ACC`                                                                              | 1      | NONE      |
| LD A,[R]                   | `ACC := R`                                                                              | 1      | Z         |
| TESTZ R                    | Transfer register contents to register (?)                                              | 1      | Z         |
| LDIA i                     | `ACC := i`                                                                              | 1      | NONE      |
| **Logical Operations**     |                                                                                         |        |           |
| CLRA                       | `ACC := 0`                                                                              | 1      | Z         |
| SET [R]                    | `R := 1`                                                                                | 1      | NONE      |
| CLR [R]                    | `R := 0`                                                                                | 1      | Z         |
| ORA [R]                    | `ACC := R \| ACC`                                                                       | 1      | Z         |
| ORR [R]                    | `R := R \| ACC`                                                                         | 1      | Z         |
| ANDA [R]                   | `ACC := R & ACC`                                                                        | 1      | Z         |
| ANDR [R]                   | `R := R & ACC`                                                                          | 1      | Z         |
| XORA [R]                   | `ACC := R ^ ACC`                                                                        | 1      | Z         |
| XORR [R]                   | `R := R ^ ACC`R                                                                         | 1      | Z         |
| SWAPA [R]                  | High and low nibble conversion of the contents of R regiuster, result stored in ACC     | 1      | NONE      |
| SWAPR [R]                  | High and low nibble conversion of the contents of R regiuster, result stored in R       | 1      | NONE      |
| COMA [R]                   | `ACC := ~R`                                                                             | 1      | Z         |
| COMR [R]                   | `R := ~R`                                                                               | 1      | Z         |
| XORIA i                    | `ACC := ACC ^ i`                                                                        | 1      | Z         |
| ANDIA i                    | `ACC := ACC & i`                                                                        | 1      | Z         |
| ORIA i                     | `ACC := ACC \| i`                                                                       | 1      | Z         |
| **Shift Operations**       |                                                                                         |        |           |
| RRCA [R]                   | Right shift data in R with carry, result stored in ACC                                  | 1      | C         |
| RRCR [R]                   | Right shift data in R with carry, result stored in R                                    | 1      | C         |
| RLCA [R]                   | Left shift data in R with carry, result stored in ACC                                   | 1      | C         |
| RLCR [R]                   | Left shift data in R with carry, result stored in R                                     | 1      | C         |
| RLA [R]                    | Left shift data in R without carry, result stored in ACC                                | 1      | NONE      |
| RLR [R]                    | Left shift data in R without carry, result stored in R                                  | 1      | NONE      |
| RRA [R]                    | Right shift data in R without carry, result stored in ACC                               | 1      | NONE      |
| RRR [R]                    | Right shift data in R without carry, result stored in R                                 | 1      | NONE      |
| **Increment/Decrement**    |                                                                                         |        |           |
| INCA [R]                   | `ACC := R + 1`                                                                          | 1      | Z         |
| INCR [R]                   | `R := R + 1`                                                                            | 1      | Z         |
| DECA [R]                   | `ACC := R - 1`                                                                          | 1      | Z         |
| DECR [R]                   | `R := R - 1`                                                                            | 1      | Z         |
| -                          |                                                                                         |        |           |
| CLRB [R],b                 | Clear a bit b in R                                                                      | 1      | NONE      |
| SETB [R],b                 | Set a bit b in R                                                                        | 1      | NONE      |
| **Look-Up Table**          |                                                                                         |        |           |
| TABLE  [R]                 | Result of reading flash content is put into TABLE_DATAH and R                           | 2      | NONE      |
| TABLEA                     | Result of reading flash content is put into TABLE_DATAH and ACC                         | 2      | NONE      |
| **Math Operations**        |                                                                                         |        |           |
| ADDA [R]                   | `ACC := ACC + R`                                                                        | 1      | C,DC,Z,OV |
| ADDR [R]                   | `R := ACC + R`                                                                          | 1      | C,DC,Z,OV |
| ADDCA [R]                  | `ACC := ACC + R + C`                                                                    | 1      | Z,C,DC,OV |
| ADDCR [R]                  | `R := ACC + R + C`                                                                      | 1      | Z,C,DC,OV |
| ADDIA i                    | `ACC := ACC + i`                                                                        | 1      | Z,C,DC,OV |
| SUBA [R]                   | `ACC := R - ACC`                                                                        | 1      | C,DC,Z,OV |
| SUBR [R]                   | `R := R - ACC`                                                                          | 1      | C,DC,Z,OV |
| SUBCA [R]                  | `ACC := R - ACC - C`                                                                    | 1      | Z,C,DC,OV |
| SUBCR [R]                  | `R := R - ACC - C`                                                                      | 1      | Z,C,DC,OV |
| SUBIA i                    | `ACC := i - ACC`                                                                        | 1      | Z,C,DC,OV |
| HSUBA [R]                  | `ACC := ACC - R`                                                                        | 1      | Z,C,DC,OV |
| HSUBR [R]                  | `R := ACC - R`                                                                          | 1      | Z,C,DC,OV |
| HSUBCA [R]                 | `ACC := ACC - R - C`                                                                    | 1      | Z,C,DC,OV |
| HSUBCR [R]                 | `R := ACC - R - C`                                                                      | 1      | Z,C,DC,OV |
| HSUBIA i                   | `ACC := ACC - i`                                                                        | 1      | Z,C,DC,OV |
| **Unconditional Transfer** |                                                                                         |        |           |
| RET                        | Return from subroutine                                                                  | 2      | NONE      |
| RET i                      | Return from subroutine and store immediate i in ACC                                     | 2      | NONE      |
| RETI                       | Return from interupt                                                                    | 2      | NONE      |
| CALL ADD                   | Subroutine call                                                                         | 2      | NONE      |
| JP ADD                     | Unconditional jump                                                                      | 2      | NONE      |
| **Conditional Transfer**   |                                                                                         |        |           |
| SZB [R],b                  | Skip next instruction if b bit of R is 0                                                | 1 or 2 | NONE      |
| SNZB [R],b                 | Skip next instruction if b bit of R is 1                                                | 1 or 2 | NONE      |
| SZA [R]                    | Register R is sent to ACC, if the content is 0, the next instruction will be skipped    | 1 or 2 | NONE      |
| SZR [R]                    | If the content of of register R is 0, the next instruction will be skipped              | 1 or 2 | NONE      |
| SZINCA [R]                 | Add 1 to register R, put result in ACC, if result is 0 skip the next instruction        | 1 or 2 | NONE      |
| SZINCR [R]                 | Add 1 to register R, put result in R, if result is 0 skip the next instruction          | 1 or 2 | NONE      |
| SZDECA [R]                 | Subtract 1 from register R, put result in ACC, if result is 0 skip the next instruction | 1 or 2 | NONE      |
| SZDECR [R]                 | Subtract 1 from register R, put result in R, if result is 0 skip the next instruction   | 1 or 2 | NONE      |