# Reading pref.tcl
# do CPUVectorial_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/HazardUnit {C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/HazardUnit/HazardUnit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:06:51 on Nov 14,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/HazardUnit" C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/HazardUnit/HazardUnit.sv 
# -- Compiling module HazardUnit
# 
# Top level modules:
# 	HazardUnit
# End time: 15:06:51 on Nov 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/TestBenchs {C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/TestBenchs/TestBenchHazardUnit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:06:51 on Nov 14,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/TestBenchs" C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/TestBenchs/TestBenchHazardUnit.sv 
# -- Compiling module TestBenchHazardUnit
# 
# Top level modules:
# 	TestBenchHazardUnit
# End time: 15:06:52 on Nov 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
vsim work.TestBenchHazardUnit
# vsim work.TestBenchHazardUnit 
# Start time: 15:07:06 on Nov 14,2020
# Loading sv_std.std
# Loading work.TestBenchHazardUnit
# Loading work.HazardUnit
add wave -position end  sim:/TestBenchHazardUnit/RA1E
add wave -position end  sim:/TestBenchHazardUnit/RA2E
add wave -position end  sim:/TestBenchHazardUnit/WA3M
add wave -position end  sim:/TestBenchHazardUnit/WA3W
add wave -position end  sim:/TestBenchHazardUnit/RegWriteM
add wave -position end  sim:/TestBenchHazardUnit/RegWriteW
add wave -position end  sim:/TestBenchHazardUnit/ForwardAE
add wave -position end  sim:/TestBenchHazardUnit/ForwardBE
add wave -position end  sim:/TestBenchHazardUnit/RA1D
add wave -position end  sim:/TestBenchHazardUnit/RA2D
add wave -position end  sim:/TestBenchHazardUnit/WA3E
add wave -position end  sim:/TestBenchHazardUnit/MemtoRegE
add wave -position end  sim:/TestBenchHazardUnit/StallF
add wave -position end  sim:/TestBenchHazardUnit/StallD
add wave -position end  sim:/TestBenchHazardUnit/FlushE
add wave -position end  sim:/TestBenchHazardUnit/FlushD
run
run
vlog -sv -work work +incdir+C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/TestBenchs C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/TestBenchs/TestBenchHazardUnit.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:11:35 on Nov 14,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/TestBenchs" C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/TestBenchs/TestBenchHazardUnit.sv 
# -- Compiling module TestBenchHazardUnit
# 
# Top level modules:
# 	TestBenchHazardUnit
# End time: 15:11:35 on Nov 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
run
vlog -sv -work work +incdir+C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/TestBenchs C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/TestBenchs/TestBenchHazardUnit.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:12:55 on Nov 14,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/TestBenchs" C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/TestBenchs/TestBenchHazardUnit.sv 
# -- Compiling module TestBenchHazardUnit
# 
# Top level modules:
# 	TestBenchHazardUnit
# End time: 15:12:55 on Nov 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
run
vlog -sv -work work +incdir+C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/TestBenchs C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/TestBenchs/TestBenchHazardUnit.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:13:17 on Nov 14,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/TestBenchs" C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/TestBenchs/TestBenchHazardUnit.sv 
# -- Compiling module TestBenchHazardUnit
# 
# Top level modules:
# 	TestBenchHazardUnit
# End time: 15:13:17 on Nov 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.TestBenchHazardUnit
add wave -position end  sim:/TestBenchHazardUnit/RA1E
add wave -position end  sim:/TestBenchHazardUnit/RA2E
add wave -position end  sim:/TestBenchHazardUnit/WA3M
add wave -position end  sim:/TestBenchHazardUnit/WA3W
add wave -position end  sim:/TestBenchHazardUnit/RegWriteM
add wave -position end  sim:/TestBenchHazardUnit/RegWriteW
add wave -position end  sim:/TestBenchHazardUnit/ForwardAE
add wave -position end  sim:/TestBenchHazardUnit/ForwardBE
add wave -position end  sim:/TestBenchHazardUnit/RA1D
add wave -position end  sim:/TestBenchHazardUnit/RA2D
add wave -position end  sim:/TestBenchHazardUnit/WA3E
add wave -position end  sim:/TestBenchHazardUnit/MemtoRegE
add wave -position end  sim:/TestBenchHazardUnit/StallF
add wave -position end  sim:/TestBenchHazardUnit/StallD
add wave -position end  sim:/TestBenchHazardUnit/FlushE
add wave -position end  sim:/TestBenchHazardUnit/FlushD
run
# Fordward failed
# Test Failed
# Fordward succeeded
# Fordward failed
# Test Failed
vlog -sv -work work +incdir+C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/TestBenchs C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/TestBenchs/TestBenchHazardUnit.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:16:34 on Nov 14,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/TestBenchs" C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/TestBenchs/TestBenchHazardUnit.sv 
# -- Compiling module TestBenchHazardUnit
# 
# Top level modules:
# 	TestBenchHazardUnit
# End time: 15:16:34 on Nov 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.TestBenchHazardUnit
run
# Caso 1 Exitoso
# Fordward failed
# Test Failed
# Fordward succeeded
# Fordward failed
# Test Failed
restart
vlog -sv -work work +incdir+C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/HazardUnit C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/HazardUnit/HazardUnit.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:19:26 on Nov 14,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/HazardUnit" C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/HazardUnit/HazardUnit.sv 
# -- Compiling module HazardUnit
# 
# Top level modules:
# 	HazardUnit
# End time: 15:19:26 on Nov 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.HazardUnit
run
# TA RARO
# Caso 1 Exitoso
# Fordward failed
# Test Failed
# Fordward succeeded
# Fordward failed
# Test Failed
vlog -sv -work work +incdir+C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/HazardUnit C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/HazardUnit/HazardUnit.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:27:50 on Nov 14,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/HazardUnit" C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/HazardUnit/HazardUnit.sv 
# -- Compiling module HazardUnit
# 
# Top level modules:
# 	HazardUnit
# End time: 15:27:50 on Nov 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/TestBenchs C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/TestBenchs/TestBenchHazardUnit.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:27:50 on Nov 14,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/TestBenchs" C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/TestBenchs/TestBenchHazardUnit.sv 
# -- Compiling module TestBenchHazardUnit
# 
# Top level modules:
# 	TestBenchHazardUnit
# End time: 15:27:50 on Nov 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.TestBenchHazardUnit
# Loading work.HazardUnit
restart
run
# Caso 1 Exitoso
# Caso 2 falló con éxito xD
# Caso 3 Exitoso
# Fordward succeeded
# Fordward failed
# Test Failed
vlog -sv -work work +incdir+C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/TestBenchs C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/TestBenchs/TestBenchHazardUnit.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 15:30:09 on Nov 14,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/TestBenchs" C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/TestBenchs/TestBenchHazardUnit.sv 
# -- Compiling module TestBenchHazardUnit
# 
# Top level modules:
# 	TestBenchHazardUnit
# End time: 15:30:09 on Nov 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.TestBenchHazardUnit
run
# Caso 1 Exitoso
# Caso 2 falló con éxito xD
# Caso 3 Exitoso
# Fordward succeeded
# Fordward failed
# Fordward succeeded
# End time: 15:30:37 on Nov 14,2020, Elapsed time: 0:23:31
# Errors: 0, Warnings: 0
