hdl_lib_name = interconnect
hdl_library_clause_name = interconnect_lib
hdl_lib_uses_synth = common technology axi4
hdl_lib_uses_sim = 
hdl_lib_technology =

synth_files =
    src/vhdl/crc32Full64Step.vhd
    src/vhdl/IC_outputMux.vhd
    src/vhdl/IC_URAMBuffer.vhd
    src/vhdl/IC_LFAAInputFifo.vhd
    src/vhdl/IC_LFAAInput.vhd
    src/vhdl/IC_top.vhd

test_bench_files =

regression_test_vhdl =

[modelsim_project_file]


[quartus_project_file]


[vivado_project_file]
