
---------- Begin Simulation Statistics ----------
final_tick                                77003579500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_mem_usage                               67410228                       # Number of bytes of host memory used
host_seconds                                   864.64                       # Real time elapsed on the host
host_tick_rate                               89058091                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_seconds                                  0.077004                       # Number of seconds simulated
sim_ticks                                 77003579500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  58089972                       # number of cc regfile reads
system.cpu.cc_regfile_writes                134855806                       # number of cc regfile writes
system.cpu.committedInsts::0                100230945                       # Number of Instructions Simulated
system.cpu.committedInsts::1                100000001                       # Number of Instructions Simulated
system.cpu.committedInsts::total            200230946                       # Number of Instructions Simulated
system.cpu.committedOps::0                  166265163                       # Number of Ops (including micro ops) Simulated
system.cpu.committedOps::1                  165855450                       # Number of Ops (including micro ops) Simulated
system.cpu.committedOps::total              332120613                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi::0                            1.536523                       # CPI: Cycles Per Instruction
system.cpu.cpi::1                            1.540072                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.769148                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                  84738551                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 48209980                       # number of floating regfile writes
system.cpu.idleCycles                          131467                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                88571                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches::0               4858056                       # Number of branches executed
system.cpu.iew.exec_branches::1               4854428                       # Number of branches executed
system.cpu.iew.exec_branches::total           9712484                       # Number of branches executed
system.cpu.iew.exec_nop::0                          0                       # number of nop insts executed
system.cpu.iew.exec_nop::1                          0                       # number of nop insts executed
system.cpu.iew.exec_nop::total                      0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.167319                       # Inst execution rate
system.cpu.iew.exec_refs::0                  39408891                       # number of memory reference insts executed
system.cpu.iew.exec_refs::1                  39305169                       # number of memory reference insts executed
system.cpu.iew.exec_refs::total              78714060                       # number of memory reference insts executed
system.cpu.iew.exec_stores::0                 8339152                       # Number of stores executed
system.cpu.iew.exec_stores::1                 8312445                       # Number of stores executed
system.cpu.iew.exec_stores::total            16651597                       # Number of stores executed
system.cpu.iew.exec_swp::0                          0                       # number of swp insts executed
system.cpu.iew.exec_swp::1                          0                       # number of swp insts executed
system.cpu.iew.exec_swp::total                      0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                27788689                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              62082065                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                532                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             16741919                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           334831456                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts::0           31069739                       # Number of load instructions executed
system.cpu.iew.iewExecLoadInsts::1           30992724                       # Number of load instructions executed
system.cpu.iew.iewExecLoadInsts::total       62062463                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             78512                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             333782678                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                 287120                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               1362720                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  91173                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               1879844                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            358                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        33445                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          55126                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers::0              239919301                       # num instructions consuming a value
system.cpu.iew.wb_consumers::1              238754854                       # num instructions consuming a value
system.cpu.iew.wb_consumers::total          478674155                       # num instructions consuming a value
system.cpu.iew.wb_count::0                  166863250                       # cumulative count of insts written-back
system.cpu.iew.wb_count::1                  166459456                       # cumulative count of insts written-back
system.cpu.iew.wb_count::total              333322706                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout::0                  0.558966                       # average fanout of values written-back
system.cpu.iew.wb_fanout::1                  0.559173                       # average fanout of values written-back
system.cpu.iew.wb_fanout::total              0.559069                       # average fanout of values written-back
system.cpu.iew.wb_producers::0              134106725                       # num instructions producing a value
system.cpu.iew.wb_producers::1              133505283                       # num instructions producing a value
system.cpu.iew.wb_producers::total          267612008                       # num instructions producing a value
system.cpu.iew.wb_rate::0                    1.083477                       # insts written-back per cycle
system.cpu.iew.wb_rate::1                    1.080855                       # insts written-back per cycle
system.cpu.iew.wb_rate::total                2.164333                       # insts written-back per cycle
system.cpu.iew.wb_sent::0                   166893714                       # cumulative count of insts sent to commit
system.cpu.iew.wb_sent::1                   166488160                       # cumulative count of insts sent to commit
system.cpu.iew.wb_sent::total               333381874                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                561096720                       # number of integer regfile reads
system.cpu.int_regfile_writes               269828736                       # number of integer regfile writes
system.cpu.ipc::0                            0.650820                       # IPC: Instructions Per Cycle
system.cpu.ipc::1                            0.649320                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.300140                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           1059626      0.63%      0.63% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             102459126     61.20%     61.83% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              6385447      3.81%     65.65% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 97757      0.06%     65.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             1447855      0.86%     66.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     66.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  36      0.00%     66.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     66.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     66.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     66.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     66.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     66.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 2712      0.00%     66.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     66.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu              2860543      1.71%     68.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   54      0.00%     68.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 6769      0.00%     68.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc             2868155      1.71%     70.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     70.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     70.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                934      0.00%     70.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     70.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     70.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     70.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         4781706      2.86%     72.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     72.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     72.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt         2386488      1.43%     74.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv              17      0.00%     74.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     74.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        3347593      2.00%     76.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     76.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     76.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     76.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     76.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     76.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     76.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     76.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     76.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     76.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     76.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     76.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     76.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     76.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     76.28% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             25148706     15.02%     91.30% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             7639467      4.56%     95.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         6146863      3.67%     99.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         782140      0.47%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              167421994                       # Type of FU issued
system.cpu.iq.FU_type_1::No_OpClass           1059474      0.63%      0.63% # Type of FU issued
system.cpu.iq.FU_type_1::IntAlu             102209713     61.20%     61.83% # Type of FU issued
system.cpu.iq.FU_type_1::IntMult              6343063      3.80%     65.63% # Type of FU issued
system.cpu.iq.FU_type_1::IntDiv                 97746      0.06%     65.69% # Type of FU issued
system.cpu.iq.FU_type_1::FloatAdd             1447661      0.87%     66.55% # Type of FU issued
system.cpu.iq.FU_type_1::FloatCmp                   0      0.00%     66.55% # Type of FU issued
system.cpu.iq.FU_type_1::FloatCvt                  32      0.00%     66.55% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMult                  0      0.00%     66.55% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMultAcc               0      0.00%     66.55% # Type of FU issued
system.cpu.iq.FU_type_1::FloatDiv                   0      0.00%     66.55% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMisc                  0      0.00%     66.55% # Type of FU issued
system.cpu.iq.FU_type_1::FloatSqrt                  0      0.00%     66.55% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAdd                 2734      0.00%     66.55% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAddAcc                 0      0.00%     66.55% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAlu              2860595      1.71%     68.27% # Type of FU issued
system.cpu.iq.FU_type_1::SimdCmp                   54      0.00%     68.27% # Type of FU issued
system.cpu.iq.FU_type_1::SimdCvt                 6856      0.00%     68.27% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMisc             2868092      1.72%     69.99% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMult                   0      0.00%     69.99% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMultAcc                0      0.00%     69.99% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShift                939      0.00%     69.99% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShiftAcc               0      0.00%     69.99% # Type of FU issued
system.cpu.iq.FU_type_1::SimdDiv                    0      0.00%     69.99% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSqrt                   0      0.00%     69.99% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatAdd         4781381      2.86%     72.85% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatAlu               0      0.00%     72.85% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatCmp               0      0.00%     72.85% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatCvt         2386381      1.43%     74.28% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatDiv              17      0.00%     74.28% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMisc              0      0.00%     74.28% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMult        3347377      2.00%     76.28% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMultAcc            0      0.00%     76.28% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatSqrt              0      0.00%     76.28% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceAdd              0      0.00%     76.28% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceAlu              0      0.00%     76.28% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceCmp              0      0.00%     76.28% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatReduceAdd            0      0.00%     76.28% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatReduceCmp            0      0.00%     76.28% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAes                    0      0.00%     76.28% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAesMix                 0      0.00%     76.28% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha1Hash               0      0.00%     76.28% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha1Hash2              0      0.00%     76.28% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha256Hash             0      0.00%     76.28% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha256Hash2            0      0.00%     76.28% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShaSigma2              0      0.00%     76.28% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShaSigma3              0      0.00%     76.28% # Type of FU issued
system.cpu.iq.FU_type_1::SimdPredAlu                0      0.00%     76.28% # Type of FU issued
system.cpu.iq.FU_type_1::MemRead             25059861     15.00%     91.29% # Type of FU issued
system.cpu.iq.FU_type_1::MemWrite             7614004      4.56%     95.85% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMemRead         6156799      3.69%     99.53% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMemWrite         778747      0.47%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::total              167021526                       # Type of FU issued
system.cpu.iq.FU_type::total                334443520      0.00%      0.00% # Type of FU issued
system.cpu.iq.fp_alu_accesses               127379462                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads           180479171                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses     52472133                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes           52852628                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt::0                 97412719                       # FU busy when requested
system.cpu.iq.fu_busy_cnt::1                 96907049                       # FU busy when requested
system.cpu.iq.fu_busy_cnt::total            194319768                       # FU busy when requested
system.cpu.iq.fu_busy_rate::0                0.291268                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_busy_rate::1                0.289756                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_busy_rate::total            0.581024                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                88847295     45.72%     45.72% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                 319372      0.16%     45.89% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                  898498      0.46%     46.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd               9455546      4.87%     51.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     51.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                    27      0.00%     51.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     51.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     51.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     51.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     51.21% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     51.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                   4632      0.00%     51.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     51.22% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                4889219      2.52%     53.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                     64      0.00%     53.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                   8868      0.00%     53.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc               1933384      0.99%     54.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     54.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     54.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                 2128      0.00%     54.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     54.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     54.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     54.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd           9521458      4.90%     59.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     59.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     59.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt           4772527      2.46%     62.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                41      0.00%     62.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     62.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult          5733279      2.95%     65.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     65.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     65.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     65.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     65.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     65.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     65.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     65.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     65.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     65.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     65.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     65.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     65.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     65.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     65.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     65.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     65.04% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead               52468193     27.00%     92.04% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite              15465237      7.96%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              592827057                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads         1030263930                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    280850573                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         284689914                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  334829969                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 334443520                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1487                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         2710728                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             98273                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            923                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      4470344                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     153875693                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.173466                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.653420                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            28405184     18.46%     18.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            29039296     18.87%     37.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            35820158     23.28%     60.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            30727845     19.97%     80.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            16095862     10.46%     91.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             7881017      5.12%     96.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             4006858      2.60%     98.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             1445092      0.94%     99.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              454381      0.30%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       153875693                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.171610                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            958308                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              784                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             31081913                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             8384036                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep1.conflictingLoads            809413                       # Number of conflicting loads.
system.cpu.memDep1.conflictingStores              755                       # Number of conflicting stores.
system.cpu.memDep1.insertedLoads             31000152                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep1.insertedStores             8357883                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               106240862                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.numCycles                        154007160                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            2398                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload0.numSyscalls                  121                       # Number of system calls
system.cpu.workload1.numSyscalls                  121                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       553514                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1172985                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           28                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       955410                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1704                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1911487                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1704                       # Total number of snoops made to the snoop filter.
sim_insts                                   200230946                       # Number of instructions simulated
sim_ops                                     332120613                       # Number of ops (including micro ops) simulated
host_inst_rate                                 231576                       # Simulator instruction rate (inst/s)
host_op_rate                                   384112                       # Simulator op (including micro ops) rate (op/s)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 9915011                       # Number of BP lookups
system.cpu.branchPred.condPredicted           6669606                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             94940                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              4497410                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 4465396                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.288168                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1078422                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 19                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         1059095                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            1047446                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            11649                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         2047                       # Number of mispredicted indirect branches.
system.cpu.branchPred.power_state.pwrStateResidencyTicks::UNDEFINED  77003579500                       # Cumulative time (in ticks) in various power states
system.cpu.commit.commitSquashedInsts         2453701                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             564                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             84815                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples    153864398                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     2.158528                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.701363                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        55242947     35.90%     35.90% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        39679511     25.79%     61.69% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2        16076499     10.45%     72.14% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         6435187      4.18%     76.32% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         5186845      3.37%     79.69% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         5038216      3.27%     82.97% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         5339042      3.47%     86.44% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         3919377      2.55%     88.99% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8        16946774     11.01%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total    153864398                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted::0         100230945                       # Number of instructions committed
system.cpu.commit.instsCommitted::1         100000001                       # Number of instructions committed
system.cpu.commit.instsCommitted::total     200230946                       # Number of instructions committed
system.cpu.commit.opsCommitted::0           166265163                       # Number of ops (including micro ops) committed
system.cpu.commit.opsCommitted::1           165855450                       # Number of ops (including micro ops) committed
system.cpu.commit.opsCommitted::total       332120613                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs::0                 39037048                       # Number of memory references committed
system.cpu.commit.memRefs::1                 38924502                       # Number of memory references committed
system.cpu.commit.memRefs::total             77961550                       # Number of memory references committed
system.cpu.commit.loads::0                   30746505                       # Number of loads committed
system.cpu.commit.loads::1                   30659615                       # Number of loads committed
system.cpu.commit.loads::total               61406120                       # Number of loads committed
system.cpu.commit.amos::0                           0                       # Number of atomic instructions committed
system.cpu.commit.amos::1                           0                       # Number of atomic instructions committed
system.cpu.commit.amos::total                       0                       # Number of atomic instructions committed
system.cpu.commit.membars::0                      176                       # Number of memory barriers committed
system.cpu.commit.membars::1                      176                       # Number of memory barriers committed
system.cpu.commit.membars::total                  352                       # Number of memory barriers committed
system.cpu.commit.branches::0                 4829265                       # Number of branches committed
system.cpu.commit.branches::1                 4825261                       # Number of branches committed
system.cpu.commit.branches::total             9654526                       # Number of branches committed
system.cpu.commit.vector::0                         0                       # Number of committed Vector instructions.
system.cpu.commit.vector::1                         0                       # Number of committed Vector instructions.
system.cpu.commit.vector::total                     0                       # Number of committed Vector instructions.
system.cpu.commit.floating::0                26165524                       # Number of committed floating point instructions.
system.cpu.commit.floating::1                26163688                       # Number of committed floating point instructions.
system.cpu.commit.floating::total            52329212                       # Number of committed floating point instructions.
system.cpu.commit.integer::0                148476460                       # Number of committed integer instructions.
system.cpu.commit.integer::1                148068260                       # Number of committed integer instructions.
system.cpu.commit.integer::total            296544720                       # Number of committed integer instructions.
system.cpu.commit.functionCalls::0             531898                       # Number of function calls committed.
system.cpu.commit.functionCalls::1             531465                       # Number of function calls committed.
system.cpu.commit.functionCalls::total        1063363                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      1047034      0.63%      0.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    102016115     61.36%     61.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult      6384013      3.84%     65.83% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        97654      0.06%     65.89% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd      1445345      0.87%     66.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     66.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           32      0.00%     66.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     66.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     66.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     66.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     66.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     66.75% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         2080      0.00%     66.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     66.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu      2855176      1.72%     68.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           54      0.00%     68.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt         4942      0.00%     68.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc      2865280      1.72%     70.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     70.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     70.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          750      0.00%     70.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     70.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     70.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     70.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd      4779694      2.87%     73.07% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     73.07% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     73.07% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt      2385058      1.43%     74.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv           15      0.00%     74.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult      3344873      2.01%     76.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     76.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     76.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     76.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.52% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     24854848     14.95%     91.47% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      7602075      4.57%     96.04% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead      5891657      3.54%     99.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       688468      0.41%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    166265163                       # Class of committed instruction
system.cpu.commit.committedInstType_1::No_OpClass      1046493      0.63%      0.63% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntAlu    101762947     61.36%     61.99% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntMult      6341527      3.82%     65.81% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntDiv        97654      0.06%     65.87% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatAdd      1445129      0.87%     66.74% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatCmp            0      0.00%     66.74% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatCvt           32      0.00%     66.74% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMult            0      0.00%     66.74% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMultAcc            0      0.00%     66.74% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatDiv            0      0.00%     66.74% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMisc            0      0.00%     66.74% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatSqrt            0      0.00%     66.74% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAdd         2080      0.00%     66.74% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAddAcc            0      0.00%     66.74% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAlu      2855176      1.72%     68.46% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdCmp           54      0.00%     68.46% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdCvt         4942      0.00%     68.47% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMisc      2865172      1.73%     70.19% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMult            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMultAcc            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShift          750      0.00%     70.19% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShiftAcc            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdDiv            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSqrt            0      0.00%     70.19% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatAdd      4779370      2.88%     73.08% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatAlu            0      0.00%     73.08% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatCmp            0      0.00%     73.08% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatCvt      2384950      1.44%     74.51% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatDiv           15      0.00%     74.51% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMisc            0      0.00%     74.51% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMult      3344657      2.02%     76.53% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMultAcc            0      0.00%     76.53% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatSqrt            0      0.00%     76.53% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceAdd            0      0.00%     76.53% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceAlu            0      0.00%     76.53% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceCmp            0      0.00%     76.53% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatReduceAdd            0      0.00%     76.53% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatReduceCmp            0      0.00%     76.53% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAes            0      0.00%     76.53% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAesMix            0      0.00%     76.53% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha1Hash            0      0.00%     76.53% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha1Hash2            0      0.00%     76.53% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha256Hash            0      0.00%     76.53% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha256Hash2            0      0.00%     76.53% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShaSigma2            0      0.00%     76.53% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShaSigma3            0      0.00%     76.53% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdPredAlu            0      0.00%     76.53% # Class of committed instruction
system.cpu.commit.committedInstType_1::MemRead     24768606     14.93%     91.46% # Class of committed instruction
system.cpu.commit.committedInstType_1::MemWrite      7576635      4.57%     96.03% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMemRead      5891009      3.55%     99.59% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMemWrite       688252      0.41%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::total    165855450                       # Class of committed instruction
system.cpu.commit.committedInstType::total    332120613      0.00%      0.00% # Class of committed instruction
system.cpu.commit.commitEligibleSamples      16946774                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     72826632                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         72826632                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     72826632                       # number of overall hits
system.cpu.dcache.overall_hits::total        72826632                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1814853                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1814853                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1814853                       # number of overall misses
system.cpu.dcache.overall_misses::total       1814853                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 101485443216                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 101485443216                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 101485443216                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 101485443216                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     74641485                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     74641485                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     74641485                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     74641485                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.024314                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.024314                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.024314                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.024314                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 55919.373754                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 55919.373754                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 55919.373754                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 55919.373754                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           13                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets      3318063                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           42364                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     6.500000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    78.322703                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       946088                       # number of writebacks
system.cpu.dcache.writebacks::total            946088                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       868613                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       868613                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       868613                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       868613                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       946240                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       946240                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       946240                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       946240                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  47868099716                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  47868099716                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  47868099716                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  47868099716                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.012677                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012677                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.012677                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012677                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 50587.694154                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 50587.694154                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 50587.694154                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 50587.694154                       # average overall mshr miss latency
system.cpu.dcache.replacements                  26522                       # number of replacements
system.cpu.dcache.expired                      919566                       # dead blocks evicted
system.cpu.dcache.ReadReq_hits::.cpu.data     56611884                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        56611884                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1474087                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1474087                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  77682105500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  77682105500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     58085971                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     58085971                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.025378                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.025378                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 52698.453687                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 52698.453687                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       868585                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       868585                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       605502                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       605502                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  24406819000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  24406819000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010424                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010424                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 40308.403606                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 40308.403606                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     16214748                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       16214748                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       340766                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       340766                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  23803337716                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  23803337716                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     16555514                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     16555514                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.020583                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.020583                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 69852.443366                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 69852.443366                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           28                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           28                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       340738                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       340738                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  23461280716                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  23461280716                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.020582                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.020582                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 68854.312451                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 68854.312451                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  77003579500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           124.865527                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            73772872                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            946240                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             77.964229                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            191500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   124.865527                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.243878                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.243878                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          152                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          106                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.296875                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         598078120                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        598078120                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  77003579500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 29516092                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles             189733369                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  38108759                       # Number of cycles decode is running
system.cpu.decode.unblockCycles              50301993                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  91173                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              4437765                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                 10684                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              335539799                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                463754                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    61768746                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    16666665                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        427459                       # TLB misses on read requests
system.cpu.dtb.wrMisses                        155930                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  77003579500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.expired                 0                       # dead blocks evicted
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  77003579500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  77003579500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles              89201                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      203476686                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     9915011                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            6591264                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                     153550735                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  101683                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                       2005                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                  521                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.cacheLines                  57441256                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                  5143                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.tlbSquashes                     1089                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.SMTDist::samples           153875693                       # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::mean               0.497723                       # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::stdev              0.503017                       # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::underflows                0      0.00%      0.00% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::-1                   233231      0.15%      0.15% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::0                  76821763     49.92%     50.08% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::1                  76820699     49.92%    100.00% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::2                         0      0.00%    100.00% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::overflows                 0      0.00%    100.00% # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::min_value                -1                       # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::max_value                 1                       # Number of Cycles each Thread Fetched
system.cpu.fetch.SMTDist::total             153875693                       # Number of Cycles each Thread Fetched
system.cpu.fetch.nisnDist::samples          153875693                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.198261                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             2.698121                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 79724107     51.81%     51.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  6794875      4.42%     56.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  8299072      5.39%     61.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  9157979      5.95%     67.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  9232872      6.00%     73.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                 15279488      9.93%     83.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                 11195714      7.28%     90.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                  6643958      4.32%     95.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  7547628      4.91%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            153875693                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.064380                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.321216                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     57429647                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         57429647                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     57429647                       # number of overall hits
system.cpu.icache.overall_hits::total        57429647                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        11604                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          11604                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        11604                       # number of overall misses
system.cpu.icache.overall_misses::total         11604                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    555981500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    555981500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    555981500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    555981500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     57441251                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     57441251                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     57441251                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     57441251                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000202                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000202                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000202                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000202                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 47912.917959                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 47912.917959                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 47912.917959                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 47912.917959                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          643                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               6                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets   107.166667                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         9322                       # number of writebacks
system.cpu.icache.writebacks::total              9322                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         1770                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1770                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         1770                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1770                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         9834                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         9834                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         9834                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         9834                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    472165500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    472165500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    472165500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    472165500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000171                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000171                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000171                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000171                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 48013.575351                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 48013.575351                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 48013.575351                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 48013.575351                       # average overall mshr miss latency
system.cpu.icache.replacements                   9322                       # number of replacements
system.cpu.icache.expired                           0                       # dead blocks evicted
system.cpu.icache.ReadReq_hits::.cpu.inst     57429647                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        57429647                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        11604                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         11604                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    555981500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    555981500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     57441251                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     57441251                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000202                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000202                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 47912.917959                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 47912.917959                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         1770                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1770                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         9834                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         9834                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    472165500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    472165500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000171                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000171                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 48013.575351                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 48013.575351                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  77003579500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.917196                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            57439481                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              9834                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           5840.907159                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             91500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.917196                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999838                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999838                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           80                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          432                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         459539842                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        459539842                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  77003579500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts0.clk_domain.clock          8000                       # Clock period in ticks
system.cpu.interrupts1.clk_domain.clock          8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    57442789                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          2849                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  77003579500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.expired                 0                       # dead blocks evicted
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  77003579500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  77003579500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     1817130                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  335401                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                  102                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 181                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                  93493                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                19266                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                  19984                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.lsq1.forwLoads                     1807847                       # Number of loads that had data forwarded from stores
system.cpu.lsq1.squashedLoads                  340525                       # Number of loads squashed
system.cpu.lsq1.ignoredResponses                   92                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq1.memOrderViolation                 177                       # Number of memory ordering violations
system.cpu.lsq1.squashedStores                  92996                       # Number of stores squashed
system.cpu.lsq1.rescheduledLoads                18195                       # Number of loads that were rescheduled
system.cpu.lsq1.blockedByCache                  22100                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  77003579500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                  91173                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 57734361                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                89928157                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           3403                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  60148276                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              99846016                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              335015195                       # Number of instructions processed by rename
system.cpu.rename.squashedInsts                191090                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents::0            2181724                       # Number of times rename has blocked due to ROB full
system.cpu.rename.ROBFullEvents::1            2140649                       # Number of times rename has blocked due to ROB full
system.cpu.rename.ROBFullEvents::total        4322373                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents::0            16982512                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IQFullEvents::1            17348958                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IQFullEvents::total        34331470                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents::0               13353                       # Number of times rename has blocked due to LQ full
system.cpu.rename.LQFullEvents::1               24388                       # Number of times rename has blocked due to LQ full
system.cpu.rename.LQFullEvents::total           37741                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents::0            16820196                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SQFullEvents::1            17035820                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SQFullEvents::total        33856016                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents::0     10675142                       # Number of times there has been no free registers
system.cpu.rename.fullRegistersEvents::1     10948153                       # Number of times there has been no free registers
system.cpu.rename.fullRegistersEvents::total     21623295                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           454831550                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   811817341                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                562511233                       # Number of integer rename lookups
system.cpu.rename.fpLookups                  84689107                       # Number of floating rename lookups
system.cpu.rename.committedMaps             451428113                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  3403219                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      82                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  48                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                 124707517                       # count of insts added to the skid buffer
system.cpu.rob.reads                       1749438112                       # The number of ROB reads
system.cpu.rob.writes                       669503875                       # The number of ROB writes
system.cpu.thread22082.numInsts             100000001                       # Number of Instructions committed
system.cpu.thread22082.numOps               165855450                       # Number of Ops committed
system.cpu.thread22082.numMemRefs                   0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                 3840                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               368950                       # number of demand (read+write) hits
system.l2.demand_hits::total                   372790                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                3840                       # number of overall hits
system.l2.overall_hits::.cpu.data              368950                       # number of overall hits
system.l2.overall_hits::total                  372790                       # number of overall hits
system.l2.demand_misses::.cpu.inst               5994                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             577290                       # number of demand (read+write) misses
system.l2.demand_misses::total                 583284                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              5994                       # number of overall misses
system.l2.overall_misses::.cpu.data            577290                       # number of overall misses
system.l2.overall_misses::total                583284                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    435697500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  43495315998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      43931013498                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    435697500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  43495315998                       # number of overall miss cycles
system.l2.overall_miss_latency::total     43931013498                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             9834                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           946240                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               956074                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            9834                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          946240                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              956074                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.609518                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.610088                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.610082                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.609518                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.610088                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.610082                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 72688.938939                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 75343.962303                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 75316.678493                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 72688.938939                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 75343.962303                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 75316.678493                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                209                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         8                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      26.125000                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                       272                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              300225                       # number of writebacks
system.l2.writebacks::total                    300225                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data             349                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 349                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data            349                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                349                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          5994                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        576941                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            582935                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         5994                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       576941                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher        36537                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           619472                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    399733500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  40016137498                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  40415870998                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    399733500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  40016137498                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher   2636063401                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  43051934399                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.609518                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.609720                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.609717                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.609518                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.609720                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.647933                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66688.938939                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 69359.150239                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69331.693925                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66688.938939                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 69359.150239                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 72147.778991                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69497.789083                       # average overall mshr miss latency
system.l2.replacements                         555217                       # number of replacements
system.l2.expired                                   0                       # dead blocks evicted
system.l2.WritebackDirty_hits::.writebacks       477073                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           477073                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       477073                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       477073                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       478309                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           478309                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       478309                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       478309                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher        36537                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total          36537                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher   2636063401                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   2636063401                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 72147.778991                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 72147.778991                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data             38356                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 38356                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          302383                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              302383                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  22642002000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   22642002000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        340739                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            340739                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.887433                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.887433                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 74878.554681                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 74878.554681                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu.data          301                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total              301                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu.data       302082                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         302082                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  20814747000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  20814747000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.886550                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.886550                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 68904.294198                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68904.294198                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           3840                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               3840                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         5994                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             5994                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    435697500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    435697500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         9834                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           9834                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.609518                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.609518                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 72688.938939                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 72688.938939                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         5994                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         5994                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    399733500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    399733500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.609518                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.609518                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66688.938939                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66688.938939                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        330594                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            330594                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       274907                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          274907                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  20853313998                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  20853313998                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       605501                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        605501                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.454016                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.454016                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 75855.885801                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 75855.885801                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data           48                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           48                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       274859                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       274859                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  19201390498                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  19201390498                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.453936                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.453936                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69859.056818                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69859.056818                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  77003579500                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                   43276                       # number of hwpf issued
system.l2.prefetcher.pfIdentified               43276                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                 30324                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  77003579500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 58162.368964                       # Cycle average of tags in use
system.l2.tags.total_refs                     1947643                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    620753                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.137549                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     85000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      90.542208                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1362.284489                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     53802.647251                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher  2906.895016                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001382                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.020787                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.820963                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.044356                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.887487                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          6533                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         59003                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3         4500                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4         2033                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          297                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3101                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        30054                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        25512                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.099686                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.900314                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  31204049                       # Number of tag accesses
system.l2.tags.data_accesses                 31204049                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  77003579500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.avgPriority_.writebacks::samples    150251.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.cpu.inst::samples      2993.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.cpu.data::samples    288512.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.l2.prefetcher::samples     18177.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.007151265652                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds         8726                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds         8726                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState             771828                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState            141602                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                     309750                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    150251                       # Number of write requests accepted
system.mem_ctrls0.readBursts                   309750                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                  150251                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                    68                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.avgRdQLen                      1.36                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     49.44                       # Average write queue length when enqueuing
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6               309750                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6              150251                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                 212991                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                  66950                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                  19068                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                   6701                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                   2420                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                    968                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                    349                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                    148                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                     54                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                     21                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     8                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     3                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                  4376                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                  4616                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                  7723                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                  8638                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                  8839                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                  8918                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                  8889                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                  8937                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                  8962                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                  8997                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                  9105                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                  9252                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                  9194                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                  8808                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                  8736                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                  8737                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                  8728                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::64                  8728                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::65                    15                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::66                     4                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::67                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::68                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::69                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::70                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::71                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::72                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::73                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::74                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::75                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::76                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::77                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::78                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::79                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::80                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::81                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::82                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::83                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::84                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::85                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::86                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::87                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::88                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::89                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::90                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::91                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::92                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::93                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::94                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::95                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::96                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::97                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::98                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::99                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::100                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::101                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::102                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::103                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::104                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::105                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::106                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::107                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::108                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::109                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::110                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::111                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::112                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::113                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::114                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::115                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::116                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::117                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::118                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::119                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::120                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::121                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::122                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::123                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::124                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::125                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::126                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::127                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.rdPerTurnAround::samples         8726                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     35.488196                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    31.309802                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev   228.143621                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::0-511         8719     99.92%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::512-1023            5      0.06%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::1024-1535            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::20992-21503            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total         8726                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples         8726                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.212468                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.167814                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     1.253995                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16            4091     46.88%     46.88% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17             173      1.98%     48.87% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18            3390     38.85%     87.71% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19             767      8.79%     96.50% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20             228      2.61%     99.12% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21              56      0.64%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22              15      0.17%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::23               4      0.05%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::24               2      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total         8726                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadWrQ                   4352                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesReadSys               19824000                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys             9616064                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBWSys                   257.44                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                   124.88                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.totGap                  77003135000                       # Total gap between requests
system.mem_ctrls0.avgGap                    167397.76                       # Average gap between requests
system.mem_ctrls0.requestorReadBytes::.cpu.inst       191552                       # Per-requestor bytes read from memory
system.mem_ctrls0.requestorReadBytes::.cpu.data     18464768                       # Per-requestor bytes read from memory
system.mem_ctrls0.requestorReadBytes::.l2.prefetcher      1163328                       # Per-requestor bytes read from memory
system.mem_ctrls0.requestorWriteBytes::.writebacks      9612544                       # Per-requestor bytes write to memory
system.mem_ctrls0.requestorReadRate::.cpu.inst 2487572.671865208540                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.requestorReadRate::.cpu.data 239791034.649239897728                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.requestorReadRate::.l2.prefetcher 15107453.543766753748                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.requestorWriteRate::.writebacks 124832430.679407566786                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.requestorReadAccesses::.cpu.inst         2993                       # Per-requestor read serviced memory accesses
system.mem_ctrls0.requestorReadAccesses::.cpu.data       288580                       # Per-requestor read serviced memory accesses
system.mem_ctrls0.requestorReadAccesses::.l2.prefetcher        18177                       # Per-requestor read serviced memory accesses
system.mem_ctrls0.requestorWriteAccesses::.writebacks       150251                       # Per-requestor write serviced memory accesses
system.mem_ctrls0.requestorReadTotalLat::.cpu.inst     87380172                       # Per-requestor read total memory access latency
system.mem_ctrls0.requestorReadTotalLat::.cpu.data   8692585603                       # Per-requestor read total memory access latency
system.mem_ctrls0.requestorReadTotalLat::.l2.prefetcher    617944905                       # Per-requestor read total memory access latency
system.mem_ctrls0.requestorWriteTotalLat::.writebacks 3739305705820                       # Per-requestor write total memory access latency
system.mem_ctrls0.requestorReadAvgLat::.cpu.inst     29194.85                       # Per-requestor read average memory access latency
system.mem_ctrls0.requestorReadAvgLat::.cpu.data     30121.93                       # Per-requestor read average memory access latency
system.mem_ctrls0.requestorReadAvgLat::.l2.prefetcher     33995.98                       # Per-requestor read average memory access latency
system.mem_ctrls0.requestorWriteAvgLat::.writebacks  24887060.36                       # Per-requestor write average memory access latency
system.mem_ctrls0.dram.bytes_read::.cpu.inst       191552                       # Number of bytes read from this memory
system.mem_ctrls0.dram.bytes_read::.cpu.data     18469120                       # Number of bytes read from this memory
system.mem_ctrls0.dram.bytes_read::.l2.prefetcher      1163328                       # Number of bytes read from this memory
system.mem_ctrls0.dram.bytes_read::total     19824000                       # Number of bytes read from this memory
system.mem_ctrls0.dram.bytes_inst_read::.cpu.inst       191552                       # Number of instructions bytes read from this memory
system.mem_ctrls0.dram.bytes_inst_read::total       191552                       # Number of instructions bytes read from this memory
system.mem_ctrls0.dram.bytes_written::.writebacks      9616064                       # Number of bytes written to this memory
system.mem_ctrls0.dram.bytes_written::total      9616064                       # Number of bytes written to this memory
system.mem_ctrls0.dram.num_reads::.cpu.inst         2993                       # Number of read requests responded to by this memory
system.mem_ctrls0.dram.num_reads::.cpu.data       288580                       # Number of read requests responded to by this memory
system.mem_ctrls0.dram.num_reads::.l2.prefetcher        18177                       # Number of read requests responded to by this memory
system.mem_ctrls0.dram.num_reads::total        309750                       # Number of read requests responded to by this memory
system.mem_ctrls0.dram.num_writes::.writebacks       150251                       # Number of write requests responded to by this memory
system.mem_ctrls0.dram.num_writes::total       150251                       # Number of write requests responded to by this memory
system.mem_ctrls0.dram.bw_read::.cpu.inst      2487573                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_read::.cpu.data    239847552                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_read::.l2.prefetcher     15107454                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_read::total       257442578                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_inst_read::.cpu.inst      2487573                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_inst_read::total      2487573                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_write::.writebacks    124878143                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_write::total      124878143                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::.writebacks    124878143                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::.cpu.inst      2487573                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::.cpu.data    239847552                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::.l2.prefetcher     15107454                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.bw_total::total      382320721                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.dram.readBursts              309682                       # Number of DRAM read bursts
system.mem_ctrls0.dram.writeBursts             150196                       # Number of DRAM write bursts
system.mem_ctrls0.dram.perBankRdBursts::0         9632                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::1         9523                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::2         9416                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::3         9411                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::4         9262                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::5         9413                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::6         9610                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::7         9777                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::8         9956                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::9         9934                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::10        10079                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::11        10184                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::12        10297                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::13        10119                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::14         9930                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::15         9780                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::16         9861                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::17         9689                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::18         9732                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::19         9448                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::20         9332                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::21         9097                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::22         9326                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::23         9516                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::24         9752                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::25         9560                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::26         9623                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::27         9696                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::28         9653                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::29         9740                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::30         9582                       # Per bank write bursts
system.mem_ctrls0.dram.perBankRdBursts::31         9752                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::0         4758                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::1         4646                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::2         4599                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::3         4730                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::4         4498                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::5         4544                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::6         4682                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::7         4718                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::8         4904                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::9         4876                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::10         4830                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::11         4718                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::12         4699                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::13         4697                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::14         4526                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::15         4436                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::16         4542                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::17         4552                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::18         4591                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::19         4623                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::20         4660                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::21         4476                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::22         4650                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::23         5000                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::24         4775                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::25         4681                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::26         4728                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::27         4879                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::28         4720                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::29         4810                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::30         4818                       # Per bank write bursts
system.mem_ctrls0.dram.perBankWrBursts::31         4830                       # Per bank write bursts
system.mem_ctrls0.dram.totQLat             3980953136                       # Total ticks spent queuing
system.mem_ctrls0.dram.totBusLat           1031860424                       # Total ticks spent in databus transfers
system.mem_ctrls0.dram.totMemAccLat        9397910680                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.dram.avgQLat               12854.97                       # Average queueing delay per DRAM burst
system.mem_ctrls0.dram.avgBusLat              3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.dram.avgMemAccLat          30346.97                       # Average memory access latency per DRAM burst
system.mem_ctrls0.dram.readRowHits             234960                       # Number of row buffer hits during reads
system.mem_ctrls0.dram.writeRowHits             70875                       # Number of row buffer hits during writes
system.mem_ctrls0.dram.readRowHitRate           75.87                       # Row buffer hit rate for reads
system.mem_ctrls0.dram.writeRowHitRate          47.19                       # Row buffer hit rate for writes
system.mem_ctrls0.dram.bytesPerActivate::samples       154040                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::mean   191.067255                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::gmean   133.673157                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::stdev   194.562970                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::0-127        66812     43.37%     43.37% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::128-255        47273     30.69%     74.06% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::256-383        16734     10.86%     84.93% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::384-511        10066      6.53%     91.46% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::512-639         5360      3.48%     94.94% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::640-767         2382      1.55%     96.49% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::768-895         2251      1.46%     97.95% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::896-1023          856      0.56%     98.50% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::1024-1151         2306      1.50%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesPerActivate::total       154040                       # Bytes accessed per row activation
system.mem_ctrls0.dram.bytesRead             19819648                       # Total number of bytes read from DRAM
system.mem_ctrls0.dram.bytesWritten           9612544                       # Total number of bytes written to DRAM
system.mem_ctrls0.dram.avgRdBW             257.386061                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls0.dram.avgWrBW             124.832431                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls0.dram.peakBW                19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.dram.busUtil                   1.99                       # Data bus utilization in percentage
system.mem_ctrls0.dram.busUtilRead               1.34                       # Data bus utilization in percentage for reads
system.mem_ctrls0.dram.busUtilWrite              0.65                       # Data bus utilization in percentage for writes
system.mem_ctrls0.dram.pageHitRate              66.50                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.dram.power_state.pwrStateResidencyTicks::UNDEFINED  77003579500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.dram.rank0.actEnergy   240530629.248001                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.dram.rank0.preEnergy   319778241.518398                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.dram.rank0.readEnergy  657544061.126353                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.dram.rank0.writeEnergy 281364769.055999                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.dram.rank0.refreshEnergy 13701384733.005457                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.dram.rank0.actBackEnergy 48297337542.316895                       # Energy for active background per rank (pJ)
system.mem_ctrls0.dram.rank0.preBackEnergy 13158118070.630926                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.dram.rank0.totalEnergy 76656058046.904282                       # Total energy per rank (pJ)
system.mem_ctrls0.dram.rank0.averagePower   995.486944                       # Core power per rank (mW)
system.mem_ctrls0.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.dram.rank0.pwrStateTime::IDLE  19886478074                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::REF   3461500000                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT  53655601426                       # Time in different power states
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.dram.rank1.actEnergy   239891285.088002                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.dram.rank1.preEnergy   318924095.313598                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.dram.rank1.readEnergy  645076538.131153                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.dram.rank1.writeEnergy 283146296.159999                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.dram.rank1.refreshEnergy 13701384733.005457                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.dram.rank1.actBackEnergy 47684789543.563339                       # Energy for active background per rank (pJ)
system.mem_ctrls0.dram.rank1.preBackEnergy 13628776419.955833                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.dram.rank1.totalEnergy 76501988911.219452                       # Total energy per rank (pJ)
system.mem_ctrls0.dram.rank1.averagePower   993.486139                       # Core power per rank (mW)
system.mem_ctrls0.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.dram.rank1.pwrStateTime::IDLE  20608037565                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::REF   3461500000                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::ACT  52934041935                       # Time in different power states
system.mem_ctrls0.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.power_state.pwrStateResidencyTicks::UNDEFINED  77003579500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.avgPriority_.writebacks::samples    149974.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.cpu.inst::samples      3001.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.cpu.data::samples    288302.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.l2.prefetcher::samples     18359.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.007914748792                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds         8705                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds         8705                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState             771296                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState            141346                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                     309721                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    149974                       # Number of write requests accepted
system.mem_ctrls1.readBursts                   309721                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                  149974                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                    59                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.avgRdQLen                      1.36                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     49.55                       # Average write queue length when enqueuing
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6               309721                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6              149974                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                 210439                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                  68147                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                  19465                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                   7080                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                   2795                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                   1056                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                    411                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                    168                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                     70                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                     19                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     5                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     4                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                  4298                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                  4535                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                  7714                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                  8617                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                  8830                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                  8881                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                  8894                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                  8902                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                  8951                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                  9050                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                  9118                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                  9282                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                  9208                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                  8796                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                  8721                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                  8708                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                  8706                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::64                  8705                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::65                     9                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::66                     2                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::67                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::68                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::69                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::70                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::71                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::72                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::73                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::74                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::75                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::76                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::77                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::78                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::79                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::80                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::81                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::82                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::83                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::84                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::85                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::86                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::87                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::88                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::89                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::90                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::91                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::92                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::93                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::94                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::95                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::96                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::97                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::98                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::99                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::100                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::101                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::102                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::103                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::104                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::105                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::106                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::107                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::108                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::109                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::110                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::111                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::112                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::113                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::114                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::115                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::116                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::117                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::118                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::119                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::120                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::121                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::122                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::123                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::124                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::125                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::126                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::127                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.rdPerTurnAround::samples         8705                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     35.571970                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    31.375541                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev   227.861010                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0-511         8697     99.91%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::512-1023            6      0.07%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::1024-1535            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20992-21503            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total         8705                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples         8705                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.222631                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.174680                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     1.304534                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16            4149     47.66%     47.66% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17             175      2.01%     49.67% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18            3236     37.17%     86.85% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19             752      8.64%     95.49% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20             274      3.15%     98.63% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21              85      0.98%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22              23      0.26%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::23               8      0.09%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::24               2      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::25               1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total         8705                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadWrQ                   3776                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesReadSys               19822144                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys             9598336                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBWSys                   257.42                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                   124.65                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.totGap                  77002802500                       # Total gap between requests
system.mem_ctrls1.avgGap                    167508.46                       # Average gap between requests
system.mem_ctrls1.requestorReadBytes::.cpu.inst       192064                       # Per-requestor bytes read from memory
system.mem_ctrls1.requestorReadBytes::.cpu.data     18451328                       # Per-requestor bytes read from memory
system.mem_ctrls1.requestorReadBytes::.l2.prefetcher      1174976                       # Per-requestor bytes read from memory
system.mem_ctrls1.requestorWriteBytes::.writebacks      9595072                       # Per-requestor bytes write to memory
system.mem_ctrls1.requestorReadRate::.cpu.inst 2494221.713420478161                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.requestorReadRate::.cpu.data 239616497.308414071798                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.requestorReadRate::.l2.prefetcher 15258719.239149134606                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.requestorWriteRate::.writebacks 124605532.136334002018                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.requestorReadAccesses::.cpu.inst         3001                       # Per-requestor read serviced memory accesses
system.mem_ctrls1.requestorReadAccesses::.cpu.data       288361                       # Per-requestor read serviced memory accesses
system.mem_ctrls1.requestorReadAccesses::.l2.prefetcher        18359                       # Per-requestor read serviced memory accesses
system.mem_ctrls1.requestorWriteAccesses::.writebacks       149974                       # Per-requestor write serviced memory accesses
system.mem_ctrls1.requestorReadTotalLat::.cpu.inst     86864867                       # Per-requestor read total memory access latency
system.mem_ctrls1.requestorReadTotalLat::.cpu.data   9471997452                       # Per-requestor read total memory access latency
system.mem_ctrls1.requestorReadTotalLat::.l2.prefetcher    634349048                       # Per-requestor read total memory access latency
system.mem_ctrls1.requestorWriteTotalLat::.writebacks 3745042251098                       # Per-requestor write total memory access latency
system.mem_ctrls1.requestorReadAvgLat::.cpu.inst     28945.31                       # Per-requestor read average memory access latency
system.mem_ctrls1.requestorReadAvgLat::.cpu.data     32847.71                       # Per-requestor read average memory access latency
system.mem_ctrls1.requestorReadAvgLat::.l2.prefetcher     34552.48                       # Per-requestor read average memory access latency
system.mem_ctrls1.requestorWriteAvgLat::.writebacks  24971276.70                       # Per-requestor write average memory access latency
system.mem_ctrls1.dram.bytes_read::.cpu.inst       192064                       # Number of bytes read from this memory
system.mem_ctrls1.dram.bytes_read::.cpu.data     18455104                       # Number of bytes read from this memory
system.mem_ctrls1.dram.bytes_read::.l2.prefetcher      1174976                       # Number of bytes read from this memory
system.mem_ctrls1.dram.bytes_read::total     19822144                       # Number of bytes read from this memory
system.mem_ctrls1.dram.bytes_inst_read::.cpu.inst       192064                       # Number of instructions bytes read from this memory
system.mem_ctrls1.dram.bytes_inst_read::total       192064                       # Number of instructions bytes read from this memory
system.mem_ctrls1.dram.bytes_written::.writebacks      9598336                       # Number of bytes written to this memory
system.mem_ctrls1.dram.bytes_written::total      9598336                       # Number of bytes written to this memory
system.mem_ctrls1.dram.num_reads::.cpu.inst         3001                       # Number of read requests responded to by this memory
system.mem_ctrls1.dram.num_reads::.cpu.data       288361                       # Number of read requests responded to by this memory
system.mem_ctrls1.dram.num_reads::.l2.prefetcher        18359                       # Number of read requests responded to by this memory
system.mem_ctrls1.dram.num_reads::total        309721                       # Number of read requests responded to by this memory
system.mem_ctrls1.dram.num_writes::.writebacks       149974                       # Number of write requests responded to by this memory
system.mem_ctrls1.dram.num_writes::total       149974                       # Number of write requests responded to by this memory
system.mem_ctrls1.dram.bw_read::.cpu.inst      2494222                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_read::.cpu.data    239665534                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_read::.l2.prefetcher     15258719                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_read::total       257418475                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_inst_read::.cpu.inst      2494222                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_inst_read::total      2494222                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_write::.writebacks    124647920                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_write::total      124647920                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::.writebacks    124647920                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::.cpu.inst      2494222                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::.cpu.data    239665534                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::.l2.prefetcher     15258719                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.bw_total::total      382066395                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.dram.readBursts              309662                       # Number of DRAM read bursts
system.mem_ctrls1.dram.writeBursts             149923                       # Number of DRAM write bursts
system.mem_ctrls1.dram.perBankRdBursts::0         9683                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::1         9544                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::2         9454                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::3         9410                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::4         9255                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::5         9326                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::6         9649                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::7         9660                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::8         9938                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::9         9911                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::10        10092                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::11        10214                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::12        10193                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::13        10102                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::14         9985                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::15         9857                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::16         9846                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::17         9729                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::18         9740                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::19         9418                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::20         9334                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::21         9118                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::22         9335                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::23         9498                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::24         9650                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::25         9645                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::26         9632                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::27         9628                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::28         9697                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::29         9765                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::30         9604                       # Per bank write bursts
system.mem_ctrls1.dram.perBankRdBursts::31         9750                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::0         4775                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::1         4638                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::2         4580                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::3         4721                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::4         4510                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::5         4544                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::6         4694                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::7         4689                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::8         4912                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::9         4855                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::10         4822                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::11         4690                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::12         4679                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::13         4639                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::14         4511                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::15         4442                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::16         4518                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::17         4568                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::18         4563                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::19         4623                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::20         4662                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::21         4469                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::22         4620                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::23         4973                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::24         4769                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::25         4692                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::26         4739                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::27         4844                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::28         4712                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::29         4815                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::30         4825                       # Per bank write bursts
system.mem_ctrls1.dram.perBankWrBursts::31         4830                       # Per bank write bursts
system.mem_ctrls1.dram.totQLat             4776603663                       # Total ticks spent queuing
system.mem_ctrls1.dram.totBusLat           1031793784                       # Total ticks spent in databus transfers
system.mem_ctrls1.dram.totMemAccLat       10193211367                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.dram.avgQLat               15425.22                       # Average queueing delay per DRAM burst
system.mem_ctrls1.dram.avgBusLat              3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.dram.avgMemAccLat          32917.22                       # Average memory access latency per DRAM burst
system.mem_ctrls1.dram.readRowHits             235409                       # Number of row buffer hits during reads
system.mem_ctrls1.dram.writeRowHits             70688                       # Number of row buffer hits during writes
system.mem_ctrls1.dram.readRowHitRate           76.02                       # Row buffer hit rate for reads
system.mem_ctrls1.dram.writeRowHitRate          47.15                       # Row buffer hit rate for writes
system.mem_ctrls1.dram.bytesPerActivate::samples       153485                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::mean   191.635143                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::gmean   133.965865                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::stdev   195.374309                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::0-127        66367     43.24%     43.24% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::128-255        47132     30.71%     73.95% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::256-383        16945     11.04%     84.99% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::384-511         9862      6.43%     91.41% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::512-639         5285      3.44%     94.86% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::640-767         2360      1.54%     96.39% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::768-895         2343      1.53%     97.92% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::896-1023          854      0.56%     98.48% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::1024-1151         2337      1.52%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesPerActivate::total       153485                       # Bytes accessed per row activation
system.mem_ctrls1.dram.bytesRead             19818368                       # Total number of bytes read from DRAM
system.mem_ctrls1.dram.bytesWritten           9595072                       # Total number of bytes written to DRAM
system.mem_ctrls1.dram.avgRdBW             257.369438                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls1.dram.avgWrBW             124.605532                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls1.dram.peakBW                19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.dram.busUtil                   1.99                       # Data bus utilization in percentage
system.mem_ctrls1.dram.busUtilRead               1.34                       # Data bus utilization in percentage for reads
system.mem_ctrls1.dram.busUtilWrite              0.65                       # Data bus utilization in percentage for writes
system.mem_ctrls1.dram.pageHitRate              66.60                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.dram.power_state.pwrStateResidencyTicks::UNDEFINED  77003579500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.dram.rank0.actEnergy   239364216.000002                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.dram.rank0.preEnergy   318227510.059197                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.dram.rank0.readEnergy  657333745.286352                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.dram.rank0.writeEnergy 280763409.695999                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.dram.rank0.refreshEnergy 13701384733.005457                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.dram.rank0.actBackEnergy 48570272064.820869                       # Energy for active background per rank (pJ)
system.mem_ctrls1.dram.rank0.preBackEnergy 12948405669.158817                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.dram.rank0.totalEnergy 76715751348.029068                       # Total energy per rank (pJ)
system.mem_ctrls1.dram.rank0.averagePower   996.262146                       # Core power per rank (mW)
system.mem_ctrls1.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.dram.rank0.pwrStateTime::IDLE  19565087166                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::REF   3461500000                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT  53976992334                       # Time in different power states
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.dram.rank1.actEnergy   239326790.976003                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.dram.rank1.preEnergy   318173607.628798                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.dram.rank1.readEnergy  645202727.635155                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.dram.rank1.writeEnergy 282721586.112000                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.dram.rank1.refreshEnergy 13701384733.005457                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.dram.rank1.actBackEnergy 48097928425.881577                       # Energy for active background per rank (pJ)
system.mem_ctrls1.dram.rank1.preBackEnergy 13311336374.784399                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.dram.rank1.totalEnergy 76596074246.025681                       # Total energy per rank (pJ)
system.mem_ctrls1.dram.rank1.averagePower   994.707970                       # Core power per rank (mW)
system.mem_ctrls1.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.dram.rank1.pwrStateTime::IDLE  20121809254                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::REF   3461500000                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::ACT  53420270246                       # Time in different power states
system.mem_ctrls1.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.power_state.pwrStateResidencyTicks::UNDEFINED  77003579500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             317389                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       300225                       # Transaction distribution
system.membus.trans_dist::CleanEvict           253289                       # Transaction distribution
system.membus.trans_dist::ReadExReq            302082                       # Transaction distribution
system.membus.trans_dist::ReadExResp           302082                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        317389                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls0.port       896279                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls1.port       896177                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total      1792456                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                1792456                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls0.port     29440064                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls1.port     29420480                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     58860544                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                58860544                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            619471                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  619471    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              619471                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  77003579500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer4.occupancy          1253935091                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               1.6                       # Layer utilization (%)
system.membus.reqLayer5.occupancy          1255497237                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization               1.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3304301883                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            615335                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       777298                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       478337                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          254992                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            58796                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           340739                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          340739                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          9834                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       605501                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        28990                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2838568                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2867558                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      1225984                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    121108992                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              122334976                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          614013                       # Total snoops (count)
system.tol2bus.snoopTraffic                  19214400                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1570090                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001103                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.033195                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1568358     99.89%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1732      0.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1570090                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  77003579500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1911154997                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          14780940                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1419367485                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
