

================================================================
== Vivado HLS Report for 'pointwise_conv2d_fix'
================================================================
* Date:           Sun Dec 29 16:52:28 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.380|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  75313|  75313|  75313|  75313|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |                 |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1         |  75312|  75312|      4707|          -|          -|    16|    no    |
        | + Loop 1.1      |   4704|   4704|         6|          -|          -|   784|    no    |
        |  ++ Loop 1.1.1  |      4|      4|         4|          -|          -|     1|    no    |
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      -|       0|    240|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       0|     65|    -|
|Memory           |        0|      -|      13|      4|    -|
|Multiplexer      |        -|      -|       -|     98|    -|
|Register         |        -|      -|     234|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      1|     247|    407|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+------------------------+---------+-------+---+----+-----+
    |          Instance          |         Module         | BRAM_18K| DSP48E| FF| LUT| URAM|
    +----------------------------+------------------------+---------+-------+---+----+-----+
    |network_mux_164_16_1_1_U19  |network_mux_164_16_1_1  |        0|      0|  0|  65|    0|
    +----------------------------+------------------------+---------+-------+---+----+-----+
    |Total                       |                        |        0|      0|  0|  65|    0|
    +----------------------------+------------------------+---------+-------+---+----+-----+

    * DSP48E: 
    +------------------------------------+--------------------------------+-----------+
    |              Instance              |             Module             | Expression|
    +------------------------------------+--------------------------------+-----------+
    |network_mul_mul_16s_16s_32_1_1_U20  |network_mul_mul_16s_16s_32_1_1  |  i0 * i1  |
    +------------------------------------+--------------------------------+-----------+

    * Memory: 
    +-------------------------+--------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |          Memory         |                   Module                   | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------------+--------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |SeparableConv2D_0_b_s_U  |pointwise_conv2d_fix_SeparableConv2D_0_b_s  |        0|  13|   4|    0|    16|   13|     1|          208|
    +-------------------------+--------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                    |                                            |        0|  13|   4|    0|    16|   13|     1|          208|
    +-------------------------+--------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |add_ln22_fu_228_p2        |     +    |      0|  0|  19|          14|          10|
    |add_ln30_fu_336_p2        |     +    |      0|  0|  14|          10|           1|
    |add_ln37_fu_412_p2        |     +    |      0|  0|  13|          11|          11|
    |add_ln44_1_fu_463_p2      |     +    |      0|  0|  21|          15|          15|
    |buffer_fu_497_p2          |     +    |      0|  0|  26|          19|          19|
    |out_d_fu_240_p2           |     +    |      0|  0|  15|           5|           1|
    |out_h_fu_342_p2           |     +    |      0|  0|  15|           5|           1|
    |out_w_fu_477_p2           |     +    |      0|  0|  15|           1|           5|
    |sub_ln37_5_fu_386_p2      |     -    |      0|  0|  13|          11|          11|
    |sub_ln37_fu_324_p2        |     -    |      0|  0|  13|          11|          11|
    |output_r_d0               |    and   |      0|  0|  16|          16|          16|
    |icmp_ln22_fu_234_p2       |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln30_fu_330_p2       |   icmp   |      0|  0|  13|          10|           9|
    |icmp_ln31_fu_348_p2       |   icmp   |      0|  0|  11|           5|           4|
    |select_ln30_fu_400_p3     |  select  |      0|  0|   5|           1|           5|
    |select_ln37_12_fu_392_p3  |  select  |      0|  0|  11|           1|          11|
    |select_ln37_fu_354_p3     |  select  |      0|  0|   5|           1|           1|
    |select_ln43_fu_445_p3     |  select  |      0|  0|   2|           1|           2|
    |xor_ln43_fu_439_p2        |    xor   |      0|  0|   2|           1|           2|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 240|         143|         141|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |  44|          9|    1|          9|
    |buffer_0_reg_201        |   9|          2|   19|         38|
    |indvar_flatten_reg_168  |   9|          2|   10|         20|
    |out_d_0_reg_146         |   9|          2|    5|         10|
    |out_h_0_reg_179         |   9|          2|    5|         10|
    |out_w_0_reg_190         |   9|          2|    5|         10|
    |phi_mul_reg_157         |   9|          2|   14|         28|
    +------------------------+----+-----------+-----+-----------+
    |Total                   |  98|         21|   59|        125|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add_ln22_reg_514         |  14|   0|   14|          0|
    |add_ln30_reg_550         |  10|   0|   10|          0|
    |add_ln37_reg_565         |  11|   0|   11|          0|
    |ap_CS_fsm                |   8|   0|    8|          0|
    |buffer_0_reg_201         |  19|   0|   19|          0|
    |in_d_0_reg_211           |   1|   0|    1|          0|
    |indvar_flatten_reg_168   |  10|   0|   10|          0|
    |input_addr_reg_570       |  14|   0|   14|          0|
    |input_load_reg_580       |  16|   0|   16|          0|
    |kernel_buffer_0_reg_537  |  32|   0|   32|          0|
    |out_d_0_reg_146          |   5|   0|    5|          0|
    |out_d_reg_522            |   5|   0|    5|          0|
    |out_h_0_reg_179          |   5|   0|    5|          0|
    |out_w_0_reg_190          |   5|   0|    5|          0|
    |phi_mul_reg_157          |  14|   0|   14|          0|
    |select_ln30_reg_560      |   5|   0|    5|          0|
    |select_ln37_reg_555      |   5|   0|    5|          0|
    |sext_ln28_reg_542        |  19|   0|   19|          0|
    |trunc_ln26_reg_527       |   4|   0|    4|          0|
    |trunc_ln8_reg_585        |  18|   0|   18|          0|
    |zext_ln22_reg_509        |  14|   0|   15|          1|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 234|   0|  235|          1|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------+-----+-----+------------+----------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix | return value |
|ap_start           |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix | return value |
|ap_done            | out |    1| ap_ctrl_hs | pointwise_conv2d_fix | return value |
|ap_idle            | out |    1| ap_ctrl_hs | pointwise_conv2d_fix | return value |
|ap_ready           | out |    1| ap_ctrl_hs | pointwise_conv2d_fix | return value |
|input_r_address0   | out |   14|  ap_memory |        input_r       |     array    |
|input_r_ce0        | out |    1|  ap_memory |        input_r       |     array    |
|input_r_q0         |  in |   16|  ap_memory |        input_r       |     array    |
|output_r_address0  | out |   14|  ap_memory |       output_r       |     array    |
|output_r_ce0       | out |    1|  ap_memory |       output_r       |     array    |
|output_r_we0       | out |    1|  ap_memory |       output_r       |     array    |
|output_r_d0        | out |   16|  ap_memory |       output_r       |     array    |
+-------------------+-----+-----+------------+----------------------+--------------+

