
ECEN2370_StarterCode_SP25.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005504  080001ac  080001ac  000011ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001ae8  080056b0  080056b0  000066b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007198  08007198  0000902c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08007198  08007198  00008198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080071a0  080071a0  0000902c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080071a0  080071a0  000081a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080071a4  080071a4  000081a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000002c  20000000  080071a8  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000902c  2**0
                  CONTENTS
 10 .bss          00025a60  2000002c  2000002c  0000902c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20025a8c  20025a8c  0000902c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000902c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000f002  00000000  00000000  0000905c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002b4d  00000000  00000000  0001805e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000e28  00000000  00000000  0001abb0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000aae  00000000  00000000  0001b9d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00026e40  00000000  00000000  0001c486  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00013045  00000000  00000000  000432c6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e1a7d  00000000  00000000  0005630b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00137d88  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003874  00000000  00000000  00137dcc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000066  00000000  00000000  0013b640  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001ac <__do_global_dtors_aux>:
 80001ac:	b510      	push	{r4, lr}
 80001ae:	4c05      	ldr	r4, [pc, #20]	@ (80001c4 <__do_global_dtors_aux+0x18>)
 80001b0:	7823      	ldrb	r3, [r4, #0]
 80001b2:	b933      	cbnz	r3, 80001c2 <__do_global_dtors_aux+0x16>
 80001b4:	4b04      	ldr	r3, [pc, #16]	@ (80001c8 <__do_global_dtors_aux+0x1c>)
 80001b6:	b113      	cbz	r3, 80001be <__do_global_dtors_aux+0x12>
 80001b8:	4804      	ldr	r0, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x20>)
 80001ba:	f3af 8000 	nop.w
 80001be:	2301      	movs	r3, #1
 80001c0:	7023      	strb	r3, [r4, #0]
 80001c2:	bd10      	pop	{r4, pc}
 80001c4:	2000002c 	.word	0x2000002c
 80001c8:	00000000 	.word	0x00000000
 80001cc:	08005698 	.word	0x08005698

080001d0 <frame_dummy>:
 80001d0:	b508      	push	{r3, lr}
 80001d2:	4b03      	ldr	r3, [pc, #12]	@ (80001e0 <frame_dummy+0x10>)
 80001d4:	b11b      	cbz	r3, 80001de <frame_dummy+0xe>
 80001d6:	4903      	ldr	r1, [pc, #12]	@ (80001e4 <frame_dummy+0x14>)
 80001d8:	4803      	ldr	r0, [pc, #12]	@ (80001e8 <frame_dummy+0x18>)
 80001da:	f3af 8000 	nop.w
 80001de:	bd08      	pop	{r3, pc}
 80001e0:	00000000 	.word	0x00000000
 80001e4:	20000030 	.word	0x20000030
 80001e8:	08005698 	.word	0x08005698

080001ec <__aeabi_uldivmod>:
 80001ec:	b953      	cbnz	r3, 8000204 <__aeabi_uldivmod+0x18>
 80001ee:	b94a      	cbnz	r2, 8000204 <__aeabi_uldivmod+0x18>
 80001f0:	2900      	cmp	r1, #0
 80001f2:	bf08      	it	eq
 80001f4:	2800      	cmpeq	r0, #0
 80001f6:	bf1c      	itt	ne
 80001f8:	f04f 31ff 	movne.w	r1, #4294967295
 80001fc:	f04f 30ff 	movne.w	r0, #4294967295
 8000200:	f000 b988 	b.w	8000514 <__aeabi_idiv0>
 8000204:	f1ad 0c08 	sub.w	ip, sp, #8
 8000208:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800020c:	f000 f806 	bl	800021c <__udivmoddi4>
 8000210:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000214:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000218:	b004      	add	sp, #16
 800021a:	4770      	bx	lr

0800021c <__udivmoddi4>:
 800021c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000220:	9d08      	ldr	r5, [sp, #32]
 8000222:	468e      	mov	lr, r1
 8000224:	4604      	mov	r4, r0
 8000226:	4688      	mov	r8, r1
 8000228:	2b00      	cmp	r3, #0
 800022a:	d14a      	bne.n	80002c2 <__udivmoddi4+0xa6>
 800022c:	428a      	cmp	r2, r1
 800022e:	4617      	mov	r7, r2
 8000230:	d962      	bls.n	80002f8 <__udivmoddi4+0xdc>
 8000232:	fab2 f682 	clz	r6, r2
 8000236:	b14e      	cbz	r6, 800024c <__udivmoddi4+0x30>
 8000238:	f1c6 0320 	rsb	r3, r6, #32
 800023c:	fa01 f806 	lsl.w	r8, r1, r6
 8000240:	fa20 f303 	lsr.w	r3, r0, r3
 8000244:	40b7      	lsls	r7, r6
 8000246:	ea43 0808 	orr.w	r8, r3, r8
 800024a:	40b4      	lsls	r4, r6
 800024c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000250:	fa1f fc87 	uxth.w	ip, r7
 8000254:	fbb8 f1fe 	udiv	r1, r8, lr
 8000258:	0c23      	lsrs	r3, r4, #16
 800025a:	fb0e 8811 	mls	r8, lr, r1, r8
 800025e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000262:	fb01 f20c 	mul.w	r2, r1, ip
 8000266:	429a      	cmp	r2, r3
 8000268:	d909      	bls.n	800027e <__udivmoddi4+0x62>
 800026a:	18fb      	adds	r3, r7, r3
 800026c:	f101 30ff 	add.w	r0, r1, #4294967295
 8000270:	f080 80ea 	bcs.w	8000448 <__udivmoddi4+0x22c>
 8000274:	429a      	cmp	r2, r3
 8000276:	f240 80e7 	bls.w	8000448 <__udivmoddi4+0x22c>
 800027a:	3902      	subs	r1, #2
 800027c:	443b      	add	r3, r7
 800027e:	1a9a      	subs	r2, r3, r2
 8000280:	b2a3      	uxth	r3, r4
 8000282:	fbb2 f0fe 	udiv	r0, r2, lr
 8000286:	fb0e 2210 	mls	r2, lr, r0, r2
 800028a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800028e:	fb00 fc0c 	mul.w	ip, r0, ip
 8000292:	459c      	cmp	ip, r3
 8000294:	d909      	bls.n	80002aa <__udivmoddi4+0x8e>
 8000296:	18fb      	adds	r3, r7, r3
 8000298:	f100 32ff 	add.w	r2, r0, #4294967295
 800029c:	f080 80d6 	bcs.w	800044c <__udivmoddi4+0x230>
 80002a0:	459c      	cmp	ip, r3
 80002a2:	f240 80d3 	bls.w	800044c <__udivmoddi4+0x230>
 80002a6:	443b      	add	r3, r7
 80002a8:	3802      	subs	r0, #2
 80002aa:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002ae:	eba3 030c 	sub.w	r3, r3, ip
 80002b2:	2100      	movs	r1, #0
 80002b4:	b11d      	cbz	r5, 80002be <__udivmoddi4+0xa2>
 80002b6:	40f3      	lsrs	r3, r6
 80002b8:	2200      	movs	r2, #0
 80002ba:	e9c5 3200 	strd	r3, r2, [r5]
 80002be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002c2:	428b      	cmp	r3, r1
 80002c4:	d905      	bls.n	80002d2 <__udivmoddi4+0xb6>
 80002c6:	b10d      	cbz	r5, 80002cc <__udivmoddi4+0xb0>
 80002c8:	e9c5 0100 	strd	r0, r1, [r5]
 80002cc:	2100      	movs	r1, #0
 80002ce:	4608      	mov	r0, r1
 80002d0:	e7f5      	b.n	80002be <__udivmoddi4+0xa2>
 80002d2:	fab3 f183 	clz	r1, r3
 80002d6:	2900      	cmp	r1, #0
 80002d8:	d146      	bne.n	8000368 <__udivmoddi4+0x14c>
 80002da:	4573      	cmp	r3, lr
 80002dc:	d302      	bcc.n	80002e4 <__udivmoddi4+0xc8>
 80002de:	4282      	cmp	r2, r0
 80002e0:	f200 8105 	bhi.w	80004ee <__udivmoddi4+0x2d2>
 80002e4:	1a84      	subs	r4, r0, r2
 80002e6:	eb6e 0203 	sbc.w	r2, lr, r3
 80002ea:	2001      	movs	r0, #1
 80002ec:	4690      	mov	r8, r2
 80002ee:	2d00      	cmp	r5, #0
 80002f0:	d0e5      	beq.n	80002be <__udivmoddi4+0xa2>
 80002f2:	e9c5 4800 	strd	r4, r8, [r5]
 80002f6:	e7e2      	b.n	80002be <__udivmoddi4+0xa2>
 80002f8:	2a00      	cmp	r2, #0
 80002fa:	f000 8090 	beq.w	800041e <__udivmoddi4+0x202>
 80002fe:	fab2 f682 	clz	r6, r2
 8000302:	2e00      	cmp	r6, #0
 8000304:	f040 80a4 	bne.w	8000450 <__udivmoddi4+0x234>
 8000308:	1a8a      	subs	r2, r1, r2
 800030a:	0c03      	lsrs	r3, r0, #16
 800030c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000310:	b280      	uxth	r0, r0
 8000312:	b2bc      	uxth	r4, r7
 8000314:	2101      	movs	r1, #1
 8000316:	fbb2 fcfe 	udiv	ip, r2, lr
 800031a:	fb0e 221c 	mls	r2, lr, ip, r2
 800031e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000322:	fb04 f20c 	mul.w	r2, r4, ip
 8000326:	429a      	cmp	r2, r3
 8000328:	d907      	bls.n	800033a <__udivmoddi4+0x11e>
 800032a:	18fb      	adds	r3, r7, r3
 800032c:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000330:	d202      	bcs.n	8000338 <__udivmoddi4+0x11c>
 8000332:	429a      	cmp	r2, r3
 8000334:	f200 80e0 	bhi.w	80004f8 <__udivmoddi4+0x2dc>
 8000338:	46c4      	mov	ip, r8
 800033a:	1a9b      	subs	r3, r3, r2
 800033c:	fbb3 f2fe 	udiv	r2, r3, lr
 8000340:	fb0e 3312 	mls	r3, lr, r2, r3
 8000344:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000348:	fb02 f404 	mul.w	r4, r2, r4
 800034c:	429c      	cmp	r4, r3
 800034e:	d907      	bls.n	8000360 <__udivmoddi4+0x144>
 8000350:	18fb      	adds	r3, r7, r3
 8000352:	f102 30ff 	add.w	r0, r2, #4294967295
 8000356:	d202      	bcs.n	800035e <__udivmoddi4+0x142>
 8000358:	429c      	cmp	r4, r3
 800035a:	f200 80ca 	bhi.w	80004f2 <__udivmoddi4+0x2d6>
 800035e:	4602      	mov	r2, r0
 8000360:	1b1b      	subs	r3, r3, r4
 8000362:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000366:	e7a5      	b.n	80002b4 <__udivmoddi4+0x98>
 8000368:	f1c1 0620 	rsb	r6, r1, #32
 800036c:	408b      	lsls	r3, r1
 800036e:	fa22 f706 	lsr.w	r7, r2, r6
 8000372:	431f      	orrs	r7, r3
 8000374:	fa0e f401 	lsl.w	r4, lr, r1
 8000378:	fa20 f306 	lsr.w	r3, r0, r6
 800037c:	fa2e fe06 	lsr.w	lr, lr, r6
 8000380:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000384:	4323      	orrs	r3, r4
 8000386:	fa00 f801 	lsl.w	r8, r0, r1
 800038a:	fa1f fc87 	uxth.w	ip, r7
 800038e:	fbbe f0f9 	udiv	r0, lr, r9
 8000392:	0c1c      	lsrs	r4, r3, #16
 8000394:	fb09 ee10 	mls	lr, r9, r0, lr
 8000398:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 800039c:	fb00 fe0c 	mul.w	lr, r0, ip
 80003a0:	45a6      	cmp	lr, r4
 80003a2:	fa02 f201 	lsl.w	r2, r2, r1
 80003a6:	d909      	bls.n	80003bc <__udivmoddi4+0x1a0>
 80003a8:	193c      	adds	r4, r7, r4
 80003aa:	f100 3aff 	add.w	sl, r0, #4294967295
 80003ae:	f080 809c 	bcs.w	80004ea <__udivmoddi4+0x2ce>
 80003b2:	45a6      	cmp	lr, r4
 80003b4:	f240 8099 	bls.w	80004ea <__udivmoddi4+0x2ce>
 80003b8:	3802      	subs	r0, #2
 80003ba:	443c      	add	r4, r7
 80003bc:	eba4 040e 	sub.w	r4, r4, lr
 80003c0:	fa1f fe83 	uxth.w	lr, r3
 80003c4:	fbb4 f3f9 	udiv	r3, r4, r9
 80003c8:	fb09 4413 	mls	r4, r9, r3, r4
 80003cc:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003d0:	fb03 fc0c 	mul.w	ip, r3, ip
 80003d4:	45a4      	cmp	ip, r4
 80003d6:	d908      	bls.n	80003ea <__udivmoddi4+0x1ce>
 80003d8:	193c      	adds	r4, r7, r4
 80003da:	f103 3eff 	add.w	lr, r3, #4294967295
 80003de:	f080 8082 	bcs.w	80004e6 <__udivmoddi4+0x2ca>
 80003e2:	45a4      	cmp	ip, r4
 80003e4:	d97f      	bls.n	80004e6 <__udivmoddi4+0x2ca>
 80003e6:	3b02      	subs	r3, #2
 80003e8:	443c      	add	r4, r7
 80003ea:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003ee:	eba4 040c 	sub.w	r4, r4, ip
 80003f2:	fba0 ec02 	umull	lr, ip, r0, r2
 80003f6:	4564      	cmp	r4, ip
 80003f8:	4673      	mov	r3, lr
 80003fa:	46e1      	mov	r9, ip
 80003fc:	d362      	bcc.n	80004c4 <__udivmoddi4+0x2a8>
 80003fe:	d05f      	beq.n	80004c0 <__udivmoddi4+0x2a4>
 8000400:	b15d      	cbz	r5, 800041a <__udivmoddi4+0x1fe>
 8000402:	ebb8 0203 	subs.w	r2, r8, r3
 8000406:	eb64 0409 	sbc.w	r4, r4, r9
 800040a:	fa04 f606 	lsl.w	r6, r4, r6
 800040e:	fa22 f301 	lsr.w	r3, r2, r1
 8000412:	431e      	orrs	r6, r3
 8000414:	40cc      	lsrs	r4, r1
 8000416:	e9c5 6400 	strd	r6, r4, [r5]
 800041a:	2100      	movs	r1, #0
 800041c:	e74f      	b.n	80002be <__udivmoddi4+0xa2>
 800041e:	fbb1 fcf2 	udiv	ip, r1, r2
 8000422:	0c01      	lsrs	r1, r0, #16
 8000424:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000428:	b280      	uxth	r0, r0
 800042a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800042e:	463b      	mov	r3, r7
 8000430:	4638      	mov	r0, r7
 8000432:	463c      	mov	r4, r7
 8000434:	46b8      	mov	r8, r7
 8000436:	46be      	mov	lr, r7
 8000438:	2620      	movs	r6, #32
 800043a:	fbb1 f1f7 	udiv	r1, r1, r7
 800043e:	eba2 0208 	sub.w	r2, r2, r8
 8000442:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000446:	e766      	b.n	8000316 <__udivmoddi4+0xfa>
 8000448:	4601      	mov	r1, r0
 800044a:	e718      	b.n	800027e <__udivmoddi4+0x62>
 800044c:	4610      	mov	r0, r2
 800044e:	e72c      	b.n	80002aa <__udivmoddi4+0x8e>
 8000450:	f1c6 0220 	rsb	r2, r6, #32
 8000454:	fa2e f302 	lsr.w	r3, lr, r2
 8000458:	40b7      	lsls	r7, r6
 800045a:	40b1      	lsls	r1, r6
 800045c:	fa20 f202 	lsr.w	r2, r0, r2
 8000460:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000464:	430a      	orrs	r2, r1
 8000466:	fbb3 f8fe 	udiv	r8, r3, lr
 800046a:	b2bc      	uxth	r4, r7
 800046c:	fb0e 3318 	mls	r3, lr, r8, r3
 8000470:	0c11      	lsrs	r1, r2, #16
 8000472:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000476:	fb08 f904 	mul.w	r9, r8, r4
 800047a:	40b0      	lsls	r0, r6
 800047c:	4589      	cmp	r9, r1
 800047e:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000482:	b280      	uxth	r0, r0
 8000484:	d93e      	bls.n	8000504 <__udivmoddi4+0x2e8>
 8000486:	1879      	adds	r1, r7, r1
 8000488:	f108 3cff 	add.w	ip, r8, #4294967295
 800048c:	d201      	bcs.n	8000492 <__udivmoddi4+0x276>
 800048e:	4589      	cmp	r9, r1
 8000490:	d81f      	bhi.n	80004d2 <__udivmoddi4+0x2b6>
 8000492:	eba1 0109 	sub.w	r1, r1, r9
 8000496:	fbb1 f9fe 	udiv	r9, r1, lr
 800049a:	fb09 f804 	mul.w	r8, r9, r4
 800049e:	fb0e 1119 	mls	r1, lr, r9, r1
 80004a2:	b292      	uxth	r2, r2
 80004a4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004a8:	4542      	cmp	r2, r8
 80004aa:	d229      	bcs.n	8000500 <__udivmoddi4+0x2e4>
 80004ac:	18ba      	adds	r2, r7, r2
 80004ae:	f109 31ff 	add.w	r1, r9, #4294967295
 80004b2:	d2c4      	bcs.n	800043e <__udivmoddi4+0x222>
 80004b4:	4542      	cmp	r2, r8
 80004b6:	d2c2      	bcs.n	800043e <__udivmoddi4+0x222>
 80004b8:	f1a9 0102 	sub.w	r1, r9, #2
 80004bc:	443a      	add	r2, r7
 80004be:	e7be      	b.n	800043e <__udivmoddi4+0x222>
 80004c0:	45f0      	cmp	r8, lr
 80004c2:	d29d      	bcs.n	8000400 <__udivmoddi4+0x1e4>
 80004c4:	ebbe 0302 	subs.w	r3, lr, r2
 80004c8:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004cc:	3801      	subs	r0, #1
 80004ce:	46e1      	mov	r9, ip
 80004d0:	e796      	b.n	8000400 <__udivmoddi4+0x1e4>
 80004d2:	eba7 0909 	sub.w	r9, r7, r9
 80004d6:	4449      	add	r1, r9
 80004d8:	f1a8 0c02 	sub.w	ip, r8, #2
 80004dc:	fbb1 f9fe 	udiv	r9, r1, lr
 80004e0:	fb09 f804 	mul.w	r8, r9, r4
 80004e4:	e7db      	b.n	800049e <__udivmoddi4+0x282>
 80004e6:	4673      	mov	r3, lr
 80004e8:	e77f      	b.n	80003ea <__udivmoddi4+0x1ce>
 80004ea:	4650      	mov	r0, sl
 80004ec:	e766      	b.n	80003bc <__udivmoddi4+0x1a0>
 80004ee:	4608      	mov	r0, r1
 80004f0:	e6fd      	b.n	80002ee <__udivmoddi4+0xd2>
 80004f2:	443b      	add	r3, r7
 80004f4:	3a02      	subs	r2, #2
 80004f6:	e733      	b.n	8000360 <__udivmoddi4+0x144>
 80004f8:	f1ac 0c02 	sub.w	ip, ip, #2
 80004fc:	443b      	add	r3, r7
 80004fe:	e71c      	b.n	800033a <__udivmoddi4+0x11e>
 8000500:	4649      	mov	r1, r9
 8000502:	e79c      	b.n	800043e <__udivmoddi4+0x222>
 8000504:	eba1 0109 	sub.w	r1, r1, r9
 8000508:	46c4      	mov	ip, r8
 800050a:	fbb1 f9fe 	udiv	r9, r1, lr
 800050e:	fb09 f804 	mul.w	r8, r9, r4
 8000512:	e7c4      	b.n	800049e <__udivmoddi4+0x282>

08000514 <__aeabi_idiv0>:
 8000514:	4770      	bx	lr
 8000516:	bf00      	nop

08000518 <ApplicationInit>:
#define FIRST_NAME_LENGTH 6

extern void initialise_monitor_handles(void); 

void ApplicationInit(void)
{
 8000518:	b580      	push	{r7, lr}
 800051a:	af00      	add	r7, sp, #0
	initialise_monitor_handles(); // Allows printf functionality
 800051c:	f001 ffb2 	bl	8002484 <initialise_monitor_handles>
    LTCD__Init();
 8000520:	f000 f9bc 	bl	800089c <LTCD__Init>
    LTCD_Layer_Init(0);
 8000524:	2000      	movs	r0, #0
 8000526:	f000 f979 	bl	800081c <LTCD_Layer_Init>
    LCD_Clear(0,LCD_COLOR_WHITE);
 800052a:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 800052e:	2000      	movs	r0, #0
 8000530:	f000 fa84 	bl	8000a3c <LCD_Clear>
	InitializeLCDTouch();
 8000534:	f000 fb5a 	bl	8000bec <InitializeLCDTouch>
	Button_Init_Interrupt();
 8000538:	f000 f87e 	bl	8000638 <Button_Init_Interrupt>
	startGame();
 800053c:	f000 f802 	bl	8000544 <startGame>
}
 8000540:	bf00      	nop
 8000542:	bd80      	pop	{r7, pc}

08000544 <startGame>:

void startGame(void){
 8000544:	b580      	push	{r7, lr}
 8000546:	af00      	add	r7, sp, #0
	Screen1_Display();
 8000548:	f000 fb68 	bl	8000c1c <Screen1_Display>
	Screen1_CheckPlayerMode();
 800054c:	f000 fc20 	bl	8000d90 <Screen1_CheckPlayerMode>
	Screen2_StartTimer();
 8000550:	f000 fd52 	bl	8000ff8 <Screen2_StartTimer>
	winner = 0;
 8000554:	4b04      	ldr	r3, [pc, #16]	@ (8000568 <startGame+0x24>)
 8000556:	2200      	movs	r2, #0
 8000558:	701a      	strb	r2, [r3, #0]
	Screen2_NewGame();
 800055a:	f000 fc35 	bl	8000dc8 <Screen2_NewGame>
	playGame();
 800055e:	f000 f805 	bl	800056c <playGame>
}
 8000562:	bf00      	nop
 8000564:	bd80      	pop	{r7, pc}
 8000566:	bf00      	nop
 8000568:	20000049 	.word	0x20000049

0800056c <playGame>:

void playGame(void){
 800056c:	b580      	push	{r7, lr}
 800056e:	af00      	add	r7, sp, #0
	while (winner == 0){
 8000570:	e01e      	b.n	80005b0 <playGame+0x44>
		Screen2_Display();
 8000572:	f000 fc55 	bl	8000e20 <Screen2_Display>
		if(TwoPlayerMode == false && player1turn == false){
 8000576:	4b1b      	ldr	r3, [pc, #108]	@ (80005e4 <playGame+0x78>)
 8000578:	781b      	ldrb	r3, [r3, #0]
 800057a:	f083 0301 	eor.w	r3, r3, #1
 800057e:	b2db      	uxtb	r3, r3
 8000580:	2b00      	cmp	r3, #0
 8000582:	d00b      	beq.n	800059c <playGame+0x30>
 8000584:	4b18      	ldr	r3, [pc, #96]	@ (80005e8 <playGame+0x7c>)
 8000586:	781b      	ldrb	r3, [r3, #0]
 8000588:	f083 0301 	eor.w	r3, r3, #1
 800058c:	b2db      	uxtb	r3, r3
 800058e:	2b00      	cmp	r3, #0
 8000590:	d004      	beq.n	800059c <playGame+0x30>
			Screen2_MoveAI();
 8000592:	f000 fdc5 	bl	8001120 <Screen2_MoveAI>
			Screen2_Drop();
 8000596:	f000 fd37 	bl	8001008 <Screen2_Drop>
 800059a:	e001      	b.n	80005a0 <playGame+0x34>
		}
		else{
			Screen2_Move();
 800059c:	f000 fd8a 	bl	80010b4 <Screen2_Move>
		}
		Screen2_Display();
 80005a0:	f000 fc3e 	bl	8000e20 <Screen2_Display>
		winner = Screen2_CheckState();
 80005a4:	f000 fdc4 	bl	8001130 <Screen2_CheckState>
 80005a8:	4603      	mov	r3, r0
 80005aa:	461a      	mov	r2, r3
 80005ac:	4b0f      	ldr	r3, [pc, #60]	@ (80005ec <playGame+0x80>)
 80005ae:	701a      	strb	r2, [r3, #0]
	while (winner == 0){
 80005b0:	4b0e      	ldr	r3, [pc, #56]	@ (80005ec <playGame+0x80>)
 80005b2:	781b      	ldrb	r3, [r3, #0]
 80005b4:	2b00      	cmp	r3, #0
 80005b6:	d0dc      	beq.n	8000572 <playGame+0x6>
	}
	if(winner == 1){
 80005b8:	4b0c      	ldr	r3, [pc, #48]	@ (80005ec <playGame+0x80>)
 80005ba:	781b      	ldrb	r3, [r3, #0]
 80005bc:	2b01      	cmp	r3, #1
 80005be:	d106      	bne.n	80005ce <playGame+0x62>
		player1_Score++;
 80005c0:	4b0b      	ldr	r3, [pc, #44]	@ (80005f0 <playGame+0x84>)
 80005c2:	781b      	ldrb	r3, [r3, #0]
 80005c4:	3301      	adds	r3, #1
 80005c6:	b2da      	uxtb	r2, r3
 80005c8:	4b09      	ldr	r3, [pc, #36]	@ (80005f0 <playGame+0x84>)
 80005ca:	701a      	strb	r2, [r3, #0]
 80005cc:	e005      	b.n	80005da <playGame+0x6e>
	}
	else{
		player2_Score++;
 80005ce:	4b09      	ldr	r3, [pc, #36]	@ (80005f4 <playGame+0x88>)
 80005d0:	781b      	ldrb	r3, [r3, #0]
 80005d2:	3301      	adds	r3, #1
 80005d4:	b2da      	uxtb	r2, r3
 80005d6:	4b07      	ldr	r3, [pc, #28]	@ (80005f4 <playGame+0x88>)
 80005d8:	701a      	strb	r2, [r3, #0]
	}
	Screen3_Display();
 80005da:	f000 fe69 	bl	80012b0 <Screen3_Display>
}
 80005de:	bf00      	nop
 80005e0:	bd80      	pop	{r7, pc}
 80005e2:	bf00      	nop
 80005e4:	20000048 	.word	0x20000048
 80005e8:	20000000 	.word	0x20000000
 80005ec:	20000049 	.word	0x20000049
 80005f0:	2000004a 	.word	0x2000004a
 80005f4:	2000004b 	.word	0x2000004b

080005f8 <EXTI0_IRQHandler>:
		}
	}
}

	
void EXTI0_IRQHandler(){
 80005f8:	b580      	push	{r7, lr}
 80005fa:	af00      	add	r7, sp, #0
	HAL_NVIC_DisableIRQ(EXTI0_IRQn);
 80005fc:	2006      	movs	r0, #6
 80005fe:	f002 f944 	bl	800288a <HAL_NVIC_DisableIRQ>
	if(winner == 0){
 8000602:	4b0b      	ldr	r3, [pc, #44]	@ (8000630 <EXTI0_IRQHandler+0x38>)
 8000604:	781b      	ldrb	r3, [r3, #0]
 8000606:	2b00      	cmp	r3, #0
 8000608:	d102      	bne.n	8000610 <EXTI0_IRQHandler+0x18>
		Screen2_Drop();
 800060a:	f000 fcfd 	bl	8001008 <Screen2_Drop>
 800060e:	e006      	b.n	800061e <EXTI0_IRQHandler+0x26>
	}
	else{
		winner = 0;
 8000610:	4b07      	ldr	r3, [pc, #28]	@ (8000630 <EXTI0_IRQHandler+0x38>)
 8000612:	2200      	movs	r2, #0
 8000614:	701a      	strb	r2, [r3, #0]
		Screen2_NewGame();
 8000616:	f000 fbd7 	bl	8000dc8 <Screen2_NewGame>
		playGame();
 800061a:	f7ff ffa7 	bl	800056c <playGame>
	}
	__HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_0);
 800061e:	4b05      	ldr	r3, [pc, #20]	@ (8000634 <EXTI0_IRQHandler+0x3c>)
 8000620:	2201      	movs	r2, #1
 8000622:	615a      	str	r2, [r3, #20]
	HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8000624:	2006      	movs	r0, #6
 8000626:	f002 f922 	bl	800286e <HAL_NVIC_EnableIRQ>
}
 800062a:	bf00      	nop
 800062c:	bd80      	pop	{r7, pc}
 800062e:	bf00      	nop
 8000630:	20000049 	.word	0x20000049
 8000634:	40013c00 	.word	0x40013c00

08000638 <Button_Init_Interrupt>:
#include "Button_Driver.h"



void Button_Init_Interrupt(){
 8000638:	b580      	push	{r7, lr}
 800063a:	b086      	sub	sp, #24
 800063c:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef PinConfig;
	PinConfig.Mode = GPIO_MODE_IT_RISING;
 800063e:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000642:	60bb      	str	r3, [r7, #8]
	PinConfig.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8000644:	2301      	movs	r3, #1
 8000646:	613b      	str	r3, [r7, #16]
	PinConfig.Pull = GPIO_NOPULL;
 8000648:	2300      	movs	r3, #0
 800064a:	60fb      	str	r3, [r7, #12]
	PinConfig.Pin = GPIO_PIN_0;
 800064c:	2301      	movs	r3, #1
 800064e:	607b      	str	r3, [r7, #4]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000650:	2300      	movs	r3, #0
 8000652:	603b      	str	r3, [r7, #0]
 8000654:	4b0b      	ldr	r3, [pc, #44]	@ (8000684 <Button_Init_Interrupt+0x4c>)
 8000656:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000658:	4a0a      	ldr	r2, [pc, #40]	@ (8000684 <Button_Init_Interrupt+0x4c>)
 800065a:	f043 0301 	orr.w	r3, r3, #1
 800065e:	6313      	str	r3, [r2, #48]	@ 0x30
 8000660:	4b08      	ldr	r3, [pc, #32]	@ (8000684 <Button_Init_Interrupt+0x4c>)
 8000662:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000664:	f003 0301 	and.w	r3, r3, #1
 8000668:	603b      	str	r3, [r7, #0]
 800066a:	683b      	ldr	r3, [r7, #0]
	HAL_GPIO_Init(GPIOA, &PinConfig);
 800066c:	1d3b      	adds	r3, r7, #4
 800066e:	4619      	mov	r1, r3
 8000670:	4805      	ldr	r0, [pc, #20]	@ (8000688 <Button_Init_Interrupt+0x50>)
 8000672:	f002 f925 	bl	80028c0 <HAL_GPIO_Init>
	HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8000676:	2006      	movs	r0, #6
 8000678:	f002 f8f9 	bl	800286e <HAL_NVIC_EnableIRQ>
}
 800067c:	bf00      	nop
 800067e:	3718      	adds	r7, #24
 8000680:	46bd      	mov	sp, r7
 8000682:	bd80      	pop	{r7, pc}
 8000684:	40023800 	.word	0x40023800
 8000688:	40020000 	.word	0x40020000

0800068c <LCD_GPIO_Init>:
//Someone from STM said it was "often accessed" a 1-dim array, and not a 2d array. However you still access it like a 2dim array,  using fb[y*W+x] instead of fb[y][x].
uint16_t frameBuffer[LCD_PIXEL_WIDTH*LCD_PIXEL_HEIGHT] = {0};			//16bpp pixel format.


void LCD_GPIO_Init(void)
{
 800068c:	b580      	push	{r7, lr}
 800068e:	b08c      	sub	sp, #48	@ 0x30
 8000690:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;

  /* Enable the LTDC clock */
  __HAL_RCC_LTDC_CLK_ENABLE();
 8000692:	2300      	movs	r3, #0
 8000694:	61bb      	str	r3, [r7, #24]
 8000696:	4b5a      	ldr	r3, [pc, #360]	@ (8000800 <LCD_GPIO_Init+0x174>)
 8000698:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800069a:	4a59      	ldr	r2, [pc, #356]	@ (8000800 <LCD_GPIO_Init+0x174>)
 800069c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80006a0:	6453      	str	r3, [r2, #68]	@ 0x44
 80006a2:	4b57      	ldr	r3, [pc, #348]	@ (8000800 <LCD_GPIO_Init+0x174>)
 80006a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80006a6:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80006aa:	61bb      	str	r3, [r7, #24]
 80006ac:	69bb      	ldr	r3, [r7, #24]

  /* Enable GPIO clock */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006ae:	2300      	movs	r3, #0
 80006b0:	617b      	str	r3, [r7, #20]
 80006b2:	4b53      	ldr	r3, [pc, #332]	@ (8000800 <LCD_GPIO_Init+0x174>)
 80006b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006b6:	4a52      	ldr	r2, [pc, #328]	@ (8000800 <LCD_GPIO_Init+0x174>)
 80006b8:	f043 0301 	orr.w	r3, r3, #1
 80006bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80006be:	4b50      	ldr	r3, [pc, #320]	@ (8000800 <LCD_GPIO_Init+0x174>)
 80006c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006c2:	f003 0301 	and.w	r3, r3, #1
 80006c6:	617b      	str	r3, [r7, #20]
 80006c8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80006ca:	2300      	movs	r3, #0
 80006cc:	613b      	str	r3, [r7, #16]
 80006ce:	4b4c      	ldr	r3, [pc, #304]	@ (8000800 <LCD_GPIO_Init+0x174>)
 80006d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006d2:	4a4b      	ldr	r2, [pc, #300]	@ (8000800 <LCD_GPIO_Init+0x174>)
 80006d4:	f043 0302 	orr.w	r3, r3, #2
 80006d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80006da:	4b49      	ldr	r3, [pc, #292]	@ (8000800 <LCD_GPIO_Init+0x174>)
 80006dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006de:	f003 0302 	and.w	r3, r3, #2
 80006e2:	613b      	str	r3, [r7, #16]
 80006e4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80006e6:	2300      	movs	r3, #0
 80006e8:	60fb      	str	r3, [r7, #12]
 80006ea:	4b45      	ldr	r3, [pc, #276]	@ (8000800 <LCD_GPIO_Init+0x174>)
 80006ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006ee:	4a44      	ldr	r2, [pc, #272]	@ (8000800 <LCD_GPIO_Init+0x174>)
 80006f0:	f043 0304 	orr.w	r3, r3, #4
 80006f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80006f6:	4b42      	ldr	r3, [pc, #264]	@ (8000800 <LCD_GPIO_Init+0x174>)
 80006f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006fa:	f003 0304 	and.w	r3, r3, #4
 80006fe:	60fb      	str	r3, [r7, #12]
 8000700:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000702:	2300      	movs	r3, #0
 8000704:	60bb      	str	r3, [r7, #8]
 8000706:	4b3e      	ldr	r3, [pc, #248]	@ (8000800 <LCD_GPIO_Init+0x174>)
 8000708:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800070a:	4a3d      	ldr	r2, [pc, #244]	@ (8000800 <LCD_GPIO_Init+0x174>)
 800070c:	f043 0308 	orr.w	r3, r3, #8
 8000710:	6313      	str	r3, [r2, #48]	@ 0x30
 8000712:	4b3b      	ldr	r3, [pc, #236]	@ (8000800 <LCD_GPIO_Init+0x174>)
 8000714:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000716:	f003 0308 	and.w	r3, r3, #8
 800071a:	60bb      	str	r3, [r7, #8]
 800071c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800071e:	2300      	movs	r3, #0
 8000720:	607b      	str	r3, [r7, #4]
 8000722:	4b37      	ldr	r3, [pc, #220]	@ (8000800 <LCD_GPIO_Init+0x174>)
 8000724:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000726:	4a36      	ldr	r2, [pc, #216]	@ (8000800 <LCD_GPIO_Init+0x174>)
 8000728:	f043 0320 	orr.w	r3, r3, #32
 800072c:	6313      	str	r3, [r2, #48]	@ 0x30
 800072e:	4b34      	ldr	r3, [pc, #208]	@ (8000800 <LCD_GPIO_Init+0x174>)
 8000730:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000732:	f003 0320 	and.w	r3, r3, #32
 8000736:	607b      	str	r3, [r7, #4]
 8000738:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800073a:	2300      	movs	r3, #0
 800073c:	603b      	str	r3, [r7, #0]
 800073e:	4b30      	ldr	r3, [pc, #192]	@ (8000800 <LCD_GPIO_Init+0x174>)
 8000740:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000742:	4a2f      	ldr	r2, [pc, #188]	@ (8000800 <LCD_GPIO_Init+0x174>)
 8000744:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000748:	6313      	str	r3, [r2, #48]	@ 0x30
 800074a:	4b2d      	ldr	r3, [pc, #180]	@ (8000800 <LCD_GPIO_Init+0x174>)
 800074c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800074e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000752:	603b      	str	r3, [r7, #0]
 8000754:	683b      	ldr	r3, [r7, #0]
   LCD_TFT CLK   <-> PG.07
   LCD_TFT DE   <->  PF.10
  */

  /* GPIOA configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_6 |
 8000756:	f641 0358 	movw	r3, #6232	@ 0x1858
 800075a:	61fb      	str	r3, [r7, #28]
                           GPIO_PIN_11 | GPIO_PIN_12;
  GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
 800075c:	2302      	movs	r3, #2
 800075e:	623b      	str	r3, [r7, #32]
  GPIO_InitStructure.Pull = GPIO_NOPULL;
 8000760:	2300      	movs	r3, #0
 8000762:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 8000764:	2302      	movs	r3, #2
 8000766:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStructure.Alternate= GPIO_AF14_LTDC;
 8000768:	230e      	movs	r3, #14
 800076a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStructure);
 800076c:	f107 031c 	add.w	r3, r7, #28
 8000770:	4619      	mov	r1, r3
 8000772:	4824      	ldr	r0, [pc, #144]	@ (8000804 <LCD_GPIO_Init+0x178>)
 8000774:	f002 f8a4 	bl	80028c0 <HAL_GPIO_Init>

 /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_8 | \
 8000778:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 800077c:	61fb      	str	r3, [r7, #28]
                           GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 800077e:	f107 031c 	add.w	r3, r7, #28
 8000782:	4619      	mov	r1, r3
 8000784:	4820      	ldr	r0, [pc, #128]	@ (8000808 <LCD_GPIO_Init+0x17c>)
 8000786:	f002 f89b 	bl	80028c0 <HAL_GPIO_Init>

 /* GPIOC configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_10;
 800078a:	f44f 6398 	mov.w	r3, #1216	@ 0x4c0
 800078e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);
 8000790:	f107 031c 	add.w	r3, r7, #28
 8000794:	4619      	mov	r1, r3
 8000796:	481d      	ldr	r0, [pc, #116]	@ (800080c <LCD_GPIO_Init+0x180>)
 8000798:	f002 f892 	bl	80028c0 <HAL_GPIO_Init>

 /* GPIOD configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_6;
 800079c:	2348      	movs	r3, #72	@ 0x48
 800079e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStructure);
 80007a0:	f107 031c 	add.w	r3, r7, #28
 80007a4:	4619      	mov	r1, r3
 80007a6:	481a      	ldr	r0, [pc, #104]	@ (8000810 <LCD_GPIO_Init+0x184>)
 80007a8:	f002 f88a 	bl	80028c0 <HAL_GPIO_Init>

 /* GPIOF configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_10;
 80007ac:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80007b0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStructure);
 80007b2:	f107 031c 	add.w	r3, r7, #28
 80007b6:	4619      	mov	r1, r3
 80007b8:	4816      	ldr	r0, [pc, #88]	@ (8000814 <LCD_GPIO_Init+0x188>)
 80007ba:	f002 f881 	bl	80028c0 <HAL_GPIO_Init>

 /* GPIOG configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | \
 80007be:	f44f 630c 	mov.w	r3, #2240	@ 0x8c0
 80007c2:	61fb      	str	r3, [r7, #28]
                           GPIO_PIN_11;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 80007c4:	f107 031c 	add.w	r3, r7, #28
 80007c8:	4619      	mov	r1, r3
 80007ca:	4813      	ldr	r0, [pc, #76]	@ (8000818 <LCD_GPIO_Init+0x18c>)
 80007cc:	f002 f878 	bl	80028c0 <HAL_GPIO_Init>

  /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1;
 80007d0:	2303      	movs	r3, #3
 80007d2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Alternate= GPIO_AF9_LTDC;
 80007d4:	2309      	movs	r3, #9
 80007d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 80007d8:	f107 031c 	add.w	r3, r7, #28
 80007dc:	4619      	mov	r1, r3
 80007de:	480a      	ldr	r0, [pc, #40]	@ (8000808 <LCD_GPIO_Init+0x17c>)
 80007e0:	f002 f86e 	bl	80028c0 <HAL_GPIO_Init>

  /* GPIOG configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_10 | GPIO_PIN_12;
 80007e4:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80007e8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 80007ea:	f107 031c 	add.w	r3, r7, #28
 80007ee:	4619      	mov	r1, r3
 80007f0:	4809      	ldr	r0, [pc, #36]	@ (8000818 <LCD_GPIO_Init+0x18c>)
 80007f2:	f002 f865 	bl	80028c0 <HAL_GPIO_Init>
}
 80007f6:	bf00      	nop
 80007f8:	3730      	adds	r7, #48	@ 0x30
 80007fa:	46bd      	mov	sp, r7
 80007fc:	bd80      	pop	{r7, pc}
 80007fe:	bf00      	nop
 8000800:	40023800 	.word	0x40023800
 8000804:	40020000 	.word	0x40020000
 8000808:	40020400 	.word	0x40020400
 800080c:	40020800 	.word	0x40020800
 8000810:	40020c00 	.word	0x40020c00
 8000814:	40021400 	.word	0x40021400
 8000818:	40021800 	.word	0x40021800

0800081c <LTCD_Layer_Init>:

void LTCD_Layer_Init(uint8_t LayerIndex)
{
 800081c:	b580      	push	{r7, lr}
 800081e:	b090      	sub	sp, #64	@ 0x40
 8000820:	af00      	add	r7, sp, #0
 8000822:	4603      	mov	r3, r0
 8000824:	71fb      	strb	r3, [r7, #7]
	LTDC_LayerCfgTypeDef  pLayerCfg;

	pLayerCfg.WindowX0 = 0;	//Configures the Window HORZ START Position.
 8000826:	2300      	movs	r3, #0
 8000828:	60fb      	str	r3, [r7, #12]
	pLayerCfg.WindowX1 = LCD_PIXEL_WIDTH;	//Configures the Window HORZ Stop Position.
 800082a:	23f0      	movs	r3, #240	@ 0xf0
 800082c:	613b      	str	r3, [r7, #16]
	pLayerCfg.WindowY0 = 0;	//Configures the Window vertical START Position.
 800082e:	2300      	movs	r3, #0
 8000830:	617b      	str	r3, [r7, #20]
	pLayerCfg.WindowY1 = LCD_PIXEL_HEIGHT;	//Configures the Window vertical Stop Position.
 8000832:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 8000836:	61bb      	str	r3, [r7, #24]
	pLayerCfg.PixelFormat = LCD_PIXEL_FORMAT_1;  //INCORRECT PIXEL FORMAT WILL GIVE WEIRD RESULTS!! IT MAY STILL WORK FOR 1/2 THE DISPLAY!!! //This is our buffers pixel format. 2 bytes for each pixel
 8000838:	2302      	movs	r3, #2
 800083a:	61fb      	str	r3, [r7, #28]
	pLayerCfg.Alpha = 255;
 800083c:	23ff      	movs	r3, #255	@ 0xff
 800083e:	623b      	str	r3, [r7, #32]
	pLayerCfg.Alpha0 = 0;
 8000840:	2300      	movs	r3, #0
 8000842:	627b      	str	r3, [r7, #36]	@ 0x24
	pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 8000844:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000848:	62bb      	str	r3, [r7, #40]	@ 0x28
	pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 800084a:	2305      	movs	r3, #5
 800084c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	if (LayerIndex == 0){
 800084e:	79fb      	ldrb	r3, [r7, #7]
 8000850:	2b00      	cmp	r3, #0
 8000852:	d101      	bne.n	8000858 <LTCD_Layer_Init+0x3c>
		pLayerCfg.FBStartAdress = (uintptr_t)frameBuffer;
 8000854:	4b0f      	ldr	r3, [pc, #60]	@ (8000894 <LTCD_Layer_Init+0x78>)
 8000856:	633b      	str	r3, [r7, #48]	@ 0x30
	}
	pLayerCfg.ImageWidth = LCD_PIXEL_WIDTH;
 8000858:	23f0      	movs	r3, #240	@ 0xf0
 800085a:	637b      	str	r3, [r7, #52]	@ 0x34
	pLayerCfg.ImageHeight = LCD_PIXEL_HEIGHT;
 800085c:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 8000860:	63bb      	str	r3, [r7, #56]	@ 0x38
	pLayerCfg.Backcolor.Blue = 0;
 8000862:	2300      	movs	r3, #0
 8000864:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
	pLayerCfg.Backcolor.Green = 0;
 8000868:	2300      	movs	r3, #0
 800086a:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
	pLayerCfg.Backcolor.Red = 0;
 800086e:	2300      	movs	r3, #0
 8000870:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
	if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, LayerIndex) != HAL_OK)
 8000874:	79fa      	ldrb	r2, [r7, #7]
 8000876:	f107 030c 	add.w	r3, r7, #12
 800087a:	4619      	mov	r1, r3
 800087c:	4806      	ldr	r0, [pc, #24]	@ (8000898 <LTCD_Layer_Init+0x7c>)
 800087e:	f003 fbe5 	bl	800404c <HAL_LTDC_ConfigLayer>
 8000882:	4603      	mov	r3, r0
 8000884:	2b00      	cmp	r3, #0
 8000886:	d001      	beq.n	800088c <LTCD_Layer_Init+0x70>
	{
		LCD_Error_Handler();
 8000888:	f000 f9aa 	bl	8000be0 <LCD_Error_Handler>
	}
}
 800088c:	bf00      	nop
 800088e:	3740      	adds	r7, #64	@ 0x40
 8000890:	46bd      	mov	sp, r7
 8000892:	bd80      	pop	{r7, pc}
 8000894:	20000128 	.word	0x20000128
 8000898:	2000004c 	.word	0x2000004c

0800089c <LTCD__Init>:
{
  LCD_Clear(0,LCD_COLOR_WHITE);
}

void LTCD__Init(void)
{
 800089c:	b580      	push	{r7, lr}
 800089e:	af00      	add	r7, sp, #0
	hltdc.Instance = LTDC;
 80008a0:	4b2a      	ldr	r3, [pc, #168]	@ (800094c <LTCD__Init+0xb0>)
 80008a2:	4a2b      	ldr	r2, [pc, #172]	@ (8000950 <LTCD__Init+0xb4>)
 80008a4:	601a      	str	r2, [r3, #0]
	/* Configure horizontal synchronization width */
	hltdc.Init.HorizontalSync = ILI9341_HSYNC;
 80008a6:	4b29      	ldr	r3, [pc, #164]	@ (800094c <LTCD__Init+0xb0>)
 80008a8:	2209      	movs	r2, #9
 80008aa:	615a      	str	r2, [r3, #20]
	/* Configure vertical synchronization height */
	hltdc.Init.VerticalSync = ILI9341_VSYNC;
 80008ac:	4b27      	ldr	r3, [pc, #156]	@ (800094c <LTCD__Init+0xb0>)
 80008ae:	2201      	movs	r2, #1
 80008b0:	619a      	str	r2, [r3, #24]
	/* Configure accumulated horizontal back porch */
	hltdc.Init.AccumulatedHBP = ILI9341_HBP;
 80008b2:	4b26      	ldr	r3, [pc, #152]	@ (800094c <LTCD__Init+0xb0>)
 80008b4:	221d      	movs	r2, #29
 80008b6:	61da      	str	r2, [r3, #28]
	/* Configure accumulated vertical back porch */
	hltdc.Init.AccumulatedVBP = ILI9341_VBP;
 80008b8:	4b24      	ldr	r3, [pc, #144]	@ (800094c <LTCD__Init+0xb0>)
 80008ba:	2203      	movs	r2, #3
 80008bc:	621a      	str	r2, [r3, #32]
	/* Configure accumulated active width */
	hltdc.Init.AccumulatedActiveW = 269;
 80008be:	4b23      	ldr	r3, [pc, #140]	@ (800094c <LTCD__Init+0xb0>)
 80008c0:	f240 120d 	movw	r2, #269	@ 0x10d
 80008c4:	625a      	str	r2, [r3, #36]	@ 0x24
	/* Configure accumulated active height */
	hltdc.Init.AccumulatedActiveH = 323;
 80008c6:	4b21      	ldr	r3, [pc, #132]	@ (800094c <LTCD__Init+0xb0>)
 80008c8:	f240 1243 	movw	r2, #323	@ 0x143
 80008cc:	629a      	str	r2, [r3, #40]	@ 0x28
	/* Configure total width */
	hltdc.Init.TotalWidth = 279;
 80008ce:	4b1f      	ldr	r3, [pc, #124]	@ (800094c <LTCD__Init+0xb0>)
 80008d0:	f240 1217 	movw	r2, #279	@ 0x117
 80008d4:	62da      	str	r2, [r3, #44]	@ 0x2c
	/* Configure total height */
	hltdc.Init.TotalHeigh = 327;
 80008d6:	4b1d      	ldr	r3, [pc, #116]	@ (800094c <LTCD__Init+0xb0>)
 80008d8:	f240 1247 	movw	r2, #327	@ 0x147
 80008dc:	631a      	str	r2, [r3, #48]	@ 0x30
	/* Configure R,G,B component values for LCD background color */
	hltdc.Init.Backcolor.Red = 0;
 80008de:	4b1b      	ldr	r3, [pc, #108]	@ (800094c <LTCD__Init+0xb0>)
 80008e0:	2200      	movs	r2, #0
 80008e2:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
	hltdc.Init.Backcolor.Blue = 0;
 80008e6:	4b19      	ldr	r3, [pc, #100]	@ (800094c <LTCD__Init+0xb0>)
 80008e8:	2200      	movs	r2, #0
 80008ea:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	hltdc.Init.Backcolor.Green = 0;
 80008ee:	4b17      	ldr	r3, [pc, #92]	@ (800094c <LTCD__Init+0xb0>)
 80008f0:	2200      	movs	r2, #0
 80008f2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
	/* PLLSAI_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
	/* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN = 192 Mhz */
	/* PLLLCDCLK = PLLSAI_VCO Output/PLLSAIR = 192/4 = 48 Mhz */
	/* LTDC clock frequency = PLLLCDCLK / LTDC_PLLSAI_DIVR_8 = 48/4 = 6Mhz */

	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 80008f6:	4b17      	ldr	r3, [pc, #92]	@ (8000954 <LTCD__Init+0xb8>)
 80008f8:	2208      	movs	r2, #8
 80008fa:	601a      	str	r2, [r3, #0]
	PeriphClkInitStruct.PLLSAI.PLLSAIN = 192;
 80008fc:	4b15      	ldr	r3, [pc, #84]	@ (8000954 <LTCD__Init+0xb8>)
 80008fe:	22c0      	movs	r2, #192	@ 0xc0
 8000900:	611a      	str	r2, [r3, #16]
	PeriphClkInitStruct.PLLSAI.PLLSAIR = 4;
 8000902:	4b14      	ldr	r3, [pc, #80]	@ (8000954 <LTCD__Init+0xb8>)
 8000904:	2204      	movs	r2, #4
 8000906:	619a      	str	r2, [r3, #24]
	PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 8000908:	4b12      	ldr	r3, [pc, #72]	@ (8000954 <LTCD__Init+0xb8>)
 800090a:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800090e:	625a      	str	r2, [r3, #36]	@ 0x24
	HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct);
 8000910:	4810      	ldr	r0, [pc, #64]	@ (8000954 <LTCD__Init+0xb8>)
 8000912:	f004 f9f5 	bl	8004d00 <HAL_RCCEx_PeriphCLKConfig>
	/* Polarity */
	hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8000916:	4b0d      	ldr	r3, [pc, #52]	@ (800094c <LTCD__Init+0xb0>)
 8000918:	2200      	movs	r2, #0
 800091a:	605a      	str	r2, [r3, #4]
	hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 800091c:	4b0b      	ldr	r3, [pc, #44]	@ (800094c <LTCD__Init+0xb0>)
 800091e:	2200      	movs	r2, #0
 8000920:	609a      	str	r2, [r3, #8]
	hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 8000922:	4b0a      	ldr	r3, [pc, #40]	@ (800094c <LTCD__Init+0xb0>)
 8000924:	2200      	movs	r2, #0
 8000926:	60da      	str	r2, [r3, #12]
	hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8000928:	4b08      	ldr	r3, [pc, #32]	@ (800094c <LTCD__Init+0xb0>)
 800092a:	2200      	movs	r2, #0
 800092c:	611a      	str	r2, [r3, #16]

	LCD_GPIO_Init();
 800092e:	f7ff fead 	bl	800068c <LCD_GPIO_Init>

	if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 8000932:	4806      	ldr	r0, [pc, #24]	@ (800094c <LTCD__Init+0xb0>)
 8000934:	f003 faba 	bl	8003eac <HAL_LTDC_Init>
 8000938:	4603      	mov	r3, r0
 800093a:	2b00      	cmp	r3, #0
 800093c:	d001      	beq.n	8000942 <LTCD__Init+0xa6>
	 {
	   LCD_Error_Handler();
 800093e:	f000 f94f 	bl	8000be0 <LCD_Error_Handler>
	 }

	ili9341_Init();
 8000942:	f000 fcbc 	bl	80012be <ili9341_Init>
}
 8000946:	bf00      	nop
 8000948:	bd80      	pop	{r7, pc}
 800094a:	bf00      	nop
 800094c:	2000004c 	.word	0x2000004c
 8000950:	40016800 	.word	0x40016800
 8000954:	200000f4 	.word	0x200000f4

08000958 <LCD_Draw_Pixel>:
 * This is really the only function needed.
 * All drawing consists of is manipulating the array.
 * Adding input sanitation should probably be done.
 */
void LCD_Draw_Pixel(uint16_t x, uint16_t y, uint16_t color)
{
 8000958:	b480      	push	{r7}
 800095a:	b083      	sub	sp, #12
 800095c:	af00      	add	r7, sp, #0
 800095e:	4603      	mov	r3, r0
 8000960:	80fb      	strh	r3, [r7, #6]
 8000962:	460b      	mov	r3, r1
 8000964:	80bb      	strh	r3, [r7, #4]
 8000966:	4613      	mov	r3, r2
 8000968:	807b      	strh	r3, [r7, #2]
	frameBuffer[y*LCD_PIXEL_WIDTH+x] = color;  //You cannot do x*y to set the pixel.
 800096a:	88ba      	ldrh	r2, [r7, #4]
 800096c:	4613      	mov	r3, r2
 800096e:	011b      	lsls	r3, r3, #4
 8000970:	1a9b      	subs	r3, r3, r2
 8000972:	011b      	lsls	r3, r3, #4
 8000974:	461a      	mov	r2, r3
 8000976:	88fb      	ldrh	r3, [r7, #6]
 8000978:	4413      	add	r3, r2
 800097a:	4905      	ldr	r1, [pc, #20]	@ (8000990 <LCD_Draw_Pixel+0x38>)
 800097c:	887a      	ldrh	r2, [r7, #2]
 800097e:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
}
 8000982:	bf00      	nop
 8000984:	370c      	adds	r7, #12
 8000986:	46bd      	mov	sp, r7
 8000988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800098c:	4770      	bx	lr
 800098e:	bf00      	nop
 8000990:	20000128 	.word	0x20000128

08000994 <LCD_Draw_Circle_Fill>:
 * These functions are simple examples. Most computer graphics like OpenGl and stm's graphics library use a state machine. Where you first call some function like SetColor(color), SetPosition(x,y), then DrawSqure(size)
 * Instead all of these are explicit where color, size, and position are passed in.
 * There is tons of ways to handle drawing. I dont think it matters too much.
 */
void LCD_Draw_Circle_Fill(uint16_t Xpos, uint16_t Ypos, uint16_t radius, uint16_t color)
{
 8000994:	b590      	push	{r4, r7, lr}
 8000996:	b085      	sub	sp, #20
 8000998:	af00      	add	r7, sp, #0
 800099a:	4604      	mov	r4, r0
 800099c:	4608      	mov	r0, r1
 800099e:	4611      	mov	r1, r2
 80009a0:	461a      	mov	r2, r3
 80009a2:	4623      	mov	r3, r4
 80009a4:	80fb      	strh	r3, [r7, #6]
 80009a6:	4603      	mov	r3, r0
 80009a8:	80bb      	strh	r3, [r7, #4]
 80009aa:	460b      	mov	r3, r1
 80009ac:	807b      	strh	r3, [r7, #2]
 80009ae:	4613      	mov	r3, r2
 80009b0:	803b      	strh	r3, [r7, #0]
    for(int16_t y=-radius; y<=radius; y++)
 80009b2:	887b      	ldrh	r3, [r7, #2]
 80009b4:	425b      	negs	r3, r3
 80009b6:	b29b      	uxth	r3, r3
 80009b8:	81fb      	strh	r3, [r7, #14]
 80009ba:	e034      	b.n	8000a26 <LCD_Draw_Circle_Fill+0x92>
    {
        for(int16_t x=-radius; x<=radius; x++)
 80009bc:	887b      	ldrh	r3, [r7, #2]
 80009be:	425b      	negs	r3, r3
 80009c0:	b29b      	uxth	r3, r3
 80009c2:	81bb      	strh	r3, [r7, #12]
 80009c4:	e024      	b.n	8000a10 <LCD_Draw_Circle_Fill+0x7c>
        {
            if(x*x+y*y <= radius*radius)
 80009c6:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80009ca:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 80009ce:	fb03 f202 	mul.w	r2, r3, r2
 80009d2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80009d6:	f9b7 100e 	ldrsh.w	r1, [r7, #14]
 80009da:	fb01 f303 	mul.w	r3, r1, r3
 80009de:	441a      	add	r2, r3
 80009e0:	887b      	ldrh	r3, [r7, #2]
 80009e2:	8879      	ldrh	r1, [r7, #2]
 80009e4:	fb01 f303 	mul.w	r3, r1, r3
 80009e8:	429a      	cmp	r2, r3
 80009ea:	dc0b      	bgt.n	8000a04 <LCD_Draw_Circle_Fill+0x70>
            {
            	LCD_Draw_Pixel(x+Xpos, y+Ypos, color);
 80009ec:	89ba      	ldrh	r2, [r7, #12]
 80009ee:	88fb      	ldrh	r3, [r7, #6]
 80009f0:	4413      	add	r3, r2
 80009f2:	b298      	uxth	r0, r3
 80009f4:	89fa      	ldrh	r2, [r7, #14]
 80009f6:	88bb      	ldrh	r3, [r7, #4]
 80009f8:	4413      	add	r3, r2
 80009fa:	b29b      	uxth	r3, r3
 80009fc:	883a      	ldrh	r2, [r7, #0]
 80009fe:	4619      	mov	r1, r3
 8000a00:	f7ff ffaa 	bl	8000958 <LCD_Draw_Pixel>
        for(int16_t x=-radius; x<=radius; x++)
 8000a04:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8000a08:	b29b      	uxth	r3, r3
 8000a0a:	3301      	adds	r3, #1
 8000a0c:	b29b      	uxth	r3, r3
 8000a0e:	81bb      	strh	r3, [r7, #12]
 8000a10:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8000a14:	887b      	ldrh	r3, [r7, #2]
 8000a16:	429a      	cmp	r2, r3
 8000a18:	ddd5      	ble.n	80009c6 <LCD_Draw_Circle_Fill+0x32>
    for(int16_t y=-radius; y<=radius; y++)
 8000a1a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000a1e:	b29b      	uxth	r3, r3
 8000a20:	3301      	adds	r3, #1
 8000a22:	b29b      	uxth	r3, r3
 8000a24:	81fb      	strh	r3, [r7, #14]
 8000a26:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8000a2a:	887b      	ldrh	r3, [r7, #2]
 8000a2c:	429a      	cmp	r2, r3
 8000a2e:	ddc5      	ble.n	80009bc <LCD_Draw_Circle_Fill+0x28>
            }
        }
    }
}
 8000a30:	bf00      	nop
 8000a32:	bf00      	nop
 8000a34:	3714      	adds	r7, #20
 8000a36:	46bd      	mov	sp, r7
 8000a38:	bd90      	pop	{r4, r7, pc}
	...

08000a3c <LCD_Clear>:
	  LCD_Draw_Pixel(x, i+y, color);
  }
}

void LCD_Clear(uint8_t LayerIndex, uint16_t Color)
{
 8000a3c:	b480      	push	{r7}
 8000a3e:	b085      	sub	sp, #20
 8000a40:	af00      	add	r7, sp, #0
 8000a42:	4603      	mov	r3, r0
 8000a44:	460a      	mov	r2, r1
 8000a46:	71fb      	strb	r3, [r7, #7]
 8000a48:	4613      	mov	r3, r2
 8000a4a:	80bb      	strh	r3, [r7, #4]
	if (LayerIndex == 0){
 8000a4c:	79fb      	ldrb	r3, [r7, #7]
 8000a4e:	2b00      	cmp	r3, #0
 8000a50:	d10e      	bne.n	8000a70 <LCD_Clear+0x34>
		for (uint32_t i = 0; i < LCD_PIXEL_WIDTH * LCD_PIXEL_HEIGHT; i++){
 8000a52:	2300      	movs	r3, #0
 8000a54:	60fb      	str	r3, [r7, #12]
 8000a56:	e007      	b.n	8000a68 <LCD_Clear+0x2c>
			frameBuffer[i] = Color;
 8000a58:	4908      	ldr	r1, [pc, #32]	@ (8000a7c <LCD_Clear+0x40>)
 8000a5a:	68fb      	ldr	r3, [r7, #12]
 8000a5c:	88ba      	ldrh	r2, [r7, #4]
 8000a5e:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
		for (uint32_t i = 0; i < LCD_PIXEL_WIDTH * LCD_PIXEL_HEIGHT; i++){
 8000a62:	68fb      	ldr	r3, [r7, #12]
 8000a64:	3301      	adds	r3, #1
 8000a66:	60fb      	str	r3, [r7, #12]
 8000a68:	68fb      	ldr	r3, [r7, #12]
 8000a6a:	f5b3 3f96 	cmp.w	r3, #76800	@ 0x12c00
 8000a6e:	d3f3      	bcc.n	8000a58 <LCD_Clear+0x1c>
		}
	}
  // TODO: Add more Layers if needed
}
 8000a70:	bf00      	nop
 8000a72:	3714      	adds	r7, #20
 8000a74:	46bd      	mov	sp, r7
 8000a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a7a:	4770      	bx	lr
 8000a7c:	20000128 	.word	0x20000128

08000a80 <LCD_SetTextColor>:

//This was taken and adapted from stm32's mcu code
void LCD_SetTextColor(uint16_t Color)
{
 8000a80:	b480      	push	{r7}
 8000a82:	b083      	sub	sp, #12
 8000a84:	af00      	add	r7, sp, #0
 8000a86:	4603      	mov	r3, r0
 8000a88:	80fb      	strh	r3, [r7, #6]
  CurrentTextColor = Color;
 8000a8a:	4a04      	ldr	r2, [pc, #16]	@ (8000a9c <LCD_SetTextColor+0x1c>)
 8000a8c:	88fb      	ldrh	r3, [r7, #6]
 8000a8e:	8013      	strh	r3, [r2, #0]
}
 8000a90:	bf00      	nop
 8000a92:	370c      	adds	r7, #12
 8000a94:	46bd      	mov	sp, r7
 8000a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a9a:	4770      	bx	lr
 8000a9c:	20000002 	.word	0x20000002

08000aa0 <LCD_SetFont>:

//This was taken and adapted from stm32's mcu code
void LCD_SetFont(FONT_t *fonts)
{
 8000aa0:	b480      	push	{r7}
 8000aa2:	b083      	sub	sp, #12
 8000aa4:	af00      	add	r7, sp, #0
 8000aa6:	6078      	str	r0, [r7, #4]
  LCD_Currentfonts = fonts;
 8000aa8:	4a04      	ldr	r2, [pc, #16]	@ (8000abc <LCD_SetFont+0x1c>)
 8000aaa:	687b      	ldr	r3, [r7, #4]
 8000aac:	6013      	str	r3, [r2, #0]
}
 8000aae:	bf00      	nop
 8000ab0:	370c      	adds	r7, #12
 8000ab2:	46bd      	mov	sp, r7
 8000ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ab8:	4770      	bx	lr
 8000aba:	bf00      	nop
 8000abc:	20000124 	.word	0x20000124

08000ac0 <LCD_Draw_Char>:

//This was taken and adapted from stm32's mcu code
void LCD_Draw_Char(uint16_t Xpos, uint16_t Ypos, const uint16_t *c)
{
 8000ac0:	b580      	push	{r7, lr}
 8000ac2:	b084      	sub	sp, #16
 8000ac4:	af00      	add	r7, sp, #0
 8000ac6:	4603      	mov	r3, r0
 8000ac8:	603a      	str	r2, [r7, #0]
 8000aca:	80fb      	strh	r3, [r7, #6]
 8000acc:	460b      	mov	r3, r1
 8000ace:	80bb      	strh	r3, [r7, #4]
  uint32_t index = 0, counter = 0;
 8000ad0:	2300      	movs	r3, #0
 8000ad2:	60fb      	str	r3, [r7, #12]
 8000ad4:	2300      	movs	r3, #0
 8000ad6:	60bb      	str	r3, [r7, #8]
  for(index = 0; index < LCD_Currentfonts->Height; index++)
 8000ad8:	2300      	movs	r3, #0
 8000ada:	60fb      	str	r3, [r7, #12]
 8000adc:	e04c      	b.n	8000b78 <LCD_Draw_Char+0xb8>
  {
    for(counter = 0; counter < LCD_Currentfonts->Width; counter++)
 8000ade:	2300      	movs	r3, #0
 8000ae0:	60bb      	str	r3, [r7, #8]
 8000ae2:	e03f      	b.n	8000b64 <LCD_Draw_Char+0xa4>
    {
      if((((c[index] & ((0x80 << ((LCD_Currentfonts->Width / 12 ) * 8 ) ) >> counter)) == 0x00) && (LCD_Currentfonts->Width <= 12)) || (((c[index] & (0x1 << counter)) == 0x00)&&(LCD_Currentfonts->Width > 12 )))
 8000ae4:	68fb      	ldr	r3, [r7, #12]
 8000ae6:	005b      	lsls	r3, r3, #1
 8000ae8:	683a      	ldr	r2, [r7, #0]
 8000aea:	4413      	add	r3, r2
 8000aec:	881b      	ldrh	r3, [r3, #0]
 8000aee:	4619      	mov	r1, r3
 8000af0:	4b27      	ldr	r3, [pc, #156]	@ (8000b90 <LCD_Draw_Char+0xd0>)
 8000af2:	681b      	ldr	r3, [r3, #0]
 8000af4:	889b      	ldrh	r3, [r3, #4]
 8000af6:	4a27      	ldr	r2, [pc, #156]	@ (8000b94 <LCD_Draw_Char+0xd4>)
 8000af8:	fba2 2303 	umull	r2, r3, r2, r3
 8000afc:	08db      	lsrs	r3, r3, #3
 8000afe:	b29b      	uxth	r3, r3
 8000b00:	00db      	lsls	r3, r3, #3
 8000b02:	2280      	movs	r2, #128	@ 0x80
 8000b04:	409a      	lsls	r2, r3
 8000b06:	68bb      	ldr	r3, [r7, #8]
 8000b08:	fa42 f303 	asr.w	r3, r2, r3
 8000b0c:	400b      	ands	r3, r1
 8000b0e:	2b00      	cmp	r3, #0
 8000b10:	d104      	bne.n	8000b1c <LCD_Draw_Char+0x5c>
 8000b12:	4b1f      	ldr	r3, [pc, #124]	@ (8000b90 <LCD_Draw_Char+0xd0>)
 8000b14:	681b      	ldr	r3, [r3, #0]
 8000b16:	889b      	ldrh	r3, [r3, #4]
 8000b18:	2b0c      	cmp	r3, #12
 8000b1a:	d920      	bls.n	8000b5e <LCD_Draw_Char+0x9e>
 8000b1c:	68fb      	ldr	r3, [r7, #12]
 8000b1e:	005b      	lsls	r3, r3, #1
 8000b20:	683a      	ldr	r2, [r7, #0]
 8000b22:	4413      	add	r3, r2
 8000b24:	881b      	ldrh	r3, [r3, #0]
 8000b26:	461a      	mov	r2, r3
 8000b28:	68bb      	ldr	r3, [r7, #8]
 8000b2a:	fa42 f303 	asr.w	r3, r2, r3
 8000b2e:	f003 0301 	and.w	r3, r3, #1
 8000b32:	2b00      	cmp	r3, #0
 8000b34:	d104      	bne.n	8000b40 <LCD_Draw_Char+0x80>
 8000b36:	4b16      	ldr	r3, [pc, #88]	@ (8000b90 <LCD_Draw_Char+0xd0>)
 8000b38:	681b      	ldr	r3, [r3, #0]
 8000b3a:	889b      	ldrh	r3, [r3, #4]
 8000b3c:	2b0c      	cmp	r3, #12
 8000b3e:	d80e      	bhi.n	8000b5e <LCD_Draw_Char+0x9e>
      {
         //Background If want to overrite text under then add a set color here
      }
      else
      {
    	  LCD_Draw_Pixel(counter + Xpos,index + Ypos,CurrentTextColor);
 8000b40:	68bb      	ldr	r3, [r7, #8]
 8000b42:	b29a      	uxth	r2, r3
 8000b44:	88fb      	ldrh	r3, [r7, #6]
 8000b46:	4413      	add	r3, r2
 8000b48:	b298      	uxth	r0, r3
 8000b4a:	68fb      	ldr	r3, [r7, #12]
 8000b4c:	b29a      	uxth	r2, r3
 8000b4e:	88bb      	ldrh	r3, [r7, #4]
 8000b50:	4413      	add	r3, r2
 8000b52:	b29b      	uxth	r3, r3
 8000b54:	4a10      	ldr	r2, [pc, #64]	@ (8000b98 <LCD_Draw_Char+0xd8>)
 8000b56:	8812      	ldrh	r2, [r2, #0]
 8000b58:	4619      	mov	r1, r3
 8000b5a:	f7ff fefd 	bl	8000958 <LCD_Draw_Pixel>
    for(counter = 0; counter < LCD_Currentfonts->Width; counter++)
 8000b5e:	68bb      	ldr	r3, [r7, #8]
 8000b60:	3301      	adds	r3, #1
 8000b62:	60bb      	str	r3, [r7, #8]
 8000b64:	4b0a      	ldr	r3, [pc, #40]	@ (8000b90 <LCD_Draw_Char+0xd0>)
 8000b66:	681b      	ldr	r3, [r3, #0]
 8000b68:	889b      	ldrh	r3, [r3, #4]
 8000b6a:	461a      	mov	r2, r3
 8000b6c:	68bb      	ldr	r3, [r7, #8]
 8000b6e:	4293      	cmp	r3, r2
 8000b70:	d3b8      	bcc.n	8000ae4 <LCD_Draw_Char+0x24>
  for(index = 0; index < LCD_Currentfonts->Height; index++)
 8000b72:	68fb      	ldr	r3, [r7, #12]
 8000b74:	3301      	adds	r3, #1
 8000b76:	60fb      	str	r3, [r7, #12]
 8000b78:	4b05      	ldr	r3, [pc, #20]	@ (8000b90 <LCD_Draw_Char+0xd0>)
 8000b7a:	681b      	ldr	r3, [r3, #0]
 8000b7c:	88db      	ldrh	r3, [r3, #6]
 8000b7e:	461a      	mov	r2, r3
 8000b80:	68fb      	ldr	r3, [r7, #12]
 8000b82:	4293      	cmp	r3, r2
 8000b84:	d3ab      	bcc.n	8000ade <LCD_Draw_Char+0x1e>
      }
    }
  }
}
 8000b86:	bf00      	nop
 8000b88:	bf00      	nop
 8000b8a:	3710      	adds	r7, #16
 8000b8c:	46bd      	mov	sp, r7
 8000b8e:	bd80      	pop	{r7, pc}
 8000b90:	20000124 	.word	0x20000124
 8000b94:	aaaaaaab 	.word	0xaaaaaaab
 8000b98:	20000002 	.word	0x20000002

08000b9c <LCD_DisplayChar>:

//This was taken and adapted from stm32's mcu code
void LCD_DisplayChar(uint16_t Xpos, uint16_t Ypos, uint8_t Ascii)
{
 8000b9c:	b580      	push	{r7, lr}
 8000b9e:	b082      	sub	sp, #8
 8000ba0:	af00      	add	r7, sp, #0
 8000ba2:	4603      	mov	r3, r0
 8000ba4:	80fb      	strh	r3, [r7, #6]
 8000ba6:	460b      	mov	r3, r1
 8000ba8:	80bb      	strh	r3, [r7, #4]
 8000baa:	4613      	mov	r3, r2
 8000bac:	70fb      	strb	r3, [r7, #3]
  Ascii -= 32;
 8000bae:	78fb      	ldrb	r3, [r7, #3]
 8000bb0:	3b20      	subs	r3, #32
 8000bb2:	70fb      	strb	r3, [r7, #3]
  LCD_Draw_Char(Xpos, Ypos, &LCD_Currentfonts->table[Ascii * LCD_Currentfonts->Height]);
 8000bb4:	4b09      	ldr	r3, [pc, #36]	@ (8000bdc <LCD_DisplayChar+0x40>)
 8000bb6:	681b      	ldr	r3, [r3, #0]
 8000bb8:	681a      	ldr	r2, [r3, #0]
 8000bba:	78fb      	ldrb	r3, [r7, #3]
 8000bbc:	4907      	ldr	r1, [pc, #28]	@ (8000bdc <LCD_DisplayChar+0x40>)
 8000bbe:	6809      	ldr	r1, [r1, #0]
 8000bc0:	88c9      	ldrh	r1, [r1, #6]
 8000bc2:	fb01 f303 	mul.w	r3, r1, r3
 8000bc6:	005b      	lsls	r3, r3, #1
 8000bc8:	441a      	add	r2, r3
 8000bca:	88b9      	ldrh	r1, [r7, #4]
 8000bcc:	88fb      	ldrh	r3, [r7, #6]
 8000bce:	4618      	mov	r0, r3
 8000bd0:	f7ff ff76 	bl	8000ac0 <LCD_Draw_Char>
}
 8000bd4:	bf00      	nop
 8000bd6:	3708      	adds	r7, #8
 8000bd8:	46bd      	mov	sp, r7
 8000bda:	bd80      	pop	{r7, pc}
 8000bdc:	20000124 	.word	0x20000124

08000be0 <LCD_Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void LCD_Error_Handler(void)
{
 8000be0:	b480      	push	{r7}
 8000be2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000be4:	b672      	cpsid	i
}
 8000be6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000be8:	bf00      	nop
 8000bea:	e7fd      	b.n	8000be8 <LCD_Error_Handler+0x8>

08000bec <InitializeLCDTouch>:
// Touch Functionality   //

#if COMPILE_TOUCH_FUNCTIONS == 1

void InitializeLCDTouch(void)
{
 8000bec:	b580      	push	{r7, lr}
 8000bee:	af00      	add	r7, sp, #0
  if(STMPE811_Init() != STMPE811_State_Ok)
 8000bf0:	f001 f8fd 	bl	8001dee <STMPE811_Init>
 8000bf4:	4603      	mov	r3, r0
 8000bf6:	2b02      	cmp	r3, #2
 8000bf8:	d001      	beq.n	8000bfe <InitializeLCDTouch+0x12>
  {
	 for(;;); // Hang code due to error in initialzation
 8000bfa:	bf00      	nop
 8000bfc:	e7fd      	b.n	8000bfa <InitializeLCDTouch+0xe>
  }
}
 8000bfe:	bf00      	nop
 8000c00:	bd80      	pop	{r7, pc}

08000c02 <returnTouchStateAndLocation>:

STMPE811_State_t returnTouchStateAndLocation(STMPE811_TouchData * touchStruct)
{
 8000c02:	b580      	push	{r7, lr}
 8000c04:	b082      	sub	sp, #8
 8000c06:	af00      	add	r7, sp, #0
 8000c08:	6078      	str	r0, [r7, #4]
	return STMPE811_ReadTouch(touchStruct);
 8000c0a:	6878      	ldr	r0, [r7, #4]
 8000c0c:	f001 f9a7 	bl	8001f5e <STMPE811_ReadTouch>
 8000c10:	4603      	mov	r3, r0
}
 8000c12:	4618      	mov	r0, r3
 8000c14:	3708      	adds	r7, #8
 8000c16:	46bd      	mov	sp, r7
 8000c18:	bd80      	pop	{r7, pc}
	...

08000c1c <Screen1_Display>:
#include "Screen_1.h"


void Screen1_Display(void){
 8000c1c:	b580      	push	{r7, lr}
 8000c1e:	af00      	add	r7, sp, #0
    LCD_Clear(0, LCD_COLOR_GREY);
 8000c20:	f24f 71de 	movw	r1, #63454	@ 0xf7de
 8000c24:	2000      	movs	r0, #0
 8000c26:	f7ff ff09 	bl	8000a3c <LCD_Clear>
    
    LCD_SetFont(&Font16x24);
 8000c2a:	4857      	ldr	r0, [pc, #348]	@ (8000d88 <Screen1_Display+0x16c>)
 8000c2c:	f7ff ff38 	bl	8000aa0 <LCD_SetFont>
    LCD_SetTextColor(LCD_COLOR_BLACK);
 8000c30:	2000      	movs	r0, #0
 8000c32:	f7ff ff25 	bl	8000a80 <LCD_SetTextColor>
    LCD_DisplayChar(20, 20, 'C');
 8000c36:	2243      	movs	r2, #67	@ 0x43
 8000c38:	2114      	movs	r1, #20
 8000c3a:	2014      	movs	r0, #20
 8000c3c:	f7ff ffae 	bl	8000b9c <LCD_DisplayChar>
    LCD_DisplayChar(40, 20, 'O');
 8000c40:	224f      	movs	r2, #79	@ 0x4f
 8000c42:	2114      	movs	r1, #20
 8000c44:	2028      	movs	r0, #40	@ 0x28
 8000c46:	f7ff ffa9 	bl	8000b9c <LCD_DisplayChar>
    LCD_DisplayChar(60, 20, 'N');
 8000c4a:	224e      	movs	r2, #78	@ 0x4e
 8000c4c:	2114      	movs	r1, #20
 8000c4e:	203c      	movs	r0, #60	@ 0x3c
 8000c50:	f7ff ffa4 	bl	8000b9c <LCD_DisplayChar>
    LCD_DisplayChar(80, 20, 'N');
 8000c54:	224e      	movs	r2, #78	@ 0x4e
 8000c56:	2114      	movs	r1, #20
 8000c58:	2050      	movs	r0, #80	@ 0x50
 8000c5a:	f7ff ff9f 	bl	8000b9c <LCD_DisplayChar>
    LCD_DisplayChar(100, 20, 'E');
 8000c5e:	2245      	movs	r2, #69	@ 0x45
 8000c60:	2114      	movs	r1, #20
 8000c62:	2064      	movs	r0, #100	@ 0x64
 8000c64:	f7ff ff9a 	bl	8000b9c <LCD_DisplayChar>
    LCD_DisplayChar(120, 20, 'C');
 8000c68:	2243      	movs	r2, #67	@ 0x43
 8000c6a:	2114      	movs	r1, #20
 8000c6c:	2078      	movs	r0, #120	@ 0x78
 8000c6e:	f7ff ff95 	bl	8000b9c <LCD_DisplayChar>
    LCD_DisplayChar(140, 20, 'T');
 8000c72:	2254      	movs	r2, #84	@ 0x54
 8000c74:	2114      	movs	r1, #20
 8000c76:	208c      	movs	r0, #140	@ 0x8c
 8000c78:	f7ff ff90 	bl	8000b9c <LCD_DisplayChar>
    LCD_DisplayChar(180, 20, '4');
 8000c7c:	2234      	movs	r2, #52	@ 0x34
 8000c7e:	2114      	movs	r1, #20
 8000c80:	20b4      	movs	r0, #180	@ 0xb4
 8000c82:	f7ff ff8b 	bl	8000b9c <LCD_DisplayChar>

    LCD_SetFont(&Font12x12);
 8000c86:	4841      	ldr	r0, [pc, #260]	@ (8000d8c <Screen1_Display+0x170>)
 8000c88:	f7ff ff0a 	bl	8000aa0 <LCD_SetFont>
    LCD_DisplayChar(20, 110, '1');
 8000c8c:	2231      	movs	r2, #49	@ 0x31
 8000c8e:	216e      	movs	r1, #110	@ 0x6e
 8000c90:	2014      	movs	r0, #20
 8000c92:	f7ff ff83 	bl	8000b9c <LCD_DisplayChar>
    LCD_DisplayChar(35, 110, 'P');
 8000c96:	2250      	movs	r2, #80	@ 0x50
 8000c98:	216e      	movs	r1, #110	@ 0x6e
 8000c9a:	2023      	movs	r0, #35	@ 0x23
 8000c9c:	f7ff ff7e 	bl	8000b9c <LCD_DisplayChar>
    LCD_DisplayChar(45, 110, 'L');
 8000ca0:	224c      	movs	r2, #76	@ 0x4c
 8000ca2:	216e      	movs	r1, #110	@ 0x6e
 8000ca4:	202d      	movs	r0, #45	@ 0x2d
 8000ca6:	f7ff ff79 	bl	8000b9c <LCD_DisplayChar>
    LCD_DisplayChar(55, 110, 'A');
 8000caa:	2241      	movs	r2, #65	@ 0x41
 8000cac:	216e      	movs	r1, #110	@ 0x6e
 8000cae:	2037      	movs	r0, #55	@ 0x37
 8000cb0:	f7ff ff74 	bl	8000b9c <LCD_DisplayChar>
    LCD_DisplayChar(65, 110, 'Y');
 8000cb4:	2259      	movs	r2, #89	@ 0x59
 8000cb6:	216e      	movs	r1, #110	@ 0x6e
 8000cb8:	2041      	movs	r0, #65	@ 0x41
 8000cba:	f7ff ff6f 	bl	8000b9c <LCD_DisplayChar>
    LCD_DisplayChar(75, 110, 'E');
 8000cbe:	2245      	movs	r2, #69	@ 0x45
 8000cc0:	216e      	movs	r1, #110	@ 0x6e
 8000cc2:	204b      	movs	r0, #75	@ 0x4b
 8000cc4:	f7ff ff6a 	bl	8000b9c <LCD_DisplayChar>
    LCD_DisplayChar(85, 110, 'R');
 8000cc8:	2252      	movs	r2, #82	@ 0x52
 8000cca:	216e      	movs	r1, #110	@ 0x6e
 8000ccc:	2055      	movs	r0, #85	@ 0x55
 8000cce:	f7ff ff65 	bl	8000b9c <LCD_DisplayChar>
    LCD_DisplayChar(40, 125, 'M');
 8000cd2:	224d      	movs	r2, #77	@ 0x4d
 8000cd4:	217d      	movs	r1, #125	@ 0x7d
 8000cd6:	2028      	movs	r0, #40	@ 0x28
 8000cd8:	f7ff ff60 	bl	8000b9c <LCD_DisplayChar>
    LCD_DisplayChar(50, 125, 'O');
 8000cdc:	224f      	movs	r2, #79	@ 0x4f
 8000cde:	217d      	movs	r1, #125	@ 0x7d
 8000ce0:	2032      	movs	r0, #50	@ 0x32
 8000ce2:	f7ff ff5b 	bl	8000b9c <LCD_DisplayChar>
    LCD_DisplayChar(60, 125, 'D');
 8000ce6:	2244      	movs	r2, #68	@ 0x44
 8000ce8:	217d      	movs	r1, #125	@ 0x7d
 8000cea:	203c      	movs	r0, #60	@ 0x3c
 8000cec:	f7ff ff56 	bl	8000b9c <LCD_DisplayChar>
    LCD_DisplayChar(70, 125, 'E');
 8000cf0:	2245      	movs	r2, #69	@ 0x45
 8000cf2:	217d      	movs	r1, #125	@ 0x7d
 8000cf4:	2046      	movs	r0, #70	@ 0x46
 8000cf6:	f7ff ff51 	bl	8000b9c <LCD_DisplayChar>

    LCD_DisplayChar(140, 110, '2');
 8000cfa:	2232      	movs	r2, #50	@ 0x32
 8000cfc:	216e      	movs	r1, #110	@ 0x6e
 8000cfe:	208c      	movs	r0, #140	@ 0x8c
 8000d00:	f7ff ff4c 	bl	8000b9c <LCD_DisplayChar>
    LCD_DisplayChar(155, 110, 'P');
 8000d04:	2250      	movs	r2, #80	@ 0x50
 8000d06:	216e      	movs	r1, #110	@ 0x6e
 8000d08:	209b      	movs	r0, #155	@ 0x9b
 8000d0a:	f7ff ff47 	bl	8000b9c <LCD_DisplayChar>
    LCD_DisplayChar(165, 110, 'L');
 8000d0e:	224c      	movs	r2, #76	@ 0x4c
 8000d10:	216e      	movs	r1, #110	@ 0x6e
 8000d12:	20a5      	movs	r0, #165	@ 0xa5
 8000d14:	f7ff ff42 	bl	8000b9c <LCD_DisplayChar>
    LCD_DisplayChar(175, 110, 'A');
 8000d18:	2241      	movs	r2, #65	@ 0x41
 8000d1a:	216e      	movs	r1, #110	@ 0x6e
 8000d1c:	20af      	movs	r0, #175	@ 0xaf
 8000d1e:	f7ff ff3d 	bl	8000b9c <LCD_DisplayChar>
    LCD_DisplayChar(185, 110, 'Y');
 8000d22:	2259      	movs	r2, #89	@ 0x59
 8000d24:	216e      	movs	r1, #110	@ 0x6e
 8000d26:	20b9      	movs	r0, #185	@ 0xb9
 8000d28:	f7ff ff38 	bl	8000b9c <LCD_DisplayChar>
    LCD_DisplayChar(195, 110, 'E');
 8000d2c:	2245      	movs	r2, #69	@ 0x45
 8000d2e:	216e      	movs	r1, #110	@ 0x6e
 8000d30:	20c3      	movs	r0, #195	@ 0xc3
 8000d32:	f7ff ff33 	bl	8000b9c <LCD_DisplayChar>
    LCD_DisplayChar(205, 110, 'R');
 8000d36:	2252      	movs	r2, #82	@ 0x52
 8000d38:	216e      	movs	r1, #110	@ 0x6e
 8000d3a:	20cd      	movs	r0, #205	@ 0xcd
 8000d3c:	f7ff ff2e 	bl	8000b9c <LCD_DisplayChar>
    LCD_DisplayChar(160, 125, 'M');
 8000d40:	224d      	movs	r2, #77	@ 0x4d
 8000d42:	217d      	movs	r1, #125	@ 0x7d
 8000d44:	20a0      	movs	r0, #160	@ 0xa0
 8000d46:	f7ff ff29 	bl	8000b9c <LCD_DisplayChar>
    LCD_DisplayChar(170, 125, 'O');
 8000d4a:	224f      	movs	r2, #79	@ 0x4f
 8000d4c:	217d      	movs	r1, #125	@ 0x7d
 8000d4e:	20aa      	movs	r0, #170	@ 0xaa
 8000d50:	f7ff ff24 	bl	8000b9c <LCD_DisplayChar>
    LCD_DisplayChar(180, 125, 'D');
 8000d54:	2244      	movs	r2, #68	@ 0x44
 8000d56:	217d      	movs	r1, #125	@ 0x7d
 8000d58:	20b4      	movs	r0, #180	@ 0xb4
 8000d5a:	f7ff ff1f 	bl	8000b9c <LCD_DisplayChar>
    LCD_DisplayChar(190, 125, 'E');
 8000d5e:	2245      	movs	r2, #69	@ 0x45
 8000d60:	217d      	movs	r1, #125	@ 0x7d
 8000d62:	20be      	movs	r0, #190	@ 0xbe
 8000d64:	f7ff ff1a 	bl	8000b9c <LCD_DisplayChar>


    LCD_Draw_Circle_Fill(60, (LCD_PIXEL_HEIGHT/2)+20, 40, LCD_COLOR_RED);
 8000d68:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8000d6c:	2228      	movs	r2, #40	@ 0x28
 8000d6e:	21b4      	movs	r1, #180	@ 0xb4
 8000d70:	203c      	movs	r0, #60	@ 0x3c
 8000d72:	f7ff fe0f 	bl	8000994 <LCD_Draw_Circle_Fill>
    LCD_Draw_Circle_Fill(LCD_PIXEL_WIDTH-60, (LCD_PIXEL_HEIGHT/2)+20, 40, LCD_COLOR_BLUE);
 8000d76:	231f      	movs	r3, #31
 8000d78:	2228      	movs	r2, #40	@ 0x28
 8000d7a:	21b4      	movs	r1, #180	@ 0xb4
 8000d7c:	20b4      	movs	r0, #180	@ 0xb4
 8000d7e:	f7ff fe09 	bl	8000994 <LCD_Draw_Circle_Fill>
}
 8000d82:	bf00      	nop
 8000d84:	bd80      	pop	{r7, pc}
 8000d86:	bf00      	nop
 8000d88:	2000000c 	.word	0x2000000c
 8000d8c:	20000014 	.word	0x20000014

08000d90 <Screen1_CheckPlayerMode>:


void Screen1_CheckPlayerMode(void){
 8000d90:	b580      	push	{r7, lr}
 8000d92:	b082      	sub	sp, #8
 8000d94:	af00      	add	r7, sp, #0
	STMPE811_TouchData touch;
	touch.pressed = STMPE811_State_Released;
 8000d96:	2301      	movs	r3, #1
 8000d98:	713b      	strb	r3, [r7, #4]
	while(touch.pressed == STMPE811_State_Released){
 8000d9a:	e003      	b.n	8000da4 <Screen1_CheckPlayerMode+0x14>
		returnTouchStateAndLocation(&touch);
 8000d9c:	463b      	mov	r3, r7
 8000d9e:	4618      	mov	r0, r3
 8000da0:	f7ff ff2f 	bl	8000c02 <returnTouchStateAndLocation>
	while(touch.pressed == STMPE811_State_Released){
 8000da4:	793b      	ldrb	r3, [r7, #4]
 8000da6:	2b01      	cmp	r3, #1
 8000da8:	d0f8      	beq.n	8000d9c <Screen1_CheckPlayerMode+0xc>
	}
	if (touch.x < LCD_PIXEL_WIDTH/2){
 8000daa:	883b      	ldrh	r3, [r7, #0]
 8000dac:	2b77      	cmp	r3, #119	@ 0x77
 8000dae:	d802      	bhi.n	8000db6 <Screen1_CheckPlayerMode+0x26>
		TwoPlayerMode = LEFT_TOUCH;
 8000db0:	4b04      	ldr	r3, [pc, #16]	@ (8000dc4 <Screen1_CheckPlayerMode+0x34>)
 8000db2:	2200      	movs	r2, #0
 8000db4:	701a      	strb	r2, [r3, #0]
	}
	TwoPlayerMode = RIGHT_TOUCH;
 8000db6:	4b03      	ldr	r3, [pc, #12]	@ (8000dc4 <Screen1_CheckPlayerMode+0x34>)
 8000db8:	2201      	movs	r2, #1
 8000dba:	701a      	strb	r2, [r3, #0]
}
 8000dbc:	bf00      	nop
 8000dbe:	3708      	adds	r7, #8
 8000dc0:	46bd      	mov	sp, r7
 8000dc2:	bd80      	pop	{r7, pc}
 8000dc4:	20025928 	.word	0x20025928

08000dc8 <Screen2_NewGame>:
#include "Screen_2.h"


void Screen2_NewGame(void){
 8000dc8:	b580      	push	{r7, lr}
 8000dca:	b082      	sub	sp, #8
 8000dcc:	af00      	add	r7, sp, #0
	LCD_Clear(0, LCD_COLOR_GREY);
 8000dce:	f24f 71de 	movw	r1, #63454	@ 0xf7de
 8000dd2:	2000      	movs	r0, #0
 8000dd4:	f7ff fe32 	bl	8000a3c <LCD_Clear>
	for (int i = 0; i<boardColumns; i++){
 8000dd8:	2300      	movs	r3, #0
 8000dda:	607b      	str	r3, [r7, #4]
 8000ddc:	e016      	b.n	8000e0c <Screen2_NewGame+0x44>
		for (int j = 0; j<boardRows; j++){
 8000dde:	2300      	movs	r3, #0
 8000de0:	603b      	str	r3, [r7, #0]
 8000de2:	e00d      	b.n	8000e00 <Screen2_NewGame+0x38>
	        gameBoard[i][j] = 0;
 8000de4:	490d      	ldr	r1, [pc, #52]	@ (8000e1c <Screen2_NewGame+0x54>)
 8000de6:	687a      	ldr	r2, [r7, #4]
 8000de8:	4613      	mov	r3, r2
 8000dea:	005b      	lsls	r3, r3, #1
 8000dec:	4413      	add	r3, r2
 8000dee:	005b      	lsls	r3, r3, #1
 8000df0:	683a      	ldr	r2, [r7, #0]
 8000df2:	4413      	add	r3, r2
 8000df4:	2200      	movs	r2, #0
 8000df6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		for (int j = 0; j<boardRows; j++){
 8000dfa:	683b      	ldr	r3, [r7, #0]
 8000dfc:	3301      	adds	r3, #1
 8000dfe:	603b      	str	r3, [r7, #0]
 8000e00:	683b      	ldr	r3, [r7, #0]
 8000e02:	2b05      	cmp	r3, #5
 8000e04:	ddee      	ble.n	8000de4 <Screen2_NewGame+0x1c>
	for (int i = 0; i<boardColumns; i++){
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	3301      	adds	r3, #1
 8000e0a:	607b      	str	r3, [r7, #4]
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	2b06      	cmp	r3, #6
 8000e10:	dde5      	ble.n	8000dde <Screen2_NewGame+0x16>
		}
	}
}
 8000e12:	bf00      	nop
 8000e14:	bf00      	nop
 8000e16:	3708      	adds	r7, #8
 8000e18:	46bd      	mov	sp, r7
 8000e1a:	bd80      	pop	{r7, pc}
 8000e1c:	2002592c 	.word	0x2002592c

08000e20 <Screen2_Display>:

void Screen2_Display(void){
 8000e20:	b580      	push	{r7, lr}
 8000e22:	b084      	sub	sp, #16
 8000e24:	af00      	add	r7, sp, #0
    LCD_Clear(0, LCD_COLOR_GREY);
 8000e26:	f24f 71de 	movw	r1, #63454	@ 0xf7de
 8000e2a:	2000      	movs	r0, #0
 8000e2c:	f7ff fe06 	bl	8000a3c <LCD_Clear>
    
    LCD_SetFont(&Font16x24);
 8000e30:	486d      	ldr	r0, [pc, #436]	@ (8000fe8 <Screen2_Display+0x1c8>)
 8000e32:	f7ff fe35 	bl	8000aa0 <LCD_SetFont>
    LCD_SetTextColor(LCD_COLOR_BLACK);
 8000e36:	2000      	movs	r0, #0
 8000e38:	f7ff fe22 	bl	8000a80 <LCD_SetTextColor>
    LCD_DisplayChar(20, 20, 'C');
 8000e3c:	2243      	movs	r2, #67	@ 0x43
 8000e3e:	2114      	movs	r1, #20
 8000e40:	2014      	movs	r0, #20
 8000e42:	f7ff feab 	bl	8000b9c <LCD_DisplayChar>
    LCD_DisplayChar(40, 20, 'O');
 8000e46:	224f      	movs	r2, #79	@ 0x4f
 8000e48:	2114      	movs	r1, #20
 8000e4a:	2028      	movs	r0, #40	@ 0x28
 8000e4c:	f7ff fea6 	bl	8000b9c <LCD_DisplayChar>
    LCD_DisplayChar(60, 20, 'N');
 8000e50:	224e      	movs	r2, #78	@ 0x4e
 8000e52:	2114      	movs	r1, #20
 8000e54:	203c      	movs	r0, #60	@ 0x3c
 8000e56:	f7ff fea1 	bl	8000b9c <LCD_DisplayChar>
    LCD_DisplayChar(80, 20, 'N');
 8000e5a:	224e      	movs	r2, #78	@ 0x4e
 8000e5c:	2114      	movs	r1, #20
 8000e5e:	2050      	movs	r0, #80	@ 0x50
 8000e60:	f7ff fe9c 	bl	8000b9c <LCD_DisplayChar>
    LCD_DisplayChar(100, 20, 'E');
 8000e64:	2245      	movs	r2, #69	@ 0x45
 8000e66:	2114      	movs	r1, #20
 8000e68:	2064      	movs	r0, #100	@ 0x64
 8000e6a:	f7ff fe97 	bl	8000b9c <LCD_DisplayChar>
    LCD_DisplayChar(120, 20, 'C');
 8000e6e:	2243      	movs	r2, #67	@ 0x43
 8000e70:	2114      	movs	r1, #20
 8000e72:	2078      	movs	r0, #120	@ 0x78
 8000e74:	f7ff fe92 	bl	8000b9c <LCD_DisplayChar>
    LCD_DisplayChar(140, 20, 'T');
 8000e78:	2254      	movs	r2, #84	@ 0x54
 8000e7a:	2114      	movs	r1, #20
 8000e7c:	208c      	movs	r0, #140	@ 0x8c
 8000e7e:	f7ff fe8d 	bl	8000b9c <LCD_DisplayChar>
    LCD_DisplayChar(180, 20, '4');
 8000e82:	2234      	movs	r2, #52	@ 0x34
 8000e84:	2114      	movs	r1, #20
 8000e86:	20b4      	movs	r0, #180	@ 0xb4
 8000e88:	f7ff fe88 	bl	8000b9c <LCD_DisplayChar>
    
    for (int i = 0; i<boardColumns; i++){
 8000e8c:	2300      	movs	r3, #0
 8000e8e:	60fb      	str	r3, [r7, #12]
 8000e90:	e036      	b.n	8000f00 <Screen2_Display+0xe0>
        if (i == chipLoc){
 8000e92:	4b56      	ldr	r3, [pc, #344]	@ (8000fec <Screen2_Display+0x1cc>)
 8000e94:	681b      	ldr	r3, [r3, #0]
 8000e96:	68fa      	ldr	r2, [r7, #12]
 8000e98:	429a      	cmp	r2, r3
 8000e9a:	d120      	bne.n	8000ede <Screen2_Display+0xbe>
            if (player1turn){
 8000e9c:	4b54      	ldr	r3, [pc, #336]	@ (8000ff0 <Screen2_Display+0x1d0>)
 8000e9e:	781b      	ldrb	r3, [r3, #0]
 8000ea0:	2b00      	cmp	r3, #0
 8000ea2:	d00d      	beq.n	8000ec0 <Screen2_Display+0xa0>
                LCD_Draw_Circle_Fill((i*30)+30, 80, 12, LCD_COLOR_BLUE);
 8000ea4:	68fb      	ldr	r3, [r7, #12]
 8000ea6:	3301      	adds	r3, #1
 8000ea8:	b29b      	uxth	r3, r3
 8000eaa:	461a      	mov	r2, r3
 8000eac:	0112      	lsls	r2, r2, #4
 8000eae:	1ad3      	subs	r3, r2, r3
 8000eb0:	005b      	lsls	r3, r3, #1
 8000eb2:	b298      	uxth	r0, r3
 8000eb4:	231f      	movs	r3, #31
 8000eb6:	220c      	movs	r2, #12
 8000eb8:	2150      	movs	r1, #80	@ 0x50
 8000eba:	f7ff fd6b 	bl	8000994 <LCD_Draw_Circle_Fill>
 8000ebe:	e01c      	b.n	8000efa <Screen2_Display+0xda>
            }
            else{
                LCD_Draw_Circle_Fill((i*30)+30, 80, 12, LCD_COLOR_RED);
 8000ec0:	68fb      	ldr	r3, [r7, #12]
 8000ec2:	3301      	adds	r3, #1
 8000ec4:	b29b      	uxth	r3, r3
 8000ec6:	461a      	mov	r2, r3
 8000ec8:	0112      	lsls	r2, r2, #4
 8000eca:	1ad3      	subs	r3, r2, r3
 8000ecc:	005b      	lsls	r3, r3, #1
 8000ece:	b298      	uxth	r0, r3
 8000ed0:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8000ed4:	220c      	movs	r2, #12
 8000ed6:	2150      	movs	r1, #80	@ 0x50
 8000ed8:	f7ff fd5c 	bl	8000994 <LCD_Draw_Circle_Fill>
 8000edc:	e00d      	b.n	8000efa <Screen2_Display+0xda>
            }
        }
        else{
            LCD_Draw_Circle_Fill((i*30)+30, 80, 12, LCD_COLOR_GREY);
 8000ede:	68fb      	ldr	r3, [r7, #12]
 8000ee0:	3301      	adds	r3, #1
 8000ee2:	b29b      	uxth	r3, r3
 8000ee4:	461a      	mov	r2, r3
 8000ee6:	0112      	lsls	r2, r2, #4
 8000ee8:	1ad3      	subs	r3, r2, r3
 8000eea:	005b      	lsls	r3, r3, #1
 8000eec:	b298      	uxth	r0, r3
 8000eee:	f24f 73de 	movw	r3, #63454	@ 0xf7de
 8000ef2:	220c      	movs	r2, #12
 8000ef4:	2150      	movs	r1, #80	@ 0x50
 8000ef6:	f7ff fd4d 	bl	8000994 <LCD_Draw_Circle_Fill>
    for (int i = 0; i<boardColumns; i++){
 8000efa:	68fb      	ldr	r3, [r7, #12]
 8000efc:	3301      	adds	r3, #1
 8000efe:	60fb      	str	r3, [r7, #12]
 8000f00:	68fb      	ldr	r3, [r7, #12]
 8000f02:	2b06      	cmp	r3, #6
 8000f04:	ddc5      	ble.n	8000e92 <Screen2_Display+0x72>
        }
    }

    for (int i = 0; i<boardColumns; i++){
 8000f06:	2300      	movs	r3, #0
 8000f08:	60bb      	str	r3, [r7, #8]
 8000f0a:	e065      	b.n	8000fd8 <Screen2_Display+0x1b8>
        for (int j = 0; j<boardRows; j++){
 8000f0c:	2300      	movs	r3, #0
 8000f0e:	607b      	str	r3, [r7, #4]
 8000f10:	e05c      	b.n	8000fcc <Screen2_Display+0x1ac>
            if (gameBoard[i][j] == 1){
 8000f12:	4938      	ldr	r1, [pc, #224]	@ (8000ff4 <Screen2_Display+0x1d4>)
 8000f14:	68ba      	ldr	r2, [r7, #8]
 8000f16:	4613      	mov	r3, r2
 8000f18:	005b      	lsls	r3, r3, #1
 8000f1a:	4413      	add	r3, r2
 8000f1c:	005b      	lsls	r3, r3, #1
 8000f1e:	687a      	ldr	r2, [r7, #4]
 8000f20:	4413      	add	r3, r2
 8000f22:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000f26:	2b01      	cmp	r3, #1
 8000f28:	d115      	bne.n	8000f56 <Screen2_Display+0x136>
                LCD_Draw_Circle_Fill((i*30)+30, (j*30)+115, 12, LCD_COLOR_BLUE);
 8000f2a:	68bb      	ldr	r3, [r7, #8]
 8000f2c:	3301      	adds	r3, #1
 8000f2e:	b29b      	uxth	r3, r3
 8000f30:	461a      	mov	r2, r3
 8000f32:	0112      	lsls	r2, r2, #4
 8000f34:	1ad3      	subs	r3, r2, r3
 8000f36:	005b      	lsls	r3, r3, #1
 8000f38:	b298      	uxth	r0, r3
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	b29b      	uxth	r3, r3
 8000f3e:	461a      	mov	r2, r3
 8000f40:	0112      	lsls	r2, r2, #4
 8000f42:	1ad3      	subs	r3, r2, r3
 8000f44:	005b      	lsls	r3, r3, #1
 8000f46:	b29b      	uxth	r3, r3
 8000f48:	3373      	adds	r3, #115	@ 0x73
 8000f4a:	b299      	uxth	r1, r3
 8000f4c:	231f      	movs	r3, #31
 8000f4e:	220c      	movs	r2, #12
 8000f50:	f7ff fd20 	bl	8000994 <LCD_Draw_Circle_Fill>
 8000f54:	e037      	b.n	8000fc6 <Screen2_Display+0x1a6>
            }
            else if (gameBoard[i][j] == 2){
 8000f56:	4927      	ldr	r1, [pc, #156]	@ (8000ff4 <Screen2_Display+0x1d4>)
 8000f58:	68ba      	ldr	r2, [r7, #8]
 8000f5a:	4613      	mov	r3, r2
 8000f5c:	005b      	lsls	r3, r3, #1
 8000f5e:	4413      	add	r3, r2
 8000f60:	005b      	lsls	r3, r3, #1
 8000f62:	687a      	ldr	r2, [r7, #4]
 8000f64:	4413      	add	r3, r2
 8000f66:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000f6a:	2b02      	cmp	r3, #2
 8000f6c:	d116      	bne.n	8000f9c <Screen2_Display+0x17c>
                LCD_Draw_Circle_Fill((i*30)+30, (j*30)+115, 12, LCD_COLOR_RED);
 8000f6e:	68bb      	ldr	r3, [r7, #8]
 8000f70:	3301      	adds	r3, #1
 8000f72:	b29b      	uxth	r3, r3
 8000f74:	461a      	mov	r2, r3
 8000f76:	0112      	lsls	r2, r2, #4
 8000f78:	1ad3      	subs	r3, r2, r3
 8000f7a:	005b      	lsls	r3, r3, #1
 8000f7c:	b298      	uxth	r0, r3
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	b29b      	uxth	r3, r3
 8000f82:	461a      	mov	r2, r3
 8000f84:	0112      	lsls	r2, r2, #4
 8000f86:	1ad3      	subs	r3, r2, r3
 8000f88:	005b      	lsls	r3, r3, #1
 8000f8a:	b29b      	uxth	r3, r3
 8000f8c:	3373      	adds	r3, #115	@ 0x73
 8000f8e:	b299      	uxth	r1, r3
 8000f90:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8000f94:	220c      	movs	r2, #12
 8000f96:	f7ff fcfd 	bl	8000994 <LCD_Draw_Circle_Fill>
 8000f9a:	e014      	b.n	8000fc6 <Screen2_Display+0x1a6>
            }
            else{
                LCD_Draw_Circle_Fill((i*30)+30, (j*30)+115, 12, LCD_COLOR_BLACK);
 8000f9c:	68bb      	ldr	r3, [r7, #8]
 8000f9e:	3301      	adds	r3, #1
 8000fa0:	b29b      	uxth	r3, r3
 8000fa2:	461a      	mov	r2, r3
 8000fa4:	0112      	lsls	r2, r2, #4
 8000fa6:	1ad3      	subs	r3, r2, r3
 8000fa8:	005b      	lsls	r3, r3, #1
 8000faa:	b298      	uxth	r0, r3
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	b29b      	uxth	r3, r3
 8000fb0:	461a      	mov	r2, r3
 8000fb2:	0112      	lsls	r2, r2, #4
 8000fb4:	1ad3      	subs	r3, r2, r3
 8000fb6:	005b      	lsls	r3, r3, #1
 8000fb8:	b29b      	uxth	r3, r3
 8000fba:	3373      	adds	r3, #115	@ 0x73
 8000fbc:	b299      	uxth	r1, r3
 8000fbe:	2300      	movs	r3, #0
 8000fc0:	220c      	movs	r2, #12
 8000fc2:	f7ff fce7 	bl	8000994 <LCD_Draw_Circle_Fill>
        for (int j = 0; j<boardRows; j++){
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	3301      	adds	r3, #1
 8000fca:	607b      	str	r3, [r7, #4]
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	2b05      	cmp	r3, #5
 8000fd0:	dd9f      	ble.n	8000f12 <Screen2_Display+0xf2>
    for (int i = 0; i<boardColumns; i++){
 8000fd2:	68bb      	ldr	r3, [r7, #8]
 8000fd4:	3301      	adds	r3, #1
 8000fd6:	60bb      	str	r3, [r7, #8]
 8000fd8:	68bb      	ldr	r3, [r7, #8]
 8000fda:	2b06      	cmp	r3, #6
 8000fdc:	dd96      	ble.n	8000f0c <Screen2_Display+0xec>
            }
        }
    }
}
 8000fde:	bf00      	nop
 8000fe0:	bf00      	nop
 8000fe2:	3710      	adds	r7, #16
 8000fe4:	46bd      	mov	sp, r7
 8000fe6:	bd80      	pop	{r7, pc}
 8000fe8:	2000000c 	.word	0x2000000c
 8000fec:	20000004 	.word	0x20000004
 8000ff0:	20000008 	.word	0x20000008
 8000ff4:	2002592c 	.word	0x2002592c

08000ff8 <Screen2_StartTimer>:


void Screen2_StartTimer(void){
 8000ff8:	b480      	push	{r7}
 8000ffa:	af00      	add	r7, sp, #0

}
 8000ffc:	bf00      	nop
 8000ffe:	46bd      	mov	sp, r7
 8001000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001004:	4770      	bx	lr
	...

08001008 <Screen2_Drop>:

void Screen2_Drop(void){
 8001008:	b480      	push	{r7}
 800100a:	b083      	sub	sp, #12
 800100c:	af00      	add	r7, sp, #0
    int j = 0;
 800100e:	2300      	movs	r3, #0
 8001010:	607b      	str	r3, [r7, #4]
    while (gameBoard[chipLoc][j] == 0 && j<6){
 8001012:	e002      	b.n	800101a <Screen2_Drop+0x12>
        j++;
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	3301      	adds	r3, #1
 8001018:	607b      	str	r3, [r7, #4]
    while (gameBoard[chipLoc][j] == 0 && j<6){
 800101a:	4b22      	ldr	r3, [pc, #136]	@ (80010a4 <Screen2_Drop+0x9c>)
 800101c:	681a      	ldr	r2, [r3, #0]
 800101e:	4922      	ldr	r1, [pc, #136]	@ (80010a8 <Screen2_Drop+0xa0>)
 8001020:	4613      	mov	r3, r2
 8001022:	005b      	lsls	r3, r3, #1
 8001024:	4413      	add	r3, r2
 8001026:	005b      	lsls	r3, r3, #1
 8001028:	687a      	ldr	r2, [r7, #4]
 800102a:	4413      	add	r3, r2
 800102c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001030:	2b00      	cmp	r3, #0
 8001032:	d102      	bne.n	800103a <Screen2_Drop+0x32>
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	2b05      	cmp	r3, #5
 8001038:	ddec      	ble.n	8001014 <Screen2_Drop+0xc>
    }
    if(j>0){
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	2b00      	cmp	r3, #0
 800103e:	dd2a      	ble.n	8001096 <Screen2_Drop+0x8e>
		if (player1turn){
 8001040:	4b1a      	ldr	r3, [pc, #104]	@ (80010ac <Screen2_Drop+0xa4>)
 8001042:	781b      	ldrb	r3, [r3, #0]
 8001044:	2b00      	cmp	r3, #0
 8001046:	d010      	beq.n	800106a <Screen2_Drop+0x62>
			gameBoard[chipLoc][j-1] = 1;
 8001048:	4b16      	ldr	r3, [pc, #88]	@ (80010a4 <Screen2_Drop+0x9c>)
 800104a:	681a      	ldr	r2, [r3, #0]
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	1e59      	subs	r1, r3, #1
 8001050:	4815      	ldr	r0, [pc, #84]	@ (80010a8 <Screen2_Drop+0xa0>)
 8001052:	4613      	mov	r3, r2
 8001054:	005b      	lsls	r3, r3, #1
 8001056:	4413      	add	r3, r2
 8001058:	005b      	lsls	r3, r3, #1
 800105a:	440b      	add	r3, r1
 800105c:	2201      	movs	r2, #1
 800105e:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
			player1turn = false;
 8001062:	4b12      	ldr	r3, [pc, #72]	@ (80010ac <Screen2_Drop+0xa4>)
 8001064:	2200      	movs	r2, #0
 8001066:	701a      	strb	r2, [r3, #0]
 8001068:	e00f      	b.n	800108a <Screen2_Drop+0x82>
		}
		else{
			gameBoard[chipLoc][j-1] = 2;
 800106a:	4b0e      	ldr	r3, [pc, #56]	@ (80010a4 <Screen2_Drop+0x9c>)
 800106c:	681a      	ldr	r2, [r3, #0]
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	1e59      	subs	r1, r3, #1
 8001072:	480d      	ldr	r0, [pc, #52]	@ (80010a8 <Screen2_Drop+0xa0>)
 8001074:	4613      	mov	r3, r2
 8001076:	005b      	lsls	r3, r3, #1
 8001078:	4413      	add	r3, r2
 800107a:	005b      	lsls	r3, r3, #1
 800107c:	440b      	add	r3, r1
 800107e:	2202      	movs	r2, #2
 8001080:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
			player1turn = true;
 8001084:	4b09      	ldr	r3, [pc, #36]	@ (80010ac <Screen2_Drop+0xa4>)
 8001086:	2201      	movs	r2, #1
 8001088:	701a      	strb	r2, [r3, #0]
		}
		chipLoc = 3;
 800108a:	4b06      	ldr	r3, [pc, #24]	@ (80010a4 <Screen2_Drop+0x9c>)
 800108c:	2203      	movs	r2, #3
 800108e:	601a      	str	r2, [r3, #0]
		dropped = true;
 8001090:	4b07      	ldr	r3, [pc, #28]	@ (80010b0 <Screen2_Drop+0xa8>)
 8001092:	2201      	movs	r2, #1
 8001094:	701a      	strb	r2, [r3, #0]
    }
}
 8001096:	bf00      	nop
 8001098:	370c      	adds	r7, #12
 800109a:	46bd      	mov	sp, r7
 800109c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a0:	4770      	bx	lr
 80010a2:	bf00      	nop
 80010a4:	20000004 	.word	0x20000004
 80010a8:	2002592c 	.word	0x2002592c
 80010ac:	20000008 	.word	0x20000008
 80010b0:	20025929 	.word	0x20025929

080010b4 <Screen2_Move>:

void Screen2_Move(void){
 80010b4:	b580      	push	{r7, lr}
 80010b6:	b082      	sub	sp, #8
 80010b8:	af00      	add	r7, sp, #0
    STMPE811_TouchData touch;
    touch.pressed = STMPE811_State_Released;
 80010ba:	2301      	movs	r3, #1
 80010bc:	713b      	strb	r3, [r7, #4]
    while(touch.pressed == STMPE811_State_Released && dropped == false){
 80010be:	e003      	b.n	80010c8 <Screen2_Move+0x14>
        returnTouchStateAndLocation(&touch);
 80010c0:	463b      	mov	r3, r7
 80010c2:	4618      	mov	r0, r3
 80010c4:	f7ff fd9d 	bl	8000c02 <returnTouchStateAndLocation>
    while(touch.pressed == STMPE811_State_Released && dropped == false){
 80010c8:	793b      	ldrb	r3, [r7, #4]
 80010ca:	2b01      	cmp	r3, #1
 80010cc:	d106      	bne.n	80010dc <Screen2_Move+0x28>
 80010ce:	4b12      	ldr	r3, [pc, #72]	@ (8001118 <Screen2_Move+0x64>)
 80010d0:	781b      	ldrb	r3, [r3, #0]
 80010d2:	f083 0301 	eor.w	r3, r3, #1
 80010d6:	b2db      	uxtb	r3, r3
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d1f1      	bne.n	80010c0 <Screen2_Move+0xc>
    }
    if(touch.pressed == STMPE811_State_Pressed){
 80010dc:	793b      	ldrb	r3, [r7, #4]
 80010de:	2b00      	cmp	r3, #0
 80010e0:	d115      	bne.n	800110e <Screen2_Move+0x5a>
        if (touch.x < LCD_PIXEL_WIDTH/2 && chipLoc<6){
 80010e2:	883b      	ldrh	r3, [r7, #0]
 80010e4:	2b77      	cmp	r3, #119	@ 0x77
 80010e6:	d809      	bhi.n	80010fc <Screen2_Move+0x48>
 80010e8:	4b0c      	ldr	r3, [pc, #48]	@ (800111c <Screen2_Move+0x68>)
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	2b05      	cmp	r3, #5
 80010ee:	dc05      	bgt.n	80010fc <Screen2_Move+0x48>
            chipLoc++;
 80010f0:	4b0a      	ldr	r3, [pc, #40]	@ (800111c <Screen2_Move+0x68>)
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	3301      	adds	r3, #1
 80010f6:	4a09      	ldr	r2, [pc, #36]	@ (800111c <Screen2_Move+0x68>)
 80010f8:	6013      	str	r3, [r2, #0]
        }
        else if(chipLoc > 0){
            chipLoc--;
        }
    }
}
 80010fa:	e008      	b.n	800110e <Screen2_Move+0x5a>
        else if(chipLoc > 0){
 80010fc:	4b07      	ldr	r3, [pc, #28]	@ (800111c <Screen2_Move+0x68>)
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	2b00      	cmp	r3, #0
 8001102:	dd04      	ble.n	800110e <Screen2_Move+0x5a>
            chipLoc--;
 8001104:	4b05      	ldr	r3, [pc, #20]	@ (800111c <Screen2_Move+0x68>)
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	3b01      	subs	r3, #1
 800110a:	4a04      	ldr	r2, [pc, #16]	@ (800111c <Screen2_Move+0x68>)
 800110c:	6013      	str	r3, [r2, #0]
}
 800110e:	bf00      	nop
 8001110:	3708      	adds	r7, #8
 8001112:	46bd      	mov	sp, r7
 8001114:	bd80      	pop	{r7, pc}
 8001116:	bf00      	nop
 8001118:	20025929 	.word	0x20025929
 800111c:	20000004 	.word	0x20000004

08001120 <Screen2_MoveAI>:

void Screen2_MoveAI(void){
 8001120:	b480      	push	{r7}
 8001122:	af00      	add	r7, sp, #0

}
 8001124:	bf00      	nop
 8001126:	46bd      	mov	sp, r7
 8001128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800112c:	4770      	bx	lr
	...

08001130 <Screen2_CheckState>:

uint8_t Screen2_CheckState(void){
 8001130:	b580      	push	{r7, lr}
 8001132:	b084      	sub	sp, #16
 8001134:	af00      	add	r7, sp, #0
    int playerChecking = 0;
 8001136:	2300      	movs	r3, #0
 8001138:	607b      	str	r3, [r7, #4]
    dropped = false;
 800113a:	4b2c      	ldr	r3, [pc, #176]	@ (80011ec <Screen2_CheckState+0xbc>)
 800113c:	2200      	movs	r2, #0
 800113e:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i< boardColumns; i++){
 8001140:	2300      	movs	r3, #0
 8001142:	60fb      	str	r3, [r7, #12]
 8001144:	e04a      	b.n	80011dc <Screen2_CheckState+0xac>
        for (int j = 0; j < boardRows; j++){
 8001146:	2300      	movs	r3, #0
 8001148:	60bb      	str	r3, [r7, #8]
 800114a:	e041      	b.n	80011d0 <Screen2_CheckState+0xa0>
            playerChecking = gameBoard[i][j];
 800114c:	4928      	ldr	r1, [pc, #160]	@ (80011f0 <Screen2_CheckState+0xc0>)
 800114e:	68fa      	ldr	r2, [r7, #12]
 8001150:	4613      	mov	r3, r2
 8001152:	005b      	lsls	r3, r3, #1
 8001154:	4413      	add	r3, r2
 8001156:	005b      	lsls	r3, r3, #1
 8001158:	68ba      	ldr	r2, [r7, #8]
 800115a:	4413      	add	r3, r2
 800115c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001160:	607b      	str	r3, [r7, #4]
            if (playerChecking != 0){
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	2b00      	cmp	r3, #0
 8001166:	d030      	beq.n	80011ca <Screen2_CheckState+0x9a>
                if (checkDirection(i, j, 1, 0)|| //checking horizontal
 8001168:	2300      	movs	r3, #0
 800116a:	2201      	movs	r2, #1
 800116c:	68b9      	ldr	r1, [r7, #8]
 800116e:	68f8      	ldr	r0, [r7, #12]
 8001170:	f000 f840 	bl	80011f4 <checkDirection>
 8001174:	4603      	mov	r3, r0
 8001176:	2b00      	cmp	r3, #0
 8001178:	d11b      	bne.n	80011b2 <Screen2_CheckState+0x82>
                    checkDirection(i, j, 0, 1)|| //checking vertical 
 800117a:	2301      	movs	r3, #1
 800117c:	2200      	movs	r2, #0
 800117e:	68b9      	ldr	r1, [r7, #8]
 8001180:	68f8      	ldr	r0, [r7, #12]
 8001182:	f000 f837 	bl	80011f4 <checkDirection>
 8001186:	4603      	mov	r3, r0
                if (checkDirection(i, j, 1, 0)|| //checking horizontal
 8001188:	2b00      	cmp	r3, #0
 800118a:	d112      	bne.n	80011b2 <Screen2_CheckState+0x82>
                    checkDirection(i, j, 1, 1)|| //checking / diagonal
 800118c:	2301      	movs	r3, #1
 800118e:	2201      	movs	r2, #1
 8001190:	68b9      	ldr	r1, [r7, #8]
 8001192:	68f8      	ldr	r0, [r7, #12]
 8001194:	f000 f82e 	bl	80011f4 <checkDirection>
 8001198:	4603      	mov	r3, r0
                    checkDirection(i, j, 0, 1)|| //checking vertical 
 800119a:	2b00      	cmp	r3, #0
 800119c:	d109      	bne.n	80011b2 <Screen2_CheckState+0x82>
                    checkDirection(i, j, 1, -1)){ //checking \ diagonal
 800119e:	f04f 33ff 	mov.w	r3, #4294967295
 80011a2:	2201      	movs	r2, #1
 80011a4:	68b9      	ldr	r1, [r7, #8]
 80011a6:	68f8      	ldr	r0, [r7, #12]
 80011a8:	f000 f824 	bl	80011f4 <checkDirection>
 80011ac:	4603      	mov	r3, r0
                    checkDirection(i, j, 1, 1)|| //checking / diagonal
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d00b      	beq.n	80011ca <Screen2_CheckState+0x9a>
                        return gameBoard[i][j];
 80011b2:	490f      	ldr	r1, [pc, #60]	@ (80011f0 <Screen2_CheckState+0xc0>)
 80011b4:	68fa      	ldr	r2, [r7, #12]
 80011b6:	4613      	mov	r3, r2
 80011b8:	005b      	lsls	r3, r3, #1
 80011ba:	4413      	add	r3, r2
 80011bc:	005b      	lsls	r3, r3, #1
 80011be:	68ba      	ldr	r2, [r7, #8]
 80011c0:	4413      	add	r3, r2
 80011c2:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80011c6:	b2db      	uxtb	r3, r3
 80011c8:	e00c      	b.n	80011e4 <Screen2_CheckState+0xb4>
        for (int j = 0; j < boardRows; j++){
 80011ca:	68bb      	ldr	r3, [r7, #8]
 80011cc:	3301      	adds	r3, #1
 80011ce:	60bb      	str	r3, [r7, #8]
 80011d0:	68bb      	ldr	r3, [r7, #8]
 80011d2:	2b05      	cmp	r3, #5
 80011d4:	ddba      	ble.n	800114c <Screen2_CheckState+0x1c>
    for (int i = 0; i< boardColumns; i++){
 80011d6:	68fb      	ldr	r3, [r7, #12]
 80011d8:	3301      	adds	r3, #1
 80011da:	60fb      	str	r3, [r7, #12]
 80011dc:	68fb      	ldr	r3, [r7, #12]
 80011de:	2b06      	cmp	r3, #6
 80011e0:	ddb1      	ble.n	8001146 <Screen2_CheckState+0x16>
                }
            }
        }
    }
	return 0;
 80011e2:	2300      	movs	r3, #0
}
 80011e4:	4618      	mov	r0, r3
 80011e6:	3710      	adds	r7, #16
 80011e8:	46bd      	mov	sp, r7
 80011ea:	bd80      	pop	{r7, pc}
 80011ec:	20025929 	.word	0x20025929
 80011f0:	2002592c 	.word	0x2002592c

080011f4 <checkDirection>:
bool checkDirection(int i, int j, int dir_i, int dir_j){
 80011f4:	b490      	push	{r4, r7}
 80011f6:	b086      	sub	sp, #24
 80011f8:	af00      	add	r7, sp, #0
 80011fa:	60f8      	str	r0, [r7, #12]
 80011fc:	60b9      	str	r1, [r7, #8]
 80011fe:	607a      	str	r2, [r7, #4]
 8001200:	603b      	str	r3, [r7, #0]
    for (int k = 1; k < 4; k++){
 8001202:	2301      	movs	r3, #1
 8001204:	617b      	str	r3, [r7, #20]
 8001206:	e048      	b.n	800129a <checkDirection+0xa6>
        if ((i+dir_i*k)>boardColumns || (i+dir_i*k)<0){
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	697a      	ldr	r2, [r7, #20]
 800120c:	fb03 f202 	mul.w	r2, r3, r2
 8001210:	68fb      	ldr	r3, [r7, #12]
 8001212:	4413      	add	r3, r2
 8001214:	2b07      	cmp	r3, #7
 8001216:	dc07      	bgt.n	8001228 <checkDirection+0x34>
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	697a      	ldr	r2, [r7, #20]
 800121c:	fb03 f202 	mul.w	r2, r3, r2
 8001220:	68fb      	ldr	r3, [r7, #12]
 8001222:	4413      	add	r3, r2
 8001224:	2b00      	cmp	r3, #0
 8001226:	da01      	bge.n	800122c <checkDirection+0x38>
            return false;
 8001228:	2300      	movs	r3, #0
 800122a:	e03a      	b.n	80012a2 <checkDirection+0xae>
        } 
        if ((j+dir_j*k)>boardColumns || (j+dir_j*k)<0){
 800122c:	683b      	ldr	r3, [r7, #0]
 800122e:	697a      	ldr	r2, [r7, #20]
 8001230:	fb03 f202 	mul.w	r2, r3, r2
 8001234:	68bb      	ldr	r3, [r7, #8]
 8001236:	4413      	add	r3, r2
 8001238:	2b07      	cmp	r3, #7
 800123a:	dc07      	bgt.n	800124c <checkDirection+0x58>
 800123c:	683b      	ldr	r3, [r7, #0]
 800123e:	697a      	ldr	r2, [r7, #20]
 8001240:	fb03 f202 	mul.w	r2, r3, r2
 8001244:	68bb      	ldr	r3, [r7, #8]
 8001246:	4413      	add	r3, r2
 8001248:	2b00      	cmp	r3, #0
 800124a:	da01      	bge.n	8001250 <checkDirection+0x5c>
            return false;
 800124c:	2300      	movs	r3, #0
 800124e:	e028      	b.n	80012a2 <checkDirection+0xae>
        } 
        if (gameBoard[i][j] != gameBoard[i+dir_i*k][j+dir_j*k]){
 8001250:	4916      	ldr	r1, [pc, #88]	@ (80012ac <checkDirection+0xb8>)
 8001252:	68fa      	ldr	r2, [r7, #12]
 8001254:	4613      	mov	r3, r2
 8001256:	005b      	lsls	r3, r3, #1
 8001258:	4413      	add	r3, r2
 800125a:	005b      	lsls	r3, r3, #1
 800125c:	68ba      	ldr	r2, [r7, #8]
 800125e:	4413      	add	r3, r2
 8001260:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	697a      	ldr	r2, [r7, #20]
 8001268:	fb03 f202 	mul.w	r2, r3, r2
 800126c:	68fb      	ldr	r3, [r7, #12]
 800126e:	441a      	add	r2, r3
 8001270:	683b      	ldr	r3, [r7, #0]
 8001272:	6978      	ldr	r0, [r7, #20]
 8001274:	fb03 f000 	mul.w	r0, r3, r0
 8001278:	68bb      	ldr	r3, [r7, #8]
 800127a:	4418      	add	r0, r3
 800127c:	4c0b      	ldr	r4, [pc, #44]	@ (80012ac <checkDirection+0xb8>)
 800127e:	4613      	mov	r3, r2
 8001280:	005b      	lsls	r3, r3, #1
 8001282:	4413      	add	r3, r2
 8001284:	005b      	lsls	r3, r3, #1
 8001286:	4403      	add	r3, r0
 8001288:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 800128c:	4299      	cmp	r1, r3
 800128e:	d001      	beq.n	8001294 <checkDirection+0xa0>
            return false;
 8001290:	2300      	movs	r3, #0
 8001292:	e006      	b.n	80012a2 <checkDirection+0xae>
    for (int k = 1; k < 4; k++){
 8001294:	697b      	ldr	r3, [r7, #20]
 8001296:	3301      	adds	r3, #1
 8001298:	617b      	str	r3, [r7, #20]
 800129a:	697b      	ldr	r3, [r7, #20]
 800129c:	2b03      	cmp	r3, #3
 800129e:	ddb3      	ble.n	8001208 <checkDirection+0x14>
        }

    }
    return true;
 80012a0:	2301      	movs	r3, #1

}
 80012a2:	4618      	mov	r0, r3
 80012a4:	3718      	adds	r7, #24
 80012a6:	46bd      	mov	sp, r7
 80012a8:	bc90      	pop	{r4, r7}
 80012aa:	4770      	bx	lr
 80012ac:	2002592c 	.word	0x2002592c

080012b0 <Screen3_Display>:
#include "Screen_3.h"

void Screen3_Display(void){
 80012b0:	b480      	push	{r7}
 80012b2:	af00      	add	r7, sp, #0

}
 80012b4:	bf00      	nop
 80012b6:	46bd      	mov	sp, r7
 80012b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012bc:	4770      	bx	lr

080012be <ili9341_Init>:
  * @brief  Power on the LCD.
  * @param  None
  * @retval None
  */
void ili9341_Init(void)
{
 80012be:	b580      	push	{r7, lr}
 80012c0:	af00      	add	r7, sp, #0
  /* Initialize ILI9341 low level bus layer ----------------------------------*/
  LCD_IO_Init();
 80012c2:	f000 f9ff 	bl	80016c4 <LCD_IO_Init>

  /* Configure LCD */
  ili9341_Write_Reg(0xCA);
 80012c6:	20ca      	movs	r0, #202	@ 0xca
 80012c8:	f000 f943 	bl	8001552 <ili9341_Write_Reg>
  ili9341_Send_Data(0xC3);				//param 1
 80012cc:	20c3      	movs	r0, #195	@ 0xc3
 80012ce:	f000 f94d 	bl	800156c <ili9341_Send_Data>
  ili9341_Send_Data(0x08);				//param 2
 80012d2:	2008      	movs	r0, #8
 80012d4:	f000 f94a 	bl	800156c <ili9341_Send_Data>
  ili9341_Send_Data(0x50);				//param 3
 80012d8:	2050      	movs	r0, #80	@ 0x50
 80012da:	f000 f947 	bl	800156c <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_POWERB); //CF
 80012de:	20cf      	movs	r0, #207	@ 0xcf
 80012e0:	f000 f937 	bl	8001552 <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);				//param 1
 80012e4:	2000      	movs	r0, #0
 80012e6:	f000 f941 	bl	800156c <ili9341_Send_Data>
  ili9341_Send_Data(0xC1);				//param 2
 80012ea:	20c1      	movs	r0, #193	@ 0xc1
 80012ec:	f000 f93e 	bl	800156c <ili9341_Send_Data>
  ili9341_Send_Data(0x30);				//param 3
 80012f0:	2030      	movs	r0, #48	@ 0x30
 80012f2:	f000 f93b 	bl	800156c <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_POWER_SEQ); //ED
 80012f6:	20ed      	movs	r0, #237	@ 0xed
 80012f8:	f000 f92b 	bl	8001552 <ili9341_Write_Reg>
  ili9341_Send_Data(0x64);
 80012fc:	2064      	movs	r0, #100	@ 0x64
 80012fe:	f000 f935 	bl	800156c <ili9341_Send_Data>
  ili9341_Send_Data(0x03);
 8001302:	2003      	movs	r0, #3
 8001304:	f000 f932 	bl	800156c <ili9341_Send_Data>
  ili9341_Send_Data(0x12);
 8001308:	2012      	movs	r0, #18
 800130a:	f000 f92f 	bl	800156c <ili9341_Send_Data>
  ili9341_Send_Data(0x81);
 800130e:	2081      	movs	r0, #129	@ 0x81
 8001310:	f000 f92c 	bl	800156c <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_DTCA);
 8001314:	20e8      	movs	r0, #232	@ 0xe8
 8001316:	f000 f91c 	bl	8001552 <ili9341_Write_Reg>
  ili9341_Send_Data(0x85);
 800131a:	2085      	movs	r0, #133	@ 0x85
 800131c:	f000 f926 	bl	800156c <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8001320:	2000      	movs	r0, #0
 8001322:	f000 f923 	bl	800156c <ili9341_Send_Data>
  ili9341_Send_Data(0x78);
 8001326:	2078      	movs	r0, #120	@ 0x78
 8001328:	f000 f920 	bl	800156c <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_POWERA);
 800132c:	20cb      	movs	r0, #203	@ 0xcb
 800132e:	f000 f910 	bl	8001552 <ili9341_Write_Reg>
  ili9341_Send_Data(0x39);
 8001332:	2039      	movs	r0, #57	@ 0x39
 8001334:	f000 f91a 	bl	800156c <ili9341_Send_Data>
  ili9341_Send_Data(0x2C);
 8001338:	202c      	movs	r0, #44	@ 0x2c
 800133a:	f000 f917 	bl	800156c <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 800133e:	2000      	movs	r0, #0
 8001340:	f000 f914 	bl	800156c <ili9341_Send_Data>
  ili9341_Send_Data(0x34);
 8001344:	2034      	movs	r0, #52	@ 0x34
 8001346:	f000 f911 	bl	800156c <ili9341_Send_Data>
  ili9341_Send_Data(0x02);
 800134a:	2002      	movs	r0, #2
 800134c:	f000 f90e 	bl	800156c <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_PRC);
 8001350:	20f7      	movs	r0, #247	@ 0xf7
 8001352:	f000 f8fe 	bl	8001552 <ili9341_Write_Reg>
  ili9341_Send_Data(0x20);
 8001356:	2020      	movs	r0, #32
 8001358:	f000 f908 	bl	800156c <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_DTCB);
 800135c:	20ea      	movs	r0, #234	@ 0xea
 800135e:	f000 f8f8 	bl	8001552 <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 8001362:	2000      	movs	r0, #0
 8001364:	f000 f902 	bl	800156c <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8001368:	2000      	movs	r0, #0
 800136a:	f000 f8ff 	bl	800156c <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_FRMCTR1);
 800136e:	20b1      	movs	r0, #177	@ 0xb1
 8001370:	f000 f8ef 	bl	8001552 <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 8001374:	2000      	movs	r0, #0
 8001376:	f000 f8f9 	bl	800156c <ili9341_Send_Data>
  ili9341_Send_Data(0x1B);
 800137a:	201b      	movs	r0, #27
 800137c:	f000 f8f6 	bl	800156c <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_DFC);
 8001380:	20b6      	movs	r0, #182	@ 0xb6
 8001382:	f000 f8e6 	bl	8001552 <ili9341_Write_Reg>
  ili9341_Send_Data(0x0A);
 8001386:	200a      	movs	r0, #10
 8001388:	f000 f8f0 	bl	800156c <ili9341_Send_Data>
  ili9341_Send_Data(0xA2);
 800138c:	20a2      	movs	r0, #162	@ 0xa2
 800138e:	f000 f8ed 	bl	800156c <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_POWER1);
 8001392:	20c0      	movs	r0, #192	@ 0xc0
 8001394:	f000 f8dd 	bl	8001552 <ili9341_Write_Reg>
  ili9341_Send_Data(0x10);
 8001398:	2010      	movs	r0, #16
 800139a:	f000 f8e7 	bl	800156c <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_POWER2);
 800139e:	20c1      	movs	r0, #193	@ 0xc1
 80013a0:	f000 f8d7 	bl	8001552 <ili9341_Write_Reg>
  ili9341_Send_Data(0x10);
 80013a4:	2010      	movs	r0, #16
 80013a6:	f000 f8e1 	bl	800156c <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_VCOM1);
 80013aa:	20c5      	movs	r0, #197	@ 0xc5
 80013ac:	f000 f8d1 	bl	8001552 <ili9341_Write_Reg>
  ili9341_Send_Data(0x45);
 80013b0:	2045      	movs	r0, #69	@ 0x45
 80013b2:	f000 f8db 	bl	800156c <ili9341_Send_Data>
  ili9341_Send_Data(0x15);
 80013b6:	2015      	movs	r0, #21
 80013b8:	f000 f8d8 	bl	800156c <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_VCOM2);
 80013bc:	20c7      	movs	r0, #199	@ 0xc7
 80013be:	f000 f8c8 	bl	8001552 <ili9341_Write_Reg>
  ili9341_Send_Data(0x90);
 80013c2:	2090      	movs	r0, #144	@ 0x90
 80013c4:	f000 f8d2 	bl	800156c <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_MAC);
 80013c8:	2036      	movs	r0, #54	@ 0x36
 80013ca:	f000 f8c2 	bl	8001552 <ili9341_Write_Reg>
  ili9341_Send_Data(0xC8);
 80013ce:	20c8      	movs	r0, #200	@ 0xc8
 80013d0:	f000 f8cc 	bl	800156c <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_3GAMMA_EN);
 80013d4:	20f2      	movs	r0, #242	@ 0xf2
 80013d6:	f000 f8bc 	bl	8001552 <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 80013da:	2000      	movs	r0, #0
 80013dc:	f000 f8c6 	bl	800156c <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_RGB_INTERFACE);
 80013e0:	20b0      	movs	r0, #176	@ 0xb0
 80013e2:	f000 f8b6 	bl	8001552 <ili9341_Write_Reg>
  ili9341_Send_Data(0xC2);
 80013e6:	20c2      	movs	r0, #194	@ 0xc2
 80013e8:	f000 f8c0 	bl	800156c <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_DFC);
 80013ec:	20b6      	movs	r0, #182	@ 0xb6
 80013ee:	f000 f8b0 	bl	8001552 <ili9341_Write_Reg>
  ili9341_Send_Data(0x0A);
 80013f2:	200a      	movs	r0, #10
 80013f4:	f000 f8ba 	bl	800156c <ili9341_Send_Data>
  ili9341_Send_Data(0xA7);
 80013f8:	20a7      	movs	r0, #167	@ 0xa7
 80013fa:	f000 f8b7 	bl	800156c <ili9341_Send_Data>
  ili9341_Send_Data(0x27);
 80013fe:	2027      	movs	r0, #39	@ 0x27
 8001400:	f000 f8b4 	bl	800156c <ili9341_Send_Data>
  ili9341_Send_Data(0x04);
 8001404:	2004      	movs	r0, #4
 8001406:	f000 f8b1 	bl	800156c <ili9341_Send_Data>

  /* Colomn address set */
  ili9341_Write_Reg(LCD_COLUMN_ADDR);
 800140a:	202a      	movs	r0, #42	@ 0x2a
 800140c:	f000 f8a1 	bl	8001552 <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 8001410:	2000      	movs	r0, #0
 8001412:	f000 f8ab 	bl	800156c <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8001416:	2000      	movs	r0, #0
 8001418:	f000 f8a8 	bl	800156c <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 800141c:	2000      	movs	r0, #0
 800141e:	f000 f8a5 	bl	800156c <ili9341_Send_Data>
  ili9341_Send_Data(0xEF);
 8001422:	20ef      	movs	r0, #239	@ 0xef
 8001424:	f000 f8a2 	bl	800156c <ili9341_Send_Data>

  /* Page address set */
  ili9341_Write_Reg(LCD_PAGE_ADDR);
 8001428:	202b      	movs	r0, #43	@ 0x2b
 800142a:	f000 f892 	bl	8001552 <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 800142e:	2000      	movs	r0, #0
 8001430:	f000 f89c 	bl	800156c <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8001434:	2000      	movs	r0, #0
 8001436:	f000 f899 	bl	800156c <ili9341_Send_Data>
  ili9341_Send_Data(0x01);
 800143a:	2001      	movs	r0, #1
 800143c:	f000 f896 	bl	800156c <ili9341_Send_Data>
  ili9341_Send_Data(0x3F);
 8001440:	203f      	movs	r0, #63	@ 0x3f
 8001442:	f000 f893 	bl	800156c <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_INTERFACE);
 8001446:	20f6      	movs	r0, #246	@ 0xf6
 8001448:	f000 f883 	bl	8001552 <ili9341_Write_Reg>
  ili9341_Send_Data(0x01);
 800144c:	2001      	movs	r0, #1
 800144e:	f000 f88d 	bl	800156c <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 8001452:	2000      	movs	r0, #0
 8001454:	f000 f88a 	bl	800156c <ili9341_Send_Data>
  ili9341_Send_Data(0x06);
 8001458:	2006      	movs	r0, #6
 800145a:	f000 f887 	bl	800156c <ili9341_Send_Data>

  ili9341_Write_Reg(LCD_GRAM);
 800145e:	202c      	movs	r0, #44	@ 0x2c
 8001460:	f000 f877 	bl	8001552 <ili9341_Write_Reg>
  LCD_Delay(200);
 8001464:	20c8      	movs	r0, #200	@ 0xc8
 8001466:	f000 f9e9 	bl	800183c <LCD_Delay>

  ili9341_Write_Reg(LCD_GAMMA);
 800146a:	2026      	movs	r0, #38	@ 0x26
 800146c:	f000 f871 	bl	8001552 <ili9341_Write_Reg>
  ili9341_Send_Data(0x01);
 8001470:	2001      	movs	r0, #1
 8001472:	f000 f87b 	bl	800156c <ili9341_Send_Data>

  ili9341_Write_Reg(LCD_PGAMMA);
 8001476:	20e0      	movs	r0, #224	@ 0xe0
 8001478:	f000 f86b 	bl	8001552 <ili9341_Write_Reg>
  ili9341_Send_Data(0x0F);
 800147c:	200f      	movs	r0, #15
 800147e:	f000 f875 	bl	800156c <ili9341_Send_Data>
  ili9341_Send_Data(0x29);
 8001482:	2029      	movs	r0, #41	@ 0x29
 8001484:	f000 f872 	bl	800156c <ili9341_Send_Data>
  ili9341_Send_Data(0x24);
 8001488:	2024      	movs	r0, #36	@ 0x24
 800148a:	f000 f86f 	bl	800156c <ili9341_Send_Data>
  ili9341_Send_Data(0x0C);
 800148e:	200c      	movs	r0, #12
 8001490:	f000 f86c 	bl	800156c <ili9341_Send_Data>
  ili9341_Send_Data(0x0E);
 8001494:	200e      	movs	r0, #14
 8001496:	f000 f869 	bl	800156c <ili9341_Send_Data>
  ili9341_Send_Data(0x09);
 800149a:	2009      	movs	r0, #9
 800149c:	f000 f866 	bl	800156c <ili9341_Send_Data>
  ili9341_Send_Data(0x4E);
 80014a0:	204e      	movs	r0, #78	@ 0x4e
 80014a2:	f000 f863 	bl	800156c <ili9341_Send_Data>
  ili9341_Send_Data(0x78);
 80014a6:	2078      	movs	r0, #120	@ 0x78
 80014a8:	f000 f860 	bl	800156c <ili9341_Send_Data>
  ili9341_Send_Data(0x3C);
 80014ac:	203c      	movs	r0, #60	@ 0x3c
 80014ae:	f000 f85d 	bl	800156c <ili9341_Send_Data>
  ili9341_Send_Data(0x09);
 80014b2:	2009      	movs	r0, #9
 80014b4:	f000 f85a 	bl	800156c <ili9341_Send_Data>
  ili9341_Send_Data(0x13);
 80014b8:	2013      	movs	r0, #19
 80014ba:	f000 f857 	bl	800156c <ili9341_Send_Data>
  ili9341_Send_Data(0x05);
 80014be:	2005      	movs	r0, #5
 80014c0:	f000 f854 	bl	800156c <ili9341_Send_Data>
  ili9341_Send_Data(0x17);
 80014c4:	2017      	movs	r0, #23
 80014c6:	f000 f851 	bl	800156c <ili9341_Send_Data>
  ili9341_Send_Data(0x11);
 80014ca:	2011      	movs	r0, #17
 80014cc:	f000 f84e 	bl	800156c <ili9341_Send_Data>
  ili9341_Send_Data(0x00);
 80014d0:	2000      	movs	r0, #0
 80014d2:	f000 f84b 	bl	800156c <ili9341_Send_Data>
  ili9341_Write_Reg(LCD_NGAMMA);
 80014d6:	20e1      	movs	r0, #225	@ 0xe1
 80014d8:	f000 f83b 	bl	8001552 <ili9341_Write_Reg>
  ili9341_Send_Data(0x00);
 80014dc:	2000      	movs	r0, #0
 80014de:	f000 f845 	bl	800156c <ili9341_Send_Data>
  ili9341_Send_Data(0x16);
 80014e2:	2016      	movs	r0, #22
 80014e4:	f000 f842 	bl	800156c <ili9341_Send_Data>
  ili9341_Send_Data(0x1B);
 80014e8:	201b      	movs	r0, #27
 80014ea:	f000 f83f 	bl	800156c <ili9341_Send_Data>
  ili9341_Send_Data(0x04);
 80014ee:	2004      	movs	r0, #4
 80014f0:	f000 f83c 	bl	800156c <ili9341_Send_Data>
  ili9341_Send_Data(0x11);
 80014f4:	2011      	movs	r0, #17
 80014f6:	f000 f839 	bl	800156c <ili9341_Send_Data>
  ili9341_Send_Data(0x07);
 80014fa:	2007      	movs	r0, #7
 80014fc:	f000 f836 	bl	800156c <ili9341_Send_Data>
  ili9341_Send_Data(0x31);
 8001500:	2031      	movs	r0, #49	@ 0x31
 8001502:	f000 f833 	bl	800156c <ili9341_Send_Data>
  ili9341_Send_Data(0x33);
 8001506:	2033      	movs	r0, #51	@ 0x33
 8001508:	f000 f830 	bl	800156c <ili9341_Send_Data>
  ili9341_Send_Data(0x42);
 800150c:	2042      	movs	r0, #66	@ 0x42
 800150e:	f000 f82d 	bl	800156c <ili9341_Send_Data>
  ili9341_Send_Data(0x05);
 8001512:	2005      	movs	r0, #5
 8001514:	f000 f82a 	bl	800156c <ili9341_Send_Data>
  ili9341_Send_Data(0x0C);
 8001518:	200c      	movs	r0, #12
 800151a:	f000 f827 	bl	800156c <ili9341_Send_Data>
  ili9341_Send_Data(0x0A);
 800151e:	200a      	movs	r0, #10
 8001520:	f000 f824 	bl	800156c <ili9341_Send_Data>
  ili9341_Send_Data(0x28);
 8001524:	2028      	movs	r0, #40	@ 0x28
 8001526:	f000 f821 	bl	800156c <ili9341_Send_Data>
  ili9341_Send_Data(0x2F);
 800152a:	202f      	movs	r0, #47	@ 0x2f
 800152c:	f000 f81e 	bl	800156c <ili9341_Send_Data>
  ili9341_Send_Data(0x0F);
 8001530:	200f      	movs	r0, #15
 8001532:	f000 f81b 	bl	800156c <ili9341_Send_Data>

  ili9341_Write_Reg(LCD_SLEEP_OUT);
 8001536:	2011      	movs	r0, #17
 8001538:	f000 f80b 	bl	8001552 <ili9341_Write_Reg>
  LCD_Delay(200);
 800153c:	20c8      	movs	r0, #200	@ 0xc8
 800153e:	f000 f97d 	bl	800183c <LCD_Delay>
  ili9341_Write_Reg(LCD_DISPLAY_ON);
 8001542:	2029      	movs	r0, #41	@ 0x29
 8001544:	f000 f805 	bl	8001552 <ili9341_Write_Reg>
  /* GRAM start writing */
  ili9341_Write_Reg(LCD_GRAM);
 8001548:	202c      	movs	r0, #44	@ 0x2c
 800154a:	f000 f802 	bl	8001552 <ili9341_Write_Reg>
}
 800154e:	bf00      	nop
 8001550:	bd80      	pop	{r7, pc}

08001552 <ili9341_Write_Reg>:
  * @brief  Writes  to the selected LCD register.
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_Write_Reg(uint8_t LCD_Reg)
{
 8001552:	b580      	push	{r7, lr}
 8001554:	b082      	sub	sp, #8
 8001556:	af00      	add	r7, sp, #0
 8001558:	4603      	mov	r3, r0
 800155a:	71fb      	strb	r3, [r7, #7]
  LCD_IO_WriteReg(LCD_Reg);
 800155c:	79fb      	ldrb	r3, [r7, #7]
 800155e:	4618      	mov	r0, r3
 8001560:	f000 f94a 	bl	80017f8 <LCD_IO_WriteReg>
}
 8001564:	bf00      	nop
 8001566:	3708      	adds	r7, #8
 8001568:	46bd      	mov	sp, r7
 800156a:	bd80      	pop	{r7, pc}

0800156c <ili9341_Send_Data>:
  * @brief  Writes data to the selected LCD register.
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_Send_Data(uint16_t RegValue)
{
 800156c:	b580      	push	{r7, lr}
 800156e:	b082      	sub	sp, #8
 8001570:	af00      	add	r7, sp, #0
 8001572:	4603      	mov	r3, r0
 8001574:	80fb      	strh	r3, [r7, #6]
  LCD_IO_WriteData(RegValue);
 8001576:	88fb      	ldrh	r3, [r7, #6]
 8001578:	4618      	mov	r0, r3
 800157a:	f000 f91b 	bl	80017b4 <LCD_IO_WriteData>
}
 800157e:	bf00      	nop
 8001580:	3708      	adds	r7, #8
 8001582:	46bd      	mov	sp, r7
 8001584:	bd80      	pop	{r7, pc}
	...

08001588 <SPI_Init>:

/**
  * @brief  SPI Bus initialization
  */
static void SPI_Init(void)
{
 8001588:	b580      	push	{r7, lr}
 800158a:	af00      	add	r7, sp, #0
  if(HAL_SPI_GetState(&SpiHandle) == HAL_SPI_STATE_RESET)
 800158c:	4819      	ldr	r0, [pc, #100]	@ (80015f4 <SPI_Init+0x6c>)
 800158e:	f003 ff6c 	bl	800546a <HAL_SPI_GetState>
 8001592:	4603      	mov	r3, r0
 8001594:	2b00      	cmp	r3, #0
 8001596:	d12b      	bne.n	80015f0 <SPI_Init+0x68>
  {
    /* SPI configuration -----------------------------------------------------*/
    SpiHandle.Instance = DISCOVERY_SPI;
 8001598:	4b16      	ldr	r3, [pc, #88]	@ (80015f4 <SPI_Init+0x6c>)
 800159a:	4a17      	ldr	r2, [pc, #92]	@ (80015f8 <SPI_Init+0x70>)
 800159c:	601a      	str	r2, [r3, #0]
       to verify these constraints:
       - ILI9341 LCD SPI interface max baudrate is 10MHz for write and 6.66MHz for read
       - l3gd20 SPI interface max baudrate is 10MHz for write/read
       - PCLK2 frequency is set to 90 MHz
    */
    SpiHandle.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 800159e:	4b15      	ldr	r3, [pc, #84]	@ (80015f4 <SPI_Init+0x6c>)
 80015a0:	2218      	movs	r2, #24
 80015a2:	61da      	str	r2, [r3, #28]

    /* On STM32F429I-Discovery, LCD ID cannot be read then keep a common configuration */
    /* for LCD and GYRO (SPI_DIRECTION_2LINES) */
    /* Note: To read a register a LCD, SPI_DIRECTION_1LINE should be set */
    SpiHandle.Init.Direction      = SPI_DIRECTION_2LINES;
 80015a4:	4b13      	ldr	r3, [pc, #76]	@ (80015f4 <SPI_Init+0x6c>)
 80015a6:	2200      	movs	r2, #0
 80015a8:	609a      	str	r2, [r3, #8]
    SpiHandle.Init.CLKPhase       = SPI_PHASE_1EDGE;
 80015aa:	4b12      	ldr	r3, [pc, #72]	@ (80015f4 <SPI_Init+0x6c>)
 80015ac:	2200      	movs	r2, #0
 80015ae:	615a      	str	r2, [r3, #20]
    SpiHandle.Init.CLKPolarity    = SPI_POLARITY_LOW;
 80015b0:	4b10      	ldr	r3, [pc, #64]	@ (80015f4 <SPI_Init+0x6c>)
 80015b2:	2200      	movs	r2, #0
 80015b4:	611a      	str	r2, [r3, #16]
    SpiHandle.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLED;
 80015b6:	4b0f      	ldr	r3, [pc, #60]	@ (80015f4 <SPI_Init+0x6c>)
 80015b8:	2200      	movs	r2, #0
 80015ba:	629a      	str	r2, [r3, #40]	@ 0x28
    SpiHandle.Init.CRCPolynomial  = 7;
 80015bc:	4b0d      	ldr	r3, [pc, #52]	@ (80015f4 <SPI_Init+0x6c>)
 80015be:	2207      	movs	r2, #7
 80015c0:	62da      	str	r2, [r3, #44]	@ 0x2c
    SpiHandle.Init.DataSize       = SPI_DATASIZE_8BIT;
 80015c2:	4b0c      	ldr	r3, [pc, #48]	@ (80015f4 <SPI_Init+0x6c>)
 80015c4:	2200      	movs	r2, #0
 80015c6:	60da      	str	r2, [r3, #12]
    SpiHandle.Init.FirstBit       = SPI_FIRSTBIT_MSB;
 80015c8:	4b0a      	ldr	r3, [pc, #40]	@ (80015f4 <SPI_Init+0x6c>)
 80015ca:	2200      	movs	r2, #0
 80015cc:	621a      	str	r2, [r3, #32]
    SpiHandle.Init.NSS            = SPI_NSS_SOFT;
 80015ce:	4b09      	ldr	r3, [pc, #36]	@ (80015f4 <SPI_Init+0x6c>)
 80015d0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80015d4:	619a      	str	r2, [r3, #24]
    SpiHandle.Init.TIMode         = SPI_TIMODE_DISABLED;
 80015d6:	4b07      	ldr	r3, [pc, #28]	@ (80015f4 <SPI_Init+0x6c>)
 80015d8:	2200      	movs	r2, #0
 80015da:	625a      	str	r2, [r3, #36]	@ 0x24
    SpiHandle.Init.Mode           = SPI_MODE_MASTER;
 80015dc:	4b05      	ldr	r3, [pc, #20]	@ (80015f4 <SPI_Init+0x6c>)
 80015de:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80015e2:	605a      	str	r2, [r3, #4]

    SPI_MspInit(&SpiHandle);
 80015e4:	4803      	ldr	r0, [pc, #12]	@ (80015f4 <SPI_Init+0x6c>)
 80015e6:	f000 f833 	bl	8001650 <SPI_MspInit>
    HAL_SPI_Init(&SpiHandle);
 80015ea:	4802      	ldr	r0, [pc, #8]	@ (80015f4 <SPI_Init+0x6c>)
 80015ec:	f003 fd48 	bl	8005080 <HAL_SPI_Init>
  }
}
 80015f0:	bf00      	nop
 80015f2:	bd80      	pop	{r7, pc}
 80015f4:	200259d4 	.word	0x200259d4
 80015f8:	40015000 	.word	0x40015000

080015fc <SPI_Write>:
/**
  * @brief  Writes a byte to device.
  * @param  Value: value to be written
  */
static void SPI_Write(uint16_t Value)
{
 80015fc:	b580      	push	{r7, lr}
 80015fe:	b084      	sub	sp, #16
 8001600:	af00      	add	r7, sp, #0
 8001602:	4603      	mov	r3, r0
 8001604:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8001606:	2300      	movs	r3, #0
 8001608:	73fb      	strb	r3, [r7, #15]

  status = HAL_SPI_Transmit(&SpiHandle, (uint8_t*) &Value, 1, SpiTimeout);
 800160a:	4b09      	ldr	r3, [pc, #36]	@ (8001630 <SPI_Write+0x34>)
 800160c:	681b      	ldr	r3, [r3, #0]
 800160e:	1db9      	adds	r1, r7, #6
 8001610:	2201      	movs	r2, #1
 8001612:	4808      	ldr	r0, [pc, #32]	@ (8001634 <SPI_Write+0x38>)
 8001614:	f003 fde5 	bl	80051e2 <HAL_SPI_Transmit>
 8001618:	4603      	mov	r3, r0
 800161a:	73fb      	strb	r3, [r7, #15]

  /* Check the communication status */
  if(status != HAL_OK)
 800161c:	7bfb      	ldrb	r3, [r7, #15]
 800161e:	2b00      	cmp	r3, #0
 8001620:	d001      	beq.n	8001626 <SPI_Write+0x2a>
  {
    /* Re-Initialize the BUS */
    SPI_Error();
 8001622:	f000 f809 	bl	8001638 <SPI_Error>
  }
}
 8001626:	bf00      	nop
 8001628:	3710      	adds	r7, #16
 800162a:	46bd      	mov	sp, r7
 800162c:	bd80      	pop	{r7, pc}
 800162e:	bf00      	nop
 8001630:	2000001c 	.word	0x2000001c
 8001634:	200259d4 	.word	0x200259d4

08001638 <SPI_Error>:

/**
  * @brief  SPI error treatment function.
  */
static void SPI_Error(void)
{
 8001638:	b580      	push	{r7, lr}
 800163a:	af00      	add	r7, sp, #0
  /* De-initialize the SPI communication BUS */
  HAL_SPI_DeInit(&SpiHandle);
 800163c:	4803      	ldr	r0, [pc, #12]	@ (800164c <SPI_Error+0x14>)
 800163e:	f003 fda8 	bl	8005192 <HAL_SPI_DeInit>

  /* Re- Initialize the SPI communication BUS */
  SPI_Init();
 8001642:	f7ff ffa1 	bl	8001588 <SPI_Init>
}
 8001646:	bf00      	nop
 8001648:	bd80      	pop	{r7, pc}
 800164a:	bf00      	nop
 800164c:	200259d4 	.word	0x200259d4

08001650 <SPI_MspInit>:
/**
  * @brief  SPI MSP Init.
  * @param  hspi: SPI handle
  */
static void SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 8001650:	b580      	push	{r7, lr}
 8001652:	b08a      	sub	sp, #40	@ 0x28
 8001654:	af00      	add	r7, sp, #0
 8001656:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef   GPIO_InitStructure;

  /* Enable SPI clock */
  DISCOVERY_SPI_CLK_ENABLE();
 8001658:	2300      	movs	r3, #0
 800165a:	613b      	str	r3, [r7, #16]
 800165c:	4b17      	ldr	r3, [pc, #92]	@ (80016bc <SPI_MspInit+0x6c>)
 800165e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001660:	4a16      	ldr	r2, [pc, #88]	@ (80016bc <SPI_MspInit+0x6c>)
 8001662:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001666:	6453      	str	r3, [r2, #68]	@ 0x44
 8001668:	4b14      	ldr	r3, [pc, #80]	@ (80016bc <SPI_MspInit+0x6c>)
 800166a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800166c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001670:	613b      	str	r3, [r7, #16]
 8001672:	693b      	ldr	r3, [r7, #16]

  /* Enable DISCOVERY_SPI GPIO clock */
  DISCOVERY_SPI_GPIO_CLK_ENABLE();
 8001674:	2300      	movs	r3, #0
 8001676:	60fb      	str	r3, [r7, #12]
 8001678:	4b10      	ldr	r3, [pc, #64]	@ (80016bc <SPI_MspInit+0x6c>)
 800167a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800167c:	4a0f      	ldr	r2, [pc, #60]	@ (80016bc <SPI_MspInit+0x6c>)
 800167e:	f043 0320 	orr.w	r3, r3, #32
 8001682:	6313      	str	r3, [r2, #48]	@ 0x30
 8001684:	4b0d      	ldr	r3, [pc, #52]	@ (80016bc <SPI_MspInit+0x6c>)
 8001686:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001688:	f003 0320 	and.w	r3, r3, #32
 800168c:	60fb      	str	r3, [r7, #12]
 800168e:	68fb      	ldr	r3, [r7, #12]

  /* configure SPI SCK, MOSI and MISO */
  GPIO_InitStructure.Pin    = (DISCOVERY_SPI_SCK_PIN | DISCOVERY_SPI_MOSI_PIN | DISCOVERY_SPI_MISO_PIN);
 8001690:	f44f 7360 	mov.w	r3, #896	@ 0x380
 8001694:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Mode   = GPIO_MODE_AF_PP;
 8001696:	2302      	movs	r3, #2
 8001698:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Pull   = GPIO_PULLDOWN;
 800169a:	2302      	movs	r3, #2
 800169c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Speed  = GPIO_SPEED_MEDIUM;
 800169e:	2301      	movs	r3, #1
 80016a0:	623b      	str	r3, [r7, #32]
  GPIO_InitStructure.Alternate = DISCOVERY_SPI_AF;
 80016a2:	2305      	movs	r3, #5
 80016a4:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(DISCOVERY_SPI_GPIO_PORT, &GPIO_InitStructure);
 80016a6:	f107 0314 	add.w	r3, r7, #20
 80016aa:	4619      	mov	r1, r3
 80016ac:	4804      	ldr	r0, [pc, #16]	@ (80016c0 <SPI_MspInit+0x70>)
 80016ae:	f001 f907 	bl	80028c0 <HAL_GPIO_Init>
}
 80016b2:	bf00      	nop
 80016b4:	3728      	adds	r7, #40	@ 0x28
 80016b6:	46bd      	mov	sp, r7
 80016b8:	bd80      	pop	{r7, pc}
 80016ba:	bf00      	nop
 80016bc:	40023800 	.word	0x40023800
 80016c0:	40021400 	.word	0x40021400

080016c4 <LCD_IO_Init>:

/**
  * @brief  Configures the LCD_SPI interface.
  */
void LCD_IO_Init(void)
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	b088      	sub	sp, #32
 80016c8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;

  if(Is_LCD_IO_Initialized == 0)
 80016ca:	4b36      	ldr	r3, [pc, #216]	@ (80017a4 <LCD_IO_Init+0xe0>)
 80016cc:	781b      	ldrb	r3, [r3, #0]
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d164      	bne.n	800179c <LCD_IO_Init+0xd8>
  {
    Is_LCD_IO_Initialized = 1;
 80016d2:	4b34      	ldr	r3, [pc, #208]	@ (80017a4 <LCD_IO_Init+0xe0>)
 80016d4:	2201      	movs	r2, #1
 80016d6:	701a      	strb	r2, [r3, #0]

    /* Configure in Output Push-Pull mode */
    LCD_WRX_GPIO_CLK_ENABLE();
 80016d8:	2300      	movs	r3, #0
 80016da:	60bb      	str	r3, [r7, #8]
 80016dc:	4b32      	ldr	r3, [pc, #200]	@ (80017a8 <LCD_IO_Init+0xe4>)
 80016de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016e0:	4a31      	ldr	r2, [pc, #196]	@ (80017a8 <LCD_IO_Init+0xe4>)
 80016e2:	f043 0308 	orr.w	r3, r3, #8
 80016e6:	6313      	str	r3, [r2, #48]	@ 0x30
 80016e8:	4b2f      	ldr	r3, [pc, #188]	@ (80017a8 <LCD_IO_Init+0xe4>)
 80016ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016ec:	f003 0308 	and.w	r3, r3, #8
 80016f0:	60bb      	str	r3, [r7, #8]
 80016f2:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStructure.Pin     = LCD_WRX_PIN;
 80016f4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80016f8:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 80016fa:	2301      	movs	r3, #1
 80016fc:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 80016fe:	2300      	movs	r3, #0
 8001700:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8001702:	2302      	movs	r3, #2
 8001704:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_WRX_GPIO_PORT, &GPIO_InitStructure);
 8001706:	f107 030c 	add.w	r3, r7, #12
 800170a:	4619      	mov	r1, r3
 800170c:	4827      	ldr	r0, [pc, #156]	@ (80017ac <LCD_IO_Init+0xe8>)
 800170e:	f001 f8d7 	bl	80028c0 <HAL_GPIO_Init>

    LCD_RDX_GPIO_CLK_ENABLE();
 8001712:	2300      	movs	r3, #0
 8001714:	607b      	str	r3, [r7, #4]
 8001716:	4b24      	ldr	r3, [pc, #144]	@ (80017a8 <LCD_IO_Init+0xe4>)
 8001718:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800171a:	4a23      	ldr	r2, [pc, #140]	@ (80017a8 <LCD_IO_Init+0xe4>)
 800171c:	f043 0308 	orr.w	r3, r3, #8
 8001720:	6313      	str	r3, [r2, #48]	@ 0x30
 8001722:	4b21      	ldr	r3, [pc, #132]	@ (80017a8 <LCD_IO_Init+0xe4>)
 8001724:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001726:	f003 0308 	and.w	r3, r3, #8
 800172a:	607b      	str	r3, [r7, #4]
 800172c:	687b      	ldr	r3, [r7, #4]
    GPIO_InitStructure.Pin     = LCD_RDX_PIN;
 800172e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001732:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8001734:	2301      	movs	r3, #1
 8001736:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 8001738:	2300      	movs	r3, #0
 800173a:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 800173c:	2302      	movs	r3, #2
 800173e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_RDX_GPIO_PORT, &GPIO_InitStructure);
 8001740:	f107 030c 	add.w	r3, r7, #12
 8001744:	4619      	mov	r1, r3
 8001746:	4819      	ldr	r0, [pc, #100]	@ (80017ac <LCD_IO_Init+0xe8>)
 8001748:	f001 f8ba 	bl	80028c0 <HAL_GPIO_Init>

    /* Configure the LCD Control pins ----------------------------------------*/
    LCD_NCS_GPIO_CLK_ENABLE();
 800174c:	2300      	movs	r3, #0
 800174e:	603b      	str	r3, [r7, #0]
 8001750:	4b15      	ldr	r3, [pc, #84]	@ (80017a8 <LCD_IO_Init+0xe4>)
 8001752:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001754:	4a14      	ldr	r2, [pc, #80]	@ (80017a8 <LCD_IO_Init+0xe4>)
 8001756:	f043 0304 	orr.w	r3, r3, #4
 800175a:	6313      	str	r3, [r2, #48]	@ 0x30
 800175c:	4b12      	ldr	r3, [pc, #72]	@ (80017a8 <LCD_IO_Init+0xe4>)
 800175e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001760:	f003 0304 	and.w	r3, r3, #4
 8001764:	603b      	str	r3, [r7, #0]
 8001766:	683b      	ldr	r3, [r7, #0]

    /* Configure NCS in Output Push-Pull mode */
    GPIO_InitStructure.Pin     = LCD_NCS_PIN;
 8001768:	2304      	movs	r3, #4
 800176a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 800176c:	2301      	movs	r3, #1
 800176e:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 8001770:	2300      	movs	r3, #0
 8001772:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8001774:	2302      	movs	r3, #2
 8001776:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_NCS_GPIO_PORT, &GPIO_InitStructure);
 8001778:	f107 030c 	add.w	r3, r7, #12
 800177c:	4619      	mov	r1, r3
 800177e:	480c      	ldr	r0, [pc, #48]	@ (80017b0 <LCD_IO_Init+0xec>)
 8001780:	f001 f89e 	bl	80028c0 <HAL_GPIO_Init>

    /* Set or Reset the control line */
    LCD_CS_LOW();
 8001784:	2200      	movs	r2, #0
 8001786:	2104      	movs	r1, #4
 8001788:	4809      	ldr	r0, [pc, #36]	@ (80017b0 <LCD_IO_Init+0xec>)
 800178a:	f001 fb51 	bl	8002e30 <HAL_GPIO_WritePin>
    LCD_CS_HIGH();
 800178e:	2201      	movs	r2, #1
 8001790:	2104      	movs	r1, #4
 8001792:	4807      	ldr	r0, [pc, #28]	@ (80017b0 <LCD_IO_Init+0xec>)
 8001794:	f001 fb4c 	bl	8002e30 <HAL_GPIO_WritePin>

    SPI_Init();
 8001798:	f7ff fef6 	bl	8001588 <SPI_Init>
  }
}
 800179c:	bf00      	nop
 800179e:	3720      	adds	r7, #32
 80017a0:	46bd      	mov	sp, r7
 80017a2:	bd80      	pop	{r7, pc}
 80017a4:	20025a2c 	.word	0x20025a2c
 80017a8:	40023800 	.word	0x40023800
 80017ac:	40020c00 	.word	0x40020c00
 80017b0:	40020800 	.word	0x40020800

080017b4 <LCD_IO_WriteData>:

/**
  * @brief  Writes register value.
  */
void LCD_IO_WriteData(uint16_t RegValue)
{
 80017b4:	b580      	push	{r7, lr}
 80017b6:	b082      	sub	sp, #8
 80017b8:	af00      	add	r7, sp, #0
 80017ba:	4603      	mov	r3, r0
 80017bc:	80fb      	strh	r3, [r7, #6]
  /* Set WRX to send data */
  LCD_WRX_HIGH();
 80017be:	2201      	movs	r2, #1
 80017c0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80017c4:	480a      	ldr	r0, [pc, #40]	@ (80017f0 <LCD_IO_WriteData+0x3c>)
 80017c6:	f001 fb33 	bl	8002e30 <HAL_GPIO_WritePin>

  /* Reset LCD control line(/CS) and Send data */
  LCD_CS_LOW();
 80017ca:	2200      	movs	r2, #0
 80017cc:	2104      	movs	r1, #4
 80017ce:	4809      	ldr	r0, [pc, #36]	@ (80017f4 <LCD_IO_WriteData+0x40>)
 80017d0:	f001 fb2e 	bl	8002e30 <HAL_GPIO_WritePin>
  SPI_Write(RegValue);
 80017d4:	88fb      	ldrh	r3, [r7, #6]
 80017d6:	4618      	mov	r0, r3
 80017d8:	f7ff ff10 	bl	80015fc <SPI_Write>

  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 80017dc:	2201      	movs	r2, #1
 80017de:	2104      	movs	r1, #4
 80017e0:	4804      	ldr	r0, [pc, #16]	@ (80017f4 <LCD_IO_WriteData+0x40>)
 80017e2:	f001 fb25 	bl	8002e30 <HAL_GPIO_WritePin>
}
 80017e6:	bf00      	nop
 80017e8:	3708      	adds	r7, #8
 80017ea:	46bd      	mov	sp, r7
 80017ec:	bd80      	pop	{r7, pc}
 80017ee:	bf00      	nop
 80017f0:	40020c00 	.word	0x40020c00
 80017f4:	40020800 	.word	0x40020800

080017f8 <LCD_IO_WriteReg>:

/**
  * @brief  Writes register address.
  */
void LCD_IO_WriteReg(uint8_t Reg)
{
 80017f8:	b580      	push	{r7, lr}
 80017fa:	b082      	sub	sp, #8
 80017fc:	af00      	add	r7, sp, #0
 80017fe:	4603      	mov	r3, r0
 8001800:	71fb      	strb	r3, [r7, #7]
  /* Reset WRX to send command */
  LCD_WRX_LOW();
 8001802:	2200      	movs	r2, #0
 8001804:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001808:	480a      	ldr	r0, [pc, #40]	@ (8001834 <LCD_IO_WriteReg+0x3c>)
 800180a:	f001 fb11 	bl	8002e30 <HAL_GPIO_WritePin>

  /* Reset LCD control line(/CS) and Send command */
  LCD_CS_LOW();
 800180e:	2200      	movs	r2, #0
 8001810:	2104      	movs	r1, #4
 8001812:	4809      	ldr	r0, [pc, #36]	@ (8001838 <LCD_IO_WriteReg+0x40>)
 8001814:	f001 fb0c 	bl	8002e30 <HAL_GPIO_WritePin>
  SPI_Write(Reg);
 8001818:	79fb      	ldrb	r3, [r7, #7]
 800181a:	b29b      	uxth	r3, r3
 800181c:	4618      	mov	r0, r3
 800181e:	f7ff feed 	bl	80015fc <SPI_Write>

  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 8001822:	2201      	movs	r2, #1
 8001824:	2104      	movs	r1, #4
 8001826:	4804      	ldr	r0, [pc, #16]	@ (8001838 <LCD_IO_WriteReg+0x40>)
 8001828:	f001 fb02 	bl	8002e30 <HAL_GPIO_WritePin>
}
 800182c:	bf00      	nop
 800182e:	3708      	adds	r7, #8
 8001830:	46bd      	mov	sp, r7
 8001832:	bd80      	pop	{r7, pc}
 8001834:	40020c00 	.word	0x40020c00
 8001838:	40020800 	.word	0x40020800

0800183c <LCD_Delay>:
/**
  * @brief  Wait for loop in ms.
  * @param  Delay in ms.
  */
void LCD_Delay(uint32_t Delay)
{
 800183c:	b580      	push	{r7, lr}
 800183e:	b082      	sub	sp, #8
 8001840:	af00      	add	r7, sp, #0
 8001842:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8001844:	6878      	ldr	r0, [r7, #4]
 8001846:	f000 fed3 	bl	80025f0 <HAL_Delay>
}
 800184a:	bf00      	nop
 800184c:	3708      	adds	r7, #8
 800184e:	46bd      	mov	sp, r7
 8001850:	bd80      	pop	{r7, pc}

08001852 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001852:	b580      	push	{r7, lr}
 8001854:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001856:	f000 fe59 	bl	800250c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800185a:	f000 f809 	bl	8001870 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* USER CODE BEGIN 2 */
  ApplicationInit(); // Initializes the LCD functionality
 800185e:	f7fe fe5b 	bl	8000518 <ApplicationInit>
  HAL_Delay(5000);
 8001862:	f241 3088 	movw	r0, #5000	@ 0x1388
 8001866:	f000 fec3 	bl	80025f0 <HAL_Delay>
  /* USER CODE END 2 */
  
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800186a:	bf00      	nop
 800186c:	e7fd      	b.n	800186a <main+0x18>
	...

08001870 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001870:	b580      	push	{r7, lr}
 8001872:	b094      	sub	sp, #80	@ 0x50
 8001874:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001876:	f107 0320 	add.w	r3, r7, #32
 800187a:	2230      	movs	r2, #48	@ 0x30
 800187c:	2100      	movs	r1, #0
 800187e:	4618      	mov	r0, r3
 8001880:	f003 fede 	bl	8005640 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001884:	f107 030c 	add.w	r3, r7, #12
 8001888:	2200      	movs	r2, #0
 800188a:	601a      	str	r2, [r3, #0]
 800188c:	605a      	str	r2, [r3, #4]
 800188e:	609a      	str	r2, [r3, #8]
 8001890:	60da      	str	r2, [r3, #12]
 8001892:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001894:	2300      	movs	r3, #0
 8001896:	60bb      	str	r3, [r7, #8]
 8001898:	4b28      	ldr	r3, [pc, #160]	@ (800193c <SystemClock_Config+0xcc>)
 800189a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800189c:	4a27      	ldr	r2, [pc, #156]	@ (800193c <SystemClock_Config+0xcc>)
 800189e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80018a2:	6413      	str	r3, [r2, #64]	@ 0x40
 80018a4:	4b25      	ldr	r3, [pc, #148]	@ (800193c <SystemClock_Config+0xcc>)
 80018a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018a8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80018ac:	60bb      	str	r3, [r7, #8]
 80018ae:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80018b0:	2300      	movs	r3, #0
 80018b2:	607b      	str	r3, [r7, #4]
 80018b4:	4b22      	ldr	r3, [pc, #136]	@ (8001940 <SystemClock_Config+0xd0>)
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	4a21      	ldr	r2, [pc, #132]	@ (8001940 <SystemClock_Config+0xd0>)
 80018ba:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80018be:	6013      	str	r3, [r2, #0]
 80018c0:	4b1f      	ldr	r3, [pc, #124]	@ (8001940 <SystemClock_Config+0xd0>)
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80018c8:	607b      	str	r3, [r7, #4]
 80018ca:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80018cc:	2301      	movs	r3, #1
 80018ce:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80018d0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80018d4:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80018d6:	2302      	movs	r3, #2
 80018d8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80018da:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80018de:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80018e0:	2308      	movs	r3, #8
 80018e2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80018e4:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 80018e8:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80018ea:	2302      	movs	r3, #2
 80018ec:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80018ee:	2307      	movs	r3, #7
 80018f0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80018f2:	f107 0320 	add.w	r3, r7, #32
 80018f6:	4618      	mov	r0, r3
 80018f8:	f002 fd7e 	bl	80043f8 <HAL_RCC_OscConfig>
 80018fc:	4603      	mov	r3, r0
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d001      	beq.n	8001906 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8001902:	f000 f81f 	bl	8001944 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001906:	230f      	movs	r3, #15
 8001908:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800190a:	2302      	movs	r3, #2
 800190c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800190e:	2300      	movs	r3, #0
 8001910:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001912:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001916:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001918:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800191c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800191e:	f107 030c 	add.w	r3, r7, #12
 8001922:	2105      	movs	r1, #5
 8001924:	4618      	mov	r0, r3
 8001926:	f002 ffdf 	bl	80048e8 <HAL_RCC_ClockConfig>
 800192a:	4603      	mov	r3, r0
 800192c:	2b00      	cmp	r3, #0
 800192e:	d001      	beq.n	8001934 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001930:	f000 f808 	bl	8001944 <Error_Handler>
  }
}
 8001934:	bf00      	nop
 8001936:	3750      	adds	r7, #80	@ 0x50
 8001938:	46bd      	mov	sp, r7
 800193a:	bd80      	pop	{r7, pc}
 800193c:	40023800 	.word	0x40023800
 8001940:	40007000 	.word	0x40007000

08001944 <Error_Handler>:


void Error_Handler(void)
{
 8001944:	b480      	push	{r7}
 8001946:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001948:	b672      	cpsid	i
}
 800194a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800194c:	bf00      	nop
 800194e:	e7fd      	b.n	800194c <Error_Handler+0x8>

08001950 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001950:	b580      	push	{r7, lr}
 8001952:	b082      	sub	sp, #8
 8001954:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001956:	2300      	movs	r3, #0
 8001958:	607b      	str	r3, [r7, #4]
 800195a:	4b10      	ldr	r3, [pc, #64]	@ (800199c <HAL_MspInit+0x4c>)
 800195c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800195e:	4a0f      	ldr	r2, [pc, #60]	@ (800199c <HAL_MspInit+0x4c>)
 8001960:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001964:	6453      	str	r3, [r2, #68]	@ 0x44
 8001966:	4b0d      	ldr	r3, [pc, #52]	@ (800199c <HAL_MspInit+0x4c>)
 8001968:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800196a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800196e:	607b      	str	r3, [r7, #4]
 8001970:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001972:	2300      	movs	r3, #0
 8001974:	603b      	str	r3, [r7, #0]
 8001976:	4b09      	ldr	r3, [pc, #36]	@ (800199c <HAL_MspInit+0x4c>)
 8001978:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800197a:	4a08      	ldr	r2, [pc, #32]	@ (800199c <HAL_MspInit+0x4c>)
 800197c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001980:	6413      	str	r3, [r2, #64]	@ 0x40
 8001982:	4b06      	ldr	r3, [pc, #24]	@ (800199c <HAL_MspInit+0x4c>)
 8001984:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001986:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800198a:	603b      	str	r3, [r7, #0]
 800198c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800198e:	2007      	movs	r0, #7
 8001990:	f000 ff46 	bl	8002820 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001994:	bf00      	nop
 8001996:	3708      	adds	r7, #8
 8001998:	46bd      	mov	sp, r7
 800199a:	bd80      	pop	{r7, pc}
 800199c:	40023800 	.word	0x40023800

080019a0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80019a0:	b580      	push	{r7, lr}
 80019a2:	b08a      	sub	sp, #40	@ 0x28
 80019a4:	af00      	add	r7, sp, #0
 80019a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019a8:	f107 0314 	add.w	r3, r7, #20
 80019ac:	2200      	movs	r2, #0
 80019ae:	601a      	str	r2, [r3, #0]
 80019b0:	605a      	str	r2, [r3, #4]
 80019b2:	609a      	str	r2, [r3, #8]
 80019b4:	60da      	str	r2, [r3, #12]
 80019b6:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C3)
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	4a29      	ldr	r2, [pc, #164]	@ (8001a64 <HAL_I2C_MspInit+0xc4>)
 80019be:	4293      	cmp	r3, r2
 80019c0:	d14b      	bne.n	8001a5a <HAL_I2C_MspInit+0xba>
  {
  /* USER CODE BEGIN I2C3_MspInit 0 */

  /* USER CODE END I2C3_MspInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80019c2:	2300      	movs	r3, #0
 80019c4:	613b      	str	r3, [r7, #16]
 80019c6:	4b28      	ldr	r3, [pc, #160]	@ (8001a68 <HAL_I2C_MspInit+0xc8>)
 80019c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019ca:	4a27      	ldr	r2, [pc, #156]	@ (8001a68 <HAL_I2C_MspInit+0xc8>)
 80019cc:	f043 0304 	orr.w	r3, r3, #4
 80019d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80019d2:	4b25      	ldr	r3, [pc, #148]	@ (8001a68 <HAL_I2C_MspInit+0xc8>)
 80019d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019d6:	f003 0304 	and.w	r3, r3, #4
 80019da:	613b      	str	r3, [r7, #16]
 80019dc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019de:	2300      	movs	r3, #0
 80019e0:	60fb      	str	r3, [r7, #12]
 80019e2:	4b21      	ldr	r3, [pc, #132]	@ (8001a68 <HAL_I2C_MspInit+0xc8>)
 80019e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019e6:	4a20      	ldr	r2, [pc, #128]	@ (8001a68 <HAL_I2C_MspInit+0xc8>)
 80019e8:	f043 0301 	orr.w	r3, r3, #1
 80019ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80019ee:	4b1e      	ldr	r3, [pc, #120]	@ (8001a68 <HAL_I2C_MspInit+0xc8>)
 80019f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019f2:	f003 0301 	and.w	r3, r3, #1
 80019f6:	60fb      	str	r3, [r7, #12]
 80019f8:	68fb      	ldr	r3, [r7, #12]
    /**I2C3 GPIO Configuration
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL
    */
    GPIO_InitStruct.Pin = I2C3_SDA_Pin;
 80019fa:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80019fe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001a00:	2312      	movs	r3, #18
 8001a02:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a04:	2300      	movs	r3, #0
 8001a06:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a08:	2300      	movs	r3, #0
 8001a0a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001a0c:	2304      	movs	r3, #4
 8001a0e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(I2C3_SDA_GPIO_Port, &GPIO_InitStruct);
 8001a10:	f107 0314 	add.w	r3, r7, #20
 8001a14:	4619      	mov	r1, r3
 8001a16:	4815      	ldr	r0, [pc, #84]	@ (8001a6c <HAL_I2C_MspInit+0xcc>)
 8001a18:	f000 ff52 	bl	80028c0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2C3_SCL_Pin;
 8001a1c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001a20:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001a22:	2312      	movs	r3, #18
 8001a24:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a26:	2300      	movs	r3, #0
 8001a28:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a2a:	2300      	movs	r3, #0
 8001a2c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001a2e:	2304      	movs	r3, #4
 8001a30:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(I2C3_SCL_GPIO_Port, &GPIO_InitStruct);
 8001a32:	f107 0314 	add.w	r3, r7, #20
 8001a36:	4619      	mov	r1, r3
 8001a38:	480d      	ldr	r0, [pc, #52]	@ (8001a70 <HAL_I2C_MspInit+0xd0>)
 8001a3a:	f000 ff41 	bl	80028c0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 8001a3e:	2300      	movs	r3, #0
 8001a40:	60bb      	str	r3, [r7, #8]
 8001a42:	4b09      	ldr	r3, [pc, #36]	@ (8001a68 <HAL_I2C_MspInit+0xc8>)
 8001a44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a46:	4a08      	ldr	r2, [pc, #32]	@ (8001a68 <HAL_I2C_MspInit+0xc8>)
 8001a48:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001a4c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001a4e:	4b06      	ldr	r3, [pc, #24]	@ (8001a68 <HAL_I2C_MspInit+0xc8>)
 8001a50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a52:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001a56:	60bb      	str	r3, [r7, #8]
 8001a58:	68bb      	ldr	r3, [r7, #8]

  /* USER CODE END I2C3_MspInit 1 */

  }

}
 8001a5a:	bf00      	nop
 8001a5c:	3728      	adds	r7, #40	@ 0x28
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	bd80      	pop	{r7, pc}
 8001a62:	bf00      	nop
 8001a64:	40005c00 	.word	0x40005c00
 8001a68:	40023800 	.word	0x40023800
 8001a6c:	40020800 	.word	0x40020800
 8001a70:	40020000 	.word	0x40020000

08001a74 <HAL_LTDC_MspInit>:
* This function configures the hardware resources used in this example
* @param hltdc: LTDC handle pointer
* @retval None
*/
void HAL_LTDC_MspInit(LTDC_HandleTypeDef* hltdc)
{
 8001a74:	b580      	push	{r7, lr}
 8001a76:	b09a      	sub	sp, #104	@ 0x68
 8001a78:	af00      	add	r7, sp, #0
 8001a7a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a7c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001a80:	2200      	movs	r2, #0
 8001a82:	601a      	str	r2, [r3, #0]
 8001a84:	605a      	str	r2, [r3, #4]
 8001a86:	609a      	str	r2, [r3, #8]
 8001a88:	60da      	str	r2, [r3, #12]
 8001a8a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001a8c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001a90:	2230      	movs	r2, #48	@ 0x30
 8001a92:	2100      	movs	r1, #0
 8001a94:	4618      	mov	r0, r3
 8001a96:	f003 fdd3 	bl	8005640 <memset>
  if(hltdc->Instance==LTDC)
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	4a81      	ldr	r2, [pc, #516]	@ (8001ca4 <HAL_LTDC_MspInit+0x230>)
 8001aa0:	4293      	cmp	r3, r2
 8001aa2:	f040 80fb 	bne.w	8001c9c <HAL_LTDC_MspInit+0x228>

  /* USER CODE END LTDC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 8001aa6:	2308      	movs	r3, #8
 8001aa8:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLLSAI.PLLSAIN = 200;
 8001aaa:	23c8      	movs	r3, #200	@ 0xc8
 8001aac:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.PLLSAI.PLLSAIR = 2;
 8001aae:	2302      	movs	r3, #2
 8001ab0:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_16;
 8001ab2:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
 8001ab6:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001ab8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001abc:	4618      	mov	r0, r3
 8001abe:	f003 f91f 	bl	8004d00 <HAL_RCCEx_PeriphCLKConfig>
 8001ac2:	4603      	mov	r3, r0
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	d001      	beq.n	8001acc <HAL_LTDC_MspInit+0x58>
    {
      Error_Handler();
 8001ac8:	f7ff ff3c 	bl	8001944 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 8001acc:	2300      	movs	r3, #0
 8001ace:	623b      	str	r3, [r7, #32]
 8001ad0:	4b75      	ldr	r3, [pc, #468]	@ (8001ca8 <HAL_LTDC_MspInit+0x234>)
 8001ad2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ad4:	4a74      	ldr	r2, [pc, #464]	@ (8001ca8 <HAL_LTDC_MspInit+0x234>)
 8001ad6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8001ada:	6453      	str	r3, [r2, #68]	@ 0x44
 8001adc:	4b72      	ldr	r3, [pc, #456]	@ (8001ca8 <HAL_LTDC_MspInit+0x234>)
 8001ade:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ae0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001ae4:	623b      	str	r3, [r7, #32]
 8001ae6:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001ae8:	2300      	movs	r3, #0
 8001aea:	61fb      	str	r3, [r7, #28]
 8001aec:	4b6e      	ldr	r3, [pc, #440]	@ (8001ca8 <HAL_LTDC_MspInit+0x234>)
 8001aee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001af0:	4a6d      	ldr	r2, [pc, #436]	@ (8001ca8 <HAL_LTDC_MspInit+0x234>)
 8001af2:	f043 0320 	orr.w	r3, r3, #32
 8001af6:	6313      	str	r3, [r2, #48]	@ 0x30
 8001af8:	4b6b      	ldr	r3, [pc, #428]	@ (8001ca8 <HAL_LTDC_MspInit+0x234>)
 8001afa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001afc:	f003 0320 	and.w	r3, r3, #32
 8001b00:	61fb      	str	r3, [r7, #28]
 8001b02:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b04:	2300      	movs	r3, #0
 8001b06:	61bb      	str	r3, [r7, #24]
 8001b08:	4b67      	ldr	r3, [pc, #412]	@ (8001ca8 <HAL_LTDC_MspInit+0x234>)
 8001b0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b0c:	4a66      	ldr	r2, [pc, #408]	@ (8001ca8 <HAL_LTDC_MspInit+0x234>)
 8001b0e:	f043 0301 	orr.w	r3, r3, #1
 8001b12:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b14:	4b64      	ldr	r3, [pc, #400]	@ (8001ca8 <HAL_LTDC_MspInit+0x234>)
 8001b16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b18:	f003 0301 	and.w	r3, r3, #1
 8001b1c:	61bb      	str	r3, [r7, #24]
 8001b1e:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b20:	2300      	movs	r3, #0
 8001b22:	617b      	str	r3, [r7, #20]
 8001b24:	4b60      	ldr	r3, [pc, #384]	@ (8001ca8 <HAL_LTDC_MspInit+0x234>)
 8001b26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b28:	4a5f      	ldr	r2, [pc, #380]	@ (8001ca8 <HAL_LTDC_MspInit+0x234>)
 8001b2a:	f043 0302 	orr.w	r3, r3, #2
 8001b2e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b30:	4b5d      	ldr	r3, [pc, #372]	@ (8001ca8 <HAL_LTDC_MspInit+0x234>)
 8001b32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b34:	f003 0302 	and.w	r3, r3, #2
 8001b38:	617b      	str	r3, [r7, #20]
 8001b3a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001b3c:	2300      	movs	r3, #0
 8001b3e:	613b      	str	r3, [r7, #16]
 8001b40:	4b59      	ldr	r3, [pc, #356]	@ (8001ca8 <HAL_LTDC_MspInit+0x234>)
 8001b42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b44:	4a58      	ldr	r2, [pc, #352]	@ (8001ca8 <HAL_LTDC_MspInit+0x234>)
 8001b46:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001b4a:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b4c:	4b56      	ldr	r3, [pc, #344]	@ (8001ca8 <HAL_LTDC_MspInit+0x234>)
 8001b4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b50:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001b54:	613b      	str	r3, [r7, #16]
 8001b56:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b58:	2300      	movs	r3, #0
 8001b5a:	60fb      	str	r3, [r7, #12]
 8001b5c:	4b52      	ldr	r3, [pc, #328]	@ (8001ca8 <HAL_LTDC_MspInit+0x234>)
 8001b5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b60:	4a51      	ldr	r2, [pc, #324]	@ (8001ca8 <HAL_LTDC_MspInit+0x234>)
 8001b62:	f043 0304 	orr.w	r3, r3, #4
 8001b66:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b68:	4b4f      	ldr	r3, [pc, #316]	@ (8001ca8 <HAL_LTDC_MspInit+0x234>)
 8001b6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b6c:	f003 0304 	and.w	r3, r3, #4
 8001b70:	60fb      	str	r3, [r7, #12]
 8001b72:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001b74:	2300      	movs	r3, #0
 8001b76:	60bb      	str	r3, [r7, #8]
 8001b78:	4b4b      	ldr	r3, [pc, #300]	@ (8001ca8 <HAL_LTDC_MspInit+0x234>)
 8001b7a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b7c:	4a4a      	ldr	r2, [pc, #296]	@ (8001ca8 <HAL_LTDC_MspInit+0x234>)
 8001b7e:	f043 0308 	orr.w	r3, r3, #8
 8001b82:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b84:	4b48      	ldr	r3, [pc, #288]	@ (8001ca8 <HAL_LTDC_MspInit+0x234>)
 8001b86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b88:	f003 0308 	and.w	r3, r3, #8
 8001b8c:	60bb      	str	r3, [r7, #8]
 8001b8e:	68bb      	ldr	r3, [r7, #8]
    PG11     ------> LTDC_B3
    PG12     ------> LTDC_B4
    PB8     ------> LTDC_B6
    PB9     ------> LTDC_B7
    */
    GPIO_InitStruct.Pin = ENABLE_Pin;
 8001b90:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001b94:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b96:	2302      	movs	r3, #2
 8001b98:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b9a:	2300      	movs	r3, #0
 8001b9c:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b9e:	2300      	movs	r3, #0
 8001ba0:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001ba2:	230e      	movs	r3, #14
 8001ba4:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(ENABLE_GPIO_Port, &GPIO_InitStruct);
 8001ba6:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001baa:	4619      	mov	r1, r3
 8001bac:	483f      	ldr	r0, [pc, #252]	@ (8001cac <HAL_LTDC_MspInit+0x238>)
 8001bae:	f000 fe87 	bl	80028c0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = B5_Pin|VSYNC_Pin|G2_Pin|R4_Pin
 8001bb2:	f641 0358 	movw	r3, #6232	@ 0x1858
 8001bb6:	657b      	str	r3, [r7, #84]	@ 0x54
                          |R5_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bb8:	2302      	movs	r3, #2
 8001bba:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bbc:	2300      	movs	r3, #0
 8001bbe:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bc0:	2300      	movs	r3, #0
 8001bc2:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001bc4:	230e      	movs	r3, #14
 8001bc6:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bc8:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001bcc:	4619      	mov	r1, r3
 8001bce:	4838      	ldr	r0, [pc, #224]	@ (8001cb0 <HAL_LTDC_MspInit+0x23c>)
 8001bd0:	f000 fe76 	bl	80028c0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = R3_Pin|R6_Pin;
 8001bd4:	2303      	movs	r3, #3
 8001bd6:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bd8:	2302      	movs	r3, #2
 8001bda:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bdc:	2300      	movs	r3, #0
 8001bde:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001be0:	2300      	movs	r3, #0
 8001be2:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8001be4:	2309      	movs	r3, #9
 8001be6:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001be8:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001bec:	4619      	mov	r1, r3
 8001bee:	4831      	ldr	r0, [pc, #196]	@ (8001cb4 <HAL_LTDC_MspInit+0x240>)
 8001bf0:	f000 fe66 	bl	80028c0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G4_Pin|G5_Pin|B6_Pin|B7_Pin;
 8001bf4:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 8001bf8:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bfa:	2302      	movs	r3, #2
 8001bfc:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bfe:	2300      	movs	r3, #0
 8001c00:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c02:	2300      	movs	r3, #0
 8001c04:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001c06:	230e      	movs	r3, #14
 8001c08:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c0a:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001c0e:	4619      	mov	r1, r3
 8001c10:	4828      	ldr	r0, [pc, #160]	@ (8001cb4 <HAL_LTDC_MspInit+0x240>)
 8001c12:	f000 fe55 	bl	80028c0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = R7_Pin|DOTCLK_Pin|B3_Pin;
 8001c16:	f44f 630c 	mov.w	r3, #2240	@ 0x8c0
 8001c1a:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c1c:	2302      	movs	r3, #2
 8001c1e:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c20:	2300      	movs	r3, #0
 8001c22:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c24:	2300      	movs	r3, #0
 8001c26:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001c28:	230e      	movs	r3, #14
 8001c2a:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001c2c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001c30:	4619      	mov	r1, r3
 8001c32:	4821      	ldr	r0, [pc, #132]	@ (8001cb8 <HAL_LTDC_MspInit+0x244>)
 8001c34:	f000 fe44 	bl	80028c0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = HSYNC_Pin|G6_Pin|R2_Pin;
 8001c38:	f44f 6398 	mov.w	r3, #1216	@ 0x4c0
 8001c3c:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c3e:	2302      	movs	r3, #2
 8001c40:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c42:	2300      	movs	r3, #0
 8001c44:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c46:	2300      	movs	r3, #0
 8001c48:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001c4a:	230e      	movs	r3, #14
 8001c4c:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001c4e:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001c52:	4619      	mov	r1, r3
 8001c54:	4819      	ldr	r0, [pc, #100]	@ (8001cbc <HAL_LTDC_MspInit+0x248>)
 8001c56:	f000 fe33 	bl	80028c0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G7_Pin|B2_Pin;
 8001c5a:	2348      	movs	r3, #72	@ 0x48
 8001c5c:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c5e:	2302      	movs	r3, #2
 8001c60:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c62:	2300      	movs	r3, #0
 8001c64:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c66:	2300      	movs	r3, #0
 8001c68:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8001c6a:	230e      	movs	r3, #14
 8001c6c:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001c6e:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001c72:	4619      	mov	r1, r3
 8001c74:	4812      	ldr	r0, [pc, #72]	@ (8001cc0 <HAL_LTDC_MspInit+0x24c>)
 8001c76:	f000 fe23 	bl	80028c0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G3_Pin|B4_Pin;
 8001c7a:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001c7e:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c80:	2302      	movs	r3, #2
 8001c82:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c84:	2300      	movs	r3, #0
 8001c86:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c88:	2300      	movs	r3, #0
 8001c8a:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8001c8c:	2309      	movs	r3, #9
 8001c8e:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001c90:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001c94:	4619      	mov	r1, r3
 8001c96:	4808      	ldr	r0, [pc, #32]	@ (8001cb8 <HAL_LTDC_MspInit+0x244>)
 8001c98:	f000 fe12 	bl	80028c0 <HAL_GPIO_Init>

  /* USER CODE END LTDC_MspInit 1 */

  }

}
 8001c9c:	bf00      	nop
 8001c9e:	3768      	adds	r7, #104	@ 0x68
 8001ca0:	46bd      	mov	sp, r7
 8001ca2:	bd80      	pop	{r7, pc}
 8001ca4:	40016800 	.word	0x40016800
 8001ca8:	40023800 	.word	0x40023800
 8001cac:	40021400 	.word	0x40021400
 8001cb0:	40020000 	.word	0x40020000
 8001cb4:	40020400 	.word	0x40020400
 8001cb8:	40021800 	.word	0x40021800
 8001cbc:	40020800 	.word	0x40020800
 8001cc0:	40020c00 	.word	0x40020c00

08001cc4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001cc4:	b580      	push	{r7, lr}
 8001cc6:	b08a      	sub	sp, #40	@ 0x28
 8001cc8:	af00      	add	r7, sp, #0
 8001cca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ccc:	f107 0314 	add.w	r3, r7, #20
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	601a      	str	r2, [r3, #0]
 8001cd4:	605a      	str	r2, [r3, #4]
 8001cd6:	609a      	str	r2, [r3, #8]
 8001cd8:	60da      	str	r2, [r3, #12]
 8001cda:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI5)
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	4a19      	ldr	r2, [pc, #100]	@ (8001d48 <HAL_SPI_MspInit+0x84>)
 8001ce2:	4293      	cmp	r3, r2
 8001ce4:	d12c      	bne.n	8001d40 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI5_MspInit 0 */

  /* USER CODE END SPI5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI5_CLK_ENABLE();
 8001ce6:	2300      	movs	r3, #0
 8001ce8:	613b      	str	r3, [r7, #16]
 8001cea:	4b18      	ldr	r3, [pc, #96]	@ (8001d4c <HAL_SPI_MspInit+0x88>)
 8001cec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cee:	4a17      	ldr	r2, [pc, #92]	@ (8001d4c <HAL_SPI_MspInit+0x88>)
 8001cf0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8001cf4:	6453      	str	r3, [r2, #68]	@ 0x44
 8001cf6:	4b15      	ldr	r3, [pc, #84]	@ (8001d4c <HAL_SPI_MspInit+0x88>)
 8001cf8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cfa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001cfe:	613b      	str	r3, [r7, #16]
 8001d00:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001d02:	2300      	movs	r3, #0
 8001d04:	60fb      	str	r3, [r7, #12]
 8001d06:	4b11      	ldr	r3, [pc, #68]	@ (8001d4c <HAL_SPI_MspInit+0x88>)
 8001d08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d0a:	4a10      	ldr	r2, [pc, #64]	@ (8001d4c <HAL_SPI_MspInit+0x88>)
 8001d0c:	f043 0320 	orr.w	r3, r3, #32
 8001d10:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d12:	4b0e      	ldr	r3, [pc, #56]	@ (8001d4c <HAL_SPI_MspInit+0x88>)
 8001d14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d16:	f003 0320 	and.w	r3, r3, #32
 8001d1a:	60fb      	str	r3, [r7, #12]
 8001d1c:	68fb      	ldr	r3, [r7, #12]
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    GPIO_InitStruct.Pin = SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin;
 8001d1e:	f44f 7360 	mov.w	r3, #896	@ 0x380
 8001d22:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d24:	2302      	movs	r3, #2
 8001d26:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d28:	2300      	movs	r3, #0
 8001d2a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d2c:	2300      	movs	r3, #0
 8001d2e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8001d30:	2305      	movs	r3, #5
 8001d32:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001d34:	f107 0314 	add.w	r3, r7, #20
 8001d38:	4619      	mov	r1, r3
 8001d3a:	4805      	ldr	r0, [pc, #20]	@ (8001d50 <HAL_SPI_MspInit+0x8c>)
 8001d3c:	f000 fdc0 	bl	80028c0 <HAL_GPIO_Init>

  /* USER CODE END SPI5_MspInit 1 */

  }

}
 8001d40:	bf00      	nop
 8001d42:	3728      	adds	r7, #40	@ 0x28
 8001d44:	46bd      	mov	sp, r7
 8001d46:	bd80      	pop	{r7, pc}
 8001d48:	40015000 	.word	0x40015000
 8001d4c:	40023800 	.word	0x40023800
 8001d50:	40021400 	.word	0x40021400

08001d54 <HAL_SPI_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
{
 8001d54:	b580      	push	{r7, lr}
 8001d56:	b082      	sub	sp, #8
 8001d58:	af00      	add	r7, sp, #0
 8001d5a:	6078      	str	r0, [r7, #4]
  if(hspi->Instance==SPI5)
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	4a08      	ldr	r2, [pc, #32]	@ (8001d84 <HAL_SPI_MspDeInit+0x30>)
 8001d62:	4293      	cmp	r3, r2
 8001d64:	d10a      	bne.n	8001d7c <HAL_SPI_MspDeInit+0x28>
  {
  /* USER CODE BEGIN SPI5_MspDeInit 0 */

  /* USER CODE END SPI5_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI5_CLK_DISABLE();
 8001d66:	4b08      	ldr	r3, [pc, #32]	@ (8001d88 <HAL_SPI_MspDeInit+0x34>)
 8001d68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d6a:	4a07      	ldr	r2, [pc, #28]	@ (8001d88 <HAL_SPI_MspDeInit+0x34>)
 8001d6c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8001d70:	6453      	str	r3, [r2, #68]	@ 0x44
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    HAL_GPIO_DeInit(GPIOF, SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin);
 8001d72:	f44f 7160 	mov.w	r1, #896	@ 0x380
 8001d76:	4805      	ldr	r0, [pc, #20]	@ (8001d8c <HAL_SPI_MspDeInit+0x38>)
 8001d78:	f000 ff4e 	bl	8002c18 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN SPI5_MspDeInit 1 */

  /* USER CODE END SPI5_MspDeInit 1 */
  }

}
 8001d7c:	bf00      	nop
 8001d7e:	3708      	adds	r7, #8
 8001d80:	46bd      	mov	sp, r7
 8001d82:	bd80      	pop	{r7, pc}
 8001d84:	40015000 	.word	0x40015000
 8001d88:	40023800 	.word	0x40023800
 8001d8c:	40021400 	.word	0x40021400

08001d90 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001d90:	b480      	push	{r7}
 8001d92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001d94:	bf00      	nop
 8001d96:	e7fd      	b.n	8001d94 <NMI_Handler+0x4>

08001d98 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001d98:	b480      	push	{r7}
 8001d9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001d9c:	bf00      	nop
 8001d9e:	e7fd      	b.n	8001d9c <HardFault_Handler+0x4>

08001da0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001da0:	b480      	push	{r7}
 8001da2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001da4:	bf00      	nop
 8001da6:	e7fd      	b.n	8001da4 <MemManage_Handler+0x4>

08001da8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001da8:	b480      	push	{r7}
 8001daa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001dac:	bf00      	nop
 8001dae:	e7fd      	b.n	8001dac <BusFault_Handler+0x4>

08001db0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001db0:	b480      	push	{r7}
 8001db2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001db4:	bf00      	nop
 8001db6:	e7fd      	b.n	8001db4 <UsageFault_Handler+0x4>

08001db8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001db8:	b480      	push	{r7}
 8001dba:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001dbc:	bf00      	nop
 8001dbe:	46bd      	mov	sp, r7
 8001dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc4:	4770      	bx	lr

08001dc6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001dc6:	b480      	push	{r7}
 8001dc8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001dca:	bf00      	nop
 8001dcc:	46bd      	mov	sp, r7
 8001dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd2:	4770      	bx	lr

08001dd4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001dd4:	b480      	push	{r7}
 8001dd6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001dd8:	bf00      	nop
 8001dda:	46bd      	mov	sp, r7
 8001ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de0:	4770      	bx	lr

08001de2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001de2:	b580      	push	{r7, lr}
 8001de4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001de6:	f000 fbe3 	bl	80025b0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001dea:	bf00      	nop
 8001dec:	bd80      	pop	{r7, pc}

08001dee <STMPE811_Init>:

#define DEFAULT_TESTING_TIMEOUT 250000

/* The below function was created by Tilen MAJERLE but modified by Xavion */
STMPE811_State_t STMPE811_Init(void)
{
 8001dee:	b580      	push	{r7, lr}
 8001df0:	b082      	sub	sp, #8
 8001df2:	af00      	add	r7, sp, #0

    // Initalize any other GPIO neeeded
    //stmpe811_MspInit(); // Currently we will be just using the HAL GPIO Init fuction to initialize GPIOs..

    // Initialze I2C3 ports 
    I2C3_MspInit();
 8001df4:	f000 f9ce 	bl	8002194 <I2C3_MspInit>
    /* Initialize I2C */
    I2C3_Init();
 8001df8:	f000 f98e 	bl	8002118 <I2C3_Init>

    /* Reset */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_SYS_CTRL1, 0x02);
 8001dfc:	2202      	movs	r2, #2
 8001dfe:	2103      	movs	r1, #3
 8001e00:	2082      	movs	r0, #130	@ 0x82
 8001e02:	f000 fa1b 	bl	800223c <I2C3_Write>
    HAL_Delay(5);
 8001e06:	2005      	movs	r0, #5
 8001e08:	f000 fbf2 	bl	80025f0 <HAL_Delay>
    I2C3_Write(STMPE811_ADDRESS, STMPE811_SYS_CTRL1, 0x00);
 8001e0c:	2200      	movs	r2, #0
 8001e0e:	2103      	movs	r1, #3
 8001e10:	2082      	movs	r0, #130	@ 0x82
 8001e12:	f000 fa13 	bl	800223c <I2C3_Write>
    HAL_Delay(2);
 8001e16:	2002      	movs	r0, #2
 8001e18:	f000 fbea 	bl	80025f0 <HAL_Delay>

    /* Check for STMPE811 Connected */
    uint16_t dataRecieved;
    I2C3_MulitByteRead(STMPE811_ADDRESS, STMPE811_CHIP_ID, (uint8_t * )&dataRecieved, TWOBYTE); // Need to change
 8001e1c:	1cba      	adds	r2, r7, #2
 8001e1e:	2302      	movs	r3, #2
 8001e20:	2100      	movs	r1, #0
 8001e22:	2082      	movs	r0, #130	@ 0x82
 8001e24:	f000 fa5a 	bl	80022dc <I2C3_MulitByteRead>
    // Flip bytes
    uint16_t chipID = (dataRecieved << 8);
 8001e28:	887b      	ldrh	r3, [r7, #2]
 8001e2a:	021b      	lsls	r3, r3, #8
 8001e2c:	80fb      	strh	r3, [r7, #6]
    chipID |= ((dataRecieved & 0xFF00) >> 8);
 8001e2e:	887b      	ldrh	r3, [r7, #2]
 8001e30:	0a1b      	lsrs	r3, r3, #8
 8001e32:	b29a      	uxth	r2, r3
 8001e34:	88fb      	ldrh	r3, [r7, #6]
 8001e36:	4313      	orrs	r3, r2
 8001e38:	80fb      	strh	r3, [r7, #6]

    if (chipID != STMPE811_CHIP_ID_VALUE) {
 8001e3a:	88fb      	ldrh	r3, [r7, #6]
 8001e3c:	f640 0211 	movw	r2, #2065	@ 0x811
 8001e40:	4293      	cmp	r3, r2
 8001e42:	d001      	beq.n	8001e48 <STMPE811_Init+0x5a>
    	return STMPE811_State_Error;
 8001e44:	2303      	movs	r3, #3
 8001e46:	e075      	b.n	8001f34 <STMPE811_Init+0x146>
    }

    /* Reset */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_SYS_CTRL1, 0x02);
 8001e48:	2202      	movs	r2, #2
 8001e4a:	2103      	movs	r1, #3
 8001e4c:	2082      	movs	r0, #130	@ 0x82
 8001e4e:	f000 f9f5 	bl	800223c <I2C3_Write>
    HAL_Delay(5);
 8001e52:	2005      	movs	r0, #5
 8001e54:	f000 fbcc 	bl	80025f0 <HAL_Delay>
    I2C3_Write(STMPE811_ADDRESS, STMPE811_SYS_CTRL1, 0x00);
 8001e58:	2200      	movs	r2, #0
 8001e5a:	2103      	movs	r1, #3
 8001e5c:	2082      	movs	r0, #130	@ 0x82
 8001e5e:	f000 f9ed 	bl	800223c <I2C3_Write>
    HAL_Delay(2);
 8001e62:	2002      	movs	r0, #2
 8001e64:	f000 fbc4 	bl	80025f0 <HAL_Delay>

    /* Get the current register value */
    mode = STMPE811_Read(STMPE811_SYS_CTRL2);
 8001e68:	2004      	movs	r0, #4
 8001e6a:	f000 f867 	bl	8001f3c <STMPE811_Read>
 8001e6e:	4603      	mov	r3, r0
 8001e70:	717b      	strb	r3, [r7, #5]
    mode &= ~(0x01);
 8001e72:	797b      	ldrb	r3, [r7, #5]
 8001e74:	f023 0301 	bic.w	r3, r3, #1
 8001e78:	717b      	strb	r3, [r7, #5]
    I2C3_Write(STMPE811_ADDRESS, STMPE811_SYS_CTRL2, mode);
 8001e7a:	797b      	ldrb	r3, [r7, #5]
 8001e7c:	461a      	mov	r2, r3
 8001e7e:	2104      	movs	r1, #4
 8001e80:	2082      	movs	r0, #130	@ 0x82
 8001e82:	f000 f9db 	bl	800223c <I2C3_Write>
    mode = STMPE811_Read(STMPE811_SYS_CTRL2);
 8001e86:	2004      	movs	r0, #4
 8001e88:	f000 f858 	bl	8001f3c <STMPE811_Read>
 8001e8c:	4603      	mov	r3, r0
 8001e8e:	717b      	strb	r3, [r7, #5]
    mode &= ~(0x02);
 8001e90:	797b      	ldrb	r3, [r7, #5]
 8001e92:	f023 0302 	bic.w	r3, r3, #2
 8001e96:	717b      	strb	r3, [r7, #5]
    I2C3_Write(STMPE811_ADDRESS, STMPE811_SYS_CTRL2, mode);
 8001e98:	797b      	ldrb	r3, [r7, #5]
 8001e9a:	461a      	mov	r2, r3
 8001e9c:	2104      	movs	r1, #4
 8001e9e:	2082      	movs	r0, #130	@ 0x82
 8001ea0:	f000 f9cc 	bl	800223c <I2C3_Write>

    /* Select Sample Time, bit number and ADC Reference */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_ADC_CTRL1, 0x49);
 8001ea4:	2249      	movs	r2, #73	@ 0x49
 8001ea6:	2120      	movs	r1, #32
 8001ea8:	2082      	movs	r0, #130	@ 0x82
 8001eaa:	f000 f9c7 	bl	800223c <I2C3_Write>

    /* Wait for 2 ms */
    HAL_Delay(2);
 8001eae:	2002      	movs	r0, #2
 8001eb0:	f000 fb9e 	bl	80025f0 <HAL_Delay>

    /* Select the ADC clock speed: 3.25 MHz */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_ADC_CTRL2, 0x01);
 8001eb4:	2201      	movs	r2, #1
 8001eb6:	2121      	movs	r1, #33	@ 0x21
 8001eb8:	2082      	movs	r0, #130	@ 0x82
 8001eba:	f000 f9bf 	bl	800223c <I2C3_Write>

    /* Select TSC pins in non default mode */
    mode = STMPE811_Read(STMPE811_GPIO_AF);
 8001ebe:	2017      	movs	r0, #23
 8001ec0:	f000 f83c 	bl	8001f3c <STMPE811_Read>
 8001ec4:	4603      	mov	r3, r0
 8001ec6:	717b      	strb	r3, [r7, #5]
    mode |= 0x1E;
 8001ec8:	797b      	ldrb	r3, [r7, #5]
 8001eca:	f043 031e 	orr.w	r3, r3, #30
 8001ece:	717b      	strb	r3, [r7, #5]
    I2C3_Write(STMPE811_ADDRESS, STMPE811_GPIO_AF, mode);
 8001ed0:	797b      	ldrb	r3, [r7, #5]
 8001ed2:	461a      	mov	r2, r3
 8001ed4:	2117      	movs	r1, #23
 8001ed6:	2082      	movs	r0, #130	@ 0x82
 8001ed8:	f000 f9b0 	bl	800223c <I2C3_Write>
    /* Configuration:
    - Touch average control    : 4 samples
    - Touch delay time         : 500 uS
    - Panel driver setting time: 500 uS
    */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_TSC_CFG, 0x9A);
 8001edc:	229a      	movs	r2, #154	@ 0x9a
 8001ede:	2141      	movs	r1, #65	@ 0x41
 8001ee0:	2082      	movs	r0, #130	@ 0x82
 8001ee2:	f000 f9ab 	bl	800223c <I2C3_Write>

    /* Configure the Touch FIFO threshold: single point reading */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_FIFO_TH, 0x01);
 8001ee6:	2201      	movs	r2, #1
 8001ee8:	214a      	movs	r1, #74	@ 0x4a
 8001eea:	2082      	movs	r0, #130	@ 0x82
 8001eec:	f000 f9a6 	bl	800223c <I2C3_Write>

    /* Clear the FIFO memory content. */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_FIFO_STA, 0x01);
 8001ef0:	2201      	movs	r2, #1
 8001ef2:	214b      	movs	r1, #75	@ 0x4b
 8001ef4:	2082      	movs	r0, #130	@ 0x82
 8001ef6:	f000 f9a1 	bl	800223c <I2C3_Write>

    /* Put the FIFO back into operation mode  */
    I2C3_Write( STMPE811_ADDRESS, STMPE811_FIFO_STA, 0x00);
 8001efa:	2200      	movs	r2, #0
 8001efc:	214b      	movs	r1, #75	@ 0x4b
 8001efe:	2082      	movs	r0, #130	@ 0x82
 8001f00:	f000 f99c 	bl	800223c <I2C3_Write>

    /* Set the range and accuracy pf the pressure measurement (Z) :
    - Fractional part :7
    - Whole part      :1
    */
    I2C3_Write( STMPE811_ADDRESS, STMPE811_TSC_FRACTION_Z, 0x01);
 8001f04:	2201      	movs	r2, #1
 8001f06:	2156      	movs	r1, #86	@ 0x56
 8001f08:	2082      	movs	r0, #130	@ 0x82
 8001f0a:	f000 f997 	bl	800223c <I2C3_Write>

    /* Set the driving capability (limit) of the device for TSC pins: 50mA */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_TSC_I_DRIVE, 0x01);
 8001f0e:	2201      	movs	r2, #1
 8001f10:	2158      	movs	r1, #88	@ 0x58
 8001f12:	2082      	movs	r0, #130	@ 0x82
 8001f14:	f000 f992 	bl	800223c <I2C3_Write>

    /* Touch screen control configuration (enable TSC):
    - No window tracking index
    - XYZ acquisition mode
    */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_TSC_CTRL, 0x03);
 8001f18:	2203      	movs	r2, #3
 8001f1a:	2140      	movs	r1, #64	@ 0x40
 8001f1c:	2082      	movs	r0, #130	@ 0x82
 8001f1e:	f000 f98d 	bl	800223c <I2C3_Write>

    /* Clear all the status pending bits if any */
    I2C3_Write(STMPE811_ADDRESS, STMPE811_INT_STA, 0xFF);
 8001f22:	22ff      	movs	r2, #255	@ 0xff
 8001f24:	210b      	movs	r1, #11
 8001f26:	2082      	movs	r0, #130	@ 0x82
 8001f28:	f000 f988 	bl	800223c <I2C3_Write>
    
    /* Wait for 2 ms delay */
    HAL_Delay(200);
 8001f2c:	20c8      	movs	r0, #200	@ 0xc8
 8001f2e:	f000 fb5f 	bl	80025f0 <HAL_Delay>

    return STMPE811_State_Ok;
 8001f32:	2302      	movs	r3, #2

}
 8001f34:	4618      	mov	r0, r3
 8001f36:	3708      	adds	r7, #8
 8001f38:	46bd      	mov	sp, r7
 8001f3a:	bd80      	pop	{r7, pc}

08001f3c <STMPE811_Read>:

uint8_t STMPE811_Read(uint8_t reg)
{
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	b084      	sub	sp, #16
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	4603      	mov	r3, r0
 8001f44:	71fb      	strb	r3, [r7, #7]
    // I2C Read
    uint8_t readData;
    I2C3_Read(STMPE811_ADDRESS, reg, &readData);
 8001f46:	f107 020f 	add.w	r2, r7, #15
 8001f4a:	79fb      	ldrb	r3, [r7, #7]
 8001f4c:	4619      	mov	r1, r3
 8001f4e:	2082      	movs	r0, #130	@ 0x82
 8001f50:	f000 f99e 	bl	8002290 <I2C3_Read>

    return readData;
 8001f54:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f56:	4618      	mov	r0, r3
 8001f58:	3710      	adds	r7, #16
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	bd80      	pop	{r7, pc}

08001f5e <STMPE811_ReadTouch>:
}

/* The below function was created by Tilen MAJERLE but modified by Xavion */

STMPE811_State_t STMPE811_ReadTouch(STMPE811_TouchData *structdata)  //TM Function
{
 8001f5e:	b580      	push	{r7, lr}
 8001f60:	b084      	sub	sp, #16
 8001f62:	af00      	add	r7, sp, #0
 8001f64:	6078      	str	r0, [r7, #4]
    uint8_t val;

    /* Save state */
    structdata->last_pressed = structdata->pressed;
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	791a      	ldrb	r2, [r3, #4]
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	715a      	strb	r2, [r3, #5]

    /* Read */
    val = STMPE811_Read(STMPE811_TSC_CTRL);
 8001f6e:	2040      	movs	r0, #64	@ 0x40
 8001f70:	f7ff ffe4 	bl	8001f3c <STMPE811_Read>
 8001f74:	4603      	mov	r3, r0
 8001f76:	73fb      	strb	r3, [r7, #15]
    if ((val & 0x80) == 0) {
 8001f78:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	db0e      	blt.n	8001f9e <STMPE811_ReadTouch+0x40>
        //Not pressed
        structdata->pressed = STMPE811_State_Released;
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	2201      	movs	r2, #1
 8001f84:	711a      	strb	r2, [r3, #4]

        //Reset Fifo
        I2C3_Write(STMPE811_ADDRESS, STMPE811_FIFO_STA, 0x01);
 8001f86:	2201      	movs	r2, #1
 8001f88:	214b      	movs	r1, #75	@ 0x4b
 8001f8a:	2082      	movs	r0, #130	@ 0x82
 8001f8c:	f000 f956 	bl	800223c <I2C3_Write>
        I2C3_Write(STMPE811_ADDRESS, STMPE811_FIFO_STA, 0x00);
 8001f90:	2200      	movs	r2, #0
 8001f92:	214b      	movs	r1, #75	@ 0x4b
 8001f94:	2082      	movs	r0, #130	@ 0x82
 8001f96:	f000 f951 	bl	800223c <I2C3_Write>

        return STMPE811_State_Released;
 8001f9a:	2301      	movs	r3, #1
 8001f9c:	e0a7      	b.n	80020ee <STMPE811_ReadTouch+0x190>

    /* Clear all the status pending bits if any */
    //TM_I2C_Write(STMPE811_I2C, STMPE811_ADDRESS, STMPE811_INT_STA, 0xFF);

    //Pressed
    if (structdata->orientation == STMPE811_Orientation_Portrait_1) {
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	799b      	ldrb	r3, [r3, #6]
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d117      	bne.n	8001fd6 <STMPE811_ReadTouch+0x78>
        structdata->x = 239 - TM_STMPE811_ReadX(structdata->x);
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	881b      	ldrh	r3, [r3, #0]
 8001faa:	4618      	mov	r0, r3
 8001fac:	f000 f9b8 	bl	8002320 <TM_STMPE811_ReadX>
 8001fb0:	4603      	mov	r3, r0
 8001fb2:	f1c3 03ef 	rsb	r3, r3, #239	@ 0xef
 8001fb6:	b29a      	uxth	r2, r3
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	801a      	strh	r2, [r3, #0]
        structdata->y = 319 - TM_STMPE811_ReadY(structdata->y);
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	885b      	ldrh	r3, [r3, #2]
 8001fc0:	4618      	mov	r0, r3
 8001fc2:	f000 fa0d 	bl	80023e0 <TM_STMPE811_ReadY>
 8001fc6:	4603      	mov	r3, r0
 8001fc8:	f5c3 739f 	rsb	r3, r3, #318	@ 0x13e
 8001fcc:	3301      	adds	r3, #1
 8001fce:	b29a      	uxth	r2, r3
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	805a      	strh	r2, [r3, #2]
 8001fd4:	e048      	b.n	8002068 <STMPE811_ReadTouch+0x10a>
    } else if (structdata->orientation == STMPE811_Orientation_Portrait_2) {
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	799b      	ldrb	r3, [r3, #6]
 8001fda:	2b01      	cmp	r3, #1
 8001fdc:	d112      	bne.n	8002004 <STMPE811_ReadTouch+0xa6>
        structdata->x = TM_STMPE811_ReadX(structdata->x);
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	881b      	ldrh	r3, [r3, #0]
 8001fe2:	4618      	mov	r0, r3
 8001fe4:	f000 f99c 	bl	8002320 <TM_STMPE811_ReadX>
 8001fe8:	4603      	mov	r3, r0
 8001fea:	461a      	mov	r2, r3
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	801a      	strh	r2, [r3, #0]
        structdata->y = TM_STMPE811_ReadY(structdata->y);
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	885b      	ldrh	r3, [r3, #2]
 8001ff4:	4618      	mov	r0, r3
 8001ff6:	f000 f9f3 	bl	80023e0 <TM_STMPE811_ReadY>
 8001ffa:	4603      	mov	r3, r0
 8001ffc:	461a      	mov	r2, r3
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	805a      	strh	r2, [r3, #2]
 8002002:	e031      	b.n	8002068 <STMPE811_ReadTouch+0x10a>
    } else if (structdata->orientation == STMPE811_Orientation_Landscape_1) {
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	799b      	ldrb	r3, [r3, #6]
 8002008:	2b02      	cmp	r3, #2
 800200a:	d115      	bne.n	8002038 <STMPE811_ReadTouch+0xda>
        structdata->y = TM_STMPE811_ReadX(structdata->y);
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	885b      	ldrh	r3, [r3, #2]
 8002010:	4618      	mov	r0, r3
 8002012:	f000 f985 	bl	8002320 <TM_STMPE811_ReadX>
 8002016:	4603      	mov	r3, r0
 8002018:	461a      	mov	r2, r3
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	805a      	strh	r2, [r3, #2]
        structdata->x = 319 - TM_STMPE811_ReadY(structdata->x);
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	881b      	ldrh	r3, [r3, #0]
 8002022:	4618      	mov	r0, r3
 8002024:	f000 f9dc 	bl	80023e0 <TM_STMPE811_ReadY>
 8002028:	4603      	mov	r3, r0
 800202a:	f5c3 739f 	rsb	r3, r3, #318	@ 0x13e
 800202e:	3301      	adds	r3, #1
 8002030:	b29a      	uxth	r2, r3
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	801a      	strh	r2, [r3, #0]
 8002036:	e017      	b.n	8002068 <STMPE811_ReadTouch+0x10a>
    } else if (structdata->orientation == STMPE811_Orientation_Landscape_2) {
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	799b      	ldrb	r3, [r3, #6]
 800203c:	2b03      	cmp	r3, #3
 800203e:	d113      	bne.n	8002068 <STMPE811_ReadTouch+0x10a>
        structdata->y = 239 - TM_STMPE811_ReadX(structdata->x);
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	881b      	ldrh	r3, [r3, #0]
 8002044:	4618      	mov	r0, r3
 8002046:	f000 f96b 	bl	8002320 <TM_STMPE811_ReadX>
 800204a:	4603      	mov	r3, r0
 800204c:	f1c3 03ef 	rsb	r3, r3, #239	@ 0xef
 8002050:	b29a      	uxth	r2, r3
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	805a      	strh	r2, [r3, #2]
        structdata->x = TM_STMPE811_ReadY(structdata->x);
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	881b      	ldrh	r3, [r3, #0]
 800205a:	4618      	mov	r0, r3
 800205c:	f000 f9c0 	bl	80023e0 <TM_STMPE811_ReadY>
 8002060:	4603      	mov	r3, r0
 8002062:	461a      	mov	r2, r3
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	801a      	strh	r2, [r3, #0]
    }

    //Reset Fifo
    I2C3_Write(STMPE811_ADDRESS, STMPE811_FIFO_STA, 0x01);
 8002068:	2201      	movs	r2, #1
 800206a:	214b      	movs	r1, #75	@ 0x4b
 800206c:	2082      	movs	r0, #130	@ 0x82
 800206e:	f000 f8e5 	bl	800223c <I2C3_Write>
    I2C3_Write(STMPE811_ADDRESS, STMPE811_FIFO_STA, 0x00);
 8002072:	2200      	movs	r2, #0
 8002074:	214b      	movs	r1, #75	@ 0x4b
 8002076:	2082      	movs	r0, #130	@ 0x82
 8002078:	f000 f8e0 	bl	800223c <I2C3_Write>

    //Check for valid data
    if (structdata->orientation == STMPE811_Orientation_Portrait_1 || structdata->orientation == STMPE811_Orientation_Portrait_2) {
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	799b      	ldrb	r3, [r3, #6]
 8002080:	2b00      	cmp	r3, #0
 8002082:	d003      	beq.n	800208c <STMPE811_ReadTouch+0x12e>
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	799b      	ldrb	r3, [r3, #6]
 8002088:	2b01      	cmp	r3, #1
 800208a:	d115      	bne.n	80020b8 <STMPE811_ReadTouch+0x15a>
        //Portrait
        if (structdata->x > 0 && structdata->x < 239 && structdata->y > 0 && structdata->y < 319) {
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	881b      	ldrh	r3, [r3, #0]
 8002090:	2b00      	cmp	r3, #0
 8002092:	d027      	beq.n	80020e4 <STMPE811_ReadTouch+0x186>
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	881b      	ldrh	r3, [r3, #0]
 8002098:	2bee      	cmp	r3, #238	@ 0xee
 800209a:	d823      	bhi.n	80020e4 <STMPE811_ReadTouch+0x186>
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	885b      	ldrh	r3, [r3, #2]
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d01f      	beq.n	80020e4 <STMPE811_ReadTouch+0x186>
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	885b      	ldrh	r3, [r3, #2]
 80020a8:	f5b3 7f9f 	cmp.w	r3, #318	@ 0x13e
 80020ac:	d81a      	bhi.n	80020e4 <STMPE811_ReadTouch+0x186>
            structdata->pressed = STMPE811_State_Pressed;
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	2200      	movs	r2, #0
 80020b2:	711a      	strb	r2, [r3, #4]
            return STMPE811_State_Pressed;
 80020b4:	2300      	movs	r3, #0
 80020b6:	e01a      	b.n	80020ee <STMPE811_ReadTouch+0x190>
        }
    } else {
        //Landscape
        if (structdata->x > 0 && structdata->x < 319 && structdata->y > 0 && structdata->y < 239) {
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	881b      	ldrh	r3, [r3, #0]
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d012      	beq.n	80020e6 <STMPE811_ReadTouch+0x188>
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	881b      	ldrh	r3, [r3, #0]
 80020c4:	f5b3 7f9f 	cmp.w	r3, #318	@ 0x13e
 80020c8:	d80d      	bhi.n	80020e6 <STMPE811_ReadTouch+0x188>
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	885b      	ldrh	r3, [r3, #2]
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d009      	beq.n	80020e6 <STMPE811_ReadTouch+0x188>
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	885b      	ldrh	r3, [r3, #2]
 80020d6:	2bee      	cmp	r3, #238	@ 0xee
 80020d8:	d805      	bhi.n	80020e6 <STMPE811_ReadTouch+0x188>
            structdata->pressed = STMPE811_State_Pressed;
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	2200      	movs	r2, #0
 80020de:	711a      	strb	r2, [r3, #4]
            return STMPE811_State_Pressed;
 80020e0:	2300      	movs	r3, #0
 80020e2:	e004      	b.n	80020ee <STMPE811_ReadTouch+0x190>
        if (structdata->x > 0 && structdata->x < 239 && structdata->y > 0 && structdata->y < 319) {
 80020e4:	bf00      	nop
        }
    }

    structdata->pressed = STMPE811_State_Released;
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	2201      	movs	r2, #1
 80020ea:	711a      	strb	r2, [r3, #4]

    return STMPE811_State_Released;
 80020ec:	2301      	movs	r3, #1
}
 80020ee:	4618      	mov	r0, r3
 80020f0:	3710      	adds	r7, #16
 80020f2:	46bd      	mov	sp, r7
 80020f4:	bd80      	pop	{r7, pc}
	...

080020f8 <verifyHAL_I2C_IS_OKAY>:
    }
    return true;
}

//  ******************************** I2C Functions ********************************//
void verifyHAL_I2C_IS_OKAY(){
 80020f8:	b480      	push	{r7}
 80020fa:	af00      	add	r7, sp, #0
    if (HAL_status != HAL_OK)
 80020fc:	4b05      	ldr	r3, [pc, #20]	@ (8002114 <verifyHAL_I2C_IS_OKAY+0x1c>)
 80020fe:	781b      	ldrb	r3, [r3, #0]
 8002100:	2b00      	cmp	r3, #0
 8002102:	d001      	beq.n	8002108 <verifyHAL_I2C_IS_OKAY+0x10>
    {
        while(1);
 8002104:	bf00      	nop
 8002106:	e7fd      	b.n	8002104 <verifyHAL_I2C_IS_OKAY+0xc>
    }
}
 8002108:	bf00      	nop
 800210a:	46bd      	mov	sp, r7
 800210c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002110:	4770      	bx	lr
 8002112:	bf00      	nop
 8002114:	20025a84 	.word	0x20025a84

08002118 <I2C3_Init>:

static void I2C3_Init()
{
 8002118:	b580      	push	{r7, lr}
 800211a:	b082      	sub	sp, #8
 800211c:	af00      	add	r7, sp, #0

	__HAL_RCC_I2C3_CLK_ENABLE();
 800211e:	2300      	movs	r3, #0
 8002120:	603b      	str	r3, [r7, #0]
 8002122:	4b18      	ldr	r3, [pc, #96]	@ (8002184 <I2C3_Init+0x6c>)
 8002124:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002126:	4a17      	ldr	r2, [pc, #92]	@ (8002184 <I2C3_Init+0x6c>)
 8002128:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800212c:	6413      	str	r3, [r2, #64]	@ 0x40
 800212e:	4b15      	ldr	r3, [pc, #84]	@ (8002184 <I2C3_Init+0x6c>)
 8002130:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002132:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002136:	603b      	str	r3, [r7, #0]
 8002138:	683b      	ldr	r3, [r7, #0]
    // Configure I2C3
    hI2C3.Instance = STMPE811_I2C;
 800213a:	4b13      	ldr	r3, [pc, #76]	@ (8002188 <I2C3_Init+0x70>)
 800213c:	4a13      	ldr	r2, [pc, #76]	@ (800218c <I2C3_Init+0x74>)
 800213e:	601a      	str	r2, [r3, #0]
    hI2C3.Init.ClockSpeed = STMPE811_I2C_CLOCK;
 8002140:	4b11      	ldr	r3, [pc, #68]	@ (8002188 <I2C3_Init+0x70>)
 8002142:	4a13      	ldr	r2, [pc, #76]	@ (8002190 <I2C3_Init+0x78>)
 8002144:	605a      	str	r2, [r3, #4]
    hI2C3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002146:	4b10      	ldr	r3, [pc, #64]	@ (8002188 <I2C3_Init+0x70>)
 8002148:	2200      	movs	r2, #0
 800214a:	609a      	str	r2, [r3, #8]
    hI2C3.Init.OwnAddress1 = 0x00; // May be wrong
 800214c:	4b0e      	ldr	r3, [pc, #56]	@ (8002188 <I2C3_Init+0x70>)
 800214e:	2200      	movs	r2, #0
 8002150:	60da      	str	r2, [r3, #12]
    hI2C3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002152:	4b0d      	ldr	r3, [pc, #52]	@ (8002188 <I2C3_Init+0x70>)
 8002154:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002158:	611a      	str	r2, [r3, #16]
    hI2C3.Init.GeneralCallMode = I2C_NOSTRETCH_DISABLE;
 800215a:	4b0b      	ldr	r3, [pc, #44]	@ (8002188 <I2C3_Init+0x70>)
 800215c:	2200      	movs	r2, #0
 800215e:	61da      	str	r2, [r3, #28]
    hI2C3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002160:	4b09      	ldr	r3, [pc, #36]	@ (8002188 <I2C3_Init+0x70>)
 8002162:	2200      	movs	r2, #0
 8002164:	621a      	str	r2, [r3, #32]
    // Do we need to configutre I2C Mode? 

    // Initialize I2C3 interface
    HAL_StatusTypeDef status;
    status = HAL_I2C_Init(&hI2C3);
 8002166:	4808      	ldr	r0, [pc, #32]	@ (8002188 <I2C3_Init+0x70>)
 8002168:	f000 fe7c 	bl	8002e64 <HAL_I2C_Init>
 800216c:	4603      	mov	r3, r0
 800216e:	71fb      	strb	r3, [r7, #7]
    if (status != HAL_OK)
 8002170:	79fb      	ldrb	r3, [r7, #7]
 8002172:	2b00      	cmp	r3, #0
 8002174:	d001      	beq.n	800217a <I2C3_Init+0x62>
    {
        for(;;); // Catch error
 8002176:	bf00      	nop
 8002178:	e7fd      	b.n	8002176 <I2C3_Init+0x5e>
    }
    return;
 800217a:	bf00      	nop
}
 800217c:	3708      	adds	r7, #8
 800217e:	46bd      	mov	sp, r7
 8002180:	bd80      	pop	{r7, pc}
 8002182:	bf00      	nop
 8002184:	40023800 	.word	0x40023800
 8002188:	20025a30 	.word	0x20025a30
 800218c:	40005c00 	.word	0x40005c00
 8002190:	000186a0 	.word	0x000186a0

08002194 <I2C3_MspInit>:

// GPIO Initializations 
static void I2C3_MspInit(void)
{
 8002194:	b580      	push	{r7, lr}
 8002196:	b088      	sub	sp, #32
 8002198:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 800219a:	f107 030c 	add.w	r3, r7, #12
 800219e:	2200      	movs	r2, #0
 80021a0:	601a      	str	r2, [r3, #0]
 80021a2:	605a      	str	r2, [r3, #4]
 80021a4:	609a      	str	r2, [r3, #8]
 80021a6:	60da      	str	r2, [r3, #12]
 80021a8:	611a      	str	r2, [r3, #16]
    // Enable Clocks
    // GPIOC
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80021aa:	2300      	movs	r3, #0
 80021ac:	60bb      	str	r3, [r7, #8]
 80021ae:	4b20      	ldr	r3, [pc, #128]	@ (8002230 <I2C3_MspInit+0x9c>)
 80021b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021b2:	4a1f      	ldr	r2, [pc, #124]	@ (8002230 <I2C3_MspInit+0x9c>)
 80021b4:	f043 0304 	orr.w	r3, r3, #4
 80021b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80021ba:	4b1d      	ldr	r3, [pc, #116]	@ (8002230 <I2C3_MspInit+0x9c>)
 80021bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021be:	f003 0304 	and.w	r3, r3, #4
 80021c2:	60bb      	str	r3, [r7, #8]
 80021c4:	68bb      	ldr	r3, [r7, #8]

    // GPIOA 
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021c6:	2300      	movs	r3, #0
 80021c8:	607b      	str	r3, [r7, #4]
 80021ca:	4b19      	ldr	r3, [pc, #100]	@ (8002230 <I2C3_MspInit+0x9c>)
 80021cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021ce:	4a18      	ldr	r2, [pc, #96]	@ (8002230 <I2C3_MspInit+0x9c>)
 80021d0:	f043 0301 	orr.w	r3, r3, #1
 80021d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80021d6:	4b16      	ldr	r3, [pc, #88]	@ (8002230 <I2C3_MspInit+0x9c>)
 80021d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021da:	f003 0301 	and.w	r3, r3, #1
 80021de:	607b      	str	r3, [r7, #4]
 80021e0:	687b      	ldr	r3, [r7, #4]

    /*Configure GPIO pin : I2C3_SDA_Pin */
    GPIO_InitStruct.Pin = I2C3_SDA_Pin;
 80021e2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80021e6:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80021e8:	2312      	movs	r3, #18
 80021ea:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021ec:	2300      	movs	r3, #0
 80021ee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021f0:	2300      	movs	r3, #0
 80021f2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80021f4:	2304      	movs	r3, #4
 80021f6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(I2C3_SDA_GPIO_Port, &GPIO_InitStruct);
 80021f8:	f107 030c 	add.w	r3, r7, #12
 80021fc:	4619      	mov	r1, r3
 80021fe:	480d      	ldr	r0, [pc, #52]	@ (8002234 <I2C3_MspInit+0xa0>)
 8002200:	f000 fb5e 	bl	80028c0 <HAL_GPIO_Init>

    /*Configure GPIO pin : I2C3_SCL_Pin */
    GPIO_InitStruct.Pin = I2C3_SCL_Pin;
 8002204:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002208:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800220a:	2312      	movs	r3, #18
 800220c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800220e:	2300      	movs	r3, #0
 8002210:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002212:	2300      	movs	r3, #0
 8002214:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8002216:	2304      	movs	r3, #4
 8002218:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(I2C3_SCL_GPIO_Port, &GPIO_InitStruct);
 800221a:	f107 030c 	add.w	r3, r7, #12
 800221e:	4619      	mov	r1, r3
 8002220:	4805      	ldr	r0, [pc, #20]	@ (8002238 <I2C3_MspInit+0xa4>)
 8002222:	f000 fb4d 	bl	80028c0 <HAL_GPIO_Init>
    
}
 8002226:	bf00      	nop
 8002228:	3720      	adds	r7, #32
 800222a:	46bd      	mov	sp, r7
 800222c:	bd80      	pop	{r7, pc}
 800222e:	bf00      	nop
 8002230:	40023800 	.word	0x40023800
 8002234:	40020800 	.word	0x40020800
 8002238:	40020000 	.word	0x40020000

0800223c <I2C3_Write>:

// This function should only be used for single BYTE transfers 
void I2C3_Write(uint16_t devAddr, uint8_t reg, uint8_t data)
{
 800223c:	b580      	push	{r7, lr}
 800223e:	b088      	sub	sp, #32
 8002240:	af04      	add	r7, sp, #16
 8002242:	4603      	mov	r3, r0
 8002244:	80fb      	strh	r3, [r7, #6]
 8002246:	460b      	mov	r3, r1
 8002248:	717b      	strb	r3, [r7, #5]
 800224a:	4613      	mov	r3, r2
 800224c:	713b      	strb	r3, [r7, #4]
    uint8_t dataConversion = data; // data will be a raw hex value this is mainly for debugging...
 800224e:	793b      	ldrb	r3, [r7, #4]
 8002250:	73fb      	strb	r3, [r7, #15]
    // Learning topic - Is this needed? Or can I just use &data in the function call? 
    HAL_status = HAL_I2C_Mem_Write(&hI2C3, devAddr, reg, I2C_MEMADD_SIZE_8BIT, &dataConversion, ONEBYTE, DEFAULT_TESTING_TIMEOUT);
 8002252:	797b      	ldrb	r3, [r7, #5]
 8002254:	b29a      	uxth	r2, r3
 8002256:	88f9      	ldrh	r1, [r7, #6]
 8002258:	4b0a      	ldr	r3, [pc, #40]	@ (8002284 <I2C3_Write+0x48>)
 800225a:	9302      	str	r3, [sp, #8]
 800225c:	2301      	movs	r3, #1
 800225e:	9301      	str	r3, [sp, #4]
 8002260:	f107 030f 	add.w	r3, r7, #15
 8002264:	9300      	str	r3, [sp, #0]
 8002266:	2301      	movs	r3, #1
 8002268:	4807      	ldr	r0, [pc, #28]	@ (8002288 <I2C3_Write+0x4c>)
 800226a:	f000 ff3f 	bl	80030ec <HAL_I2C_Mem_Write>
 800226e:	4603      	mov	r3, r0
 8002270:	461a      	mov	r2, r3
 8002272:	4b06      	ldr	r3, [pc, #24]	@ (800228c <I2C3_Write+0x50>)
 8002274:	701a      	strb	r2, [r3, #0]
    verifyHAL_I2C_IS_OKAY();
 8002276:	f7ff ff3f 	bl	80020f8 <verifyHAL_I2C_IS_OKAY>
}
 800227a:	bf00      	nop
 800227c:	3710      	adds	r7, #16
 800227e:	46bd      	mov	sp, r7
 8002280:	bd80      	pop	{r7, pc}
 8002282:	bf00      	nop
 8002284:	0003d090 	.word	0x0003d090
 8002288:	20025a30 	.word	0x20025a30
 800228c:	20025a84 	.word	0x20025a84

08002290 <I2C3_Read>:

// This function should only be used for single BYTE transfers 
void I2C3_Read(uint8_t address, uint8_t reg, uint8_t * rxData)
{
 8002290:	b580      	push	{r7, lr}
 8002292:	b086      	sub	sp, #24
 8002294:	af04      	add	r7, sp, #16
 8002296:	4603      	mov	r3, r0
 8002298:	603a      	str	r2, [r7, #0]
 800229a:	71fb      	strb	r3, [r7, #7]
 800229c:	460b      	mov	r3, r1
 800229e:	71bb      	strb	r3, [r7, #6]
    // Need to use MEM functions
    HAL_status = HAL_I2C_Mem_Read(&hI2C3, address, reg, I2C_MEMADD_SIZE_8BIT, rxData, ONEBYTE, DEFAULT_TESTING_TIMEOUT);
 80022a0:	79fb      	ldrb	r3, [r7, #7]
 80022a2:	b299      	uxth	r1, r3
 80022a4:	79bb      	ldrb	r3, [r7, #6]
 80022a6:	b29a      	uxth	r2, r3
 80022a8:	4b09      	ldr	r3, [pc, #36]	@ (80022d0 <I2C3_Read+0x40>)
 80022aa:	9302      	str	r3, [sp, #8]
 80022ac:	2301      	movs	r3, #1
 80022ae:	9301      	str	r3, [sp, #4]
 80022b0:	683b      	ldr	r3, [r7, #0]
 80022b2:	9300      	str	r3, [sp, #0]
 80022b4:	2301      	movs	r3, #1
 80022b6:	4807      	ldr	r0, [pc, #28]	@ (80022d4 <I2C3_Read+0x44>)
 80022b8:	f001 f812 	bl	80032e0 <HAL_I2C_Mem_Read>
 80022bc:	4603      	mov	r3, r0
 80022be:	461a      	mov	r2, r3
 80022c0:	4b05      	ldr	r3, [pc, #20]	@ (80022d8 <I2C3_Read+0x48>)
 80022c2:	701a      	strb	r2, [r3, #0]
    verifyHAL_I2C_IS_OKAY();
 80022c4:	f7ff ff18 	bl	80020f8 <verifyHAL_I2C_IS_OKAY>
}
 80022c8:	bf00      	nop
 80022ca:	3708      	adds	r7, #8
 80022cc:	46bd      	mov	sp, r7
 80022ce:	bd80      	pop	{r7, pc}
 80022d0:	0003d090 	.word	0x0003d090
 80022d4:	20025a30 	.word	0x20025a30
 80022d8:	20025a84 	.word	0x20025a84

080022dc <I2C3_MulitByteRead>:

// This function should be used for multiple byte reads from a reg
void I2C3_MulitByteRead(uint8_t address, uint8_t reg, uint8_t * rxData, uint16_t numOfBytes)
{
 80022dc:	b580      	push	{r7, lr}
 80022de:	b086      	sub	sp, #24
 80022e0:	af04      	add	r7, sp, #16
 80022e2:	603a      	str	r2, [r7, #0]
 80022e4:	461a      	mov	r2, r3
 80022e6:	4603      	mov	r3, r0
 80022e8:	71fb      	strb	r3, [r7, #7]
 80022ea:	460b      	mov	r3, r1
 80022ec:	71bb      	strb	r3, [r7, #6]
 80022ee:	4613      	mov	r3, r2
 80022f0:	80bb      	strh	r3, [r7, #4]
    HAL_I2C_Mem_Read(&hI2C3, address, reg, I2C_MEMADD_SIZE_8BIT, rxData, numOfBytes, DEFAULT_TESTING_TIMEOUT);
 80022f2:	79fb      	ldrb	r3, [r7, #7]
 80022f4:	b299      	uxth	r1, r3
 80022f6:	79bb      	ldrb	r3, [r7, #6]
 80022f8:	b29a      	uxth	r2, r3
 80022fa:	4b07      	ldr	r3, [pc, #28]	@ (8002318 <I2C3_MulitByteRead+0x3c>)
 80022fc:	9302      	str	r3, [sp, #8]
 80022fe:	88bb      	ldrh	r3, [r7, #4]
 8002300:	9301      	str	r3, [sp, #4]
 8002302:	683b      	ldr	r3, [r7, #0]
 8002304:	9300      	str	r3, [sp, #0]
 8002306:	2301      	movs	r3, #1
 8002308:	4804      	ldr	r0, [pc, #16]	@ (800231c <I2C3_MulitByteRead+0x40>)
 800230a:	f000 ffe9 	bl	80032e0 <HAL_I2C_Mem_Read>
}
 800230e:	bf00      	nop
 8002310:	3708      	adds	r7, #8
 8002312:	46bd      	mov	sp, r7
 8002314:	bd80      	pop	{r7, pc}
 8002316:	bf00      	nop
 8002318:	0003d090 	.word	0x0003d090
 800231c:	20025a30 	.word	0x20025a30

08002320 <TM_STMPE811_ReadX>:

/* The below function was created by Tilen MAJERLE but modified by Xavion */
uint16_t TM_STMPE811_ReadX(uint16_t x) { // TM FUNCTION 
 8002320:	b580      	push	{r7, lr}
 8002322:	b084      	sub	sp, #16
 8002324:	af00      	add	r7, sp, #0
 8002326:	4603      	mov	r3, r0
 8002328:	80fb      	strh	r3, [r7, #6]
    uint8_t data[2];
    int16_t val, dx;
    data[1] = STMPE811_Read(STMPE811_TSC_DATA_X);
 800232a:	204d      	movs	r0, #77	@ 0x4d
 800232c:	f7ff fe06 	bl	8001f3c <STMPE811_Read>
 8002330:	4603      	mov	r3, r0
 8002332:	727b      	strb	r3, [r7, #9]
    data[0] = STMPE811_Read(STMPE811_TSC_DATA_X + 1);
 8002334:	204e      	movs	r0, #78	@ 0x4e
 8002336:	f7ff fe01 	bl	8001f3c <STMPE811_Read>
 800233a:	4603      	mov	r3, r0
 800233c:	723b      	strb	r3, [r7, #8]
    val = (data[1] << 8 | (data[0] & 0xFF));
 800233e:	7a7b      	ldrb	r3, [r7, #9]
 8002340:	b21b      	sxth	r3, r3
 8002342:	021b      	lsls	r3, r3, #8
 8002344:	b21a      	sxth	r2, r3
 8002346:	7a3b      	ldrb	r3, [r7, #8]
 8002348:	b21b      	sxth	r3, r3
 800234a:	4313      	orrs	r3, r2
 800234c:	81fb      	strh	r3, [r7, #14]

    if (val <= 3000) {
 800234e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002352:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 8002356:	4293      	cmp	r3, r2
 8002358:	dc06      	bgt.n	8002368 <TM_STMPE811_ReadX+0x48>
        val = 3900 - val;
 800235a:	89fb      	ldrh	r3, [r7, #14]
 800235c:	f5c3 6373 	rsb	r3, r3, #3888	@ 0xf30
 8002360:	330c      	adds	r3, #12
 8002362:	b29b      	uxth	r3, r3
 8002364:	81fb      	strh	r3, [r7, #14]
 8002366:	e005      	b.n	8002374 <TM_STMPE811_ReadX+0x54>
    } else {
        val = 3800 - val;
 8002368:	89fb      	ldrh	r3, [r7, #14]
 800236a:	f5c3 636d 	rsb	r3, r3, #3792	@ 0xed0
 800236e:	3308      	adds	r3, #8
 8002370:	b29b      	uxth	r3, r3
 8002372:	81fb      	strh	r3, [r7, #14]
    }

    val /= 15;
 8002374:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002378:	4a18      	ldr	r2, [pc, #96]	@ (80023dc <TM_STMPE811_ReadX+0xbc>)
 800237a:	fb82 1203 	smull	r1, r2, r2, r3
 800237e:	441a      	add	r2, r3
 8002380:	10d2      	asrs	r2, r2, #3
 8002382:	17db      	asrs	r3, r3, #31
 8002384:	1ad3      	subs	r3, r2, r3
 8002386:	81fb      	strh	r3, [r7, #14]

    if (val > 239) {
 8002388:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800238c:	2bef      	cmp	r3, #239	@ 0xef
 800238e:	dd02      	ble.n	8002396 <TM_STMPE811_ReadX+0x76>
        val = 239;
 8002390:	23ef      	movs	r3, #239	@ 0xef
 8002392:	81fb      	strh	r3, [r7, #14]
 8002394:	e005      	b.n	80023a2 <TM_STMPE811_ReadX+0x82>
    } else if (val < 0) {
 8002396:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800239a:	2b00      	cmp	r3, #0
 800239c:	da01      	bge.n	80023a2 <TM_STMPE811_ReadX+0x82>
        val = 0;
 800239e:	2300      	movs	r3, #0
 80023a0:	81fb      	strh	r3, [r7, #14]
    }

    dx = (val > x) ? (val - x) : (x - val);
 80023a2:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 80023a6:	88fb      	ldrh	r3, [r7, #6]
 80023a8:	429a      	cmp	r2, r3
 80023aa:	dd05      	ble.n	80023b8 <TM_STMPE811_ReadX+0x98>
 80023ac:	89fa      	ldrh	r2, [r7, #14]
 80023ae:	88fb      	ldrh	r3, [r7, #6]
 80023b0:	1ad3      	subs	r3, r2, r3
 80023b2:	b29b      	uxth	r3, r3
 80023b4:	b21b      	sxth	r3, r3
 80023b6:	e004      	b.n	80023c2 <TM_STMPE811_ReadX+0xa2>
 80023b8:	89fb      	ldrh	r3, [r7, #14]
 80023ba:	88fa      	ldrh	r2, [r7, #6]
 80023bc:	1ad3      	subs	r3, r2, r3
 80023be:	b29b      	uxth	r3, r3
 80023c0:	b21b      	sxth	r3, r3
 80023c2:	81bb      	strh	r3, [r7, #12]
    if (dx > 4) {
 80023c4:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80023c8:	2b04      	cmp	r3, #4
 80023ca:	dd01      	ble.n	80023d0 <TM_STMPE811_ReadX+0xb0>
        return val;
 80023cc:	89fb      	ldrh	r3, [r7, #14]
 80023ce:	e000      	b.n	80023d2 <TM_STMPE811_ReadX+0xb2>
    }
    return x;
 80023d0:	88fb      	ldrh	r3, [r7, #6]
}
 80023d2:	4618      	mov	r0, r3
 80023d4:	3710      	adds	r7, #16
 80023d6:	46bd      	mov	sp, r7
 80023d8:	bd80      	pop	{r7, pc}
 80023da:	bf00      	nop
 80023dc:	88888889 	.word	0x88888889

080023e0 <TM_STMPE811_ReadY>:

/* The below function was created by Tilen MAJERLE but modified by Xavion */
uint16_t TM_STMPE811_ReadY(uint16_t y) { // TM FUNCTION 
 80023e0:	b580      	push	{r7, lr}
 80023e2:	b084      	sub	sp, #16
 80023e4:	af00      	add	r7, sp, #0
 80023e6:	4603      	mov	r3, r0
 80023e8:	80fb      	strh	r3, [r7, #6]
    uint8_t data[2];
    int16_t val, dy;
    data[1] = STMPE811_Read(STMPE811_TSC_DATA_Y);
 80023ea:	204f      	movs	r0, #79	@ 0x4f
 80023ec:	f7ff fda6 	bl	8001f3c <STMPE811_Read>
 80023f0:	4603      	mov	r3, r0
 80023f2:	727b      	strb	r3, [r7, #9]
    data[0] = STMPE811_Read(STMPE811_TSC_DATA_Y + 1);
 80023f4:	2050      	movs	r0, #80	@ 0x50
 80023f6:	f7ff fda1 	bl	8001f3c <STMPE811_Read>
 80023fa:	4603      	mov	r3, r0
 80023fc:	723b      	strb	r3, [r7, #8]
    val = (data[1] << 8 | (data[0] & 0xFF));
 80023fe:	7a7b      	ldrb	r3, [r7, #9]
 8002400:	b21b      	sxth	r3, r3
 8002402:	021b      	lsls	r3, r3, #8
 8002404:	b21a      	sxth	r2, r3
 8002406:	7a3b      	ldrb	r3, [r7, #8]
 8002408:	b21b      	sxth	r3, r3
 800240a:	4313      	orrs	r3, r2
 800240c:	81fb      	strh	r3, [r7, #14]

    val -= 360;
 800240e:	89fb      	ldrh	r3, [r7, #14]
 8002410:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8002414:	b29b      	uxth	r3, r3
 8002416:	81fb      	strh	r3, [r7, #14]
    val = val / 11;
 8002418:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800241c:	4a18      	ldr	r2, [pc, #96]	@ (8002480 <TM_STMPE811_ReadY+0xa0>)
 800241e:	fb82 1203 	smull	r1, r2, r2, r3
 8002422:	1052      	asrs	r2, r2, #1
 8002424:	17db      	asrs	r3, r3, #31
 8002426:	1ad3      	subs	r3, r2, r3
 8002428:	81fb      	strh	r3, [r7, #14]

    if (val <= 0) {
 800242a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800242e:	2b00      	cmp	r3, #0
 8002430:	dc02      	bgt.n	8002438 <TM_STMPE811_ReadY+0x58>
        val = 0;
 8002432:	2300      	movs	r3, #0
 8002434:	81fb      	strh	r3, [r7, #14]
 8002436:	e007      	b.n	8002448 <TM_STMPE811_ReadY+0x68>
    } else if (val >= 320) {
 8002438:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800243c:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8002440:	db02      	blt.n	8002448 <TM_STMPE811_ReadY+0x68>
        val = 319;
 8002442:	f240 133f 	movw	r3, #319	@ 0x13f
 8002446:	81fb      	strh	r3, [r7, #14]
    }

    dy = (val > y) ? (val - y) : (y - val);
 8002448:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800244c:	88fb      	ldrh	r3, [r7, #6]
 800244e:	429a      	cmp	r2, r3
 8002450:	dd05      	ble.n	800245e <TM_STMPE811_ReadY+0x7e>
 8002452:	89fa      	ldrh	r2, [r7, #14]
 8002454:	88fb      	ldrh	r3, [r7, #6]
 8002456:	1ad3      	subs	r3, r2, r3
 8002458:	b29b      	uxth	r3, r3
 800245a:	b21b      	sxth	r3, r3
 800245c:	e004      	b.n	8002468 <TM_STMPE811_ReadY+0x88>
 800245e:	89fb      	ldrh	r3, [r7, #14]
 8002460:	88fa      	ldrh	r2, [r7, #6]
 8002462:	1ad3      	subs	r3, r2, r3
 8002464:	b29b      	uxth	r3, r3
 8002466:	b21b      	sxth	r3, r3
 8002468:	81bb      	strh	r3, [r7, #12]
    if (dy > 4) {
 800246a:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800246e:	2b04      	cmp	r3, #4
 8002470:	dd01      	ble.n	8002476 <TM_STMPE811_ReadY+0x96>
        return val;
 8002472:	89fb      	ldrh	r3, [r7, #14]
 8002474:	e000      	b.n	8002478 <TM_STMPE811_ReadY+0x98>
    }
    return y;
 8002476:	88fb      	ldrh	r3, [r7, #6]
}
 8002478:	4618      	mov	r0, r3
 800247a:	3710      	adds	r7, #16
 800247c:	46bd      	mov	sp, r7
 800247e:	bd80      	pop	{r7, pc}
 8002480:	2e8ba2e9 	.word	0x2e8ba2e9

08002484 <initialise_monitor_handles>:
char **environ = __env;


/* Functions */
void initialise_monitor_handles()
{
 8002484:	b480      	push	{r7}
 8002486:	af00      	add	r7, sp, #0
}
 8002488:	bf00      	nop
 800248a:	46bd      	mov	sp, r7
 800248c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002490:	4770      	bx	lr
	...

08002494 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002494:	b480      	push	{r7}
 8002496:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002498:	4b06      	ldr	r3, [pc, #24]	@ (80024b4 <SystemInit+0x20>)
 800249a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800249e:	4a05      	ldr	r2, [pc, #20]	@ (80024b4 <SystemInit+0x20>)
 80024a0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80024a4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80024a8:	bf00      	nop
 80024aa:	46bd      	mov	sp, r7
 80024ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b0:	4770      	bx	lr
 80024b2:	bf00      	nop
 80024b4:	e000ed00 	.word	0xe000ed00

080024b8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 80024b8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80024f0 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80024bc:	f7ff ffea 	bl	8002494 <SystemInit>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80024c0:	480c      	ldr	r0, [pc, #48]	@ (80024f4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80024c2:	490d      	ldr	r1, [pc, #52]	@ (80024f8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80024c4:	4a0d      	ldr	r2, [pc, #52]	@ (80024fc <LoopFillZerobss+0x1a>)
  movs r3, #0
 80024c6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80024c8:	e002      	b.n	80024d0 <LoopCopyDataInit>

080024ca <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80024ca:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80024cc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80024ce:	3304      	adds	r3, #4

080024d0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80024d0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80024d2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80024d4:	d3f9      	bcc.n	80024ca <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80024d6:	4a0a      	ldr	r2, [pc, #40]	@ (8002500 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80024d8:	4c0a      	ldr	r4, [pc, #40]	@ (8002504 <LoopFillZerobss+0x22>)
  movs r3, #0
 80024da:	2300      	movs	r3, #0
  b LoopFillZerobss
 80024dc:	e001      	b.n	80024e2 <LoopFillZerobss>

080024de <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80024de:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80024e0:	3204      	adds	r2, #4

080024e2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80024e2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80024e4:	d3fb      	bcc.n	80024de <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80024e6:	f003 f8b3 	bl	8005650 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80024ea:	f7ff f9b2 	bl	8001852 <main>
  bx  lr    
 80024ee:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 80024f0:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 80024f4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80024f8:	2000002c 	.word	0x2000002c
  ldr r2, =_sidata
 80024fc:	080071a8 	.word	0x080071a8
  ldr r2, =_sbss
 8002500:	2000002c 	.word	0x2000002c
  ldr r4, =_ebss
 8002504:	20025a8c 	.word	0x20025a8c

08002508 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002508:	e7fe      	b.n	8002508 <ADC_IRQHandler>
	...

0800250c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800250c:	b580      	push	{r7, lr}
 800250e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002510:	4b0e      	ldr	r3, [pc, #56]	@ (800254c <HAL_Init+0x40>)
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	4a0d      	ldr	r2, [pc, #52]	@ (800254c <HAL_Init+0x40>)
 8002516:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800251a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800251c:	4b0b      	ldr	r3, [pc, #44]	@ (800254c <HAL_Init+0x40>)
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	4a0a      	ldr	r2, [pc, #40]	@ (800254c <HAL_Init+0x40>)
 8002522:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002526:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002528:	4b08      	ldr	r3, [pc, #32]	@ (800254c <HAL_Init+0x40>)
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	4a07      	ldr	r2, [pc, #28]	@ (800254c <HAL_Init+0x40>)
 800252e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002532:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002534:	2003      	movs	r0, #3
 8002536:	f000 f973 	bl	8002820 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800253a:	2000      	movs	r0, #0
 800253c:	f000 f808 	bl	8002550 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002540:	f7ff fa06 	bl	8001950 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002544:	2300      	movs	r3, #0
}
 8002546:	4618      	mov	r0, r3
 8002548:	bd80      	pop	{r7, pc}
 800254a:	bf00      	nop
 800254c:	40023c00 	.word	0x40023c00

08002550 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002550:	b580      	push	{r7, lr}
 8002552:	b082      	sub	sp, #8
 8002554:	af00      	add	r7, sp, #0
 8002556:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002558:	4b12      	ldr	r3, [pc, #72]	@ (80025a4 <HAL_InitTick+0x54>)
 800255a:	681a      	ldr	r2, [r3, #0]
 800255c:	4b12      	ldr	r3, [pc, #72]	@ (80025a8 <HAL_InitTick+0x58>)
 800255e:	781b      	ldrb	r3, [r3, #0]
 8002560:	4619      	mov	r1, r3
 8002562:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002566:	fbb3 f3f1 	udiv	r3, r3, r1
 800256a:	fbb2 f3f3 	udiv	r3, r2, r3
 800256e:	4618      	mov	r0, r3
 8002570:	f000 f999 	bl	80028a6 <HAL_SYSTICK_Config>
 8002574:	4603      	mov	r3, r0
 8002576:	2b00      	cmp	r3, #0
 8002578:	d001      	beq.n	800257e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800257a:	2301      	movs	r3, #1
 800257c:	e00e      	b.n	800259c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	2b0f      	cmp	r3, #15
 8002582:	d80a      	bhi.n	800259a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002584:	2200      	movs	r2, #0
 8002586:	6879      	ldr	r1, [r7, #4]
 8002588:	f04f 30ff 	mov.w	r0, #4294967295
 800258c:	f000 f953 	bl	8002836 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002590:	4a06      	ldr	r2, [pc, #24]	@ (80025ac <HAL_InitTick+0x5c>)
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002596:	2300      	movs	r3, #0
 8002598:	e000      	b.n	800259c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800259a:	2301      	movs	r3, #1
}
 800259c:	4618      	mov	r0, r3
 800259e:	3708      	adds	r7, #8
 80025a0:	46bd      	mov	sp, r7
 80025a2:	bd80      	pop	{r7, pc}
 80025a4:	20000020 	.word	0x20000020
 80025a8:	20000028 	.word	0x20000028
 80025ac:	20000024 	.word	0x20000024

080025b0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80025b0:	b480      	push	{r7}
 80025b2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80025b4:	4b06      	ldr	r3, [pc, #24]	@ (80025d0 <HAL_IncTick+0x20>)
 80025b6:	781b      	ldrb	r3, [r3, #0]
 80025b8:	461a      	mov	r2, r3
 80025ba:	4b06      	ldr	r3, [pc, #24]	@ (80025d4 <HAL_IncTick+0x24>)
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	4413      	add	r3, r2
 80025c0:	4a04      	ldr	r2, [pc, #16]	@ (80025d4 <HAL_IncTick+0x24>)
 80025c2:	6013      	str	r3, [r2, #0]
}
 80025c4:	bf00      	nop
 80025c6:	46bd      	mov	sp, r7
 80025c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025cc:	4770      	bx	lr
 80025ce:	bf00      	nop
 80025d0:	20000028 	.word	0x20000028
 80025d4:	20025a88 	.word	0x20025a88

080025d8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80025d8:	b480      	push	{r7}
 80025da:	af00      	add	r7, sp, #0
  return uwTick;
 80025dc:	4b03      	ldr	r3, [pc, #12]	@ (80025ec <HAL_GetTick+0x14>)
 80025de:	681b      	ldr	r3, [r3, #0]
}
 80025e0:	4618      	mov	r0, r3
 80025e2:	46bd      	mov	sp, r7
 80025e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e8:	4770      	bx	lr
 80025ea:	bf00      	nop
 80025ec:	20025a88 	.word	0x20025a88

080025f0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80025f0:	b580      	push	{r7, lr}
 80025f2:	b084      	sub	sp, #16
 80025f4:	af00      	add	r7, sp, #0
 80025f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80025f8:	f7ff ffee 	bl	80025d8 <HAL_GetTick>
 80025fc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002608:	d005      	beq.n	8002616 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800260a:	4b0a      	ldr	r3, [pc, #40]	@ (8002634 <HAL_Delay+0x44>)
 800260c:	781b      	ldrb	r3, [r3, #0]
 800260e:	461a      	mov	r2, r3
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	4413      	add	r3, r2
 8002614:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002616:	bf00      	nop
 8002618:	f7ff ffde 	bl	80025d8 <HAL_GetTick>
 800261c:	4602      	mov	r2, r0
 800261e:	68bb      	ldr	r3, [r7, #8]
 8002620:	1ad3      	subs	r3, r2, r3
 8002622:	68fa      	ldr	r2, [r7, #12]
 8002624:	429a      	cmp	r2, r3
 8002626:	d8f7      	bhi.n	8002618 <HAL_Delay+0x28>
  {
  }
}
 8002628:	bf00      	nop
 800262a:	bf00      	nop
 800262c:	3710      	adds	r7, #16
 800262e:	46bd      	mov	sp, r7
 8002630:	bd80      	pop	{r7, pc}
 8002632:	bf00      	nop
 8002634:	20000028 	.word	0x20000028

08002638 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002638:	b480      	push	{r7}
 800263a:	b085      	sub	sp, #20
 800263c:	af00      	add	r7, sp, #0
 800263e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	f003 0307 	and.w	r3, r3, #7
 8002646:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002648:	4b0c      	ldr	r3, [pc, #48]	@ (800267c <__NVIC_SetPriorityGrouping+0x44>)
 800264a:	68db      	ldr	r3, [r3, #12]
 800264c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800264e:	68ba      	ldr	r2, [r7, #8]
 8002650:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002654:	4013      	ands	r3, r2
 8002656:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800265c:	68bb      	ldr	r3, [r7, #8]
 800265e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002660:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002664:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002668:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800266a:	4a04      	ldr	r2, [pc, #16]	@ (800267c <__NVIC_SetPriorityGrouping+0x44>)
 800266c:	68bb      	ldr	r3, [r7, #8]
 800266e:	60d3      	str	r3, [r2, #12]
}
 8002670:	bf00      	nop
 8002672:	3714      	adds	r7, #20
 8002674:	46bd      	mov	sp, r7
 8002676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800267a:	4770      	bx	lr
 800267c:	e000ed00 	.word	0xe000ed00

08002680 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002680:	b480      	push	{r7}
 8002682:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002684:	4b04      	ldr	r3, [pc, #16]	@ (8002698 <__NVIC_GetPriorityGrouping+0x18>)
 8002686:	68db      	ldr	r3, [r3, #12]
 8002688:	0a1b      	lsrs	r3, r3, #8
 800268a:	f003 0307 	and.w	r3, r3, #7
}
 800268e:	4618      	mov	r0, r3
 8002690:	46bd      	mov	sp, r7
 8002692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002696:	4770      	bx	lr
 8002698:	e000ed00 	.word	0xe000ed00

0800269c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800269c:	b480      	push	{r7}
 800269e:	b083      	sub	sp, #12
 80026a0:	af00      	add	r7, sp, #0
 80026a2:	4603      	mov	r3, r0
 80026a4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80026a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	db0b      	blt.n	80026c6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80026ae:	79fb      	ldrb	r3, [r7, #7]
 80026b0:	f003 021f 	and.w	r2, r3, #31
 80026b4:	4907      	ldr	r1, [pc, #28]	@ (80026d4 <__NVIC_EnableIRQ+0x38>)
 80026b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026ba:	095b      	lsrs	r3, r3, #5
 80026bc:	2001      	movs	r0, #1
 80026be:	fa00 f202 	lsl.w	r2, r0, r2
 80026c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80026c6:	bf00      	nop
 80026c8:	370c      	adds	r7, #12
 80026ca:	46bd      	mov	sp, r7
 80026cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d0:	4770      	bx	lr
 80026d2:	bf00      	nop
 80026d4:	e000e100 	.word	0xe000e100

080026d8 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80026d8:	b480      	push	{r7}
 80026da:	b083      	sub	sp, #12
 80026dc:	af00      	add	r7, sp, #0
 80026de:	4603      	mov	r3, r0
 80026e0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80026e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	db12      	blt.n	8002710 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80026ea:	79fb      	ldrb	r3, [r7, #7]
 80026ec:	f003 021f 	and.w	r2, r3, #31
 80026f0:	490a      	ldr	r1, [pc, #40]	@ (800271c <__NVIC_DisableIRQ+0x44>)
 80026f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026f6:	095b      	lsrs	r3, r3, #5
 80026f8:	2001      	movs	r0, #1
 80026fa:	fa00 f202 	lsl.w	r2, r0, r2
 80026fe:	3320      	adds	r3, #32
 8002700:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8002704:	f3bf 8f4f 	dsb	sy
}
 8002708:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800270a:	f3bf 8f6f 	isb	sy
}
 800270e:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8002710:	bf00      	nop
 8002712:	370c      	adds	r7, #12
 8002714:	46bd      	mov	sp, r7
 8002716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800271a:	4770      	bx	lr
 800271c:	e000e100 	.word	0xe000e100

08002720 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002720:	b480      	push	{r7}
 8002722:	b083      	sub	sp, #12
 8002724:	af00      	add	r7, sp, #0
 8002726:	4603      	mov	r3, r0
 8002728:	6039      	str	r1, [r7, #0]
 800272a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800272c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002730:	2b00      	cmp	r3, #0
 8002732:	db0a      	blt.n	800274a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002734:	683b      	ldr	r3, [r7, #0]
 8002736:	b2da      	uxtb	r2, r3
 8002738:	490c      	ldr	r1, [pc, #48]	@ (800276c <__NVIC_SetPriority+0x4c>)
 800273a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800273e:	0112      	lsls	r2, r2, #4
 8002740:	b2d2      	uxtb	r2, r2
 8002742:	440b      	add	r3, r1
 8002744:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002748:	e00a      	b.n	8002760 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800274a:	683b      	ldr	r3, [r7, #0]
 800274c:	b2da      	uxtb	r2, r3
 800274e:	4908      	ldr	r1, [pc, #32]	@ (8002770 <__NVIC_SetPriority+0x50>)
 8002750:	79fb      	ldrb	r3, [r7, #7]
 8002752:	f003 030f 	and.w	r3, r3, #15
 8002756:	3b04      	subs	r3, #4
 8002758:	0112      	lsls	r2, r2, #4
 800275a:	b2d2      	uxtb	r2, r2
 800275c:	440b      	add	r3, r1
 800275e:	761a      	strb	r2, [r3, #24]
}
 8002760:	bf00      	nop
 8002762:	370c      	adds	r7, #12
 8002764:	46bd      	mov	sp, r7
 8002766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800276a:	4770      	bx	lr
 800276c:	e000e100 	.word	0xe000e100
 8002770:	e000ed00 	.word	0xe000ed00

08002774 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002774:	b480      	push	{r7}
 8002776:	b089      	sub	sp, #36	@ 0x24
 8002778:	af00      	add	r7, sp, #0
 800277a:	60f8      	str	r0, [r7, #12]
 800277c:	60b9      	str	r1, [r7, #8]
 800277e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	f003 0307 	and.w	r3, r3, #7
 8002786:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002788:	69fb      	ldr	r3, [r7, #28]
 800278a:	f1c3 0307 	rsb	r3, r3, #7
 800278e:	2b04      	cmp	r3, #4
 8002790:	bf28      	it	cs
 8002792:	2304      	movcs	r3, #4
 8002794:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002796:	69fb      	ldr	r3, [r7, #28]
 8002798:	3304      	adds	r3, #4
 800279a:	2b06      	cmp	r3, #6
 800279c:	d902      	bls.n	80027a4 <NVIC_EncodePriority+0x30>
 800279e:	69fb      	ldr	r3, [r7, #28]
 80027a0:	3b03      	subs	r3, #3
 80027a2:	e000      	b.n	80027a6 <NVIC_EncodePriority+0x32>
 80027a4:	2300      	movs	r3, #0
 80027a6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80027a8:	f04f 32ff 	mov.w	r2, #4294967295
 80027ac:	69bb      	ldr	r3, [r7, #24]
 80027ae:	fa02 f303 	lsl.w	r3, r2, r3
 80027b2:	43da      	mvns	r2, r3
 80027b4:	68bb      	ldr	r3, [r7, #8]
 80027b6:	401a      	ands	r2, r3
 80027b8:	697b      	ldr	r3, [r7, #20]
 80027ba:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80027bc:	f04f 31ff 	mov.w	r1, #4294967295
 80027c0:	697b      	ldr	r3, [r7, #20]
 80027c2:	fa01 f303 	lsl.w	r3, r1, r3
 80027c6:	43d9      	mvns	r1, r3
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80027cc:	4313      	orrs	r3, r2
         );
}
 80027ce:	4618      	mov	r0, r3
 80027d0:	3724      	adds	r7, #36	@ 0x24
 80027d2:	46bd      	mov	sp, r7
 80027d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d8:	4770      	bx	lr
	...

080027dc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80027dc:	b580      	push	{r7, lr}
 80027de:	b082      	sub	sp, #8
 80027e0:	af00      	add	r7, sp, #0
 80027e2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	3b01      	subs	r3, #1
 80027e8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80027ec:	d301      	bcc.n	80027f2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80027ee:	2301      	movs	r3, #1
 80027f0:	e00f      	b.n	8002812 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80027f2:	4a0a      	ldr	r2, [pc, #40]	@ (800281c <SysTick_Config+0x40>)
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	3b01      	subs	r3, #1
 80027f8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80027fa:	210f      	movs	r1, #15
 80027fc:	f04f 30ff 	mov.w	r0, #4294967295
 8002800:	f7ff ff8e 	bl	8002720 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002804:	4b05      	ldr	r3, [pc, #20]	@ (800281c <SysTick_Config+0x40>)
 8002806:	2200      	movs	r2, #0
 8002808:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800280a:	4b04      	ldr	r3, [pc, #16]	@ (800281c <SysTick_Config+0x40>)
 800280c:	2207      	movs	r2, #7
 800280e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002810:	2300      	movs	r3, #0
}
 8002812:	4618      	mov	r0, r3
 8002814:	3708      	adds	r7, #8
 8002816:	46bd      	mov	sp, r7
 8002818:	bd80      	pop	{r7, pc}
 800281a:	bf00      	nop
 800281c:	e000e010 	.word	0xe000e010

08002820 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002820:	b580      	push	{r7, lr}
 8002822:	b082      	sub	sp, #8
 8002824:	af00      	add	r7, sp, #0
 8002826:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002828:	6878      	ldr	r0, [r7, #4]
 800282a:	f7ff ff05 	bl	8002638 <__NVIC_SetPriorityGrouping>
}
 800282e:	bf00      	nop
 8002830:	3708      	adds	r7, #8
 8002832:	46bd      	mov	sp, r7
 8002834:	bd80      	pop	{r7, pc}

08002836 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002836:	b580      	push	{r7, lr}
 8002838:	b086      	sub	sp, #24
 800283a:	af00      	add	r7, sp, #0
 800283c:	4603      	mov	r3, r0
 800283e:	60b9      	str	r1, [r7, #8]
 8002840:	607a      	str	r2, [r7, #4]
 8002842:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002844:	2300      	movs	r3, #0
 8002846:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002848:	f7ff ff1a 	bl	8002680 <__NVIC_GetPriorityGrouping>
 800284c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800284e:	687a      	ldr	r2, [r7, #4]
 8002850:	68b9      	ldr	r1, [r7, #8]
 8002852:	6978      	ldr	r0, [r7, #20]
 8002854:	f7ff ff8e 	bl	8002774 <NVIC_EncodePriority>
 8002858:	4602      	mov	r2, r0
 800285a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800285e:	4611      	mov	r1, r2
 8002860:	4618      	mov	r0, r3
 8002862:	f7ff ff5d 	bl	8002720 <__NVIC_SetPriority>
}
 8002866:	bf00      	nop
 8002868:	3718      	adds	r7, #24
 800286a:	46bd      	mov	sp, r7
 800286c:	bd80      	pop	{r7, pc}

0800286e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800286e:	b580      	push	{r7, lr}
 8002870:	b082      	sub	sp, #8
 8002872:	af00      	add	r7, sp, #0
 8002874:	4603      	mov	r3, r0
 8002876:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002878:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800287c:	4618      	mov	r0, r3
 800287e:	f7ff ff0d 	bl	800269c <__NVIC_EnableIRQ>
}
 8002882:	bf00      	nop
 8002884:	3708      	adds	r7, #8
 8002886:	46bd      	mov	sp, r7
 8002888:	bd80      	pop	{r7, pc}

0800288a <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800288a:	b580      	push	{r7, lr}
 800288c:	b082      	sub	sp, #8
 800288e:	af00      	add	r7, sp, #0
 8002890:	4603      	mov	r3, r0
 8002892:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8002894:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002898:	4618      	mov	r0, r3
 800289a:	f7ff ff1d 	bl	80026d8 <__NVIC_DisableIRQ>
}
 800289e:	bf00      	nop
 80028a0:	3708      	adds	r7, #8
 80028a2:	46bd      	mov	sp, r7
 80028a4:	bd80      	pop	{r7, pc}

080028a6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80028a6:	b580      	push	{r7, lr}
 80028a8:	b082      	sub	sp, #8
 80028aa:	af00      	add	r7, sp, #0
 80028ac:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80028ae:	6878      	ldr	r0, [r7, #4]
 80028b0:	f7ff ff94 	bl	80027dc <SysTick_Config>
 80028b4:	4603      	mov	r3, r0
}
 80028b6:	4618      	mov	r0, r3
 80028b8:	3708      	adds	r7, #8
 80028ba:	46bd      	mov	sp, r7
 80028bc:	bd80      	pop	{r7, pc}
	...

080028c0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80028c0:	b480      	push	{r7}
 80028c2:	b089      	sub	sp, #36	@ 0x24
 80028c4:	af00      	add	r7, sp, #0
 80028c6:	6078      	str	r0, [r7, #4]
 80028c8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80028ca:	2300      	movs	r3, #0
 80028cc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80028ce:	2300      	movs	r3, #0
 80028d0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80028d2:	2300      	movs	r3, #0
 80028d4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80028d6:	2300      	movs	r3, #0
 80028d8:	61fb      	str	r3, [r7, #28]
 80028da:	e177      	b.n	8002bcc <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80028dc:	2201      	movs	r2, #1
 80028de:	69fb      	ldr	r3, [r7, #28]
 80028e0:	fa02 f303 	lsl.w	r3, r2, r3
 80028e4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80028e6:	683b      	ldr	r3, [r7, #0]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	697a      	ldr	r2, [r7, #20]
 80028ec:	4013      	ands	r3, r2
 80028ee:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80028f0:	693a      	ldr	r2, [r7, #16]
 80028f2:	697b      	ldr	r3, [r7, #20]
 80028f4:	429a      	cmp	r2, r3
 80028f6:	f040 8166 	bne.w	8002bc6 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80028fa:	683b      	ldr	r3, [r7, #0]
 80028fc:	685b      	ldr	r3, [r3, #4]
 80028fe:	f003 0303 	and.w	r3, r3, #3
 8002902:	2b01      	cmp	r3, #1
 8002904:	d005      	beq.n	8002912 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002906:	683b      	ldr	r3, [r7, #0]
 8002908:	685b      	ldr	r3, [r3, #4]
 800290a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800290e:	2b02      	cmp	r3, #2
 8002910:	d130      	bne.n	8002974 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	689b      	ldr	r3, [r3, #8]
 8002916:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002918:	69fb      	ldr	r3, [r7, #28]
 800291a:	005b      	lsls	r3, r3, #1
 800291c:	2203      	movs	r2, #3
 800291e:	fa02 f303 	lsl.w	r3, r2, r3
 8002922:	43db      	mvns	r3, r3
 8002924:	69ba      	ldr	r2, [r7, #24]
 8002926:	4013      	ands	r3, r2
 8002928:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800292a:	683b      	ldr	r3, [r7, #0]
 800292c:	68da      	ldr	r2, [r3, #12]
 800292e:	69fb      	ldr	r3, [r7, #28]
 8002930:	005b      	lsls	r3, r3, #1
 8002932:	fa02 f303 	lsl.w	r3, r2, r3
 8002936:	69ba      	ldr	r2, [r7, #24]
 8002938:	4313      	orrs	r3, r2
 800293a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	69ba      	ldr	r2, [r7, #24]
 8002940:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	685b      	ldr	r3, [r3, #4]
 8002946:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002948:	2201      	movs	r2, #1
 800294a:	69fb      	ldr	r3, [r7, #28]
 800294c:	fa02 f303 	lsl.w	r3, r2, r3
 8002950:	43db      	mvns	r3, r3
 8002952:	69ba      	ldr	r2, [r7, #24]
 8002954:	4013      	ands	r3, r2
 8002956:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002958:	683b      	ldr	r3, [r7, #0]
 800295a:	685b      	ldr	r3, [r3, #4]
 800295c:	091b      	lsrs	r3, r3, #4
 800295e:	f003 0201 	and.w	r2, r3, #1
 8002962:	69fb      	ldr	r3, [r7, #28]
 8002964:	fa02 f303 	lsl.w	r3, r2, r3
 8002968:	69ba      	ldr	r2, [r7, #24]
 800296a:	4313      	orrs	r3, r2
 800296c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	69ba      	ldr	r2, [r7, #24]
 8002972:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002974:	683b      	ldr	r3, [r7, #0]
 8002976:	685b      	ldr	r3, [r3, #4]
 8002978:	f003 0303 	and.w	r3, r3, #3
 800297c:	2b03      	cmp	r3, #3
 800297e:	d017      	beq.n	80029b0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	68db      	ldr	r3, [r3, #12]
 8002984:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002986:	69fb      	ldr	r3, [r7, #28]
 8002988:	005b      	lsls	r3, r3, #1
 800298a:	2203      	movs	r2, #3
 800298c:	fa02 f303 	lsl.w	r3, r2, r3
 8002990:	43db      	mvns	r3, r3
 8002992:	69ba      	ldr	r2, [r7, #24]
 8002994:	4013      	ands	r3, r2
 8002996:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002998:	683b      	ldr	r3, [r7, #0]
 800299a:	689a      	ldr	r2, [r3, #8]
 800299c:	69fb      	ldr	r3, [r7, #28]
 800299e:	005b      	lsls	r3, r3, #1
 80029a0:	fa02 f303 	lsl.w	r3, r2, r3
 80029a4:	69ba      	ldr	r2, [r7, #24]
 80029a6:	4313      	orrs	r3, r2
 80029a8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	69ba      	ldr	r2, [r7, #24]
 80029ae:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80029b0:	683b      	ldr	r3, [r7, #0]
 80029b2:	685b      	ldr	r3, [r3, #4]
 80029b4:	f003 0303 	and.w	r3, r3, #3
 80029b8:	2b02      	cmp	r3, #2
 80029ba:	d123      	bne.n	8002a04 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80029bc:	69fb      	ldr	r3, [r7, #28]
 80029be:	08da      	lsrs	r2, r3, #3
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	3208      	adds	r2, #8
 80029c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80029c8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80029ca:	69fb      	ldr	r3, [r7, #28]
 80029cc:	f003 0307 	and.w	r3, r3, #7
 80029d0:	009b      	lsls	r3, r3, #2
 80029d2:	220f      	movs	r2, #15
 80029d4:	fa02 f303 	lsl.w	r3, r2, r3
 80029d8:	43db      	mvns	r3, r3
 80029da:	69ba      	ldr	r2, [r7, #24]
 80029dc:	4013      	ands	r3, r2
 80029de:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80029e0:	683b      	ldr	r3, [r7, #0]
 80029e2:	691a      	ldr	r2, [r3, #16]
 80029e4:	69fb      	ldr	r3, [r7, #28]
 80029e6:	f003 0307 	and.w	r3, r3, #7
 80029ea:	009b      	lsls	r3, r3, #2
 80029ec:	fa02 f303 	lsl.w	r3, r2, r3
 80029f0:	69ba      	ldr	r2, [r7, #24]
 80029f2:	4313      	orrs	r3, r2
 80029f4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80029f6:	69fb      	ldr	r3, [r7, #28]
 80029f8:	08da      	lsrs	r2, r3, #3
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	3208      	adds	r2, #8
 80029fe:	69b9      	ldr	r1, [r7, #24]
 8002a00:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002a0a:	69fb      	ldr	r3, [r7, #28]
 8002a0c:	005b      	lsls	r3, r3, #1
 8002a0e:	2203      	movs	r2, #3
 8002a10:	fa02 f303 	lsl.w	r3, r2, r3
 8002a14:	43db      	mvns	r3, r3
 8002a16:	69ba      	ldr	r2, [r7, #24]
 8002a18:	4013      	ands	r3, r2
 8002a1a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002a1c:	683b      	ldr	r3, [r7, #0]
 8002a1e:	685b      	ldr	r3, [r3, #4]
 8002a20:	f003 0203 	and.w	r2, r3, #3
 8002a24:	69fb      	ldr	r3, [r7, #28]
 8002a26:	005b      	lsls	r3, r3, #1
 8002a28:	fa02 f303 	lsl.w	r3, r2, r3
 8002a2c:	69ba      	ldr	r2, [r7, #24]
 8002a2e:	4313      	orrs	r3, r2
 8002a30:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	69ba      	ldr	r2, [r7, #24]
 8002a36:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002a38:	683b      	ldr	r3, [r7, #0]
 8002a3a:	685b      	ldr	r3, [r3, #4]
 8002a3c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	f000 80c0 	beq.w	8002bc6 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002a46:	2300      	movs	r3, #0
 8002a48:	60fb      	str	r3, [r7, #12]
 8002a4a:	4b66      	ldr	r3, [pc, #408]	@ (8002be4 <HAL_GPIO_Init+0x324>)
 8002a4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a4e:	4a65      	ldr	r2, [pc, #404]	@ (8002be4 <HAL_GPIO_Init+0x324>)
 8002a50:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002a54:	6453      	str	r3, [r2, #68]	@ 0x44
 8002a56:	4b63      	ldr	r3, [pc, #396]	@ (8002be4 <HAL_GPIO_Init+0x324>)
 8002a58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a5a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002a5e:	60fb      	str	r3, [r7, #12]
 8002a60:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002a62:	4a61      	ldr	r2, [pc, #388]	@ (8002be8 <HAL_GPIO_Init+0x328>)
 8002a64:	69fb      	ldr	r3, [r7, #28]
 8002a66:	089b      	lsrs	r3, r3, #2
 8002a68:	3302      	adds	r3, #2
 8002a6a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a6e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002a70:	69fb      	ldr	r3, [r7, #28]
 8002a72:	f003 0303 	and.w	r3, r3, #3
 8002a76:	009b      	lsls	r3, r3, #2
 8002a78:	220f      	movs	r2, #15
 8002a7a:	fa02 f303 	lsl.w	r3, r2, r3
 8002a7e:	43db      	mvns	r3, r3
 8002a80:	69ba      	ldr	r2, [r7, #24]
 8002a82:	4013      	ands	r3, r2
 8002a84:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	4a58      	ldr	r2, [pc, #352]	@ (8002bec <HAL_GPIO_Init+0x32c>)
 8002a8a:	4293      	cmp	r3, r2
 8002a8c:	d037      	beq.n	8002afe <HAL_GPIO_Init+0x23e>
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	4a57      	ldr	r2, [pc, #348]	@ (8002bf0 <HAL_GPIO_Init+0x330>)
 8002a92:	4293      	cmp	r3, r2
 8002a94:	d031      	beq.n	8002afa <HAL_GPIO_Init+0x23a>
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	4a56      	ldr	r2, [pc, #344]	@ (8002bf4 <HAL_GPIO_Init+0x334>)
 8002a9a:	4293      	cmp	r3, r2
 8002a9c:	d02b      	beq.n	8002af6 <HAL_GPIO_Init+0x236>
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	4a55      	ldr	r2, [pc, #340]	@ (8002bf8 <HAL_GPIO_Init+0x338>)
 8002aa2:	4293      	cmp	r3, r2
 8002aa4:	d025      	beq.n	8002af2 <HAL_GPIO_Init+0x232>
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	4a54      	ldr	r2, [pc, #336]	@ (8002bfc <HAL_GPIO_Init+0x33c>)
 8002aaa:	4293      	cmp	r3, r2
 8002aac:	d01f      	beq.n	8002aee <HAL_GPIO_Init+0x22e>
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	4a53      	ldr	r2, [pc, #332]	@ (8002c00 <HAL_GPIO_Init+0x340>)
 8002ab2:	4293      	cmp	r3, r2
 8002ab4:	d019      	beq.n	8002aea <HAL_GPIO_Init+0x22a>
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	4a52      	ldr	r2, [pc, #328]	@ (8002c04 <HAL_GPIO_Init+0x344>)
 8002aba:	4293      	cmp	r3, r2
 8002abc:	d013      	beq.n	8002ae6 <HAL_GPIO_Init+0x226>
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	4a51      	ldr	r2, [pc, #324]	@ (8002c08 <HAL_GPIO_Init+0x348>)
 8002ac2:	4293      	cmp	r3, r2
 8002ac4:	d00d      	beq.n	8002ae2 <HAL_GPIO_Init+0x222>
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	4a50      	ldr	r2, [pc, #320]	@ (8002c0c <HAL_GPIO_Init+0x34c>)
 8002aca:	4293      	cmp	r3, r2
 8002acc:	d007      	beq.n	8002ade <HAL_GPIO_Init+0x21e>
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	4a4f      	ldr	r2, [pc, #316]	@ (8002c10 <HAL_GPIO_Init+0x350>)
 8002ad2:	4293      	cmp	r3, r2
 8002ad4:	d101      	bne.n	8002ada <HAL_GPIO_Init+0x21a>
 8002ad6:	2309      	movs	r3, #9
 8002ad8:	e012      	b.n	8002b00 <HAL_GPIO_Init+0x240>
 8002ada:	230a      	movs	r3, #10
 8002adc:	e010      	b.n	8002b00 <HAL_GPIO_Init+0x240>
 8002ade:	2308      	movs	r3, #8
 8002ae0:	e00e      	b.n	8002b00 <HAL_GPIO_Init+0x240>
 8002ae2:	2307      	movs	r3, #7
 8002ae4:	e00c      	b.n	8002b00 <HAL_GPIO_Init+0x240>
 8002ae6:	2306      	movs	r3, #6
 8002ae8:	e00a      	b.n	8002b00 <HAL_GPIO_Init+0x240>
 8002aea:	2305      	movs	r3, #5
 8002aec:	e008      	b.n	8002b00 <HAL_GPIO_Init+0x240>
 8002aee:	2304      	movs	r3, #4
 8002af0:	e006      	b.n	8002b00 <HAL_GPIO_Init+0x240>
 8002af2:	2303      	movs	r3, #3
 8002af4:	e004      	b.n	8002b00 <HAL_GPIO_Init+0x240>
 8002af6:	2302      	movs	r3, #2
 8002af8:	e002      	b.n	8002b00 <HAL_GPIO_Init+0x240>
 8002afa:	2301      	movs	r3, #1
 8002afc:	e000      	b.n	8002b00 <HAL_GPIO_Init+0x240>
 8002afe:	2300      	movs	r3, #0
 8002b00:	69fa      	ldr	r2, [r7, #28]
 8002b02:	f002 0203 	and.w	r2, r2, #3
 8002b06:	0092      	lsls	r2, r2, #2
 8002b08:	4093      	lsls	r3, r2
 8002b0a:	69ba      	ldr	r2, [r7, #24]
 8002b0c:	4313      	orrs	r3, r2
 8002b0e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002b10:	4935      	ldr	r1, [pc, #212]	@ (8002be8 <HAL_GPIO_Init+0x328>)
 8002b12:	69fb      	ldr	r3, [r7, #28]
 8002b14:	089b      	lsrs	r3, r3, #2
 8002b16:	3302      	adds	r3, #2
 8002b18:	69ba      	ldr	r2, [r7, #24]
 8002b1a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002b1e:	4b3d      	ldr	r3, [pc, #244]	@ (8002c14 <HAL_GPIO_Init+0x354>)
 8002b20:	689b      	ldr	r3, [r3, #8]
 8002b22:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b24:	693b      	ldr	r3, [r7, #16]
 8002b26:	43db      	mvns	r3, r3
 8002b28:	69ba      	ldr	r2, [r7, #24]
 8002b2a:	4013      	ands	r3, r2
 8002b2c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002b2e:	683b      	ldr	r3, [r7, #0]
 8002b30:	685b      	ldr	r3, [r3, #4]
 8002b32:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d003      	beq.n	8002b42 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8002b3a:	69ba      	ldr	r2, [r7, #24]
 8002b3c:	693b      	ldr	r3, [r7, #16]
 8002b3e:	4313      	orrs	r3, r2
 8002b40:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002b42:	4a34      	ldr	r2, [pc, #208]	@ (8002c14 <HAL_GPIO_Init+0x354>)
 8002b44:	69bb      	ldr	r3, [r7, #24]
 8002b46:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002b48:	4b32      	ldr	r3, [pc, #200]	@ (8002c14 <HAL_GPIO_Init+0x354>)
 8002b4a:	68db      	ldr	r3, [r3, #12]
 8002b4c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b4e:	693b      	ldr	r3, [r7, #16]
 8002b50:	43db      	mvns	r3, r3
 8002b52:	69ba      	ldr	r2, [r7, #24]
 8002b54:	4013      	ands	r3, r2
 8002b56:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002b58:	683b      	ldr	r3, [r7, #0]
 8002b5a:	685b      	ldr	r3, [r3, #4]
 8002b5c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d003      	beq.n	8002b6c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8002b64:	69ba      	ldr	r2, [r7, #24]
 8002b66:	693b      	ldr	r3, [r7, #16]
 8002b68:	4313      	orrs	r3, r2
 8002b6a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002b6c:	4a29      	ldr	r2, [pc, #164]	@ (8002c14 <HAL_GPIO_Init+0x354>)
 8002b6e:	69bb      	ldr	r3, [r7, #24]
 8002b70:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002b72:	4b28      	ldr	r3, [pc, #160]	@ (8002c14 <HAL_GPIO_Init+0x354>)
 8002b74:	685b      	ldr	r3, [r3, #4]
 8002b76:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b78:	693b      	ldr	r3, [r7, #16]
 8002b7a:	43db      	mvns	r3, r3
 8002b7c:	69ba      	ldr	r2, [r7, #24]
 8002b7e:	4013      	ands	r3, r2
 8002b80:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002b82:	683b      	ldr	r3, [r7, #0]
 8002b84:	685b      	ldr	r3, [r3, #4]
 8002b86:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d003      	beq.n	8002b96 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8002b8e:	69ba      	ldr	r2, [r7, #24]
 8002b90:	693b      	ldr	r3, [r7, #16]
 8002b92:	4313      	orrs	r3, r2
 8002b94:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002b96:	4a1f      	ldr	r2, [pc, #124]	@ (8002c14 <HAL_GPIO_Init+0x354>)
 8002b98:	69bb      	ldr	r3, [r7, #24]
 8002b9a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002b9c:	4b1d      	ldr	r3, [pc, #116]	@ (8002c14 <HAL_GPIO_Init+0x354>)
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ba2:	693b      	ldr	r3, [r7, #16]
 8002ba4:	43db      	mvns	r3, r3
 8002ba6:	69ba      	ldr	r2, [r7, #24]
 8002ba8:	4013      	ands	r3, r2
 8002baa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002bac:	683b      	ldr	r3, [r7, #0]
 8002bae:	685b      	ldr	r3, [r3, #4]
 8002bb0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d003      	beq.n	8002bc0 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8002bb8:	69ba      	ldr	r2, [r7, #24]
 8002bba:	693b      	ldr	r3, [r7, #16]
 8002bbc:	4313      	orrs	r3, r2
 8002bbe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002bc0:	4a14      	ldr	r2, [pc, #80]	@ (8002c14 <HAL_GPIO_Init+0x354>)
 8002bc2:	69bb      	ldr	r3, [r7, #24]
 8002bc4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002bc6:	69fb      	ldr	r3, [r7, #28]
 8002bc8:	3301      	adds	r3, #1
 8002bca:	61fb      	str	r3, [r7, #28]
 8002bcc:	69fb      	ldr	r3, [r7, #28]
 8002bce:	2b0f      	cmp	r3, #15
 8002bd0:	f67f ae84 	bls.w	80028dc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002bd4:	bf00      	nop
 8002bd6:	bf00      	nop
 8002bd8:	3724      	adds	r7, #36	@ 0x24
 8002bda:	46bd      	mov	sp, r7
 8002bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be0:	4770      	bx	lr
 8002be2:	bf00      	nop
 8002be4:	40023800 	.word	0x40023800
 8002be8:	40013800 	.word	0x40013800
 8002bec:	40020000 	.word	0x40020000
 8002bf0:	40020400 	.word	0x40020400
 8002bf4:	40020800 	.word	0x40020800
 8002bf8:	40020c00 	.word	0x40020c00
 8002bfc:	40021000 	.word	0x40021000
 8002c00:	40021400 	.word	0x40021400
 8002c04:	40021800 	.word	0x40021800
 8002c08:	40021c00 	.word	0x40021c00
 8002c0c:	40022000 	.word	0x40022000
 8002c10:	40022400 	.word	0x40022400
 8002c14:	40013c00 	.word	0x40013c00

08002c18 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8002c18:	b480      	push	{r7}
 8002c1a:	b087      	sub	sp, #28
 8002c1c:	af00      	add	r7, sp, #0
 8002c1e:	6078      	str	r0, [r7, #4]
 8002c20:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002c22:	2300      	movs	r3, #0
 8002c24:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 8002c26:	2300      	movs	r3, #0
 8002c28:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 8002c2a:	2300      	movs	r3, #0
 8002c2c:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002c2e:	2300      	movs	r3, #0
 8002c30:	617b      	str	r3, [r7, #20]
 8002c32:	e0d9      	b.n	8002de8 <HAL_GPIO_DeInit+0x1d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002c34:	2201      	movs	r2, #1
 8002c36:	697b      	ldr	r3, [r7, #20]
 8002c38:	fa02 f303 	lsl.w	r3, r2, r3
 8002c3c:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8002c3e:	683a      	ldr	r2, [r7, #0]
 8002c40:	693b      	ldr	r3, [r7, #16]
 8002c42:	4013      	ands	r3, r2
 8002c44:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8002c46:	68fa      	ldr	r2, [r7, #12]
 8002c48:	693b      	ldr	r3, [r7, #16]
 8002c4a:	429a      	cmp	r2, r3
 8002c4c:	f040 80c9 	bne.w	8002de2 <HAL_GPIO_DeInit+0x1ca>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8002c50:	4a6b      	ldr	r2, [pc, #428]	@ (8002e00 <HAL_GPIO_DeInit+0x1e8>)
 8002c52:	697b      	ldr	r3, [r7, #20]
 8002c54:	089b      	lsrs	r3, r3, #2
 8002c56:	3302      	adds	r3, #2
 8002c58:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c5c:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8002c5e:	697b      	ldr	r3, [r7, #20]
 8002c60:	f003 0303 	and.w	r3, r3, #3
 8002c64:	009b      	lsls	r3, r3, #2
 8002c66:	220f      	movs	r2, #15
 8002c68:	fa02 f303 	lsl.w	r3, r2, r3
 8002c6c:	68ba      	ldr	r2, [r7, #8]
 8002c6e:	4013      	ands	r3, r2
 8002c70:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	4a63      	ldr	r2, [pc, #396]	@ (8002e04 <HAL_GPIO_DeInit+0x1ec>)
 8002c76:	4293      	cmp	r3, r2
 8002c78:	d037      	beq.n	8002cea <HAL_GPIO_DeInit+0xd2>
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	4a62      	ldr	r2, [pc, #392]	@ (8002e08 <HAL_GPIO_DeInit+0x1f0>)
 8002c7e:	4293      	cmp	r3, r2
 8002c80:	d031      	beq.n	8002ce6 <HAL_GPIO_DeInit+0xce>
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	4a61      	ldr	r2, [pc, #388]	@ (8002e0c <HAL_GPIO_DeInit+0x1f4>)
 8002c86:	4293      	cmp	r3, r2
 8002c88:	d02b      	beq.n	8002ce2 <HAL_GPIO_DeInit+0xca>
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	4a60      	ldr	r2, [pc, #384]	@ (8002e10 <HAL_GPIO_DeInit+0x1f8>)
 8002c8e:	4293      	cmp	r3, r2
 8002c90:	d025      	beq.n	8002cde <HAL_GPIO_DeInit+0xc6>
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	4a5f      	ldr	r2, [pc, #380]	@ (8002e14 <HAL_GPIO_DeInit+0x1fc>)
 8002c96:	4293      	cmp	r3, r2
 8002c98:	d01f      	beq.n	8002cda <HAL_GPIO_DeInit+0xc2>
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	4a5e      	ldr	r2, [pc, #376]	@ (8002e18 <HAL_GPIO_DeInit+0x200>)
 8002c9e:	4293      	cmp	r3, r2
 8002ca0:	d019      	beq.n	8002cd6 <HAL_GPIO_DeInit+0xbe>
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	4a5d      	ldr	r2, [pc, #372]	@ (8002e1c <HAL_GPIO_DeInit+0x204>)
 8002ca6:	4293      	cmp	r3, r2
 8002ca8:	d013      	beq.n	8002cd2 <HAL_GPIO_DeInit+0xba>
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	4a5c      	ldr	r2, [pc, #368]	@ (8002e20 <HAL_GPIO_DeInit+0x208>)
 8002cae:	4293      	cmp	r3, r2
 8002cb0:	d00d      	beq.n	8002cce <HAL_GPIO_DeInit+0xb6>
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	4a5b      	ldr	r2, [pc, #364]	@ (8002e24 <HAL_GPIO_DeInit+0x20c>)
 8002cb6:	4293      	cmp	r3, r2
 8002cb8:	d007      	beq.n	8002cca <HAL_GPIO_DeInit+0xb2>
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	4a5a      	ldr	r2, [pc, #360]	@ (8002e28 <HAL_GPIO_DeInit+0x210>)
 8002cbe:	4293      	cmp	r3, r2
 8002cc0:	d101      	bne.n	8002cc6 <HAL_GPIO_DeInit+0xae>
 8002cc2:	2309      	movs	r3, #9
 8002cc4:	e012      	b.n	8002cec <HAL_GPIO_DeInit+0xd4>
 8002cc6:	230a      	movs	r3, #10
 8002cc8:	e010      	b.n	8002cec <HAL_GPIO_DeInit+0xd4>
 8002cca:	2308      	movs	r3, #8
 8002ccc:	e00e      	b.n	8002cec <HAL_GPIO_DeInit+0xd4>
 8002cce:	2307      	movs	r3, #7
 8002cd0:	e00c      	b.n	8002cec <HAL_GPIO_DeInit+0xd4>
 8002cd2:	2306      	movs	r3, #6
 8002cd4:	e00a      	b.n	8002cec <HAL_GPIO_DeInit+0xd4>
 8002cd6:	2305      	movs	r3, #5
 8002cd8:	e008      	b.n	8002cec <HAL_GPIO_DeInit+0xd4>
 8002cda:	2304      	movs	r3, #4
 8002cdc:	e006      	b.n	8002cec <HAL_GPIO_DeInit+0xd4>
 8002cde:	2303      	movs	r3, #3
 8002ce0:	e004      	b.n	8002cec <HAL_GPIO_DeInit+0xd4>
 8002ce2:	2302      	movs	r3, #2
 8002ce4:	e002      	b.n	8002cec <HAL_GPIO_DeInit+0xd4>
 8002ce6:	2301      	movs	r3, #1
 8002ce8:	e000      	b.n	8002cec <HAL_GPIO_DeInit+0xd4>
 8002cea:	2300      	movs	r3, #0
 8002cec:	697a      	ldr	r2, [r7, #20]
 8002cee:	f002 0203 	and.w	r2, r2, #3
 8002cf2:	0092      	lsls	r2, r2, #2
 8002cf4:	4093      	lsls	r3, r2
 8002cf6:	68ba      	ldr	r2, [r7, #8]
 8002cf8:	429a      	cmp	r2, r3
 8002cfa:	d132      	bne.n	8002d62 <HAL_GPIO_DeInit+0x14a>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8002cfc:	4b4b      	ldr	r3, [pc, #300]	@ (8002e2c <HAL_GPIO_DeInit+0x214>)
 8002cfe:	681a      	ldr	r2, [r3, #0]
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	43db      	mvns	r3, r3
 8002d04:	4949      	ldr	r1, [pc, #292]	@ (8002e2c <HAL_GPIO_DeInit+0x214>)
 8002d06:	4013      	ands	r3, r2
 8002d08:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8002d0a:	4b48      	ldr	r3, [pc, #288]	@ (8002e2c <HAL_GPIO_DeInit+0x214>)
 8002d0c:	685a      	ldr	r2, [r3, #4]
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	43db      	mvns	r3, r3
 8002d12:	4946      	ldr	r1, [pc, #280]	@ (8002e2c <HAL_GPIO_DeInit+0x214>)
 8002d14:	4013      	ands	r3, r2
 8002d16:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8002d18:	4b44      	ldr	r3, [pc, #272]	@ (8002e2c <HAL_GPIO_DeInit+0x214>)
 8002d1a:	68da      	ldr	r2, [r3, #12]
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	43db      	mvns	r3, r3
 8002d20:	4942      	ldr	r1, [pc, #264]	@ (8002e2c <HAL_GPIO_DeInit+0x214>)
 8002d22:	4013      	ands	r3, r2
 8002d24:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8002d26:	4b41      	ldr	r3, [pc, #260]	@ (8002e2c <HAL_GPIO_DeInit+0x214>)
 8002d28:	689a      	ldr	r2, [r3, #8]
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	43db      	mvns	r3, r3
 8002d2e:	493f      	ldr	r1, [pc, #252]	@ (8002e2c <HAL_GPIO_DeInit+0x214>)
 8002d30:	4013      	ands	r3, r2
 8002d32:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8002d34:	697b      	ldr	r3, [r7, #20]
 8002d36:	f003 0303 	and.w	r3, r3, #3
 8002d3a:	009b      	lsls	r3, r3, #2
 8002d3c:	220f      	movs	r2, #15
 8002d3e:	fa02 f303 	lsl.w	r3, r2, r3
 8002d42:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8002d44:	4a2e      	ldr	r2, [pc, #184]	@ (8002e00 <HAL_GPIO_DeInit+0x1e8>)
 8002d46:	697b      	ldr	r3, [r7, #20]
 8002d48:	089b      	lsrs	r3, r3, #2
 8002d4a:	3302      	adds	r3, #2
 8002d4c:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8002d50:	68bb      	ldr	r3, [r7, #8]
 8002d52:	43da      	mvns	r2, r3
 8002d54:	482a      	ldr	r0, [pc, #168]	@ (8002e00 <HAL_GPIO_DeInit+0x1e8>)
 8002d56:	697b      	ldr	r3, [r7, #20]
 8002d58:	089b      	lsrs	r3, r3, #2
 8002d5a:	400a      	ands	r2, r1
 8002d5c:	3302      	adds	r3, #2
 8002d5e:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681a      	ldr	r2, [r3, #0]
 8002d66:	697b      	ldr	r3, [r7, #20]
 8002d68:	005b      	lsls	r3, r3, #1
 8002d6a:	2103      	movs	r1, #3
 8002d6c:	fa01 f303 	lsl.w	r3, r1, r3
 8002d70:	43db      	mvns	r3, r3
 8002d72:	401a      	ands	r2, r3
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002d78:	697b      	ldr	r3, [r7, #20]
 8002d7a:	08da      	lsrs	r2, r3, #3
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	3208      	adds	r2, #8
 8002d80:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8002d84:	697b      	ldr	r3, [r7, #20]
 8002d86:	f003 0307 	and.w	r3, r3, #7
 8002d8a:	009b      	lsls	r3, r3, #2
 8002d8c:	220f      	movs	r2, #15
 8002d8e:	fa02 f303 	lsl.w	r3, r2, r3
 8002d92:	43db      	mvns	r3, r3
 8002d94:	697a      	ldr	r2, [r7, #20]
 8002d96:	08d2      	lsrs	r2, r2, #3
 8002d98:	4019      	ands	r1, r3
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	3208      	adds	r2, #8
 8002d9e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	68da      	ldr	r2, [r3, #12]
 8002da6:	697b      	ldr	r3, [r7, #20]
 8002da8:	005b      	lsls	r3, r3, #1
 8002daa:	2103      	movs	r1, #3
 8002dac:	fa01 f303 	lsl.w	r3, r1, r3
 8002db0:	43db      	mvns	r3, r3
 8002db2:	401a      	ands	r2, r3
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	685a      	ldr	r2, [r3, #4]
 8002dbc:	2101      	movs	r1, #1
 8002dbe:	697b      	ldr	r3, [r7, #20]
 8002dc0:	fa01 f303 	lsl.w	r3, r1, r3
 8002dc4:	43db      	mvns	r3, r3
 8002dc6:	401a      	ands	r2, r3
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	689a      	ldr	r2, [r3, #8]
 8002dd0:	697b      	ldr	r3, [r7, #20]
 8002dd2:	005b      	lsls	r3, r3, #1
 8002dd4:	2103      	movs	r1, #3
 8002dd6:	fa01 f303 	lsl.w	r3, r1, r3
 8002dda:	43db      	mvns	r3, r3
 8002ddc:	401a      	ands	r2, r3
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002de2:	697b      	ldr	r3, [r7, #20]
 8002de4:	3301      	adds	r3, #1
 8002de6:	617b      	str	r3, [r7, #20]
 8002de8:	697b      	ldr	r3, [r7, #20]
 8002dea:	2b0f      	cmp	r3, #15
 8002dec:	f67f af22 	bls.w	8002c34 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8002df0:	bf00      	nop
 8002df2:	bf00      	nop
 8002df4:	371c      	adds	r7, #28
 8002df6:	46bd      	mov	sp, r7
 8002df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dfc:	4770      	bx	lr
 8002dfe:	bf00      	nop
 8002e00:	40013800 	.word	0x40013800
 8002e04:	40020000 	.word	0x40020000
 8002e08:	40020400 	.word	0x40020400
 8002e0c:	40020800 	.word	0x40020800
 8002e10:	40020c00 	.word	0x40020c00
 8002e14:	40021000 	.word	0x40021000
 8002e18:	40021400 	.word	0x40021400
 8002e1c:	40021800 	.word	0x40021800
 8002e20:	40021c00 	.word	0x40021c00
 8002e24:	40022000 	.word	0x40022000
 8002e28:	40022400 	.word	0x40022400
 8002e2c:	40013c00 	.word	0x40013c00

08002e30 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002e30:	b480      	push	{r7}
 8002e32:	b083      	sub	sp, #12
 8002e34:	af00      	add	r7, sp, #0
 8002e36:	6078      	str	r0, [r7, #4]
 8002e38:	460b      	mov	r3, r1
 8002e3a:	807b      	strh	r3, [r7, #2]
 8002e3c:	4613      	mov	r3, r2
 8002e3e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002e40:	787b      	ldrb	r3, [r7, #1]
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d003      	beq.n	8002e4e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002e46:	887a      	ldrh	r2, [r7, #2]
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002e4c:	e003      	b.n	8002e56 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002e4e:	887b      	ldrh	r3, [r7, #2]
 8002e50:	041a      	lsls	r2, r3, #16
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	619a      	str	r2, [r3, #24]
}
 8002e56:	bf00      	nop
 8002e58:	370c      	adds	r7, #12
 8002e5a:	46bd      	mov	sp, r7
 8002e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e60:	4770      	bx	lr
	...

08002e64 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002e64:	b580      	push	{r7, lr}
 8002e66:	b084      	sub	sp, #16
 8002e68:	af00      	add	r7, sp, #0
 8002e6a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d101      	bne.n	8002e76 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002e72:	2301      	movs	r3, #1
 8002e74:	e12b      	b.n	80030ce <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002e7c:	b2db      	uxtb	r3, r3
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d106      	bne.n	8002e90 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	2200      	movs	r2, #0
 8002e86:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002e8a:	6878      	ldr	r0, [r7, #4]
 8002e8c:	f7fe fd88 	bl	80019a0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	2224      	movs	r2, #36	@ 0x24
 8002e94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	681a      	ldr	r2, [r3, #0]
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	f022 0201 	bic.w	r2, r2, #1
 8002ea6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	681a      	ldr	r2, [r3, #0]
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002eb6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	681a      	ldr	r2, [r3, #0]
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002ec6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002ec8:	f001 ff06 	bl	8004cd8 <HAL_RCC_GetPCLK1Freq>
 8002ecc:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	685b      	ldr	r3, [r3, #4]
 8002ed2:	4a81      	ldr	r2, [pc, #516]	@ (80030d8 <HAL_I2C_Init+0x274>)
 8002ed4:	4293      	cmp	r3, r2
 8002ed6:	d807      	bhi.n	8002ee8 <HAL_I2C_Init+0x84>
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	4a80      	ldr	r2, [pc, #512]	@ (80030dc <HAL_I2C_Init+0x278>)
 8002edc:	4293      	cmp	r3, r2
 8002ede:	bf94      	ite	ls
 8002ee0:	2301      	movls	r3, #1
 8002ee2:	2300      	movhi	r3, #0
 8002ee4:	b2db      	uxtb	r3, r3
 8002ee6:	e006      	b.n	8002ef6 <HAL_I2C_Init+0x92>
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	4a7d      	ldr	r2, [pc, #500]	@ (80030e0 <HAL_I2C_Init+0x27c>)
 8002eec:	4293      	cmp	r3, r2
 8002eee:	bf94      	ite	ls
 8002ef0:	2301      	movls	r3, #1
 8002ef2:	2300      	movhi	r3, #0
 8002ef4:	b2db      	uxtb	r3, r3
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d001      	beq.n	8002efe <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002efa:	2301      	movs	r3, #1
 8002efc:	e0e7      	b.n	80030ce <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	4a78      	ldr	r2, [pc, #480]	@ (80030e4 <HAL_I2C_Init+0x280>)
 8002f02:	fba2 2303 	umull	r2, r3, r2, r3
 8002f06:	0c9b      	lsrs	r3, r3, #18
 8002f08:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	685b      	ldr	r3, [r3, #4]
 8002f10:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	68ba      	ldr	r2, [r7, #8]
 8002f1a:	430a      	orrs	r2, r1
 8002f1c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	6a1b      	ldr	r3, [r3, #32]
 8002f24:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	685b      	ldr	r3, [r3, #4]
 8002f2c:	4a6a      	ldr	r2, [pc, #424]	@ (80030d8 <HAL_I2C_Init+0x274>)
 8002f2e:	4293      	cmp	r3, r2
 8002f30:	d802      	bhi.n	8002f38 <HAL_I2C_Init+0xd4>
 8002f32:	68bb      	ldr	r3, [r7, #8]
 8002f34:	3301      	adds	r3, #1
 8002f36:	e009      	b.n	8002f4c <HAL_I2C_Init+0xe8>
 8002f38:	68bb      	ldr	r3, [r7, #8]
 8002f3a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002f3e:	fb02 f303 	mul.w	r3, r2, r3
 8002f42:	4a69      	ldr	r2, [pc, #420]	@ (80030e8 <HAL_I2C_Init+0x284>)
 8002f44:	fba2 2303 	umull	r2, r3, r2, r3
 8002f48:	099b      	lsrs	r3, r3, #6
 8002f4a:	3301      	adds	r3, #1
 8002f4c:	687a      	ldr	r2, [r7, #4]
 8002f4e:	6812      	ldr	r2, [r2, #0]
 8002f50:	430b      	orrs	r3, r1
 8002f52:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	69db      	ldr	r3, [r3, #28]
 8002f5a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002f5e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	685b      	ldr	r3, [r3, #4]
 8002f66:	495c      	ldr	r1, [pc, #368]	@ (80030d8 <HAL_I2C_Init+0x274>)
 8002f68:	428b      	cmp	r3, r1
 8002f6a:	d819      	bhi.n	8002fa0 <HAL_I2C_Init+0x13c>
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	1e59      	subs	r1, r3, #1
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	685b      	ldr	r3, [r3, #4]
 8002f74:	005b      	lsls	r3, r3, #1
 8002f76:	fbb1 f3f3 	udiv	r3, r1, r3
 8002f7a:	1c59      	adds	r1, r3, #1
 8002f7c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002f80:	400b      	ands	r3, r1
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d00a      	beq.n	8002f9c <HAL_I2C_Init+0x138>
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	1e59      	subs	r1, r3, #1
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	685b      	ldr	r3, [r3, #4]
 8002f8e:	005b      	lsls	r3, r3, #1
 8002f90:	fbb1 f3f3 	udiv	r3, r1, r3
 8002f94:	3301      	adds	r3, #1
 8002f96:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f9a:	e051      	b.n	8003040 <HAL_I2C_Init+0x1dc>
 8002f9c:	2304      	movs	r3, #4
 8002f9e:	e04f      	b.n	8003040 <HAL_I2C_Init+0x1dc>
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	689b      	ldr	r3, [r3, #8]
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d111      	bne.n	8002fcc <HAL_I2C_Init+0x168>
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	1e58      	subs	r0, r3, #1
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	6859      	ldr	r1, [r3, #4]
 8002fb0:	460b      	mov	r3, r1
 8002fb2:	005b      	lsls	r3, r3, #1
 8002fb4:	440b      	add	r3, r1
 8002fb6:	fbb0 f3f3 	udiv	r3, r0, r3
 8002fba:	3301      	adds	r3, #1
 8002fbc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	bf0c      	ite	eq
 8002fc4:	2301      	moveq	r3, #1
 8002fc6:	2300      	movne	r3, #0
 8002fc8:	b2db      	uxtb	r3, r3
 8002fca:	e012      	b.n	8002ff2 <HAL_I2C_Init+0x18e>
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	1e58      	subs	r0, r3, #1
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	6859      	ldr	r1, [r3, #4]
 8002fd4:	460b      	mov	r3, r1
 8002fd6:	009b      	lsls	r3, r3, #2
 8002fd8:	440b      	add	r3, r1
 8002fda:	0099      	lsls	r1, r3, #2
 8002fdc:	440b      	add	r3, r1
 8002fde:	fbb0 f3f3 	udiv	r3, r0, r3
 8002fe2:	3301      	adds	r3, #1
 8002fe4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	bf0c      	ite	eq
 8002fec:	2301      	moveq	r3, #1
 8002fee:	2300      	movne	r3, #0
 8002ff0:	b2db      	uxtb	r3, r3
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d001      	beq.n	8002ffa <HAL_I2C_Init+0x196>
 8002ff6:	2301      	movs	r3, #1
 8002ff8:	e022      	b.n	8003040 <HAL_I2C_Init+0x1dc>
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	689b      	ldr	r3, [r3, #8]
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d10e      	bne.n	8003020 <HAL_I2C_Init+0x1bc>
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	1e58      	subs	r0, r3, #1
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	6859      	ldr	r1, [r3, #4]
 800300a:	460b      	mov	r3, r1
 800300c:	005b      	lsls	r3, r3, #1
 800300e:	440b      	add	r3, r1
 8003010:	fbb0 f3f3 	udiv	r3, r0, r3
 8003014:	3301      	adds	r3, #1
 8003016:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800301a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800301e:	e00f      	b.n	8003040 <HAL_I2C_Init+0x1dc>
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	1e58      	subs	r0, r3, #1
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	6859      	ldr	r1, [r3, #4]
 8003028:	460b      	mov	r3, r1
 800302a:	009b      	lsls	r3, r3, #2
 800302c:	440b      	add	r3, r1
 800302e:	0099      	lsls	r1, r3, #2
 8003030:	440b      	add	r3, r1
 8003032:	fbb0 f3f3 	udiv	r3, r0, r3
 8003036:	3301      	adds	r3, #1
 8003038:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800303c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003040:	6879      	ldr	r1, [r7, #4]
 8003042:	6809      	ldr	r1, [r1, #0]
 8003044:	4313      	orrs	r3, r2
 8003046:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	69da      	ldr	r2, [r3, #28]
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	6a1b      	ldr	r3, [r3, #32]
 800305a:	431a      	orrs	r2, r3
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	430a      	orrs	r2, r1
 8003062:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	689b      	ldr	r3, [r3, #8]
 800306a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800306e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003072:	687a      	ldr	r2, [r7, #4]
 8003074:	6911      	ldr	r1, [r2, #16]
 8003076:	687a      	ldr	r2, [r7, #4]
 8003078:	68d2      	ldr	r2, [r2, #12]
 800307a:	4311      	orrs	r1, r2
 800307c:	687a      	ldr	r2, [r7, #4]
 800307e:	6812      	ldr	r2, [r2, #0]
 8003080:	430b      	orrs	r3, r1
 8003082:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	68db      	ldr	r3, [r3, #12]
 800308a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	695a      	ldr	r2, [r3, #20]
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	699b      	ldr	r3, [r3, #24]
 8003096:	431a      	orrs	r2, r3
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	430a      	orrs	r2, r1
 800309e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	681a      	ldr	r2, [r3, #0]
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	f042 0201 	orr.w	r2, r2, #1
 80030ae:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	2200      	movs	r2, #0
 80030b4:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	2220      	movs	r2, #32
 80030ba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	2200      	movs	r2, #0
 80030c2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	2200      	movs	r2, #0
 80030c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80030cc:	2300      	movs	r3, #0
}
 80030ce:	4618      	mov	r0, r3
 80030d0:	3710      	adds	r7, #16
 80030d2:	46bd      	mov	sp, r7
 80030d4:	bd80      	pop	{r7, pc}
 80030d6:	bf00      	nop
 80030d8:	000186a0 	.word	0x000186a0
 80030dc:	001e847f 	.word	0x001e847f
 80030e0:	003d08ff 	.word	0x003d08ff
 80030e4:	431bde83 	.word	0x431bde83
 80030e8:	10624dd3 	.word	0x10624dd3

080030ec <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80030ec:	b580      	push	{r7, lr}
 80030ee:	b088      	sub	sp, #32
 80030f0:	af02      	add	r7, sp, #8
 80030f2:	60f8      	str	r0, [r7, #12]
 80030f4:	4608      	mov	r0, r1
 80030f6:	4611      	mov	r1, r2
 80030f8:	461a      	mov	r2, r3
 80030fa:	4603      	mov	r3, r0
 80030fc:	817b      	strh	r3, [r7, #10]
 80030fe:	460b      	mov	r3, r1
 8003100:	813b      	strh	r3, [r7, #8]
 8003102:	4613      	mov	r3, r2
 8003104:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003106:	f7ff fa67 	bl	80025d8 <HAL_GetTick>
 800310a:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003112:	b2db      	uxtb	r3, r3
 8003114:	2b20      	cmp	r3, #32
 8003116:	f040 80d9 	bne.w	80032cc <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800311a:	697b      	ldr	r3, [r7, #20]
 800311c:	9300      	str	r3, [sp, #0]
 800311e:	2319      	movs	r3, #25
 8003120:	2201      	movs	r2, #1
 8003122:	496d      	ldr	r1, [pc, #436]	@ (80032d8 <HAL_I2C_Mem_Write+0x1ec>)
 8003124:	68f8      	ldr	r0, [r7, #12]
 8003126:	f000 fc8b 	bl	8003a40 <I2C_WaitOnFlagUntilTimeout>
 800312a:	4603      	mov	r3, r0
 800312c:	2b00      	cmp	r3, #0
 800312e:	d001      	beq.n	8003134 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8003130:	2302      	movs	r3, #2
 8003132:	e0cc      	b.n	80032ce <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800313a:	2b01      	cmp	r3, #1
 800313c:	d101      	bne.n	8003142 <HAL_I2C_Mem_Write+0x56>
 800313e:	2302      	movs	r3, #2
 8003140:	e0c5      	b.n	80032ce <HAL_I2C_Mem_Write+0x1e2>
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	2201      	movs	r2, #1
 8003146:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	f003 0301 	and.w	r3, r3, #1
 8003154:	2b01      	cmp	r3, #1
 8003156:	d007      	beq.n	8003168 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	681a      	ldr	r2, [r3, #0]
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	f042 0201 	orr.w	r2, r2, #1
 8003166:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	681a      	ldr	r2, [r3, #0]
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003176:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	2221      	movs	r2, #33	@ 0x21
 800317c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	2240      	movs	r2, #64	@ 0x40
 8003184:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	2200      	movs	r2, #0
 800318c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	6a3a      	ldr	r2, [r7, #32]
 8003192:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003198:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800319e:	b29a      	uxth	r2, r3
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	4a4d      	ldr	r2, [pc, #308]	@ (80032dc <HAL_I2C_Mem_Write+0x1f0>)
 80031a8:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80031aa:	88f8      	ldrh	r0, [r7, #6]
 80031ac:	893a      	ldrh	r2, [r7, #8]
 80031ae:	8979      	ldrh	r1, [r7, #10]
 80031b0:	697b      	ldr	r3, [r7, #20]
 80031b2:	9301      	str	r3, [sp, #4]
 80031b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80031b6:	9300      	str	r3, [sp, #0]
 80031b8:	4603      	mov	r3, r0
 80031ba:	68f8      	ldr	r0, [r7, #12]
 80031bc:	f000 fac2 	bl	8003744 <I2C_RequestMemoryWrite>
 80031c0:	4603      	mov	r3, r0
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d052      	beq.n	800326c <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80031c6:	2301      	movs	r3, #1
 80031c8:	e081      	b.n	80032ce <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80031ca:	697a      	ldr	r2, [r7, #20]
 80031cc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80031ce:	68f8      	ldr	r0, [r7, #12]
 80031d0:	f000 fd50 	bl	8003c74 <I2C_WaitOnTXEFlagUntilTimeout>
 80031d4:	4603      	mov	r3, r0
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d00d      	beq.n	80031f6 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031de:	2b04      	cmp	r3, #4
 80031e0:	d107      	bne.n	80031f2 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	681a      	ldr	r2, [r3, #0]
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80031f0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80031f2:	2301      	movs	r3, #1
 80031f4:	e06b      	b.n	80032ce <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031fa:	781a      	ldrb	r2, [r3, #0]
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003206:	1c5a      	adds	r2, r3, #1
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003210:	3b01      	subs	r3, #1
 8003212:	b29a      	uxth	r2, r3
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800321c:	b29b      	uxth	r3, r3
 800321e:	3b01      	subs	r3, #1
 8003220:	b29a      	uxth	r2, r3
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	695b      	ldr	r3, [r3, #20]
 800322c:	f003 0304 	and.w	r3, r3, #4
 8003230:	2b04      	cmp	r3, #4
 8003232:	d11b      	bne.n	800326c <HAL_I2C_Mem_Write+0x180>
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003238:	2b00      	cmp	r3, #0
 800323a:	d017      	beq.n	800326c <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003240:	781a      	ldrb	r2, [r3, #0]
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800324c:	1c5a      	adds	r2, r3, #1
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003256:	3b01      	subs	r3, #1
 8003258:	b29a      	uxth	r2, r3
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003262:	b29b      	uxth	r3, r3
 8003264:	3b01      	subs	r3, #1
 8003266:	b29a      	uxth	r2, r3
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003270:	2b00      	cmp	r3, #0
 8003272:	d1aa      	bne.n	80031ca <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003274:	697a      	ldr	r2, [r7, #20]
 8003276:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003278:	68f8      	ldr	r0, [r7, #12]
 800327a:	f000 fd43 	bl	8003d04 <I2C_WaitOnBTFFlagUntilTimeout>
 800327e:	4603      	mov	r3, r0
 8003280:	2b00      	cmp	r3, #0
 8003282:	d00d      	beq.n	80032a0 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003288:	2b04      	cmp	r3, #4
 800328a:	d107      	bne.n	800329c <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	681a      	ldr	r2, [r3, #0]
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800329a:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800329c:	2301      	movs	r3, #1
 800329e:	e016      	b.n	80032ce <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	681a      	ldr	r2, [r3, #0]
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80032ae:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	2220      	movs	r2, #32
 80032b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	2200      	movs	r2, #0
 80032bc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	2200      	movs	r2, #0
 80032c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80032c8:	2300      	movs	r3, #0
 80032ca:	e000      	b.n	80032ce <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80032cc:	2302      	movs	r3, #2
  }
}
 80032ce:	4618      	mov	r0, r3
 80032d0:	3718      	adds	r7, #24
 80032d2:	46bd      	mov	sp, r7
 80032d4:	bd80      	pop	{r7, pc}
 80032d6:	bf00      	nop
 80032d8:	00100002 	.word	0x00100002
 80032dc:	ffff0000 	.word	0xffff0000

080032e0 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80032e0:	b580      	push	{r7, lr}
 80032e2:	b08c      	sub	sp, #48	@ 0x30
 80032e4:	af02      	add	r7, sp, #8
 80032e6:	60f8      	str	r0, [r7, #12]
 80032e8:	4608      	mov	r0, r1
 80032ea:	4611      	mov	r1, r2
 80032ec:	461a      	mov	r2, r3
 80032ee:	4603      	mov	r3, r0
 80032f0:	817b      	strh	r3, [r7, #10]
 80032f2:	460b      	mov	r3, r1
 80032f4:	813b      	strh	r3, [r7, #8]
 80032f6:	4613      	mov	r3, r2
 80032f8:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80032fa:	f7ff f96d 	bl	80025d8 <HAL_GetTick>
 80032fe:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003306:	b2db      	uxtb	r3, r3
 8003308:	2b20      	cmp	r3, #32
 800330a:	f040 8214 	bne.w	8003736 <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800330e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003310:	9300      	str	r3, [sp, #0]
 8003312:	2319      	movs	r3, #25
 8003314:	2201      	movs	r2, #1
 8003316:	497b      	ldr	r1, [pc, #492]	@ (8003504 <HAL_I2C_Mem_Read+0x224>)
 8003318:	68f8      	ldr	r0, [r7, #12]
 800331a:	f000 fb91 	bl	8003a40 <I2C_WaitOnFlagUntilTimeout>
 800331e:	4603      	mov	r3, r0
 8003320:	2b00      	cmp	r3, #0
 8003322:	d001      	beq.n	8003328 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8003324:	2302      	movs	r3, #2
 8003326:	e207      	b.n	8003738 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800332e:	2b01      	cmp	r3, #1
 8003330:	d101      	bne.n	8003336 <HAL_I2C_Mem_Read+0x56>
 8003332:	2302      	movs	r3, #2
 8003334:	e200      	b.n	8003738 <HAL_I2C_Mem_Read+0x458>
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	2201      	movs	r2, #1
 800333a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	f003 0301 	and.w	r3, r3, #1
 8003348:	2b01      	cmp	r3, #1
 800334a:	d007      	beq.n	800335c <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800334c:	68fb      	ldr	r3, [r7, #12]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	681a      	ldr	r2, [r3, #0]
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	f042 0201 	orr.w	r2, r2, #1
 800335a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	681a      	ldr	r2, [r3, #0]
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800336a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	2222      	movs	r2, #34	@ 0x22
 8003370:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	2240      	movs	r2, #64	@ 0x40
 8003378:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	2200      	movs	r2, #0
 8003380:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003386:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 800338c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003392:	b29a      	uxth	r2, r3
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	4a5b      	ldr	r2, [pc, #364]	@ (8003508 <HAL_I2C_Mem_Read+0x228>)
 800339c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800339e:	88f8      	ldrh	r0, [r7, #6]
 80033a0:	893a      	ldrh	r2, [r7, #8]
 80033a2:	8979      	ldrh	r1, [r7, #10]
 80033a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033a6:	9301      	str	r3, [sp, #4]
 80033a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80033aa:	9300      	str	r3, [sp, #0]
 80033ac:	4603      	mov	r3, r0
 80033ae:	68f8      	ldr	r0, [r7, #12]
 80033b0:	f000 fa5e 	bl	8003870 <I2C_RequestMemoryRead>
 80033b4:	4603      	mov	r3, r0
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d001      	beq.n	80033be <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 80033ba:	2301      	movs	r3, #1
 80033bc:	e1bc      	b.n	8003738 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d113      	bne.n	80033ee <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80033c6:	2300      	movs	r3, #0
 80033c8:	623b      	str	r3, [r7, #32]
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	695b      	ldr	r3, [r3, #20]
 80033d0:	623b      	str	r3, [r7, #32]
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	699b      	ldr	r3, [r3, #24]
 80033d8:	623b      	str	r3, [r7, #32]
 80033da:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	681a      	ldr	r2, [r3, #0]
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80033ea:	601a      	str	r2, [r3, #0]
 80033ec:	e190      	b.n	8003710 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033f2:	2b01      	cmp	r3, #1
 80033f4:	d11b      	bne.n	800342e <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	681a      	ldr	r2, [r3, #0]
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003404:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003406:	2300      	movs	r3, #0
 8003408:	61fb      	str	r3, [r7, #28]
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	695b      	ldr	r3, [r3, #20]
 8003410:	61fb      	str	r3, [r7, #28]
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	699b      	ldr	r3, [r3, #24]
 8003418:	61fb      	str	r3, [r7, #28]
 800341a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	681a      	ldr	r2, [r3, #0]
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800342a:	601a      	str	r2, [r3, #0]
 800342c:	e170      	b.n	8003710 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003432:	2b02      	cmp	r3, #2
 8003434:	d11b      	bne.n	800346e <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	681a      	ldr	r2, [r3, #0]
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003444:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	681a      	ldr	r2, [r3, #0]
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003454:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003456:	2300      	movs	r3, #0
 8003458:	61bb      	str	r3, [r7, #24]
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	695b      	ldr	r3, [r3, #20]
 8003460:	61bb      	str	r3, [r7, #24]
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	699b      	ldr	r3, [r3, #24]
 8003468:	61bb      	str	r3, [r7, #24]
 800346a:	69bb      	ldr	r3, [r7, #24]
 800346c:	e150      	b.n	8003710 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800346e:	2300      	movs	r3, #0
 8003470:	617b      	str	r3, [r7, #20]
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	695b      	ldr	r3, [r3, #20]
 8003478:	617b      	str	r3, [r7, #20]
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	699b      	ldr	r3, [r3, #24]
 8003480:	617b      	str	r3, [r7, #20]
 8003482:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8003484:	e144      	b.n	8003710 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800348a:	2b03      	cmp	r3, #3
 800348c:	f200 80f1 	bhi.w	8003672 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003494:	2b01      	cmp	r3, #1
 8003496:	d123      	bne.n	80034e0 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003498:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800349a:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800349c:	68f8      	ldr	r0, [r7, #12]
 800349e:	f000 fc79 	bl	8003d94 <I2C_WaitOnRXNEFlagUntilTimeout>
 80034a2:	4603      	mov	r3, r0
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d001      	beq.n	80034ac <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 80034a8:	2301      	movs	r3, #1
 80034aa:	e145      	b.n	8003738 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	691a      	ldr	r2, [r3, #16]
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034b6:	b2d2      	uxtb	r2, r2
 80034b8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034be:	1c5a      	adds	r2, r3, #1
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80034c8:	3b01      	subs	r3, #1
 80034ca:	b29a      	uxth	r2, r3
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80034d4:	b29b      	uxth	r3, r3
 80034d6:	3b01      	subs	r3, #1
 80034d8:	b29a      	uxth	r2, r3
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80034de:	e117      	b.n	8003710 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80034e4:	2b02      	cmp	r3, #2
 80034e6:	d14e      	bne.n	8003586 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80034e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034ea:	9300      	str	r3, [sp, #0]
 80034ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80034ee:	2200      	movs	r2, #0
 80034f0:	4906      	ldr	r1, [pc, #24]	@ (800350c <HAL_I2C_Mem_Read+0x22c>)
 80034f2:	68f8      	ldr	r0, [r7, #12]
 80034f4:	f000 faa4 	bl	8003a40 <I2C_WaitOnFlagUntilTimeout>
 80034f8:	4603      	mov	r3, r0
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d008      	beq.n	8003510 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 80034fe:	2301      	movs	r3, #1
 8003500:	e11a      	b.n	8003738 <HAL_I2C_Mem_Read+0x458>
 8003502:	bf00      	nop
 8003504:	00100002 	.word	0x00100002
 8003508:	ffff0000 	.word	0xffff0000
 800350c:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	681a      	ldr	r2, [r3, #0]
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800351e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	691a      	ldr	r2, [r3, #16]
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800352a:	b2d2      	uxtb	r2, r2
 800352c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003532:	1c5a      	adds	r2, r3, #1
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800353c:	3b01      	subs	r3, #1
 800353e:	b29a      	uxth	r2, r3
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003548:	b29b      	uxth	r3, r3
 800354a:	3b01      	subs	r3, #1
 800354c:	b29a      	uxth	r2, r3
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	691a      	ldr	r2, [r3, #16]
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800355c:	b2d2      	uxtb	r2, r2
 800355e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003564:	1c5a      	adds	r2, r3, #1
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800356e:	3b01      	subs	r3, #1
 8003570:	b29a      	uxth	r2, r3
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800357a:	b29b      	uxth	r3, r3
 800357c:	3b01      	subs	r3, #1
 800357e:	b29a      	uxth	r2, r3
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003584:	e0c4      	b.n	8003710 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003586:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003588:	9300      	str	r3, [sp, #0]
 800358a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800358c:	2200      	movs	r2, #0
 800358e:	496c      	ldr	r1, [pc, #432]	@ (8003740 <HAL_I2C_Mem_Read+0x460>)
 8003590:	68f8      	ldr	r0, [r7, #12]
 8003592:	f000 fa55 	bl	8003a40 <I2C_WaitOnFlagUntilTimeout>
 8003596:	4603      	mov	r3, r0
 8003598:	2b00      	cmp	r3, #0
 800359a:	d001      	beq.n	80035a0 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 800359c:	2301      	movs	r3, #1
 800359e:	e0cb      	b.n	8003738 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	681a      	ldr	r2, [r3, #0]
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80035ae:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	691a      	ldr	r2, [r3, #16]
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035ba:	b2d2      	uxtb	r2, r2
 80035bc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035c2:	1c5a      	adds	r2, r3, #1
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80035cc:	3b01      	subs	r3, #1
 80035ce:	b29a      	uxth	r2, r3
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80035d8:	b29b      	uxth	r3, r3
 80035da:	3b01      	subs	r3, #1
 80035dc:	b29a      	uxth	r2, r3
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80035e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035e4:	9300      	str	r3, [sp, #0]
 80035e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80035e8:	2200      	movs	r2, #0
 80035ea:	4955      	ldr	r1, [pc, #340]	@ (8003740 <HAL_I2C_Mem_Read+0x460>)
 80035ec:	68f8      	ldr	r0, [r7, #12]
 80035ee:	f000 fa27 	bl	8003a40 <I2C_WaitOnFlagUntilTimeout>
 80035f2:	4603      	mov	r3, r0
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d001      	beq.n	80035fc <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 80035f8:	2301      	movs	r3, #1
 80035fa:	e09d      	b.n	8003738 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	681a      	ldr	r2, [r3, #0]
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800360a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	691a      	ldr	r2, [r3, #16]
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003616:	b2d2      	uxtb	r2, r2
 8003618:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800361e:	1c5a      	adds	r2, r3, #1
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003628:	3b01      	subs	r3, #1
 800362a:	b29a      	uxth	r2, r3
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003634:	b29b      	uxth	r3, r3
 8003636:	3b01      	subs	r3, #1
 8003638:	b29a      	uxth	r2, r3
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	691a      	ldr	r2, [r3, #16]
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003648:	b2d2      	uxtb	r2, r2
 800364a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003650:	1c5a      	adds	r2, r3, #1
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800365a:	3b01      	subs	r3, #1
 800365c:	b29a      	uxth	r2, r3
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003666:	b29b      	uxth	r3, r3
 8003668:	3b01      	subs	r3, #1
 800366a:	b29a      	uxth	r2, r3
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003670:	e04e      	b.n	8003710 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003672:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003674:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003676:	68f8      	ldr	r0, [r7, #12]
 8003678:	f000 fb8c 	bl	8003d94 <I2C_WaitOnRXNEFlagUntilTimeout>
 800367c:	4603      	mov	r3, r0
 800367e:	2b00      	cmp	r3, #0
 8003680:	d001      	beq.n	8003686 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8003682:	2301      	movs	r3, #1
 8003684:	e058      	b.n	8003738 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	691a      	ldr	r2, [r3, #16]
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003690:	b2d2      	uxtb	r2, r2
 8003692:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003698:	1c5a      	adds	r2, r3, #1
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80036a2:	3b01      	subs	r3, #1
 80036a4:	b29a      	uxth	r2, r3
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80036ae:	b29b      	uxth	r3, r3
 80036b0:	3b01      	subs	r3, #1
 80036b2:	b29a      	uxth	r2, r3
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	695b      	ldr	r3, [r3, #20]
 80036be:	f003 0304 	and.w	r3, r3, #4
 80036c2:	2b04      	cmp	r3, #4
 80036c4:	d124      	bne.n	8003710 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80036ca:	2b03      	cmp	r3, #3
 80036cc:	d107      	bne.n	80036de <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	681a      	ldr	r2, [r3, #0]
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80036dc:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	691a      	ldr	r2, [r3, #16]
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036e8:	b2d2      	uxtb	r2, r2
 80036ea:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036f0:	1c5a      	adds	r2, r3, #1
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80036fa:	3b01      	subs	r3, #1
 80036fc:	b29a      	uxth	r2, r3
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003706:	b29b      	uxth	r3, r3
 8003708:	3b01      	subs	r3, #1
 800370a:	b29a      	uxth	r2, r3
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003714:	2b00      	cmp	r3, #0
 8003716:	f47f aeb6 	bne.w	8003486 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	2220      	movs	r2, #32
 800371e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	2200      	movs	r2, #0
 8003726:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	2200      	movs	r2, #0
 800372e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003732:	2300      	movs	r3, #0
 8003734:	e000      	b.n	8003738 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8003736:	2302      	movs	r3, #2
  }
}
 8003738:	4618      	mov	r0, r3
 800373a:	3728      	adds	r7, #40	@ 0x28
 800373c:	46bd      	mov	sp, r7
 800373e:	bd80      	pop	{r7, pc}
 8003740:	00010004 	.word	0x00010004

08003744 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003744:	b580      	push	{r7, lr}
 8003746:	b088      	sub	sp, #32
 8003748:	af02      	add	r7, sp, #8
 800374a:	60f8      	str	r0, [r7, #12]
 800374c:	4608      	mov	r0, r1
 800374e:	4611      	mov	r1, r2
 8003750:	461a      	mov	r2, r3
 8003752:	4603      	mov	r3, r0
 8003754:	817b      	strh	r3, [r7, #10]
 8003756:	460b      	mov	r3, r1
 8003758:	813b      	strh	r3, [r7, #8]
 800375a:	4613      	mov	r3, r2
 800375c:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	681a      	ldr	r2, [r3, #0]
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800376c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800376e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003770:	9300      	str	r3, [sp, #0]
 8003772:	6a3b      	ldr	r3, [r7, #32]
 8003774:	2200      	movs	r2, #0
 8003776:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800377a:	68f8      	ldr	r0, [r7, #12]
 800377c:	f000 f960 	bl	8003a40 <I2C_WaitOnFlagUntilTimeout>
 8003780:	4603      	mov	r3, r0
 8003782:	2b00      	cmp	r3, #0
 8003784:	d00d      	beq.n	80037a2 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003790:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003794:	d103      	bne.n	800379e <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800379c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800379e:	2303      	movs	r3, #3
 80037a0:	e05f      	b.n	8003862 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80037a2:	897b      	ldrh	r3, [r7, #10]
 80037a4:	b2db      	uxtb	r3, r3
 80037a6:	461a      	mov	r2, r3
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80037b0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80037b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037b4:	6a3a      	ldr	r2, [r7, #32]
 80037b6:	492d      	ldr	r1, [pc, #180]	@ (800386c <I2C_RequestMemoryWrite+0x128>)
 80037b8:	68f8      	ldr	r0, [r7, #12]
 80037ba:	f000 f9bb 	bl	8003b34 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80037be:	4603      	mov	r3, r0
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d001      	beq.n	80037c8 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80037c4:	2301      	movs	r3, #1
 80037c6:	e04c      	b.n	8003862 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80037c8:	2300      	movs	r3, #0
 80037ca:	617b      	str	r3, [r7, #20]
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	695b      	ldr	r3, [r3, #20]
 80037d2:	617b      	str	r3, [r7, #20]
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	699b      	ldr	r3, [r3, #24]
 80037da:	617b      	str	r3, [r7, #20]
 80037dc:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80037de:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80037e0:	6a39      	ldr	r1, [r7, #32]
 80037e2:	68f8      	ldr	r0, [r7, #12]
 80037e4:	f000 fa46 	bl	8003c74 <I2C_WaitOnTXEFlagUntilTimeout>
 80037e8:	4603      	mov	r3, r0
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d00d      	beq.n	800380a <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037f2:	2b04      	cmp	r3, #4
 80037f4:	d107      	bne.n	8003806 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	681a      	ldr	r2, [r3, #0]
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003804:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003806:	2301      	movs	r3, #1
 8003808:	e02b      	b.n	8003862 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800380a:	88fb      	ldrh	r3, [r7, #6]
 800380c:	2b01      	cmp	r3, #1
 800380e:	d105      	bne.n	800381c <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003810:	893b      	ldrh	r3, [r7, #8]
 8003812:	b2da      	uxtb	r2, r3
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	611a      	str	r2, [r3, #16]
 800381a:	e021      	b.n	8003860 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800381c:	893b      	ldrh	r3, [r7, #8]
 800381e:	0a1b      	lsrs	r3, r3, #8
 8003820:	b29b      	uxth	r3, r3
 8003822:	b2da      	uxtb	r2, r3
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800382a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800382c:	6a39      	ldr	r1, [r7, #32]
 800382e:	68f8      	ldr	r0, [r7, #12]
 8003830:	f000 fa20 	bl	8003c74 <I2C_WaitOnTXEFlagUntilTimeout>
 8003834:	4603      	mov	r3, r0
 8003836:	2b00      	cmp	r3, #0
 8003838:	d00d      	beq.n	8003856 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800383e:	2b04      	cmp	r3, #4
 8003840:	d107      	bne.n	8003852 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	681a      	ldr	r2, [r3, #0]
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003850:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003852:	2301      	movs	r3, #1
 8003854:	e005      	b.n	8003862 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003856:	893b      	ldrh	r3, [r7, #8]
 8003858:	b2da      	uxtb	r2, r3
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8003860:	2300      	movs	r3, #0
}
 8003862:	4618      	mov	r0, r3
 8003864:	3718      	adds	r7, #24
 8003866:	46bd      	mov	sp, r7
 8003868:	bd80      	pop	{r7, pc}
 800386a:	bf00      	nop
 800386c:	00010002 	.word	0x00010002

08003870 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003870:	b580      	push	{r7, lr}
 8003872:	b088      	sub	sp, #32
 8003874:	af02      	add	r7, sp, #8
 8003876:	60f8      	str	r0, [r7, #12]
 8003878:	4608      	mov	r0, r1
 800387a:	4611      	mov	r1, r2
 800387c:	461a      	mov	r2, r3
 800387e:	4603      	mov	r3, r0
 8003880:	817b      	strh	r3, [r7, #10]
 8003882:	460b      	mov	r3, r1
 8003884:	813b      	strh	r3, [r7, #8]
 8003886:	4613      	mov	r3, r2
 8003888:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	681a      	ldr	r2, [r3, #0]
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003898:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	681a      	ldr	r2, [r3, #0]
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80038a8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80038aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038ac:	9300      	str	r3, [sp, #0]
 80038ae:	6a3b      	ldr	r3, [r7, #32]
 80038b0:	2200      	movs	r2, #0
 80038b2:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80038b6:	68f8      	ldr	r0, [r7, #12]
 80038b8:	f000 f8c2 	bl	8003a40 <I2C_WaitOnFlagUntilTimeout>
 80038bc:	4603      	mov	r3, r0
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d00d      	beq.n	80038de <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80038cc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80038d0:	d103      	bne.n	80038da <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80038d8:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80038da:	2303      	movs	r3, #3
 80038dc:	e0aa      	b.n	8003a34 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80038de:	897b      	ldrh	r3, [r7, #10]
 80038e0:	b2db      	uxtb	r3, r3
 80038e2:	461a      	mov	r2, r3
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80038ec:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80038ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038f0:	6a3a      	ldr	r2, [r7, #32]
 80038f2:	4952      	ldr	r1, [pc, #328]	@ (8003a3c <I2C_RequestMemoryRead+0x1cc>)
 80038f4:	68f8      	ldr	r0, [r7, #12]
 80038f6:	f000 f91d 	bl	8003b34 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80038fa:	4603      	mov	r3, r0
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d001      	beq.n	8003904 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8003900:	2301      	movs	r3, #1
 8003902:	e097      	b.n	8003a34 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003904:	2300      	movs	r3, #0
 8003906:	617b      	str	r3, [r7, #20]
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	695b      	ldr	r3, [r3, #20]
 800390e:	617b      	str	r3, [r7, #20]
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	699b      	ldr	r3, [r3, #24]
 8003916:	617b      	str	r3, [r7, #20]
 8003918:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800391a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800391c:	6a39      	ldr	r1, [r7, #32]
 800391e:	68f8      	ldr	r0, [r7, #12]
 8003920:	f000 f9a8 	bl	8003c74 <I2C_WaitOnTXEFlagUntilTimeout>
 8003924:	4603      	mov	r3, r0
 8003926:	2b00      	cmp	r3, #0
 8003928:	d00d      	beq.n	8003946 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800392e:	2b04      	cmp	r3, #4
 8003930:	d107      	bne.n	8003942 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	681a      	ldr	r2, [r3, #0]
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003940:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003942:	2301      	movs	r3, #1
 8003944:	e076      	b.n	8003a34 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003946:	88fb      	ldrh	r3, [r7, #6]
 8003948:	2b01      	cmp	r3, #1
 800394a:	d105      	bne.n	8003958 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800394c:	893b      	ldrh	r3, [r7, #8]
 800394e:	b2da      	uxtb	r2, r3
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	611a      	str	r2, [r3, #16]
 8003956:	e021      	b.n	800399c <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003958:	893b      	ldrh	r3, [r7, #8]
 800395a:	0a1b      	lsrs	r3, r3, #8
 800395c:	b29b      	uxth	r3, r3
 800395e:	b2da      	uxtb	r2, r3
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003966:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003968:	6a39      	ldr	r1, [r7, #32]
 800396a:	68f8      	ldr	r0, [r7, #12]
 800396c:	f000 f982 	bl	8003c74 <I2C_WaitOnTXEFlagUntilTimeout>
 8003970:	4603      	mov	r3, r0
 8003972:	2b00      	cmp	r3, #0
 8003974:	d00d      	beq.n	8003992 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800397a:	2b04      	cmp	r3, #4
 800397c:	d107      	bne.n	800398e <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	681a      	ldr	r2, [r3, #0]
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800398c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800398e:	2301      	movs	r3, #1
 8003990:	e050      	b.n	8003a34 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003992:	893b      	ldrh	r3, [r7, #8]
 8003994:	b2da      	uxtb	r2, r3
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800399c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800399e:	6a39      	ldr	r1, [r7, #32]
 80039a0:	68f8      	ldr	r0, [r7, #12]
 80039a2:	f000 f967 	bl	8003c74 <I2C_WaitOnTXEFlagUntilTimeout>
 80039a6:	4603      	mov	r3, r0
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d00d      	beq.n	80039c8 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039b0:	2b04      	cmp	r3, #4
 80039b2:	d107      	bne.n	80039c4 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	681a      	ldr	r2, [r3, #0]
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80039c2:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80039c4:	2301      	movs	r3, #1
 80039c6:	e035      	b.n	8003a34 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	681a      	ldr	r2, [r3, #0]
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80039d6:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80039d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039da:	9300      	str	r3, [sp, #0]
 80039dc:	6a3b      	ldr	r3, [r7, #32]
 80039de:	2200      	movs	r2, #0
 80039e0:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80039e4:	68f8      	ldr	r0, [r7, #12]
 80039e6:	f000 f82b 	bl	8003a40 <I2C_WaitOnFlagUntilTimeout>
 80039ea:	4603      	mov	r3, r0
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d00d      	beq.n	8003a0c <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80039fa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80039fe:	d103      	bne.n	8003a08 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003a06:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003a08:	2303      	movs	r3, #3
 8003a0a:	e013      	b.n	8003a34 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003a0c:	897b      	ldrh	r3, [r7, #10]
 8003a0e:	b2db      	uxtb	r3, r3
 8003a10:	f043 0301 	orr.w	r3, r3, #1
 8003a14:	b2da      	uxtb	r2, r3
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003a1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a1e:	6a3a      	ldr	r2, [r7, #32]
 8003a20:	4906      	ldr	r1, [pc, #24]	@ (8003a3c <I2C_RequestMemoryRead+0x1cc>)
 8003a22:	68f8      	ldr	r0, [r7, #12]
 8003a24:	f000 f886 	bl	8003b34 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003a28:	4603      	mov	r3, r0
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d001      	beq.n	8003a32 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8003a2e:	2301      	movs	r3, #1
 8003a30:	e000      	b.n	8003a34 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8003a32:	2300      	movs	r3, #0
}
 8003a34:	4618      	mov	r0, r3
 8003a36:	3718      	adds	r7, #24
 8003a38:	46bd      	mov	sp, r7
 8003a3a:	bd80      	pop	{r7, pc}
 8003a3c:	00010002 	.word	0x00010002

08003a40 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003a40:	b580      	push	{r7, lr}
 8003a42:	b084      	sub	sp, #16
 8003a44:	af00      	add	r7, sp, #0
 8003a46:	60f8      	str	r0, [r7, #12]
 8003a48:	60b9      	str	r1, [r7, #8]
 8003a4a:	603b      	str	r3, [r7, #0]
 8003a4c:	4613      	mov	r3, r2
 8003a4e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003a50:	e048      	b.n	8003ae4 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003a52:	683b      	ldr	r3, [r7, #0]
 8003a54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a58:	d044      	beq.n	8003ae4 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a5a:	f7fe fdbd 	bl	80025d8 <HAL_GetTick>
 8003a5e:	4602      	mov	r2, r0
 8003a60:	69bb      	ldr	r3, [r7, #24]
 8003a62:	1ad3      	subs	r3, r2, r3
 8003a64:	683a      	ldr	r2, [r7, #0]
 8003a66:	429a      	cmp	r2, r3
 8003a68:	d302      	bcc.n	8003a70 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003a6a:	683b      	ldr	r3, [r7, #0]
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d139      	bne.n	8003ae4 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003a70:	68bb      	ldr	r3, [r7, #8]
 8003a72:	0c1b      	lsrs	r3, r3, #16
 8003a74:	b2db      	uxtb	r3, r3
 8003a76:	2b01      	cmp	r3, #1
 8003a78:	d10d      	bne.n	8003a96 <I2C_WaitOnFlagUntilTimeout+0x56>
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	695b      	ldr	r3, [r3, #20]
 8003a80:	43da      	mvns	r2, r3
 8003a82:	68bb      	ldr	r3, [r7, #8]
 8003a84:	4013      	ands	r3, r2
 8003a86:	b29b      	uxth	r3, r3
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	bf0c      	ite	eq
 8003a8c:	2301      	moveq	r3, #1
 8003a8e:	2300      	movne	r3, #0
 8003a90:	b2db      	uxtb	r3, r3
 8003a92:	461a      	mov	r2, r3
 8003a94:	e00c      	b.n	8003ab0 <I2C_WaitOnFlagUntilTimeout+0x70>
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	699b      	ldr	r3, [r3, #24]
 8003a9c:	43da      	mvns	r2, r3
 8003a9e:	68bb      	ldr	r3, [r7, #8]
 8003aa0:	4013      	ands	r3, r2
 8003aa2:	b29b      	uxth	r3, r3
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	bf0c      	ite	eq
 8003aa8:	2301      	moveq	r3, #1
 8003aaa:	2300      	movne	r3, #0
 8003aac:	b2db      	uxtb	r3, r3
 8003aae:	461a      	mov	r2, r3
 8003ab0:	79fb      	ldrb	r3, [r7, #7]
 8003ab2:	429a      	cmp	r2, r3
 8003ab4:	d116      	bne.n	8003ae4 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	2200      	movs	r2, #0
 8003aba:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	2220      	movs	r2, #32
 8003ac0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	2200      	movs	r2, #0
 8003ac8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ad0:	f043 0220 	orr.w	r2, r3, #32
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	2200      	movs	r2, #0
 8003adc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003ae0:	2301      	movs	r3, #1
 8003ae2:	e023      	b.n	8003b2c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003ae4:	68bb      	ldr	r3, [r7, #8]
 8003ae6:	0c1b      	lsrs	r3, r3, #16
 8003ae8:	b2db      	uxtb	r3, r3
 8003aea:	2b01      	cmp	r3, #1
 8003aec:	d10d      	bne.n	8003b0a <I2C_WaitOnFlagUntilTimeout+0xca>
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	695b      	ldr	r3, [r3, #20]
 8003af4:	43da      	mvns	r2, r3
 8003af6:	68bb      	ldr	r3, [r7, #8]
 8003af8:	4013      	ands	r3, r2
 8003afa:	b29b      	uxth	r3, r3
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	bf0c      	ite	eq
 8003b00:	2301      	moveq	r3, #1
 8003b02:	2300      	movne	r3, #0
 8003b04:	b2db      	uxtb	r3, r3
 8003b06:	461a      	mov	r2, r3
 8003b08:	e00c      	b.n	8003b24 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	699b      	ldr	r3, [r3, #24]
 8003b10:	43da      	mvns	r2, r3
 8003b12:	68bb      	ldr	r3, [r7, #8]
 8003b14:	4013      	ands	r3, r2
 8003b16:	b29b      	uxth	r3, r3
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	bf0c      	ite	eq
 8003b1c:	2301      	moveq	r3, #1
 8003b1e:	2300      	movne	r3, #0
 8003b20:	b2db      	uxtb	r3, r3
 8003b22:	461a      	mov	r2, r3
 8003b24:	79fb      	ldrb	r3, [r7, #7]
 8003b26:	429a      	cmp	r2, r3
 8003b28:	d093      	beq.n	8003a52 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003b2a:	2300      	movs	r3, #0
}
 8003b2c:	4618      	mov	r0, r3
 8003b2e:	3710      	adds	r7, #16
 8003b30:	46bd      	mov	sp, r7
 8003b32:	bd80      	pop	{r7, pc}

08003b34 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003b34:	b580      	push	{r7, lr}
 8003b36:	b084      	sub	sp, #16
 8003b38:	af00      	add	r7, sp, #0
 8003b3a:	60f8      	str	r0, [r7, #12]
 8003b3c:	60b9      	str	r1, [r7, #8]
 8003b3e:	607a      	str	r2, [r7, #4]
 8003b40:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003b42:	e071      	b.n	8003c28 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	695b      	ldr	r3, [r3, #20]
 8003b4a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003b4e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003b52:	d123      	bne.n	8003b9c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	681a      	ldr	r2, [r3, #0]
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003b62:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003b6c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	2200      	movs	r2, #0
 8003b72:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	2220      	movs	r2, #32
 8003b78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	2200      	movs	r2, #0
 8003b80:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b88:	f043 0204 	orr.w	r2, r3, #4
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	2200      	movs	r2, #0
 8003b94:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003b98:	2301      	movs	r3, #1
 8003b9a:	e067      	b.n	8003c6c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ba2:	d041      	beq.n	8003c28 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003ba4:	f7fe fd18 	bl	80025d8 <HAL_GetTick>
 8003ba8:	4602      	mov	r2, r0
 8003baa:	683b      	ldr	r3, [r7, #0]
 8003bac:	1ad3      	subs	r3, r2, r3
 8003bae:	687a      	ldr	r2, [r7, #4]
 8003bb0:	429a      	cmp	r2, r3
 8003bb2:	d302      	bcc.n	8003bba <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d136      	bne.n	8003c28 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8003bba:	68bb      	ldr	r3, [r7, #8]
 8003bbc:	0c1b      	lsrs	r3, r3, #16
 8003bbe:	b2db      	uxtb	r3, r3
 8003bc0:	2b01      	cmp	r3, #1
 8003bc2:	d10c      	bne.n	8003bde <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	695b      	ldr	r3, [r3, #20]
 8003bca:	43da      	mvns	r2, r3
 8003bcc:	68bb      	ldr	r3, [r7, #8]
 8003bce:	4013      	ands	r3, r2
 8003bd0:	b29b      	uxth	r3, r3
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	bf14      	ite	ne
 8003bd6:	2301      	movne	r3, #1
 8003bd8:	2300      	moveq	r3, #0
 8003bda:	b2db      	uxtb	r3, r3
 8003bdc:	e00b      	b.n	8003bf6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	699b      	ldr	r3, [r3, #24]
 8003be4:	43da      	mvns	r2, r3
 8003be6:	68bb      	ldr	r3, [r7, #8]
 8003be8:	4013      	ands	r3, r2
 8003bea:	b29b      	uxth	r3, r3
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	bf14      	ite	ne
 8003bf0:	2301      	movne	r3, #1
 8003bf2:	2300      	moveq	r3, #0
 8003bf4:	b2db      	uxtb	r3, r3
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d016      	beq.n	8003c28 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	2200      	movs	r2, #0
 8003bfe:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	2220      	movs	r2, #32
 8003c04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	2200      	movs	r2, #0
 8003c0c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c14:	f043 0220 	orr.w	r2, r3, #32
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	2200      	movs	r2, #0
 8003c20:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003c24:	2301      	movs	r3, #1
 8003c26:	e021      	b.n	8003c6c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003c28:	68bb      	ldr	r3, [r7, #8]
 8003c2a:	0c1b      	lsrs	r3, r3, #16
 8003c2c:	b2db      	uxtb	r3, r3
 8003c2e:	2b01      	cmp	r3, #1
 8003c30:	d10c      	bne.n	8003c4c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	695b      	ldr	r3, [r3, #20]
 8003c38:	43da      	mvns	r2, r3
 8003c3a:	68bb      	ldr	r3, [r7, #8]
 8003c3c:	4013      	ands	r3, r2
 8003c3e:	b29b      	uxth	r3, r3
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	bf14      	ite	ne
 8003c44:	2301      	movne	r3, #1
 8003c46:	2300      	moveq	r3, #0
 8003c48:	b2db      	uxtb	r3, r3
 8003c4a:	e00b      	b.n	8003c64 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	699b      	ldr	r3, [r3, #24]
 8003c52:	43da      	mvns	r2, r3
 8003c54:	68bb      	ldr	r3, [r7, #8]
 8003c56:	4013      	ands	r3, r2
 8003c58:	b29b      	uxth	r3, r3
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	bf14      	ite	ne
 8003c5e:	2301      	movne	r3, #1
 8003c60:	2300      	moveq	r3, #0
 8003c62:	b2db      	uxtb	r3, r3
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	f47f af6d 	bne.w	8003b44 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8003c6a:	2300      	movs	r3, #0
}
 8003c6c:	4618      	mov	r0, r3
 8003c6e:	3710      	adds	r7, #16
 8003c70:	46bd      	mov	sp, r7
 8003c72:	bd80      	pop	{r7, pc}

08003c74 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003c74:	b580      	push	{r7, lr}
 8003c76:	b084      	sub	sp, #16
 8003c78:	af00      	add	r7, sp, #0
 8003c7a:	60f8      	str	r0, [r7, #12]
 8003c7c:	60b9      	str	r1, [r7, #8]
 8003c7e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003c80:	e034      	b.n	8003cec <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003c82:	68f8      	ldr	r0, [r7, #12]
 8003c84:	f000 f8e3 	bl	8003e4e <I2C_IsAcknowledgeFailed>
 8003c88:	4603      	mov	r3, r0
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d001      	beq.n	8003c92 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003c8e:	2301      	movs	r3, #1
 8003c90:	e034      	b.n	8003cfc <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003c92:	68bb      	ldr	r3, [r7, #8]
 8003c94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c98:	d028      	beq.n	8003cec <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c9a:	f7fe fc9d 	bl	80025d8 <HAL_GetTick>
 8003c9e:	4602      	mov	r2, r0
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	1ad3      	subs	r3, r2, r3
 8003ca4:	68ba      	ldr	r2, [r7, #8]
 8003ca6:	429a      	cmp	r2, r3
 8003ca8:	d302      	bcc.n	8003cb0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003caa:	68bb      	ldr	r3, [r7, #8]
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d11d      	bne.n	8003cec <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	695b      	ldr	r3, [r3, #20]
 8003cb6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003cba:	2b80      	cmp	r3, #128	@ 0x80
 8003cbc:	d016      	beq.n	8003cec <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	2200      	movs	r2, #0
 8003cc2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	2220      	movs	r2, #32
 8003cc8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	2200      	movs	r2, #0
 8003cd0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cd8:	f043 0220 	orr.w	r2, r3, #32
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	2200      	movs	r2, #0
 8003ce4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003ce8:	2301      	movs	r3, #1
 8003cea:	e007      	b.n	8003cfc <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	695b      	ldr	r3, [r3, #20]
 8003cf2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003cf6:	2b80      	cmp	r3, #128	@ 0x80
 8003cf8:	d1c3      	bne.n	8003c82 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003cfa:	2300      	movs	r3, #0
}
 8003cfc:	4618      	mov	r0, r3
 8003cfe:	3710      	adds	r7, #16
 8003d00:	46bd      	mov	sp, r7
 8003d02:	bd80      	pop	{r7, pc}

08003d04 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003d04:	b580      	push	{r7, lr}
 8003d06:	b084      	sub	sp, #16
 8003d08:	af00      	add	r7, sp, #0
 8003d0a:	60f8      	str	r0, [r7, #12]
 8003d0c:	60b9      	str	r1, [r7, #8]
 8003d0e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003d10:	e034      	b.n	8003d7c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003d12:	68f8      	ldr	r0, [r7, #12]
 8003d14:	f000 f89b 	bl	8003e4e <I2C_IsAcknowledgeFailed>
 8003d18:	4603      	mov	r3, r0
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d001      	beq.n	8003d22 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003d1e:	2301      	movs	r3, #1
 8003d20:	e034      	b.n	8003d8c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003d22:	68bb      	ldr	r3, [r7, #8]
 8003d24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d28:	d028      	beq.n	8003d7c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003d2a:	f7fe fc55 	bl	80025d8 <HAL_GetTick>
 8003d2e:	4602      	mov	r2, r0
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	1ad3      	subs	r3, r2, r3
 8003d34:	68ba      	ldr	r2, [r7, #8]
 8003d36:	429a      	cmp	r2, r3
 8003d38:	d302      	bcc.n	8003d40 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003d3a:	68bb      	ldr	r3, [r7, #8]
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d11d      	bne.n	8003d7c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	695b      	ldr	r3, [r3, #20]
 8003d46:	f003 0304 	and.w	r3, r3, #4
 8003d4a:	2b04      	cmp	r3, #4
 8003d4c:	d016      	beq.n	8003d7c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	2200      	movs	r2, #0
 8003d52:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	2220      	movs	r2, #32
 8003d58:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	2200      	movs	r2, #0
 8003d60:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d68:	f043 0220 	orr.w	r2, r3, #32
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	2200      	movs	r2, #0
 8003d74:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003d78:	2301      	movs	r3, #1
 8003d7a:	e007      	b.n	8003d8c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	695b      	ldr	r3, [r3, #20]
 8003d82:	f003 0304 	and.w	r3, r3, #4
 8003d86:	2b04      	cmp	r3, #4
 8003d88:	d1c3      	bne.n	8003d12 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003d8a:	2300      	movs	r3, #0
}
 8003d8c:	4618      	mov	r0, r3
 8003d8e:	3710      	adds	r7, #16
 8003d90:	46bd      	mov	sp, r7
 8003d92:	bd80      	pop	{r7, pc}

08003d94 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003d94:	b580      	push	{r7, lr}
 8003d96:	b084      	sub	sp, #16
 8003d98:	af00      	add	r7, sp, #0
 8003d9a:	60f8      	str	r0, [r7, #12]
 8003d9c:	60b9      	str	r1, [r7, #8]
 8003d9e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003da0:	e049      	b.n	8003e36 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	695b      	ldr	r3, [r3, #20]
 8003da8:	f003 0310 	and.w	r3, r3, #16
 8003dac:	2b10      	cmp	r3, #16
 8003dae:	d119      	bne.n	8003de4 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	f06f 0210 	mvn.w	r2, #16
 8003db8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	2200      	movs	r2, #0
 8003dbe:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	2220      	movs	r2, #32
 8003dc4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	2200      	movs	r2, #0
 8003dcc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	2200      	movs	r2, #0
 8003ddc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003de0:	2301      	movs	r3, #1
 8003de2:	e030      	b.n	8003e46 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003de4:	f7fe fbf8 	bl	80025d8 <HAL_GetTick>
 8003de8:	4602      	mov	r2, r0
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	1ad3      	subs	r3, r2, r3
 8003dee:	68ba      	ldr	r2, [r7, #8]
 8003df0:	429a      	cmp	r2, r3
 8003df2:	d302      	bcc.n	8003dfa <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003df4:	68bb      	ldr	r3, [r7, #8]
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d11d      	bne.n	8003e36 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	695b      	ldr	r3, [r3, #20]
 8003e00:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003e04:	2b40      	cmp	r3, #64	@ 0x40
 8003e06:	d016      	beq.n	8003e36 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	2200      	movs	r2, #0
 8003e0c:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	2220      	movs	r2, #32
 8003e12:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	2200      	movs	r2, #0
 8003e1a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e22:	f043 0220 	orr.w	r2, r3, #32
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	2200      	movs	r2, #0
 8003e2e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8003e32:	2301      	movs	r3, #1
 8003e34:	e007      	b.n	8003e46 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	695b      	ldr	r3, [r3, #20]
 8003e3c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003e40:	2b40      	cmp	r3, #64	@ 0x40
 8003e42:	d1ae      	bne.n	8003da2 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003e44:	2300      	movs	r3, #0
}
 8003e46:	4618      	mov	r0, r3
 8003e48:	3710      	adds	r7, #16
 8003e4a:	46bd      	mov	sp, r7
 8003e4c:	bd80      	pop	{r7, pc}

08003e4e <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003e4e:	b480      	push	{r7}
 8003e50:	b083      	sub	sp, #12
 8003e52:	af00      	add	r7, sp, #0
 8003e54:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	695b      	ldr	r3, [r3, #20]
 8003e5c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003e60:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003e64:	d11b      	bne.n	8003e9e <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003e6e:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	2200      	movs	r2, #0
 8003e74:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	2220      	movs	r2, #32
 8003e7a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	2200      	movs	r2, #0
 8003e82:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e8a:	f043 0204 	orr.w	r2, r3, #4
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	2200      	movs	r2, #0
 8003e96:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003e9a:	2301      	movs	r3, #1
 8003e9c:	e000      	b.n	8003ea0 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003e9e:	2300      	movs	r3, #0
}
 8003ea0:	4618      	mov	r0, r3
 8003ea2:	370c      	adds	r7, #12
 8003ea4:	46bd      	mov	sp, r7
 8003ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eaa:	4770      	bx	lr

08003eac <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 8003eac:	b580      	push	{r7, lr}
 8003eae:	b084      	sub	sp, #16
 8003eb0:	af00      	add	r7, sp, #0
 8003eb2:	6078      	str	r0, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d101      	bne.n	8003ebe <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 8003eba:	2301      	movs	r3, #1
 8003ebc:	e0bf      	b.n	800403e <HAL_LTDC_Init+0x192>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	f893 30a1 	ldrb.w	r3, [r3, #161]	@ 0xa1
 8003ec4:	b2db      	uxtb	r3, r3
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d106      	bne.n	8003ed8 <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	2200      	movs	r2, #0
 8003ece:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 8003ed2:	6878      	ldr	r0, [r7, #4]
 8003ed4:	f7fd fdce 	bl	8001a74 <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	2202      	movs	r2, #2
 8003edc:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	699a      	ldr	r2, [r3, #24]
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	f022 4270 	bic.w	r2, r2, #4026531840	@ 0xf0000000
 8003eee:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	6999      	ldr	r1, [r3, #24]
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	685a      	ldr	r2, [r3, #4]
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	689b      	ldr	r3, [r3, #8]
 8003efe:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8003f04:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	691b      	ldr	r3, [r3, #16]
 8003f0a:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	430a      	orrs	r2, r1
 8003f12:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	6899      	ldr	r1, [r3, #8]
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681a      	ldr	r2, [r3, #0]
 8003f1e:	4b4a      	ldr	r3, [pc, #296]	@ (8004048 <HAL_LTDC_Init+0x19c>)
 8003f20:	400b      	ands	r3, r1
 8003f22:	6093      	str	r3, [r2, #8]
  tmp = (hltdc->Init.HorizontalSync << 16U);
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	695b      	ldr	r3, [r3, #20]
 8003f28:	041b      	lsls	r3, r3, #16
 8003f2a:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	6899      	ldr	r1, [r3, #8]
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	699a      	ldr	r2, [r3, #24]
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	431a      	orrs	r2, r3
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	430a      	orrs	r2, r1
 8003f40:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	68d9      	ldr	r1, [r3, #12]
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681a      	ldr	r2, [r3, #0]
 8003f4c:	4b3e      	ldr	r3, [pc, #248]	@ (8004048 <HAL_LTDC_Init+0x19c>)
 8003f4e:	400b      	ands	r3, r1
 8003f50:	60d3      	str	r3, [r2, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	69db      	ldr	r3, [r3, #28]
 8003f56:	041b      	lsls	r3, r3, #16
 8003f58:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	68d9      	ldr	r1, [r3, #12]
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	6a1a      	ldr	r2, [r3, #32]
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	431a      	orrs	r2, r3
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	430a      	orrs	r2, r1
 8003f6e:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	6919      	ldr	r1, [r3, #16]
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681a      	ldr	r2, [r3, #0]
 8003f7a:	4b33      	ldr	r3, [pc, #204]	@ (8004048 <HAL_LTDC_Init+0x19c>)
 8003f7c:	400b      	ands	r3, r1
 8003f7e:	6113      	str	r3, [r2, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f84:	041b      	lsls	r3, r3, #16
 8003f86:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	6919      	ldr	r1, [r3, #16]
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	431a      	orrs	r2, r3
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	430a      	orrs	r2, r1
 8003f9c:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	6959      	ldr	r1, [r3, #20]
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681a      	ldr	r2, [r3, #0]
 8003fa8:	4b27      	ldr	r3, [pc, #156]	@ (8004048 <HAL_LTDC_Init+0x19c>)
 8003faa:	400b      	ands	r3, r1
 8003fac:	6153      	str	r3, [r2, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003fb2:	041b      	lsls	r3, r3, #16
 8003fb4:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	6959      	ldr	r1, [r3, #20]
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	431a      	orrs	r2, r3
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	430a      	orrs	r2, r1
 8003fca:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003fd2:	021b      	lsls	r3, r3, #8
 8003fd4:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 8003fdc:	041b      	lsls	r3, r3, #16
 8003fde:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	f002 427f 	and.w	r2, r2, #4278190080	@ 0xff000000
 8003fee:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003ff6:	68ba      	ldr	r2, [r7, #8]
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	4313      	orrs	r3, r2
 8003ffc:	687a      	ldr	r2, [r7, #4]
 8003ffe:	f892 2034 	ldrb.w	r2, [r2, #52]	@ 0x34
 8004002:	431a      	orrs	r2, r3
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	430a      	orrs	r2, r1
 800400a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	f042 0206 	orr.w	r2, r2, #6
 800401a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	699a      	ldr	r2, [r3, #24]
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	f042 0201 	orr.w	r2, r2, #1
 800402a:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	2200      	movs	r2, #0
 8004030:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	2201      	movs	r2, #1
 8004038:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  return HAL_OK;
 800403c:	2300      	movs	r3, #0
}
 800403e:	4618      	mov	r0, r3
 8004040:	3710      	adds	r7, #16
 8004042:	46bd      	mov	sp, r7
 8004044:	bd80      	pop	{r7, pc}
 8004046:	bf00      	nop
 8004048:	f000f800 	.word	0xf000f800

0800404c <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 800404c:	b5b0      	push	{r4, r5, r7, lr}
 800404e:	b084      	sub	sp, #16
 8004050:	af00      	add	r7, sp, #0
 8004052:	60f8      	str	r0, [r7, #12]
 8004054:	60b9      	str	r1, [r7, #8]
 8004056:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 800405e:	2b01      	cmp	r3, #1
 8004060:	d101      	bne.n	8004066 <HAL_LTDC_ConfigLayer+0x1a>
 8004062:	2302      	movs	r3, #2
 8004064:	e02c      	b.n	80040c0 <HAL_LTDC_ConfigLayer+0x74>
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	2201      	movs	r2, #1
 800406a:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	2202      	movs	r2, #2
 8004072:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 8004076:	68fa      	ldr	r2, [r7, #12]
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	2134      	movs	r1, #52	@ 0x34
 800407c:	fb01 f303 	mul.w	r3, r1, r3
 8004080:	4413      	add	r3, r2
 8004082:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 8004086:	68bb      	ldr	r3, [r7, #8]
 8004088:	4614      	mov	r4, r2
 800408a:	461d      	mov	r5, r3
 800408c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800408e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004090:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004092:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004094:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004096:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004098:	682b      	ldr	r3, [r5, #0]
 800409a:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 800409c:	687a      	ldr	r2, [r7, #4]
 800409e:	68b9      	ldr	r1, [r7, #8]
 80040a0:	68f8      	ldr	r0, [r7, #12]
 80040a2:	f000 f811 	bl	80040c8 <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	2201      	movs	r2, #1
 80040ac:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	2201      	movs	r2, #1
 80040b2:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	2200      	movs	r2, #0
 80040ba:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  return HAL_OK;
 80040be:	2300      	movs	r3, #0
}
 80040c0:	4618      	mov	r0, r3
 80040c2:	3710      	adds	r7, #16
 80040c4:	46bd      	mov	sp, r7
 80040c6:	bdb0      	pop	{r4, r5, r7, pc}

080040c8 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 80040c8:	b480      	push	{r7}
 80040ca:	b089      	sub	sp, #36	@ 0x24
 80040cc:	af00      	add	r7, sp, #0
 80040ce:	60f8      	str	r0, [r7, #12]
 80040d0:	60b9      	str	r1, [r7, #8]
 80040d2:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 80040d4:	68bb      	ldr	r3, [r7, #8]
 80040d6:	685a      	ldr	r2, [r3, #4]
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	68db      	ldr	r3, [r3, #12]
 80040de:	0c1b      	lsrs	r3, r3, #16
 80040e0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80040e4:	4413      	add	r3, r2
 80040e6:	041b      	lsls	r3, r3, #16
 80040e8:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	461a      	mov	r2, r3
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	01db      	lsls	r3, r3, #7
 80040f4:	4413      	add	r3, r2
 80040f6:	3384      	adds	r3, #132	@ 0x84
 80040f8:	685b      	ldr	r3, [r3, #4]
 80040fa:	68fa      	ldr	r2, [r7, #12]
 80040fc:	6812      	ldr	r2, [r2, #0]
 80040fe:	4611      	mov	r1, r2
 8004100:	687a      	ldr	r2, [r7, #4]
 8004102:	01d2      	lsls	r2, r2, #7
 8004104:	440a      	add	r2, r1
 8004106:	3284      	adds	r2, #132	@ 0x84
 8004108:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 800410c:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800410e:	68bb      	ldr	r3, [r7, #8]
 8004110:	681a      	ldr	r2, [r3, #0]
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	68db      	ldr	r3, [r3, #12]
 8004118:	0c1b      	lsrs	r3, r3, #16
 800411a:	f3c3 030b 	ubfx	r3, r3, #0, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800411e:	4413      	add	r3, r2
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8004120:	1c5a      	adds	r2, r3, #1
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	4619      	mov	r1, r3
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	01db      	lsls	r3, r3, #7
 800412c:	440b      	add	r3, r1
 800412e:	3384      	adds	r3, #132	@ 0x84
 8004130:	4619      	mov	r1, r3
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8004132:	69fb      	ldr	r3, [r7, #28]
 8004134:	4313      	orrs	r3, r2
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8004136:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 8004138:	68bb      	ldr	r3, [r7, #8]
 800413a:	68da      	ldr	r2, [r3, #12]
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	68db      	ldr	r3, [r3, #12]
 8004142:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004146:	4413      	add	r3, r2
 8004148:	041b      	lsls	r3, r3, #16
 800414a:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 800414c:	68fb      	ldr	r3, [r7, #12]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	461a      	mov	r2, r3
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	01db      	lsls	r3, r3, #7
 8004156:	4413      	add	r3, r2
 8004158:	3384      	adds	r3, #132	@ 0x84
 800415a:	689b      	ldr	r3, [r3, #8]
 800415c:	68fa      	ldr	r2, [r7, #12]
 800415e:	6812      	ldr	r2, [r2, #0]
 8004160:	4611      	mov	r1, r2
 8004162:	687a      	ldr	r2, [r7, #4]
 8004164:	01d2      	lsls	r2, r2, #7
 8004166:	440a      	add	r2, r1
 8004168:	3284      	adds	r2, #132	@ 0x84
 800416a:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 800416e:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 8004170:	68bb      	ldr	r3, [r7, #8]
 8004172:	689a      	ldr	r2, [r3, #8]
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	68db      	ldr	r3, [r3, #12]
 800417a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800417e:	4413      	add	r3, r2
 8004180:	1c5a      	adds	r2, r3, #1
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	4619      	mov	r1, r3
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	01db      	lsls	r3, r3, #7
 800418c:	440b      	add	r3, r1
 800418e:	3384      	adds	r3, #132	@ 0x84
 8004190:	4619      	mov	r1, r3
 8004192:	69fb      	ldr	r3, [r7, #28]
 8004194:	4313      	orrs	r3, r2
 8004196:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	461a      	mov	r2, r3
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	01db      	lsls	r3, r3, #7
 80041a2:	4413      	add	r3, r2
 80041a4:	3384      	adds	r3, #132	@ 0x84
 80041a6:	691b      	ldr	r3, [r3, #16]
 80041a8:	68fa      	ldr	r2, [r7, #12]
 80041aa:	6812      	ldr	r2, [r2, #0]
 80041ac:	4611      	mov	r1, r2
 80041ae:	687a      	ldr	r2, [r7, #4]
 80041b0:	01d2      	lsls	r2, r2, #7
 80041b2:	440a      	add	r2, r1
 80041b4:	3284      	adds	r2, #132	@ 0x84
 80041b6:	f023 0307 	bic.w	r3, r3, #7
 80041ba:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	461a      	mov	r2, r3
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	01db      	lsls	r3, r3, #7
 80041c6:	4413      	add	r3, r2
 80041c8:	3384      	adds	r3, #132	@ 0x84
 80041ca:	461a      	mov	r2, r3
 80041cc:	68bb      	ldr	r3, [r7, #8]
 80041ce:	691b      	ldr	r3, [r3, #16]
 80041d0:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 80041d2:	68bb      	ldr	r3, [r7, #8]
 80041d4:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 80041d8:	021b      	lsls	r3, r3, #8
 80041da:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 80041dc:	68bb      	ldr	r3, [r7, #8]
 80041de:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 80041e2:	041b      	lsls	r3, r3, #16
 80041e4:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 80041e6:	68bb      	ldr	r3, [r7, #8]
 80041e8:	699b      	ldr	r3, [r3, #24]
 80041ea:	061b      	lsls	r3, r3, #24
 80041ec:	617b      	str	r3, [r7, #20]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED |
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	461a      	mov	r2, r3
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	01db      	lsls	r3, r3, #7
 80041f8:	4413      	add	r3, r2
 80041fa:	3384      	adds	r3, #132	@ 0x84
 80041fc:	699b      	ldr	r3, [r3, #24]
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	461a      	mov	r2, r3
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	01db      	lsls	r3, r3, #7
 8004208:	4413      	add	r3, r2
 800420a:	3384      	adds	r3, #132	@ 0x84
 800420c:	461a      	mov	r2, r3
 800420e:	2300      	movs	r3, #0
 8004210:	6193      	str	r3, [r2, #24]
                                         LTDC_LxDCCR_DCALPHA);
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 8004212:	68bb      	ldr	r3, [r7, #8]
 8004214:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8004218:	461a      	mov	r2, r3
 800421a:	69fb      	ldr	r3, [r7, #28]
 800421c:	431a      	orrs	r2, r3
 800421e:	69bb      	ldr	r3, [r7, #24]
 8004220:	431a      	orrs	r2, r3
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	4619      	mov	r1, r3
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	01db      	lsls	r3, r3, #7
 800422c:	440b      	add	r3, r1
 800422e:	3384      	adds	r3, #132	@ 0x84
 8004230:	4619      	mov	r1, r3
 8004232:	697b      	ldr	r3, [r7, #20]
 8004234:	4313      	orrs	r3, r2
 8004236:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	461a      	mov	r2, r3
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	01db      	lsls	r3, r3, #7
 8004242:	4413      	add	r3, r2
 8004244:	3384      	adds	r3, #132	@ 0x84
 8004246:	695b      	ldr	r3, [r3, #20]
 8004248:	68fa      	ldr	r2, [r7, #12]
 800424a:	6812      	ldr	r2, [r2, #0]
 800424c:	4611      	mov	r1, r2
 800424e:	687a      	ldr	r2, [r7, #4]
 8004250:	01d2      	lsls	r2, r2, #7
 8004252:	440a      	add	r2, r1
 8004254:	3284      	adds	r2, #132	@ 0x84
 8004256:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800425a:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	461a      	mov	r2, r3
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	01db      	lsls	r3, r3, #7
 8004266:	4413      	add	r3, r2
 8004268:	3384      	adds	r3, #132	@ 0x84
 800426a:	461a      	mov	r2, r3
 800426c:	68bb      	ldr	r3, [r7, #8]
 800426e:	695b      	ldr	r3, [r3, #20]
 8004270:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	461a      	mov	r2, r3
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	01db      	lsls	r3, r3, #7
 800427c:	4413      	add	r3, r2
 800427e:	3384      	adds	r3, #132	@ 0x84
 8004280:	69db      	ldr	r3, [r3, #28]
 8004282:	68fa      	ldr	r2, [r7, #12]
 8004284:	6812      	ldr	r2, [r2, #0]
 8004286:	4611      	mov	r1, r2
 8004288:	687a      	ldr	r2, [r7, #4]
 800428a:	01d2      	lsls	r2, r2, #7
 800428c:	440a      	add	r2, r1
 800428e:	3284      	adds	r2, #132	@ 0x84
 8004290:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8004294:	f023 0307 	bic.w	r3, r3, #7
 8004298:	61d3      	str	r3, [r2, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 800429a:	68bb      	ldr	r3, [r7, #8]
 800429c:	69da      	ldr	r2, [r3, #28]
 800429e:	68bb      	ldr	r3, [r7, #8]
 80042a0:	6a1b      	ldr	r3, [r3, #32]
 80042a2:	68f9      	ldr	r1, [r7, #12]
 80042a4:	6809      	ldr	r1, [r1, #0]
 80042a6:	4608      	mov	r0, r1
 80042a8:	6879      	ldr	r1, [r7, #4]
 80042aa:	01c9      	lsls	r1, r1, #7
 80042ac:	4401      	add	r1, r0
 80042ae:	3184      	adds	r1, #132	@ 0x84
 80042b0:	4313      	orrs	r3, r2
 80042b2:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	461a      	mov	r2, r3
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	01db      	lsls	r3, r3, #7
 80042be:	4413      	add	r3, r2
 80042c0:	3384      	adds	r3, #132	@ 0x84
 80042c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	461a      	mov	r2, r3
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	01db      	lsls	r3, r3, #7
 80042ce:	4413      	add	r3, r2
 80042d0:	3384      	adds	r3, #132	@ 0x84
 80042d2:	461a      	mov	r2, r3
 80042d4:	2300      	movs	r3, #0
 80042d6:	6293      	str	r3, [r2, #40]	@ 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	461a      	mov	r2, r3
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	01db      	lsls	r3, r3, #7
 80042e2:	4413      	add	r3, r2
 80042e4:	3384      	adds	r3, #132	@ 0x84
 80042e6:	461a      	mov	r2, r3
 80042e8:	68bb      	ldr	r3, [r7, #8]
 80042ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042ec:	6293      	str	r3, [r2, #40]	@ 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 80042ee:	68bb      	ldr	r3, [r7, #8]
 80042f0:	691b      	ldr	r3, [r3, #16]
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d102      	bne.n	80042fc <LTDC_SetConfig+0x234>
  {
    tmp = 4U;
 80042f6:	2304      	movs	r3, #4
 80042f8:	61fb      	str	r3, [r7, #28]
 80042fa:	e01b      	b.n	8004334 <LTDC_SetConfig+0x26c>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 80042fc:	68bb      	ldr	r3, [r7, #8]
 80042fe:	691b      	ldr	r3, [r3, #16]
 8004300:	2b01      	cmp	r3, #1
 8004302:	d102      	bne.n	800430a <LTDC_SetConfig+0x242>
  {
    tmp = 3U;
 8004304:	2303      	movs	r3, #3
 8004306:	61fb      	str	r3, [r7, #28]
 8004308:	e014      	b.n	8004334 <LTDC_SetConfig+0x26c>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 800430a:	68bb      	ldr	r3, [r7, #8]
 800430c:	691b      	ldr	r3, [r3, #16]
 800430e:	2b04      	cmp	r3, #4
 8004310:	d00b      	beq.n	800432a <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8004312:	68bb      	ldr	r3, [r7, #8]
 8004314:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8004316:	2b02      	cmp	r3, #2
 8004318:	d007      	beq.n	800432a <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 800431a:	68bb      	ldr	r3, [r7, #8]
 800431c:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 800431e:	2b03      	cmp	r3, #3
 8004320:	d003      	beq.n	800432a <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 8004322:	68bb      	ldr	r3, [r7, #8]
 8004324:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8004326:	2b07      	cmp	r3, #7
 8004328:	d102      	bne.n	8004330 <LTDC_SetConfig+0x268>
  {
    tmp = 2U;
 800432a:	2302      	movs	r3, #2
 800432c:	61fb      	str	r3, [r7, #28]
 800432e:	e001      	b.n	8004334 <LTDC_SetConfig+0x26c>
  }
  else
  {
    tmp = 1U;
 8004330:	2301      	movs	r3, #1
 8004332:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	461a      	mov	r2, r3
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	01db      	lsls	r3, r3, #7
 800433e:	4413      	add	r3, r2
 8004340:	3384      	adds	r3, #132	@ 0x84
 8004342:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004344:	68fa      	ldr	r2, [r7, #12]
 8004346:	6812      	ldr	r2, [r2, #0]
 8004348:	4611      	mov	r1, r2
 800434a:	687a      	ldr	r2, [r7, #4]
 800434c:	01d2      	lsls	r2, r2, #7
 800434e:	440a      	add	r2, r1
 8004350:	3284      	adds	r2, #132	@ 0x84
 8004352:	f003 23e0 	and.w	r3, r3, #3758153728	@ 0xe000e000
 8004356:	62d3      	str	r3, [r2, #44]	@ 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 8004358:	68bb      	ldr	r3, [r7, #8]
 800435a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800435c:	69fa      	ldr	r2, [r7, #28]
 800435e:	fb02 f303 	mul.w	r3, r2, r3
 8004362:	041a      	lsls	r2, r3, #16
                                         (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 8004364:	68bb      	ldr	r3, [r7, #8]
 8004366:	6859      	ldr	r1, [r3, #4]
 8004368:	68bb      	ldr	r3, [r7, #8]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	1acb      	subs	r3, r1, r3
 800436e:	69f9      	ldr	r1, [r7, #28]
 8004370:	fb01 f303 	mul.w	r3, r1, r3
 8004374:	3303      	adds	r3, #3
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 8004376:	68f9      	ldr	r1, [r7, #12]
 8004378:	6809      	ldr	r1, [r1, #0]
 800437a:	4608      	mov	r0, r1
 800437c:	6879      	ldr	r1, [r7, #4]
 800437e:	01c9      	lsls	r1, r1, #7
 8004380:	4401      	add	r1, r0
 8004382:	3184      	adds	r1, #132	@ 0x84
 8004384:	4313      	orrs	r3, r2
 8004386:	62cb      	str	r3, [r1, #44]	@ 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	461a      	mov	r2, r3
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	01db      	lsls	r3, r3, #7
 8004392:	4413      	add	r3, r2
 8004394:	3384      	adds	r3, #132	@ 0x84
 8004396:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004398:	68fa      	ldr	r2, [r7, #12]
 800439a:	6812      	ldr	r2, [r2, #0]
 800439c:	4611      	mov	r1, r2
 800439e:	687a      	ldr	r2, [r7, #4]
 80043a0:	01d2      	lsls	r2, r2, #7
 80043a2:	440a      	add	r2, r1
 80043a4:	3284      	adds	r2, #132	@ 0x84
 80043a6:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80043aa:	f023 0307 	bic.w	r3, r3, #7
 80043ae:	6313      	str	r3, [r2, #48]	@ 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	461a      	mov	r2, r3
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	01db      	lsls	r3, r3, #7
 80043ba:	4413      	add	r3, r2
 80043bc:	3384      	adds	r3, #132	@ 0x84
 80043be:	461a      	mov	r2, r3
 80043c0:	68bb      	ldr	r3, [r7, #8]
 80043c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043c4:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	461a      	mov	r2, r3
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	01db      	lsls	r3, r3, #7
 80043d0:	4413      	add	r3, r2
 80043d2:	3384      	adds	r3, #132	@ 0x84
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	68fa      	ldr	r2, [r7, #12]
 80043d8:	6812      	ldr	r2, [r2, #0]
 80043da:	4611      	mov	r1, r2
 80043dc:	687a      	ldr	r2, [r7, #4]
 80043de:	01d2      	lsls	r2, r2, #7
 80043e0:	440a      	add	r2, r1
 80043e2:	3284      	adds	r2, #132	@ 0x84
 80043e4:	f043 0301 	orr.w	r3, r3, #1
 80043e8:	6013      	str	r3, [r2, #0]
}
 80043ea:	bf00      	nop
 80043ec:	3724      	adds	r7, #36	@ 0x24
 80043ee:	46bd      	mov	sp, r7
 80043f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043f4:	4770      	bx	lr
	...

080043f8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80043f8:	b580      	push	{r7, lr}
 80043fa:	b086      	sub	sp, #24
 80043fc:	af00      	add	r7, sp, #0
 80043fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	2b00      	cmp	r3, #0
 8004404:	d101      	bne.n	800440a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004406:	2301      	movs	r3, #1
 8004408:	e267      	b.n	80048da <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	f003 0301 	and.w	r3, r3, #1
 8004412:	2b00      	cmp	r3, #0
 8004414:	d075      	beq.n	8004502 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004416:	4b88      	ldr	r3, [pc, #544]	@ (8004638 <HAL_RCC_OscConfig+0x240>)
 8004418:	689b      	ldr	r3, [r3, #8]
 800441a:	f003 030c 	and.w	r3, r3, #12
 800441e:	2b04      	cmp	r3, #4
 8004420:	d00c      	beq.n	800443c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004422:	4b85      	ldr	r3, [pc, #532]	@ (8004638 <HAL_RCC_OscConfig+0x240>)
 8004424:	689b      	ldr	r3, [r3, #8]
 8004426:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800442a:	2b08      	cmp	r3, #8
 800442c:	d112      	bne.n	8004454 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800442e:	4b82      	ldr	r3, [pc, #520]	@ (8004638 <HAL_RCC_OscConfig+0x240>)
 8004430:	685b      	ldr	r3, [r3, #4]
 8004432:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004436:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800443a:	d10b      	bne.n	8004454 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800443c:	4b7e      	ldr	r3, [pc, #504]	@ (8004638 <HAL_RCC_OscConfig+0x240>)
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004444:	2b00      	cmp	r3, #0
 8004446:	d05b      	beq.n	8004500 <HAL_RCC_OscConfig+0x108>
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	685b      	ldr	r3, [r3, #4]
 800444c:	2b00      	cmp	r3, #0
 800444e:	d157      	bne.n	8004500 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004450:	2301      	movs	r3, #1
 8004452:	e242      	b.n	80048da <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	685b      	ldr	r3, [r3, #4]
 8004458:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800445c:	d106      	bne.n	800446c <HAL_RCC_OscConfig+0x74>
 800445e:	4b76      	ldr	r3, [pc, #472]	@ (8004638 <HAL_RCC_OscConfig+0x240>)
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	4a75      	ldr	r2, [pc, #468]	@ (8004638 <HAL_RCC_OscConfig+0x240>)
 8004464:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004468:	6013      	str	r3, [r2, #0]
 800446a:	e01d      	b.n	80044a8 <HAL_RCC_OscConfig+0xb0>
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	685b      	ldr	r3, [r3, #4]
 8004470:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004474:	d10c      	bne.n	8004490 <HAL_RCC_OscConfig+0x98>
 8004476:	4b70      	ldr	r3, [pc, #448]	@ (8004638 <HAL_RCC_OscConfig+0x240>)
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	4a6f      	ldr	r2, [pc, #444]	@ (8004638 <HAL_RCC_OscConfig+0x240>)
 800447c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004480:	6013      	str	r3, [r2, #0]
 8004482:	4b6d      	ldr	r3, [pc, #436]	@ (8004638 <HAL_RCC_OscConfig+0x240>)
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	4a6c      	ldr	r2, [pc, #432]	@ (8004638 <HAL_RCC_OscConfig+0x240>)
 8004488:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800448c:	6013      	str	r3, [r2, #0]
 800448e:	e00b      	b.n	80044a8 <HAL_RCC_OscConfig+0xb0>
 8004490:	4b69      	ldr	r3, [pc, #420]	@ (8004638 <HAL_RCC_OscConfig+0x240>)
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	4a68      	ldr	r2, [pc, #416]	@ (8004638 <HAL_RCC_OscConfig+0x240>)
 8004496:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800449a:	6013      	str	r3, [r2, #0]
 800449c:	4b66      	ldr	r3, [pc, #408]	@ (8004638 <HAL_RCC_OscConfig+0x240>)
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	4a65      	ldr	r2, [pc, #404]	@ (8004638 <HAL_RCC_OscConfig+0x240>)
 80044a2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80044a6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	685b      	ldr	r3, [r3, #4]
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d013      	beq.n	80044d8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80044b0:	f7fe f892 	bl	80025d8 <HAL_GetTick>
 80044b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80044b6:	e008      	b.n	80044ca <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80044b8:	f7fe f88e 	bl	80025d8 <HAL_GetTick>
 80044bc:	4602      	mov	r2, r0
 80044be:	693b      	ldr	r3, [r7, #16]
 80044c0:	1ad3      	subs	r3, r2, r3
 80044c2:	2b64      	cmp	r3, #100	@ 0x64
 80044c4:	d901      	bls.n	80044ca <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80044c6:	2303      	movs	r3, #3
 80044c8:	e207      	b.n	80048da <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80044ca:	4b5b      	ldr	r3, [pc, #364]	@ (8004638 <HAL_RCC_OscConfig+0x240>)
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d0f0      	beq.n	80044b8 <HAL_RCC_OscConfig+0xc0>
 80044d6:	e014      	b.n	8004502 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80044d8:	f7fe f87e 	bl	80025d8 <HAL_GetTick>
 80044dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80044de:	e008      	b.n	80044f2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80044e0:	f7fe f87a 	bl	80025d8 <HAL_GetTick>
 80044e4:	4602      	mov	r2, r0
 80044e6:	693b      	ldr	r3, [r7, #16]
 80044e8:	1ad3      	subs	r3, r2, r3
 80044ea:	2b64      	cmp	r3, #100	@ 0x64
 80044ec:	d901      	bls.n	80044f2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80044ee:	2303      	movs	r3, #3
 80044f0:	e1f3      	b.n	80048da <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80044f2:	4b51      	ldr	r3, [pc, #324]	@ (8004638 <HAL_RCC_OscConfig+0x240>)
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d1f0      	bne.n	80044e0 <HAL_RCC_OscConfig+0xe8>
 80044fe:	e000      	b.n	8004502 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004500:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	f003 0302 	and.w	r3, r3, #2
 800450a:	2b00      	cmp	r3, #0
 800450c:	d063      	beq.n	80045d6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800450e:	4b4a      	ldr	r3, [pc, #296]	@ (8004638 <HAL_RCC_OscConfig+0x240>)
 8004510:	689b      	ldr	r3, [r3, #8]
 8004512:	f003 030c 	and.w	r3, r3, #12
 8004516:	2b00      	cmp	r3, #0
 8004518:	d00b      	beq.n	8004532 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800451a:	4b47      	ldr	r3, [pc, #284]	@ (8004638 <HAL_RCC_OscConfig+0x240>)
 800451c:	689b      	ldr	r3, [r3, #8]
 800451e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8004522:	2b08      	cmp	r3, #8
 8004524:	d11c      	bne.n	8004560 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004526:	4b44      	ldr	r3, [pc, #272]	@ (8004638 <HAL_RCC_OscConfig+0x240>)
 8004528:	685b      	ldr	r3, [r3, #4]
 800452a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800452e:	2b00      	cmp	r3, #0
 8004530:	d116      	bne.n	8004560 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004532:	4b41      	ldr	r3, [pc, #260]	@ (8004638 <HAL_RCC_OscConfig+0x240>)
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	f003 0302 	and.w	r3, r3, #2
 800453a:	2b00      	cmp	r3, #0
 800453c:	d005      	beq.n	800454a <HAL_RCC_OscConfig+0x152>
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	68db      	ldr	r3, [r3, #12]
 8004542:	2b01      	cmp	r3, #1
 8004544:	d001      	beq.n	800454a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004546:	2301      	movs	r3, #1
 8004548:	e1c7      	b.n	80048da <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800454a:	4b3b      	ldr	r3, [pc, #236]	@ (8004638 <HAL_RCC_OscConfig+0x240>)
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	691b      	ldr	r3, [r3, #16]
 8004556:	00db      	lsls	r3, r3, #3
 8004558:	4937      	ldr	r1, [pc, #220]	@ (8004638 <HAL_RCC_OscConfig+0x240>)
 800455a:	4313      	orrs	r3, r2
 800455c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800455e:	e03a      	b.n	80045d6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	68db      	ldr	r3, [r3, #12]
 8004564:	2b00      	cmp	r3, #0
 8004566:	d020      	beq.n	80045aa <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004568:	4b34      	ldr	r3, [pc, #208]	@ (800463c <HAL_RCC_OscConfig+0x244>)
 800456a:	2201      	movs	r2, #1
 800456c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800456e:	f7fe f833 	bl	80025d8 <HAL_GetTick>
 8004572:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004574:	e008      	b.n	8004588 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004576:	f7fe f82f 	bl	80025d8 <HAL_GetTick>
 800457a:	4602      	mov	r2, r0
 800457c:	693b      	ldr	r3, [r7, #16]
 800457e:	1ad3      	subs	r3, r2, r3
 8004580:	2b02      	cmp	r3, #2
 8004582:	d901      	bls.n	8004588 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004584:	2303      	movs	r3, #3
 8004586:	e1a8      	b.n	80048da <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004588:	4b2b      	ldr	r3, [pc, #172]	@ (8004638 <HAL_RCC_OscConfig+0x240>)
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	f003 0302 	and.w	r3, r3, #2
 8004590:	2b00      	cmp	r3, #0
 8004592:	d0f0      	beq.n	8004576 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004594:	4b28      	ldr	r3, [pc, #160]	@ (8004638 <HAL_RCC_OscConfig+0x240>)
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	691b      	ldr	r3, [r3, #16]
 80045a0:	00db      	lsls	r3, r3, #3
 80045a2:	4925      	ldr	r1, [pc, #148]	@ (8004638 <HAL_RCC_OscConfig+0x240>)
 80045a4:	4313      	orrs	r3, r2
 80045a6:	600b      	str	r3, [r1, #0]
 80045a8:	e015      	b.n	80045d6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80045aa:	4b24      	ldr	r3, [pc, #144]	@ (800463c <HAL_RCC_OscConfig+0x244>)
 80045ac:	2200      	movs	r2, #0
 80045ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80045b0:	f7fe f812 	bl	80025d8 <HAL_GetTick>
 80045b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80045b6:	e008      	b.n	80045ca <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80045b8:	f7fe f80e 	bl	80025d8 <HAL_GetTick>
 80045bc:	4602      	mov	r2, r0
 80045be:	693b      	ldr	r3, [r7, #16]
 80045c0:	1ad3      	subs	r3, r2, r3
 80045c2:	2b02      	cmp	r3, #2
 80045c4:	d901      	bls.n	80045ca <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80045c6:	2303      	movs	r3, #3
 80045c8:	e187      	b.n	80048da <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80045ca:	4b1b      	ldr	r3, [pc, #108]	@ (8004638 <HAL_RCC_OscConfig+0x240>)
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	f003 0302 	and.w	r3, r3, #2
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d1f0      	bne.n	80045b8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	f003 0308 	and.w	r3, r3, #8
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d036      	beq.n	8004650 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	695b      	ldr	r3, [r3, #20]
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d016      	beq.n	8004618 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80045ea:	4b15      	ldr	r3, [pc, #84]	@ (8004640 <HAL_RCC_OscConfig+0x248>)
 80045ec:	2201      	movs	r2, #1
 80045ee:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80045f0:	f7fd fff2 	bl	80025d8 <HAL_GetTick>
 80045f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80045f6:	e008      	b.n	800460a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80045f8:	f7fd ffee 	bl	80025d8 <HAL_GetTick>
 80045fc:	4602      	mov	r2, r0
 80045fe:	693b      	ldr	r3, [r7, #16]
 8004600:	1ad3      	subs	r3, r2, r3
 8004602:	2b02      	cmp	r3, #2
 8004604:	d901      	bls.n	800460a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004606:	2303      	movs	r3, #3
 8004608:	e167      	b.n	80048da <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800460a:	4b0b      	ldr	r3, [pc, #44]	@ (8004638 <HAL_RCC_OscConfig+0x240>)
 800460c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800460e:	f003 0302 	and.w	r3, r3, #2
 8004612:	2b00      	cmp	r3, #0
 8004614:	d0f0      	beq.n	80045f8 <HAL_RCC_OscConfig+0x200>
 8004616:	e01b      	b.n	8004650 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004618:	4b09      	ldr	r3, [pc, #36]	@ (8004640 <HAL_RCC_OscConfig+0x248>)
 800461a:	2200      	movs	r2, #0
 800461c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800461e:	f7fd ffdb 	bl	80025d8 <HAL_GetTick>
 8004622:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004624:	e00e      	b.n	8004644 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004626:	f7fd ffd7 	bl	80025d8 <HAL_GetTick>
 800462a:	4602      	mov	r2, r0
 800462c:	693b      	ldr	r3, [r7, #16]
 800462e:	1ad3      	subs	r3, r2, r3
 8004630:	2b02      	cmp	r3, #2
 8004632:	d907      	bls.n	8004644 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004634:	2303      	movs	r3, #3
 8004636:	e150      	b.n	80048da <HAL_RCC_OscConfig+0x4e2>
 8004638:	40023800 	.word	0x40023800
 800463c:	42470000 	.word	0x42470000
 8004640:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004644:	4b88      	ldr	r3, [pc, #544]	@ (8004868 <HAL_RCC_OscConfig+0x470>)
 8004646:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004648:	f003 0302 	and.w	r3, r3, #2
 800464c:	2b00      	cmp	r3, #0
 800464e:	d1ea      	bne.n	8004626 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	f003 0304 	and.w	r3, r3, #4
 8004658:	2b00      	cmp	r3, #0
 800465a:	f000 8097 	beq.w	800478c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800465e:	2300      	movs	r3, #0
 8004660:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004662:	4b81      	ldr	r3, [pc, #516]	@ (8004868 <HAL_RCC_OscConfig+0x470>)
 8004664:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004666:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800466a:	2b00      	cmp	r3, #0
 800466c:	d10f      	bne.n	800468e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800466e:	2300      	movs	r3, #0
 8004670:	60bb      	str	r3, [r7, #8]
 8004672:	4b7d      	ldr	r3, [pc, #500]	@ (8004868 <HAL_RCC_OscConfig+0x470>)
 8004674:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004676:	4a7c      	ldr	r2, [pc, #496]	@ (8004868 <HAL_RCC_OscConfig+0x470>)
 8004678:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800467c:	6413      	str	r3, [r2, #64]	@ 0x40
 800467e:	4b7a      	ldr	r3, [pc, #488]	@ (8004868 <HAL_RCC_OscConfig+0x470>)
 8004680:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004682:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004686:	60bb      	str	r3, [r7, #8]
 8004688:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800468a:	2301      	movs	r3, #1
 800468c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800468e:	4b77      	ldr	r3, [pc, #476]	@ (800486c <HAL_RCC_OscConfig+0x474>)
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004696:	2b00      	cmp	r3, #0
 8004698:	d118      	bne.n	80046cc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800469a:	4b74      	ldr	r3, [pc, #464]	@ (800486c <HAL_RCC_OscConfig+0x474>)
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	4a73      	ldr	r2, [pc, #460]	@ (800486c <HAL_RCC_OscConfig+0x474>)
 80046a0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80046a4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80046a6:	f7fd ff97 	bl	80025d8 <HAL_GetTick>
 80046aa:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80046ac:	e008      	b.n	80046c0 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80046ae:	f7fd ff93 	bl	80025d8 <HAL_GetTick>
 80046b2:	4602      	mov	r2, r0
 80046b4:	693b      	ldr	r3, [r7, #16]
 80046b6:	1ad3      	subs	r3, r2, r3
 80046b8:	2b02      	cmp	r3, #2
 80046ba:	d901      	bls.n	80046c0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80046bc:	2303      	movs	r3, #3
 80046be:	e10c      	b.n	80048da <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80046c0:	4b6a      	ldr	r3, [pc, #424]	@ (800486c <HAL_RCC_OscConfig+0x474>)
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d0f0      	beq.n	80046ae <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	689b      	ldr	r3, [r3, #8]
 80046d0:	2b01      	cmp	r3, #1
 80046d2:	d106      	bne.n	80046e2 <HAL_RCC_OscConfig+0x2ea>
 80046d4:	4b64      	ldr	r3, [pc, #400]	@ (8004868 <HAL_RCC_OscConfig+0x470>)
 80046d6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80046d8:	4a63      	ldr	r2, [pc, #396]	@ (8004868 <HAL_RCC_OscConfig+0x470>)
 80046da:	f043 0301 	orr.w	r3, r3, #1
 80046de:	6713      	str	r3, [r2, #112]	@ 0x70
 80046e0:	e01c      	b.n	800471c <HAL_RCC_OscConfig+0x324>
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	689b      	ldr	r3, [r3, #8]
 80046e6:	2b05      	cmp	r3, #5
 80046e8:	d10c      	bne.n	8004704 <HAL_RCC_OscConfig+0x30c>
 80046ea:	4b5f      	ldr	r3, [pc, #380]	@ (8004868 <HAL_RCC_OscConfig+0x470>)
 80046ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80046ee:	4a5e      	ldr	r2, [pc, #376]	@ (8004868 <HAL_RCC_OscConfig+0x470>)
 80046f0:	f043 0304 	orr.w	r3, r3, #4
 80046f4:	6713      	str	r3, [r2, #112]	@ 0x70
 80046f6:	4b5c      	ldr	r3, [pc, #368]	@ (8004868 <HAL_RCC_OscConfig+0x470>)
 80046f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80046fa:	4a5b      	ldr	r2, [pc, #364]	@ (8004868 <HAL_RCC_OscConfig+0x470>)
 80046fc:	f043 0301 	orr.w	r3, r3, #1
 8004700:	6713      	str	r3, [r2, #112]	@ 0x70
 8004702:	e00b      	b.n	800471c <HAL_RCC_OscConfig+0x324>
 8004704:	4b58      	ldr	r3, [pc, #352]	@ (8004868 <HAL_RCC_OscConfig+0x470>)
 8004706:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004708:	4a57      	ldr	r2, [pc, #348]	@ (8004868 <HAL_RCC_OscConfig+0x470>)
 800470a:	f023 0301 	bic.w	r3, r3, #1
 800470e:	6713      	str	r3, [r2, #112]	@ 0x70
 8004710:	4b55      	ldr	r3, [pc, #340]	@ (8004868 <HAL_RCC_OscConfig+0x470>)
 8004712:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004714:	4a54      	ldr	r2, [pc, #336]	@ (8004868 <HAL_RCC_OscConfig+0x470>)
 8004716:	f023 0304 	bic.w	r3, r3, #4
 800471a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	689b      	ldr	r3, [r3, #8]
 8004720:	2b00      	cmp	r3, #0
 8004722:	d015      	beq.n	8004750 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004724:	f7fd ff58 	bl	80025d8 <HAL_GetTick>
 8004728:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800472a:	e00a      	b.n	8004742 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800472c:	f7fd ff54 	bl	80025d8 <HAL_GetTick>
 8004730:	4602      	mov	r2, r0
 8004732:	693b      	ldr	r3, [r7, #16]
 8004734:	1ad3      	subs	r3, r2, r3
 8004736:	f241 3288 	movw	r2, #5000	@ 0x1388
 800473a:	4293      	cmp	r3, r2
 800473c:	d901      	bls.n	8004742 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800473e:	2303      	movs	r3, #3
 8004740:	e0cb      	b.n	80048da <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004742:	4b49      	ldr	r3, [pc, #292]	@ (8004868 <HAL_RCC_OscConfig+0x470>)
 8004744:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004746:	f003 0302 	and.w	r3, r3, #2
 800474a:	2b00      	cmp	r3, #0
 800474c:	d0ee      	beq.n	800472c <HAL_RCC_OscConfig+0x334>
 800474e:	e014      	b.n	800477a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004750:	f7fd ff42 	bl	80025d8 <HAL_GetTick>
 8004754:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004756:	e00a      	b.n	800476e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004758:	f7fd ff3e 	bl	80025d8 <HAL_GetTick>
 800475c:	4602      	mov	r2, r0
 800475e:	693b      	ldr	r3, [r7, #16]
 8004760:	1ad3      	subs	r3, r2, r3
 8004762:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004766:	4293      	cmp	r3, r2
 8004768:	d901      	bls.n	800476e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800476a:	2303      	movs	r3, #3
 800476c:	e0b5      	b.n	80048da <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800476e:	4b3e      	ldr	r3, [pc, #248]	@ (8004868 <HAL_RCC_OscConfig+0x470>)
 8004770:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004772:	f003 0302 	and.w	r3, r3, #2
 8004776:	2b00      	cmp	r3, #0
 8004778:	d1ee      	bne.n	8004758 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800477a:	7dfb      	ldrb	r3, [r7, #23]
 800477c:	2b01      	cmp	r3, #1
 800477e:	d105      	bne.n	800478c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004780:	4b39      	ldr	r3, [pc, #228]	@ (8004868 <HAL_RCC_OscConfig+0x470>)
 8004782:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004784:	4a38      	ldr	r2, [pc, #224]	@ (8004868 <HAL_RCC_OscConfig+0x470>)
 8004786:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800478a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	699b      	ldr	r3, [r3, #24]
 8004790:	2b00      	cmp	r3, #0
 8004792:	f000 80a1 	beq.w	80048d8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004796:	4b34      	ldr	r3, [pc, #208]	@ (8004868 <HAL_RCC_OscConfig+0x470>)
 8004798:	689b      	ldr	r3, [r3, #8]
 800479a:	f003 030c 	and.w	r3, r3, #12
 800479e:	2b08      	cmp	r3, #8
 80047a0:	d05c      	beq.n	800485c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	699b      	ldr	r3, [r3, #24]
 80047a6:	2b02      	cmp	r3, #2
 80047a8:	d141      	bne.n	800482e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80047aa:	4b31      	ldr	r3, [pc, #196]	@ (8004870 <HAL_RCC_OscConfig+0x478>)
 80047ac:	2200      	movs	r2, #0
 80047ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80047b0:	f7fd ff12 	bl	80025d8 <HAL_GetTick>
 80047b4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80047b6:	e008      	b.n	80047ca <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80047b8:	f7fd ff0e 	bl	80025d8 <HAL_GetTick>
 80047bc:	4602      	mov	r2, r0
 80047be:	693b      	ldr	r3, [r7, #16]
 80047c0:	1ad3      	subs	r3, r2, r3
 80047c2:	2b02      	cmp	r3, #2
 80047c4:	d901      	bls.n	80047ca <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80047c6:	2303      	movs	r3, #3
 80047c8:	e087      	b.n	80048da <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80047ca:	4b27      	ldr	r3, [pc, #156]	@ (8004868 <HAL_RCC_OscConfig+0x470>)
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d1f0      	bne.n	80047b8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	69da      	ldr	r2, [r3, #28]
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	6a1b      	ldr	r3, [r3, #32]
 80047de:	431a      	orrs	r2, r3
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047e4:	019b      	lsls	r3, r3, #6
 80047e6:	431a      	orrs	r2, r3
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047ec:	085b      	lsrs	r3, r3, #1
 80047ee:	3b01      	subs	r3, #1
 80047f0:	041b      	lsls	r3, r3, #16
 80047f2:	431a      	orrs	r2, r3
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047f8:	061b      	lsls	r3, r3, #24
 80047fa:	491b      	ldr	r1, [pc, #108]	@ (8004868 <HAL_RCC_OscConfig+0x470>)
 80047fc:	4313      	orrs	r3, r2
 80047fe:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004800:	4b1b      	ldr	r3, [pc, #108]	@ (8004870 <HAL_RCC_OscConfig+0x478>)
 8004802:	2201      	movs	r2, #1
 8004804:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004806:	f7fd fee7 	bl	80025d8 <HAL_GetTick>
 800480a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800480c:	e008      	b.n	8004820 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800480e:	f7fd fee3 	bl	80025d8 <HAL_GetTick>
 8004812:	4602      	mov	r2, r0
 8004814:	693b      	ldr	r3, [r7, #16]
 8004816:	1ad3      	subs	r3, r2, r3
 8004818:	2b02      	cmp	r3, #2
 800481a:	d901      	bls.n	8004820 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800481c:	2303      	movs	r3, #3
 800481e:	e05c      	b.n	80048da <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004820:	4b11      	ldr	r3, [pc, #68]	@ (8004868 <HAL_RCC_OscConfig+0x470>)
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004828:	2b00      	cmp	r3, #0
 800482a:	d0f0      	beq.n	800480e <HAL_RCC_OscConfig+0x416>
 800482c:	e054      	b.n	80048d8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800482e:	4b10      	ldr	r3, [pc, #64]	@ (8004870 <HAL_RCC_OscConfig+0x478>)
 8004830:	2200      	movs	r2, #0
 8004832:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004834:	f7fd fed0 	bl	80025d8 <HAL_GetTick>
 8004838:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800483a:	e008      	b.n	800484e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800483c:	f7fd fecc 	bl	80025d8 <HAL_GetTick>
 8004840:	4602      	mov	r2, r0
 8004842:	693b      	ldr	r3, [r7, #16]
 8004844:	1ad3      	subs	r3, r2, r3
 8004846:	2b02      	cmp	r3, #2
 8004848:	d901      	bls.n	800484e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800484a:	2303      	movs	r3, #3
 800484c:	e045      	b.n	80048da <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800484e:	4b06      	ldr	r3, [pc, #24]	@ (8004868 <HAL_RCC_OscConfig+0x470>)
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004856:	2b00      	cmp	r3, #0
 8004858:	d1f0      	bne.n	800483c <HAL_RCC_OscConfig+0x444>
 800485a:	e03d      	b.n	80048d8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	699b      	ldr	r3, [r3, #24]
 8004860:	2b01      	cmp	r3, #1
 8004862:	d107      	bne.n	8004874 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004864:	2301      	movs	r3, #1
 8004866:	e038      	b.n	80048da <HAL_RCC_OscConfig+0x4e2>
 8004868:	40023800 	.word	0x40023800
 800486c:	40007000 	.word	0x40007000
 8004870:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004874:	4b1b      	ldr	r3, [pc, #108]	@ (80048e4 <HAL_RCC_OscConfig+0x4ec>)
 8004876:	685b      	ldr	r3, [r3, #4]
 8004878:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	699b      	ldr	r3, [r3, #24]
 800487e:	2b01      	cmp	r3, #1
 8004880:	d028      	beq.n	80048d4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800488c:	429a      	cmp	r2, r3
 800488e:	d121      	bne.n	80048d4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800489a:	429a      	cmp	r2, r3
 800489c:	d11a      	bne.n	80048d4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800489e:	68fa      	ldr	r2, [r7, #12]
 80048a0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80048a4:	4013      	ands	r3, r2
 80048a6:	687a      	ldr	r2, [r7, #4]
 80048a8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80048aa:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80048ac:	4293      	cmp	r3, r2
 80048ae:	d111      	bne.n	80048d4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048ba:	085b      	lsrs	r3, r3, #1
 80048bc:	3b01      	subs	r3, #1
 80048be:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80048c0:	429a      	cmp	r2, r3
 80048c2:	d107      	bne.n	80048d4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048ce:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80048d0:	429a      	cmp	r2, r3
 80048d2:	d001      	beq.n	80048d8 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80048d4:	2301      	movs	r3, #1
 80048d6:	e000      	b.n	80048da <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80048d8:	2300      	movs	r3, #0
}
 80048da:	4618      	mov	r0, r3
 80048dc:	3718      	adds	r7, #24
 80048de:	46bd      	mov	sp, r7
 80048e0:	bd80      	pop	{r7, pc}
 80048e2:	bf00      	nop
 80048e4:	40023800 	.word	0x40023800

080048e8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80048e8:	b580      	push	{r7, lr}
 80048ea:	b084      	sub	sp, #16
 80048ec:	af00      	add	r7, sp, #0
 80048ee:	6078      	str	r0, [r7, #4]
 80048f0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d101      	bne.n	80048fc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80048f8:	2301      	movs	r3, #1
 80048fa:	e0cc      	b.n	8004a96 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80048fc:	4b68      	ldr	r3, [pc, #416]	@ (8004aa0 <HAL_RCC_ClockConfig+0x1b8>)
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	f003 030f 	and.w	r3, r3, #15
 8004904:	683a      	ldr	r2, [r7, #0]
 8004906:	429a      	cmp	r2, r3
 8004908:	d90c      	bls.n	8004924 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800490a:	4b65      	ldr	r3, [pc, #404]	@ (8004aa0 <HAL_RCC_ClockConfig+0x1b8>)
 800490c:	683a      	ldr	r2, [r7, #0]
 800490e:	b2d2      	uxtb	r2, r2
 8004910:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004912:	4b63      	ldr	r3, [pc, #396]	@ (8004aa0 <HAL_RCC_ClockConfig+0x1b8>)
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	f003 030f 	and.w	r3, r3, #15
 800491a:	683a      	ldr	r2, [r7, #0]
 800491c:	429a      	cmp	r2, r3
 800491e:	d001      	beq.n	8004924 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004920:	2301      	movs	r3, #1
 8004922:	e0b8      	b.n	8004a96 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	f003 0302 	and.w	r3, r3, #2
 800492c:	2b00      	cmp	r3, #0
 800492e:	d020      	beq.n	8004972 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	f003 0304 	and.w	r3, r3, #4
 8004938:	2b00      	cmp	r3, #0
 800493a:	d005      	beq.n	8004948 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800493c:	4b59      	ldr	r3, [pc, #356]	@ (8004aa4 <HAL_RCC_ClockConfig+0x1bc>)
 800493e:	689b      	ldr	r3, [r3, #8]
 8004940:	4a58      	ldr	r2, [pc, #352]	@ (8004aa4 <HAL_RCC_ClockConfig+0x1bc>)
 8004942:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8004946:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	f003 0308 	and.w	r3, r3, #8
 8004950:	2b00      	cmp	r3, #0
 8004952:	d005      	beq.n	8004960 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004954:	4b53      	ldr	r3, [pc, #332]	@ (8004aa4 <HAL_RCC_ClockConfig+0x1bc>)
 8004956:	689b      	ldr	r3, [r3, #8]
 8004958:	4a52      	ldr	r2, [pc, #328]	@ (8004aa4 <HAL_RCC_ClockConfig+0x1bc>)
 800495a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800495e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004960:	4b50      	ldr	r3, [pc, #320]	@ (8004aa4 <HAL_RCC_ClockConfig+0x1bc>)
 8004962:	689b      	ldr	r3, [r3, #8]
 8004964:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	689b      	ldr	r3, [r3, #8]
 800496c:	494d      	ldr	r1, [pc, #308]	@ (8004aa4 <HAL_RCC_ClockConfig+0x1bc>)
 800496e:	4313      	orrs	r3, r2
 8004970:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	f003 0301 	and.w	r3, r3, #1
 800497a:	2b00      	cmp	r3, #0
 800497c:	d044      	beq.n	8004a08 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	685b      	ldr	r3, [r3, #4]
 8004982:	2b01      	cmp	r3, #1
 8004984:	d107      	bne.n	8004996 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004986:	4b47      	ldr	r3, [pc, #284]	@ (8004aa4 <HAL_RCC_ClockConfig+0x1bc>)
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800498e:	2b00      	cmp	r3, #0
 8004990:	d119      	bne.n	80049c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004992:	2301      	movs	r3, #1
 8004994:	e07f      	b.n	8004a96 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	685b      	ldr	r3, [r3, #4]
 800499a:	2b02      	cmp	r3, #2
 800499c:	d003      	beq.n	80049a6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80049a2:	2b03      	cmp	r3, #3
 80049a4:	d107      	bne.n	80049b6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80049a6:	4b3f      	ldr	r3, [pc, #252]	@ (8004aa4 <HAL_RCC_ClockConfig+0x1bc>)
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d109      	bne.n	80049c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80049b2:	2301      	movs	r3, #1
 80049b4:	e06f      	b.n	8004a96 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80049b6:	4b3b      	ldr	r3, [pc, #236]	@ (8004aa4 <HAL_RCC_ClockConfig+0x1bc>)
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	f003 0302 	and.w	r3, r3, #2
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d101      	bne.n	80049c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80049c2:	2301      	movs	r3, #1
 80049c4:	e067      	b.n	8004a96 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80049c6:	4b37      	ldr	r3, [pc, #220]	@ (8004aa4 <HAL_RCC_ClockConfig+0x1bc>)
 80049c8:	689b      	ldr	r3, [r3, #8]
 80049ca:	f023 0203 	bic.w	r2, r3, #3
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	685b      	ldr	r3, [r3, #4]
 80049d2:	4934      	ldr	r1, [pc, #208]	@ (8004aa4 <HAL_RCC_ClockConfig+0x1bc>)
 80049d4:	4313      	orrs	r3, r2
 80049d6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80049d8:	f7fd fdfe 	bl	80025d8 <HAL_GetTick>
 80049dc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80049de:	e00a      	b.n	80049f6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80049e0:	f7fd fdfa 	bl	80025d8 <HAL_GetTick>
 80049e4:	4602      	mov	r2, r0
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	1ad3      	subs	r3, r2, r3
 80049ea:	f241 3288 	movw	r2, #5000	@ 0x1388
 80049ee:	4293      	cmp	r3, r2
 80049f0:	d901      	bls.n	80049f6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80049f2:	2303      	movs	r3, #3
 80049f4:	e04f      	b.n	8004a96 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80049f6:	4b2b      	ldr	r3, [pc, #172]	@ (8004aa4 <HAL_RCC_ClockConfig+0x1bc>)
 80049f8:	689b      	ldr	r3, [r3, #8]
 80049fa:	f003 020c 	and.w	r2, r3, #12
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	685b      	ldr	r3, [r3, #4]
 8004a02:	009b      	lsls	r3, r3, #2
 8004a04:	429a      	cmp	r2, r3
 8004a06:	d1eb      	bne.n	80049e0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004a08:	4b25      	ldr	r3, [pc, #148]	@ (8004aa0 <HAL_RCC_ClockConfig+0x1b8>)
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	f003 030f 	and.w	r3, r3, #15
 8004a10:	683a      	ldr	r2, [r7, #0]
 8004a12:	429a      	cmp	r2, r3
 8004a14:	d20c      	bcs.n	8004a30 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004a16:	4b22      	ldr	r3, [pc, #136]	@ (8004aa0 <HAL_RCC_ClockConfig+0x1b8>)
 8004a18:	683a      	ldr	r2, [r7, #0]
 8004a1a:	b2d2      	uxtb	r2, r2
 8004a1c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004a1e:	4b20      	ldr	r3, [pc, #128]	@ (8004aa0 <HAL_RCC_ClockConfig+0x1b8>)
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	f003 030f 	and.w	r3, r3, #15
 8004a26:	683a      	ldr	r2, [r7, #0]
 8004a28:	429a      	cmp	r2, r3
 8004a2a:	d001      	beq.n	8004a30 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004a2c:	2301      	movs	r3, #1
 8004a2e:	e032      	b.n	8004a96 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	f003 0304 	and.w	r3, r3, #4
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d008      	beq.n	8004a4e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004a3c:	4b19      	ldr	r3, [pc, #100]	@ (8004aa4 <HAL_RCC_ClockConfig+0x1bc>)
 8004a3e:	689b      	ldr	r3, [r3, #8]
 8004a40:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	68db      	ldr	r3, [r3, #12]
 8004a48:	4916      	ldr	r1, [pc, #88]	@ (8004aa4 <HAL_RCC_ClockConfig+0x1bc>)
 8004a4a:	4313      	orrs	r3, r2
 8004a4c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	f003 0308 	and.w	r3, r3, #8
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d009      	beq.n	8004a6e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004a5a:	4b12      	ldr	r3, [pc, #72]	@ (8004aa4 <HAL_RCC_ClockConfig+0x1bc>)
 8004a5c:	689b      	ldr	r3, [r3, #8]
 8004a5e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	691b      	ldr	r3, [r3, #16]
 8004a66:	00db      	lsls	r3, r3, #3
 8004a68:	490e      	ldr	r1, [pc, #56]	@ (8004aa4 <HAL_RCC_ClockConfig+0x1bc>)
 8004a6a:	4313      	orrs	r3, r2
 8004a6c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004a6e:	f000 f821 	bl	8004ab4 <HAL_RCC_GetSysClockFreq>
 8004a72:	4602      	mov	r2, r0
 8004a74:	4b0b      	ldr	r3, [pc, #44]	@ (8004aa4 <HAL_RCC_ClockConfig+0x1bc>)
 8004a76:	689b      	ldr	r3, [r3, #8]
 8004a78:	091b      	lsrs	r3, r3, #4
 8004a7a:	f003 030f 	and.w	r3, r3, #15
 8004a7e:	490a      	ldr	r1, [pc, #40]	@ (8004aa8 <HAL_RCC_ClockConfig+0x1c0>)
 8004a80:	5ccb      	ldrb	r3, [r1, r3]
 8004a82:	fa22 f303 	lsr.w	r3, r2, r3
 8004a86:	4a09      	ldr	r2, [pc, #36]	@ (8004aac <HAL_RCC_ClockConfig+0x1c4>)
 8004a88:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8004a8a:	4b09      	ldr	r3, [pc, #36]	@ (8004ab0 <HAL_RCC_ClockConfig+0x1c8>)
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	4618      	mov	r0, r3
 8004a90:	f7fd fd5e 	bl	8002550 <HAL_InitTick>

  return HAL_OK;
 8004a94:	2300      	movs	r3, #0
}
 8004a96:	4618      	mov	r0, r3
 8004a98:	3710      	adds	r7, #16
 8004a9a:	46bd      	mov	sp, r7
 8004a9c:	bd80      	pop	{r7, pc}
 8004a9e:	bf00      	nop
 8004aa0:	40023c00 	.word	0x40023c00
 8004aa4:	40023800 	.word	0x40023800
 8004aa8:	08007180 	.word	0x08007180
 8004aac:	20000020 	.word	0x20000020
 8004ab0:	20000024 	.word	0x20000024

08004ab4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004ab4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004ab8:	b094      	sub	sp, #80	@ 0x50
 8004aba:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004abc:	2300      	movs	r3, #0
 8004abe:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8004ac0:	2300      	movs	r3, #0
 8004ac2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8004ac4:	2300      	movs	r3, #0
 8004ac6:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8004ac8:	2300      	movs	r3, #0
 8004aca:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004acc:	4b79      	ldr	r3, [pc, #484]	@ (8004cb4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004ace:	689b      	ldr	r3, [r3, #8]
 8004ad0:	f003 030c 	and.w	r3, r3, #12
 8004ad4:	2b08      	cmp	r3, #8
 8004ad6:	d00d      	beq.n	8004af4 <HAL_RCC_GetSysClockFreq+0x40>
 8004ad8:	2b08      	cmp	r3, #8
 8004ada:	f200 80e1 	bhi.w	8004ca0 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d002      	beq.n	8004ae8 <HAL_RCC_GetSysClockFreq+0x34>
 8004ae2:	2b04      	cmp	r3, #4
 8004ae4:	d003      	beq.n	8004aee <HAL_RCC_GetSysClockFreq+0x3a>
 8004ae6:	e0db      	b.n	8004ca0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004ae8:	4b73      	ldr	r3, [pc, #460]	@ (8004cb8 <HAL_RCC_GetSysClockFreq+0x204>)
 8004aea:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004aec:	e0db      	b.n	8004ca6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004aee:	4b73      	ldr	r3, [pc, #460]	@ (8004cbc <HAL_RCC_GetSysClockFreq+0x208>)
 8004af0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004af2:	e0d8      	b.n	8004ca6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004af4:	4b6f      	ldr	r3, [pc, #444]	@ (8004cb4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004af6:	685b      	ldr	r3, [r3, #4]
 8004af8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004afc:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004afe:	4b6d      	ldr	r3, [pc, #436]	@ (8004cb4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004b00:	685b      	ldr	r3, [r3, #4]
 8004b02:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d063      	beq.n	8004bd2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004b0a:	4b6a      	ldr	r3, [pc, #424]	@ (8004cb4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004b0c:	685b      	ldr	r3, [r3, #4]
 8004b0e:	099b      	lsrs	r3, r3, #6
 8004b10:	2200      	movs	r2, #0
 8004b12:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004b14:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8004b16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b18:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004b1c:	633b      	str	r3, [r7, #48]	@ 0x30
 8004b1e:	2300      	movs	r3, #0
 8004b20:	637b      	str	r3, [r7, #52]	@ 0x34
 8004b22:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004b26:	4622      	mov	r2, r4
 8004b28:	462b      	mov	r3, r5
 8004b2a:	f04f 0000 	mov.w	r0, #0
 8004b2e:	f04f 0100 	mov.w	r1, #0
 8004b32:	0159      	lsls	r1, r3, #5
 8004b34:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004b38:	0150      	lsls	r0, r2, #5
 8004b3a:	4602      	mov	r2, r0
 8004b3c:	460b      	mov	r3, r1
 8004b3e:	4621      	mov	r1, r4
 8004b40:	1a51      	subs	r1, r2, r1
 8004b42:	6139      	str	r1, [r7, #16]
 8004b44:	4629      	mov	r1, r5
 8004b46:	eb63 0301 	sbc.w	r3, r3, r1
 8004b4a:	617b      	str	r3, [r7, #20]
 8004b4c:	f04f 0200 	mov.w	r2, #0
 8004b50:	f04f 0300 	mov.w	r3, #0
 8004b54:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004b58:	4659      	mov	r1, fp
 8004b5a:	018b      	lsls	r3, r1, #6
 8004b5c:	4651      	mov	r1, sl
 8004b5e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004b62:	4651      	mov	r1, sl
 8004b64:	018a      	lsls	r2, r1, #6
 8004b66:	4651      	mov	r1, sl
 8004b68:	ebb2 0801 	subs.w	r8, r2, r1
 8004b6c:	4659      	mov	r1, fp
 8004b6e:	eb63 0901 	sbc.w	r9, r3, r1
 8004b72:	f04f 0200 	mov.w	r2, #0
 8004b76:	f04f 0300 	mov.w	r3, #0
 8004b7a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004b7e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004b82:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004b86:	4690      	mov	r8, r2
 8004b88:	4699      	mov	r9, r3
 8004b8a:	4623      	mov	r3, r4
 8004b8c:	eb18 0303 	adds.w	r3, r8, r3
 8004b90:	60bb      	str	r3, [r7, #8]
 8004b92:	462b      	mov	r3, r5
 8004b94:	eb49 0303 	adc.w	r3, r9, r3
 8004b98:	60fb      	str	r3, [r7, #12]
 8004b9a:	f04f 0200 	mov.w	r2, #0
 8004b9e:	f04f 0300 	mov.w	r3, #0
 8004ba2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004ba6:	4629      	mov	r1, r5
 8004ba8:	024b      	lsls	r3, r1, #9
 8004baa:	4621      	mov	r1, r4
 8004bac:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004bb0:	4621      	mov	r1, r4
 8004bb2:	024a      	lsls	r2, r1, #9
 8004bb4:	4610      	mov	r0, r2
 8004bb6:	4619      	mov	r1, r3
 8004bb8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004bba:	2200      	movs	r2, #0
 8004bbc:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004bbe:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004bc0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004bc4:	f7fb fb12 	bl	80001ec <__aeabi_uldivmod>
 8004bc8:	4602      	mov	r2, r0
 8004bca:	460b      	mov	r3, r1
 8004bcc:	4613      	mov	r3, r2
 8004bce:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004bd0:	e058      	b.n	8004c84 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004bd2:	4b38      	ldr	r3, [pc, #224]	@ (8004cb4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004bd4:	685b      	ldr	r3, [r3, #4]
 8004bd6:	099b      	lsrs	r3, r3, #6
 8004bd8:	2200      	movs	r2, #0
 8004bda:	4618      	mov	r0, r3
 8004bdc:	4611      	mov	r1, r2
 8004bde:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004be2:	623b      	str	r3, [r7, #32]
 8004be4:	2300      	movs	r3, #0
 8004be6:	627b      	str	r3, [r7, #36]	@ 0x24
 8004be8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004bec:	4642      	mov	r2, r8
 8004bee:	464b      	mov	r3, r9
 8004bf0:	f04f 0000 	mov.w	r0, #0
 8004bf4:	f04f 0100 	mov.w	r1, #0
 8004bf8:	0159      	lsls	r1, r3, #5
 8004bfa:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004bfe:	0150      	lsls	r0, r2, #5
 8004c00:	4602      	mov	r2, r0
 8004c02:	460b      	mov	r3, r1
 8004c04:	4641      	mov	r1, r8
 8004c06:	ebb2 0a01 	subs.w	sl, r2, r1
 8004c0a:	4649      	mov	r1, r9
 8004c0c:	eb63 0b01 	sbc.w	fp, r3, r1
 8004c10:	f04f 0200 	mov.w	r2, #0
 8004c14:	f04f 0300 	mov.w	r3, #0
 8004c18:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004c1c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004c20:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004c24:	ebb2 040a 	subs.w	r4, r2, sl
 8004c28:	eb63 050b 	sbc.w	r5, r3, fp
 8004c2c:	f04f 0200 	mov.w	r2, #0
 8004c30:	f04f 0300 	mov.w	r3, #0
 8004c34:	00eb      	lsls	r3, r5, #3
 8004c36:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004c3a:	00e2      	lsls	r2, r4, #3
 8004c3c:	4614      	mov	r4, r2
 8004c3e:	461d      	mov	r5, r3
 8004c40:	4643      	mov	r3, r8
 8004c42:	18e3      	adds	r3, r4, r3
 8004c44:	603b      	str	r3, [r7, #0]
 8004c46:	464b      	mov	r3, r9
 8004c48:	eb45 0303 	adc.w	r3, r5, r3
 8004c4c:	607b      	str	r3, [r7, #4]
 8004c4e:	f04f 0200 	mov.w	r2, #0
 8004c52:	f04f 0300 	mov.w	r3, #0
 8004c56:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004c5a:	4629      	mov	r1, r5
 8004c5c:	028b      	lsls	r3, r1, #10
 8004c5e:	4621      	mov	r1, r4
 8004c60:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004c64:	4621      	mov	r1, r4
 8004c66:	028a      	lsls	r2, r1, #10
 8004c68:	4610      	mov	r0, r2
 8004c6a:	4619      	mov	r1, r3
 8004c6c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004c6e:	2200      	movs	r2, #0
 8004c70:	61bb      	str	r3, [r7, #24]
 8004c72:	61fa      	str	r2, [r7, #28]
 8004c74:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004c78:	f7fb fab8 	bl	80001ec <__aeabi_uldivmod>
 8004c7c:	4602      	mov	r2, r0
 8004c7e:	460b      	mov	r3, r1
 8004c80:	4613      	mov	r3, r2
 8004c82:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004c84:	4b0b      	ldr	r3, [pc, #44]	@ (8004cb4 <HAL_RCC_GetSysClockFreq+0x200>)
 8004c86:	685b      	ldr	r3, [r3, #4]
 8004c88:	0c1b      	lsrs	r3, r3, #16
 8004c8a:	f003 0303 	and.w	r3, r3, #3
 8004c8e:	3301      	adds	r3, #1
 8004c90:	005b      	lsls	r3, r3, #1
 8004c92:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8004c94:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004c96:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004c98:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c9c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004c9e:	e002      	b.n	8004ca6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004ca0:	4b05      	ldr	r3, [pc, #20]	@ (8004cb8 <HAL_RCC_GetSysClockFreq+0x204>)
 8004ca2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004ca4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004ca6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8004ca8:	4618      	mov	r0, r3
 8004caa:	3750      	adds	r7, #80	@ 0x50
 8004cac:	46bd      	mov	sp, r7
 8004cae:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004cb2:	bf00      	nop
 8004cb4:	40023800 	.word	0x40023800
 8004cb8:	00f42400 	.word	0x00f42400
 8004cbc:	007a1200 	.word	0x007a1200

08004cc0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004cc0:	b480      	push	{r7}
 8004cc2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004cc4:	4b03      	ldr	r3, [pc, #12]	@ (8004cd4 <HAL_RCC_GetHCLKFreq+0x14>)
 8004cc6:	681b      	ldr	r3, [r3, #0]
}
 8004cc8:	4618      	mov	r0, r3
 8004cca:	46bd      	mov	sp, r7
 8004ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cd0:	4770      	bx	lr
 8004cd2:	bf00      	nop
 8004cd4:	20000020 	.word	0x20000020

08004cd8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004cd8:	b580      	push	{r7, lr}
 8004cda:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004cdc:	f7ff fff0 	bl	8004cc0 <HAL_RCC_GetHCLKFreq>
 8004ce0:	4602      	mov	r2, r0
 8004ce2:	4b05      	ldr	r3, [pc, #20]	@ (8004cf8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004ce4:	689b      	ldr	r3, [r3, #8]
 8004ce6:	0a9b      	lsrs	r3, r3, #10
 8004ce8:	f003 0307 	and.w	r3, r3, #7
 8004cec:	4903      	ldr	r1, [pc, #12]	@ (8004cfc <HAL_RCC_GetPCLK1Freq+0x24>)
 8004cee:	5ccb      	ldrb	r3, [r1, r3]
 8004cf0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004cf4:	4618      	mov	r0, r3
 8004cf6:	bd80      	pop	{r7, pc}
 8004cf8:	40023800 	.word	0x40023800
 8004cfc:	08007190 	.word	0x08007190

08004d00 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004d00:	b580      	push	{r7, lr}
 8004d02:	b086      	sub	sp, #24
 8004d04:	af00      	add	r7, sp, #0
 8004d06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004d08:	2300      	movs	r3, #0
 8004d0a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8004d0c:	2300      	movs	r3, #0
 8004d0e:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	f003 0301 	and.w	r3, r3, #1
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d10b      	bne.n	8004d34 <HAL_RCCEx_PeriphCLKConfig+0x34>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	f003 0302 	and.w	r3, r3, #2
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d105      	bne.n	8004d34 <HAL_RCCEx_PeriphCLKConfig+0x34>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d075      	beq.n	8004e20 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004d34:	4b91      	ldr	r3, [pc, #580]	@ (8004f7c <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8004d36:	2200      	movs	r2, #0
 8004d38:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004d3a:	f7fd fc4d 	bl	80025d8 <HAL_GetTick>
 8004d3e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004d40:	e008      	b.n	8004d54 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004d42:	f7fd fc49 	bl	80025d8 <HAL_GetTick>
 8004d46:	4602      	mov	r2, r0
 8004d48:	697b      	ldr	r3, [r7, #20]
 8004d4a:	1ad3      	subs	r3, r2, r3
 8004d4c:	2b02      	cmp	r3, #2
 8004d4e:	d901      	bls.n	8004d54 <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004d50:	2303      	movs	r3, #3
 8004d52:	e189      	b.n	8005068 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004d54:	4b8a      	ldr	r3, [pc, #552]	@ (8004f80 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004d5c:	2b00      	cmp	r3, #0
 8004d5e:	d1f0      	bne.n	8004d42 <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	f003 0301 	and.w	r3, r3, #1
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d009      	beq.n	8004d80 <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	685b      	ldr	r3, [r3, #4]
 8004d70:	019a      	lsls	r2, r3, #6
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	689b      	ldr	r3, [r3, #8]
 8004d76:	071b      	lsls	r3, r3, #28
 8004d78:	4981      	ldr	r1, [pc, #516]	@ (8004f80 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004d7a:	4313      	orrs	r3, r2
 8004d7c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	f003 0302 	and.w	r3, r3, #2
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	d01f      	beq.n	8004dcc <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004d8c:	4b7c      	ldr	r3, [pc, #496]	@ (8004f80 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004d8e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004d92:	0f1b      	lsrs	r3, r3, #28
 8004d94:	f003 0307 	and.w	r3, r3, #7
 8004d98:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	685b      	ldr	r3, [r3, #4]
 8004d9e:	019a      	lsls	r2, r3, #6
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	68db      	ldr	r3, [r3, #12]
 8004da4:	061b      	lsls	r3, r3, #24
 8004da6:	431a      	orrs	r2, r3
 8004da8:	693b      	ldr	r3, [r7, #16]
 8004daa:	071b      	lsls	r3, r3, #28
 8004dac:	4974      	ldr	r1, [pc, #464]	@ (8004f80 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004dae:	4313      	orrs	r3, r2
 8004db0:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8004db4:	4b72      	ldr	r3, [pc, #456]	@ (8004f80 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004db6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004dba:	f023 021f 	bic.w	r2, r3, #31
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	69db      	ldr	r3, [r3, #28]
 8004dc2:	3b01      	subs	r3, #1
 8004dc4:	496e      	ldr	r1, [pc, #440]	@ (8004f80 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004dc6:	4313      	orrs	r3, r2
 8004dc8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d00d      	beq.n	8004df4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ,
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	685b      	ldr	r3, [r3, #4]
 8004ddc:	019a      	lsls	r2, r3, #6
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	68db      	ldr	r3, [r3, #12]
 8004de2:	061b      	lsls	r3, r3, #24
 8004de4:	431a      	orrs	r2, r3
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	689b      	ldr	r3, [r3, #8]
 8004dea:	071b      	lsls	r3, r3, #28
 8004dec:	4964      	ldr	r1, [pc, #400]	@ (8004f80 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004dee:	4313      	orrs	r3, r2
 8004df0:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                                     PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004df4:	4b61      	ldr	r3, [pc, #388]	@ (8004f7c <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8004df6:	2201      	movs	r2, #1
 8004df8:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004dfa:	f7fd fbed 	bl	80025d8 <HAL_GetTick>
 8004dfe:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004e00:	e008      	b.n	8004e14 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004e02:	f7fd fbe9 	bl	80025d8 <HAL_GetTick>
 8004e06:	4602      	mov	r2, r0
 8004e08:	697b      	ldr	r3, [r7, #20]
 8004e0a:	1ad3      	subs	r3, r2, r3
 8004e0c:	2b02      	cmp	r3, #2
 8004e0e:	d901      	bls.n	8004e14 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004e10:	2303      	movs	r3, #3
 8004e12:	e129      	b.n	8005068 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004e14:	4b5a      	ldr	r3, [pc, #360]	@ (8004f80 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	d0f0      	beq.n	8004e02 <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	f003 0304 	and.w	r3, r3, #4
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d105      	bne.n	8004e38 <HAL_RCCEx_PeriphCLKConfig+0x138>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	f003 0308 	and.w	r3, r3, #8
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d079      	beq.n	8004f2c <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8004e38:	4b52      	ldr	r3, [pc, #328]	@ (8004f84 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8004e3a:	2200      	movs	r2, #0
 8004e3c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004e3e:	f7fd fbcb 	bl	80025d8 <HAL_GetTick>
 8004e42:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004e44:	e008      	b.n	8004e58 <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004e46:	f7fd fbc7 	bl	80025d8 <HAL_GetTick>
 8004e4a:	4602      	mov	r2, r0
 8004e4c:	697b      	ldr	r3, [r7, #20]
 8004e4e:	1ad3      	subs	r3, r2, r3
 8004e50:	2b02      	cmp	r3, #2
 8004e52:	d901      	bls.n	8004e58 <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004e54:	2303      	movs	r3, #3
 8004e56:	e107      	b.n	8005068 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004e58:	4b49      	ldr	r3, [pc, #292]	@ (8004f80 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004e60:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004e64:	d0ef      	beq.n	8004e46 <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	f003 0304 	and.w	r3, r3, #4
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d020      	beq.n	8004eb4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8004e72:	4b43      	ldr	r3, [pc, #268]	@ (8004f80 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004e74:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e78:	0f1b      	lsrs	r3, r3, #28
 8004e7a:	f003 0307 	and.w	r3, r3, #7
 8004e7e:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	691b      	ldr	r3, [r3, #16]
 8004e84:	019a      	lsls	r2, r3, #6
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	695b      	ldr	r3, [r3, #20]
 8004e8a:	061b      	lsls	r3, r3, #24
 8004e8c:	431a      	orrs	r2, r3
 8004e8e:	693b      	ldr	r3, [r7, #16]
 8004e90:	071b      	lsls	r3, r3, #28
 8004e92:	493b      	ldr	r1, [pc, #236]	@ (8004f80 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004e94:	4313      	orrs	r3, r2
 8004e96:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8004e9a:	4b39      	ldr	r3, [pc, #228]	@ (8004f80 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004e9c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004ea0:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	6a1b      	ldr	r3, [r3, #32]
 8004ea8:	3b01      	subs	r3, #1
 8004eaa:	021b      	lsls	r3, r3, #8
 8004eac:	4934      	ldr	r1, [pc, #208]	@ (8004f80 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004eae:	4313      	orrs	r3, r2
 8004eb0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	f003 0308 	and.w	r3, r3, #8
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	d01e      	beq.n	8004efe <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8004ec0:	4b2f      	ldr	r3, [pc, #188]	@ (8004f80 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004ec2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ec6:	0e1b      	lsrs	r3, r3, #24
 8004ec8:	f003 030f 	and.w	r3, r3, #15
 8004ecc:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	691b      	ldr	r3, [r3, #16]
 8004ed2:	019a      	lsls	r2, r3, #6
 8004ed4:	693b      	ldr	r3, [r7, #16]
 8004ed6:	061b      	lsls	r3, r3, #24
 8004ed8:	431a      	orrs	r2, r3
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	699b      	ldr	r3, [r3, #24]
 8004ede:	071b      	lsls	r3, r3, #28
 8004ee0:	4927      	ldr	r1, [pc, #156]	@ (8004f80 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004ee2:	4313      	orrs	r3, r2
 8004ee4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8004ee8:	4b25      	ldr	r3, [pc, #148]	@ (8004f80 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004eea:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004eee:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ef6:	4922      	ldr	r1, [pc, #136]	@ (8004f80 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004ef8:	4313      	orrs	r3, r2
 8004efa:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8004efe:	4b21      	ldr	r3, [pc, #132]	@ (8004f84 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8004f00:	2201      	movs	r2, #1
 8004f02:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004f04:	f7fd fb68 	bl	80025d8 <HAL_GetTick>
 8004f08:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004f0a:	e008      	b.n	8004f1e <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004f0c:	f7fd fb64 	bl	80025d8 <HAL_GetTick>
 8004f10:	4602      	mov	r2, r0
 8004f12:	697b      	ldr	r3, [r7, #20]
 8004f14:	1ad3      	subs	r3, r2, r3
 8004f16:	2b02      	cmp	r3, #2
 8004f18:	d901      	bls.n	8004f1e <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004f1a:	2303      	movs	r3, #3
 8004f1c:	e0a4      	b.n	8005068 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004f1e:	4b18      	ldr	r3, [pc, #96]	@ (8004f80 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004f26:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004f2a:	d1ef      	bne.n	8004f0c <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	f003 0320 	and.w	r3, r3, #32
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	f000 808b 	beq.w	8005050 <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004f3a:	2300      	movs	r3, #0
 8004f3c:	60fb      	str	r3, [r7, #12]
 8004f3e:	4b10      	ldr	r3, [pc, #64]	@ (8004f80 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004f40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f42:	4a0f      	ldr	r2, [pc, #60]	@ (8004f80 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004f44:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004f48:	6413      	str	r3, [r2, #64]	@ 0x40
 8004f4a:	4b0d      	ldr	r3, [pc, #52]	@ (8004f80 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8004f4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f4e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004f52:	60fb      	str	r3, [r7, #12]
 8004f54:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8004f56:	4b0c      	ldr	r3, [pc, #48]	@ (8004f88 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	4a0b      	ldr	r2, [pc, #44]	@ (8004f88 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8004f5c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004f60:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004f62:	f7fd fb39 	bl	80025d8 <HAL_GetTick>
 8004f66:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8004f68:	e010      	b.n	8004f8c <HAL_RCCEx_PeriphCLKConfig+0x28c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004f6a:	f7fd fb35 	bl	80025d8 <HAL_GetTick>
 8004f6e:	4602      	mov	r2, r0
 8004f70:	697b      	ldr	r3, [r7, #20]
 8004f72:	1ad3      	subs	r3, r2, r3
 8004f74:	2b02      	cmp	r3, #2
 8004f76:	d909      	bls.n	8004f8c <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        return HAL_TIMEOUT;
 8004f78:	2303      	movs	r3, #3
 8004f7a:	e075      	b.n	8005068 <HAL_RCCEx_PeriphCLKConfig+0x368>
 8004f7c:	42470068 	.word	0x42470068
 8004f80:	40023800 	.word	0x40023800
 8004f84:	42470070 	.word	0x42470070
 8004f88:	40007000 	.word	0x40007000
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8004f8c:	4b38      	ldr	r3, [pc, #224]	@ (8005070 <HAL_RCCEx_PeriphCLKConfig+0x370>)
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	d0e8      	beq.n	8004f6a <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004f98:	4b36      	ldr	r3, [pc, #216]	@ (8005074 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004f9a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004f9c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004fa0:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004fa2:	693b      	ldr	r3, [r7, #16]
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d02f      	beq.n	8005008 <HAL_RCCEx_PeriphCLKConfig+0x308>
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004fac:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004fb0:	693a      	ldr	r2, [r7, #16]
 8004fb2:	429a      	cmp	r2, r3
 8004fb4:	d028      	beq.n	8005008 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004fb6:	4b2f      	ldr	r3, [pc, #188]	@ (8005074 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004fb8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004fba:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004fbe:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004fc0:	4b2d      	ldr	r3, [pc, #180]	@ (8005078 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8004fc2:	2201      	movs	r2, #1
 8004fc4:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004fc6:	4b2c      	ldr	r3, [pc, #176]	@ (8005078 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8004fc8:	2200      	movs	r2, #0
 8004fca:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8004fcc:	4a29      	ldr	r2, [pc, #164]	@ (8005074 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004fce:	693b      	ldr	r3, [r7, #16]
 8004fd0:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004fd2:	4b28      	ldr	r3, [pc, #160]	@ (8005074 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004fd4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004fd6:	f003 0301 	and.w	r3, r3, #1
 8004fda:	2b01      	cmp	r3, #1
 8004fdc:	d114      	bne.n	8005008 <HAL_RCCEx_PeriphCLKConfig+0x308>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8004fde:	f7fd fafb 	bl	80025d8 <HAL_GetTick>
 8004fe2:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004fe4:	e00a      	b.n	8004ffc <HAL_RCCEx_PeriphCLKConfig+0x2fc>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004fe6:	f7fd faf7 	bl	80025d8 <HAL_GetTick>
 8004fea:	4602      	mov	r2, r0
 8004fec:	697b      	ldr	r3, [r7, #20]
 8004fee:	1ad3      	subs	r3, r2, r3
 8004ff0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004ff4:	4293      	cmp	r3, r2
 8004ff6:	d901      	bls.n	8004ffc <HAL_RCCEx_PeriphCLKConfig+0x2fc>
          {
            return HAL_TIMEOUT;
 8004ff8:	2303      	movs	r3, #3
 8004ffa:	e035      	b.n	8005068 <HAL_RCCEx_PeriphCLKConfig+0x368>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004ffc:	4b1d      	ldr	r3, [pc, #116]	@ (8005074 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8004ffe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005000:	f003 0302 	and.w	r3, r3, #2
 8005004:	2b00      	cmp	r3, #0
 8005006:	d0ee      	beq.n	8004fe6 <HAL_RCCEx_PeriphCLKConfig+0x2e6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800500c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005010:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005014:	d10d      	bne.n	8005032 <HAL_RCCEx_PeriphCLKConfig+0x332>
 8005016:	4b17      	ldr	r3, [pc, #92]	@ (8005074 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005018:	689b      	ldr	r3, [r3, #8]
 800501a:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005022:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8005026:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800502a:	4912      	ldr	r1, [pc, #72]	@ (8005074 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800502c:	4313      	orrs	r3, r2
 800502e:	608b      	str	r3, [r1, #8]
 8005030:	e005      	b.n	800503e <HAL_RCCEx_PeriphCLKConfig+0x33e>
 8005032:	4b10      	ldr	r3, [pc, #64]	@ (8005074 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005034:	689b      	ldr	r3, [r3, #8]
 8005036:	4a0f      	ldr	r2, [pc, #60]	@ (8005074 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005038:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 800503c:	6093      	str	r3, [r2, #8]
 800503e:	4b0d      	ldr	r3, [pc, #52]	@ (8005074 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005040:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005046:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800504a:	490a      	ldr	r1, [pc, #40]	@ (8005074 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800504c:	4313      	orrs	r3, r2
 800504e:	670b      	str	r3, [r1, #112]	@ 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	f003 0310 	and.w	r3, r3, #16
 8005058:	2b00      	cmp	r3, #0
 800505a:	d004      	beq.n	8005066 <HAL_RCCEx_PeriphCLKConfig+0x366>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	f893 202c 	ldrb.w	r2, [r3, #44]	@ 0x2c
 8005062:	4b06      	ldr	r3, [pc, #24]	@ (800507c <HAL_RCCEx_PeriphCLKConfig+0x37c>)
 8005064:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 8005066:	2300      	movs	r3, #0
}
 8005068:	4618      	mov	r0, r3
 800506a:	3718      	adds	r7, #24
 800506c:	46bd      	mov	sp, r7
 800506e:	bd80      	pop	{r7, pc}
 8005070:	40007000 	.word	0x40007000
 8005074:	40023800 	.word	0x40023800
 8005078:	42470e40 	.word	0x42470e40
 800507c:	424711e0 	.word	0x424711e0

08005080 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005080:	b580      	push	{r7, lr}
 8005082:	b082      	sub	sp, #8
 8005084:	af00      	add	r7, sp, #0
 8005086:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	2b00      	cmp	r3, #0
 800508c:	d101      	bne.n	8005092 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800508e:	2301      	movs	r3, #1
 8005090:	e07b      	b.n	800518a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005096:	2b00      	cmp	r3, #0
 8005098:	d108      	bne.n	80050ac <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	685b      	ldr	r3, [r3, #4]
 800509e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80050a2:	d009      	beq.n	80050b8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	2200      	movs	r2, #0
 80050a8:	61da      	str	r2, [r3, #28]
 80050aa:	e005      	b.n	80050b8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	2200      	movs	r2, #0
 80050b0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	2200      	movs	r2, #0
 80050b6:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	2200      	movs	r2, #0
 80050bc:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80050c4:	b2db      	uxtb	r3, r3
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d106      	bne.n	80050d8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	2200      	movs	r2, #0
 80050ce:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80050d2:	6878      	ldr	r0, [r7, #4]
 80050d4:	f7fc fdf6 	bl	8001cc4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	2202      	movs	r2, #2
 80050dc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	681a      	ldr	r2, [r3, #0]
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80050ee:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	685b      	ldr	r3, [r3, #4]
 80050f4:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	689b      	ldr	r3, [r3, #8]
 80050fc:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8005100:	431a      	orrs	r2, r3
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	68db      	ldr	r3, [r3, #12]
 8005106:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800510a:	431a      	orrs	r2, r3
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	691b      	ldr	r3, [r3, #16]
 8005110:	f003 0302 	and.w	r3, r3, #2
 8005114:	431a      	orrs	r2, r3
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	695b      	ldr	r3, [r3, #20]
 800511a:	f003 0301 	and.w	r3, r3, #1
 800511e:	431a      	orrs	r2, r3
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	699b      	ldr	r3, [r3, #24]
 8005124:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005128:	431a      	orrs	r2, r3
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	69db      	ldr	r3, [r3, #28]
 800512e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005132:	431a      	orrs	r2, r3
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	6a1b      	ldr	r3, [r3, #32]
 8005138:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800513c:	ea42 0103 	orr.w	r1, r2, r3
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005144:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	430a      	orrs	r2, r1
 800514e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	699b      	ldr	r3, [r3, #24]
 8005154:	0c1b      	lsrs	r3, r3, #16
 8005156:	f003 0104 	and.w	r1, r3, #4
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800515e:	f003 0210 	and.w	r2, r3, #16
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	430a      	orrs	r2, r1
 8005168:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	69da      	ldr	r2, [r3, #28]
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005178:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	2200      	movs	r2, #0
 800517e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	2201      	movs	r2, #1
 8005184:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8005188:	2300      	movs	r3, #0
}
 800518a:	4618      	mov	r0, r3
 800518c:	3708      	adds	r7, #8
 800518e:	46bd      	mov	sp, r7
 8005190:	bd80      	pop	{r7, pc}

08005192 <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 8005192:	b580      	push	{r7, lr}
 8005194:	b082      	sub	sp, #8
 8005196:	af00      	add	r7, sp, #0
 8005198:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	2b00      	cmp	r3, #0
 800519e:	d101      	bne.n	80051a4 <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 80051a0:	2301      	movs	r3, #1
 80051a2:	e01a      	b.n	80051da <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	2202      	movs	r2, #2
 80051a8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	681a      	ldr	r2, [r3, #0]
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80051ba:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 80051bc:	6878      	ldr	r0, [r7, #4]
 80051be:	f7fc fdc9 	bl	8001d54 <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	2200      	movs	r2, #0
 80051c6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_RESET;
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	2200      	movs	r2, #0
 80051cc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	2200      	movs	r2, #0
 80051d4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 80051d8:	2300      	movs	r3, #0
}
 80051da:	4618      	mov	r0, r3
 80051dc:	3708      	adds	r7, #8
 80051de:	46bd      	mov	sp, r7
 80051e0:	bd80      	pop	{r7, pc}

080051e2 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80051e2:	b580      	push	{r7, lr}
 80051e4:	b088      	sub	sp, #32
 80051e6:	af00      	add	r7, sp, #0
 80051e8:	60f8      	str	r0, [r7, #12]
 80051ea:	60b9      	str	r1, [r7, #8]
 80051ec:	603b      	str	r3, [r7, #0]
 80051ee:	4613      	mov	r3, r2
 80051f0:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80051f2:	f7fd f9f1 	bl	80025d8 <HAL_GetTick>
 80051f6:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80051f8:	88fb      	ldrh	r3, [r7, #6]
 80051fa:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005202:	b2db      	uxtb	r3, r3
 8005204:	2b01      	cmp	r3, #1
 8005206:	d001      	beq.n	800520c <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8005208:	2302      	movs	r3, #2
 800520a:	e12a      	b.n	8005462 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 800520c:	68bb      	ldr	r3, [r7, #8]
 800520e:	2b00      	cmp	r3, #0
 8005210:	d002      	beq.n	8005218 <HAL_SPI_Transmit+0x36>
 8005212:	88fb      	ldrh	r3, [r7, #6]
 8005214:	2b00      	cmp	r3, #0
 8005216:	d101      	bne.n	800521c <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8005218:	2301      	movs	r3, #1
 800521a:	e122      	b.n	8005462 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005222:	2b01      	cmp	r3, #1
 8005224:	d101      	bne.n	800522a <HAL_SPI_Transmit+0x48>
 8005226:	2302      	movs	r3, #2
 8005228:	e11b      	b.n	8005462 <HAL_SPI_Transmit+0x280>
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	2201      	movs	r2, #1
 800522e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	2203      	movs	r2, #3
 8005236:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	2200      	movs	r2, #0
 800523e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	68ba      	ldr	r2, [r7, #8]
 8005244:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	88fa      	ldrh	r2, [r7, #6]
 800524a:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	88fa      	ldrh	r2, [r7, #6]
 8005250:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	2200      	movs	r2, #0
 8005256:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	2200      	movs	r2, #0
 800525c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	2200      	movs	r2, #0
 8005262:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	2200      	movs	r2, #0
 8005268:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	2200      	movs	r2, #0
 800526e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	689b      	ldr	r3, [r3, #8]
 8005274:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005278:	d10f      	bne.n	800529a <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	681a      	ldr	r2, [r3, #0]
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005288:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	681a      	ldr	r2, [r3, #0]
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005298:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80052a4:	2b40      	cmp	r3, #64	@ 0x40
 80052a6:	d007      	beq.n	80052b8 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	681a      	ldr	r2, [r3, #0]
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80052b6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	68db      	ldr	r3, [r3, #12]
 80052bc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80052c0:	d152      	bne.n	8005368 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	685b      	ldr	r3, [r3, #4]
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d002      	beq.n	80052d0 <HAL_SPI_Transmit+0xee>
 80052ca:	8b7b      	ldrh	r3, [r7, #26]
 80052cc:	2b01      	cmp	r3, #1
 80052ce:	d145      	bne.n	800535c <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80052d4:	881a      	ldrh	r2, [r3, #0]
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80052e0:	1c9a      	adds	r2, r3, #2
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80052ea:	b29b      	uxth	r3, r3
 80052ec:	3b01      	subs	r3, #1
 80052ee:	b29a      	uxth	r2, r3
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80052f4:	e032      	b.n	800535c <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	689b      	ldr	r3, [r3, #8]
 80052fc:	f003 0302 	and.w	r3, r3, #2
 8005300:	2b02      	cmp	r3, #2
 8005302:	d112      	bne.n	800532a <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005308:	881a      	ldrh	r2, [r3, #0]
 800530a:	68fb      	ldr	r3, [r7, #12]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005314:	1c9a      	adds	r2, r3, #2
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800531e:	b29b      	uxth	r3, r3
 8005320:	3b01      	subs	r3, #1
 8005322:	b29a      	uxth	r2, r3
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	86da      	strh	r2, [r3, #54]	@ 0x36
 8005328:	e018      	b.n	800535c <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800532a:	f7fd f955 	bl	80025d8 <HAL_GetTick>
 800532e:	4602      	mov	r2, r0
 8005330:	69fb      	ldr	r3, [r7, #28]
 8005332:	1ad3      	subs	r3, r2, r3
 8005334:	683a      	ldr	r2, [r7, #0]
 8005336:	429a      	cmp	r2, r3
 8005338:	d803      	bhi.n	8005342 <HAL_SPI_Transmit+0x160>
 800533a:	683b      	ldr	r3, [r7, #0]
 800533c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005340:	d102      	bne.n	8005348 <HAL_SPI_Transmit+0x166>
 8005342:	683b      	ldr	r3, [r7, #0]
 8005344:	2b00      	cmp	r3, #0
 8005346:	d109      	bne.n	800535c <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	2201      	movs	r2, #1
 800534c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	2200      	movs	r2, #0
 8005354:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8005358:	2303      	movs	r3, #3
 800535a:	e082      	b.n	8005462 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005360:	b29b      	uxth	r3, r3
 8005362:	2b00      	cmp	r3, #0
 8005364:	d1c7      	bne.n	80052f6 <HAL_SPI_Transmit+0x114>
 8005366:	e053      	b.n	8005410 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	685b      	ldr	r3, [r3, #4]
 800536c:	2b00      	cmp	r3, #0
 800536e:	d002      	beq.n	8005376 <HAL_SPI_Transmit+0x194>
 8005370:	8b7b      	ldrh	r3, [r7, #26]
 8005372:	2b01      	cmp	r3, #1
 8005374:	d147      	bne.n	8005406 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	330c      	adds	r3, #12
 8005380:	7812      	ldrb	r2, [r2, #0]
 8005382:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005388:	1c5a      	adds	r2, r3, #1
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005392:	b29b      	uxth	r3, r3
 8005394:	3b01      	subs	r3, #1
 8005396:	b29a      	uxth	r2, r3
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 800539c:	e033      	b.n	8005406 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	689b      	ldr	r3, [r3, #8]
 80053a4:	f003 0302 	and.w	r3, r3, #2
 80053a8:	2b02      	cmp	r3, #2
 80053aa:	d113      	bne.n	80053d4 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	330c      	adds	r3, #12
 80053b6:	7812      	ldrb	r2, [r2, #0]
 80053b8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80053be:	1c5a      	adds	r2, r3, #1
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80053c8:	b29b      	uxth	r3, r3
 80053ca:	3b01      	subs	r3, #1
 80053cc:	b29a      	uxth	r2, r3
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	86da      	strh	r2, [r3, #54]	@ 0x36
 80053d2:	e018      	b.n	8005406 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80053d4:	f7fd f900 	bl	80025d8 <HAL_GetTick>
 80053d8:	4602      	mov	r2, r0
 80053da:	69fb      	ldr	r3, [r7, #28]
 80053dc:	1ad3      	subs	r3, r2, r3
 80053de:	683a      	ldr	r2, [r7, #0]
 80053e0:	429a      	cmp	r2, r3
 80053e2:	d803      	bhi.n	80053ec <HAL_SPI_Transmit+0x20a>
 80053e4:	683b      	ldr	r3, [r7, #0]
 80053e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053ea:	d102      	bne.n	80053f2 <HAL_SPI_Transmit+0x210>
 80053ec:	683b      	ldr	r3, [r7, #0]
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	d109      	bne.n	8005406 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	2201      	movs	r2, #1
 80053f6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	2200      	movs	r2, #0
 80053fe:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8005402:	2303      	movs	r3, #3
 8005404:	e02d      	b.n	8005462 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800540a:	b29b      	uxth	r3, r3
 800540c:	2b00      	cmp	r3, #0
 800540e:	d1c6      	bne.n	800539e <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005410:	69fa      	ldr	r2, [r7, #28]
 8005412:	6839      	ldr	r1, [r7, #0]
 8005414:	68f8      	ldr	r0, [r7, #12]
 8005416:	f000 f8bf 	bl	8005598 <SPI_EndRxTxTransaction>
 800541a:	4603      	mov	r3, r0
 800541c:	2b00      	cmp	r3, #0
 800541e:	d002      	beq.n	8005426 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	2220      	movs	r2, #32
 8005424:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	689b      	ldr	r3, [r3, #8]
 800542a:	2b00      	cmp	r3, #0
 800542c:	d10a      	bne.n	8005444 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800542e:	2300      	movs	r3, #0
 8005430:	617b      	str	r3, [r7, #20]
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	68db      	ldr	r3, [r3, #12]
 8005438:	617b      	str	r3, [r7, #20]
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	689b      	ldr	r3, [r3, #8]
 8005440:	617b      	str	r3, [r7, #20]
 8005442:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	2201      	movs	r2, #1
 8005448:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	2200      	movs	r2, #0
 8005450:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005458:	2b00      	cmp	r3, #0
 800545a:	d001      	beq.n	8005460 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 800545c:	2301      	movs	r3, #1
 800545e:	e000      	b.n	8005462 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8005460:	2300      	movs	r3, #0
  }
}
 8005462:	4618      	mov	r0, r3
 8005464:	3720      	adds	r7, #32
 8005466:	46bd      	mov	sp, r7
 8005468:	bd80      	pop	{r7, pc}

0800546a <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 800546a:	b480      	push	{r7}
 800546c:	b083      	sub	sp, #12
 800546e:	af00      	add	r7, sp, #0
 8005470:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005478:	b2db      	uxtb	r3, r3
}
 800547a:	4618      	mov	r0, r3
 800547c:	370c      	adds	r7, #12
 800547e:	46bd      	mov	sp, r7
 8005480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005484:	4770      	bx	lr
	...

08005488 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005488:	b580      	push	{r7, lr}
 800548a:	b088      	sub	sp, #32
 800548c:	af00      	add	r7, sp, #0
 800548e:	60f8      	str	r0, [r7, #12]
 8005490:	60b9      	str	r1, [r7, #8]
 8005492:	603b      	str	r3, [r7, #0]
 8005494:	4613      	mov	r3, r2
 8005496:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005498:	f7fd f89e 	bl	80025d8 <HAL_GetTick>
 800549c:	4602      	mov	r2, r0
 800549e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054a0:	1a9b      	subs	r3, r3, r2
 80054a2:	683a      	ldr	r2, [r7, #0]
 80054a4:	4413      	add	r3, r2
 80054a6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80054a8:	f7fd f896 	bl	80025d8 <HAL_GetTick>
 80054ac:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80054ae:	4b39      	ldr	r3, [pc, #228]	@ (8005594 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	015b      	lsls	r3, r3, #5
 80054b4:	0d1b      	lsrs	r3, r3, #20
 80054b6:	69fa      	ldr	r2, [r7, #28]
 80054b8:	fb02 f303 	mul.w	r3, r2, r3
 80054bc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80054be:	e054      	b.n	800556a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80054c0:	683b      	ldr	r3, [r7, #0]
 80054c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80054c6:	d050      	beq.n	800556a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80054c8:	f7fd f886 	bl	80025d8 <HAL_GetTick>
 80054cc:	4602      	mov	r2, r0
 80054ce:	69bb      	ldr	r3, [r7, #24]
 80054d0:	1ad3      	subs	r3, r2, r3
 80054d2:	69fa      	ldr	r2, [r7, #28]
 80054d4:	429a      	cmp	r2, r3
 80054d6:	d902      	bls.n	80054de <SPI_WaitFlagStateUntilTimeout+0x56>
 80054d8:	69fb      	ldr	r3, [r7, #28]
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d13d      	bne.n	800555a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	685a      	ldr	r2, [r3, #4]
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80054ec:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	685b      	ldr	r3, [r3, #4]
 80054f2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80054f6:	d111      	bne.n	800551c <SPI_WaitFlagStateUntilTimeout+0x94>
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	689b      	ldr	r3, [r3, #8]
 80054fc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005500:	d004      	beq.n	800550c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	689b      	ldr	r3, [r3, #8]
 8005506:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800550a:	d107      	bne.n	800551c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	681a      	ldr	r2, [r3, #0]
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800551a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005520:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005524:	d10f      	bne.n	8005546 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	681a      	ldr	r2, [r3, #0]
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005534:	601a      	str	r2, [r3, #0]
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	681a      	ldr	r2, [r3, #0]
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005544:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	2201      	movs	r2, #1
 800554a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	2200      	movs	r2, #0
 8005552:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8005556:	2303      	movs	r3, #3
 8005558:	e017      	b.n	800558a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800555a:	697b      	ldr	r3, [r7, #20]
 800555c:	2b00      	cmp	r3, #0
 800555e:	d101      	bne.n	8005564 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005560:	2300      	movs	r3, #0
 8005562:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005564:	697b      	ldr	r3, [r7, #20]
 8005566:	3b01      	subs	r3, #1
 8005568:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	689a      	ldr	r2, [r3, #8]
 8005570:	68bb      	ldr	r3, [r7, #8]
 8005572:	4013      	ands	r3, r2
 8005574:	68ba      	ldr	r2, [r7, #8]
 8005576:	429a      	cmp	r2, r3
 8005578:	bf0c      	ite	eq
 800557a:	2301      	moveq	r3, #1
 800557c:	2300      	movne	r3, #0
 800557e:	b2db      	uxtb	r3, r3
 8005580:	461a      	mov	r2, r3
 8005582:	79fb      	ldrb	r3, [r7, #7]
 8005584:	429a      	cmp	r2, r3
 8005586:	d19b      	bne.n	80054c0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005588:	2300      	movs	r3, #0
}
 800558a:	4618      	mov	r0, r3
 800558c:	3720      	adds	r7, #32
 800558e:	46bd      	mov	sp, r7
 8005590:	bd80      	pop	{r7, pc}
 8005592:	bf00      	nop
 8005594:	20000020 	.word	0x20000020

08005598 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005598:	b580      	push	{r7, lr}
 800559a:	b088      	sub	sp, #32
 800559c:	af02      	add	r7, sp, #8
 800559e:	60f8      	str	r0, [r7, #12]
 80055a0:	60b9      	str	r1, [r7, #8]
 80055a2:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	9300      	str	r3, [sp, #0]
 80055a8:	68bb      	ldr	r3, [r7, #8]
 80055aa:	2201      	movs	r2, #1
 80055ac:	2102      	movs	r1, #2
 80055ae:	68f8      	ldr	r0, [r7, #12]
 80055b0:	f7ff ff6a 	bl	8005488 <SPI_WaitFlagStateUntilTimeout>
 80055b4:	4603      	mov	r3, r0
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d007      	beq.n	80055ca <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80055be:	f043 0220 	orr.w	r2, r3, #32
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80055c6:	2303      	movs	r3, #3
 80055c8:	e032      	b.n	8005630 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80055ca:	4b1b      	ldr	r3, [pc, #108]	@ (8005638 <SPI_EndRxTxTransaction+0xa0>)
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	4a1b      	ldr	r2, [pc, #108]	@ (800563c <SPI_EndRxTxTransaction+0xa4>)
 80055d0:	fba2 2303 	umull	r2, r3, r2, r3
 80055d4:	0d5b      	lsrs	r3, r3, #21
 80055d6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80055da:	fb02 f303 	mul.w	r3, r2, r3
 80055de:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	685b      	ldr	r3, [r3, #4]
 80055e4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80055e8:	d112      	bne.n	8005610 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	9300      	str	r3, [sp, #0]
 80055ee:	68bb      	ldr	r3, [r7, #8]
 80055f0:	2200      	movs	r2, #0
 80055f2:	2180      	movs	r1, #128	@ 0x80
 80055f4:	68f8      	ldr	r0, [r7, #12]
 80055f6:	f7ff ff47 	bl	8005488 <SPI_WaitFlagStateUntilTimeout>
 80055fa:	4603      	mov	r3, r0
 80055fc:	2b00      	cmp	r3, #0
 80055fe:	d016      	beq.n	800562e <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005604:	f043 0220 	orr.w	r2, r3, #32
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800560c:	2303      	movs	r3, #3
 800560e:	e00f      	b.n	8005630 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005610:	697b      	ldr	r3, [r7, #20]
 8005612:	2b00      	cmp	r3, #0
 8005614:	d00a      	beq.n	800562c <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8005616:	697b      	ldr	r3, [r7, #20]
 8005618:	3b01      	subs	r3, #1
 800561a:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	689b      	ldr	r3, [r3, #8]
 8005622:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005626:	2b80      	cmp	r3, #128	@ 0x80
 8005628:	d0f2      	beq.n	8005610 <SPI_EndRxTxTransaction+0x78>
 800562a:	e000      	b.n	800562e <SPI_EndRxTxTransaction+0x96>
        break;
 800562c:	bf00      	nop
  }

  return HAL_OK;
 800562e:	2300      	movs	r3, #0
}
 8005630:	4618      	mov	r0, r3
 8005632:	3718      	adds	r7, #24
 8005634:	46bd      	mov	sp, r7
 8005636:	bd80      	pop	{r7, pc}
 8005638:	20000020 	.word	0x20000020
 800563c:	165e9f81 	.word	0x165e9f81

08005640 <memset>:
 8005640:	4402      	add	r2, r0
 8005642:	4603      	mov	r3, r0
 8005644:	4293      	cmp	r3, r2
 8005646:	d100      	bne.n	800564a <memset+0xa>
 8005648:	4770      	bx	lr
 800564a:	f803 1b01 	strb.w	r1, [r3], #1
 800564e:	e7f9      	b.n	8005644 <memset+0x4>

08005650 <__libc_init_array>:
 8005650:	b570      	push	{r4, r5, r6, lr}
 8005652:	4d0d      	ldr	r5, [pc, #52]	@ (8005688 <__libc_init_array+0x38>)
 8005654:	4c0d      	ldr	r4, [pc, #52]	@ (800568c <__libc_init_array+0x3c>)
 8005656:	1b64      	subs	r4, r4, r5
 8005658:	10a4      	asrs	r4, r4, #2
 800565a:	2600      	movs	r6, #0
 800565c:	42a6      	cmp	r6, r4
 800565e:	d109      	bne.n	8005674 <__libc_init_array+0x24>
 8005660:	4d0b      	ldr	r5, [pc, #44]	@ (8005690 <__libc_init_array+0x40>)
 8005662:	4c0c      	ldr	r4, [pc, #48]	@ (8005694 <__libc_init_array+0x44>)
 8005664:	f000 f818 	bl	8005698 <_init>
 8005668:	1b64      	subs	r4, r4, r5
 800566a:	10a4      	asrs	r4, r4, #2
 800566c:	2600      	movs	r6, #0
 800566e:	42a6      	cmp	r6, r4
 8005670:	d105      	bne.n	800567e <__libc_init_array+0x2e>
 8005672:	bd70      	pop	{r4, r5, r6, pc}
 8005674:	f855 3b04 	ldr.w	r3, [r5], #4
 8005678:	4798      	blx	r3
 800567a:	3601      	adds	r6, #1
 800567c:	e7ee      	b.n	800565c <__libc_init_array+0xc>
 800567e:	f855 3b04 	ldr.w	r3, [r5], #4
 8005682:	4798      	blx	r3
 8005684:	3601      	adds	r6, #1
 8005686:	e7f2      	b.n	800566e <__libc_init_array+0x1e>
 8005688:	080071a0 	.word	0x080071a0
 800568c:	080071a0 	.word	0x080071a0
 8005690:	080071a0 	.word	0x080071a0
 8005694:	080071a4 	.word	0x080071a4

08005698 <_init>:
 8005698:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800569a:	bf00      	nop
 800569c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800569e:	bc08      	pop	{r3}
 80056a0:	469e      	mov	lr, r3
 80056a2:	4770      	bx	lr

080056a4 <_fini>:
 80056a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80056a6:	bf00      	nop
 80056a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80056aa:	bc08      	pop	{r3}
 80056ac:	469e      	mov	lr, r3
 80056ae:	4770      	bx	lr
