 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : aes_cipher_top
Version: V-2023.12-SP1
Date   : Tue Mar 25 17:25:43 2025
****************************************

Operating Conditions: bc_1.30V_m40C   Library: CORE65LPSVT
Wire Load Model Mode: enclosed

  Startpoint: sa33_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sa30_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  aes_cipher_top     area_12Kto18K         CORE65LPSVT

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.05       0.05
  sa33_reg[2]/CP (HS65_LS_DFPQX9)          0.00       0.05 r
  sa33_reg[2]/Q (HS65_LS_DFPQX9)           0.10       0.15 f
  U8537/Z (HS65_LS_IVX9)                   0.04       0.18 r
  U12571/Z (HS65_LS_NOR2X6)                0.03       0.21 f
  U11568/Z (HS65_LS_NAND2X2)               0.10       0.31 r
  U8534/Z (HS65_LS_IVX9)                   0.08       0.39 f
  U4847/Z (HS65_LS_CBI4I6X2)               0.06       0.46 r
  U9046/Z (HS65_LS_NOR3AX2)                0.06       0.52 r
  U9544/Z (HS65_LS_NOR4ABX4)               0.06       0.58 r
  U10881/Z (HS65_LS_NOR4ABX4)              0.05       0.64 r
  U10880/Z (HS65_LS_NAND4ABX6)             0.03       0.67 f
  U8669/Z (HS65_LS_NOR3AX4)                0.03       0.70 r
  U8683/Z (HS65_LS_NAND4ABX6)              0.03       0.73 f
  U8552/Z (HS65_LS_OR4X14)                 0.05       0.78 f
  U8734/Z (HS65_LS_XOR2X18)                0.05       0.83 f
  U8590/Z (HS65_LS_XOR3X4)                 0.09       0.92 r
  U11030/Z (HS65_LS_XOR2X18)               0.04       0.96 f
  U8586/Z (HS65_LS_OAI22X11)               0.02       0.97 r
  sa30_reg[3]/D (HS65_LS_DFPQX4)           0.00       0.97 r
  data arrival time                                   0.97

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.05       1.05
  clock uncertainty                       -0.05       1.00
  sa30_reg[3]/CP (HS65_LS_DFPQX4)          0.00       1.00 r
  library setup time                      -0.03       0.97
  data required time                                  0.97
  -----------------------------------------------------------
  data required time                                  0.97
  data arrival time                                  -0.97
  -----------------------------------------------------------
  slack (VIOLATED: increase significant digits)       0.00


1
