<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="FPGA_TOP_ML505_UARTLoopback.prj"/>
    <file xil_pn:fileType="FILE_SYNPLIFY_MISC" xil_pn:name="FPGA_TOP_ML505_UARTLoopback.sdc" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYNPLIFY_REPORT" xil_pn:name="FPGA_TOP_ML505_UARTLoopback.srr"/>
    <file xil_pn:fileType="FILE_TCL" xil_pn:name="FPGA_TOP_ML505_UARTLoopback_compile.tcl"/>
    <file xil_pn:fileType="FILE_TCL" xil_pn:name="FPGA_TOP_ML505_UARTLoopback_map.tcl"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="backup"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="coreip"/>
    <file xil_pn:fileType="FILE_USERDOC" xil_pn:name="run_options.txt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="stdout.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="syntmp"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1278615205" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1278615205">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1278615205" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="7831961617792521011" xil_pn:start_ts="1278615205">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1278615205" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-7634750461478670676" xil_pn:start_ts="1278615205">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1278615205" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1278615205">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1278615205" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-5754537498719513851" xil_pn:start_ts="1278615205">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1278615205" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:start_ts="1278615205">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1278615205" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="1869429751432231008" xil_pn:start_ts="1278615205">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1278710096" xil_pn:in_ck="-5142447422291446711" xil_pn:name="TRANEXT_synprosynthesize_virtex5" xil_pn:prop_ck="224370094624607879" xil_pn:start_ts="1278710090">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="FPGA_TOP_ML505_UARTLoopback.prj"/>
      <outfile xil_pn:name="FPGA_TOP_ML505_UARTLoopback.sdc"/>
      <outfile xil_pn:name="FPGA_TOP_ML505_UARTLoopback.srr"/>
      <outfile xil_pn:name="FPGA_TOP_ML505_UARTLoopback_compile.tcl"/>
      <outfile xil_pn:name="FPGA_TOP_ML505_UARTLoopback_map.tcl"/>
      <outfile xil_pn:name="backup"/>
      <outfile xil_pn:name="coreip"/>
      <outfile xil_pn:name="run_options.txt"/>
      <outfile xil_pn:name="stdout.log"/>
      <outfile xil_pn:name="syntmp"/>
    </transform>
  </transforms>

</generated_project>
