<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Fennix: CPU::x86::Intel::CPUID0x00000007_1 Struct Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtreedata.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
<link href="../../doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="../../custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Fennix
   &#160;<span id="projectnumber">1.0.0</span>
   </div>
   <div id="projectbrief">Opeating System from scratch made in C and C++</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "../../search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html','../../'); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">CPU::x86::Intel::CPUID0x00000007_1 Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Extended feature flags enumeration.  
 <a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:ab0d38682975fe2c41d978d660ddf2c97"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#ab0d38682975fe2c41d978d660ddf2c97">Get</a> ()</td></tr>
<tr class="separator:ab0d38682975fe2c41d978d660ddf2c97"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:ac155216f9008820d66f127d12cc9a6d0"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a7f66e791c191199c6a783f03234b71a5"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:afc2f8998e802b112dc25da564e07d125"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved0</b>: 3</td></tr>
<tr class="separator:afc2f8998e802b112dc25da564e07d125"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f72fb619824f6fe5816e6f28af428d4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RAO_INT</b>: 1</td></tr>
<tr class="memdesc:a1f72fb619824f6fe5816e6f28af428d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">RAO-INT.  <a href="../../d2/db9/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d642_1_1_0d650.html#a1f72fb619824f6fe5816e6f28af428d4">More...</a><br /></td></tr>
<tr class="separator:a1f72fb619824f6fe5816e6f28af428d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9eb9d0d40a348f7131c6187a5e7a4b9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX_VNNI</b>: 1</td></tr>
<tr class="memdesc:af9eb9d0d40a348f7131c6187a5e7a4b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX Vector Neural Network Instructions (XNNI) (VEX encoded)  <a href="../../d2/db9/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d642_1_1_0d650.html#af9eb9d0d40a348f7131c6187a5e7a4b9">More...</a><br /></td></tr>
<tr class="separator:af9eb9d0d40a348f7131c6187a5e7a4b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1c8c692aa06d5a3e45b88308ee08c94"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_BF16</b>: 1</td></tr>
<tr class="memdesc:af1c8c692aa06d5a3e45b88308ee08c94"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 instructions for bfloat16 numbers.  <a href="../../d2/db9/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d642_1_1_0d650.html#af1c8c692aa06d5a3e45b88308ee08c94">More...</a><br /></td></tr>
<tr class="separator:af1c8c692aa06d5a3e45b88308ee08c94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2454031204096d2b12545f523c3e5453"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b>: 1</td></tr>
<tr class="memdesc:a2454031204096d2b12545f523c3e5453"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d2/db9/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d642_1_1_0d650.html#a2454031204096d2b12545f523c3e5453">More...</a><br /></td></tr>
<tr class="separator:a2454031204096d2b12545f523c3e5453"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d14c4c113b5864bd14ef15d168be90f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CMPCCXADD</b>: 1</td></tr>
<tr class="memdesc:a2d14c4c113b5864bd14ef15d168be90f"><td class="mdescLeft">&#160;</td><td class="mdescRight">CMPccXADD.  <a href="../../d2/db9/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d642_1_1_0d650.html#a2d14c4c113b5864bd14ef15d168be90f">More...</a><br /></td></tr>
<tr class="separator:a2d14c4c113b5864bd14ef15d168be90f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad347223421dbec45347d6efe4c8fbc46"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>ARCHPERFMONEXT</b>: 1</td></tr>
<tr class="memdesc:ad347223421dbec45347d6efe4c8fbc46"><td class="mdescLeft">&#160;</td><td class="mdescRight">Architectural Performance Monitoring Extended Leaf (EAX=23h)  <a href="../../d2/db9/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d642_1_1_0d650.html#ad347223421dbec45347d6efe4c8fbc46">More...</a><br /></td></tr>
<tr class="separator:ad347223421dbec45347d6efe4c8fbc46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a114fa994a609be073f8b1f3d15800af4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved2</b>: 1</td></tr>
<tr class="memdesc:a114fa994a609be073f8b1f3d15800af4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d2/db9/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d642_1_1_0d650.html#a114fa994a609be073f8b1f3d15800af4">More...</a><br /></td></tr>
<tr class="separator:a114fa994a609be073f8b1f3d15800af4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1642bb03248e24dcddc4d3a416d0e218"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FAST_ZERO_REP_MOVSB</b>: 1</td></tr>
<tr class="memdesc:a1642bb03248e24dcddc4d3a416d0e218"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast zero-length MOVSB.  <a href="../../d2/db9/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d642_1_1_0d650.html#a1642bb03248e24dcddc4d3a416d0e218">More...</a><br /></td></tr>
<tr class="separator:a1642bb03248e24dcddc4d3a416d0e218"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29a0b101b3fe8b4b3eafcd2703b898c0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FAST_SHORT_REP_STOSB</b>: 1</td></tr>
<tr class="memdesc:a29a0b101b3fe8b4b3eafcd2703b898c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast zero-length STOSB.  <a href="../../d2/db9/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d642_1_1_0d650.html#a29a0b101b3fe8b4b3eafcd2703b898c0">More...</a><br /></td></tr>
<tr class="separator:a29a0b101b3fe8b4b3eafcd2703b898c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1b5029116a607d7f64bd5b361d8af62"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FAST_SHORT_REP_CMPSB_SCASB</b>: 1</td></tr>
<tr class="memdesc:ac1b5029116a607d7f64bd5b361d8af62"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast zero-length CMPSB and SCASB.  <a href="../../d2/db9/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d642_1_1_0d650.html#ac1b5029116a607d7f64bd5b361d8af62">More...</a><br /></td></tr>
<tr class="separator:ac1b5029116a607d7f64bd5b361d8af62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4a82fb4632933a29e0ee40be2e67003"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved3</b>: 4</td></tr>
<tr class="memdesc:ac4a82fb4632933a29e0ee40be2e67003"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d2/db9/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d642_1_1_0d650.html#ac4a82fb4632933a29e0ee40be2e67003">More...</a><br /></td></tr>
<tr class="separator:ac4a82fb4632933a29e0ee40be2e67003"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cc518461fd705704107eb6e6d045449"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FRED</b>: 1</td></tr>
<tr class="memdesc:a9cc518461fd705704107eb6e6d045449"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flexible Return and Event Delivery.  <a href="../../d2/db9/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d642_1_1_0d650.html#a9cc518461fd705704107eb6e6d045449">More...</a><br /></td></tr>
<tr class="separator:a9cc518461fd705704107eb6e6d045449"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4720aed336948c80dc0438fcbca4137"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>LKGS</b>: 1</td></tr>
<tr class="memdesc:af4720aed336948c80dc0438fcbca4137"><td class="mdescLeft">&#160;</td><td class="mdescRight">LKGS Instruction.  <a href="../../d2/db9/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d642_1_1_0d650.html#af4720aed336948c80dc0438fcbca4137">More...</a><br /></td></tr>
<tr class="separator:af4720aed336948c80dc0438fcbca4137"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b2bfc18f366341c2bbd338722bf035b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>WRMSRNS</b>: 1</td></tr>
<tr class="memdesc:a2b2bfc18f366341c2bbd338722bf035b"><td class="mdescLeft">&#160;</td><td class="mdescRight">WRMSRNS instruction.  <a href="../../d2/db9/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d642_1_1_0d650.html#a2b2bfc18f366341c2bbd338722bf035b">More...</a><br /></td></tr>
<tr class="separator:a2b2bfc18f366341c2bbd338722bf035b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f620efd7a05f76286898948707b05f6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved4</b>: 1</td></tr>
<tr class="memdesc:a7f620efd7a05f76286898948707b05f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d2/db9/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d642_1_1_0d650.html#a7f620efd7a05f76286898948707b05f6">More...</a><br /></td></tr>
<tr class="separator:a7f620efd7a05f76286898948707b05f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af314a1e314a712c06d9391c6dc17727b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AMX_FP16</b>: 1</td></tr>
<tr class="memdesc:af314a1e314a712c06d9391c6dc17727b"><td class="mdescLeft">&#160;</td><td class="mdescRight">AMX instructions for FP16 numbers.  <a href="../../d2/db9/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d642_1_1_0d650.html#af314a1e314a712c06d9391c6dc17727b">More...</a><br /></td></tr>
<tr class="separator:af314a1e314a712c06d9391c6dc17727b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6578935da2b24b9f5b829a234c4b541e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HRESET</b>: 1</td></tr>
<tr class="memdesc:a6578935da2b24b9f5b829a234c4b541e"><td class="mdescLeft">&#160;</td><td class="mdescRight">HRESET instruction, IA32_HRESET_ENABLE MSR, and Processor History Reset Leaf (EAX=20h)  <a href="../../d2/db9/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d642_1_1_0d650.html#a6578935da2b24b9f5b829a234c4b541e">More...</a><br /></td></tr>
<tr class="separator:a6578935da2b24b9f5b829a234c4b541e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a73ecdfd430d64293104fd5b05a2b82"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX_IFMA</b>: 1</td></tr>
<tr class="memdesc:a5a73ecdfd430d64293104fd5b05a2b82"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX IFMA instructions.  <a href="../../d2/db9/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d642_1_1_0d650.html#a5a73ecdfd430d64293104fd5b05a2b82">More...</a><br /></td></tr>
<tr class="separator:a5a73ecdfd430d64293104fd5b05a2b82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9bc909f1e52824ebd0334f6ee619883"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved5</b>: 2</td></tr>
<tr class="memdesc:ac9bc909f1e52824ebd0334f6ee619883"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d2/db9/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d642_1_1_0d650.html#ac9bc909f1e52824ebd0334f6ee619883">More...</a><br /></td></tr>
<tr class="separator:ac9bc909f1e52824ebd0334f6ee619883"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2957b9d87f36ac92ed98bb9452b15403"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>LAM</b>: 1</td></tr>
<tr class="memdesc:a2957b9d87f36ac92ed98bb9452b15403"><td class="mdescLeft">&#160;</td><td class="mdescRight">Linear Address Masking.  <a href="../../d2/db9/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d642_1_1_0d650.html#a2957b9d87f36ac92ed98bb9452b15403">More...</a><br /></td></tr>
<tr class="separator:a2957b9d87f36ac92ed98bb9452b15403"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26568b7a49adec8bab7db69d2704fbc3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MSRLIST</b>: 1</td></tr>
<tr class="memdesc:a26568b7a49adec8bab7db69d2704fbc3"><td class="mdescLeft">&#160;</td><td class="mdescRight">RDMSRLIST and WRMSRLIST instructions, and the IA32_BARRIER MSR.  <a href="../../d2/db9/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d642_1_1_0d650.html#a26568b7a49adec8bab7db69d2704fbc3">More...</a><br /></td></tr>
<tr class="separator:a26568b7a49adec8bab7db69d2704fbc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f66e791c191199c6a783f03234b71a5"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a7f66e791c191199c6a783f03234b71a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac0626c070cafd7b01b14569330a1cda"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:aac0626c070cafd7b01b14569330a1cda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac155216f9008820d66f127d12cc9a6d0"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#ac155216f9008820d66f127d12cc9a6d0">EAX</a></td></tr>
<tr class="separator:ac155216f9008820d66f127d12cc9a6d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30f20bb07b73ef390b4270d693b47500"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a70c6f89a480991fdf8b2891818d752cf"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ae648a59c6cbf8fa7b341268c2708ceb2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PPIN</b>: 1</td></tr>
<tr class="memdesc:ae648a59c6cbf8fa7b341268c2708ceb2"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_PPIN and IA32_PPIN_CTL MSRs.  <a href="../../d1/d5b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d647_1_1_0d652.html#ae648a59c6cbf8fa7b341268c2708ceb2">More...</a><br /></td></tr>
<tr class="separator:ae648a59c6cbf8fa7b341268c2708ceb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6537b6b9833e93314abbeae328e87e79"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved</b>: 31</td></tr>
<tr class="memdesc:a6537b6b9833e93314abbeae328e87e79"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d1/d5b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d647_1_1_0d652.html#a6537b6b9833e93314abbeae328e87e79">More...</a><br /></td></tr>
<tr class="separator:a6537b6b9833e93314abbeae328e87e79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70c6f89a480991fdf8b2891818d752cf"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a70c6f89a480991fdf8b2891818d752cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8cbca9f2a7ee0d6e7c4ed9cd5c072a7e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a8cbca9f2a7ee0d6e7c4ed9cd5c072a7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30f20bb07b73ef390b4270d693b47500"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a30f20bb07b73ef390b4270d693b47500">EBX</a></td></tr>
<tr class="separator:a30f20bb07b73ef390b4270d693b47500"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac831f89941d1cc52fa8c9ac3ee86d40"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a25fc4a09abb1f258fb326734d7053898"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ad87af3e9709eb0c45cdcacdad8ed3a9d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved</b>: 32</td></tr>
<tr class="memdesc:ad87af3e9709eb0c45cdcacdad8ed3a9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d8/d91/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d648_1_1_0d654.html#ad87af3e9709eb0c45cdcacdad8ed3a9d">More...</a><br /></td></tr>
<tr class="separator:ad87af3e9709eb0c45cdcacdad8ed3a9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25fc4a09abb1f258fb326734d7053898"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a25fc4a09abb1f258fb326734d7053898"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2069f82166285dc37d442be383c0b01"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:ae2069f82166285dc37d442be383c0b01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac831f89941d1cc52fa8c9ac3ee86d40"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#aac831f89941d1cc52fa8c9ac3ee86d40">ECX</a></td></tr>
<tr class="separator:aac831f89941d1cc52fa8c9ac3ee86d40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c4078a7a88e844bc8b5cb9dc675384f"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a550f77da5b8d421ece90586189fa0a56"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a29c5d42cf30784d7278ac65e8254eb32"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved0</b>: 4</td></tr>
<tr class="memdesc:a29c5d42cf30784d7278ac65e8254eb32"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d4/dc7/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d649_1_1_0d656.html#a29c5d42cf30784d7278ac65e8254eb32">More...</a><br /></td></tr>
<tr class="separator:a29c5d42cf30784d7278ac65e8254eb32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7aeb9049e042f72e18063e23ed50741"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX_VNNI_INT8</b>: 1</td></tr>
<tr class="memdesc:ad7aeb9049e042f72e18063e23ed50741"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX VNNI INT8 instructions.  <a href="../../d4/dc7/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d649_1_1_0d656.html#ad7aeb9049e042f72e18063e23ed50741">More...</a><br /></td></tr>
<tr class="separator:ad7aeb9049e042f72e18063e23ed50741"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabe0b763435ed289e4a2f8b7a8da1939"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX_NE_CONVERT</b>: 1</td></tr>
<tr class="memdesc:aabe0b763435ed289e4a2f8b7a8da1939"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX NE CONVERT instructions.  <a href="../../d4/dc7/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d649_1_1_0d656.html#aabe0b763435ed289e4a2f8b7a8da1939">More...</a><br /></td></tr>
<tr class="separator:aabe0b763435ed289e4a2f8b7a8da1939"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a70b04a64c1d83dfbf7f6264e6e243f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b>: 8</td></tr>
<tr class="memdesc:a9a70b04a64c1d83dfbf7f6264e6e243f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d4/dc7/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d649_1_1_0d656.html#a9a70b04a64c1d83dfbf7f6264e6e243f">More...</a><br /></td></tr>
<tr class="separator:a9a70b04a64c1d83dfbf7f6264e6e243f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a099251897d86f785be1380c77be44e85"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PREFETCHIT</b>: 1</td></tr>
<tr class="memdesc:a099251897d86f785be1380c77be44e85"><td class="mdescLeft">&#160;</td><td class="mdescRight">PREFETCHIT0 and PREFETCHIT1 instructions.  <a href="../../d4/dc7/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d649_1_1_0d656.html#a099251897d86f785be1380c77be44e85">More...</a><br /></td></tr>
<tr class="separator:a099251897d86f785be1380c77be44e85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2409fdbe9606764609990e7c669b79c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved2</b>: 17</td></tr>
<tr class="memdesc:ac2409fdbe9606764609990e7c669b79c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d4/dc7/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d649_1_1_0d656.html#ac2409fdbe9606764609990e7c669b79c">More...</a><br /></td></tr>
<tr class="separator:ac2409fdbe9606764609990e7c669b79c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a550f77da5b8d421ece90586189fa0a56"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a550f77da5b8d421ece90586189fa0a56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf84a13d8e88ffcd3f42ac8987840a28"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:abf84a13d8e88ffcd3f42ac8987840a28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c4078a7a88e844bc8b5cb9dc675384f"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a3c4078a7a88e844bc8b5cb9dc675384f">EDX</a></td></tr>
<tr class="separator:a3c4078a7a88e844bc8b5cb9dc675384f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Extended feature flags enumeration. </p>

<p class="definition">Definition at line <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00721">721</a> of file <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>.</p>
</div><h2 class="groupheader">Member Function Documentation</h2>
<a id="ab0d38682975fe2c41d978d660ddf2c97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0d38682975fe2c41d978d660ddf2c97">&#9670;&nbsp;</a></span>Get()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d0/df4/Kernel_2include_2types_8h.html#a6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> void CPU::x86::Intel::CPUID0x00000007_1::Get </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00723">723</a> of file <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;                {</div>
<div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="preprocessor">#if defined(a86)</span></div>
<div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;                    <a class="code" href="../../d7/dfa/Multiboot64bitMap_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv</a>(<span class="stringliteral">&quot;cpuid&quot;</span></div>
<div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;                         : <span class="stringliteral">&quot;=a&quot;</span>(<a class="code" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#ac155216f9008820d66f127d12cc9a6d0">EAX</a>.raw), <span class="stringliteral">&quot;=b&quot;</span>(<a class="code" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a30f20bb07b73ef390b4270d693b47500">EBX</a>.raw), <span class="stringliteral">&quot;=c&quot;</span>(<a class="code" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#aac831f89941d1cc52fa8c9ac3ee86d40">ECX</a>.raw), <span class="stringliteral">&quot;=d&quot;</span>(<a class="code" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a3c4078a7a88e844bc8b5cb9dc675384f">EDX</a>.raw)</div>
<div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;                         : <span class="stringliteral">&quot;a&quot;</span>(0x7), <span class="stringliteral">&quot;c&quot;</span>(0x1)); <span class="comment">/* FIXME */</span></div>
<div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="preprocessor">#endif </span><span class="comment">// a64 || a32</span></div>
<div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;                }</div>
<div class="ttc" id="aMultiboot64bitMap_8cpp_html_ab17ab6407b8950c89ba3ff3b4919200b"><div class="ttname"><a href="../../d7/dfa/Multiboot64bitMap_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv</a></div><div class="ttdeci">asmv(&quot;invlpg (%0)&quot; ::&quot;r&quot;(VirtualAddress) :&quot;memory&quot;)</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_html_a30f20bb07b73ef390b4270d693b47500"><div class="ttname"><a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a30f20bb07b73ef390b4270d693b47500">CPU::x86::Intel::CPUID0x00000007_1::EBX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_1::@647 EBX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_html_a3c4078a7a88e844bc8b5cb9dc675384f"><div class="ttname"><a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a3c4078a7a88e844bc8b5cb9dc675384f">CPU::x86::Intel::CPUID0x00000007_1::EDX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_1::@649 EDX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_html_aac831f89941d1cc52fa8c9ac3ee86d40"><div class="ttname"><a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#aac831f89941d1cc52fa8c9ac3ee86d40">CPU::x86::Intel::CPUID0x00000007_1::ECX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_1::@648 ECX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_html_ac155216f9008820d66f127d12cc9a6d0"><div class="ttname"><a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#ac155216f9008820d66f127d12cc9a6d0">CPU::x86::Intel::CPUID0x00000007_1::EAX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_1::@642 EAX</div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="../../d7/dfa/Multiboot64bitMap_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv()</a>, <a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#ac155216f9008820d66f127d12cc9a6d0">EAX</a>, <a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a30f20bb07b73ef390b4270d693b47500">EBX</a>, <a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#aac831f89941d1cc52fa8c9ac3ee86d40">ECX</a>, and <a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a3c4078a7a88e844bc8b5cb9dc675384f">EDX</a>.</p>

</div>
</div>
<h2 class="groupheader">Field Documentation</h2>
<a id="ac155216f9008820d66f127d12cc9a6d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac155216f9008820d66f127d12cc9a6d0">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_1::EAX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00723">Get()</a>.</p>

</div>
</div>
<a id="a30f20bb07b73ef390b4270d693b47500"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30f20bb07b73ef390b4270d693b47500">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_1::EBX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00723">Get()</a>.</p>

</div>
</div>
<a id="aac831f89941d1cc52fa8c9ac3ee86d40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac831f89941d1cc52fa8c9ac3ee86d40">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_1::ECX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00723">Get()</a>.</p>

</div>
</div>
<a id="a3c4078a7a88e844bc8b5cb9dc675384f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c4078a7a88e844bc8b5cb9dc675384f">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_1::EDX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00723">Get()</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>Kernel/include/cpu/x86/<a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../d7/dfa/namespaceCPU.html">CPU</a></li><li class="navelem"><a class="el" href="../../d7/df8/namespaceCPU_1_1x86.html">x86</a></li><li class="navelem"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html">Intel</a></li><li class="navelem"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html">CPUID0x00000007_1</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
