Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Sun Jan  6 01:39:10 2019
| Host         : ubuntu running 64-bit Ubuntu 18.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.928        0.000                      0                 3900        0.038        0.000                      0                 3900        3.750        0.000                       0                  1628  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         
clk_fpga_1  {0.000 40.714}     81.428          12.281          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          2.928        0.000                      0                 3900        0.038        0.000                      0                 3900        3.750        0.000                       0                  1627  
clk_fpga_1                                                                                                                                                     79.273        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.928ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.928ns  (required time - arrival time)
  Source:                 system_i/apply_0/inst/j_reg_142_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/apply_0/inst/tmp_8_reg_312_reg/B[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.501ns  (logic 1.319ns (20.285%)  route 5.182ns (79.715%))
  Logic Levels:           5  (LUT4=2 LUT6=2 RAMS32=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.774ns = ( 12.774 - 10.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1627, routed)        1.663     2.971    system_i/apply_0/inst/ap_clk
    SLICE_X13Y26         FDRE                                         r  system_i/apply_0/inst/j_reg_142_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDRE (Prop_fdre_C_Q)         0.456     3.427 r  system_i/apply_0/inst/j_reg_142_reg[3]/Q
                         net (fo=6, routed)           0.946     4.373    system_i/apply_0/inst/hist_U/apply_hist_ram_U/j_reg_142_reg[5][3]
    SLICE_X13Y26         LUT4 (Prop_lut4_I2_O)        0.150     4.523 r  system_i/apply_0/inst/hist_U/apply_hist_ram_U/int_ap_ready_i_2/O
                         net (fo=5, routed)           0.635     5.158    system_i/apply_0/inst/hist_U/apply_hist_ram_U/j_1_reg_325_reg[5]_0
    SLICE_X12Y27         LUT4 (Prop_lut4_I3_O)        0.326     5.484 r  system_i/apply_0/inst/hist_U/apply_hist_ram_U/ap_CS_fsm[6]_i_1/O
                         net (fo=11, routed)          0.745     6.229    system_i/apply_0/inst/hist_U/apply_hist_ram_U/j_1_reg_325_reg[5]
    SLICE_X14Y28         LUT6 (Prop_lut6_I3_O)        0.124     6.353 r  system_i/apply_0/inst/hist_U/apply_hist_ram_U/ram_reg_0_31_0_0_i_4/O
                         net (fo=32, routed)          1.138     7.491    system_i/apply_0/inst/hist_U/apply_hist_ram_U/ram_reg_0_31_0_0__3/A1
    SLICE_X12Y28         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.139     7.629 r  system_i/apply_0/inst/hist_U/apply_hist_ram_U/ram_reg_0_31_0_0__3/SP/O
                         net (fo=1, routed)           0.992     8.622    system_i/apply_0/inst/hist_U/apply_hist_ram_U/ram_reg_0_31_0_0__3_n_2
    SLICE_X11Y29         LUT6 (Prop_lut6_I3_O)        0.124     8.746 r  system_i/apply_0/inst/hist_U/apply_hist_ram_U/q0[4]_i_1/O
                         net (fo=3, routed)           0.727     9.472    system_i/apply_0/inst/hist_U_n_13
    DSP48_X0Y10          DSP48E1                                      r  system_i/apply_0/inst/tmp_8_reg_312_reg/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1627, routed)        1.582    12.774    system_i/apply_0/inst/ap_clk
    DSP48_X0Y10          DSP48E1                                      r  system_i/apply_0/inst/tmp_8_reg_312_reg/CLK
                         clock pessimism              0.230    13.005    
                         clock uncertainty           -0.154    12.850    
    DSP48_X0Y10          DSP48E1 (Setup_dsp48e1_CLK_B[4])
                                                     -0.450    12.400    system_i/apply_0/inst/tmp_8_reg_312_reg
  -------------------------------------------------------------------
                         required time                         12.400    
                         arrival time                          -9.472    
  -------------------------------------------------------------------
                         slack                                  2.928    

Slack (MET) :             2.929ns  (required time - arrival time)
  Source:                 system_i/apply_0/inst/j_reg_142_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/apply_0/inst/mul_reg_307_reg/B[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.506ns  (logic 1.309ns (20.119%)  route 5.197ns (79.881%))
  Logic Levels:           5  (LUT4=2 LUT6=2 RAMS32=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.779ns = ( 12.779 - 10.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1627, routed)        1.663     2.971    system_i/apply_0/inst/ap_clk
    SLICE_X13Y26         FDRE                                         r  system_i/apply_0/inst/j_reg_142_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDRE (Prop_fdre_C_Q)         0.456     3.427 r  system_i/apply_0/inst/j_reg_142_reg[3]/Q
                         net (fo=6, routed)           0.946     4.373    system_i/apply_0/inst/hist_U/apply_hist_ram_U/j_reg_142_reg[5][3]
    SLICE_X13Y26         LUT4 (Prop_lut4_I2_O)        0.150     4.523 r  system_i/apply_0/inst/hist_U/apply_hist_ram_U/int_ap_ready_i_2/O
                         net (fo=5, routed)           0.635     5.158    system_i/apply_0/inst/hist_U/apply_hist_ram_U/j_1_reg_325_reg[5]_0
    SLICE_X12Y27         LUT4 (Prop_lut4_I3_O)        0.326     5.484 r  system_i/apply_0/inst/hist_U/apply_hist_ram_U/ap_CS_fsm[6]_i_1/O
                         net (fo=11, routed)          0.745     6.229    system_i/apply_0/inst/hist_U/apply_hist_ram_U/j_1_reg_325_reg[5]
    SLICE_X14Y28         LUT6 (Prop_lut6_I3_O)        0.124     6.353 r  system_i/apply_0/inst/hist_U/apply_hist_ram_U/ram_reg_0_31_0_0_i_4/O
                         net (fo=32, routed)          1.535     7.888    system_i/apply_0/inst/hist_U/apply_hist_ram_U/ram_reg_0_31_0_0__1/A1
    SLICE_X6Y26          RAMS32 (Prop_rams32_ADR1_O)
                                                      0.129     8.017 r  system_i/apply_0/inst/hist_U/apply_hist_ram_U/ram_reg_0_31_0_0__1/SP/O
                         net (fo=1, routed)           0.640     8.657    system_i/apply_0/inst/hist_U/apply_hist_ram_U/ram_reg_0_31_0_0__1_n_2
    SLICE_X7Y26          LUT6 (Prop_lut6_I3_O)        0.124     8.781 r  system_i/apply_0/inst/hist_U/apply_hist_ram_U/q0[2]_i_1/O
                         net (fo=3, routed)           0.696     9.477    system_i/apply_0/inst/hist_U_n_15
    DSP48_X0Y12          DSP48E1                                      r  system_i/apply_0/inst/mul_reg_307_reg/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1627, routed)        1.587    12.779    system_i/apply_0/inst/ap_clk
    DSP48_X0Y12          DSP48E1                                      r  system_i/apply_0/inst/mul_reg_307_reg/CLK
                         clock pessimism              0.230    13.010    
                         clock uncertainty           -0.154    12.855    
    DSP48_X0Y12          DSP48E1 (Setup_dsp48e1_CLK_B[2])
                                                     -0.450    12.405    system_i/apply_0/inst/mul_reg_307_reg
  -------------------------------------------------------------------
                         required time                         12.405    
                         arrival time                          -9.477    
  -------------------------------------------------------------------
                         slack                                  2.929    

Slack (MET) :             2.943ns  (required time - arrival time)
  Source:                 system_i/apply_0/inst/j_reg_142_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/apply_0/inst/mul_reg_307_reg/B[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.491ns  (logic 1.319ns (20.316%)  route 5.173ns (79.684%))
  Logic Levels:           5  (LUT4=2 LUT6=2 RAMS32=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.779ns = ( 12.779 - 10.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1627, routed)        1.663     2.971    system_i/apply_0/inst/ap_clk
    SLICE_X13Y26         FDRE                                         r  system_i/apply_0/inst/j_reg_142_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDRE (Prop_fdre_C_Q)         0.456     3.427 r  system_i/apply_0/inst/j_reg_142_reg[3]/Q
                         net (fo=6, routed)           0.946     4.373    system_i/apply_0/inst/hist_U/apply_hist_ram_U/j_reg_142_reg[5][3]
    SLICE_X13Y26         LUT4 (Prop_lut4_I2_O)        0.150     4.523 r  system_i/apply_0/inst/hist_U/apply_hist_ram_U/int_ap_ready_i_2/O
                         net (fo=5, routed)           0.635     5.158    system_i/apply_0/inst/hist_U/apply_hist_ram_U/j_1_reg_325_reg[5]_0
    SLICE_X12Y27         LUT4 (Prop_lut4_I3_O)        0.326     5.484 r  system_i/apply_0/inst/hist_U/apply_hist_ram_U/ap_CS_fsm[6]_i_1/O
                         net (fo=11, routed)          0.745     6.229    system_i/apply_0/inst/hist_U/apply_hist_ram_U/j_1_reg_325_reg[5]
    SLICE_X14Y28         LUT6 (Prop_lut6_I3_O)        0.124     6.353 r  system_i/apply_0/inst/hist_U/apply_hist_ram_U/ram_reg_0_31_0_0_i_4/O
                         net (fo=32, routed)          1.138     7.491    system_i/apply_0/inst/hist_U/apply_hist_ram_U/ram_reg_0_31_0_0__3/A1
    SLICE_X12Y28         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.139     7.629 r  system_i/apply_0/inst/hist_U/apply_hist_ram_U/ram_reg_0_31_0_0__3/SP/O
                         net (fo=1, routed)           0.992     8.622    system_i/apply_0/inst/hist_U/apply_hist_ram_U/ram_reg_0_31_0_0__3_n_2
    SLICE_X11Y29         LUT6 (Prop_lut6_I3_O)        0.124     8.746 r  system_i/apply_0/inst/hist_U/apply_hist_ram_U/q0[4]_i_1/O
                         net (fo=3, routed)           0.717     9.462    system_i/apply_0/inst/hist_U_n_13
    DSP48_X0Y12          DSP48E1                                      r  system_i/apply_0/inst/mul_reg_307_reg/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1627, routed)        1.587    12.779    system_i/apply_0/inst/ap_clk
    DSP48_X0Y12          DSP48E1                                      r  system_i/apply_0/inst/mul_reg_307_reg/CLK
                         clock pessimism              0.230    13.010    
                         clock uncertainty           -0.154    12.855    
    DSP48_X0Y12          DSP48E1 (Setup_dsp48e1_CLK_B[4])
                                                     -0.450    12.405    system_i/apply_0/inst/mul_reg_307_reg
  -------------------------------------------------------------------
                         required time                         12.405    
                         arrival time                          -9.462    
  -------------------------------------------------------------------
                         slack                                  2.943    

Slack (MET) :             2.968ns  (required time - arrival time)
  Source:                 system_i/apply_0/inst/j_reg_142_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/apply_0/inst/mul_reg_307_reg/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.466ns  (logic 1.290ns (19.951%)  route 5.176ns (80.049%))
  Logic Levels:           5  (LUT4=2 LUT6=2 RAMS32=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.779ns = ( 12.779 - 10.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1627, routed)        1.663     2.971    system_i/apply_0/inst/ap_clk
    SLICE_X13Y26         FDRE                                         r  system_i/apply_0/inst/j_reg_142_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDRE (Prop_fdre_C_Q)         0.456     3.427 r  system_i/apply_0/inst/j_reg_142_reg[3]/Q
                         net (fo=6, routed)           0.946     4.373    system_i/apply_0/inst/hist_U/apply_hist_ram_U/j_reg_142_reg[5][3]
    SLICE_X13Y26         LUT4 (Prop_lut4_I2_O)        0.150     4.523 r  system_i/apply_0/inst/hist_U/apply_hist_ram_U/int_ap_ready_i_2/O
                         net (fo=5, routed)           0.635     5.158    system_i/apply_0/inst/hist_U/apply_hist_ram_U/j_1_reg_325_reg[5]_0
    SLICE_X12Y27         LUT4 (Prop_lut4_I3_O)        0.326     5.484 r  system_i/apply_0/inst/hist_U/apply_hist_ram_U/ap_CS_fsm[6]_i_1/O
                         net (fo=11, routed)          0.745     6.229    system_i/apply_0/inst/hist_U/apply_hist_ram_U/j_1_reg_325_reg[5]
    SLICE_X14Y28         LUT6 (Prop_lut6_I3_O)        0.124     6.353 r  system_i/apply_0/inst/hist_U/apply_hist_ram_U/ram_reg_0_31_0_0_i_4/O
                         net (fo=32, routed)          1.361     7.715    system_i/apply_0/inst/hist_U/apply_hist_ram_U/ram_reg_0_31_0_0__9/A1
    SLICE_X6Y28          RAMS32 (Prop_rams32_ADR1_O)
                                                      0.110     7.825 r  system_i/apply_0/inst/hist_U/apply_hist_ram_U/ram_reg_0_31_0_0__9/SP/O
                         net (fo=1, routed)           0.701     8.526    system_i/apply_0/inst/hist_U/apply_hist_ram_U/ram_reg_0_31_0_0__9_n_2
    SLICE_X7Y28          LUT6 (Prop_lut6_I3_O)        0.124     8.650 r  system_i/apply_0/inst/hist_U/apply_hist_ram_U/q0[10]_i_1/O
                         net (fo=3, routed)           0.787     9.437    system_i/apply_0/inst/hist_U_n_7
    DSP48_X0Y12          DSP48E1                                      r  system_i/apply_0/inst/mul_reg_307_reg/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1627, routed)        1.587    12.779    system_i/apply_0/inst/ap_clk
    DSP48_X0Y12          DSP48E1                                      r  system_i/apply_0/inst/mul_reg_307_reg/CLK
                         clock pessimism              0.230    13.010    
                         clock uncertainty           -0.154    12.855    
    DSP48_X0Y12          DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -0.450    12.405    system_i/apply_0/inst/mul_reg_307_reg
  -------------------------------------------------------------------
                         required time                         12.405    
                         arrival time                          -9.437    
  -------------------------------------------------------------------
                         slack                                  2.968    

Slack (MET) :             2.977ns  (required time - arrival time)
  Source:                 system_i/apply_0/inst/j_reg_142_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/apply_0/inst/mul_reg_307_reg/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.457ns  (logic 1.304ns (20.194%)  route 5.153ns (79.806%))
  Logic Levels:           5  (LUT4=2 LUT6=2 RAMS32=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.779ns = ( 12.779 - 10.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1627, routed)        1.663     2.971    system_i/apply_0/inst/ap_clk
    SLICE_X13Y26         FDRE                                         r  system_i/apply_0/inst/j_reg_142_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDRE (Prop_fdre_C_Q)         0.456     3.427 r  system_i/apply_0/inst/j_reg_142_reg[3]/Q
                         net (fo=6, routed)           0.946     4.373    system_i/apply_0/inst/hist_U/apply_hist_ram_U/j_reg_142_reg[5][3]
    SLICE_X13Y26         LUT4 (Prop_lut4_I2_O)        0.150     4.523 r  system_i/apply_0/inst/hist_U/apply_hist_ram_U/int_ap_ready_i_2/O
                         net (fo=5, routed)           0.635     5.158    system_i/apply_0/inst/hist_U/apply_hist_ram_U/j_1_reg_325_reg[5]_0
    SLICE_X12Y27         LUT4 (Prop_lut4_I3_O)        0.326     5.484 r  system_i/apply_0/inst/hist_U/apply_hist_ram_U/ap_CS_fsm[6]_i_1/O
                         net (fo=11, routed)          0.745     6.229    system_i/apply_0/inst/hist_U/apply_hist_ram_U/j_1_reg_325_reg[5]
    SLICE_X14Y28         LUT6 (Prop_lut6_I3_O)        0.124     6.353 r  system_i/apply_0/inst/hist_U/apply_hist_ram_U/ram_reg_0_31_0_0_i_4/O
                         net (fo=32, routed)          1.373     7.726    system_i/apply_0/inst/hist_U/apply_hist_ram_U/ram_reg_0_15_0_0__11/A1
    SLICE_X8Y28          RAMS32 (Prop_rams32_ADR1_O)
                                                      0.124     7.850 r  system_i/apply_0/inst/hist_U/apply_hist_ram_U/ram_reg_0_15_0_0__11/SP/O
                         net (fo=1, routed)           0.527     8.377    system_i/apply_0/inst/hist_U/apply_hist_ram_U/ram_reg_0_15_0_0__11_n_2
    SLICE_X8Y26          LUT6 (Prop_lut6_I0_O)        0.124     8.501 r  system_i/apply_0/inst/hist_U/apply_hist_ram_U/q0[12]_i_1/O
                         net (fo=3, routed)           0.928     9.428    system_i/apply_0/inst/hist_U_n_5
    DSP48_X0Y12          DSP48E1                                      r  system_i/apply_0/inst/mul_reg_307_reg/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1627, routed)        1.587    12.779    system_i/apply_0/inst/ap_clk
    DSP48_X0Y12          DSP48E1                                      r  system_i/apply_0/inst/mul_reg_307_reg/CLK
                         clock pessimism              0.230    13.010    
                         clock uncertainty           -0.154    12.855    
    DSP48_X0Y12          DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -0.450    12.405    system_i/apply_0/inst/mul_reg_307_reg
  -------------------------------------------------------------------
                         required time                         12.405    
                         arrival time                          -9.428    
  -------------------------------------------------------------------
                         slack                                  2.977    

Slack (MET) :             2.996ns  (required time - arrival time)
  Source:                 system_i/apply_0/inst/j_reg_142_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/apply_0/inst/mul_reg_307_reg/B[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.439ns  (logic 1.244ns (19.318%)  route 5.195ns (80.682%))
  Logic Levels:           5  (LUT4=2 LUT6=2 RAMS32=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.779ns = ( 12.779 - 10.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1627, routed)        1.663     2.971    system_i/apply_0/inst/ap_clk
    SLICE_X13Y26         FDRE                                         r  system_i/apply_0/inst/j_reg_142_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDRE (Prop_fdre_C_Q)         0.456     3.427 r  system_i/apply_0/inst/j_reg_142_reg[3]/Q
                         net (fo=6, routed)           0.946     4.373    system_i/apply_0/inst/hist_U/apply_hist_ram_U/j_reg_142_reg[5][3]
    SLICE_X13Y26         LUT4 (Prop_lut4_I2_O)        0.150     4.523 r  system_i/apply_0/inst/hist_U/apply_hist_ram_U/int_ap_ready_i_2/O
                         net (fo=5, routed)           0.635     5.158    system_i/apply_0/inst/hist_U/apply_hist_ram_U/j_1_reg_325_reg[5]_0
    SLICE_X12Y27         LUT4 (Prop_lut4_I3_O)        0.326     5.484 r  system_i/apply_0/inst/hist_U/apply_hist_ram_U/ap_CS_fsm[6]_i_1/O
                         net (fo=11, routed)          0.745     6.229    system_i/apply_0/inst/hist_U/apply_hist_ram_U/j_1_reg_325_reg[5]
    SLICE_X14Y28         LUT6 (Prop_lut6_I3_O)        0.124     6.353 r  system_i/apply_0/inst/hist_U/apply_hist_ram_U/ram_reg_0_31_0_0_i_4/O
                         net (fo=32, routed)          1.544     7.897    system_i/apply_0/inst/hist_U/apply_hist_ram_U/ram_reg_0_15_0_0__7/A1
    SLICE_X6Y29          RAMS32 (Prop_rams32_ADR1_O)
                                                      0.064     7.961 r  system_i/apply_0/inst/hist_U/apply_hist_ram_U/ram_reg_0_15_0_0__7/SP/O
                         net (fo=1, routed)           0.493     8.454    system_i/apply_0/inst/hist_U/apply_hist_ram_U/ram_reg_0_15_0_0__7_n_2
    SLICE_X7Y29          LUT6 (Prop_lut6_I0_O)        0.124     8.578 r  system_i/apply_0/inst/hist_U/apply_hist_ram_U/q0[8]_i_1/O
                         net (fo=3, routed)           0.832     9.410    system_i/apply_0/inst/hist_U_n_9
    DSP48_X0Y12          DSP48E1                                      r  system_i/apply_0/inst/mul_reg_307_reg/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1627, routed)        1.587    12.779    system_i/apply_0/inst/ap_clk
    DSP48_X0Y12          DSP48E1                                      r  system_i/apply_0/inst/mul_reg_307_reg/CLK
                         clock pessimism              0.230    13.010    
                         clock uncertainty           -0.154    12.855    
    DSP48_X0Y12          DSP48E1 (Setup_dsp48e1_CLK_B[8])
                                                     -0.450    12.405    system_i/apply_0/inst/mul_reg_307_reg
  -------------------------------------------------------------------
                         required time                         12.405    
                         arrival time                          -9.410    
  -------------------------------------------------------------------
                         slack                                  2.996    

Slack (MET) :             3.019ns  (required time - arrival time)
  Source:                 system_i/apply_0/inst/j_reg_142_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/apply_0/inst/mul_reg_307_reg/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.415ns  (logic 1.304ns (20.328%)  route 5.111ns (79.672%))
  Logic Levels:           5  (LUT4=2 LUT6=2 RAMS32=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.779ns = ( 12.779 - 10.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1627, routed)        1.663     2.971    system_i/apply_0/inst/ap_clk
    SLICE_X13Y26         FDRE                                         r  system_i/apply_0/inst/j_reg_142_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDRE (Prop_fdre_C_Q)         0.456     3.427 r  system_i/apply_0/inst/j_reg_142_reg[3]/Q
                         net (fo=6, routed)           0.946     4.373    system_i/apply_0/inst/hist_U/apply_hist_ram_U/j_reg_142_reg[5][3]
    SLICE_X13Y26         LUT4 (Prop_lut4_I2_O)        0.150     4.523 r  system_i/apply_0/inst/hist_U/apply_hist_ram_U/int_ap_ready_i_2/O
                         net (fo=5, routed)           0.635     5.158    system_i/apply_0/inst/hist_U/apply_hist_ram_U/j_1_reg_325_reg[5]_0
    SLICE_X12Y27         LUT4 (Prop_lut4_I3_O)        0.326     5.484 r  system_i/apply_0/inst/hist_U/apply_hist_ram_U/ap_CS_fsm[6]_i_1/O
                         net (fo=11, routed)          0.745     6.229    system_i/apply_0/inst/hist_U/apply_hist_ram_U/j_1_reg_325_reg[5]
    SLICE_X14Y28         LUT6 (Prop_lut6_I3_O)        0.124     6.353 r  system_i/apply_0/inst/hist_U/apply_hist_ram_U/ram_reg_0_31_0_0_i_4/O
                         net (fo=32, routed)          1.544     7.897    system_i/apply_0/inst/hist_U/apply_hist_ram_U/ram_reg_0_15_0_0__6/A1
    SLICE_X6Y29          RAMS32 (Prop_rams32_ADR1_O)
                                                      0.124     8.021 r  system_i/apply_0/inst/hist_U/apply_hist_ram_U/ram_reg_0_15_0_0__6/SP/O
                         net (fo=1, routed)           0.404     8.425    system_i/apply_0/inst/hist_U/apply_hist_ram_U/ram_reg_0_15_0_0__6_n_2
    SLICE_X7Y28          LUT6 (Prop_lut6_I0_O)        0.124     8.549 r  system_i/apply_0/inst/hist_U/apply_hist_ram_U/q0[7]_i_1/O
                         net (fo=3, routed)           0.837     9.386    system_i/apply_0/inst/hist_U_n_10
    DSP48_X0Y12          DSP48E1                                      r  system_i/apply_0/inst/mul_reg_307_reg/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1627, routed)        1.587    12.779    system_i/apply_0/inst/ap_clk
    DSP48_X0Y12          DSP48E1                                      r  system_i/apply_0/inst/mul_reg_307_reg/CLK
                         clock pessimism              0.230    13.010    
                         clock uncertainty           -0.154    12.855    
    DSP48_X0Y12          DSP48E1 (Setup_dsp48e1_CLK_B[7])
                                                     -0.450    12.405    system_i/apply_0/inst/mul_reg_307_reg
  -------------------------------------------------------------------
                         required time                         12.405    
                         arrival time                          -9.386    
  -------------------------------------------------------------------
                         slack                                  3.019    

Slack (MET) :             3.057ns  (required time - arrival time)
  Source:                 system_i/apply_0/inst/j_reg_142_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/apply_0/inst/mul_reg_307_reg/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.378ns  (logic 1.317ns (20.649%)  route 5.061ns (79.351%))
  Logic Levels:           5  (LUT4=2 LUT6=2 RAMS32=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.779ns = ( 12.779 - 10.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1627, routed)        1.663     2.971    system_i/apply_0/inst/ap_clk
    SLICE_X13Y26         FDRE                                         r  system_i/apply_0/inst/j_reg_142_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDRE (Prop_fdre_C_Q)         0.456     3.427 r  system_i/apply_0/inst/j_reg_142_reg[3]/Q
                         net (fo=6, routed)           0.946     4.373    system_i/apply_0/inst/hist_U/apply_hist_ram_U/j_reg_142_reg[5][3]
    SLICE_X13Y26         LUT4 (Prop_lut4_I2_O)        0.150     4.523 r  system_i/apply_0/inst/hist_U/apply_hist_ram_U/int_ap_ready_i_2/O
                         net (fo=5, routed)           0.635     5.158    system_i/apply_0/inst/hist_U/apply_hist_ram_U/j_1_reg_325_reg[5]_0
    SLICE_X12Y27         LUT4 (Prop_lut4_I3_O)        0.326     5.484 r  system_i/apply_0/inst/hist_U/apply_hist_ram_U/ap_CS_fsm[6]_i_1/O
                         net (fo=11, routed)          0.745     6.229    system_i/apply_0/inst/hist_U/apply_hist_ram_U/j_1_reg_325_reg[5]
    SLICE_X14Y28         LUT6 (Prop_lut6_I3_O)        0.124     6.353 r  system_i/apply_0/inst/hist_U/apply_hist_ram_U/ram_reg_0_31_0_0_i_4/O
                         net (fo=32, routed)          1.535     7.888    system_i/apply_0/inst/hist_U/apply_hist_ram_U/ram_reg_0_31_0_0__0/A1
    SLICE_X6Y26          RAMS32 (Prop_rams32_ADR1_O)
                                                      0.137     8.025 r  system_i/apply_0/inst/hist_U/apply_hist_ram_U/ram_reg_0_31_0_0__0/SP/O
                         net (fo=1, routed)           0.498     8.523    system_i/apply_0/inst/hist_U/apply_hist_ram_U/ram_reg_0_31_0_0__0_n_2
    SLICE_X7Y26          LUT6 (Prop_lut6_I3_O)        0.124     8.647 r  system_i/apply_0/inst/hist_U/apply_hist_ram_U/q0[1]_i_1/O
                         net (fo=3, routed)           0.701     9.349    system_i/apply_0/inst/hist_U_n_16
    DSP48_X0Y12          DSP48E1                                      r  system_i/apply_0/inst/mul_reg_307_reg/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1627, routed)        1.587    12.779    system_i/apply_0/inst/ap_clk
    DSP48_X0Y12          DSP48E1                                      r  system_i/apply_0/inst/mul_reg_307_reg/CLK
                         clock pessimism              0.230    13.010    
                         clock uncertainty           -0.154    12.855    
    DSP48_X0Y12          DSP48E1 (Setup_dsp48e1_CLK_B[1])
                                                     -0.450    12.405    system_i/apply_0/inst/mul_reg_307_reg
  -------------------------------------------------------------------
                         required time                         12.405    
                         arrival time                          -9.349    
  -------------------------------------------------------------------
                         slack                                  3.057    

Slack (MET) :             3.078ns  (required time - arrival time)
  Source:                 system_i/apply_0/inst/j_reg_142_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/apply_0/inst/tmp_8_reg_312_reg/B[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.351ns  (logic 1.309ns (20.608%)  route 5.042ns (79.392%))
  Logic Levels:           5  (LUT4=2 LUT6=2 RAMS32=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.774ns = ( 12.774 - 10.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1627, routed)        1.663     2.971    system_i/apply_0/inst/ap_clk
    SLICE_X13Y26         FDRE                                         r  system_i/apply_0/inst/j_reg_142_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDRE (Prop_fdre_C_Q)         0.456     3.427 r  system_i/apply_0/inst/j_reg_142_reg[3]/Q
                         net (fo=6, routed)           0.946     4.373    system_i/apply_0/inst/hist_U/apply_hist_ram_U/j_reg_142_reg[5][3]
    SLICE_X13Y26         LUT4 (Prop_lut4_I2_O)        0.150     4.523 r  system_i/apply_0/inst/hist_U/apply_hist_ram_U/int_ap_ready_i_2/O
                         net (fo=5, routed)           0.635     5.158    system_i/apply_0/inst/hist_U/apply_hist_ram_U/j_1_reg_325_reg[5]_0
    SLICE_X12Y27         LUT4 (Prop_lut4_I3_O)        0.326     5.484 r  system_i/apply_0/inst/hist_U/apply_hist_ram_U/ap_CS_fsm[6]_i_1/O
                         net (fo=11, routed)          0.745     6.229    system_i/apply_0/inst/hist_U/apply_hist_ram_U/j_1_reg_325_reg[5]
    SLICE_X14Y28         LUT6 (Prop_lut6_I3_O)        0.124     6.353 r  system_i/apply_0/inst/hist_U/apply_hist_ram_U/ram_reg_0_31_0_0_i_4/O
                         net (fo=32, routed)          1.535     7.888    system_i/apply_0/inst/hist_U/apply_hist_ram_U/ram_reg_0_31_0_0__1/A1
    SLICE_X6Y26          RAMS32 (Prop_rams32_ADR1_O)
                                                      0.129     8.017 r  system_i/apply_0/inst/hist_U/apply_hist_ram_U/ram_reg_0_31_0_0__1/SP/O
                         net (fo=1, routed)           0.640     8.657    system_i/apply_0/inst/hist_U/apply_hist_ram_U/ram_reg_0_31_0_0__1_n_2
    SLICE_X7Y26          LUT6 (Prop_lut6_I3_O)        0.124     8.781 r  system_i/apply_0/inst/hist_U/apply_hist_ram_U/q0[2]_i_1/O
                         net (fo=3, routed)           0.541     9.322    system_i/apply_0/inst/hist_U_n_15
    DSP48_X0Y10          DSP48E1                                      r  system_i/apply_0/inst/tmp_8_reg_312_reg/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1627, routed)        1.582    12.774    system_i/apply_0/inst/ap_clk
    DSP48_X0Y10          DSP48E1                                      r  system_i/apply_0/inst/tmp_8_reg_312_reg/CLK
                         clock pessimism              0.230    13.005    
                         clock uncertainty           -0.154    12.850    
    DSP48_X0Y10          DSP48E1 (Setup_dsp48e1_CLK_B[2])
                                                     -0.450    12.400    system_i/apply_0/inst/tmp_8_reg_312_reg
  -------------------------------------------------------------------
                         required time                         12.400    
                         arrival time                          -9.322    
  -------------------------------------------------------------------
                         slack                                  3.078    

Slack (MET) :             3.081ns  (required time - arrival time)
  Source:                 system_i/apply_0/inst/j_reg_142_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/apply_0/inst/tmp_8_reg_312_reg/B[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.348ns  (logic 1.304ns (20.542%)  route 5.044ns (79.458%))
  Logic Levels:           5  (LUT4=2 LUT6=2 RAMS32=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.774ns = ( 12.774 - 10.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1627, routed)        1.663     2.971    system_i/apply_0/inst/ap_clk
    SLICE_X13Y26         FDRE                                         r  system_i/apply_0/inst/j_reg_142_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDRE (Prop_fdre_C_Q)         0.456     3.427 r  system_i/apply_0/inst/j_reg_142_reg[3]/Q
                         net (fo=6, routed)           0.946     4.373    system_i/apply_0/inst/hist_U/apply_hist_ram_U/j_reg_142_reg[5][3]
    SLICE_X13Y26         LUT4 (Prop_lut4_I2_O)        0.150     4.523 r  system_i/apply_0/inst/hist_U/apply_hist_ram_U/int_ap_ready_i_2/O
                         net (fo=5, routed)           0.635     5.158    system_i/apply_0/inst/hist_U/apply_hist_ram_U/j_1_reg_325_reg[5]_0
    SLICE_X12Y27         LUT4 (Prop_lut4_I3_O)        0.326     5.484 r  system_i/apply_0/inst/hist_U/apply_hist_ram_U/ap_CS_fsm[6]_i_1/O
                         net (fo=11, routed)          0.745     6.229    system_i/apply_0/inst/hist_U/apply_hist_ram_U/j_1_reg_325_reg[5]
    SLICE_X14Y28         LUT6 (Prop_lut6_I3_O)        0.124     6.353 r  system_i/apply_0/inst/hist_U/apply_hist_ram_U/ram_reg_0_31_0_0_i_4/O
                         net (fo=32, routed)          1.392     7.745    system_i/apply_0/inst/hist_U/apply_hist_ram_U/ram_reg_0_15_0_0/A1
    SLICE_X6Y27          RAMS32 (Prop_rams32_ADR1_O)
                                                      0.124     7.869 r  system_i/apply_0/inst/hist_U/apply_hist_ram_U/ram_reg_0_15_0_0/SP/O
                         net (fo=1, routed)           0.634     8.504    system_i/apply_0/inst/hist_U/apply_hist_ram_U/ram_reg_0_15_0_0_n_2
    SLICE_X7Y26          LUT6 (Prop_lut6_I0_O)        0.124     8.628 r  system_i/apply_0/inst/hist_U/apply_hist_ram_U/q0[0]_i_1/O
                         net (fo=3, routed)           0.691     9.319    system_i/apply_0/inst/hist_U_n_17
    DSP48_X0Y10          DSP48E1                                      r  system_i/apply_0/inst/tmp_8_reg_312_reg/B[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1627, routed)        1.582    12.774    system_i/apply_0/inst/ap_clk
    DSP48_X0Y10          DSP48E1                                      r  system_i/apply_0/inst/tmp_8_reg_312_reg/CLK
                         clock pessimism              0.230    13.005    
                         clock uncertainty           -0.154    12.850    
    DSP48_X0Y10          DSP48E1 (Setup_dsp48e1_CLK_B[0])
                                                     -0.450    12.400    system_i/apply_0/inst/tmp_8_reg_312_reg
  -------------------------------------------------------------------
                         required time                         12.400    
                         arrival time                          -9.319    
  -------------------------------------------------------------------
                         slack                                  3.081    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.018%)  route 0.115ns (44.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1627, routed)        0.565     0.906    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X7Y40          FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y40          FDRE (Prop_fdre_C_Q)         0.141     1.047 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[7]/Q
                         net (fo=1, routed)           0.115     1.162    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[4]
    SLICE_X8Y41          SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1627, routed)        0.833     1.203    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y41          SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism             -0.262     0.941    
    SLICE_X8Y41          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.124    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         -1.124    
                         arrival time                           1.162    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.686%)  route 0.117ns (45.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1627, routed)        0.565     0.906    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X7Y40          FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y40          FDRE (Prop_fdre_C_Q)         0.141     1.047 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/Q
                         net (fo=1, routed)           0.117     1.163    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[3]
    SLICE_X8Y40          SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1627, routed)        0.833     1.203    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y40          SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
                         clock pessimism             -0.262     0.941    
    SLICE_X8Y40          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.124    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32
  -------------------------------------------------------------------
                         required time                         -1.124    
                         arrival time                           1.163    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.128ns (36.380%)  route 0.224ns (63.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1627, routed)        0.586     0.927    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X5Y48          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y48          FDRE (Prop_fdre_C_Q)         0.128     1.055 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[45]/Q
                         net (fo=9, routed)           0.224     1.278    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/Q[17]
    SLICE_X5Y55          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1627, routed)        0.852     1.222    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X5Y55          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/C
                         clock pessimism             -0.029     1.193    
    SLICE_X5Y55          FDRE (Hold_fdre_C_D)         0.017     1.210    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.210    
                         arrival time                           1.278    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.670%)  route 0.244ns (63.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1627, routed)        0.584     0.925    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y52          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.244     1.309    system_i/processing_system7_0/inst/M_AXI_GP0_BID[9]
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1627, routed)        0.893     1.263    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[9])
                                                      0.000     1.234    system_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.309    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.186ns (42.414%)  route 0.253ns (57.586%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1627, routed)        0.586     0.927    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X3Y49          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.141     1.068 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[7]/Q
                         net (fo=1, routed)           0.253     1.320    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[7]
    SLICE_X3Y50          LUT3 (Prop_lut3_I2_O)        0.045     1.365 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[7]_i_1/O
                         net (fo=1, routed)           0.000     1.365    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[7]
    SLICE_X3Y50          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1627, routed)        0.853     1.223    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X3Y50          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[7]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)         0.092     1.286    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.365    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1627, routed)        0.582     0.923    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X0Y52          FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y52          FDRE (Prop_fdre_C_Q)         0.164     1.087 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/Q
                         net (fo=1, routed)           0.116     1.203    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[15]
    SLICE_X0Y51          SRL16E                                       r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1627, routed)        0.851     1.221    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X0Y51          SRL16E                                       r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
                         clock pessimism             -0.282     0.939    
    SLICE_X0Y51          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.122    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -1.122    
                         arrival time                           1.203    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_In_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[3].reg1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.186ns (39.047%)  route 0.290ns (60.953%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1627, routed)        0.556     0.897    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X23Y34         FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_In_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y34         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_In_reg[3]/Q
                         net (fo=1, routed)           0.290     1.328    system_i/axi_gpio_1/U0/gpio_core_1/gpio_Data_In[3]
    SLICE_X20Y36         LUT5 (Prop_lut5_I0_O)        0.045     1.373 r  system_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[3].reg1[31]_i_1/O
                         net (fo=1, routed)           0.000     1.373    system_i/axi_gpio_1/U0/gpio_core_1/Read_Reg_In[3]
    SLICE_X20Y36         FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[3].reg1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1627, routed)        0.825     1.195    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X20Y36         FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[3].reg1_reg[31]/C
                         clock pessimism             -0.034     1.161    
    SLICE_X20Y36         FDRE (Hold_fdre_C_D)         0.121     1.282    system_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[3].reg1_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.282    
                         arrival time                           1.373    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_In_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[3].reg3_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.186ns (41.480%)  route 0.262ns (58.520%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1627, routed)        0.560     0.901    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X25Y45         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_In_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y45         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_In_reg[3]/Q
                         net (fo=1, routed)           0.262     1.304    system_i/axi_gpio_0/U0/gpio_core_1/gpio2_Data_In[3]
    SLICE_X21Y41         LUT5 (Prop_lut5_I0_O)        0.045     1.349 r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[3].reg3[31]_i_1/O
                         net (fo=1, routed)           0.000     1.349    system_i/axi_gpio_0/U0/gpio_core_1/Read_Reg2_In[3]
    SLICE_X21Y41         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[3].reg3_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1627, routed)        0.829     1.199    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y41         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[3].reg3_reg[31]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X21Y41         FDRE (Hold_fdre_C_D)         0.092     1.257    system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[3].reg3_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.349    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_In_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[2].reg1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.186ns (38.151%)  route 0.302ns (61.849%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1627, routed)        0.555     0.896    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X23Y33         FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_In_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y33         FDRE (Prop_fdre_C_Q)         0.141     1.037 r  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_In_reg[2]/Q
                         net (fo=1, routed)           0.302     1.338    system_i/axi_gpio_1/U0/gpio_core_1/gpio_Data_In[2]
    SLICE_X20Y36         LUT5 (Prop_lut5_I0_O)        0.045     1.383 r  system_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[2].reg1[30]_i_1/O
                         net (fo=1, routed)           0.000     1.383    system_i/axi_gpio_1/U0/gpio_core_1/Read_Reg_In[2]
    SLICE_X20Y36         FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[2].reg1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1627, routed)        0.825     1.195    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X20Y36         FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[2].reg1_reg[30]/C
                         clock pessimism             -0.034     1.161    
    SLICE_X20Y36         FDRE (Hold_fdre_C_D)         0.121     1.282    system_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[2].reg1_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.282    
                         arrival time                           1.383    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[2].reg3_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1627, routed)        0.557     0.898    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y37         FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y37         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  system_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/Q
                         net (fo=1, routed)           0.054     1.093    system_i/axi_gpio_1/U0/gpio_core_1/gpio2_io_o[5]
    SLICE_X20Y37         FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[2].reg3_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1627, routed)        0.826     1.196    system_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X20Y37         FDRE                                         r  system_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[2].reg3_reg[26]/C
                         clock pessimism             -0.285     0.911    
    SLICE_X20Y37         FDRE (Hold_fdre_C_D)         0.076     0.987    system_i/axi_gpio_1/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[2].reg3_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.986    
                         arrival time                           1.093    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.687         10.000      6.313      DSP48_X0Y10    system_i/apply_0/inst/tmp_8_reg_312_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         10.000      6.313      DSP48_X0Y11    system_i/apply_1/inst/tmp_8_reg_312_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         10.000      6.313      DSP48_X0Y12    system_i/apply_0/inst/mul_reg_307_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         10.000      6.313      DSP48_X0Y13    system_i/apply_1/inst/mul_reg_307_reg/CLK
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X8Y35    system_i/apply_0/inst/ap_CS_fsm_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X10Y31   system_i/apply_0/inst/ap_CS_fsm_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X13Y27   system_i/apply_0/inst/ap_CS_fsm_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X10Y31   system_i/apply_0/inst/ap_CS_fsm_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X10Y31   system_i/apply_0/inst/ap_CS_fsm_reg[4]/C
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X6Y27    system_i/apply_0/inst/hist_U/apply_hist_ram_U/ram_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X6Y27    system_i/apply_0/inst/hist_U/apply_hist_ram_U/ram_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X6Y27    system_i/apply_0/inst/hist_U/apply_hist_ram_U/ram_reg_0_15_0_0__0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X6Y27    system_i/apply_0/inst/hist_U/apply_hist_ram_U/ram_reg_0_15_0_0__0/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X6Y27    system_i/apply_0/inst/hist_U/apply_hist_ram_U/ram_reg_0_15_0_0__1/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X6Y27    system_i/apply_0/inst/hist_U/apply_hist_ram_U/ram_reg_0_15_0_0__1/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X6Y27    system_i/apply_0/inst/hist_U/apply_hist_ram_U/ram_reg_0_15_0_0__10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X6Y27    system_i/apply_0/inst/hist_U/apply_hist_ram_U/ram_reg_0_15_0_0__10/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X8Y28    system_i/apply_0/inst/hist_U/apply_hist_ram_U/ram_reg_0_15_0_0__11/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X8Y28    system_i/apply_0/inst/hist_U/apply_hist_ram_U/ram_reg_0_15_0_0__12/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X8Y28    system_i/apply_0/inst/hist_U/apply_hist_ram_U/ram_reg_0_15_0_0__11/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X8Y28    system_i/apply_0/inst/hist_U/apply_hist_ram_U/ram_reg_0_15_0_0__12/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X8Y28    system_i/apply_0/inst/hist_U/apply_hist_ram_U/ram_reg_0_15_0_0__13/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X8Y28    system_i/apply_0/inst/hist_U/apply_hist_ram_U/ram_reg_0_15_0_0__14/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X16Y30   system_i/apply_1/inst/hist_U/apply_hist_ram_U/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X16Y30   system_i/apply_1/inst/hist_U/apply_hist_ram_U/ram_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X16Y30   system_i/apply_1/inst/hist_U/apply_hist_ram_U/ram_reg_0_15_0_0__0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X16Y30   system_i/apply_1/inst/hist_U/apply_hist_ram_U/ram_reg_0_15_0_0__0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X16Y30   system_i/apply_1/inst/hist_U/apply_hist_ram_U/ram_reg_0_15_0_0__1/SP/CLK
High Pulse Width  Fast    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X16Y30   system_i/apply_1/inst/hist_U/apply_hist_ram_U/ram_reg_0_15_0_0__1/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       79.273ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 40.714 }
Period(ns):         81.428
Sources:            { system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     BUFG/I   n/a            2.155         81.428      79.273     BUFGCTRL_X0Y1  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I



