
lb3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bd1c  08000110  08000110  00001110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001438  0800be2c  0800be2c  0000ce2c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d264  0800d264  0000f078  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  0800d264  0800d264  0000f078  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  0800d264  0800d264  0000f078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000014  0800d264  0800d264  0000e264  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800d278  0800d278  0000e278  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000078  20000000  0800d27c  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000035c4  20000078  0800d2f4  0000f078  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000363c  0800d2f4  0000f63c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000f078  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001dd39  00000000  00000000  0000f0a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000050dc  00000000  00000000  0002cdda  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001b28  00000000  00000000  00031eb8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000014d5  00000000  00000000  000339e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001e5ed  00000000  00000000  00034eb5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002367b  00000000  00000000  000534a2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00099206  00000000  00000000  00076b1d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0010fd23  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000740c  00000000  00000000  0010fd68  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005f  00000000  00000000  00117174  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000078 	.word	0x20000078
 800012c:	00000000 	.word	0x00000000
 8000130:	0800be14 	.word	0x0800be14

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	2000007c 	.word	0x2000007c
 800014c:	0800be14 	.word	0x0800be14

08000150 <display_init>:

/**
 * @brief Ініціалізація (зараз порожня, оскільки семафор створює MX)
 */
void display_init(void)
{
 8000150:	b480      	push	{r7}
 8000152:	af00      	add	r7, sp, #0
    // Cемафор 'i2cTxDoneSemHandleHandle' створюється у freertos.c
    // Тому ця функція залишається порожньою.
}
 8000154:	bf00      	nop
 8000156:	46bd      	mov	sp, r7
 8000158:	bc80      	pop	{r7}
 800015a:	4770      	bx	lr

0800015c <display_run_task>:

/**
 * @brief Вхідна точка задачі RTOS.
 */
void display_run_task(void)
{
 800015c:	b580      	push	{r7, lr}
 800015e:	af00      	add	r7, sp, #0
    g_display.task(); // Передаємо керування C++ об'єкту
 8000160:	4802      	ldr	r0, [pc, #8]	@ (800016c <display_run_task+0x10>)
 8000162:	f000 f83b 	bl	80001dc <_ZN9MyDisplay4taskEv>
}
 8000166:	bf00      	nop
 8000168:	bd80      	pop	{r7, pc}
 800016a:	bf00      	nop
 800016c:	20000094 	.word	0x20000094

08000170 <_ZN9MyDisplayC1EP17I2C_HandleTypeDef>:
// --- C++ Class Implementation ---

/**
 * @brief Конструктор (з вашого старого коду)
 */
MyDisplay::MyDisplay(I2C_HandleTypeDef *hi2c)
 8000170:	b580      	push	{r7, lr}
 8000172:	b082      	sub	sp, #8
 8000174:	af00      	add	r7, sp, #0
 8000176:	6078      	str	r0, [r7, #4]
 8000178:	6039      	str	r1, [r7, #0]
{
    // Ініціалізація приватних членів
    this->hi2c = hi2c; // Зберігаємо вказівник
 800017a:	687b      	ldr	r3, [r7, #4]
 800017c:	683a      	ldr	r2, [r7, #0]
 800017e:	601a      	str	r2, [r3, #0]
    this->current_key = 0;
 8000180:	687b      	ldr	r3, [r7, #4]
 8000182:	2200      	movs	r2, #0
 8000184:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    this->main_text[0] = '\0';
 8000188:	687b      	ldr	r3, [r7, #4]
 800018a:	2200      	movs	r2, #0
 800018c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    this->status_text[0] = '\0';
 8000190:	687b      	ldr	r3, [r7, #4]
 8000192:	2200      	movs	r2, #0
 8000194:	711a      	strb	r2, [r3, #4]
    strncpy(this->status_text, "Booting...", sizeof(this->status_text) - 1);
 8000196:	687b      	ldr	r3, [r7, #4]
 8000198:	3304      	adds	r3, #4
 800019a:	221f      	movs	r2, #31
 800019c:	4904      	ldr	r1, [pc, #16]	@ (80001b0 <_ZN9MyDisplayC1EP17I2C_HandleTypeDef+0x40>)
 800019e:	4618      	mov	r0, r3
 80001a0:	f00b f940 	bl	800b424 <strncpy>
}
 80001a4:	687b      	ldr	r3, [r7, #4]
 80001a6:	4618      	mov	r0, r3
 80001a8:	3708      	adds	r7, #8
 80001aa:	46bd      	mov	sp, r7
 80001ac:	bd80      	pop	{r7, pc}
 80001ae:	bf00      	nop
 80001b0:	0800be2c 	.word	0x0800be2c

080001b4 <_ZN9MyDisplay4initEv>:

/**
 * @brief Ініціалізація (з вашого старого коду)
 */
bool MyDisplay::init()
{
 80001b4:	b580      	push	{r7, lr}
 80001b6:	b082      	sub	sp, #8
 80001b8:	af00      	add	r7, sp, #0
 80001ba:	6078      	str	r0, [r7, #4]
    // Чекаємо на стабілізацію (використовуємо CMSIS API)
    osDelay(100);
 80001bc:	2064      	movs	r0, #100	@ 0x64
 80001be:	f007 fd86 	bl	8007cce <osDelay>
    return ssd1306_Init();
 80001c2:	f001 fc4f 	bl	8001a64 <ssd1306_Init>
 80001c6:	4603      	mov	r3, r0
 80001c8:	2b00      	cmp	r3, #0
 80001ca:	bf14      	ite	ne
 80001cc:	2301      	movne	r3, #1
 80001ce:	2300      	moveq	r3, #0
 80001d0:	b2db      	uxtb	r3, r3
}
 80001d2:	4618      	mov	r0, r3
 80001d4:	3708      	adds	r7, #8
 80001d6:	46bd      	mov	sp, r7
 80001d8:	bd80      	pop	{r7, pc}
	...

080001dc <_ZN9MyDisplay4taskEv>:

/**
 * @brief ГОЛОВНИЙ ЦИКЛ ЗАДАЧІ ДИСПЛЕЯ (з вашого НОВОГО коду)
 */
void MyDisplay::task(void)
{
 80001dc:	b580      	push	{r7, lr}
 80001de:	b08c      	sub	sp, #48	@ 0x30
 80001e0:	af00      	add	r7, sp, #0
 80001e2:	6078      	str	r0, [r7, #4]
    if (!this->init()) {
 80001e4:	6878      	ldr	r0, [r7, #4]
 80001e6:	f7ff ffe5 	bl	80001b4 <_ZN9MyDisplay4initEv>
 80001ea:	4603      	mov	r3, r0
 80001ec:	f083 0301 	eor.w	r3, r3, #1
 80001f0:	b2db      	uxtb	r3, r3
 80001f2:	2b00      	cmp	r3, #0
 80001f4:	d002      	beq.n	80001fc <_ZN9MyDisplay4taskEv+0x20>
        vTaskDelete(NULL); // Не вдалося запустити дисплей
 80001f6:	2000      	movs	r0, #0
 80001f8:	f009 faa0 	bl	800973c <vTaskDelete>

    // Локальний буфер для отримання повідомлень з черги
    DisplayMessage_t msg;

    // Перше оновлення екрану при запуску
    this->update_screen_internal();
 80001fc:	6878      	ldr	r0, [r7, #4]
 80001fe:	f000 f8a9 	bl	8000354 <_ZN9MyDisplay22update_screen_internalEv>

    while (1)
    {
        // "Заснути" і чекати на повідомлення (команду) з черги
    	if (osMessageQueueGet(displayQueueHandleHandle, &msg, NULL, osWaitForever) == osOK)
 8000202:	4b29      	ldr	r3, [pc, #164]	@ (80002a8 <_ZN9MyDisplay4taskEv+0xcc>)
 8000204:	6818      	ldr	r0, [r3, #0]
 8000206:	f107 010c 	add.w	r1, r7, #12
 800020a:	f04f 33ff 	mov.w	r3, #4294967295
 800020e:	2200      	movs	r2, #0
 8000210:	f007 ff6c 	bl	80080ec <osMessageQueueGet>
 8000214:	4603      	mov	r3, r0
 8000216:	2b00      	cmp	r3, #0
 8000218:	bf0c      	ite	eq
 800021a:	2301      	moveq	r3, #1
 800021c:	2300      	movne	r3, #0
 800021e:	b2db      	uxtb	r3, r3
 8000220:	2b00      	cmp	r3, #0
 8000222:	d0ee      	beq.n	8000202 <_ZN9MyDisplay4taskEv+0x26>
        {
            // Нас "розбудили"! Ми отримали команду.
            bool needs_redraw = false;
 8000224:	2300      	movs	r3, #0
 8000226:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

            switch (msg.command)
 800022a:	7b3b      	ldrb	r3, [r7, #12]
 800022c:	2b03      	cmp	r3, #3
 800022e:	d832      	bhi.n	8000296 <_ZN9MyDisplay4taskEv+0xba>
 8000230:	a201      	add	r2, pc, #4	@ (adr r2, 8000238 <_ZN9MyDisplay4taskEv+0x5c>)
 8000232:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000236:	bf00      	nop
 8000238:	08000249 	.word	0x08000249
 800023c:	0800025f 	.word	0x0800025f
 8000240:	08000275 	.word	0x08000275
 8000244:	08000289 	.word	0x08000289
            {
                case DISPLAY_CMD_SET_STATUS:
                    this->set_status_text(msg.text);
 8000248:	f107 030c 	add.w	r3, r7, #12
 800024c:	3301      	adds	r3, #1
 800024e:	4619      	mov	r1, r3
 8000250:	6878      	ldr	r0, [r7, #4]
 8000252:	f000 f82b 	bl	80002ac <_ZN9MyDisplay15set_status_textEPKc>
                    needs_redraw = true;
 8000256:	2301      	movs	r3, #1
 8000258:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
                    break;
 800025c:	e01b      	b.n	8000296 <_ZN9MyDisplay4taskEv+0xba>

                case DISPLAY_CMD_SET_MAIN:
                    this->set_main_text(msg.text);
 800025e:	f107 030c 	add.w	r3, r7, #12
 8000262:	3301      	adds	r3, #1
 8000264:	4619      	mov	r1, r3
 8000266:	6878      	ldr	r0, [r7, #4]
 8000268:	f000 f834 	bl	80002d4 <_ZN9MyDisplay13set_main_textEPKc>
                    needs_redraw = true;
 800026c:	2301      	movs	r3, #1
 800026e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
                    break;
 8000272:	e010      	b.n	8000296 <_ZN9MyDisplay4taskEv+0xba>

                case DISPLAY_CMD_SHOW_KEY:
                    this->on_key_press(msg.key);
 8000274:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8000278:	4619      	mov	r1, r3
 800027a:	6878      	ldr	r0, [r7, #4]
 800027c:	f000 f83e 	bl	80002fc <_ZN9MyDisplay12on_key_pressEc>
                    needs_redraw = true;
 8000280:	2301      	movs	r3, #1
 8000282:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
                    break;
 8000286:	e006      	b.n	8000296 <_ZN9MyDisplay4taskEv+0xba>

                case DISPLAY_CMD_CLEAR_ALL:
                    this->clear_all();
 8000288:	6878      	ldr	r0, [r7, #4]
 800028a:	f000 f84e 	bl	800032a <_ZN9MyDisplay9clear_allEv>
                    needs_redraw = true;
 800028e:	2301      	movs	r3, #1
 8000290:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
                    break;
 8000294:	bf00      	nop
            }

            // Оновлюємо екран, ТІЛЬКИ якщо команда щось змінила
            if (needs_redraw)
 8000296:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800029a:	2b00      	cmp	r3, #0
 800029c:	d0b1      	beq.n	8000202 <_ZN9MyDisplay4taskEv+0x26>
            {
                this->update_screen_internal();
 800029e:	6878      	ldr	r0, [r7, #4]
 80002a0:	f000 f858 	bl	8000354 <_ZN9MyDisplay22update_screen_internalEv>
            }
        }
    }
 80002a4:	e7ad      	b.n	8000202 <_ZN9MyDisplay4taskEv+0x26>
 80002a6:	bf00      	nop
 80002a8:	200000f4 	.word	0x200000f4

080002ac <_ZN9MyDisplay15set_status_textEPKc>:

/**
 * @brief Оновлює внутрішній буфер status_text
 */
void MyDisplay::set_status_text(const char* text)
{
 80002ac:	b580      	push	{r7, lr}
 80002ae:	b082      	sub	sp, #8
 80002b0:	af00      	add	r7, sp, #0
 80002b2:	6078      	str	r0, [r7, #4]
 80002b4:	6039      	str	r1, [r7, #0]
    strncpy(this->status_text, text, sizeof(this->status_text) - 1);
 80002b6:	687b      	ldr	r3, [r7, #4]
 80002b8:	3304      	adds	r3, #4
 80002ba:	221f      	movs	r2, #31
 80002bc:	6839      	ldr	r1, [r7, #0]
 80002be:	4618      	mov	r0, r3
 80002c0:	f00b f8b0 	bl	800b424 <strncpy>
    this->status_text[sizeof(this->status_text) - 1] = '\0'; // Гарантуємо нуль-термінатор
 80002c4:	687b      	ldr	r3, [r7, #4]
 80002c6:	2200      	movs	r2, #0
 80002c8:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
}
 80002cc:	bf00      	nop
 80002ce:	3708      	adds	r7, #8
 80002d0:	46bd      	mov	sp, r7
 80002d2:	bd80      	pop	{r7, pc}

080002d4 <_ZN9MyDisplay13set_main_textEPKc>:

/**
 * @brief Оновлює внутрішній буфер main_text
 */
void MyDisplay::set_main_text(const char* text)
{
 80002d4:	b580      	push	{r7, lr}
 80002d6:	b082      	sub	sp, #8
 80002d8:	af00      	add	r7, sp, #0
 80002da:	6078      	str	r0, [r7, #4]
 80002dc:	6039      	str	r1, [r7, #0]
    strncpy(this->main_text, text, sizeof(this->main_text) - 1);
 80002de:	687b      	ldr	r3, [r7, #4]
 80002e0:	3324      	adds	r3, #36	@ 0x24
 80002e2:	221f      	movs	r2, #31
 80002e4:	6839      	ldr	r1, [r7, #0]
 80002e6:	4618      	mov	r0, r3
 80002e8:	f00b f89c 	bl	800b424 <strncpy>
    this->main_text[sizeof(this->main_text) - 1] = '\0';
 80002ec:	687b      	ldr	r3, [r7, #4]
 80002ee:	2200      	movs	r2, #0
 80002f0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
}
 80002f4:	bf00      	nop
 80002f6:	3708      	adds	r7, #8
 80002f8:	46bd      	mov	sp, r7
 80002fa:	bd80      	pop	{r7, pc}

080002fc <_ZN9MyDisplay12on_key_pressEc>:

/**
 * @brief Оновлює внутрішню змінну current_key
 */
void MyDisplay::on_key_press(char key)
{
 80002fc:	b480      	push	{r7}
 80002fe:	b083      	sub	sp, #12
 8000300:	af00      	add	r7, sp, #0
 8000302:	6078      	str	r0, [r7, #4]
 8000304:	460b      	mov	r3, r1
 8000306:	70fb      	strb	r3, [r7, #3]
    // '*' (або 0) діє як "очистити клавішу"
    this->current_key = (key == '*' || key == 0) ? 0 : key;
 8000308:	78fb      	ldrb	r3, [r7, #3]
 800030a:	2b2a      	cmp	r3, #42	@ 0x2a
 800030c:	d004      	beq.n	8000318 <_ZN9MyDisplay12on_key_pressEc+0x1c>
 800030e:	78fb      	ldrb	r3, [r7, #3]
 8000310:	2b00      	cmp	r3, #0
 8000312:	d001      	beq.n	8000318 <_ZN9MyDisplay12on_key_pressEc+0x1c>
 8000314:	78fa      	ldrb	r2, [r7, #3]
 8000316:	e000      	b.n	800031a <_ZN9MyDisplay12on_key_pressEc+0x1e>
 8000318:	2200      	movs	r2, #0
 800031a:	687b      	ldr	r3, [r7, #4]
 800031c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
}
 8000320:	bf00      	nop
 8000322:	370c      	adds	r7, #12
 8000324:	46bd      	mov	sp, r7
 8000326:	bc80      	pop	{r7}
 8000328:	4770      	bx	lr

0800032a <_ZN9MyDisplay9clear_allEv>:

/**
 * @brief Очищує внутрішні буфери
 */
void MyDisplay::clear_all()
{
 800032a:	b480      	push	{r7}
 800032c:	b083      	sub	sp, #12
 800032e:	af00      	add	r7, sp, #0
 8000330:	6078      	str	r0, [r7, #4]
    this->status_text[0] = '\0';
 8000332:	687b      	ldr	r3, [r7, #4]
 8000334:	2200      	movs	r2, #0
 8000336:	711a      	strb	r2, [r3, #4]
    this->main_text[0] = '\0';
 8000338:	687b      	ldr	r3, [r7, #4]
 800033a:	2200      	movs	r2, #0
 800033c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    this->current_key = 0;
 8000340:	687b      	ldr	r3, [r7, #4]
 8000342:	2200      	movs	r2, #0
 8000344:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
}
 8000348:	bf00      	nop
 800034a:	370c      	adds	r7, #12
 800034c:	46bd      	mov	sp, r7
 800034e:	bc80      	pop	{r7}
 8000350:	4770      	bx	lr
	...

08000354 <_ZN9MyDisplay22update_screen_internalEv>:

/**
 * @brief Фактичне малювання (з вашого старого MyDisplay::update_screen)
 */
void MyDisplay::update_screen_internal()
{
 8000354:	b580      	push	{r7, lr}
 8000356:	b084      	sub	sp, #16
 8000358:	af00      	add	r7, sp, #0
 800035a:	6078      	str	r0, [r7, #4]
    // 1. Очистити буфер драйвера
    ssd1306_Fill(Black);
 800035c:	2000      	movs	r0, #0
 800035e:	f001 fc67 	bl	8001c30 <ssd1306_Fill>

    // --- Зона 1: Status Bar (Верх) ---
    if (this->status_text[0] != '\0')
 8000362:	687b      	ldr	r3, [r7, #4]
 8000364:	791b      	ldrb	r3, [r3, #4]
 8000366:	2b00      	cmp	r3, #0
 8000368:	d00a      	beq.n	8000380 <_ZN9MyDisplay22update_screen_internalEv+0x2c>
    {
        ssd1306_SetCursor(0, 0);
 800036a:	2100      	movs	r1, #0
 800036c:	2000      	movs	r0, #0
 800036e:	f001 fccb 	bl	8001d08 <ssd1306_SetCursor>
        // Примітка: ваш старий код використовував Font_6x8, переконайтеся, що він є
        ssd1306_WriteString(this->status_text, &Font_6x8, White);
 8000372:	687b      	ldr	r3, [r7, #4]
 8000374:	3304      	adds	r3, #4
 8000376:	2201      	movs	r2, #1
 8000378:	491b      	ldr	r1, [pc, #108]	@ (80003e8 <_ZN9MyDisplay22update_screen_internalEv+0x94>)
 800037a:	4618      	mov	r0, r3
 800037c:	f001 fd5c 	bl	8001e38 <ssd1306_WriteString>
    }

    // --- Зона 2: Головна Область (Центр) ---
    if (this->main_text[0] != '\0')
 8000380:	687b      	ldr	r3, [r7, #4]
 8000382:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8000386:	2b00      	cmp	r3, #0
 8000388:	d00b      	beq.n	80003a2 <_ZN9MyDisplay22update_screen_internalEv+0x4e>
    {
        // Є головний текст, малюємо його
        ssd1306_SetCursor(2, 31);
 800038a:	211f      	movs	r1, #31
 800038c:	2002      	movs	r0, #2
 800038e:	f001 fcbb 	bl	8001d08 <ssd1306_SetCursor>
        ssd1306_WriteString_Large(this->main_text, &Font_11x18, White);
 8000392:	687b      	ldr	r3, [r7, #4]
 8000394:	3324      	adds	r3, #36	@ 0x24
 8000396:	2201      	movs	r2, #1
 8000398:	4914      	ldr	r1, [pc, #80]	@ (80003ec <_ZN9MyDisplay22update_screen_internalEv+0x98>)
 800039a:	4618      	mov	r0, r3
 800039c:	f001 fe3a 	bl	8002014 <ssd1306_WriteString_Large>
 80003a0:	e015      	b.n	80003ce <_ZN9MyDisplay22update_screen_internalEv+0x7a>
    }
    // Якщо головний текст порожній, малюємо натиснуту клавішу
    else if (this->current_key != 0)
 80003a2:	687b      	ldr	r3, [r7, #4]
 80003a4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80003a8:	2b00      	cmp	r3, #0
 80003aa:	d010      	beq.n	80003ce <_ZN9MyDisplay22update_screen_internalEv+0x7a>
    {
        // Немає головного тексту, але є клавіша
        ssd1306_SetCursor(58, 31); // Центруємо
 80003ac:	211f      	movs	r1, #31
 80003ae:	203a      	movs	r0, #58	@ 0x3a
 80003b0:	f001 fcaa 	bl	8001d08 <ssd1306_SetCursor>

        char str[2] = {this->current_key, '\0'};
 80003b4:	2300      	movs	r3, #0
 80003b6:	81bb      	strh	r3, [r7, #12]
 80003b8:	687b      	ldr	r3, [r7, #4]
 80003ba:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80003be:	733b      	strb	r3, [r7, #12]
        ssd1306_WriteString_Large(str, &Font_11x18, White);
 80003c0:	f107 030c 	add.w	r3, r7, #12
 80003c4:	2201      	movs	r2, #1
 80003c6:	4909      	ldr	r1, [pc, #36]	@ (80003ec <_ZN9MyDisplay22update_screen_internalEv+0x98>)
 80003c8:	4618      	mov	r0, r3
 80003ca:	f001 fe23 	bl	8002014 <ssd1306_WriteString_Large>
    }

    // 4. Запустити неблокуючу передачу DMA
    ssd1306_UpdateScreenDMA();
 80003ce:	f001 fd89 	bl	8001ee4 <ssd1306_UpdateScreenDMA>

    // 5. Чекати, поки DMA/I2C завершить (використовуємо CMSIS та нове ім'я семафора)
    // 100мс таймаут
    osSemaphoreAcquire(i2cTxDoneSemHandleHandle, 100);
 80003d2:	4b07      	ldr	r3, [pc, #28]	@ (80003f0 <_ZN9MyDisplay22update_screen_internalEv+0x9c>)
 80003d4:	681b      	ldr	r3, [r3, #0]
 80003d6:	2164      	movs	r1, #100	@ 0x64
 80003d8:	4618      	mov	r0, r3
 80003da:	f007 fd1d 	bl	8007e18 <osSemaphoreAcquire>
//    osDelay(10);
}
 80003de:	bf00      	nop
 80003e0:	3710      	adds	r7, #16
 80003e2:	46bd      	mov	sp, r7
 80003e4:	bd80      	pop	{r7, pc}
 80003e6:	bf00      	nop
 80003e8:	20000000 	.word	0x20000000
 80003ec:	20000008 	.word	0x20000008
 80003f0:	200000fc 	.word	0x200000fc

080003f4 <_Z41__static_initialization_and_destruction_0v>:
 80003f4:	b580      	push	{r7, lr}
 80003f6:	af00      	add	r7, sp, #0
MyDisplay g_display(&hi2c1);
 80003f8:	4902      	ldr	r1, [pc, #8]	@ (8000404 <_Z41__static_initialization_and_destruction_0v+0x10>)
 80003fa:	4803      	ldr	r0, [pc, #12]	@ (8000408 <_Z41__static_initialization_and_destruction_0v+0x14>)
 80003fc:	f7ff feb8 	bl	8000170 <_ZN9MyDisplayC1EP17I2C_HandleTypeDef>
}
 8000400:	bf00      	nop
 8000402:	bd80      	pop	{r7, pc}
 8000404:	20000104 	.word	0x20000104
 8000408:	20000094 	.word	0x20000094

0800040c <_GLOBAL__sub_I_g_display>:
 800040c:	b580      	push	{r7, lr}
 800040e:	af00      	add	r7, sp, #0
 8000410:	f7ff fff0 	bl	80003f4 <_Z41__static_initialization_and_destruction_0v>
 8000414:	bd80      	pop	{r7, pc}
	...

08000418 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000418:	b580      	push	{r7, lr}
 800041a:	b082      	sub	sp, #8
 800041c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800041e:	4b14      	ldr	r3, [pc, #80]	@ (8000470 <MX_DMA_Init+0x58>)
 8000420:	695b      	ldr	r3, [r3, #20]
 8000422:	4a13      	ldr	r2, [pc, #76]	@ (8000470 <MX_DMA_Init+0x58>)
 8000424:	f043 0301 	orr.w	r3, r3, #1
 8000428:	6153      	str	r3, [r2, #20]
 800042a:	4b11      	ldr	r3, [pc, #68]	@ (8000470 <MX_DMA_Init+0x58>)
 800042c:	695b      	ldr	r3, [r3, #20]
 800042e:	f003 0301 	and.w	r3, r3, #1
 8000432:	607b      	str	r3, [r7, #4]
 8000434:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 5, 0);
 8000436:	2200      	movs	r2, #0
 8000438:	2105      	movs	r1, #5
 800043a:	200c      	movs	r0, #12
 800043c:	f002 f8d8 	bl	80025f0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8000440:	200c      	movs	r0, #12
 8000442:	f002 f901 	bl	8002648 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 5, 0);
 8000446:	2200      	movs	r2, #0
 8000448:	2105      	movs	r1, #5
 800044a:	200d      	movs	r0, #13
 800044c:	f002 f8d0 	bl	80025f0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8000450:	200d      	movs	r0, #13
 8000452:	f002 f8f9 	bl	8002648 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 5, 0);
 8000456:	2200      	movs	r2, #0
 8000458:	2105      	movs	r1, #5
 800045a:	2010      	movs	r0, #16
 800045c:	f002 f8c8 	bl	80025f0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8000460:	2010      	movs	r0, #16
 8000462:	f002 f8f1 	bl	8002648 <HAL_NVIC_EnableIRQ>

}
 8000466:	bf00      	nop
 8000468:	3708      	adds	r7, #8
 800046a:	46bd      	mov	sp, r7
 800046c:	bd80      	pop	{r7, pc}
 800046e:	bf00      	nop
 8000470:	40021000 	.word	0x40021000

08000474 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000474:	b580      	push	{r7, lr}
 8000476:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Init */
	display_init();
 8000478:	f7ff fe6a 	bl	8000150 <display_init>
	radio_init();
 800047c:	f001 f959 	bl	8001732 <radio_init>
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* creation of i2cTxDoneSemHandle */
  i2cTxDoneSemHandleHandle = osSemaphoreNew(1, 1, &i2cTxDoneSemHandle_attributes);
 8000480:	4a28      	ldr	r2, [pc, #160]	@ (8000524 <MX_FREERTOS_Init+0xb0>)
 8000482:	2101      	movs	r1, #1
 8000484:	2001      	movs	r0, #1
 8000486:	f007 fc3d 	bl	8007d04 <osSemaphoreNew>
 800048a:	4603      	mov	r3, r0
 800048c:	4a26      	ldr	r2, [pc, #152]	@ (8000528 <MX_FREERTOS_Init+0xb4>)
 800048e:	6013      	str	r3, [r2, #0]

  /* creation of radioIrqSemHandle */
  radioIrqSemHandleHandle = osSemaphoreNew(1, 1, &radioIrqSemHandle_attributes);
 8000490:	4a26      	ldr	r2, [pc, #152]	@ (800052c <MX_FREERTOS_Init+0xb8>)
 8000492:	2101      	movs	r1, #1
 8000494:	2001      	movs	r0, #1
 8000496:	f007 fc35 	bl	8007d04 <osSemaphoreNew>
 800049a:	4603      	mov	r3, r0
 800049c:	4a24      	ldr	r2, [pc, #144]	@ (8000530 <MX_FREERTOS_Init+0xbc>)
 800049e:	6013      	str	r3, [r2, #0]
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of radioTxQueueHandle */
  radioTxQueueHandleHandle = osMessageQueueNew (2, 32, &radioTxQueueHandle_attributes);
 80004a0:	4a24      	ldr	r2, [pc, #144]	@ (8000534 <MX_FREERTOS_Init+0xc0>)
 80004a2:	2120      	movs	r1, #32
 80004a4:	2002      	movs	r0, #2
 80004a6:	f007 fd4d 	bl	8007f44 <osMessageQueueNew>
 80004aa:	4603      	mov	r3, r0
 80004ac:	4a22      	ldr	r2, [pc, #136]	@ (8000538 <MX_FREERTOS_Init+0xc4>)
 80004ae:	6013      	str	r3, [r2, #0]

  /* creation of displayQueueHandle */
  displayQueueHandleHandle = osMessageQueueNew (4, 40, &displayQueueHandle_attributes);
 80004b0:	4a22      	ldr	r2, [pc, #136]	@ (800053c <MX_FREERTOS_Init+0xc8>)
 80004b2:	2128      	movs	r1, #40	@ 0x28
 80004b4:	2004      	movs	r0, #4
 80004b6:	f007 fd45 	bl	8007f44 <osMessageQueueNew>
 80004ba:	4603      	mov	r3, r0
 80004bc:	4a20      	ldr	r2, [pc, #128]	@ (8000540 <MX_FREERTOS_Init+0xcc>)
 80004be:	6013      	str	r3, [r2, #0]

  /* creation of keyEventQueueHandle */
  keyEventQueueHandleHandle = osMessageQueueNew (8, 1, &keyEventQueueHandle_attributes);
 80004c0:	4a20      	ldr	r2, [pc, #128]	@ (8000544 <MX_FREERTOS_Init+0xd0>)
 80004c2:	2101      	movs	r1, #1
 80004c4:	2008      	movs	r0, #8
 80004c6:	f007 fd3d 	bl	8007f44 <osMessageQueueNew>
 80004ca:	4603      	mov	r3, r0
 80004cc:	4a1e      	ldr	r2, [pc, #120]	@ (8000548 <MX_FREERTOS_Init+0xd4>)
 80004ce:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80004d0:	4a1e      	ldr	r2, [pc, #120]	@ (800054c <MX_FREERTOS_Init+0xd8>)
 80004d2:	2100      	movs	r1, #0
 80004d4:	481e      	ldr	r0, [pc, #120]	@ (8000550 <MX_FREERTOS_Init+0xdc>)
 80004d6:	f007 fb68 	bl	8007baa <osThreadNew>
 80004da:	4603      	mov	r3, r0
 80004dc:	4a1d      	ldr	r2, [pc, #116]	@ (8000554 <MX_FREERTOS_Init+0xe0>)
 80004de:	6013      	str	r3, [r2, #0]

  /* creation of radio_task */
  radio_taskHandle = osThreadNew(radio_task_entry, NULL, &radio_task_attributes);
 80004e0:	4a1d      	ldr	r2, [pc, #116]	@ (8000558 <MX_FREERTOS_Init+0xe4>)
 80004e2:	2100      	movs	r1, #0
 80004e4:	481d      	ldr	r0, [pc, #116]	@ (800055c <MX_FREERTOS_Init+0xe8>)
 80004e6:	f007 fb60 	bl	8007baa <osThreadNew>
 80004ea:	4603      	mov	r3, r0
 80004ec:	4a1c      	ldr	r2, [pc, #112]	@ (8000560 <MX_FREERTOS_Init+0xec>)
 80004ee:	6013      	str	r3, [r2, #0]

  /* creation of display_task */
  display_taskHandle = osThreadNew(display_task_entry, NULL, &display_task_attributes);
 80004f0:	4a1c      	ldr	r2, [pc, #112]	@ (8000564 <MX_FREERTOS_Init+0xf0>)
 80004f2:	2100      	movs	r1, #0
 80004f4:	481c      	ldr	r0, [pc, #112]	@ (8000568 <MX_FREERTOS_Init+0xf4>)
 80004f6:	f007 fb58 	bl	8007baa <osThreadNew>
 80004fa:	4603      	mov	r3, r0
 80004fc:	4a1b      	ldr	r2, [pc, #108]	@ (800056c <MX_FREERTOS_Init+0xf8>)
 80004fe:	6013      	str	r3, [r2, #0]

  /* creation of keypad_task */
  keypad_taskHandle = osThreadNew(keypad_task_entry, NULL, &keypad_task_attributes);
 8000500:	4a1b      	ldr	r2, [pc, #108]	@ (8000570 <MX_FREERTOS_Init+0xfc>)
 8000502:	2100      	movs	r1, #0
 8000504:	481b      	ldr	r0, [pc, #108]	@ (8000574 <MX_FREERTOS_Init+0x100>)
 8000506:	f007 fb50 	bl	8007baa <osThreadNew>
 800050a:	4603      	mov	r3, r0
 800050c:	4a1a      	ldr	r2, [pc, #104]	@ (8000578 <MX_FREERTOS_Init+0x104>)
 800050e:	6013      	str	r3, [r2, #0]

  /* creation of logic_task */
  logic_taskHandle = osThreadNew(logic_task_entry, NULL, &logic_task_attributes);
 8000510:	4a1a      	ldr	r2, [pc, #104]	@ (800057c <MX_FREERTOS_Init+0x108>)
 8000512:	2100      	movs	r1, #0
 8000514:	481a      	ldr	r0, [pc, #104]	@ (8000580 <MX_FREERTOS_Init+0x10c>)
 8000516:	f007 fb48 	bl	8007baa <osThreadNew>
 800051a:	4603      	mov	r3, r0
 800051c:	4a19      	ldr	r2, [pc, #100]	@ (8000584 <MX_FREERTOS_Init+0x110>)
 800051e:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8000520:	bf00      	nop
 8000522:	bd80      	pop	{r7, pc}
 8000524:	0800d1e4 	.word	0x0800d1e4
 8000528:	200000fc 	.word	0x200000fc
 800052c:	0800d1f4 	.word	0x0800d1f4
 8000530:	20000100 	.word	0x20000100
 8000534:	0800d19c 	.word	0x0800d19c
 8000538:	200000f0 	.word	0x200000f0
 800053c:	0800d1b4 	.word	0x0800d1b4
 8000540:	200000f4 	.word	0x200000f4
 8000544:	0800d1cc 	.word	0x0800d1cc
 8000548:	200000f8 	.word	0x200000f8
 800054c:	0800d0e8 	.word	0x0800d0e8
 8000550:	08000589 	.word	0x08000589
 8000554:	200000dc 	.word	0x200000dc
 8000558:	0800d10c 	.word	0x0800d10c
 800055c:	08000599 	.word	0x08000599
 8000560:	200000e0 	.word	0x200000e0
 8000564:	0800d130 	.word	0x0800d130
 8000568:	080005ad 	.word	0x080005ad
 800056c:	200000e4 	.word	0x200000e4
 8000570:	0800d154 	.word	0x0800d154
 8000574:	080005c1 	.word	0x080005c1
 8000578:	200000e8 	.word	0x200000e8
 800057c:	0800d178 	.word	0x0800d178
 8000580:	080005d5 	.word	0x080005d5
 8000584:	200000ec 	.word	0x200000ec

08000588 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000588:	b580      	push	{r7, lr}
 800058a:	b082      	sub	sp, #8
 800058c:	af00      	add	r7, sp, #0
 800058e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000590:	2001      	movs	r0, #1
 8000592:	f007 fb9c 	bl	8007cce <osDelay>
 8000596:	e7fb      	b.n	8000590 <StartDefaultTask+0x8>

08000598 <radio_task_entry>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_radio_task_entry */
void radio_task_entry(void *argument)
{
 8000598:	b580      	push	{r7, lr}
 800059a:	b082      	sub	sp, #8
 800059c:	af00      	add	r7, sp, #0
 800059e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN radio_task_entry */
  /* Infinite loop */
	radio_run_task();
 80005a0:	f001 f8ce 	bl	8001740 <radio_run_task>
  /* USER CODE END radio_task_entry */
}
 80005a4:	bf00      	nop
 80005a6:	3708      	adds	r7, #8
 80005a8:	46bd      	mov	sp, r7
 80005aa:	bd80      	pop	{r7, pc}

080005ac <display_task_entry>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_display_task_entry */
void display_task_entry(void *argument)
{
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b082      	sub	sp, #8
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN display_task_entry */
  /* Infinite loop */
	display_run_task();
 80005b4:	f7ff fdd2 	bl	800015c <display_run_task>
  /* USER CODE END display_task_entry */
}
 80005b8:	bf00      	nop
 80005ba:	3708      	adds	r7, #8
 80005bc:	46bd      	mov	sp, r7
 80005be:	bd80      	pop	{r7, pc}

080005c0 <keypad_task_entry>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_keypad_task_entry */
void keypad_task_entry(void *argument)
{
 80005c0:	b580      	push	{r7, lr}
 80005c2:	b082      	sub	sp, #8
 80005c4:	af00      	add	r7, sp, #0
 80005c6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN keypad_task_entry */
  /* Infinite loop */
	keypad_run_task();
 80005c8:	f000 f95a 	bl	8000880 <keypad_run_task>
  /* USER CODE END keypad_task_entry */
}
 80005cc:	bf00      	nop
 80005ce:	3708      	adds	r7, #8
 80005d0:	46bd      	mov	sp, r7
 80005d2:	bd80      	pop	{r7, pc}

080005d4 <logic_task_entry>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_logic_task_entry */
void logic_task_entry(void *argument)
{
 80005d4:	b580      	push	{r7, lr}
 80005d6:	b082      	sub	sp, #8
 80005d8:	af00      	add	r7, sp, #0
 80005da:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN logic_task_entry */
  /* Infinite loop */
	logic_run_task();
 80005dc:	f000 fa76 	bl	8000acc <logic_run_task>
  /* USER CODE END logic_task_entry */
}
 80005e0:	bf00      	nop
 80005e2:	3708      	adds	r7, #8
 80005e4:	46bd      	mov	sp, r7
 80005e6:	bd80      	pop	{r7, pc}

080005e8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80005e8:	b580      	push	{r7, lr}
 80005ea:	b088      	sub	sp, #32
 80005ec:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005ee:	f107 0310 	add.w	r3, r7, #16
 80005f2:	2200      	movs	r2, #0
 80005f4:	601a      	str	r2, [r3, #0]
 80005f6:	605a      	str	r2, [r3, #4]
 80005f8:	609a      	str	r2, [r3, #8]
 80005fa:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80005fc:	4b48      	ldr	r3, [pc, #288]	@ (8000720 <MX_GPIO_Init+0x138>)
 80005fe:	699b      	ldr	r3, [r3, #24]
 8000600:	4a47      	ldr	r2, [pc, #284]	@ (8000720 <MX_GPIO_Init+0x138>)
 8000602:	f043 0310 	orr.w	r3, r3, #16
 8000606:	6193      	str	r3, [r2, #24]
 8000608:	4b45      	ldr	r3, [pc, #276]	@ (8000720 <MX_GPIO_Init+0x138>)
 800060a:	699b      	ldr	r3, [r3, #24]
 800060c:	f003 0310 	and.w	r3, r3, #16
 8000610:	60fb      	str	r3, [r7, #12]
 8000612:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000614:	4b42      	ldr	r3, [pc, #264]	@ (8000720 <MX_GPIO_Init+0x138>)
 8000616:	699b      	ldr	r3, [r3, #24]
 8000618:	4a41      	ldr	r2, [pc, #260]	@ (8000720 <MX_GPIO_Init+0x138>)
 800061a:	f043 0320 	orr.w	r3, r3, #32
 800061e:	6193      	str	r3, [r2, #24]
 8000620:	4b3f      	ldr	r3, [pc, #252]	@ (8000720 <MX_GPIO_Init+0x138>)
 8000622:	699b      	ldr	r3, [r3, #24]
 8000624:	f003 0320 	and.w	r3, r3, #32
 8000628:	60bb      	str	r3, [r7, #8]
 800062a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800062c:	4b3c      	ldr	r3, [pc, #240]	@ (8000720 <MX_GPIO_Init+0x138>)
 800062e:	699b      	ldr	r3, [r3, #24]
 8000630:	4a3b      	ldr	r2, [pc, #236]	@ (8000720 <MX_GPIO_Init+0x138>)
 8000632:	f043 0304 	orr.w	r3, r3, #4
 8000636:	6193      	str	r3, [r2, #24]
 8000638:	4b39      	ldr	r3, [pc, #228]	@ (8000720 <MX_GPIO_Init+0x138>)
 800063a:	699b      	ldr	r3, [r3, #24]
 800063c:	f003 0304 	and.w	r3, r3, #4
 8000640:	607b      	str	r3, [r7, #4]
 8000642:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000644:	4b36      	ldr	r3, [pc, #216]	@ (8000720 <MX_GPIO_Init+0x138>)
 8000646:	699b      	ldr	r3, [r3, #24]
 8000648:	4a35      	ldr	r2, [pc, #212]	@ (8000720 <MX_GPIO_Init+0x138>)
 800064a:	f043 0308 	orr.w	r3, r3, #8
 800064e:	6193      	str	r3, [r2, #24]
 8000650:	4b33      	ldr	r3, [pc, #204]	@ (8000720 <MX_GPIO_Init+0x138>)
 8000652:	699b      	ldr	r3, [r3, #24]
 8000654:	f003 0308 	and.w	r3, r3, #8
 8000658:	603b      	str	r3, [r7, #0]
 800065a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_BUILTIN_GPIO_Port, LED_BUILTIN_Pin, GPIO_PIN_RESET);
 800065c:	2200      	movs	r2, #0
 800065e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000662:	4830      	ldr	r0, [pc, #192]	@ (8000724 <MX_GPIO_Init+0x13c>)
 8000664:	f002 fdbc 	bl	80031e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(NRF24_CSN_GPIO_Port, NRF24_CSN_Pin, GPIO_PIN_SET);
 8000668:	2201      	movs	r2, #1
 800066a:	2110      	movs	r1, #16
 800066c:	482e      	ldr	r0, [pc, #184]	@ (8000728 <MX_GPIO_Init+0x140>)
 800066e:	f002 fdb7 	bl	80031e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, NRF24_CE_Pin|KEY_COL_0_Pin|KEY_COL_1_Pin|KEY_COL_2_Pin
 8000672:	2200      	movs	r2, #0
 8000674:	f24f 0101 	movw	r1, #61441	@ 0xf001
 8000678:	482c      	ldr	r0, [pc, #176]	@ (800072c <MX_GPIO_Init+0x144>)
 800067a:	f002 fdb1 	bl	80031e0 <HAL_GPIO_WritePin>
                          |KEY_COL_3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : LED_BUILTIN_Pin */
  GPIO_InitStruct.Pin = LED_BUILTIN_Pin;
 800067e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000682:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000684:	2301      	movs	r3, #1
 8000686:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000688:	2300      	movs	r3, #0
 800068a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800068c:	2302      	movs	r3, #2
 800068e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_BUILTIN_GPIO_Port, &GPIO_InitStruct);
 8000690:	f107 0310 	add.w	r3, r7, #16
 8000694:	4619      	mov	r1, r3
 8000696:	4823      	ldr	r0, [pc, #140]	@ (8000724 <MX_GPIO_Init+0x13c>)
 8000698:	f002 fb14 	bl	8002cc4 <HAL_GPIO_Init>

  /*Configure GPIO pin : NRF24_CSN_Pin */
  GPIO_InitStruct.Pin = NRF24_CSN_Pin;
 800069c:	2310      	movs	r3, #16
 800069e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006a0:	2301      	movs	r3, #1
 80006a2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006a4:	2300      	movs	r3, #0
 80006a6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006a8:	2302      	movs	r3, #2
 80006aa:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(NRF24_CSN_GPIO_Port, &GPIO_InitStruct);
 80006ac:	f107 0310 	add.w	r3, r7, #16
 80006b0:	4619      	mov	r1, r3
 80006b2:	481d      	ldr	r0, [pc, #116]	@ (8000728 <MX_GPIO_Init+0x140>)
 80006b4:	f002 fb06 	bl	8002cc4 <HAL_GPIO_Init>

  /*Configure GPIO pins : NRF24_CE_Pin KEY_COL_0_Pin KEY_COL_1_Pin KEY_COL_2_Pin
                           KEY_COL_3_Pin */
  GPIO_InitStruct.Pin = NRF24_CE_Pin|KEY_COL_0_Pin|KEY_COL_1_Pin|KEY_COL_2_Pin
 80006b8:	f24f 0301 	movw	r3, #61441	@ 0xf001
 80006bc:	613b      	str	r3, [r7, #16]
                          |KEY_COL_3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006be:	2301      	movs	r3, #1
 80006c0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006c2:	2300      	movs	r3, #0
 80006c4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006c6:	2302      	movs	r3, #2
 80006c8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80006ca:	f107 0310 	add.w	r3, r7, #16
 80006ce:	4619      	mov	r1, r3
 80006d0:	4816      	ldr	r0, [pc, #88]	@ (800072c <MX_GPIO_Init+0x144>)
 80006d2:	f002 faf7 	bl	8002cc4 <HAL_GPIO_Init>

  /*Configure GPIO pin : NRF24_IRQ_Pin */
  GPIO_InitStruct.Pin = NRF24_IRQ_Pin;
 80006d6:	2302      	movs	r3, #2
 80006d8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80006da:	4b15      	ldr	r3, [pc, #84]	@ (8000730 <MX_GPIO_Init+0x148>)
 80006dc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80006de:	2301      	movs	r3, #1
 80006e0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(NRF24_IRQ_GPIO_Port, &GPIO_InitStruct);
 80006e2:	f107 0310 	add.w	r3, r7, #16
 80006e6:	4619      	mov	r1, r3
 80006e8:	4810      	ldr	r0, [pc, #64]	@ (800072c <MX_GPIO_Init+0x144>)
 80006ea:	f002 faeb 	bl	8002cc4 <HAL_GPIO_Init>

  /*Configure GPIO pins : KEY_ROW_0_Pin KEY_ROW_1_Pin KEY_ROW_2_Pin KEY_ROW_3_Pin */
  GPIO_InitStruct.Pin = KEY_ROW_0_Pin|KEY_ROW_1_Pin|KEY_ROW_2_Pin|KEY_ROW_3_Pin;
 80006ee:	f44f 4307 	mov.w	r3, #34560	@ 0x8700
 80006f2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80006f4:	2300      	movs	r3, #0
 80006f6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80006f8:	2301      	movs	r3, #1
 80006fa:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006fc:	f107 0310 	add.w	r3, r7, #16
 8000700:	4619      	mov	r1, r3
 8000702:	4809      	ldr	r0, [pc, #36]	@ (8000728 <MX_GPIO_Init+0x140>)
 8000704:	f002 fade 	bl	8002cc4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 5, 0);
 8000708:	2200      	movs	r2, #0
 800070a:	2105      	movs	r1, #5
 800070c:	2007      	movs	r0, #7
 800070e:	f001 ff6f 	bl	80025f0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8000712:	2007      	movs	r0, #7
 8000714:	f001 ff98 	bl	8002648 <HAL_NVIC_EnableIRQ>

}
 8000718:	bf00      	nop
 800071a:	3720      	adds	r7, #32
 800071c:	46bd      	mov	sp, r7
 800071e:	bd80      	pop	{r7, pc}
 8000720:	40021000 	.word	0x40021000
 8000724:	40011000 	.word	0x40011000
 8000728:	40010800 	.word	0x40010800
 800072c:	40010c00 	.word	0x40010c00
 8000730:	10210000 	.word	0x10210000

08000734 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
DMA_HandleTypeDef hdma_i2c1_tx;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000734:	b580      	push	{r7, lr}
 8000736:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000738:	4b12      	ldr	r3, [pc, #72]	@ (8000784 <MX_I2C1_Init+0x50>)
 800073a:	4a13      	ldr	r2, [pc, #76]	@ (8000788 <MX_I2C1_Init+0x54>)
 800073c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800073e:	4b11      	ldr	r3, [pc, #68]	@ (8000784 <MX_I2C1_Init+0x50>)
 8000740:	4a12      	ldr	r2, [pc, #72]	@ (800078c <MX_I2C1_Init+0x58>)
 8000742:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000744:	4b0f      	ldr	r3, [pc, #60]	@ (8000784 <MX_I2C1_Init+0x50>)
 8000746:	2200      	movs	r2, #0
 8000748:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800074a:	4b0e      	ldr	r3, [pc, #56]	@ (8000784 <MX_I2C1_Init+0x50>)
 800074c:	2200      	movs	r2, #0
 800074e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000750:	4b0c      	ldr	r3, [pc, #48]	@ (8000784 <MX_I2C1_Init+0x50>)
 8000752:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000756:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000758:	4b0a      	ldr	r3, [pc, #40]	@ (8000784 <MX_I2C1_Init+0x50>)
 800075a:	2200      	movs	r2, #0
 800075c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800075e:	4b09      	ldr	r3, [pc, #36]	@ (8000784 <MX_I2C1_Init+0x50>)
 8000760:	2200      	movs	r2, #0
 8000762:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000764:	4b07      	ldr	r3, [pc, #28]	@ (8000784 <MX_I2C1_Init+0x50>)
 8000766:	2200      	movs	r2, #0
 8000768:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800076a:	4b06      	ldr	r3, [pc, #24]	@ (8000784 <MX_I2C1_Init+0x50>)
 800076c:	2200      	movs	r2, #0
 800076e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000770:	4804      	ldr	r0, [pc, #16]	@ (8000784 <MX_I2C1_Init+0x50>)
 8000772:	f002 fd79 	bl	8003268 <HAL_I2C_Init>
 8000776:	4603      	mov	r3, r0
 8000778:	2b00      	cmp	r3, #0
 800077a:	d001      	beq.n	8000780 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800077c:	f000 fc10 	bl	8000fa0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000780:	bf00      	nop
 8000782:	bd80      	pop	{r7, pc}
 8000784:	20000104 	.word	0x20000104
 8000788:	40005400 	.word	0x40005400
 800078c:	000186a0 	.word	0x000186a0

08000790 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000790:	b580      	push	{r7, lr}
 8000792:	b088      	sub	sp, #32
 8000794:	af00      	add	r7, sp, #0
 8000796:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000798:	f107 0310 	add.w	r3, r7, #16
 800079c:	2200      	movs	r2, #0
 800079e:	601a      	str	r2, [r3, #0]
 80007a0:	605a      	str	r2, [r3, #4]
 80007a2:	609a      	str	r2, [r3, #8]
 80007a4:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 80007a6:	687b      	ldr	r3, [r7, #4]
 80007a8:	681b      	ldr	r3, [r3, #0]
 80007aa:	4a30      	ldr	r2, [pc, #192]	@ (800086c <HAL_I2C_MspInit+0xdc>)
 80007ac:	4293      	cmp	r3, r2
 80007ae:	d159      	bne.n	8000864 <HAL_I2C_MspInit+0xd4>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80007b0:	4b2f      	ldr	r3, [pc, #188]	@ (8000870 <HAL_I2C_MspInit+0xe0>)
 80007b2:	699b      	ldr	r3, [r3, #24]
 80007b4:	4a2e      	ldr	r2, [pc, #184]	@ (8000870 <HAL_I2C_MspInit+0xe0>)
 80007b6:	f043 0308 	orr.w	r3, r3, #8
 80007ba:	6193      	str	r3, [r2, #24]
 80007bc:	4b2c      	ldr	r3, [pc, #176]	@ (8000870 <HAL_I2C_MspInit+0xe0>)
 80007be:	699b      	ldr	r3, [r3, #24]
 80007c0:	f003 0308 	and.w	r3, r3, #8
 80007c4:	60fb      	str	r3, [r7, #12]
 80007c6:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80007c8:	23c0      	movs	r3, #192	@ 0xc0
 80007ca:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80007cc:	2312      	movs	r3, #18
 80007ce:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80007d0:	2303      	movs	r3, #3
 80007d2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80007d4:	f107 0310 	add.w	r3, r7, #16
 80007d8:	4619      	mov	r1, r3
 80007da:	4826      	ldr	r0, [pc, #152]	@ (8000874 <HAL_I2C_MspInit+0xe4>)
 80007dc:	f002 fa72 	bl	8002cc4 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80007e0:	4b23      	ldr	r3, [pc, #140]	@ (8000870 <HAL_I2C_MspInit+0xe0>)
 80007e2:	69db      	ldr	r3, [r3, #28]
 80007e4:	4a22      	ldr	r2, [pc, #136]	@ (8000870 <HAL_I2C_MspInit+0xe0>)
 80007e6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80007ea:	61d3      	str	r3, [r2, #28]
 80007ec:	4b20      	ldr	r3, [pc, #128]	@ (8000870 <HAL_I2C_MspInit+0xe0>)
 80007ee:	69db      	ldr	r3, [r3, #28]
 80007f0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80007f4:	60bb      	str	r3, [r7, #8]
 80007f6:	68bb      	ldr	r3, [r7, #8]

    /* I2C1 DMA Init */
    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Channel6;
 80007f8:	4b1f      	ldr	r3, [pc, #124]	@ (8000878 <HAL_I2C_MspInit+0xe8>)
 80007fa:	4a20      	ldr	r2, [pc, #128]	@ (800087c <HAL_I2C_MspInit+0xec>)
 80007fc:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80007fe:	4b1e      	ldr	r3, [pc, #120]	@ (8000878 <HAL_I2C_MspInit+0xe8>)
 8000800:	2210      	movs	r2, #16
 8000802:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000804:	4b1c      	ldr	r3, [pc, #112]	@ (8000878 <HAL_I2C_MspInit+0xe8>)
 8000806:	2200      	movs	r2, #0
 8000808:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800080a:	4b1b      	ldr	r3, [pc, #108]	@ (8000878 <HAL_I2C_MspInit+0xe8>)
 800080c:	2280      	movs	r2, #128	@ 0x80
 800080e:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000810:	4b19      	ldr	r3, [pc, #100]	@ (8000878 <HAL_I2C_MspInit+0xe8>)
 8000812:	2200      	movs	r2, #0
 8000814:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000816:	4b18      	ldr	r3, [pc, #96]	@ (8000878 <HAL_I2C_MspInit+0xe8>)
 8000818:	2200      	movs	r2, #0
 800081a:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 800081c:	4b16      	ldr	r3, [pc, #88]	@ (8000878 <HAL_I2C_MspInit+0xe8>)
 800081e:	2200      	movs	r2, #0
 8000820:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8000822:	4b15      	ldr	r3, [pc, #84]	@ (8000878 <HAL_I2C_MspInit+0xe8>)
 8000824:	2200      	movs	r2, #0
 8000826:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 8000828:	4813      	ldr	r0, [pc, #76]	@ (8000878 <HAL_I2C_MspInit+0xe8>)
 800082a:	f001 ff25 	bl	8002678 <HAL_DMA_Init>
 800082e:	4603      	mov	r3, r0
 8000830:	2b00      	cmp	r3, #0
 8000832:	d001      	beq.n	8000838 <HAL_I2C_MspInit+0xa8>
    {
      Error_Handler();
 8000834:	f000 fbb4 	bl	8000fa0 <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmatx,hdma_i2c1_tx);
 8000838:	687b      	ldr	r3, [r7, #4]
 800083a:	4a0f      	ldr	r2, [pc, #60]	@ (8000878 <HAL_I2C_MspInit+0xe8>)
 800083c:	635a      	str	r2, [r3, #52]	@ 0x34
 800083e:	4a0e      	ldr	r2, [pc, #56]	@ (8000878 <HAL_I2C_MspInit+0xe8>)
 8000840:	687b      	ldr	r3, [r7, #4]
 8000842:	6253      	str	r3, [r2, #36]	@ 0x24

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 5, 0);
 8000844:	2200      	movs	r2, #0
 8000846:	2105      	movs	r1, #5
 8000848:	201f      	movs	r0, #31
 800084a:	f001 fed1 	bl	80025f0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 800084e:	201f      	movs	r0, #31
 8000850:	f001 fefa 	bl	8002648 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 5, 0);
 8000854:	2200      	movs	r2, #0
 8000856:	2105      	movs	r1, #5
 8000858:	2020      	movs	r0, #32
 800085a:	f001 fec9 	bl	80025f0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 800085e:	2020      	movs	r0, #32
 8000860:	f001 fef2 	bl	8002648 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000864:	bf00      	nop
 8000866:	3720      	adds	r7, #32
 8000868:	46bd      	mov	sp, r7
 800086a:	bd80      	pop	{r7, pc}
 800086c:	40005400 	.word	0x40005400
 8000870:	40021000 	.word	0x40021000
 8000874:	40010c00 	.word	0x40010c00
 8000878:	20000158 	.word	0x20000158
 800087c:	4002006c 	.word	0x4002006c

08000880 <keypad_run_task>:
/**
 * @brief Вхідна точка задачі RTOS.
 * Це ім'я ("keypad_task_entry") ви вказали в CubeMX.
 */
void keypad_run_task(void)
{
 8000880:	b580      	push	{r7, lr}
 8000882:	af00      	add	r7, sp, #0
    g_keypad.task(); // Передаємо керування C++ об'єкту
 8000884:	4802      	ldr	r0, [pc, #8]	@ (8000890 <keypad_run_task+0x10>)
 8000886:	f000 f8c5 	bl	8000a14 <_ZN8MyKeypad4taskEv>
}
 800088a:	bf00      	nop
 800088c:	bd80      	pop	{r7, pc}
 800088e:	bf00      	nop
 8000890:	2000019c 	.word	0x2000019c

08000894 <_ZN8MyKeypadC1Ev>:

} // extern "C"

// --- C++ Class Implementation ---

MyKeypad::MyKeypad()
 8000894:	b4b0      	push	{r4, r5, r7}
 8000896:	b083      	sub	sp, #12
 8000898:	af00      	add	r7, sp, #0
 800089a:	6078      	str	r0, [r7, #4]
 800089c:	687b      	ldr	r3, [r7, #4]
 800089e:	4a17      	ldr	r2, [pc, #92]	@ (80008fc <_ZN8MyKeypadC1Ev+0x68>)
 80008a0:	461c      	mov	r4, r3
 80008a2:	4615      	mov	r5, r2
 80008a4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80008a6:	6020      	str	r0, [r4, #0]
 80008a8:	6061      	str	r1, [r4, #4]
 80008aa:	60a2      	str	r2, [r4, #8]
 80008ac:	60e3      	str	r3, [r4, #12]
 80008ae:	687b      	ldr	r3, [r7, #4]
 80008b0:	4913      	ldr	r1, [pc, #76]	@ (8000900 <_ZN8MyKeypadC1Ev+0x6c>)
 80008b2:	f103 0210 	add.w	r2, r3, #16
 80008b6:	460b      	mov	r3, r1
 80008b8:	cb03      	ldmia	r3!, {r0, r1}
 80008ba:	6010      	str	r0, [r2, #0]
 80008bc:	6051      	str	r1, [r2, #4]
 80008be:	687b      	ldr	r3, [r7, #4]
 80008c0:	4910      	ldr	r1, [pc, #64]	@ (8000904 <_ZN8MyKeypadC1Ev+0x70>)
 80008c2:	f103 0218 	add.w	r2, r3, #24
 80008c6:	460b      	mov	r3, r1
 80008c8:	cb03      	ldmia	r3!, {r0, r1}
 80008ca:	6010      	str	r0, [r2, #0]
 80008cc:	6051      	str	r1, [r2, #4]
 80008ce:	687b      	ldr	r3, [r7, #4]
 80008d0:	8b1a      	ldrh	r2, [r3, #24]
 80008d2:	687b      	ldr	r3, [r7, #4]
 80008d4:	8b5b      	ldrh	r3, [r3, #26]
 80008d6:	4313      	orrs	r3, r2
 80008d8:	b29a      	uxth	r2, r3
 80008da:	687b      	ldr	r3, [r7, #4]
 80008dc:	8b9b      	ldrh	r3, [r3, #28]
 80008de:	4313      	orrs	r3, r2
 80008e0:	b29a      	uxth	r2, r3
 80008e2:	687b      	ldr	r3, [r7, #4]
 80008e4:	8bdb      	ldrh	r3, [r3, #30]
 80008e6:	4313      	orrs	r3, r2
 80008e8:	b29a      	uxth	r2, r3
 80008ea:	687b      	ldr	r3, [r7, #4]
 80008ec:	841a      	strh	r2, [r3, #32]
{
    // Конструктор
}
 80008ee:	687b      	ldr	r3, [r7, #4]
 80008f0:	4618      	mov	r0, r3
 80008f2:	370c      	adds	r7, #12
 80008f4:	46bd      	mov	sp, r7
 80008f6:	bcb0      	pop	{r4, r5, r7}
 80008f8:	4770      	bx	lr
 80008fa:	bf00      	nop
 80008fc:	0800bedc 	.word	0x0800bedc
 8000900:	0800beec 	.word	0x0800beec
 8000904:	0800bef4 	.word	0x0800bef4

08000908 <_ZN8MyKeypad4initEv>:

/**
 * @brief Ініціалізує піни клавіатури (з вашого СТАРОГО коду)
 */
void MyKeypad::init()
{
 8000908:	b580      	push	{r7, lr}
 800090a:	b082      	sub	sp, #8
 800090c:	af00      	add	r7, sp, #0
 800090e:	6078      	str	r0, [r7, #4]
    // Взято з вашого старого MyKeypad::init()
    // Встановлює всі стовпці в LOW (idle state)
    // Примітка: переконайтеся, що 'all_col_pins' визначено у 'keypad.hpp'
    HAL_GPIO_WritePin(GPIOB, all_col_pins, GPIO_PIN_RESET);
 8000910:	687b      	ldr	r3, [r7, #4]
 8000912:	8c1b      	ldrh	r3, [r3, #32]
 8000914:	2200      	movs	r2, #0
 8000916:	4619      	mov	r1, r3
 8000918:	4803      	ldr	r0, [pc, #12]	@ (8000928 <_ZN8MyKeypad4initEv+0x20>)
 800091a:	f002 fc61 	bl	80031e0 <HAL_GPIO_WritePin>
}
 800091e:	bf00      	nop
 8000920:	3708      	adds	r7, #8
 8000922:	46bd      	mov	sp, r7
 8000924:	bd80      	pop	{r7, pc}
 8000926:	bf00      	nop
 8000928:	40010c00 	.word	0x40010c00

0800092c <_ZN8MyKeypad13scan_no_delayEv>:

/**
 * @brief Сканує клавіатуру (з вашого СТАРОГО коду)
 */
char MyKeypad::scan_no_delay()
{
 800092c:	b580      	push	{r7, lr}
 800092e:	b086      	sub	sp, #24
 8000930:	af00      	add	r7, sp, #0
 8000932:	6078      	str	r0, [r7, #4]
    // === Вся ця логіка взята з вашого старого MyKeypad::scan_no_delay() ===

    // 1. Встановити всі стовпці в HIGH (неактивний стан для логіки pull-up)
    HAL_GPIO_WritePin(GPIOB, all_col_pins, GPIO_PIN_SET);
 8000934:	687b      	ldr	r3, [r7, #4]
 8000936:	8c1b      	ldrh	r3, [r3, #32]
 8000938:	2201      	movs	r2, #1
 800093a:	4619      	mov	r1, r3
 800093c:	4833      	ldr	r0, [pc, #204]	@ (8000a0c <_ZN8MyKeypad13scan_no_delayEv+0xe0>)
 800093e:	f002 fc4f 	bl	80031e0 <HAL_GPIO_WritePin>

    // Мікро-затримка для стабілізації
    for(volatile int i=0; i<500; i++);
 8000942:	2300      	movs	r3, #0
 8000944:	60bb      	str	r3, [r7, #8]
 8000946:	e002      	b.n	800094e <_ZN8MyKeypad13scan_no_delayEv+0x22>
 8000948:	68bb      	ldr	r3, [r7, #8]
 800094a:	3301      	adds	r3, #1
 800094c:	60bb      	str	r3, [r7, #8]
 800094e:	68bb      	ldr	r3, [r7, #8]
 8000950:	f240 12f3 	movw	r2, #499	@ 0x1f3
 8000954:	4293      	cmp	r3, r2
 8000956:	bfd4      	ite	le
 8000958:	2301      	movle	r3, #1
 800095a:	2300      	movgt	r3, #0
 800095c:	b2db      	uxtb	r3, r3
 800095e:	2b00      	cmp	r3, #0
 8000960:	d1f2      	bne.n	8000948 <_ZN8MyKeypad13scan_no_delayEv+0x1c>

    // 2. Ітерація по стовпцях
    for (int c = 0; c < 4; c++) {
 8000962:	2300      	movs	r3, #0
 8000964:	617b      	str	r3, [r7, #20]
 8000966:	e041      	b.n	80009ec <_ZN8MyKeypad13scan_no_delayEv+0xc0>
        // Активувати поточний стовпець (встановити LOW)
        HAL_GPIO_WritePin(GPIOB, col_pins[c], GPIO_PIN_RESET);
 8000968:	687b      	ldr	r3, [r7, #4]
 800096a:	697a      	ldr	r2, [r7, #20]
 800096c:	320c      	adds	r2, #12
 800096e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8000972:	2200      	movs	r2, #0
 8000974:	4619      	mov	r1, r3
 8000976:	4825      	ldr	r0, [pc, #148]	@ (8000a0c <_ZN8MyKeypad13scan_no_delayEv+0xe0>)
 8000978:	f002 fc32 	bl	80031e0 <HAL_GPIO_WritePin>

        // 3. Читати всі рядки
        for (int r = 0; r < 4; r++) {
 800097c:	2300      	movs	r3, #0
 800097e:	613b      	str	r3, [r7, #16]
 8000980:	e024      	b.n	80009cc <_ZN8MyKeypad13scan_no_delayEv+0xa0>
            // Перевірити, чи пін "підтягнутий" до LOW
            if (HAL_GPIO_ReadPin(GPIOA, row_pins[r]) == GPIO_PIN_RESET) {
 8000982:	687b      	ldr	r3, [r7, #4]
 8000984:	693a      	ldr	r2, [r7, #16]
 8000986:	3208      	adds	r2, #8
 8000988:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800098c:	4619      	mov	r1, r3
 800098e:	4820      	ldr	r0, [pc, #128]	@ (8000a10 <_ZN8MyKeypad13scan_no_delayEv+0xe4>)
 8000990:	f002 fc06 	bl	80031a0 <HAL_GPIO_ReadPin>
 8000994:	4603      	mov	r3, r0
 8000996:	2b00      	cmp	r3, #0
 8000998:	bf0c      	ite	eq
 800099a:	2301      	moveq	r3, #1
 800099c:	2300      	movne	r3, #0
 800099e:	b2db      	uxtb	r3, r3
 80009a0:	2b00      	cmp	r3, #0
 80009a2:	d010      	beq.n	80009c6 <_ZN8MyKeypad13scan_no_delayEv+0x9a>
                char key = key_map[r][c];
 80009a4:	687a      	ldr	r2, [r7, #4]
 80009a6:	693b      	ldr	r3, [r7, #16]
 80009a8:	009b      	lsls	r3, r3, #2
 80009aa:	441a      	add	r2, r3
 80009ac:	697b      	ldr	r3, [r7, #20]
 80009ae:	4413      	add	r3, r2
 80009b0:	781b      	ldrb	r3, [r3, #0]
 80009b2:	73fb      	strb	r3, [r7, #15]

                // 4. Повернути всі стовпці в idle (LOW)
                HAL_GPIO_WritePin(GPIOB, all_col_pins, GPIO_PIN_RESET);
 80009b4:	687b      	ldr	r3, [r7, #4]
 80009b6:	8c1b      	ldrh	r3, [r3, #32]
 80009b8:	2200      	movs	r2, #0
 80009ba:	4619      	mov	r1, r3
 80009bc:	4813      	ldr	r0, [pc, #76]	@ (8000a0c <_ZN8MyKeypad13scan_no_delayEv+0xe0>)
 80009be:	f002 fc0f 	bl	80031e0 <HAL_GPIO_WritePin>
                return key;
 80009c2:	7bfb      	ldrb	r3, [r7, #15]
 80009c4:	e01d      	b.n	8000a02 <_ZN8MyKeypad13scan_no_delayEv+0xd6>
        for (int r = 0; r < 4; r++) {
 80009c6:	693b      	ldr	r3, [r7, #16]
 80009c8:	3301      	adds	r3, #1
 80009ca:	613b      	str	r3, [r7, #16]
 80009cc:	693b      	ldr	r3, [r7, #16]
 80009ce:	2b03      	cmp	r3, #3
 80009d0:	ddd7      	ble.n	8000982 <_ZN8MyKeypad13scan_no_delayEv+0x56>
            }
        }
        // Деактивувати поточний стовпець (встановити HIGH)
        HAL_GPIO_WritePin(GPIOB, col_pins[c], GPIO_PIN_SET);
 80009d2:	687b      	ldr	r3, [r7, #4]
 80009d4:	697a      	ldr	r2, [r7, #20]
 80009d6:	320c      	adds	r2, #12
 80009d8:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80009dc:	2201      	movs	r2, #1
 80009de:	4619      	mov	r1, r3
 80009e0:	480a      	ldr	r0, [pc, #40]	@ (8000a0c <_ZN8MyKeypad13scan_no_delayEv+0xe0>)
 80009e2:	f002 fbfd 	bl	80031e0 <HAL_GPIO_WritePin>
    for (int c = 0; c < 4; c++) {
 80009e6:	697b      	ldr	r3, [r7, #20]
 80009e8:	3301      	adds	r3, #1
 80009ea:	617b      	str	r3, [r7, #20]
 80009ec:	697b      	ldr	r3, [r7, #20]
 80009ee:	2b03      	cmp	r3, #3
 80009f0:	ddba      	ble.n	8000968 <_ZN8MyKeypad13scan_no_delayEv+0x3c>
    }

    // 5. Повернути всі стовпці в idle (LOW)
    HAL_GPIO_WritePin(GPIOB, all_col_pins, GPIO_PIN_RESET);
 80009f2:	687b      	ldr	r3, [r7, #4]
 80009f4:	8c1b      	ldrh	r3, [r3, #32]
 80009f6:	2200      	movs	r2, #0
 80009f8:	4619      	mov	r1, r3
 80009fa:	4804      	ldr	r0, [pc, #16]	@ (8000a0c <_ZN8MyKeypad13scan_no_delayEv+0xe0>)
 80009fc:	f002 fbf0 	bl	80031e0 <HAL_GPIO_WritePin>
    return '\0'; // Повертаємо null-символ, якщо нічого не натиснуто
 8000a00:	2300      	movs	r3, #0
}
 8000a02:	4618      	mov	r0, r3
 8000a04:	3718      	adds	r7, #24
 8000a06:	46bd      	mov	sp, r7
 8000a08:	bd80      	pop	{r7, pc}
 8000a0a:	bf00      	nop
 8000a0c:	40010c00 	.word	0x40010c00
 8000a10:	40010800 	.word	0x40010800

08000a14 <_ZN8MyKeypad4taskEv>:
/**
 * @brief ГОЛОВНИЙ ЦИКЛ ЗАДАЧІ КЛАВІАТУРИ
 * (Цей код з вашого НОВОГО файлу - він вже правильний)
 */
void MyKeypad::task(void)
{
 8000a14:	b580      	push	{r7, lr}
 8000a16:	b08a      	sub	sp, #40	@ 0x28
 8000a18:	af00      	add	r7, sp, #0
 8000a1a:	6078      	str	r0, [r7, #4]
    this->init(); // Ініціалізуємо піни
 8000a1c:	6878      	ldr	r0, [r7, #4]
 8000a1e:	f7ff ff73 	bl	8000908 <_ZN8MyKeypad4initEv>

    // Змінні стану для "debounce"
    char last_key_seen = 0;
 8000a22:	2300      	movs	r3, #0
 8000a24:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    uint32_t press_time = 0;
 8000a28:	2300      	movs	r3, #0
 8000a2a:	623b      	str	r3, [r7, #32]
    bool key_reported = false;
 8000a2c:	2300      	movs	r3, #0
 8000a2e:	77fb      	strb	r3, [r7, #31]

    // (Примітка: переконайтеся, що CMSIS_OS V2 увімкнено для xTaskGetTickCount)
    // Якщо ні, osKernelGetTickCount() є CMSIS-еквівалентом
    const uint32_t DEBOUNCE_TIME_MS = 50;
 8000a30:	2332      	movs	r3, #50	@ 0x32
 8000a32:	61bb      	str	r3, [r7, #24]

    while (1)
    {
        // 1. Отримуємо "сире" натискання
        char key = this->scan_no_delay();
 8000a34:	6878      	ldr	r0, [r7, #4]
 8000a36:	f7ff ff79 	bl	800092c <_ZN8MyKeypad13scan_no_delayEv>
 8000a3a:	4603      	mov	r3, r0
 8000a3c:	73fb      	strb	r3, [r7, #15]

        // Використовуємо CMSIS-функції
        uint32_t now = osKernelGetTickCount(); // * portTICK_PERIOD_MS не потрібно, osKernelGetTickCount() вже в мс
 8000a3e:	f007 f89f 	bl	8007b80 <osKernelGetTickCount>
 8000a42:	6178      	str	r0, [r7, #20]

        // --- Повертаємось до вашої логіки з "нового" файлу, вона коректна ---
        // (Виправлення мого виправлення - ваш код був правильний,
        //  xTaskGetTickCount доступний через cmsis_os.h)

        uint32_t now_ticks = xTaskGetTickCount(); // Отримуємо тіки
 8000a44:	f009 f840 	bl	8009ac8 <xTaskGetTickCount>
 8000a48:	6138      	str	r0, [r7, #16]

        if (key != 0) {
 8000a4a:	7bfb      	ldrb	r3, [r7, #15]
 8000a4c:	2b00      	cmp	r3, #0
 8000a4e:	d022      	beq.n	8000a96 <_ZN8MyKeypad4taskEv+0x82>
            if (key != last_key_seen) {
 8000a50:	7bfb      	ldrb	r3, [r7, #15]
 8000a52:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8000a56:	429a      	cmp	r2, r3
 8000a58:	d007      	beq.n	8000a6a <_ZN8MyKeypad4taskEv+0x56>
                last_key_seen = key;
 8000a5a:	7bfb      	ldrb	r3, [r7, #15]
 8000a5c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                press_time = now_ticks; // Зберігаємо тіки
 8000a60:	693b      	ldr	r3, [r7, #16]
 8000a62:	623b      	str	r3, [r7, #32]
                key_reported = false;
 8000a64:	2300      	movs	r3, #0
 8000a66:	77fb      	strb	r3, [r7, #31]
 8000a68:	e01a      	b.n	8000aa0 <_ZN8MyKeypad4taskEv+0x8c>
            }
            // Конвертуємо DEBOUNCE_TIME_MS в тіки для порівняння
            else if ( (now_ticks - press_time) > pdMS_TO_TICKS(DEBOUNCE_TIME_MS) && !key_reported) {
 8000a6a:	693a      	ldr	r2, [r7, #16]
 8000a6c:	6a3b      	ldr	r3, [r7, #32]
 8000a6e:	1ad3      	subs	r3, r2, r3
 8000a70:	2b32      	cmp	r3, #50	@ 0x32
 8000a72:	d915      	bls.n	8000aa0 <_ZN8MyKeypad4taskEv+0x8c>
 8000a74:	7ffb      	ldrb	r3, [r7, #31]
 8000a76:	f083 0301 	eor.w	r3, r3, #1
 8000a7a:	b2db      	uxtb	r3, r3
 8000a7c:	2b00      	cmp	r3, #0
 8000a7e:	d00f      	beq.n	8000aa0 <_ZN8MyKeypad4taskEv+0x8c>
                key_reported = true;
 8000a80:	2301      	movs	r3, #1
 8000a82:	77fb      	strb	r3, [r7, #31]

                // === ГОЛОВНА ЗМІНА (вже була у вас) ===
                osMessageQueuePut(keyEventQueueHandleHandle, &key, 0, 0);
 8000a84:	4b08      	ldr	r3, [pc, #32]	@ (8000aa8 <_ZN8MyKeypad4taskEv+0x94>)
 8000a86:	6818      	ldr	r0, [r3, #0]
 8000a88:	f107 010f 	add.w	r1, r7, #15
 8000a8c:	2300      	movs	r3, #0
 8000a8e:	2200      	movs	r2, #0
 8000a90:	f007 facc 	bl	800802c <osMessageQueuePut>
 8000a94:	e004      	b.n	8000aa0 <_ZN8MyKeypad4taskEv+0x8c>
            }
        } else {
            last_key_seen = 0;
 8000a96:	2300      	movs	r3, #0
 8000a98:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            key_reported = false;
 8000a9c:	2300      	movs	r3, #0
 8000a9e:	77fb      	strb	r3, [r7, #31]
        }

        osDelay(10); // Засипаємо на 10мс
 8000aa0:	200a      	movs	r0, #10
 8000aa2:	f007 f914 	bl	8007cce <osDelay>
    }
 8000aa6:	e7c5      	b.n	8000a34 <_ZN8MyKeypad4taskEv+0x20>
 8000aa8:	200000f8 	.word	0x200000f8

08000aac <_Z41__static_initialization_and_destruction_0v>:
}
 8000aac:	b580      	push	{r7, lr}
 8000aae:	af00      	add	r7, sp, #0
MyKeypad g_keypad;
 8000ab0:	4802      	ldr	r0, [pc, #8]	@ (8000abc <_Z41__static_initialization_and_destruction_0v+0x10>)
 8000ab2:	f7ff feef 	bl	8000894 <_ZN8MyKeypadC1Ev>
}
 8000ab6:	bf00      	nop
 8000ab8:	bd80      	pop	{r7, pc}
 8000aba:	bf00      	nop
 8000abc:	2000019c 	.word	0x2000019c

08000ac0 <_GLOBAL__sub_I_g_keypad>:
 8000ac0:	b580      	push	{r7, lr}
 8000ac2:	af00      	add	r7, sp, #0
 8000ac4:	f7ff fff2 	bl	8000aac <_Z41__static_initialization_and_destruction_0v>
 8000ac8:	bd80      	pop	{r7, pc}
	...

08000acc <logic_run_task>:
/**
 * @brief Вхідна точка задачі RTOS.
 * Це ім'я ("logic_task_entry") ви вказали в CubeMX.
 */
void logic_run_task(void)
{
 8000acc:	b580      	push	{r7, lr}
 8000ace:	af00      	add	r7, sp, #0
    g_logic_task.task(); // Передаємо керування C++ об'єкту
 8000ad0:	4802      	ldr	r0, [pc, #8]	@ (8000adc <logic_run_task+0x10>)
 8000ad2:	f000 f813 	bl	8000afc <_ZN9LogicTask4taskEv>
}
 8000ad6:	bf00      	nop
 8000ad8:	bd80      	pop	{r7, pc}
 8000ada:	bf00      	nop
 8000adc:	200001c0 	.word	0x200001c0

08000ae0 <_ZN9LogicTaskC1Ev>:

} // extern "C"

// --- C++ Class Implementation ---

LogicTask::LogicTask()
 8000ae0:	b480      	push	{r7}
 8000ae2:	b083      	sub	sp, #12
 8000ae4:	af00      	add	r7, sp, #0
 8000ae6:	6078      	str	r0, [r7, #4]
{
    // Встановлюємо початковий режим
    this->current_mode = MODE_NORMAL_KEYS;
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	2200      	movs	r2, #0
 8000aec:	701a      	strb	r2, [r3, #0]
}
 8000aee:	687b      	ldr	r3, [r7, #4]
 8000af0:	4618      	mov	r0, r3
 8000af2:	370c      	adds	r7, #12
 8000af4:	46bd      	mov	sp, r7
 8000af6:	bc80      	pop	{r7}
 8000af8:	4770      	bx	lr
	...

08000afc <_ZN9LogicTask4taskEv>:

/**
 * @brief ГОЛОВНИЙ ЦИКЛ ЗАДАЧІ ЛОГІКИ
 */
void LogicTask::task(void)
{
 8000afc:	b580      	push	{r7, lr}
 8000afe:	b084      	sub	sp, #16
 8000b00:	af00      	add	r7, sp, #0
 8000b02:	6078      	str	r0, [r7, #4]
    // Буфер для отримання символу з черги клавіатури
    char received_key;

    // Початкове повідомлення на дисплей
    send_display_status("Mode: Normal");
 8000b04:	491b      	ldr	r1, [pc, #108]	@ (8000b74 <_ZN9LogicTask4taskEv+0x78>)
 8000b06:	6878      	ldr	r0, [r7, #4]
 8000b08:	f000 f930 	bl	8000d6c <_ZN9LogicTask19send_display_statusEPKc>
    send_display_main("Ready.");
 8000b0c:	491a      	ldr	r1, [pc, #104]	@ (8000b78 <_ZN9LogicTask4taskEv+0x7c>)
 8000b0e:	6878      	ldr	r0, [r7, #4]
 8000b10:	f000 f94a 	bl	8000da8 <_ZN9LogicTask17send_display_mainEPKc>

    while (1)
    {
        // "Заснути" і чекати на натискання клавіші
    	if (osMessageQueueGet(keyEventQueueHandleHandle, &received_key, NULL, osWaitForever) == osOK)
 8000b14:	4b19      	ldr	r3, [pc, #100]	@ (8000b7c <_ZN9LogicTask4taskEv+0x80>)
 8000b16:	6818      	ldr	r0, [r3, #0]
 8000b18:	f107 010f 	add.w	r1, r7, #15
 8000b1c:	f04f 33ff 	mov.w	r3, #4294967295
 8000b20:	2200      	movs	r2, #0
 8000b22:	f007 fae3 	bl	80080ec <osMessageQueueGet>
 8000b26:	4603      	mov	r3, r0
 8000b28:	2b00      	cmp	r3, #0
 8000b2a:	bf0c      	ite	eq
 8000b2c:	2301      	moveq	r3, #1
 8000b2e:	2300      	movne	r3, #0
 8000b30:	b2db      	uxtb	r3, r3
 8000b32:	2b00      	cmp	r3, #0
 8000b34:	d0ee      	beq.n	8000b14 <_ZN9LogicTask4taskEv+0x18>
        {
            // Ми прокинулись! Отримали клавішу.
            // Тепер передаємо її обробнику, що відповідає за поточний режим.

            switch (this->current_mode)
 8000b36:	687b      	ldr	r3, [r7, #4]
 8000b38:	781b      	ldrb	r3, [r3, #0]
 8000b3a:	2b02      	cmp	r3, #2
 8000b3c:	d012      	beq.n	8000b64 <_ZN9LogicTask4taskEv+0x68>
 8000b3e:	2b02      	cmp	r3, #2
 8000b40:	dce8      	bgt.n	8000b14 <_ZN9LogicTask4taskEv+0x18>
 8000b42:	2b00      	cmp	r3, #0
 8000b44:	d002      	beq.n	8000b4c <_ZN9LogicTask4taskEv+0x50>
 8000b46:	2b01      	cmp	r3, #1
 8000b48:	d006      	beq.n	8000b58 <_ZN9LogicTask4taskEv+0x5c>
 8000b4a:	e011      	b.n	8000b70 <_ZN9LogicTask4taskEv+0x74>
            {
                case MODE_NORMAL_KEYS:
                    handle_mode_normal_keys(received_key);
 8000b4c:	7bfb      	ldrb	r3, [r7, #15]
 8000b4e:	4619      	mov	r1, r3
 8000b50:	6878      	ldr	r0, [r7, #4]
 8000b52:	f000 f815 	bl	8000b80 <_ZN9LogicTask23handle_mode_normal_keysEc>
                    break;
 8000b56:	e00b      	b.n	8000b70 <_ZN9LogicTask4taskEv+0x74>

                case MODE_SERVO_ARROWS:
                    handle_mode_servo_arrows(received_key);
 8000b58:	7bfb      	ldrb	r3, [r7, #15]
 8000b5a:	4619      	mov	r1, r3
 8000b5c:	6878      	ldr	r0, [r7, #4]
 8000b5e:	f000 f859 	bl	8000c14 <_ZN9LogicTask24handle_mode_servo_arrowsEc>
                    break;
 8000b62:	e005      	b.n	8000b70 <_ZN9LogicTask4taskEv+0x74>

                case MODE_SEND_PRESET_ABC:
                    handle_mode_send_preset(received_key);
 8000b64:	7bfb      	ldrb	r3, [r7, #15]
 8000b66:	4619      	mov	r1, r3
 8000b68:	6878      	ldr	r0, [r7, #4]
 8000b6a:	f000 f8d5 	bl	8000d18 <_ZN9LogicTask23handle_mode_send_presetEc>
                    break;
 8000b6e:	bf00      	nop
    	if (osMessageQueueGet(keyEventQueueHandleHandle, &received_key, NULL, osWaitForever) == osOK)
 8000b70:	e7d0      	b.n	8000b14 <_ZN9LogicTask4taskEv+0x18>
 8000b72:	bf00      	nop
 8000b74:	0800befc 	.word	0x0800befc
 8000b78:	0800bf0c 	.word	0x0800bf0c
 8000b7c:	200000f8 	.word	0x200000f8

08000b80 <_ZN9LogicTask23handle_mode_normal_keysEc>:

// --- Реалізація обробників режимів ---
// (Ця логіка реалізує 3 режими, які ми обговорювали)

void LogicTask::handle_mode_normal_keys(char key)
{
 8000b80:	b580      	push	{r7, lr}
 8000b82:	b08a      	sub	sp, #40	@ 0x28
 8000b84:	af00      	add	r7, sp, #0
 8000b86:	6078      	str	r0, [r7, #4]
 8000b88:	460b      	mov	r3, r1
 8000b8a:	70fb      	strb	r3, [r7, #3]
    // У цьому режимі ми передаємо всі клавіші
	send_display_main("");
 8000b8c:	491b      	ldr	r1, [pc, #108]	@ (8000bfc <_ZN9LogicTask23handle_mode_normal_keysEc+0x7c>)
 8000b8e:	6878      	ldr	r0, [r7, #4]
 8000b90:	f000 f90a 	bl	8000da8 <_ZN9LogicTask17send_display_mainEPKc>
    // 1. Команда для дисплея
    send_display_key(key);
 8000b94:	78fb      	ldrb	r3, [r7, #3]
 8000b96:	4619      	mov	r1, r3
 8000b98:	6878      	ldr	r0, [r7, #4]
 8000b9a:	f000 f923 	bl	8000de4 <_ZN9LogicTask16send_display_keyEc>

    // 2. Команда для радіо (наприклад, пакет "K:[key]")
    uint8_t radio_packet[32];
    snprintf((char*)radio_packet, 32, "K:%c", key);
 8000b9e:	78fb      	ldrb	r3, [r7, #3]
 8000ba0:	f107 0008 	add.w	r0, r7, #8
 8000ba4:	4a16      	ldr	r2, [pc, #88]	@ (8000c00 <_ZN9LogicTask23handle_mode_normal_keysEc+0x80>)
 8000ba6:	2120      	movs	r1, #32
 8000ba8:	f00a fbfe 	bl	800b3a8 <sniprintf>
    send_radio_packet(radio_packet, 32);
 8000bac:	f107 0308 	add.w	r3, r7, #8
 8000bb0:	2220      	movs	r2, #32
 8000bb2:	4619      	mov	r1, r3
 8000bb4:	6878      	ldr	r0, [r7, #4]
 8000bb6:	f000 f92f 	bl	8000e18 <_ZN9LogicTask17send_radio_packetEPhh>

    // 3. Перевірка на зміну режиму
    if (key == '#') {
 8000bba:	78fb      	ldrb	r3, [r7, #3]
 8000bbc:	2b23      	cmp	r3, #35	@ 0x23
 8000bbe:	d10b      	bne.n	8000bd8 <_ZN9LogicTask23handle_mode_normal_keysEc+0x58>
        this->current_mode = MODE_SERVO_ARROWS;
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	2201      	movs	r2, #1
 8000bc4:	701a      	strb	r2, [r3, #0]
        send_display_status("Mode: Servo");
 8000bc6:	490f      	ldr	r1, [pc, #60]	@ (8000c04 <_ZN9LogicTask23handle_mode_normal_keysEc+0x84>)
 8000bc8:	6878      	ldr	r0, [r7, #4]
 8000bca:	f000 f8cf 	bl	8000d6c <_ZN9LogicTask19send_display_statusEPKc>
        send_display_main("Arrows (2,4,6,8)");
 8000bce:	490e      	ldr	r1, [pc, #56]	@ (8000c08 <_ZN9LogicTask23handle_mode_normal_keysEc+0x88>)
 8000bd0:	6878      	ldr	r0, [r7, #4]
 8000bd2:	f000 f8e9 	bl	8000da8 <_ZN9LogicTask17send_display_mainEPKc>
    } else if (key == '*') {
        this->current_mode = MODE_SEND_PRESET_ABC;
        send_display_status("Mode: Send ABC");
        send_display_main("Press ANY key...");
    }
}
 8000bd6:	e00d      	b.n	8000bf4 <_ZN9LogicTask23handle_mode_normal_keysEc+0x74>
    } else if (key == '*') {
 8000bd8:	78fb      	ldrb	r3, [r7, #3]
 8000bda:	2b2a      	cmp	r3, #42	@ 0x2a
 8000bdc:	d10a      	bne.n	8000bf4 <_ZN9LogicTask23handle_mode_normal_keysEc+0x74>
        this->current_mode = MODE_SEND_PRESET_ABC;
 8000bde:	687b      	ldr	r3, [r7, #4]
 8000be0:	2202      	movs	r2, #2
 8000be2:	701a      	strb	r2, [r3, #0]
        send_display_status("Mode: Send ABC");
 8000be4:	4909      	ldr	r1, [pc, #36]	@ (8000c0c <_ZN9LogicTask23handle_mode_normal_keysEc+0x8c>)
 8000be6:	6878      	ldr	r0, [r7, #4]
 8000be8:	f000 f8c0 	bl	8000d6c <_ZN9LogicTask19send_display_statusEPKc>
        send_display_main("Press ANY key...");
 8000bec:	4908      	ldr	r1, [pc, #32]	@ (8000c10 <_ZN9LogicTask23handle_mode_normal_keysEc+0x90>)
 8000bee:	6878      	ldr	r0, [r7, #4]
 8000bf0:	f000 f8da 	bl	8000da8 <_ZN9LogicTask17send_display_mainEPKc>
}
 8000bf4:	bf00      	nop
 8000bf6:	3728      	adds	r7, #40	@ 0x28
 8000bf8:	46bd      	mov	sp, r7
 8000bfa:	bd80      	pop	{r7, pc}
 8000bfc:	0800bf14 	.word	0x0800bf14
 8000c00:	0800bf18 	.word	0x0800bf18
 8000c04:	0800bf20 	.word	0x0800bf20
 8000c08:	0800bf2c 	.word	0x0800bf2c
 8000c0c:	0800bf40 	.word	0x0800bf40
 8000c10:	0800bf50 	.word	0x0800bf50

08000c14 <_ZN9LogicTask24handle_mode_servo_arrowsEc>:

void LogicTask::handle_mode_servo_arrows(char key)
{
 8000c14:	b580      	push	{r7, lr}
 8000c16:	b08c      	sub	sp, #48	@ 0x30
 8000c18:	af00      	add	r7, sp, #0
 8000c1a:	6078      	str	r0, [r7, #4]
 8000c1c:	460b      	mov	r3, r1
 8000c1e:	70fb      	strb	r3, [r7, #3]
    uint8_t radio_packet[32] = {0};
 8000c20:	f107 030c 	add.w	r3, r7, #12
 8000c24:	2220      	movs	r2, #32
 8000c26:	2100      	movs	r1, #0
 8000c28:	4618      	mov	r0, r3
 8000c2a:	f00a fbf3 	bl	800b414 <memset>
    bool should_send = false;
 8000c2e:	2300      	movs	r3, #0
 8000c30:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    // 1. Перевіряємо, чи це "наша" клавіша
    switch (key)
 8000c34:	78fb      	ldrb	r3, [r7, #3]
 8000c36:	3b32      	subs	r3, #50	@ 0x32
 8000c38:	2b06      	cmp	r3, #6
 8000c3a:	d83d      	bhi.n	8000cb8 <_ZN9LogicTask24handle_mode_servo_arrowsEc+0xa4>
 8000c3c:	a201      	add	r2, pc, #4	@ (adr r2, 8000c44 <_ZN9LogicTask24handle_mode_servo_arrowsEc+0x30>)
 8000c3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000c42:	bf00      	nop
 8000c44:	08000c61 	.word	0x08000c61
 8000c48:	08000cb9 	.word	0x08000cb9
 8000c4c:	08000c8d 	.word	0x08000c8d
 8000c50:	08000cb9 	.word	0x08000cb9
 8000c54:	08000ca3 	.word	0x08000ca3
 8000c58:	08000cb9 	.word	0x08000cb9
 8000c5c:	08000c77 	.word	0x08000c77
    {
        case '2': // Вгору
            snprintf((char*)radio_packet, 32, "SRV:UP");
 8000c60:	f107 030c 	add.w	r3, r7, #12
 8000c64:	4a26      	ldr	r2, [pc, #152]	@ (8000d00 <_ZN9LogicTask24handle_mode_servo_arrowsEc+0xec>)
 8000c66:	2120      	movs	r1, #32
 8000c68:	4618      	mov	r0, r3
 8000c6a:	f00a fb9d 	bl	800b3a8 <sniprintf>
            should_send = true;
 8000c6e:	2301      	movs	r3, #1
 8000c70:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
            break;
 8000c74:	e020      	b.n	8000cb8 <_ZN9LogicTask24handle_mode_servo_arrowsEc+0xa4>
        case '8': // Вниз
            snprintf((char*)radio_packet, 32, "SRV:DOWN");
 8000c76:	f107 030c 	add.w	r3, r7, #12
 8000c7a:	4a22      	ldr	r2, [pc, #136]	@ (8000d04 <_ZN9LogicTask24handle_mode_servo_arrowsEc+0xf0>)
 8000c7c:	2120      	movs	r1, #32
 8000c7e:	4618      	mov	r0, r3
 8000c80:	f00a fb92 	bl	800b3a8 <sniprintf>
            should_send = true;
 8000c84:	2301      	movs	r3, #1
 8000c86:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
            break;
 8000c8a:	e015      	b.n	8000cb8 <_ZN9LogicTask24handle_mode_servo_arrowsEc+0xa4>
        case '4': // Вліво
            snprintf((char*)radio_packet, 32, "SRV:LEFT");
 8000c8c:	f107 030c 	add.w	r3, r7, #12
 8000c90:	4a1d      	ldr	r2, [pc, #116]	@ (8000d08 <_ZN9LogicTask24handle_mode_servo_arrowsEc+0xf4>)
 8000c92:	2120      	movs	r1, #32
 8000c94:	4618      	mov	r0, r3
 8000c96:	f00a fb87 	bl	800b3a8 <sniprintf>
            should_send = true;
 8000c9a:	2301      	movs	r3, #1
 8000c9c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
            break;
 8000ca0:	e00a      	b.n	8000cb8 <_ZN9LogicTask24handle_mode_servo_arrowsEc+0xa4>
        case '6': // Вправо
            snprintf((char*)radio_packet, 32, "SRV:RIGHT");
 8000ca2:	f107 030c 	add.w	r3, r7, #12
 8000ca6:	4a19      	ldr	r2, [pc, #100]	@ (8000d0c <_ZN9LogicTask24handle_mode_servo_arrowsEc+0xf8>)
 8000ca8:	2120      	movs	r1, #32
 8000caa:	4618      	mov	r0, r3
 8000cac:	f00a fb7c 	bl	800b3a8 <sniprintf>
            should_send = true;
 8000cb0:	2301      	movs	r3, #1
 8000cb2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
            break;
 8000cb6:	bf00      	nop
    }

    // 2. Якщо так - відправляємо команду на радіо
    if (should_send) {
 8000cb8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000cbc:	2b00      	cmp	r3, #0
 8000cbe:	d00c      	beq.n	8000cda <_ZN9LogicTask24handle_mode_servo_arrowsEc+0xc6>
        send_display_main((char*)radio_packet); // Покажемо на дисплеї "SRV:UP"
 8000cc0:	f107 030c 	add.w	r3, r7, #12
 8000cc4:	4619      	mov	r1, r3
 8000cc6:	6878      	ldr	r0, [r7, #4]
 8000cc8:	f000 f86e 	bl	8000da8 <_ZN9LogicTask17send_display_mainEPKc>
        send_radio_packet(radio_packet, 32);
 8000ccc:	f107 030c 	add.w	r3, r7, #12
 8000cd0:	2220      	movs	r2, #32
 8000cd2:	4619      	mov	r1, r3
 8000cd4:	6878      	ldr	r0, [r7, #4]
 8000cd6:	f000 f89f 	bl	8000e18 <_ZN9LogicTask17send_radio_packetEPhh>
    }

    // 3. Перевірка на вихід з режиму (наприклад, '#')
    if (key == '#') {
 8000cda:	78fb      	ldrb	r3, [r7, #3]
 8000cdc:	2b23      	cmp	r3, #35	@ 0x23
 8000cde:	d10a      	bne.n	8000cf6 <_ZN9LogicTask24handle_mode_servo_arrowsEc+0xe2>
        this->current_mode = MODE_NORMAL_KEYS;
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	2200      	movs	r2, #0
 8000ce4:	701a      	strb	r2, [r3, #0]
        send_display_status("Mode: Normal");
 8000ce6:	490a      	ldr	r1, [pc, #40]	@ (8000d10 <_ZN9LogicTask24handle_mode_servo_arrowsEc+0xfc>)
 8000ce8:	6878      	ldr	r0, [r7, #4]
 8000cea:	f000 f83f 	bl	8000d6c <_ZN9LogicTask19send_display_statusEPKc>
        send_display_main("Ready.");
 8000cee:	4909      	ldr	r1, [pc, #36]	@ (8000d14 <_ZN9LogicTask24handle_mode_servo_arrowsEc+0x100>)
 8000cf0:	6878      	ldr	r0, [r7, #4]
 8000cf2:	f000 f859 	bl	8000da8 <_ZN9LogicTask17send_display_mainEPKc>
    }
}
 8000cf6:	bf00      	nop
 8000cf8:	3730      	adds	r7, #48	@ 0x30
 8000cfa:	46bd      	mov	sp, r7
 8000cfc:	bd80      	pop	{r7, pc}
 8000cfe:	bf00      	nop
 8000d00:	0800bf64 	.word	0x0800bf64
 8000d04:	0800bf6c 	.word	0x0800bf6c
 8000d08:	0800bf78 	.word	0x0800bf78
 8000d0c:	0800bf84 	.word	0x0800bf84
 8000d10:	0800befc 	.word	0x0800befc
 8000d14:	0800bf0c 	.word	0x0800bf0c

08000d18 <_ZN9LogicTask23handle_mode_send_presetEc>:

void LogicTask::handle_mode_send_preset(char key)
{
 8000d18:	b580      	push	{r7, lr}
 8000d1a:	b08a      	sub	sp, #40	@ 0x28
 8000d1c:	af00      	add	r7, sp, #0
 8000d1e:	6078      	str	r0, [r7, #4]
 8000d20:	460b      	mov	r3, r1
 8000d22:	70fb      	strb	r3, [r7, #3]
    // У цьому режимі ми ігноруємо, *яку* клавішу натиснули
    // (окрім клавіші виходу)

    // 1. Команда для дисплея
    send_display_main("Sending 'Abc'...");
 8000d24:	490e      	ldr	r1, [pc, #56]	@ (8000d60 <_ZN9LogicTask23handle_mode_send_presetEc+0x48>)
 8000d26:	6878      	ldr	r0, [r7, #4]
 8000d28:	f000 f83e 	bl	8000da8 <_ZN9LogicTask17send_display_mainEPKc>

    // 2. Команда для радіо
    uint8_t radio_packet[32];
    snprintf((char*)radio_packet, 32, "Abc");
 8000d2c:	f107 0308 	add.w	r3, r7, #8
 8000d30:	4a0c      	ldr	r2, [pc, #48]	@ (8000d64 <_ZN9LogicTask23handle_mode_send_presetEc+0x4c>)
 8000d32:	2120      	movs	r1, #32
 8000d34:	4618      	mov	r0, r3
 8000d36:	f00a fb37 	bl	800b3a8 <sniprintf>
    send_radio_packet(radio_packet, 32);
 8000d3a:	f107 0308 	add.w	r3, r7, #8
 8000d3e:	2220      	movs	r2, #32
 8000d40:	4619      	mov	r1, r3
 8000d42:	6878      	ldr	r0, [r7, #4]
 8000d44:	f000 f868 	bl	8000e18 <_ZN9LogicTask17send_radio_packetEPhh>

    // 3. Автоматично повертаємось у головний режим
    this->current_mode = MODE_NORMAL_KEYS;
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	2200      	movs	r2, #0
 8000d4c:	701a      	strb	r2, [r3, #0]
    send_display_status("Mode: Normal");
 8000d4e:	4906      	ldr	r1, [pc, #24]	@ (8000d68 <_ZN9LogicTask23handle_mode_send_presetEc+0x50>)
 8000d50:	6878      	ldr	r0, [r7, #4]
 8000d52:	f000 f80b 	bl	8000d6c <_ZN9LogicTask19send_display_statusEPKc>
    // (send_display_main не кличемо, хай "Sending..." повисить)
}
 8000d56:	bf00      	nop
 8000d58:	3728      	adds	r7, #40	@ 0x28
 8000d5a:	46bd      	mov	sp, r7
 8000d5c:	bd80      	pop	{r7, pc}
 8000d5e:	bf00      	nop
 8000d60:	0800bf90 	.word	0x0800bf90
 8000d64:	0800bfa4 	.word	0x0800bfa4
 8000d68:	0800befc 	.word	0x0800befc

08000d6c <_ZN9LogicTask19send_display_statusEPKc>:


// --- Реалізація "відправників" ---

void LogicTask::send_display_status(const char* text)
{
 8000d6c:	b580      	push	{r7, lr}
 8000d6e:	b08c      	sub	sp, #48	@ 0x30
 8000d70:	af00      	add	r7, sp, #0
 8000d72:	6078      	str	r0, [r7, #4]
 8000d74:	6039      	str	r1, [r7, #0]
    DisplayMessage_t msg;
    msg.command = DISPLAY_CMD_SET_STATUS;
 8000d76:	2300      	movs	r3, #0
 8000d78:	733b      	strb	r3, [r7, #12]
    strncpy(msg.text, text, 32);
 8000d7a:	f107 030c 	add.w	r3, r7, #12
 8000d7e:	3301      	adds	r3, #1
 8000d80:	2220      	movs	r2, #32
 8000d82:	6839      	ldr	r1, [r7, #0]
 8000d84:	4618      	mov	r0, r3
 8000d86:	f00a fb4d 	bl	800b424 <strncpy>
    osMessageQueuePut(displayQueueHandleHandle, &msg, 0, 0);
 8000d8a:	4b06      	ldr	r3, [pc, #24]	@ (8000da4 <_ZN9LogicTask19send_display_statusEPKc+0x38>)
 8000d8c:	6818      	ldr	r0, [r3, #0]
 8000d8e:	f107 010c 	add.w	r1, r7, #12
 8000d92:	2300      	movs	r3, #0
 8000d94:	2200      	movs	r2, #0
 8000d96:	f007 f949 	bl	800802c <osMessageQueuePut>
}
 8000d9a:	bf00      	nop
 8000d9c:	3730      	adds	r7, #48	@ 0x30
 8000d9e:	46bd      	mov	sp, r7
 8000da0:	bd80      	pop	{r7, pc}
 8000da2:	bf00      	nop
 8000da4:	200000f4 	.word	0x200000f4

08000da8 <_ZN9LogicTask17send_display_mainEPKc>:

void LogicTask::send_display_main(const char* text)
{
 8000da8:	b580      	push	{r7, lr}
 8000daa:	b08c      	sub	sp, #48	@ 0x30
 8000dac:	af00      	add	r7, sp, #0
 8000dae:	6078      	str	r0, [r7, #4]
 8000db0:	6039      	str	r1, [r7, #0]
    DisplayMessage_t msg;
    msg.command = DISPLAY_CMD_SET_MAIN;
 8000db2:	2301      	movs	r3, #1
 8000db4:	733b      	strb	r3, [r7, #12]
    strncpy(msg.text, text, 32);
 8000db6:	f107 030c 	add.w	r3, r7, #12
 8000dba:	3301      	adds	r3, #1
 8000dbc:	2220      	movs	r2, #32
 8000dbe:	6839      	ldr	r1, [r7, #0]
 8000dc0:	4618      	mov	r0, r3
 8000dc2:	f00a fb2f 	bl	800b424 <strncpy>
    osMessageQueuePut(displayQueueHandleHandle, &msg, 0, 0);
 8000dc6:	4b06      	ldr	r3, [pc, #24]	@ (8000de0 <_ZN9LogicTask17send_display_mainEPKc+0x38>)
 8000dc8:	6818      	ldr	r0, [r3, #0]
 8000dca:	f107 010c 	add.w	r1, r7, #12
 8000dce:	2300      	movs	r3, #0
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	f007 f92b 	bl	800802c <osMessageQueuePut>
}
 8000dd6:	bf00      	nop
 8000dd8:	3730      	adds	r7, #48	@ 0x30
 8000dda:	46bd      	mov	sp, r7
 8000ddc:	bd80      	pop	{r7, pc}
 8000dde:	bf00      	nop
 8000de0:	200000f4 	.word	0x200000f4

08000de4 <_ZN9LogicTask16send_display_keyEc>:

void LogicTask::send_display_key(char key)
{
 8000de4:	b580      	push	{r7, lr}
 8000de6:	b08c      	sub	sp, #48	@ 0x30
 8000de8:	af00      	add	r7, sp, #0
 8000dea:	6078      	str	r0, [r7, #4]
 8000dec:	460b      	mov	r3, r1
 8000dee:	70fb      	strb	r3, [r7, #3]
    DisplayMessage_t msg;
    msg.command = DISPLAY_CMD_SHOW_KEY;
 8000df0:	2302      	movs	r3, #2
 8000df2:	733b      	strb	r3, [r7, #12]
    msg.key = key;
 8000df4:	78fb      	ldrb	r3, [r7, #3]
 8000df6:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
    osMessageQueuePut(displayQueueHandleHandle, &msg, 0, 0);
 8000dfa:	4b06      	ldr	r3, [pc, #24]	@ (8000e14 <_ZN9LogicTask16send_display_keyEc+0x30>)
 8000dfc:	6818      	ldr	r0, [r3, #0]
 8000dfe:	f107 010c 	add.w	r1, r7, #12
 8000e02:	2300      	movs	r3, #0
 8000e04:	2200      	movs	r2, #0
 8000e06:	f007 f911 	bl	800802c <osMessageQueuePut>
}
 8000e0a:	bf00      	nop
 8000e0c:	3730      	adds	r7, #48	@ 0x30
 8000e0e:	46bd      	mov	sp, r7
 8000e10:	bd80      	pop	{r7, pc}
 8000e12:	bf00      	nop
 8000e14:	200000f4 	.word	0x200000f4

08000e18 <_ZN9LogicTask17send_radio_packetEPhh>:

void LogicTask::send_radio_packet(uint8_t* data, uint8_t len)
{
 8000e18:	b580      	push	{r7, lr}
 8000e1a:	b084      	sub	sp, #16
 8000e1c:	af00      	add	r7, sp, #0
 8000e1e:	60f8      	str	r0, [r7, #12]
 8000e20:	60b9      	str	r1, [r7, #8]
 8000e22:	4613      	mov	r3, r2
 8000e24:	71fb      	strb	r3, [r7, #7]

	osMessageQueuePut(radioTxQueueHandleHandle, data, 0, 0);
 8000e26:	4b05      	ldr	r3, [pc, #20]	@ (8000e3c <_ZN9LogicTask17send_radio_packetEPhh+0x24>)
 8000e28:	6818      	ldr	r0, [r3, #0]
 8000e2a:	2300      	movs	r3, #0
 8000e2c:	2200      	movs	r2, #0
 8000e2e:	68b9      	ldr	r1, [r7, #8]
 8000e30:	f007 f8fc 	bl	800802c <osMessageQueuePut>
}
 8000e34:	bf00      	nop
 8000e36:	3710      	adds	r7, #16
 8000e38:	46bd      	mov	sp, r7
 8000e3a:	bd80      	pop	{r7, pc}
 8000e3c:	200000f0 	.word	0x200000f0

08000e40 <_Z41__static_initialization_and_destruction_0v>:
 8000e40:	b580      	push	{r7, lr}
 8000e42:	af00      	add	r7, sp, #0
LogicTask g_logic_task;
 8000e44:	4802      	ldr	r0, [pc, #8]	@ (8000e50 <_Z41__static_initialization_and_destruction_0v+0x10>)
 8000e46:	f7ff fe4b 	bl	8000ae0 <_ZN9LogicTaskC1Ev>
}
 8000e4a:	bf00      	nop
 8000e4c:	bd80      	pop	{r7, pc}
 8000e4e:	bf00      	nop
 8000e50:	200001c0 	.word	0x200001c0

08000e54 <_GLOBAL__sub_I_g_logic_task>:
 8000e54:	b580      	push	{r7, lr}
 8000e56:	af00      	add	r7, sp, #0
 8000e58:	f7ff fff2 	bl	8000e40 <_Z41__static_initialization_and_destruction_0v>
 8000e5c:	bd80      	pop	{r7, pc}

08000e5e <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000e5e:	b580      	push	{r7, lr}
 8000e60:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000e62:	f001 faa5 	bl	80023b0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000e66:	f000 f810 	bl	8000e8a <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000e6a:	f7ff fbbd 	bl	80005e8 <MX_GPIO_Init>
  MX_DMA_Init();
 8000e6e:	f7ff fad3 	bl	8000418 <MX_DMA_Init>
  MX_I2C1_Init();
 8000e72:	f7ff fc5f 	bl	8000734 <MX_I2C1_Init>
  MX_SPI1_Init();
 8000e76:	f000 fd07 	bl	8001888 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in cmsis_os2.c) */
 8000e7a:	f006 fe39 	bl	8007af0 <osKernelInitialize>
  MX_FREERTOS_Init();
 8000e7e:	f7ff faf9 	bl	8000474 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8000e82:	f006 fe57 	bl	8007b34 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000e86:	bf00      	nop
 8000e88:	e7fd      	b.n	8000e86 <main+0x28>

08000e8a <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000e8a:	b580      	push	{r7, lr}
 8000e8c:	b090      	sub	sp, #64	@ 0x40
 8000e8e:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000e90:	f107 0318 	add.w	r3, r7, #24
 8000e94:	2228      	movs	r2, #40	@ 0x28
 8000e96:	2100      	movs	r1, #0
 8000e98:	4618      	mov	r0, r3
 8000e9a:	f00a fabb 	bl	800b414 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e9e:	1d3b      	adds	r3, r7, #4
 8000ea0:	2200      	movs	r2, #0
 8000ea2:	601a      	str	r2, [r3, #0]
 8000ea4:	605a      	str	r2, [r3, #4]
 8000ea6:	609a      	str	r2, [r3, #8]
 8000ea8:	60da      	str	r2, [r3, #12]
 8000eaa:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000eac:	2301      	movs	r3, #1
 8000eae:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000eb0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000eb4:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000eb6:	2300      	movs	r3, #0
 8000eb8:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000eba:	2301      	movs	r3, #1
 8000ebc:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000ebe:	2302      	movs	r3, #2
 8000ec0:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000ec2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000ec6:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000ec8:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8000ecc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ece:	f107 0318 	add.w	r3, r7, #24
 8000ed2:	4618      	mov	r0, r3
 8000ed4:	f004 fe74 	bl	8005bc0 <HAL_RCC_OscConfig>
 8000ed8:	4603      	mov	r3, r0
 8000eda:	2b00      	cmp	r3, #0
 8000edc:	d001      	beq.n	8000ee2 <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000ede:	f000 f85f 	bl	8000fa0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ee2:	230f      	movs	r3, #15
 8000ee4:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000ee6:	2302      	movs	r3, #2
 8000ee8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000eea:	2300      	movs	r3, #0
 8000eec:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000eee:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000ef2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000ef4:	2300      	movs	r3, #0
 8000ef6:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000ef8:	1d3b      	adds	r3, r7, #4
 8000efa:	2102      	movs	r1, #2
 8000efc:	4618      	mov	r0, r3
 8000efe:	f005 f9cd 	bl	800629c <HAL_RCC_ClockConfig>
 8000f02:	4603      	mov	r3, r0
 8000f04:	2b00      	cmp	r3, #0
 8000f06:	d001      	beq.n	8000f0c <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000f08:	f000 f84a 	bl	8000fa0 <Error_Handler>
  }
}
 8000f0c:	bf00      	nop
 8000f0e:	3740      	adds	r7, #64	@ 0x40
 8000f10:	46bd      	mov	sp, r7
 8000f12:	bd80      	pop	{r7, pc}

08000f14 <HAL_I2C_MemTxCpltCallback>:
/**
  * @brief  I2C DMA Transfer Complete (Success) Callback.
  * @note   This is triggered by the I2C Event Interrupt when DMA finishes.
  */
void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8000f14:	b580      	push	{r7, lr}
 8000f16:	b082      	sub	sp, #8
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	6078      	str	r0, [r7, #4]
  // Check if this is our I2C1 peripheral
  if (hi2c->Instance == hi2c1.Instance)
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	681a      	ldr	r2, [r3, #0]
 8000f20:	4b06      	ldr	r3, [pc, #24]	@ (8000f3c <HAL_I2C_MemTxCpltCallback+0x28>)
 8000f22:	681b      	ldr	r3, [r3, #0]
 8000f24:	429a      	cmp	r2, r3
 8000f26:	d104      	bne.n	8000f32 <HAL_I2C_MemTxCpltCallback+0x1e>
  {
    // Give the semaphore to unblock the display_task
	  osSemaphoreRelease(i2cTxDoneSemHandleHandle);
 8000f28:	4b05      	ldr	r3, [pc, #20]	@ (8000f40 <HAL_I2C_MemTxCpltCallback+0x2c>)
 8000f2a:	681b      	ldr	r3, [r3, #0]
 8000f2c:	4618      	mov	r0, r3
 8000f2e:	f006 ffc5 	bl	8007ebc <osSemaphoreRelease>
  }
}
 8000f32:	bf00      	nop
 8000f34:	3708      	adds	r7, #8
 8000f36:	46bd      	mov	sp, r7
 8000f38:	bd80      	pop	{r7, pc}
 8000f3a:	bf00      	nop
 8000f3c:	20000104 	.word	0x20000104
 8000f40:	200000fc 	.word	0x200000fc

08000f44 <HAL_I2C_ErrorCallback>:
/**
  * @brief  I2C Error Callback.
  * @note   This is triggered by the I2C Error Interrupt.
  */
void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	b082      	sub	sp, #8
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	6078      	str	r0, [r7, #4]
  if (hi2c->Instance == hi2c1.Instance)
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	681a      	ldr	r2, [r3, #0]
 8000f50:	4b08      	ldr	r3, [pc, #32]	@ (8000f74 <HAL_I2C_ErrorCallback+0x30>)
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	429a      	cmp	r2, r3
 8000f56:	d108      	bne.n	8000f6a <HAL_I2C_ErrorCallback+0x26>
  {
    // 1. Manually reset the HAL state to HAL_I2C_STATE_READY.
    // This is our "elegant fix" to clear the HAL_BUSY state.
    hi2c->State = HAL_I2C_STATE_READY;
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	2220      	movs	r2, #32
 8000f5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    // 2. Also give the semaphore to unblock the display_task,
    //    so it doesn't get stuck on xSemaphoreTake().
    osSemaphoreRelease(i2cTxDoneSemHandleHandle);
 8000f60:	4b05      	ldr	r3, [pc, #20]	@ (8000f78 <HAL_I2C_ErrorCallback+0x34>)
 8000f62:	681b      	ldr	r3, [r3, #0]
 8000f64:	4618      	mov	r0, r3
 8000f66:	f006 ffa9 	bl	8007ebc <osSemaphoreRelease>
  }
}
 8000f6a:	bf00      	nop
 8000f6c:	3708      	adds	r7, #8
 8000f6e:	46bd      	mov	sp, r7
 8000f70:	bd80      	pop	{r7, pc}
 8000f72:	bf00      	nop
 8000f74:	20000104 	.word	0x20000104
 8000f78:	200000fc 	.word	0x200000fc

08000f7c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	b082      	sub	sp, #8
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	681b      	ldr	r3, [r3, #0]
 8000f88:	4a04      	ldr	r2, [pc, #16]	@ (8000f9c <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000f8a:	4293      	cmp	r3, r2
 8000f8c:	d101      	bne.n	8000f92 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000f8e:	f001 fa25 	bl	80023dc <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000f92:	bf00      	nop
 8000f94:	3708      	adds	r7, #8
 8000f96:	46bd      	mov	sp, r7
 8000f98:	bd80      	pop	{r7, pc}
 8000f9a:	bf00      	nop
 8000f9c:	40012c00 	.word	0x40012c00

08000fa0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000fa0:	b480      	push	{r7}
 8000fa2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000fa4:	b672      	cpsid	i
}
 8000fa6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000fa8:	bf00      	nop
 8000faa:	e7fd      	b.n	8000fa8 <Error_Handler+0x8>

08000fac <assert_failed>:
  * @param  file: pointer to the source file name
  * @param  line: assert_param error line source number
  * @retval None
  */
void assert_failed(uint8_t *file, uint32_t line)
{
 8000fac:	b480      	push	{r7}
 8000fae:	b083      	sub	sp, #12
 8000fb0:	af00      	add	r7, sp, #0
 8000fb2:	6078      	str	r0, [r7, #4]
 8000fb4:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  /* User can add his own implementation to report the file name and line number,
     ex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
  /* USER CODE END 6 */
}
 8000fb6:	bf00      	nop
 8000fb8:	370c      	adds	r7, #12
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	bc80      	pop	{r7}
 8000fbe:	4770      	bx	lr

08000fc0 <_ZN9Nrf24l01pC1EP19__SPI_HandleTypeDefP12GPIO_TypeDeftS3_th>:

// #############################################################################
// ## Конструктор
// #############################################################################

Nrf24l01p::Nrf24l01p(SPI_HandleTypeDef* spi,
 8000fc0:	b480      	push	{r7}
 8000fc2:	b085      	sub	sp, #20
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	60f8      	str	r0, [r7, #12]
 8000fc8:	60b9      	str	r1, [r7, #8]
 8000fca:	607a      	str	r2, [r7, #4]
 8000fcc:	807b      	strh	r3, [r7, #2]
                     GPIO_TypeDef* cs_port, uint16_t cs_pin,
                     GPIO_TypeDef* ce_port, uint16_t ce_pin,
                     uint8_t payload_len)
{
    // Зберігаємо всі вказівники та налаштування
    this->spi_handle = spi;
 8000fce:	68fb      	ldr	r3, [r7, #12]
 8000fd0:	68ba      	ldr	r2, [r7, #8]
 8000fd2:	601a      	str	r2, [r3, #0]
    this->csn_port = cs_port;
 8000fd4:	68fb      	ldr	r3, [r7, #12]
 8000fd6:	687a      	ldr	r2, [r7, #4]
 8000fd8:	605a      	str	r2, [r3, #4]
    this->csn_pin = cs_pin;
 8000fda:	68fb      	ldr	r3, [r7, #12]
 8000fdc:	887a      	ldrh	r2, [r7, #2]
 8000fde:	811a      	strh	r2, [r3, #8]
    this->ce_port = ce_port;
 8000fe0:	68fb      	ldr	r3, [r7, #12]
 8000fe2:	69ba      	ldr	r2, [r7, #24]
 8000fe4:	60da      	str	r2, [r3, #12]
    this->ce_pin = ce_pin;
 8000fe6:	68fb      	ldr	r3, [r7, #12]
 8000fe8:	8bba      	ldrh	r2, [r7, #28]
 8000fea:	821a      	strh	r2, [r3, #16]
    this->payload_length = payload_len;
 8000fec:	68fb      	ldr	r3, [r7, #12]
 8000fee:	f897 2020 	ldrb.w	r2, [r7, #32]
 8000ff2:	749a      	strb	r2, [r3, #18]
}
 8000ff4:	68fb      	ldr	r3, [r7, #12]
 8000ff6:	4618      	mov	r0, r3
 8000ff8:	3714      	adds	r7, #20
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	bc80      	pop	{r7}
 8000ffe:	4770      	bx	lr

08001000 <_ZN9Nrf24l01p7init_txEt13air_data_rate>:
    this->set_auto_retransmit_delay(250);
    this->ce_high(); // Вмикаємо прийом
}

void Nrf24l01p::init_tx(channel MHz, air_data_rate bps)
{
 8001000:	b580      	push	{r7, lr}
 8001002:	b082      	sub	sp, #8
 8001004:	af00      	add	r7, sp, #0
 8001006:	6078      	str	r0, [r7, #4]
 8001008:	460b      	mov	r3, r1
 800100a:	807b      	strh	r3, [r7, #2]
 800100c:	4613      	mov	r3, r2
 800100e:	707b      	strb	r3, [r7, #1]
    this->reset();
 8001010:	6878      	ldr	r0, [r7, #4]
 8001012:	f000 f9d2 	bl	80013ba <_ZN9Nrf24l01p5resetEv>
    this->set_ptx_mode();
 8001016:	6878      	ldr	r0, [r7, #4]
 8001018:	f000 fa44 	bl	80014a4 <_ZN9Nrf24l01p12set_ptx_modeEv>
    this->power_up();
 800101c:	6878      	ldr	r0, [r7, #4]
 800101e:	f000 f870 	bl	8001102 <_ZN9Nrf24l01p8power_upEv>
    this->set_rf_channel(MHz);
 8001022:	887b      	ldrh	r3, [r7, #2]
 8001024:	4619      	mov	r1, r3
 8001026:	6878      	ldr	r0, [r7, #4]
 8001028:	f000 fb1c 	bl	8001664 <_ZN9Nrf24l01p14set_rf_channelEt>
    this->set_rf_air_data_rate(bps);
 800102c:	787b      	ldrb	r3, [r7, #1]
 800102e:	4619      	mov	r1, r3
 8001030:	6878      	ldr	r0, [r7, #4]
 8001032:	f000 fb50 	bl	80016d6 <_ZN9Nrf24l01p20set_rf_air_data_rateE13air_data_rate>
    this->set_rf_tx_output_power(_0dBm);
 8001036:	2103      	movs	r1, #3
 8001038:	6878      	ldr	r0, [r7, #4]
 800103a:	f000 fb29 	bl	8001690 <_ZN9Nrf24l01p22set_rf_tx_output_powerE12output_power>
    this->set_crc_length(1);
 800103e:	2101      	movs	r1, #1
 8001040:	6878      	ldr	r0, [r7, #4]
 8001042:	f000 fa6f 	bl	8001524 <_ZN9Nrf24l01p14set_crc_lengthEh>
    this->set_address_widths(5);
 8001046:	2105      	movs	r1, #5
 8001048:	6878      	ldr	r0, [r7, #4]
 800104a:	f000 fa99 	bl	8001580 <_ZN9Nrf24l01p18set_address_widthsEh>
    this->set_auto_retransmit_count(3);
 800104e:	2103      	movs	r1, #3
 8001050:	6878      	ldr	r0, [r7, #4]
 8001052:	f000 faad 	bl	80015b0 <_ZN9Nrf24l01p25set_auto_retransmit_countEh>
    this->set_auto_retransmit_delay(250);
 8001056:	21fa      	movs	r1, #250	@ 0xfa
 8001058:	6878      	ldr	r0, [r7, #4]
 800105a:	f000 facb 	bl	80015f4 <_ZN9Nrf24l01p25set_auto_retransmit_delayEt>
    // CE залишається low. Ми піднімемо його лише для передачі.
    // У вашому C-коді було ce_high(), але для TX-режиму це не стандартно
    this->ce_low();
 800105e:	6878      	ldr	r0, [r7, #4]
 8001060:	f000 f916 	bl	8001290 <_ZN9Nrf24l01p6ce_lowEv>
}
 8001064:	bf00      	nop
 8001066:	3708      	adds	r7, #8
 8001068:	46bd      	mov	sp, r7
 800106a:	bd80      	pop	{r7, pc}

0800106c <_ZN9Nrf24l01p8transmitEPh>:
    this->read_rx_fifo(rx_payload);
    this->clear_rx_dr();
}

void Nrf24l01p::transmit(uint8_t* tx_payload)
{
 800106c:	b580      	push	{r7, lr}
 800106e:	b082      	sub	sp, #8
 8001070:	af00      	add	r7, sp, #0
 8001072:	6078      	str	r0, [r7, #4]
 8001074:	6039      	str	r1, [r7, #0]
    this->write_tx_fifo(tx_payload);
 8001076:	6839      	ldr	r1, [r7, #0]
 8001078:	6878      	ldr	r0, [r7, #4]
 800107a:	f000 fa2b 	bl	80014d4 <_ZN9Nrf24l01p13write_tx_fifoEPh>
    // Для відправки пакету потрібен імпульс CE.
    // Якщо ви не використовуєте IRQ, ви можете зробити це тут:
    // this->ce_high();
    // HAL_Delay(1); // >10us pulse
    // this->ce_low();
}
 800107e:	bf00      	nop
 8001080:	3708      	adds	r7, #8
 8001082:	46bd      	mov	sp, r7
 8001084:	bd80      	pop	{r7, pc}

08001086 <_ZN9Nrf24l01p13handle_tx_irqEv>:

void Nrf24l01p::handle_tx_irq()
{
 8001086:	b580      	push	{r7, lr}
 8001088:	b084      	sub	sp, #16
 800108a:	af00      	add	r7, sp, #0
 800108c:	6078      	str	r0, [r7, #4]
    uint8_t status = this->get_status();
 800108e:	6878      	ldr	r0, [r7, #4]
 8001090:	f000 f88a 	bl	80011a8 <_ZN9Nrf24l01p10get_statusEv>
 8001094:	4603      	mov	r3, r0
 8001096:	73fb      	strb	r3, [r7, #15]

    if (status & (1 << 5)) // TX_DS (Data Sent)
 8001098:	7bfb      	ldrb	r3, [r7, #15]
 800109a:	f003 0320 	and.w	r3, r3, #32
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d002      	beq.n	80010a8 <_ZN9Nrf24l01p13handle_tx_irqEv+0x22>
    {
        this->clear_tx_ds();
 80010a2:	6878      	ldr	r0, [r7, #4]
 80010a4:	f000 f8aa 	bl	80011fc <_ZN9Nrf24l01p11clear_tx_dsEv>
    }

    if (status & (1 << 4)) // MAX_RT (Max Retries)
 80010a8:	7bfb      	ldrb	r3, [r7, #15]
 80010aa:	f003 0310 	and.w	r3, r3, #16
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d005      	beq.n	80010be <_ZN9Nrf24l01p13handle_tx_irqEv+0x38>
    {
        this->clear_max_rt();
 80010b2:	6878      	ldr	r0, [r7, #4]
 80010b4:	f000 f8af 	bl	8001216 <_ZN9Nrf24l01p12clear_max_rtEv>
        this->flush_tx_fifo(); // Очистити FIFO, якщо не вдалося
 80010b8:	6878      	ldr	r0, [r7, #4]
 80010ba:	f000 f859 	bl	8001170 <_ZN9Nrf24l01p13flush_tx_fifoEv>
    }
}
 80010be:	bf00      	nop
 80010c0:	3710      	adds	r7, #16
 80010c2:	46bd      	mov	sp, r7
 80010c4:	bd80      	pop	{r7, pc}

080010c6 <_ZN9Nrf24l01p14set_tx_addressEPh>:

void Nrf24l01p::set_tx_address(uint8_t* address)
{
 80010c6:	b580      	push	{r7, lr}
 80010c8:	b082      	sub	sp, #8
 80010ca:	af00      	add	r7, sp, #0
 80010cc:	6078      	str	r0, [r7, #4]
 80010ce:	6039      	str	r1, [r7, #0]
    write_register_multi(NRF24L01P_REG_TX_ADDR, address, 5);
 80010d0:	2305      	movs	r3, #5
 80010d2:	683a      	ldr	r2, [r7, #0]
 80010d4:	2110      	movs	r1, #16
 80010d6:	6878      	ldr	r0, [r7, #4]
 80010d8:	f000 f941 	bl	800135e <_ZN9Nrf24l01p20write_register_multiEhPhh>
}
 80010dc:	bf00      	nop
 80010de:	3708      	adds	r7, #8
 80010e0:	46bd      	mov	sp, r7
 80010e2:	bd80      	pop	{r7, pc}

080010e4 <_ZN9Nrf24l01p17set_rx_address_p0EPh>:

void Nrf24l01p::set_rx_address_p0(uint8_t* address)
{
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b082      	sub	sp, #8
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	6078      	str	r0, [r7, #4]
 80010ec:	6039      	str	r1, [r7, #0]
    write_register_multi(NRF24L01P_REG_RX_ADDR_P0, address, 5);
 80010ee:	2305      	movs	r3, #5
 80010f0:	683a      	ldr	r2, [r7, #0]
 80010f2:	210a      	movs	r1, #10
 80010f4:	6878      	ldr	r0, [r7, #4]
 80010f6:	f000 f932 	bl	800135e <_ZN9Nrf24l01p20write_register_multiEhPhh>
}
 80010fa:	bf00      	nop
 80010fc:	3708      	adds	r7, #8
 80010fe:	46bd      	mov	sp, r7
 8001100:	bd80      	pop	{r7, pc}

08001102 <_ZN9Nrf24l01p8power_upEv>:

void Nrf24l01p::power_up()
{
 8001102:	b580      	push	{r7, lr}
 8001104:	b084      	sub	sp, #16
 8001106:	af00      	add	r7, sp, #0
 8001108:	6078      	str	r0, [r7, #4]
    uint8_t new_config = read_register(NRF24L01P_REG_CONFIG);
 800110a:	2100      	movs	r1, #0
 800110c:	6878      	ldr	r0, [r7, #4]
 800110e:	f000 f8cf 	bl	80012b0 <_ZN9Nrf24l01p13read_registerEh>
 8001112:	4603      	mov	r3, r0
 8001114:	73fb      	strb	r3, [r7, #15]
    new_config |= (1 << 1); // Set PWR_UP bit
 8001116:	7bfb      	ldrb	r3, [r7, #15]
 8001118:	f043 0302 	orr.w	r3, r3, #2
 800111c:	73fb      	strb	r3, [r7, #15]
    write_register(NRF24L01P_REG_CONFIG, new_config);
 800111e:	7bfb      	ldrb	r3, [r7, #15]
 8001120:	461a      	mov	r2, r3
 8001122:	2100      	movs	r1, #0
 8001124:	6878      	ldr	r0, [r7, #4]
 8001126:	f000 f8eb 	bl	8001300 <_ZN9Nrf24l01p14write_registerEhh>
    HAL_Delay(2); // Затримка на стабілізацію
 800112a:	2002      	movs	r0, #2
 800112c:	f001 f972 	bl	8002414 <HAL_Delay>
}
 8001130:	bf00      	nop
 8001132:	3710      	adds	r7, #16
 8001134:	46bd      	mov	sp, r7
 8001136:	bd80      	pop	{r7, pc}

08001138 <_ZN9Nrf24l01p13flush_rx_fifoEv>:
    new_config &= ~(1 << 1); // Clear PWR_UP bit
    write_register(NRF24L01P_REG_CONFIG, new_config);
}

void Nrf24l01p::flush_rx_fifo()
{
 8001138:	b580      	push	{r7, lr}
 800113a:	b086      	sub	sp, #24
 800113c:	af02      	add	r7, sp, #8
 800113e:	6078      	str	r0, [r7, #4]
    uint8_t command = NRF24L01P_CMD_FLUSH_RX;
 8001140:	23e2      	movs	r3, #226	@ 0xe2
 8001142:	73fb      	strb	r3, [r7, #15]
    uint8_t status;

    this->cs_low();
 8001144:	6878      	ldr	r0, [r7, #4]
 8001146:	f000 f883 	bl	8001250 <_ZN9Nrf24l01p6cs_lowEv>
    HAL_SPI_TransmitReceive(this->spi_handle, &command, &status, 1, 2000);
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	6818      	ldr	r0, [r3, #0]
 800114e:	f107 020e 	add.w	r2, r7, #14
 8001152:	f107 010f 	add.w	r1, r7, #15
 8001156:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 800115a:	9300      	str	r3, [sp, #0]
 800115c:	2301      	movs	r3, #1
 800115e:	f005 feff 	bl	8006f60 <HAL_SPI_TransmitReceive>
    this->cs_high();
 8001162:	6878      	ldr	r0, [r7, #4]
 8001164:	f000 f864 	bl	8001230 <_ZN9Nrf24l01p7cs_highEv>
}
 8001168:	bf00      	nop
 800116a:	3710      	adds	r7, #16
 800116c:	46bd      	mov	sp, r7
 800116e:	bd80      	pop	{r7, pc}

08001170 <_ZN9Nrf24l01p13flush_tx_fifoEv>:

void Nrf24l01p::flush_tx_fifo()
{
 8001170:	b580      	push	{r7, lr}
 8001172:	b086      	sub	sp, #24
 8001174:	af02      	add	r7, sp, #8
 8001176:	6078      	str	r0, [r7, #4]
    uint8_t command = NRF24L01P_CMD_FLUSH_TX;
 8001178:	23e1      	movs	r3, #225	@ 0xe1
 800117a:	73fb      	strb	r3, [r7, #15]
    uint8_t status;

    this->cs_low();
 800117c:	6878      	ldr	r0, [r7, #4]
 800117e:	f000 f867 	bl	8001250 <_ZN9Nrf24l01p6cs_lowEv>
    HAL_SPI_TransmitReceive(this->spi_handle, &command, &status, 1, 2000);
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	6818      	ldr	r0, [r3, #0]
 8001186:	f107 020e 	add.w	r2, r7, #14
 800118a:	f107 010f 	add.w	r1, r7, #15
 800118e:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8001192:	9300      	str	r3, [sp, #0]
 8001194:	2301      	movs	r3, #1
 8001196:	f005 fee3 	bl	8006f60 <HAL_SPI_TransmitReceive>
    this->cs_high();
 800119a:	6878      	ldr	r0, [r7, #4]
 800119c:	f000 f848 	bl	8001230 <_ZN9Nrf24l01p7cs_highEv>
}
 80011a0:	bf00      	nop
 80011a2:	3710      	adds	r7, #16
 80011a4:	46bd      	mov	sp, r7
 80011a6:	bd80      	pop	{r7, pc}

080011a8 <_ZN9Nrf24l01p10get_statusEv>:

uint8_t Nrf24l01p::get_status()
{
 80011a8:	b580      	push	{r7, lr}
 80011aa:	b086      	sub	sp, #24
 80011ac:	af02      	add	r7, sp, #8
 80011ae:	6078      	str	r0, [r7, #4]
    uint8_t command = NRF24L01P_CMD_NOP;
 80011b0:	23ff      	movs	r3, #255	@ 0xff
 80011b2:	73fb      	strb	r3, [r7, #15]
    uint8_t status;

    this->cs_low();
 80011b4:	6878      	ldr	r0, [r7, #4]
 80011b6:	f000 f84b 	bl	8001250 <_ZN9Nrf24l01p6cs_lowEv>
    HAL_SPI_TransmitReceive(this->spi_handle, &command, &status, 1, 2000);
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	6818      	ldr	r0, [r3, #0]
 80011be:	f107 020e 	add.w	r2, r7, #14
 80011c2:	f107 010f 	add.w	r1, r7, #15
 80011c6:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 80011ca:	9300      	str	r3, [sp, #0]
 80011cc:	2301      	movs	r3, #1
 80011ce:	f005 fec7 	bl	8006f60 <HAL_SPI_TransmitReceive>
    this->cs_high();
 80011d2:	6878      	ldr	r0, [r7, #4]
 80011d4:	f000 f82c 	bl	8001230 <_ZN9Nrf24l01p7cs_highEv>

    return status;
 80011d8:	7bbb      	ldrb	r3, [r7, #14]
}
 80011da:	4618      	mov	r0, r3
 80011dc:	3710      	adds	r7, #16
 80011de:	46bd      	mov	sp, r7
 80011e0:	bd80      	pop	{r7, pc}

080011e2 <_ZN9Nrf24l01p11clear_rx_drEv>:
{
    return read_register(NRF24L01P_REG_FIFO_STATUS);
}

void Nrf24l01p::clear_rx_dr()
{
 80011e2:	b580      	push	{r7, lr}
 80011e4:	b082      	sub	sp, #8
 80011e6:	af00      	add	r7, sp, #0
 80011e8:	6078      	str	r0, [r7, #4]
    // Очищуємо біт RX_DR (біт 6)
    write_register(NRF24L01P_REG_STATUS, (1 << 6));
 80011ea:	2240      	movs	r2, #64	@ 0x40
 80011ec:	2107      	movs	r1, #7
 80011ee:	6878      	ldr	r0, [r7, #4]
 80011f0:	f000 f886 	bl	8001300 <_ZN9Nrf24l01p14write_registerEhh>
}
 80011f4:	bf00      	nop
 80011f6:	3708      	adds	r7, #8
 80011f8:	46bd      	mov	sp, r7
 80011fa:	bd80      	pop	{r7, pc}

080011fc <_ZN9Nrf24l01p11clear_tx_dsEv>:

void Nrf24l01p::clear_tx_ds()
{
 80011fc:	b580      	push	{r7, lr}
 80011fe:	b082      	sub	sp, #8
 8001200:	af00      	add	r7, sp, #0
 8001202:	6078      	str	r0, [r7, #4]
    // Очищуємо біт TX_DS (біт 5)
    write_register(NRF24L01P_REG_STATUS, (1 << 5));
 8001204:	2220      	movs	r2, #32
 8001206:	2107      	movs	r1, #7
 8001208:	6878      	ldr	r0, [r7, #4]
 800120a:	f000 f879 	bl	8001300 <_ZN9Nrf24l01p14write_registerEhh>
}
 800120e:	bf00      	nop
 8001210:	3708      	adds	r7, #8
 8001212:	46bd      	mov	sp, r7
 8001214:	bd80      	pop	{r7, pc}

08001216 <_ZN9Nrf24l01p12clear_max_rtEv>:

void Nrf24l01p::clear_max_rt()
{
 8001216:	b580      	push	{r7, lr}
 8001218:	b082      	sub	sp, #8
 800121a:	af00      	add	r7, sp, #0
 800121c:	6078      	str	r0, [r7, #4]
    // Очищуємо біт MAX_RT (біт 4)
    write_register(NRF24L01P_REG_STATUS, (1 << 4));
 800121e:	2210      	movs	r2, #16
 8001220:	2107      	movs	r1, #7
 8001222:	6878      	ldr	r0, [r7, #4]
 8001224:	f000 f86c 	bl	8001300 <_ZN9Nrf24l01p14write_registerEhh>
}
 8001228:	bf00      	nop
 800122a:	3708      	adds	r7, #8
 800122c:	46bd      	mov	sp, r7
 800122e:	bd80      	pop	{r7, pc}

08001230 <_ZN9Nrf24l01p7cs_highEv>:
// #############################################################################
// ## Приватні методи (Керування пінами та SPI)
// #############################################################################

void Nrf24l01p::cs_high()
{
 8001230:	b580      	push	{r7, lr}
 8001232:	b082      	sub	sp, #8
 8001234:	af00      	add	r7, sp, #0
 8001236:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(this->csn_port, this->csn_pin, GPIO_PIN_SET);
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	6858      	ldr	r0, [r3, #4]
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	891b      	ldrh	r3, [r3, #8]
 8001240:	2201      	movs	r2, #1
 8001242:	4619      	mov	r1, r3
 8001244:	f001 ffcc 	bl	80031e0 <HAL_GPIO_WritePin>
}
 8001248:	bf00      	nop
 800124a:	3708      	adds	r7, #8
 800124c:	46bd      	mov	sp, r7
 800124e:	bd80      	pop	{r7, pc}

08001250 <_ZN9Nrf24l01p6cs_lowEv>:

void Nrf24l01p::cs_low()
{
 8001250:	b580      	push	{r7, lr}
 8001252:	b082      	sub	sp, #8
 8001254:	af00      	add	r7, sp, #0
 8001256:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(this->csn_port, this->csn_pin, GPIO_PIN_RESET);
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	6858      	ldr	r0, [r3, #4]
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	891b      	ldrh	r3, [r3, #8]
 8001260:	2200      	movs	r2, #0
 8001262:	4619      	mov	r1, r3
 8001264:	f001 ffbc 	bl	80031e0 <HAL_GPIO_WritePin>
}
 8001268:	bf00      	nop
 800126a:	3708      	adds	r7, #8
 800126c:	46bd      	mov	sp, r7
 800126e:	bd80      	pop	{r7, pc}

08001270 <_ZN9Nrf24l01p7ce_highEv>:

void Nrf24l01p::ce_high()
{
 8001270:	b580      	push	{r7, lr}
 8001272:	b082      	sub	sp, #8
 8001274:	af00      	add	r7, sp, #0
 8001276:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(this->ce_port, this->ce_pin, GPIO_PIN_SET);
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	68d8      	ldr	r0, [r3, #12]
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	8a1b      	ldrh	r3, [r3, #16]
 8001280:	2201      	movs	r2, #1
 8001282:	4619      	mov	r1, r3
 8001284:	f001 ffac 	bl	80031e0 <HAL_GPIO_WritePin>
}
 8001288:	bf00      	nop
 800128a:	3708      	adds	r7, #8
 800128c:	46bd      	mov	sp, r7
 800128e:	bd80      	pop	{r7, pc}

08001290 <_ZN9Nrf24l01p6ce_lowEv>:

void Nrf24l01p::ce_low()
{
 8001290:	b580      	push	{r7, lr}
 8001292:	b082      	sub	sp, #8
 8001294:	af00      	add	r7, sp, #0
 8001296:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(this->ce_port, this->ce_pin, GPIO_PIN_RESET);
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	68d8      	ldr	r0, [r3, #12]
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	8a1b      	ldrh	r3, [r3, #16]
 80012a0:	2200      	movs	r2, #0
 80012a2:	4619      	mov	r1, r3
 80012a4:	f001 ff9c 	bl	80031e0 <HAL_GPIO_WritePin>
}
 80012a8:	bf00      	nop
 80012aa:	3708      	adds	r7, #8
 80012ac:	46bd      	mov	sp, r7
 80012ae:	bd80      	pop	{r7, pc}

080012b0 <_ZN9Nrf24l01p13read_registerEh>:

uint8_t Nrf24l01p::read_register(uint8_t reg)
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	b086      	sub	sp, #24
 80012b4:	af02      	add	r7, sp, #8
 80012b6:	6078      	str	r0, [r7, #4]
 80012b8:	460b      	mov	r3, r1
 80012ba:	70fb      	strb	r3, [r7, #3]
    uint8_t command = NRF24L01P_CMD_R_REGISTER | reg;
 80012bc:	78fb      	ldrb	r3, [r7, #3]
 80012be:	73fb      	strb	r3, [r7, #15]
    uint8_t status;
    uint8_t read_val;

    this->cs_low();
 80012c0:	6878      	ldr	r0, [r7, #4]
 80012c2:	f7ff ffc5 	bl	8001250 <_ZN9Nrf24l01p6cs_lowEv>
    HAL_SPI_TransmitReceive(this->spi_handle, &command, &status, 1, 2000);
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	6818      	ldr	r0, [r3, #0]
 80012ca:	f107 020e 	add.w	r2, r7, #14
 80012ce:	f107 010f 	add.w	r1, r7, #15
 80012d2:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 80012d6:	9300      	str	r3, [sp, #0]
 80012d8:	2301      	movs	r3, #1
 80012da:	f005 fe41 	bl	8006f60 <HAL_SPI_TransmitReceive>
    HAL_SPI_Receive(this->spi_handle, &read_val, 1, 2000);
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	6818      	ldr	r0, [r3, #0]
 80012e2:	f107 010d 	add.w	r1, r7, #13
 80012e6:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 80012ea:	2201      	movs	r2, #1
 80012ec:	f005 fd1e 	bl	8006d2c <HAL_SPI_Receive>
    this->cs_high();
 80012f0:	6878      	ldr	r0, [r7, #4]
 80012f2:	f7ff ff9d 	bl	8001230 <_ZN9Nrf24l01p7cs_highEv>

    return read_val;
 80012f6:	7b7b      	ldrb	r3, [r7, #13]
}
 80012f8:	4618      	mov	r0, r3
 80012fa:	3710      	adds	r7, #16
 80012fc:	46bd      	mov	sp, r7
 80012fe:	bd80      	pop	{r7, pc}

08001300 <_ZN9Nrf24l01p14write_registerEhh>:

uint8_t Nrf24l01p::write_register(uint8_t reg, uint8_t value)
{
 8001300:	b580      	push	{r7, lr}
 8001302:	b086      	sub	sp, #24
 8001304:	af02      	add	r7, sp, #8
 8001306:	6078      	str	r0, [r7, #4]
 8001308:	460b      	mov	r3, r1
 800130a:	70fb      	strb	r3, [r7, #3]
 800130c:	4613      	mov	r3, r2
 800130e:	70bb      	strb	r3, [r7, #2]
    uint8_t command = NRF24L01P_CMD_W_REGISTER | reg;
 8001310:	78fb      	ldrb	r3, [r7, #3]
 8001312:	f043 0320 	orr.w	r3, r3, #32
 8001316:	b2db      	uxtb	r3, r3
 8001318:	73fb      	strb	r3, [r7, #15]
    uint8_t status;
    uint8_t write_val = value;
 800131a:	78bb      	ldrb	r3, [r7, #2]
 800131c:	737b      	strb	r3, [r7, #13]

    this->cs_low();
 800131e:	6878      	ldr	r0, [r7, #4]
 8001320:	f7ff ff96 	bl	8001250 <_ZN9Nrf24l01p6cs_lowEv>
    HAL_SPI_TransmitReceive(this->spi_handle, &command, &status, 1, 2000);
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	6818      	ldr	r0, [r3, #0]
 8001328:	f107 020e 	add.w	r2, r7, #14
 800132c:	f107 010f 	add.w	r1, r7, #15
 8001330:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8001334:	9300      	str	r3, [sp, #0]
 8001336:	2301      	movs	r3, #1
 8001338:	f005 fe12 	bl	8006f60 <HAL_SPI_TransmitReceive>
    HAL_SPI_Transmit(this->spi_handle, &write_val, 1, 2000);
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	6818      	ldr	r0, [r3, #0]
 8001340:	f107 010d 	add.w	r1, r7, #13
 8001344:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8001348:	2201      	movs	r2, #1
 800134a:	f005 fb9b 	bl	8006a84 <HAL_SPI_Transmit>
    this->cs_high();
 800134e:	6878      	ldr	r0, [r7, #4]
 8001350:	f7ff ff6e 	bl	8001230 <_ZN9Nrf24l01p7cs_highEv>

    return write_val; // У вашому C-коді поверталося 'write_val', хоча логічніше 'status'
 8001354:	7b7b      	ldrb	r3, [r7, #13]
}
 8001356:	4618      	mov	r0, r3
 8001358:	3710      	adds	r7, #16
 800135a:	46bd      	mov	sp, r7
 800135c:	bd80      	pop	{r7, pc}

0800135e <_ZN9Nrf24l01p20write_register_multiEhPhh>:

void Nrf24l01p::write_register_multi(uint8_t reg, uint8_t* value, uint8_t len)
{
 800135e:	b580      	push	{r7, lr}
 8001360:	b088      	sub	sp, #32
 8001362:	af02      	add	r7, sp, #8
 8001364:	60f8      	str	r0, [r7, #12]
 8001366:	607a      	str	r2, [r7, #4]
 8001368:	461a      	mov	r2, r3
 800136a:	460b      	mov	r3, r1
 800136c:	72fb      	strb	r3, [r7, #11]
 800136e:	4613      	mov	r3, r2
 8001370:	72bb      	strb	r3, [r7, #10]
    uint8_t command = NRF24L01P_CMD_W_REGISTER | reg;
 8001372:	7afb      	ldrb	r3, [r7, #11]
 8001374:	f043 0320 	orr.w	r3, r3, #32
 8001378:	b2db      	uxtb	r3, r3
 800137a:	75fb      	strb	r3, [r7, #23]
    uint8_t status;

    this->cs_low();
 800137c:	68f8      	ldr	r0, [r7, #12]
 800137e:	f7ff ff67 	bl	8001250 <_ZN9Nrf24l01p6cs_lowEv>
    HAL_SPI_TransmitReceive(this->spi_handle, &command, &status, 1, 2000);
 8001382:	68fb      	ldr	r3, [r7, #12]
 8001384:	6818      	ldr	r0, [r3, #0]
 8001386:	f107 0216 	add.w	r2, r7, #22
 800138a:	f107 0117 	add.w	r1, r7, #23
 800138e:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8001392:	9300      	str	r3, [sp, #0]
 8001394:	2301      	movs	r3, #1
 8001396:	f005 fde3 	bl	8006f60 <HAL_SPI_TransmitReceive>
    HAL_SPI_Transmit(this->spi_handle, value, len, 2000);
 800139a:	68fb      	ldr	r3, [r7, #12]
 800139c:	6818      	ldr	r0, [r3, #0]
 800139e:	7abb      	ldrb	r3, [r7, #10]
 80013a0:	b29a      	uxth	r2, r3
 80013a2:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 80013a6:	6879      	ldr	r1, [r7, #4]
 80013a8:	f005 fb6c 	bl	8006a84 <HAL_SPI_Transmit>
    this->cs_high();
 80013ac:	68f8      	ldr	r0, [r7, #12]
 80013ae:	f7ff ff3f 	bl	8001230 <_ZN9Nrf24l01p7cs_highEv>
}
 80013b2:	bf00      	nop
 80013b4:	3718      	adds	r7, #24
 80013b6:	46bd      	mov	sp, r7
 80013b8:	bd80      	pop	{r7, pc}

080013ba <_ZN9Nrf24l01p5resetEv>:
// #############################################################################
// ## Приватні методи (Внутрішня логіка, перенесена з .c)
// #############################################################################

void Nrf24l01p::reset()
{
 80013ba:	b580      	push	{r7, lr}
 80013bc:	b082      	sub	sp, #8
 80013be:	af00      	add	r7, sp, #0
 80013c0:	6078      	str	r0, [r7, #4]
    // Reset pins
    this->cs_high();
 80013c2:	6878      	ldr	r0, [r7, #4]
 80013c4:	f7ff ff34 	bl	8001230 <_ZN9Nrf24l01p7cs_highEv>
    this->ce_low();
 80013c8:	6878      	ldr	r0, [r7, #4]
 80013ca:	f7ff ff61 	bl	8001290 <_ZN9Nrf24l01p6ce_lowEv>
    HAL_Delay(5); // Дамо чіпу час на запуск
 80013ce:	2005      	movs	r0, #5
 80013d0:	f001 f820 	bl	8002414 <HAL_Delay>

    // Reset registers
    write_register(NRF24L01P_REG_CONFIG, 0x08);
 80013d4:	2208      	movs	r2, #8
 80013d6:	2100      	movs	r1, #0
 80013d8:	6878      	ldr	r0, [r7, #4]
 80013da:	f7ff ff91 	bl	8001300 <_ZN9Nrf24l01p14write_registerEhh>
    write_register(NRF24L01P_REG_EN_AA, 0x3F);
 80013de:	223f      	movs	r2, #63	@ 0x3f
 80013e0:	2101      	movs	r1, #1
 80013e2:	6878      	ldr	r0, [r7, #4]
 80013e4:	f7ff ff8c 	bl	8001300 <_ZN9Nrf24l01p14write_registerEhh>
    write_register(NRF24L01P_REG_EN_RXADDR, 0x03);
 80013e8:	2203      	movs	r2, #3
 80013ea:	2102      	movs	r1, #2
 80013ec:	6878      	ldr	r0, [r7, #4]
 80013ee:	f7ff ff87 	bl	8001300 <_ZN9Nrf24l01p14write_registerEhh>
    write_register(NRF24L01P_REG_SETUP_AW, 0x03);
 80013f2:	2203      	movs	r2, #3
 80013f4:	2103      	movs	r1, #3
 80013f6:	6878      	ldr	r0, [r7, #4]
 80013f8:	f7ff ff82 	bl	8001300 <_ZN9Nrf24l01p14write_registerEhh>
    write_register(NRF24L01P_REG_SETUP_RETR, 0x03);
 80013fc:	2203      	movs	r2, #3
 80013fe:	2104      	movs	r1, #4
 8001400:	6878      	ldr	r0, [r7, #4]
 8001402:	f7ff ff7d 	bl	8001300 <_ZN9Nrf24l01p14write_registerEhh>
    write_register(NRF24L01P_REG_RF_CH, 0x02);
 8001406:	2202      	movs	r2, #2
 8001408:	2105      	movs	r1, #5
 800140a:	6878      	ldr	r0, [r7, #4]
 800140c:	f7ff ff78 	bl	8001300 <_ZN9Nrf24l01p14write_registerEhh>
    write_register(NRF24L01P_REG_RF_SETUP, 0x07); // 0dBm, 1Mbps
 8001410:	2207      	movs	r2, #7
 8001412:	2106      	movs	r1, #6
 8001414:	6878      	ldr	r0, [r7, #4]
 8001416:	f7ff ff73 	bl	8001300 <_ZN9Nrf24l01p14write_registerEhh>
    write_register(NRF24L01P_REG_STATUS, 0x7E);  // Очистити всі IRQ
 800141a:	227e      	movs	r2, #126	@ 0x7e
 800141c:	2107      	movs	r1, #7
 800141e:	6878      	ldr	r0, [r7, #4]
 8001420:	f7ff ff6e 	bl	8001300 <_ZN9Nrf24l01p14write_registerEhh>
    write_register(NRF24L01P_REG_RX_PW_P0, 0x00);
 8001424:	2200      	movs	r2, #0
 8001426:	2111      	movs	r1, #17
 8001428:	6878      	ldr	r0, [r7, #4]
 800142a:	f7ff ff69 	bl	8001300 <_ZN9Nrf24l01p14write_registerEhh>
    write_register(NRF24L01P_REG_RX_PW_P1, 0x00);
 800142e:	2200      	movs	r2, #0
 8001430:	2112      	movs	r1, #18
 8001432:	6878      	ldr	r0, [r7, #4]
 8001434:	f7ff ff64 	bl	8001300 <_ZN9Nrf24l01p14write_registerEhh>
    write_register(NRF24L01P_REG_RX_PW_P2, 0x00);
 8001438:	2200      	movs	r2, #0
 800143a:	2113      	movs	r1, #19
 800143c:	6878      	ldr	r0, [r7, #4]
 800143e:	f7ff ff5f 	bl	8001300 <_ZN9Nrf24l01p14write_registerEhh>
    write_register(NRF24L01P_REG_RX_PW_P3, 0x00);
 8001442:	2200      	movs	r2, #0
 8001444:	2114      	movs	r1, #20
 8001446:	6878      	ldr	r0, [r7, #4]
 8001448:	f7ff ff5a 	bl	8001300 <_ZN9Nrf24l01p14write_registerEhh>
    write_register(NRF24L01P_REG_RX_PW_P4, 0x00);
 800144c:	2200      	movs	r2, #0
 800144e:	2115      	movs	r1, #21
 8001450:	6878      	ldr	r0, [r7, #4]
 8001452:	f7ff ff55 	bl	8001300 <_ZN9Nrf24l01p14write_registerEhh>
    write_register(NRF24L01P_REG_RX_PW_P5, 0x00);
 8001456:	2200      	movs	r2, #0
 8001458:	2116      	movs	r1, #22
 800145a:	6878      	ldr	r0, [r7, #4]
 800145c:	f7ff ff50 	bl	8001300 <_ZN9Nrf24l01p14write_registerEhh>
    write_register(NRF24L01P_REG_FIFO_STATUS, 0x11);
 8001460:	2211      	movs	r2, #17
 8001462:	2117      	movs	r1, #23
 8001464:	6878      	ldr	r0, [r7, #4]
 8001466:	f7ff ff4b 	bl	8001300 <_ZN9Nrf24l01p14write_registerEhh>
    write_register(NRF24L01P_REG_DYNPD, 0x00);
 800146a:	2200      	movs	r2, #0
 800146c:	211c      	movs	r1, #28
 800146e:	6878      	ldr	r0, [r7, #4]
 8001470:	f7ff ff46 	bl	8001300 <_ZN9Nrf24l01p14write_registerEhh>
    write_register(NRF24L01P_REG_FEATURE, 0x00);
 8001474:	2200      	movs	r2, #0
 8001476:	211d      	movs	r1, #29
 8001478:	6878      	ldr	r0, [r7, #4]
 800147a:	f7ff ff41 	bl	8001300 <_ZN9Nrf24l01p14write_registerEhh>

    // Reset FIFO
    this->flush_rx_fifo();
 800147e:	6878      	ldr	r0, [r7, #4]
 8001480:	f7ff fe5a 	bl	8001138 <_ZN9Nrf24l01p13flush_rx_fifoEv>
    this->flush_tx_fifo();
 8001484:	6878      	ldr	r0, [r7, #4]
 8001486:	f7ff fe73 	bl	8001170 <_ZN9Nrf24l01p13flush_tx_fifoEv>

    // Очистити прапорці IRQ
    clear_rx_dr();
 800148a:	6878      	ldr	r0, [r7, #4]
 800148c:	f7ff fea9 	bl	80011e2 <_ZN9Nrf24l01p11clear_rx_drEv>
    clear_tx_ds();
 8001490:	6878      	ldr	r0, [r7, #4]
 8001492:	f7ff feb3 	bl	80011fc <_ZN9Nrf24l01p11clear_tx_dsEv>
    clear_max_rt();
 8001496:	6878      	ldr	r0, [r7, #4]
 8001498:	f7ff febd 	bl	8001216 <_ZN9Nrf24l01p12clear_max_rtEv>
}
 800149c:	bf00      	nop
 800149e:	3708      	adds	r7, #8
 80014a0:	46bd      	mov	sp, r7
 80014a2:	bd80      	pop	{r7, pc}

080014a4 <_ZN9Nrf24l01p12set_ptx_modeEv>:
    new_config |= (1 << 0); // Set PRIM_RX bit
    write_register(NRF24L01P_REG_CONFIG, new_config);
}

void Nrf24l01p::set_ptx_mode()
{
 80014a4:	b580      	push	{r7, lr}
 80014a6:	b084      	sub	sp, #16
 80014a8:	af00      	add	r7, sp, #0
 80014aa:	6078      	str	r0, [r7, #4]
    uint8_t new_config = read_register(NRF24L01P_REG_CONFIG);
 80014ac:	2100      	movs	r1, #0
 80014ae:	6878      	ldr	r0, [r7, #4]
 80014b0:	f7ff fefe 	bl	80012b0 <_ZN9Nrf24l01p13read_registerEh>
 80014b4:	4603      	mov	r3, r0
 80014b6:	73fb      	strb	r3, [r7, #15]
    new_config &= ~(1 << 0); // Clear PRIM_RX bit
 80014b8:	7bfb      	ldrb	r3, [r7, #15]
 80014ba:	f023 0301 	bic.w	r3, r3, #1
 80014be:	73fb      	strb	r3, [r7, #15]
    write_register(NRF24L01P_REG_CONFIG, new_config);
 80014c0:	7bfb      	ldrb	r3, [r7, #15]
 80014c2:	461a      	mov	r2, r3
 80014c4:	2100      	movs	r1, #0
 80014c6:	6878      	ldr	r0, [r7, #4]
 80014c8:	f7ff ff1a 	bl	8001300 <_ZN9Nrf24l01p14write_registerEhh>
}
 80014cc:	bf00      	nop
 80014ce:	3710      	adds	r7, #16
 80014d0:	46bd      	mov	sp, r7
 80014d2:	bd80      	pop	{r7, pc}

080014d4 <_ZN9Nrf24l01p13write_tx_fifoEPh>:

    return status;
}

uint8_t Nrf24l01p::write_tx_fifo(uint8_t* tx_payload)
{
 80014d4:	b580      	push	{r7, lr}
 80014d6:	b086      	sub	sp, #24
 80014d8:	af02      	add	r7, sp, #8
 80014da:	6078      	str	r0, [r7, #4]
 80014dc:	6039      	str	r1, [r7, #0]
    uint8_t command = NRF24L01P_CMD_W_TX_PAYLOAD;
 80014de:	23a0      	movs	r3, #160	@ 0xa0
 80014e0:	73fb      	strb	r3, [r7, #15]
    uint8_t status;

    this->cs_low();
 80014e2:	6878      	ldr	r0, [r7, #4]
 80014e4:	f7ff feb4 	bl	8001250 <_ZN9Nrf24l01p6cs_lowEv>
    HAL_SPI_TransmitReceive(this->spi_handle, &command, &status, 1, 2000);
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	6818      	ldr	r0, [r3, #0]
 80014ec:	f107 020e 	add.w	r2, r7, #14
 80014f0:	f107 010f 	add.w	r1, r7, #15
 80014f4:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 80014f8:	9300      	str	r3, [sp, #0]
 80014fa:	2301      	movs	r3, #1
 80014fc:	f005 fd30 	bl	8006f60 <HAL_SPI_TransmitReceive>
    // Використовуємо this->payload_length замість #define
    HAL_SPI_Transmit(this->spi_handle, tx_payload, this->payload_length, 2000);
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	6818      	ldr	r0, [r3, #0]
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	7c9b      	ldrb	r3, [r3, #18]
 8001508:	461a      	mov	r2, r3
 800150a:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 800150e:	6839      	ldr	r1, [r7, #0]
 8001510:	f005 fab8 	bl	8006a84 <HAL_SPI_Transmit>
    this->cs_high();
 8001514:	6878      	ldr	r0, [r7, #4]
 8001516:	f7ff fe8b 	bl	8001230 <_ZN9Nrf24l01p7cs_highEv>

    return status;
 800151a:	7bbb      	ldrb	r3, [r7, #14]
}
 800151c:	4618      	mov	r0, r3
 800151e:	3710      	adds	r7, #16
 8001520:	46bd      	mov	sp, r7
 8001522:	bd80      	pop	{r7, pc}

08001524 <_ZN9Nrf24l01p14set_crc_lengthEh>:
    // Ми використовуємо лише P0
    write_register(NRF24L01P_REG_RX_PW_P0, bytes);
}

void Nrf24l01p::set_crc_length(length bytes)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	b084      	sub	sp, #16
 8001528:	af00      	add	r7, sp, #0
 800152a:	6078      	str	r0, [r7, #4]
 800152c:	460b      	mov	r3, r1
 800152e:	70fb      	strb	r3, [r7, #3]
    uint8_t new_config = read_register(NRF24L01P_REG_CONFIG);
 8001530:	2100      	movs	r1, #0
 8001532:	6878      	ldr	r0, [r7, #4]
 8001534:	f7ff febc 	bl	80012b0 <_ZN9Nrf24l01p13read_registerEh>
 8001538:	4603      	mov	r3, r0
 800153a:	73fb      	strb	r3, [r7, #15]

    switch(bytes)
 800153c:	78fb      	ldrb	r3, [r7, #3]
 800153e:	2b01      	cmp	r3, #1
 8001540:	d002      	beq.n	8001548 <_ZN9Nrf24l01p14set_crc_lengthEh+0x24>
 8001542:	2b02      	cmp	r3, #2
 8001544:	d009      	beq.n	800155a <_ZN9Nrf24l01p14set_crc_lengthEh+0x36>
 8001546:	e011      	b.n	800156c <_ZN9Nrf24l01p14set_crc_lengthEh+0x48>
    {
        case 1:
            new_config &= ~(1 << 3); // Clear EN_CRC
 8001548:	7bfb      	ldrb	r3, [r7, #15]
 800154a:	f023 0308 	bic.w	r3, r3, #8
 800154e:	73fb      	strb	r3, [r7, #15]
            new_config &= ~(1 << 2); // Clear CRCO
 8001550:	7bfb      	ldrb	r3, [r7, #15]
 8001552:	f023 0304 	bic.w	r3, r3, #4
 8001556:	73fb      	strb	r3, [r7, #15]
            break;
 8001558:	e008      	b.n	800156c <_ZN9Nrf24l01p14set_crc_lengthEh+0x48>
        case 2:
            new_config |= (1 << 3);  // Set EN_CRC
 800155a:	7bfb      	ldrb	r3, [r7, #15]
 800155c:	f043 0308 	orr.w	r3, r3, #8
 8001560:	73fb      	strb	r3, [r7, #15]
            new_config |= (1 << 2);  // Set CRCO
 8001562:	7bfb      	ldrb	r3, [r7, #15]
 8001564:	f043 0304 	orr.w	r3, r3, #4
 8001568:	73fb      	strb	r3, [r7, #15]
            break;
 800156a:	bf00      	nop
    }
    write_register(NRF24L01P_REG_CONFIG, new_config);
 800156c:	7bfb      	ldrb	r3, [r7, #15]
 800156e:	461a      	mov	r2, r3
 8001570:	2100      	movs	r1, #0
 8001572:	6878      	ldr	r0, [r7, #4]
 8001574:	f7ff fec4 	bl	8001300 <_ZN9Nrf24l01p14write_registerEhh>
}
 8001578:	bf00      	nop
 800157a:	3710      	adds	r7, #16
 800157c:	46bd      	mov	sp, r7
 800157e:	bd80      	pop	{r7, pc}

08001580 <_ZN9Nrf24l01p18set_address_widthsEh>:

void Nrf24l01p::set_address_widths(widths bytes)
{
 8001580:	b580      	push	{r7, lr}
 8001582:	b082      	sub	sp, #8
 8001584:	af00      	add	r7, sp, #0
 8001586:	6078      	str	r0, [r7, #4]
 8001588:	460b      	mov	r3, r1
 800158a:	70fb      	strb	r3, [r7, #3]
    // Кодування: 0b01 = 3 байти, 0b10 = 4 байти, 0b11 = 5 байт
    if(bytes >= 3 && bytes <= 5)
 800158c:	78fb      	ldrb	r3, [r7, #3]
 800158e:	2b02      	cmp	r3, #2
 8001590:	d90a      	bls.n	80015a8 <_ZN9Nrf24l01p18set_address_widthsEh+0x28>
 8001592:	78fb      	ldrb	r3, [r7, #3]
 8001594:	2b05      	cmp	r3, #5
 8001596:	d807      	bhi.n	80015a8 <_ZN9Nrf24l01p18set_address_widthsEh+0x28>
        write_register(NRF24L01P_REG_SETUP_AW, bytes - 2);
 8001598:	78fb      	ldrb	r3, [r7, #3]
 800159a:	3b02      	subs	r3, #2
 800159c:	b2db      	uxtb	r3, r3
 800159e:	461a      	mov	r2, r3
 80015a0:	2103      	movs	r1, #3
 80015a2:	6878      	ldr	r0, [r7, #4]
 80015a4:	f7ff feac 	bl	8001300 <_ZN9Nrf24l01p14write_registerEhh>
}
 80015a8:	bf00      	nop
 80015aa:	3708      	adds	r7, #8
 80015ac:	46bd      	mov	sp, r7
 80015ae:	bd80      	pop	{r7, pc}

080015b0 <_ZN9Nrf24l01p25set_auto_retransmit_countEh>:

void Nrf24l01p::set_auto_retransmit_count(count cnt)
{
 80015b0:	b580      	push	{r7, lr}
 80015b2:	b084      	sub	sp, #16
 80015b4:	af00      	add	r7, sp, #0
 80015b6:	6078      	str	r0, [r7, #4]
 80015b8:	460b      	mov	r3, r1
 80015ba:	70fb      	strb	r3, [r7, #3]
    uint8_t new_setup_retr = read_register(NRF24L01P_REG_SETUP_RETR);
 80015bc:	2104      	movs	r1, #4
 80015be:	6878      	ldr	r0, [r7, #4]
 80015c0:	f7ff fe76 	bl	80012b0 <_ZN9Nrf24l01p13read_registerEh>
 80015c4:	4603      	mov	r3, r0
 80015c6:	73fb      	strb	r3, [r7, #15]

    cnt &= 0x0F; // Максимум 15
 80015c8:	78fb      	ldrb	r3, [r7, #3]
 80015ca:	f003 030f 	and.w	r3, r3, #15
 80015ce:	70fb      	strb	r3, [r7, #3]
    new_setup_retr &= 0xF0; // Очистити старі біти ARC
 80015d0:	7bfb      	ldrb	r3, [r7, #15]
 80015d2:	f023 030f 	bic.w	r3, r3, #15
 80015d6:	73fb      	strb	r3, [r7, #15]
    new_setup_retr |= cnt;  // Встановити нові
 80015d8:	7bfa      	ldrb	r2, [r7, #15]
 80015da:	78fb      	ldrb	r3, [r7, #3]
 80015dc:	4313      	orrs	r3, r2
 80015de:	73fb      	strb	r3, [r7, #15]

    write_register(NRF24L01P_REG_SETUP_RETR, new_setup_retr);
 80015e0:	7bfb      	ldrb	r3, [r7, #15]
 80015e2:	461a      	mov	r2, r3
 80015e4:	2104      	movs	r1, #4
 80015e6:	6878      	ldr	r0, [r7, #4]
 80015e8:	f7ff fe8a 	bl	8001300 <_ZN9Nrf24l01p14write_registerEhh>
}
 80015ec:	bf00      	nop
 80015ee:	3710      	adds	r7, #16
 80015f0:	46bd      	mov	sp, r7
 80015f2:	bd80      	pop	{r7, pc}

080015f4 <_ZN9Nrf24l01p25set_auto_retransmit_delayEt>:

void Nrf24l01p::set_auto_retransmit_delay(delay us)
{
 80015f4:	b580      	push	{r7, lr}
 80015f6:	b084      	sub	sp, #16
 80015f8:	af00      	add	r7, sp, #0
 80015fa:	6078      	str	r0, [r7, #4]
 80015fc:	460b      	mov	r3, r1
 80015fe:	807b      	strh	r3, [r7, #2]
    uint8_t new_setup_retr = read_register(NRF24L01P_REG_SETUP_RETR);
 8001600:	2104      	movs	r1, #4
 8001602:	6878      	ldr	r0, [r7, #4]
 8001604:	f7ff fe54 	bl	80012b0 <_ZN9Nrf24l01p13read_registerEh>
 8001608:	4603      	mov	r3, r0
 800160a:	73bb      	strb	r3, [r7, #14]

    // Кодування: 0000 = 250us, 0001 = 500us ... 1111 = 4000us
    uint8_t delay_code = (us / 250) - 1;
 800160c:	887b      	ldrh	r3, [r7, #2]
 800160e:	4a14      	ldr	r2, [pc, #80]	@ (8001660 <_ZN9Nrf24l01p25set_auto_retransmit_delayEt+0x6c>)
 8001610:	fba2 2303 	umull	r2, r3, r2, r3
 8001614:	091b      	lsrs	r3, r3, #4
 8001616:	b29b      	uxth	r3, r3
 8001618:	b2db      	uxtb	r3, r3
 800161a:	3b01      	subs	r3, #1
 800161c:	73fb      	strb	r3, [r7, #15]
    if (us < 250) delay_code = 0;
 800161e:	887b      	ldrh	r3, [r7, #2]
 8001620:	2bf9      	cmp	r3, #249	@ 0xf9
 8001622:	d801      	bhi.n	8001628 <_ZN9Nrf24l01p25set_auto_retransmit_delayEt+0x34>
 8001624:	2300      	movs	r3, #0
 8001626:	73fb      	strb	r3, [r7, #15]
    if (delay_code > 0x0F) delay_code = 0x0F; // Максимум 4000us
 8001628:	7bfb      	ldrb	r3, [r7, #15]
 800162a:	2b0f      	cmp	r3, #15
 800162c:	d901      	bls.n	8001632 <_ZN9Nrf24l01p25set_auto_retransmit_delayEt+0x3e>
 800162e:	230f      	movs	r3, #15
 8001630:	73fb      	strb	r3, [r7, #15]

    new_setup_retr &= 0x0F; // Очистити старі біти ARD
 8001632:	7bbb      	ldrb	r3, [r7, #14]
 8001634:	f003 030f 	and.w	r3, r3, #15
 8001638:	73bb      	strb	r3, [r7, #14]
    new_setup_retr |= (delay_code << 4); // Встановити нові
 800163a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800163e:	011b      	lsls	r3, r3, #4
 8001640:	b25a      	sxtb	r2, r3
 8001642:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001646:	4313      	orrs	r3, r2
 8001648:	b25b      	sxtb	r3, r3
 800164a:	73bb      	strb	r3, [r7, #14]

    write_register(NRF24L01P_REG_SETUP_RETR, new_setup_retr);
 800164c:	7bbb      	ldrb	r3, [r7, #14]
 800164e:	461a      	mov	r2, r3
 8001650:	2104      	movs	r1, #4
 8001652:	6878      	ldr	r0, [r7, #4]
 8001654:	f7ff fe54 	bl	8001300 <_ZN9Nrf24l01p14write_registerEhh>
}
 8001658:	bf00      	nop
 800165a:	3710      	adds	r7, #16
 800165c:	46bd      	mov	sp, r7
 800165e:	bd80      	pop	{r7, pc}
 8001660:	10624dd3 	.word	0x10624dd3

08001664 <_ZN9Nrf24l01p14set_rf_channelEt>:

void Nrf24l01p::set_rf_channel(channel MHz)
{
 8001664:	b580      	push	{r7, lr}
 8001666:	b082      	sub	sp, #8
 8001668:	af00      	add	r7, sp, #0
 800166a:	6078      	str	r0, [r7, #4]
 800166c:	460b      	mov	r3, r1
 800166e:	807b      	strh	r3, [r7, #2]
    if (MHz > 125) MHz = 125;
 8001670:	887b      	ldrh	r3, [r7, #2]
 8001672:	2b7d      	cmp	r3, #125	@ 0x7d
 8001674:	d901      	bls.n	800167a <_ZN9Nrf24l01p14set_rf_channelEt+0x16>
 8001676:	237d      	movs	r3, #125	@ 0x7d
 8001678:	807b      	strh	r3, [r7, #2]
    write_register(NRF24L01P_REG_RF_CH, MHz);
 800167a:	887b      	ldrh	r3, [r7, #2]
 800167c:	b2db      	uxtb	r3, r3
 800167e:	461a      	mov	r2, r3
 8001680:	2105      	movs	r1, #5
 8001682:	6878      	ldr	r0, [r7, #4]
 8001684:	f7ff fe3c 	bl	8001300 <_ZN9Nrf24l01p14write_registerEhh>
}
 8001688:	bf00      	nop
 800168a:	3708      	adds	r7, #8
 800168c:	46bd      	mov	sp, r7
 800168e:	bd80      	pop	{r7, pc}

08001690 <_ZN9Nrf24l01p22set_rf_tx_output_powerE12output_power>:

void Nrf24l01p::set_rf_tx_output_power(output_power dBm)
{
 8001690:	b580      	push	{r7, lr}
 8001692:	b084      	sub	sp, #16
 8001694:	af00      	add	r7, sp, #0
 8001696:	6078      	str	r0, [r7, #4]
 8001698:	460b      	mov	r3, r1
 800169a:	70fb      	strb	r3, [r7, #3]
    uint8_t new_rf_setup = read_register(NRF24L01P_REG_RF_SETUP);
 800169c:	2106      	movs	r1, #6
 800169e:	6878      	ldr	r0, [r7, #4]
 80016a0:	f7ff fe06 	bl	80012b0 <_ZN9Nrf24l01p13read_registerEh>
 80016a4:	4603      	mov	r3, r0
 80016a6:	73fb      	strb	r3, [r7, #15]

    new_rf_setup &= ~((1<<2) | (1<<1)); // Очистити біти RF_PWR
 80016a8:	7bfb      	ldrb	r3, [r7, #15]
 80016aa:	f023 0306 	bic.w	r3, r3, #6
 80016ae:	73fb      	strb	r3, [r7, #15]
    new_rf_setup |= (dBm << 1);         // Встановити нові
 80016b0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80016b4:	005b      	lsls	r3, r3, #1
 80016b6:	b25a      	sxtb	r2, r3
 80016b8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80016bc:	4313      	orrs	r3, r2
 80016be:	b25b      	sxtb	r3, r3
 80016c0:	73fb      	strb	r3, [r7, #15]

    write_register(NRF24L01P_REG_RF_SETUP, new_rf_setup);
 80016c2:	7bfb      	ldrb	r3, [r7, #15]
 80016c4:	461a      	mov	r2, r3
 80016c6:	2106      	movs	r1, #6
 80016c8:	6878      	ldr	r0, [r7, #4]
 80016ca:	f7ff fe19 	bl	8001300 <_ZN9Nrf24l01p14write_registerEhh>
}
 80016ce:	bf00      	nop
 80016d0:	3710      	adds	r7, #16
 80016d2:	46bd      	mov	sp, r7
 80016d4:	bd80      	pop	{r7, pc}

080016d6 <_ZN9Nrf24l01p20set_rf_air_data_rateE13air_data_rate>:

void Nrf24l01p::set_rf_air_data_rate(air_data_rate bps)
{
 80016d6:	b580      	push	{r7, lr}
 80016d8:	b084      	sub	sp, #16
 80016da:	af00      	add	r7, sp, #0
 80016dc:	6078      	str	r0, [r7, #4]
 80016de:	460b      	mov	r3, r1
 80016e0:	70fb      	strb	r3, [r7, #3]
    uint8_t new_rf_setup = read_register(NRF24L01P_REG_RF_SETUP);
 80016e2:	2106      	movs	r1, #6
 80016e4:	6878      	ldr	r0, [r7, #4]
 80016e6:	f7ff fde3 	bl	80012b0 <_ZN9Nrf24l01p13read_registerEh>
 80016ea:	4603      	mov	r3, r0
 80016ec:	73fb      	strb	r3, [r7, #15]

    // Очистити біти data rate
    new_rf_setup &= ~((1 << 5) | (1 << 3));
 80016ee:	7bfb      	ldrb	r3, [r7, #15]
 80016f0:	f023 0328 	bic.w	r3, r3, #40	@ 0x28
 80016f4:	73fb      	strb	r3, [r7, #15]

    switch(bps)
 80016f6:	78fb      	ldrb	r3, [r7, #3]
 80016f8:	2b02      	cmp	r3, #2
 80016fa:	d00a      	beq.n	8001712 <_ZN9Nrf24l01p20set_rf_air_data_rateE13air_data_rate+0x3c>
 80016fc:	2b02      	cmp	r3, #2
 80016fe:	dc0e      	bgt.n	800171e <_ZN9Nrf24l01p20set_rf_air_data_rateE13air_data_rate+0x48>
 8001700:	2b00      	cmp	r3, #0
 8001702:	d00b      	beq.n	800171c <_ZN9Nrf24l01p20set_rf_air_data_rateE13air_data_rate+0x46>
 8001704:	2b01      	cmp	r3, #1
 8001706:	d10a      	bne.n	800171e <_ZN9Nrf24l01p20set_rf_air_data_rateE13air_data_rate+0x48>
    {
        case _1Mbps:
            // 0 0
            break;
        case _2Mbps:
            new_rf_setup |= (1 << 3); // 0 1
 8001708:	7bfb      	ldrb	r3, [r7, #15]
 800170a:	f043 0308 	orr.w	r3, r3, #8
 800170e:	73fb      	strb	r3, [r7, #15]
            break;
 8001710:	e005      	b.n	800171e <_ZN9Nrf24l01p20set_rf_air_data_rateE13air_data_rate+0x48>
        case _250kbps:
            new_rf_setup |= (1 << 5); // 1 0
 8001712:	7bfb      	ldrb	r3, [r7, #15]
 8001714:	f043 0320 	orr.w	r3, r3, #32
 8001718:	73fb      	strb	r3, [r7, #15]
            break;
 800171a:	e000      	b.n	800171e <_ZN9Nrf24l01p20set_rf_air_data_rateE13air_data_rate+0x48>
            break;
 800171c:	bf00      	nop
    }
    write_register(NRF24L01P_REG_RF_SETUP, new_rf_setup);
 800171e:	7bfb      	ldrb	r3, [r7, #15]
 8001720:	461a      	mov	r2, r3
 8001722:	2106      	movs	r1, #6
 8001724:	6878      	ldr	r0, [r7, #4]
 8001726:	f7ff fdeb 	bl	8001300 <_ZN9Nrf24l01p14write_registerEhh>
}
 800172a:	bf00      	nop
 800172c:	3710      	adds	r7, #16
 800172e:	46bd      	mov	sp, r7
 8001730:	bd80      	pop	{r7, pc}

08001732 <radio_init>:
/**
 * @brief C-функція для ініціалізації радіо.
 * (Тепер порожня, оскільки семафор створюється в MX)
 */
void radio_init(void)
{
 8001732:	b480      	push	{r7}
 8001734:	af00      	add	r7, sp, #0
    // !!! ВИДАЛЕНО: osSemaphoreNew(...)
    // CubeMX тепер робить це у MX_FREERTOS_Init()
}
 8001736:	bf00      	nop
 8001738:	46bd      	mov	sp, r7
 800173a:	bc80      	pop	{r7}
 800173c:	4770      	bx	lr
	...

08001740 <radio_run_task>:

/**
 * @brief Вхідна точка задачі RTOS.
 */
void radio_run_task(void)
{
 8001740:	b580      	push	{r7, lr}
 8001742:	af00      	add	r7, sp, #0
    g_radio.task();
 8001744:	4802      	ldr	r0, [pc, #8]	@ (8001750 <radio_run_task+0x10>)
 8001746:	f000 f83d 	bl	80017c4 <_ZN7MyRadio4taskEv>
}
 800174a:	bf00      	nop
 800174c:	bd80      	pop	{r7, pc}
 800174e:	bf00      	nop
 8001750:	200001c4 	.word	0x200001c4

08001754 <_ZN7MyRadioC1Ev>:

} // extern "C"

// --- C++ Class Implementation ---

MyRadio::MyRadio()
 8001754:	b580      	push	{r7, lr}
 8001756:	b086      	sub	sp, #24
 8001758:	af04      	add	r7, sp, #16
 800175a:	6078      	str	r0, [r7, #4]
    // Ініціалізуємо наш C++ драйвер
    : radio(&hspi1,
 800175c:	6878      	ldr	r0, [r7, #4]
 800175e:	2320      	movs	r3, #32
 8001760:	9302      	str	r3, [sp, #8]
 8001762:	2301      	movs	r3, #1
 8001764:	9301      	str	r3, [sp, #4]
 8001766:	4b06      	ldr	r3, [pc, #24]	@ (8001780 <_ZN7MyRadioC1Ev+0x2c>)
 8001768:	9300      	str	r3, [sp, #0]
 800176a:	2310      	movs	r3, #16
 800176c:	4a05      	ldr	r2, [pc, #20]	@ (8001784 <_ZN7MyRadioC1Ev+0x30>)
 800176e:	4906      	ldr	r1, [pc, #24]	@ (8001788 <_ZN7MyRadioC1Ev+0x34>)
 8001770:	f7ff fc26 	bl	8000fc0 <_ZN9Nrf24l01pC1EP19__SPI_HandleTypeDefP12GPIO_TypeDeftS3_th>
    		NRF24_CSN_GPIO_Port, NRF24_CSN_Pin,
			NRF24_CE_GPIO_Port,  NRF24_CE_Pin,
            32)
{
    // Конструктор
}
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	4618      	mov	r0, r3
 8001778:	3708      	adds	r7, #8
 800177a:	46bd      	mov	sp, r7
 800177c:	bd80      	pop	{r7, pc}
 800177e:	bf00      	nop
 8001780:	40010c00 	.word	0x40010c00
 8001784:	40010800 	.word	0x40010800
 8001788:	200001d8 	.word	0x200001d8

0800178c <_ZN7MyRadio4initEv>:

/**
 * @brief Внутрішня ініціалізація (з вашого старого коду, але C++ методами)
 */
bool MyRadio::init(void)
{
 800178c:	b580      	push	{r7, lr}
 800178e:	b082      	sub	sp, #8
 8001790:	af00      	add	r7, sp, #0
 8001792:	6078      	str	r0, [r7, #4]
    radio.init_tx(106, _1Mbps);
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	2200      	movs	r2, #0
 8001798:	216a      	movs	r1, #106	@ 0x6a
 800179a:	4618      	mov	r0, r3
 800179c:	f7ff fc30 	bl	8001000 <_ZN9Nrf24l01p7init_txEt13air_data_rate>
    radio.set_tx_address(TX_ADDRESS);
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	4907      	ldr	r1, [pc, #28]	@ (80017c0 <_ZN7MyRadio4initEv+0x34>)
 80017a4:	4618      	mov	r0, r3
 80017a6:	f7ff fc8e 	bl	80010c6 <_ZN9Nrf24l01p14set_tx_addressEPh>
    radio.set_rx_address_p0(TX_ADDRESS); // Для Auto-ACK
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	4904      	ldr	r1, [pc, #16]	@ (80017c0 <_ZN7MyRadio4initEv+0x34>)
 80017ae:	4618      	mov	r0, r3
 80017b0:	f7ff fc98 	bl	80010e4 <_ZN9Nrf24l01p17set_rx_address_p0EPh>
    return true;
 80017b4:	2301      	movs	r3, #1
}
 80017b6:	4618      	mov	r0, r3
 80017b8:	3708      	adds	r7, #8
 80017ba:	46bd      	mov	sp, r7
 80017bc:	bd80      	pop	{r7, pc}
 80017be:	bf00      	nop
 80017c0:	20000010 	.word	0x20000010

080017c4 <_ZN7MyRadio4taskEv>:
/**
 * @brief ГОЛОВНИЙ ЦИКЛ ЗАДАЧІ РАДІО
 * (Це вже ПОВНІСТЮ пересаджена логіка)
 */
void MyRadio::task(void)
{
 80017c4:	b580      	push	{r7, lr}
 80017c6:	b08a      	sub	sp, #40	@ 0x28
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	6078      	str	r0, [r7, #4]
    if (!this->init()) {
 80017cc:	6878      	ldr	r0, [r7, #4]
 80017ce:	f7ff ffdd 	bl	800178c <_ZN7MyRadio4initEv>
 80017d2:	4603      	mov	r3, r0
 80017d4:	f083 0301 	eor.w	r3, r3, #1
 80017d8:	b2db      	uxtb	r3, r3
 80017da:	2b00      	cmp	r3, #0
 80017dc:	d002      	beq.n	80017e4 <_ZN7MyRadio4taskEv+0x20>
        vTaskDelete(NULL); // Помилка ініціалізації
 80017de:	2000      	movs	r0, #0
 80017e0:	f007 ffac 	bl	800973c <vTaskDelete>
    uint8_t local_tx_buffer[32]; // Локальний буфер

    while(1)
    {
        // --- 1. Чекаємо на ДАНІ від LogicTask ---
    	if (osMessageQueueGet(radioTxQueueHandleHandle, local_tx_buffer, NULL, osWaitForever) == osOK)
 80017e4:	4b1e      	ldr	r3, [pc, #120]	@ (8001860 <_ZN7MyRadio4taskEv+0x9c>)
 80017e6:	6818      	ldr	r0, [r3, #0]
 80017e8:	f107 0108 	add.w	r1, r7, #8
 80017ec:	f04f 33ff 	mov.w	r3, #4294967295
 80017f0:	2200      	movs	r2, #0
 80017f2:	f006 fc7b 	bl	80080ec <osMessageQueueGet>
 80017f6:	4603      	mov	r3, r0
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	bf0c      	ite	eq
 80017fc:	2301      	moveq	r3, #1
 80017fe:	2300      	movne	r3, #0
 8001800:	b2db      	uxtb	r3, r3
 8001802:	2b00      	cmp	r3, #0
 8001804:	d0ee      	beq.n	80017e4 <_ZN7MyRadio4taskEv+0x20>
        {
            // Є робота! Дані в local_tx_buffer.

            // 1. Завантажуємо дані в FIFO
            radio.transmit(local_tx_buffer);
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	f107 0208 	add.w	r2, r7, #8
 800180c:	4611      	mov	r1, r2
 800180e:	4618      	mov	r0, r3
 8001810:	f7ff fc2c 	bl	800106c <_ZN9Nrf24l01p8transmitEPh>

            // 2. Починаємо передачу імпульсом CE
            radio.ce_high();
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	4618      	mov	r0, r3
 8001818:	f7ff fd2a 	bl	8001270 <_ZN9Nrf24l01p7ce_highEv>
            osDelay(1); // 1мс (більше ніж 10us, безпечно)
 800181c:	2001      	movs	r0, #1
 800181e:	f006 fa56 	bl	8007cce <osDelay>
            radio.ce_low();
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	4618      	mov	r0, r3
 8001826:	f7ff fd33 	bl	8001290 <_ZN9Nrf24l01p6ce_lowEv>

            // 3. Чекаємо на IRQ (використовуємо ПРАВИЛЬНЕ ім'я семафора)
            if (osSemaphoreAcquire(radioIrqSemHandleHandle, 100) == osOK)
 800182a:	4b0e      	ldr	r3, [pc, #56]	@ (8001864 <_ZN7MyRadio4taskEv+0xa0>)
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	2164      	movs	r1, #100	@ 0x64
 8001830:	4618      	mov	r0, r3
 8001832:	f006 faf1 	bl	8007e18 <osSemaphoreAcquire>
 8001836:	4603      	mov	r3, r0
 8001838:	2b00      	cmp	r3, #0
 800183a:	bf0c      	ite	eq
 800183c:	2301      	moveq	r3, #1
 800183e:	2300      	movne	r3, #0
 8001840:	b2db      	uxtb	r3, r3
 8001842:	2b00      	cmp	r3, #0
 8001844:	d006      	beq.n	8001854 <_ZN7MyRadio4taskEv+0x90>
            {
                // IRQ спрацював!
                UI_Blink_Once();
 8001846:	f000 fd81 	bl	800234c <UI_Blink_Once>

                // 4. Обробимо IRQ (скинемо прапори)
                radio.handle_tx_irq();
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	4618      	mov	r0, r3
 800184e:	f7ff fc1a 	bl	8001086 <_ZN9Nrf24l01p13handle_tx_irqEv>
 8001852:	e7c7      	b.n	80017e4 <_ZN7MyRadio4taskEv+0x20>
            }
            else
            {
                // IRQ не спрацював (Timeout).
                radio.flush_tx_fifo();
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	4618      	mov	r0, r3
 8001858:	f7ff fc8a 	bl	8001170 <_ZN9Nrf24l01p13flush_tx_fifoEv>
    	if (osMessageQueueGet(radioTxQueueHandleHandle, local_tx_buffer, NULL, osWaitForever) == osOK)
 800185c:	e7c2      	b.n	80017e4 <_ZN7MyRadio4taskEv+0x20>
 800185e:	bf00      	nop
 8001860:	200000f0 	.word	0x200000f0
 8001864:	20000100 	.word	0x20000100

08001868 <_Z41__static_initialization_and_destruction_0v>:
            }
        }
    }
}
 8001868:	b580      	push	{r7, lr}
 800186a:	af00      	add	r7, sp, #0
MyRadio g_radio;
 800186c:	4802      	ldr	r0, [pc, #8]	@ (8001878 <_Z41__static_initialization_and_destruction_0v+0x10>)
 800186e:	f7ff ff71 	bl	8001754 <_ZN7MyRadioC1Ev>
}
 8001872:	bf00      	nop
 8001874:	bd80      	pop	{r7, pc}
 8001876:	bf00      	nop
 8001878:	200001c4 	.word	0x200001c4

0800187c <_GLOBAL__sub_I_g_radio>:
 800187c:	b580      	push	{r7, lr}
 800187e:	af00      	add	r7, sp, #0
 8001880:	f7ff fff2 	bl	8001868 <_Z41__static_initialization_and_destruction_0v>
 8001884:	bd80      	pop	{r7, pc}
	...

08001888 <MX_SPI1_Init>:
DMA_HandleTypeDef hdma_spi1_tx;
DMA_HandleTypeDef hdma_spi1_rx;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 800188c:	4b17      	ldr	r3, [pc, #92]	@ (80018ec <MX_SPI1_Init+0x64>)
 800188e:	4a18      	ldr	r2, [pc, #96]	@ (80018f0 <MX_SPI1_Init+0x68>)
 8001890:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001892:	4b16      	ldr	r3, [pc, #88]	@ (80018ec <MX_SPI1_Init+0x64>)
 8001894:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001898:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800189a:	4b14      	ldr	r3, [pc, #80]	@ (80018ec <MX_SPI1_Init+0x64>)
 800189c:	2200      	movs	r2, #0
 800189e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80018a0:	4b12      	ldr	r3, [pc, #72]	@ (80018ec <MX_SPI1_Init+0x64>)
 80018a2:	2200      	movs	r2, #0
 80018a4:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80018a6:	4b11      	ldr	r3, [pc, #68]	@ (80018ec <MX_SPI1_Init+0x64>)
 80018a8:	2200      	movs	r2, #0
 80018aa:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80018ac:	4b0f      	ldr	r3, [pc, #60]	@ (80018ec <MX_SPI1_Init+0x64>)
 80018ae:	2200      	movs	r2, #0
 80018b0:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80018b2:	4b0e      	ldr	r3, [pc, #56]	@ (80018ec <MX_SPI1_Init+0x64>)
 80018b4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80018b8:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 80018ba:	4b0c      	ldr	r3, [pc, #48]	@ (80018ec <MX_SPI1_Init+0x64>)
 80018bc:	2238      	movs	r2, #56	@ 0x38
 80018be:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80018c0:	4b0a      	ldr	r3, [pc, #40]	@ (80018ec <MX_SPI1_Init+0x64>)
 80018c2:	2200      	movs	r2, #0
 80018c4:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80018c6:	4b09      	ldr	r3, [pc, #36]	@ (80018ec <MX_SPI1_Init+0x64>)
 80018c8:	2200      	movs	r2, #0
 80018ca:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80018cc:	4b07      	ldr	r3, [pc, #28]	@ (80018ec <MX_SPI1_Init+0x64>)
 80018ce:	2200      	movs	r2, #0
 80018d0:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 80018d2:	4b06      	ldr	r3, [pc, #24]	@ (80018ec <MX_SPI1_Init+0x64>)
 80018d4:	220a      	movs	r2, #10
 80018d6:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80018d8:	4804      	ldr	r0, [pc, #16]	@ (80018ec <MX_SPI1_Init+0x64>)
 80018da:	f004 ff55 	bl	8006788 <HAL_SPI_Init>
 80018de:	4603      	mov	r3, r0
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d001      	beq.n	80018e8 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80018e4:	f7ff fb5c 	bl	8000fa0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80018e8:	bf00      	nop
 80018ea:	bd80      	pop	{r7, pc}
 80018ec:	200001d8 	.word	0x200001d8
 80018f0:	40013000 	.word	0x40013000

080018f4 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80018f4:	b580      	push	{r7, lr}
 80018f6:	b088      	sub	sp, #32
 80018f8:	af00      	add	r7, sp, #0
 80018fa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018fc:	f107 0310 	add.w	r3, r7, #16
 8001900:	2200      	movs	r2, #0
 8001902:	601a      	str	r2, [r3, #0]
 8001904:	605a      	str	r2, [r3, #4]
 8001906:	609a      	str	r2, [r3, #8]
 8001908:	60da      	str	r2, [r3, #12]
  if(spiHandle->Instance==SPI1)
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	4a41      	ldr	r2, [pc, #260]	@ (8001a14 <HAL_SPI_MspInit+0x120>)
 8001910:	4293      	cmp	r3, r2
 8001912:	d17b      	bne.n	8001a0c <HAL_SPI_MspInit+0x118>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001914:	4b40      	ldr	r3, [pc, #256]	@ (8001a18 <HAL_SPI_MspInit+0x124>)
 8001916:	699b      	ldr	r3, [r3, #24]
 8001918:	4a3f      	ldr	r2, [pc, #252]	@ (8001a18 <HAL_SPI_MspInit+0x124>)
 800191a:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800191e:	6193      	str	r3, [r2, #24]
 8001920:	4b3d      	ldr	r3, [pc, #244]	@ (8001a18 <HAL_SPI_MspInit+0x124>)
 8001922:	699b      	ldr	r3, [r3, #24]
 8001924:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001928:	60fb      	str	r3, [r7, #12]
 800192a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800192c:	4b3a      	ldr	r3, [pc, #232]	@ (8001a18 <HAL_SPI_MspInit+0x124>)
 800192e:	699b      	ldr	r3, [r3, #24]
 8001930:	4a39      	ldr	r2, [pc, #228]	@ (8001a18 <HAL_SPI_MspInit+0x124>)
 8001932:	f043 0304 	orr.w	r3, r3, #4
 8001936:	6193      	str	r3, [r2, #24]
 8001938:	4b37      	ldr	r3, [pc, #220]	@ (8001a18 <HAL_SPI_MspInit+0x124>)
 800193a:	699b      	ldr	r3, [r3, #24]
 800193c:	f003 0304 	and.w	r3, r3, #4
 8001940:	60bb      	str	r3, [r7, #8]
 8001942:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = NRF24_SCK_Pin|NRF24_MOSI_Pin;
 8001944:	23a0      	movs	r3, #160	@ 0xa0
 8001946:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001948:	2302      	movs	r3, #2
 800194a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800194c:	2303      	movs	r3, #3
 800194e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001950:	f107 0310 	add.w	r3, r7, #16
 8001954:	4619      	mov	r1, r3
 8001956:	4831      	ldr	r0, [pc, #196]	@ (8001a1c <HAL_SPI_MspInit+0x128>)
 8001958:	f001 f9b4 	bl	8002cc4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = NRF24_MISO_Pin;
 800195c:	2340      	movs	r3, #64	@ 0x40
 800195e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001960:	2300      	movs	r3, #0
 8001962:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001964:	2300      	movs	r3, #0
 8001966:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(NRF24_MISO_GPIO_Port, &GPIO_InitStruct);
 8001968:	f107 0310 	add.w	r3, r7, #16
 800196c:	4619      	mov	r1, r3
 800196e:	482b      	ldr	r0, [pc, #172]	@ (8001a1c <HAL_SPI_MspInit+0x128>)
 8001970:	f001 f9a8 	bl	8002cc4 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel3;
 8001974:	4b2a      	ldr	r3, [pc, #168]	@ (8001a20 <HAL_SPI_MspInit+0x12c>)
 8001976:	4a2b      	ldr	r2, [pc, #172]	@ (8001a24 <HAL_SPI_MspInit+0x130>)
 8001978:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800197a:	4b29      	ldr	r3, [pc, #164]	@ (8001a20 <HAL_SPI_MspInit+0x12c>)
 800197c:	2210      	movs	r2, #16
 800197e:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001980:	4b27      	ldr	r3, [pc, #156]	@ (8001a20 <HAL_SPI_MspInit+0x12c>)
 8001982:	2200      	movs	r2, #0
 8001984:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001986:	4b26      	ldr	r3, [pc, #152]	@ (8001a20 <HAL_SPI_MspInit+0x12c>)
 8001988:	2280      	movs	r2, #128	@ 0x80
 800198a:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800198c:	4b24      	ldr	r3, [pc, #144]	@ (8001a20 <HAL_SPI_MspInit+0x12c>)
 800198e:	2200      	movs	r2, #0
 8001990:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001992:	4b23      	ldr	r3, [pc, #140]	@ (8001a20 <HAL_SPI_MspInit+0x12c>)
 8001994:	2200      	movs	r2, #0
 8001996:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8001998:	4b21      	ldr	r3, [pc, #132]	@ (8001a20 <HAL_SPI_MspInit+0x12c>)
 800199a:	2200      	movs	r2, #0
 800199c:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 800199e:	4b20      	ldr	r3, [pc, #128]	@ (8001a20 <HAL_SPI_MspInit+0x12c>)
 80019a0:	2200      	movs	r2, #0
 80019a2:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 80019a4:	481e      	ldr	r0, [pc, #120]	@ (8001a20 <HAL_SPI_MspInit+0x12c>)
 80019a6:	f000 fe67 	bl	8002678 <HAL_DMA_Init>
 80019aa:	4603      	mov	r3, r0
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	d001      	beq.n	80019b4 <HAL_SPI_MspInit+0xc0>
    {
      Error_Handler();
 80019b0:	f7ff faf6 	bl	8000fa0 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	4a1a      	ldr	r2, [pc, #104]	@ (8001a20 <HAL_SPI_MspInit+0x12c>)
 80019b8:	649a      	str	r2, [r3, #72]	@ 0x48
 80019ba:	4a19      	ldr	r2, [pc, #100]	@ (8001a20 <HAL_SPI_MspInit+0x12c>)
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	6253      	str	r3, [r2, #36]	@ 0x24

    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA1_Channel2;
 80019c0:	4b19      	ldr	r3, [pc, #100]	@ (8001a28 <HAL_SPI_MspInit+0x134>)
 80019c2:	4a1a      	ldr	r2, [pc, #104]	@ (8001a2c <HAL_SPI_MspInit+0x138>)
 80019c4:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80019c6:	4b18      	ldr	r3, [pc, #96]	@ (8001a28 <HAL_SPI_MspInit+0x134>)
 80019c8:	2200      	movs	r2, #0
 80019ca:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80019cc:	4b16      	ldr	r3, [pc, #88]	@ (8001a28 <HAL_SPI_MspInit+0x134>)
 80019ce:	2200      	movs	r2, #0
 80019d0:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80019d2:	4b15      	ldr	r3, [pc, #84]	@ (8001a28 <HAL_SPI_MspInit+0x134>)
 80019d4:	2280      	movs	r2, #128	@ 0x80
 80019d6:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80019d8:	4b13      	ldr	r3, [pc, #76]	@ (8001a28 <HAL_SPI_MspInit+0x134>)
 80019da:	2200      	movs	r2, #0
 80019dc:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80019de:	4b12      	ldr	r3, [pc, #72]	@ (8001a28 <HAL_SPI_MspInit+0x134>)
 80019e0:	2200      	movs	r2, #0
 80019e2:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 80019e4:	4b10      	ldr	r3, [pc, #64]	@ (8001a28 <HAL_SPI_MspInit+0x134>)
 80019e6:	2200      	movs	r2, #0
 80019e8:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80019ea:	4b0f      	ldr	r3, [pc, #60]	@ (8001a28 <HAL_SPI_MspInit+0x134>)
 80019ec:	2200      	movs	r2, #0
 80019ee:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 80019f0:	480d      	ldr	r0, [pc, #52]	@ (8001a28 <HAL_SPI_MspInit+0x134>)
 80019f2:	f000 fe41 	bl	8002678 <HAL_DMA_Init>
 80019f6:	4603      	mov	r3, r0
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d001      	beq.n	8001a00 <HAL_SPI_MspInit+0x10c>
    {
      Error_Handler();
 80019fc:	f7ff fad0 	bl	8000fa0 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi1_rx);
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	4a09      	ldr	r2, [pc, #36]	@ (8001a28 <HAL_SPI_MspInit+0x134>)
 8001a04:	64da      	str	r2, [r3, #76]	@ 0x4c
 8001a06:	4a08      	ldr	r2, [pc, #32]	@ (8001a28 <HAL_SPI_MspInit+0x134>)
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	6253      	str	r3, [r2, #36]	@ 0x24

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8001a0c:	bf00      	nop
 8001a0e:	3720      	adds	r7, #32
 8001a10:	46bd      	mov	sp, r7
 8001a12:	bd80      	pop	{r7, pc}
 8001a14:	40013000 	.word	0x40013000
 8001a18:	40021000 	.word	0x40021000
 8001a1c:	40010800 	.word	0x40010800
 8001a20:	20000230 	.word	0x20000230
 8001a24:	40020030 	.word	0x40020030
 8001a28:	20000274 	.word	0x20000274
 8001a2c:	4002001c 	.word	0x4002001c

08001a30 <ssd1306_WriteCommand>:
 * @note This is a blocking function.
 * @param cmd The command byte to send.
 * @return HAL status.
 */
static HAL_StatusTypeDef ssd1306_WriteCommand(uint8_t cmd)
{
 8001a30:	b580      	push	{r7, lr}
 8001a32:	b086      	sub	sp, #24
 8001a34:	af04      	add	r7, sp, #16
 8001a36:	4603      	mov	r3, r0
 8001a38:	71fb      	strb	r3, [r7, #7]
    // Uses 0x00 as the "Memory Address" to signify a command
    return HAL_I2C_Mem_Write(&hi2c1, (SSD1306_I2C_ADDR << 1), 0x00, 1, &cmd, 1, HAL_MAX_DELAY);
 8001a3a:	f04f 33ff 	mov.w	r3, #4294967295
 8001a3e:	9302      	str	r3, [sp, #8]
 8001a40:	2301      	movs	r3, #1
 8001a42:	9301      	str	r3, [sp, #4]
 8001a44:	1dfb      	adds	r3, r7, #7
 8001a46:	9300      	str	r3, [sp, #0]
 8001a48:	2301      	movs	r3, #1
 8001a4a:	2200      	movs	r2, #0
 8001a4c:	2178      	movs	r1, #120	@ 0x78
 8001a4e:	4804      	ldr	r0, [pc, #16]	@ (8001a60 <ssd1306_WriteCommand+0x30>)
 8001a50:	f001 fde0 	bl	8003614 <HAL_I2C_Mem_Write>
 8001a54:	4603      	mov	r3, r0
}
 8001a56:	4618      	mov	r0, r3
 8001a58:	3708      	adds	r7, #8
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	bd80      	pop	{r7, pc}
 8001a5e:	bf00      	nop
 8001a60:	20000104 	.word	0x20000104

08001a64 <ssd1306_Init>:
/**
 * @brief Initializes the SSD1306 controller (for 128x64).
 * @return 1 on success, 0 on failure.
 */
uint8_t ssd1306_Init(void)
{
 8001a64:	b580      	push	{r7, lr}
 8001a66:	af00      	add	r7, sp, #0
    // Power-on delay
    HAL_Delay(100);
 8001a68:	2064      	movs	r0, #100	@ 0x64
 8001a6a:	f000 fcd3 	bl	8002414 <HAL_Delay>

    // --- Initialization Sequence for 128x64 ---
    if (ssd1306_WriteCommand(0xAE) != HAL_OK) return 0; // Display OFF
 8001a6e:	20ae      	movs	r0, #174	@ 0xae
 8001a70:	f7ff ffde 	bl	8001a30 <ssd1306_WriteCommand>
 8001a74:	4603      	mov	r3, r0
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d001      	beq.n	8001a7e <ssd1306_Init+0x1a>
 8001a7a:	2300      	movs	r3, #0
 8001a7c:	e0d5      	b.n	8001c2a <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0x20) != HAL_OK) return 0; // Set Memory Addressing Mode
 8001a7e:	2020      	movs	r0, #32
 8001a80:	f7ff ffd6 	bl	8001a30 <ssd1306_WriteCommand>
 8001a84:	4603      	mov	r3, r0
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d001      	beq.n	8001a8e <ssd1306_Init+0x2a>
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	e0cd      	b.n	8001c2a <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0x00) != HAL_OK) return 0; // 00 = Horizontal
 8001a8e:	2000      	movs	r0, #0
 8001a90:	f7ff ffce 	bl	8001a30 <ssd1306_WriteCommand>
 8001a94:	4603      	mov	r3, r0
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d001      	beq.n	8001a9e <ssd1306_Init+0x3a>
 8001a9a:	2300      	movs	r3, #0
 8001a9c:	e0c5      	b.n	8001c2a <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0xB0) != HAL_OK) return 0; // Set Page Start Address
 8001a9e:	20b0      	movs	r0, #176	@ 0xb0
 8001aa0:	f7ff ffc6 	bl	8001a30 <ssd1306_WriteCommand>
 8001aa4:	4603      	mov	r3, r0
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d001      	beq.n	8001aae <ssd1306_Init+0x4a>
 8001aaa:	2300      	movs	r3, #0
 8001aac:	e0bd      	b.n	8001c2a <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0xC8) != HAL_OK) return 0; // Set COM Output Scan Direction
 8001aae:	20c8      	movs	r0, #200	@ 0xc8
 8001ab0:	f7ff ffbe 	bl	8001a30 <ssd1306_WriteCommand>
 8001ab4:	4603      	mov	r3, r0
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d001      	beq.n	8001abe <ssd1306_Init+0x5a>
 8001aba:	2300      	movs	r3, #0
 8001abc:	e0b5      	b.n	8001c2a <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0x00) != HAL_OK) return 0; // ---set low column address
 8001abe:	2000      	movs	r0, #0
 8001ac0:	f7ff ffb6 	bl	8001a30 <ssd1306_WriteCommand>
 8001ac4:	4603      	mov	r3, r0
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d001      	beq.n	8001ace <ssd1306_Init+0x6a>
 8001aca:	2300      	movs	r3, #0
 8001acc:	e0ad      	b.n	8001c2a <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0x10) != HAL_OK) return 0; // ---set high column address
 8001ace:	2010      	movs	r0, #16
 8001ad0:	f7ff ffae 	bl	8001a30 <ssd1306_WriteCommand>
 8001ad4:	4603      	mov	r3, r0
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d001      	beq.n	8001ade <ssd1306_Init+0x7a>
 8001ada:	2300      	movs	r3, #0
 8001adc:	e0a5      	b.n	8001c2a <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0x40) != HAL_OK) return 0; // --set start line address
 8001ade:	2040      	movs	r0, #64	@ 0x40
 8001ae0:	f7ff ffa6 	bl	8001a30 <ssd1306_WriteCommand>
 8001ae4:	4603      	mov	r3, r0
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d001      	beq.n	8001aee <ssd1306_Init+0x8a>
 8001aea:	2300      	movs	r3, #0
 8001aec:	e09d      	b.n	8001c2a <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0x81) != HAL_OK) return 0; // Set contrast
 8001aee:	2081      	movs	r0, #129	@ 0x81
 8001af0:	f7ff ff9e 	bl	8001a30 <ssd1306_WriteCommand>
 8001af4:	4603      	mov	r3, r0
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d001      	beq.n	8001afe <ssd1306_Init+0x9a>
 8001afa:	2300      	movs	r3, #0
 8001afc:	e095      	b.n	8001c2a <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0xFF) != HAL_OK) return 0; // Max contrast
 8001afe:	20ff      	movs	r0, #255	@ 0xff
 8001b00:	f7ff ff96 	bl	8001a30 <ssd1306_WriteCommand>
 8001b04:	4603      	mov	r3, r0
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d001      	beq.n	8001b0e <ssd1306_Init+0xaa>
 8001b0a:	2300      	movs	r3, #0
 8001b0c:	e08d      	b.n	8001c2a <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0xA1) != HAL_OK) return 0; // Set segment re-map 0 to 127
 8001b0e:	20a1      	movs	r0, #161	@ 0xa1
 8001b10:	f7ff ff8e 	bl	8001a30 <ssd1306_WriteCommand>
 8001b14:	4603      	mov	r3, r0
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d001      	beq.n	8001b1e <ssd1306_Init+0xba>
 8001b1a:	2300      	movs	r3, #0
 8001b1c:	e085      	b.n	8001c2a <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0xA6) != HAL_OK) return 0; // Set normal display
 8001b1e:	20a6      	movs	r0, #166	@ 0xa6
 8001b20:	f7ff ff86 	bl	8001a30 <ssd1306_WriteCommand>
 8001b24:	4603      	mov	r3, r0
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d001      	beq.n	8001b2e <ssd1306_Init+0xca>
 8001b2a:	2300      	movs	r3, #0
 8001b2c:	e07d      	b.n	8001c2a <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0xA8) != HAL_OK) return 0; // Set multiplex ratio
 8001b2e:	20a8      	movs	r0, #168	@ 0xa8
 8001b30:	f7ff ff7e 	bl	8001a30 <ssd1306_WriteCommand>
 8001b34:	4603      	mov	r3, r0
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d001      	beq.n	8001b3e <ssd1306_Init+0xda>
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	e075      	b.n	8001c2a <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0x3F) != HAL_OK) return 0; // 1/64 duty (for 128x64)
 8001b3e:	203f      	movs	r0, #63	@ 0x3f
 8001b40:	f7ff ff76 	bl	8001a30 <ssd1306_WriteCommand>
 8001b44:	4603      	mov	r3, r0
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d001      	beq.n	8001b4e <ssd1306_Init+0xea>
 8001b4a:	2300      	movs	r3, #0
 8001b4c:	e06d      	b.n	8001c2a <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0xD3) != HAL_OK) return 0; // Set display offset
 8001b4e:	20d3      	movs	r0, #211	@ 0xd3
 8001b50:	f7ff ff6e 	bl	8001a30 <ssd1306_WriteCommand>
 8001b54:	4603      	mov	r3, r0
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d001      	beq.n	8001b5e <ssd1306_Init+0xfa>
 8001b5a:	2300      	movs	r3, #0
 8001b5c:	e065      	b.n	8001c2a <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0x00) != HAL_OK) return 0; // no offset
 8001b5e:	2000      	movs	r0, #0
 8001b60:	f7ff ff66 	bl	8001a30 <ssd1306_WriteCommand>
 8001b64:	4603      	mov	r3, r0
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d001      	beq.n	8001b6e <ssd1306_Init+0x10a>
 8001b6a:	2300      	movs	r3, #0
 8001b6c:	e05d      	b.n	8001c2a <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0xD5) != HAL_OK) return 0; // Set display clock divide ratio
 8001b6e:	20d5      	movs	r0, #213	@ 0xd5
 8001b70:	f7ff ff5e 	bl	8001a30 <ssd1306_WriteCommand>
 8001b74:	4603      	mov	r3, r0
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d001      	beq.n	8001b7e <ssd1306_Init+0x11a>
 8001b7a:	2300      	movs	r3, #0
 8001b7c:	e055      	b.n	8001c2a <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0x80) != HAL_OK) return 0; //
 8001b7e:	2080      	movs	r0, #128	@ 0x80
 8001b80:	f7ff ff56 	bl	8001a30 <ssd1306_WriteCommand>
 8001b84:	4603      	mov	r3, r0
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d001      	beq.n	8001b8e <ssd1306_Init+0x12a>
 8001b8a:	2300      	movs	r3, #0
 8001b8c:	e04d      	b.n	8001c2a <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0xD9) != HAL_OK) return 0; // Set pre-charge period
 8001b8e:	20d9      	movs	r0, #217	@ 0xd9
 8001b90:	f7ff ff4e 	bl	8001a30 <ssd1306_WriteCommand>
 8001b94:	4603      	mov	r3, r0
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d001      	beq.n	8001b9e <ssd1306_Init+0x13a>
 8001b9a:	2300      	movs	r3, #0
 8001b9c:	e045      	b.n	8001c2a <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0xF1) != HAL_OK) return 0;
 8001b9e:	20f1      	movs	r0, #241	@ 0xf1
 8001ba0:	f7ff ff46 	bl	8001a30 <ssd1306_WriteCommand>
 8001ba4:	4603      	mov	r3, r0
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d001      	beq.n	8001bae <ssd1306_Init+0x14a>
 8001baa:	2300      	movs	r3, #0
 8001bac:	e03d      	b.n	8001c2a <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0xDA) != HAL_OK) return 0; // Set com pins hardware config
 8001bae:	20da      	movs	r0, #218	@ 0xda
 8001bb0:	f7ff ff3e 	bl	8001a30 <ssd1306_WriteCommand>
 8001bb4:	4603      	mov	r3, r0
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d001      	beq.n	8001bbe <ssd1306_Init+0x15a>
 8001bba:	2300      	movs	r3, #0
 8001bbc:	e035      	b.n	8001c2a <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0x12) != HAL_OK) return 0; // (for 128x64)
 8001bbe:	2012      	movs	r0, #18
 8001bc0:	f7ff ff36 	bl	8001a30 <ssd1306_WriteCommand>
 8001bc4:	4603      	mov	r3, r0
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d001      	beq.n	8001bce <ssd1306_Init+0x16a>
 8001bca:	2300      	movs	r3, #0
 8001bcc:	e02d      	b.n	8001c2a <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0xDB) != HAL_OK) return 0; // Set vcomh
 8001bce:	20db      	movs	r0, #219	@ 0xdb
 8001bd0:	f7ff ff2e 	bl	8001a30 <ssd1306_WriteCommand>
 8001bd4:	4603      	mov	r3, r0
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d001      	beq.n	8001bde <ssd1306_Init+0x17a>
 8001bda:	2300      	movs	r3, #0
 8001bdc:	e025      	b.n	8001c2a <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0x40) != HAL_OK) return 0;
 8001bde:	2040      	movs	r0, #64	@ 0x40
 8001be0:	f7ff ff26 	bl	8001a30 <ssd1306_WriteCommand>
 8001be4:	4603      	mov	r3, r0
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d001      	beq.n	8001bee <ssd1306_Init+0x18a>
 8001bea:	2300      	movs	r3, #0
 8001bec:	e01d      	b.n	8001c2a <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0x8D) != HAL_OK) return 0; // Set Charge Pump
 8001bee:	208d      	movs	r0, #141	@ 0x8d
 8001bf0:	f7ff ff1e 	bl	8001a30 <ssd1306_WriteCommand>
 8001bf4:	4603      	mov	r3, r0
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d001      	beq.n	8001bfe <ssd1306_Init+0x19a>
 8001bfa:	2300      	movs	r3, #0
 8001bfc:	e015      	b.n	8001c2a <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0x14) != HAL_OK) return 0; // Enabled
 8001bfe:	2014      	movs	r0, #20
 8001c00:	f7ff ff16 	bl	8001a30 <ssd1306_WriteCommand>
 8001c04:	4603      	mov	r3, r0
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d001      	beq.n	8001c0e <ssd1306_Init+0x1aa>
 8001c0a:	2300      	movs	r3, #0
 8001c0c:	e00d      	b.n	8001c2a <ssd1306_Init+0x1c6>
    if (ssd1306_WriteCommand(0xAF) != HAL_OK) return 0; // Display ON
 8001c0e:	20af      	movs	r0, #175	@ 0xaf
 8001c10:	f7ff ff0e 	bl	8001a30 <ssd1306_WriteCommand>
 8001c14:	4603      	mov	r3, r0
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d001      	beq.n	8001c1e <ssd1306_Init+0x1ba>
 8001c1a:	2300      	movs	r3, #0
 8001c1c:	e005      	b.n	8001c2a <ssd1306_Init+0x1c6>

    // Clear buffer
    ssd1306_Fill(Black);
 8001c1e:	2000      	movs	r0, #0
 8001c20:	f000 f806 	bl	8001c30 <ssd1306_Fill>

    // Update screen (blocking method) for the first time
    ssd1306_UpdateScreen();
 8001c24:	f000 f944 	bl	8001eb0 <ssd1306_UpdateScreen>

    return 1; // Success
 8001c28:	2301      	movs	r3, #1
}
 8001c2a:	4618      	mov	r0, r3
 8001c2c:	bd80      	pop	{r7, pc}
	...

08001c30 <ssd1306_Fill>:

/**
 * @brief Fills the entire screen buffer with a color.
 */
void ssd1306_Fill(uint8_t color)
{
 8001c30:	b580      	push	{r7, lr}
 8001c32:	b084      	sub	sp, #16
 8001c34:	af00      	add	r7, sp, #0
 8001c36:	4603      	mov	r3, r0
 8001c38:	71fb      	strb	r3, [r7, #7]
    // Set all bytes in the buffer to 0x00 (Black) or 0xFF (White)
    uint8_t fill_val = (color == Black) ? 0x00 : 0xFF;
 8001c3a:	79fb      	ldrb	r3, [r7, #7]
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d101      	bne.n	8001c44 <ssd1306_Fill+0x14>
 8001c40:	2300      	movs	r3, #0
 8001c42:	e000      	b.n	8001c46 <ssd1306_Fill+0x16>
 8001c44:	23ff      	movs	r3, #255	@ 0xff
 8001c46:	73fb      	strb	r3, [r7, #15]
    memset(SSD1306_Buffer, fill_val, sizeof(SSD1306_Buffer));
 8001c48:	7bfb      	ldrb	r3, [r7, #15]
 8001c4a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001c4e:	4619      	mov	r1, r3
 8001c50:	4803      	ldr	r0, [pc, #12]	@ (8001c60 <ssd1306_Fill+0x30>)
 8001c52:	f009 fbdf 	bl	800b414 <memset>
}
 8001c56:	bf00      	nop
 8001c58:	3710      	adds	r7, #16
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	bd80      	pop	{r7, pc}
 8001c5e:	bf00      	nop
 8001c60:	200002b8 	.word	0x200002b8

08001c64 <ssd1306_DrawPixel>:

/**
 * @brief Draws a single pixel in the screen buffer.
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, uint8_t color)
{
 8001c64:	b480      	push	{r7}
 8001c66:	b083      	sub	sp, #12
 8001c68:	af00      	add	r7, sp, #0
 8001c6a:	4603      	mov	r3, r0
 8001c6c:	71fb      	strb	r3, [r7, #7]
 8001c6e:	460b      	mov	r3, r1
 8001c70:	71bb      	strb	r3, [r7, #6]
 8001c72:	4613      	mov	r3, r2
 8001c74:	717b      	strb	r3, [r7, #5]
    // Check boundaries
    if (x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8001c76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	db3d      	blt.n	8001cfa <ssd1306_DrawPixel+0x96>
 8001c7e:	79bb      	ldrb	r3, [r7, #6]
 8001c80:	2b3f      	cmp	r3, #63	@ 0x3f
 8001c82:	d83a      	bhi.n	8001cfa <ssd1306_DrawPixel+0x96>
        return;
    }

    // Set or clear the specific bit for the pixel
    if (color == White) {
 8001c84:	797b      	ldrb	r3, [r7, #5]
 8001c86:	2b01      	cmp	r3, #1
 8001c88:	d11a      	bne.n	8001cc0 <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= (1 << (y % 8));
 8001c8a:	79fa      	ldrb	r2, [r7, #7]
 8001c8c:	79bb      	ldrb	r3, [r7, #6]
 8001c8e:	08db      	lsrs	r3, r3, #3
 8001c90:	b2d8      	uxtb	r0, r3
 8001c92:	4603      	mov	r3, r0
 8001c94:	01db      	lsls	r3, r3, #7
 8001c96:	4413      	add	r3, r2
 8001c98:	4a1a      	ldr	r2, [pc, #104]	@ (8001d04 <ssd1306_DrawPixel+0xa0>)
 8001c9a:	5cd3      	ldrb	r3, [r2, r3]
 8001c9c:	b25a      	sxtb	r2, r3
 8001c9e:	79bb      	ldrb	r3, [r7, #6]
 8001ca0:	f003 0307 	and.w	r3, r3, #7
 8001ca4:	2101      	movs	r1, #1
 8001ca6:	fa01 f303 	lsl.w	r3, r1, r3
 8001caa:	b25b      	sxtb	r3, r3
 8001cac:	4313      	orrs	r3, r2
 8001cae:	b259      	sxtb	r1, r3
 8001cb0:	79fa      	ldrb	r2, [r7, #7]
 8001cb2:	4603      	mov	r3, r0
 8001cb4:	01db      	lsls	r3, r3, #7
 8001cb6:	4413      	add	r3, r2
 8001cb8:	b2c9      	uxtb	r1, r1
 8001cba:	4a12      	ldr	r2, [pc, #72]	@ (8001d04 <ssd1306_DrawPixel+0xa0>)
 8001cbc:	54d1      	strb	r1, [r2, r3]
 8001cbe:	e01d      	b.n	8001cfc <ssd1306_DrawPixel+0x98>
    } else {
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8001cc0:	79fa      	ldrb	r2, [r7, #7]
 8001cc2:	79bb      	ldrb	r3, [r7, #6]
 8001cc4:	08db      	lsrs	r3, r3, #3
 8001cc6:	b2d8      	uxtb	r0, r3
 8001cc8:	4603      	mov	r3, r0
 8001cca:	01db      	lsls	r3, r3, #7
 8001ccc:	4413      	add	r3, r2
 8001cce:	4a0d      	ldr	r2, [pc, #52]	@ (8001d04 <ssd1306_DrawPixel+0xa0>)
 8001cd0:	5cd3      	ldrb	r3, [r2, r3]
 8001cd2:	b25a      	sxtb	r2, r3
 8001cd4:	79bb      	ldrb	r3, [r7, #6]
 8001cd6:	f003 0307 	and.w	r3, r3, #7
 8001cda:	2101      	movs	r1, #1
 8001cdc:	fa01 f303 	lsl.w	r3, r1, r3
 8001ce0:	b25b      	sxtb	r3, r3
 8001ce2:	43db      	mvns	r3, r3
 8001ce4:	b25b      	sxtb	r3, r3
 8001ce6:	4013      	ands	r3, r2
 8001ce8:	b259      	sxtb	r1, r3
 8001cea:	79fa      	ldrb	r2, [r7, #7]
 8001cec:	4603      	mov	r3, r0
 8001cee:	01db      	lsls	r3, r3, #7
 8001cf0:	4413      	add	r3, r2
 8001cf2:	b2c9      	uxtb	r1, r1
 8001cf4:	4a03      	ldr	r2, [pc, #12]	@ (8001d04 <ssd1306_DrawPixel+0xa0>)
 8001cf6:	54d1      	strb	r1, [r2, r3]
 8001cf8:	e000      	b.n	8001cfc <ssd1306_DrawPixel+0x98>
        return;
 8001cfa:	bf00      	nop
    }
}
 8001cfc:	370c      	adds	r7, #12
 8001cfe:	46bd      	mov	sp, r7
 8001d00:	bc80      	pop	{r7}
 8001d02:	4770      	bx	lr
 8001d04:	200002b8 	.word	0x200002b8

08001d08 <ssd1306_SetCursor>:

/**
 * @brief Sets the text cursor position.
 */
void ssd1306_SetCursor(uint8_t x, uint8_t y)
{
 8001d08:	b480      	push	{r7}
 8001d0a:	b083      	sub	sp, #12
 8001d0c:	af00      	add	r7, sp, #0
 8001d0e:	4603      	mov	r3, r0
 8001d10:	460a      	mov	r2, r1
 8001d12:	71fb      	strb	r3, [r7, #7]
 8001d14:	4613      	mov	r3, r2
 8001d16:	71bb      	strb	r3, [r7, #6]
    current_x = x;
 8001d18:	4a05      	ldr	r2, [pc, #20]	@ (8001d30 <ssd1306_SetCursor+0x28>)
 8001d1a:	79fb      	ldrb	r3, [r7, #7]
 8001d1c:	7013      	strb	r3, [r2, #0]
    current_y = y;
 8001d1e:	4a05      	ldr	r2, [pc, #20]	@ (8001d34 <ssd1306_SetCursor+0x2c>)
 8001d20:	79bb      	ldrb	r3, [r7, #6]
 8001d22:	7013      	strb	r3, [r2, #0]
}
 8001d24:	bf00      	nop
 8001d26:	370c      	adds	r7, #12
 8001d28:	46bd      	mov	sp, r7
 8001d2a:	bc80      	pop	{r7}
 8001d2c:	4770      	bx	lr
 8001d2e:	bf00      	nop
 8001d30:	200006b8 	.word	0x200006b8
 8001d34:	200006b9 	.word	0x200006b9

08001d38 <ssd1306_WriteChar>:

/**
 * @brief Draws a single character (8-bit font).
 */
static char ssd1306_WriteChar(char ch, FontDef_8bit_t* Font, uint8_t color)
{
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	b086      	sub	sp, #24
 8001d3c:	af00      	add	r7, sp, #0
 8001d3e:	4603      	mov	r3, r0
 8001d40:	6039      	str	r1, [r7, #0]
 8001d42:	71fb      	strb	r3, [r7, #7]
 8001d44:	4613      	mov	r3, r2
 8001d46:	71bb      	strb	r3, [r7, #6]
    uint32_t i, j;

    // Check boundaries
    if (SSD1306_WIDTH <= (current_x + Font->FontWidth) ||
 8001d48:	4b39      	ldr	r3, [pc, #228]	@ (8001e30 <ssd1306_WriteChar+0xf8>)
 8001d4a:	781b      	ldrb	r3, [r3, #0]
 8001d4c:	461a      	mov	r2, r3
 8001d4e:	683b      	ldr	r3, [r7, #0]
 8001d50:	781b      	ldrb	r3, [r3, #0]
 8001d52:	4413      	add	r3, r2
 8001d54:	2b7f      	cmp	r3, #127	@ 0x7f
 8001d56:	dc07      	bgt.n	8001d68 <ssd1306_WriteChar+0x30>
        SSD1306_HEIGHT <= (current_y + Font->FontHeight))
 8001d58:	4b36      	ldr	r3, [pc, #216]	@ (8001e34 <ssd1306_WriteChar+0xfc>)
 8001d5a:	781b      	ldrb	r3, [r3, #0]
 8001d5c:	461a      	mov	r2, r3
 8001d5e:	683b      	ldr	r3, [r7, #0]
 8001d60:	785b      	ldrb	r3, [r3, #1]
 8001d62:	4413      	add	r3, r2
    if (SSD1306_WIDTH <= (current_x + Font->FontWidth) ||
 8001d64:	2b3f      	cmp	r3, #63	@ 0x3f
 8001d66:	dd01      	ble.n	8001d6c <ssd1306_WriteChar+0x34>
    {
        return 0;
 8001d68:	2300      	movs	r3, #0
 8001d6a:	e05c      	b.n	8001e26 <ssd1306_WriteChar+0xee>
    }

    // Draw character column by column
    for (i = 0; i < Font->FontWidth; i++) {
 8001d6c:	2300      	movs	r3, #0
 8001d6e:	617b      	str	r3, [r7, #20]
 8001d70:	e04a      	b.n	8001e08 <ssd1306_WriteChar+0xd0>
        uint8_t b = Font->data[(ch - 32) * Font->FontWidth + i];
 8001d72:	683b      	ldr	r3, [r7, #0]
 8001d74:	685a      	ldr	r2, [r3, #4]
 8001d76:	79fb      	ldrb	r3, [r7, #7]
 8001d78:	3b20      	subs	r3, #32
 8001d7a:	6839      	ldr	r1, [r7, #0]
 8001d7c:	7809      	ldrb	r1, [r1, #0]
 8001d7e:	fb01 f303 	mul.w	r3, r1, r3
 8001d82:	4619      	mov	r1, r3
 8001d84:	697b      	ldr	r3, [r7, #20]
 8001d86:	440b      	add	r3, r1
 8001d88:	4413      	add	r3, r2
 8001d8a:	781b      	ldrb	r3, [r3, #0]
 8001d8c:	73fb      	strb	r3, [r7, #15]
        for (j = 0; j < Font->FontHeight; j++) {
 8001d8e:	2300      	movs	r3, #0
 8001d90:	613b      	str	r3, [r7, #16]
 8001d92:	e030      	b.n	8001df6 <ssd1306_WriteChar+0xbe>
            if ((b >> j) & 0x01) {
 8001d94:	7bfa      	ldrb	r2, [r7, #15]
 8001d96:	693b      	ldr	r3, [r7, #16]
 8001d98:	fa42 f303 	asr.w	r3, r2, r3
 8001d9c:	f003 0301 	and.w	r3, r3, #1
 8001da0:	2b00      	cmp	r3, #0
 8001da2:	d010      	beq.n	8001dc6 <ssd1306_WriteChar+0x8e>
                ssd1306_DrawPixel(current_x + i, current_y + j, (uint8_t)color);
 8001da4:	697b      	ldr	r3, [r7, #20]
 8001da6:	b2da      	uxtb	r2, r3
 8001da8:	4b21      	ldr	r3, [pc, #132]	@ (8001e30 <ssd1306_WriteChar+0xf8>)
 8001daa:	781b      	ldrb	r3, [r3, #0]
 8001dac:	4413      	add	r3, r2
 8001dae:	b2d8      	uxtb	r0, r3
 8001db0:	693b      	ldr	r3, [r7, #16]
 8001db2:	b2da      	uxtb	r2, r3
 8001db4:	4b1f      	ldr	r3, [pc, #124]	@ (8001e34 <ssd1306_WriteChar+0xfc>)
 8001db6:	781b      	ldrb	r3, [r3, #0]
 8001db8:	4413      	add	r3, r2
 8001dba:	b2db      	uxtb	r3, r3
 8001dbc:	79ba      	ldrb	r2, [r7, #6]
 8001dbe:	4619      	mov	r1, r3
 8001dc0:	f7ff ff50 	bl	8001c64 <ssd1306_DrawPixel>
 8001dc4:	e014      	b.n	8001df0 <ssd1306_WriteChar+0xb8>
            } else {
                ssd1306_DrawPixel(current_x + i, current_y + j, (uint8_t)!color);
 8001dc6:	697b      	ldr	r3, [r7, #20]
 8001dc8:	b2da      	uxtb	r2, r3
 8001dca:	4b19      	ldr	r3, [pc, #100]	@ (8001e30 <ssd1306_WriteChar+0xf8>)
 8001dcc:	781b      	ldrb	r3, [r3, #0]
 8001dce:	4413      	add	r3, r2
 8001dd0:	b2d8      	uxtb	r0, r3
 8001dd2:	693b      	ldr	r3, [r7, #16]
 8001dd4:	b2da      	uxtb	r2, r3
 8001dd6:	4b17      	ldr	r3, [pc, #92]	@ (8001e34 <ssd1306_WriteChar+0xfc>)
 8001dd8:	781b      	ldrb	r3, [r3, #0]
 8001dda:	4413      	add	r3, r2
 8001ddc:	b2d9      	uxtb	r1, r3
 8001dde:	79bb      	ldrb	r3, [r7, #6]
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	bf0c      	ite	eq
 8001de4:	2301      	moveq	r3, #1
 8001de6:	2300      	movne	r3, #0
 8001de8:	b2db      	uxtb	r3, r3
 8001dea:	461a      	mov	r2, r3
 8001dec:	f7ff ff3a 	bl	8001c64 <ssd1306_DrawPixel>
        for (j = 0; j < Font->FontHeight; j++) {
 8001df0:	693b      	ldr	r3, [r7, #16]
 8001df2:	3301      	adds	r3, #1
 8001df4:	613b      	str	r3, [r7, #16]
 8001df6:	683b      	ldr	r3, [r7, #0]
 8001df8:	785b      	ldrb	r3, [r3, #1]
 8001dfa:	461a      	mov	r2, r3
 8001dfc:	693b      	ldr	r3, [r7, #16]
 8001dfe:	4293      	cmp	r3, r2
 8001e00:	d3c8      	bcc.n	8001d94 <ssd1306_WriteChar+0x5c>
    for (i = 0; i < Font->FontWidth; i++) {
 8001e02:	697b      	ldr	r3, [r7, #20]
 8001e04:	3301      	adds	r3, #1
 8001e06:	617b      	str	r3, [r7, #20]
 8001e08:	683b      	ldr	r3, [r7, #0]
 8001e0a:	781b      	ldrb	r3, [r3, #0]
 8001e0c:	461a      	mov	r2, r3
 8001e0e:	697b      	ldr	r3, [r7, #20]
 8001e10:	4293      	cmp	r3, r2
 8001e12:	d3ae      	bcc.n	8001d72 <ssd1306_WriteChar+0x3a>
            }
        }
    }

    current_x += Font->FontWidth;
 8001e14:	683b      	ldr	r3, [r7, #0]
 8001e16:	781a      	ldrb	r2, [r3, #0]
 8001e18:	4b05      	ldr	r3, [pc, #20]	@ (8001e30 <ssd1306_WriteChar+0xf8>)
 8001e1a:	781b      	ldrb	r3, [r3, #0]
 8001e1c:	4413      	add	r3, r2
 8001e1e:	b2da      	uxtb	r2, r3
 8001e20:	4b03      	ldr	r3, [pc, #12]	@ (8001e30 <ssd1306_WriteChar+0xf8>)
 8001e22:	701a      	strb	r2, [r3, #0]
    return ch;
 8001e24:	79fb      	ldrb	r3, [r7, #7]
}
 8001e26:	4618      	mov	r0, r3
 8001e28:	3718      	adds	r7, #24
 8001e2a:	46bd      	mov	sp, r7
 8001e2c:	bd80      	pop	{r7, pc}
 8001e2e:	bf00      	nop
 8001e30:	200006b8 	.word	0x200006b8
 8001e34:	200006b9 	.word	0x200006b9

08001e38 <ssd1306_WriteString>:

/**
 * @brief Draws a string (8-bit font).
 */
char ssd1306_WriteString(const char* str, FontDef_8bit_t* Font, uint8_t color)
{
 8001e38:	b580      	push	{r7, lr}
 8001e3a:	b084      	sub	sp, #16
 8001e3c:	af00      	add	r7, sp, #0
 8001e3e:	60f8      	str	r0, [r7, #12]
 8001e40:	60b9      	str	r1, [r7, #8]
 8001e42:	4613      	mov	r3, r2
 8001e44:	71fb      	strb	r3, [r7, #7]
    while (*str) {
 8001e46:	e012      	b.n	8001e6e <ssd1306_WriteString+0x36>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8001e48:	68fb      	ldr	r3, [r7, #12]
 8001e4a:	781b      	ldrb	r3, [r3, #0]
 8001e4c:	79fa      	ldrb	r2, [r7, #7]
 8001e4e:	68b9      	ldr	r1, [r7, #8]
 8001e50:	4618      	mov	r0, r3
 8001e52:	f7ff ff71 	bl	8001d38 <ssd1306_WriteChar>
 8001e56:	4603      	mov	r3, r0
 8001e58:	461a      	mov	r2, r3
 8001e5a:	68fb      	ldr	r3, [r7, #12]
 8001e5c:	781b      	ldrb	r3, [r3, #0]
 8001e5e:	429a      	cmp	r2, r3
 8001e60:	d002      	beq.n	8001e68 <ssd1306_WriteString+0x30>
            return *str; // Error
 8001e62:	68fb      	ldr	r3, [r7, #12]
 8001e64:	781b      	ldrb	r3, [r3, #0]
 8001e66:	e008      	b.n	8001e7a <ssd1306_WriteString+0x42>
        }
        str++;
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	3301      	adds	r3, #1
 8001e6c:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8001e6e:	68fb      	ldr	r3, [r7, #12]
 8001e70:	781b      	ldrb	r3, [r3, #0]
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d1e8      	bne.n	8001e48 <ssd1306_WriteString+0x10>
    }
    return *str; // Success
 8001e76:	68fb      	ldr	r3, [r7, #12]
 8001e78:	781b      	ldrb	r3, [r3, #0]
}
 8001e7a:	4618      	mov	r0, r3
 8001e7c:	3710      	adds	r7, #16
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	bd80      	pop	{r7, pc}

08001e82 <ssd1306_SetFullAddressWindow>:
/**
 * @brief Private function to set the display's memory "window" to fullscreen.
 * @note This is your refactor to remove code duplication.
 */
static void ssd1306_SetFullAddressWindow(void)
{
 8001e82:	b580      	push	{r7, lr}
 8001e84:	af00      	add	r7, sp, #0
	ssd1306_WriteCommand(0x21); // Set column address
 8001e86:	2021      	movs	r0, #33	@ 0x21
 8001e88:	f7ff fdd2 	bl	8001a30 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0);    // Start
 8001e8c:	2000      	movs	r0, #0
 8001e8e:	f7ff fdcf 	bl	8001a30 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(SSD1306_WIDTH - 1); // End
 8001e92:	207f      	movs	r0, #127	@ 0x7f
 8001e94:	f7ff fdcc 	bl	8001a30 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0x22); // Set page address
 8001e98:	2022      	movs	r0, #34	@ 0x22
 8001e9a:	f7ff fdc9 	bl	8001a30 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(0);    // Start
 8001e9e:	2000      	movs	r0, #0
 8001ea0:	f7ff fdc6 	bl	8001a30 <ssd1306_WriteCommand>
	ssd1306_WriteCommand(SSD1306_HEIGHT/8 - 1); // End (now 7 for 64px)
 8001ea4:	2007      	movs	r0, #7
 8001ea6:	f7ff fdc3 	bl	8001a30 <ssd1306_WriteCommand>
}
 8001eaa:	bf00      	nop
 8001eac:	bd80      	pop	{r7, pc}
	...

08001eb0 <ssd1306_UpdateScreen>:

/**
 * @brief Updates the screen using a blocking I2C write.
 */
void ssd1306_UpdateScreen(void)
{
 8001eb0:	b580      	push	{r7, lr}
 8001eb2:	b084      	sub	sp, #16
 8001eb4:	af04      	add	r7, sp, #16
	ssd1306_SetFullAddressWindow();
 8001eb6:	f7ff ffe4 	bl	8001e82 <ssd1306_SetFullAddressWindow>

    // Send buffer (blocking method)
    HAL_I2C_Mem_Write(&hi2c1, (SSD1306_I2C_ADDR << 1), 0x40, 1,
 8001eba:	f04f 33ff 	mov.w	r3, #4294967295
 8001ebe:	9302      	str	r3, [sp, #8]
 8001ec0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001ec4:	9301      	str	r3, [sp, #4]
 8001ec6:	4b05      	ldr	r3, [pc, #20]	@ (8001edc <ssd1306_UpdateScreen+0x2c>)
 8001ec8:	9300      	str	r3, [sp, #0]
 8001eca:	2301      	movs	r3, #1
 8001ecc:	2240      	movs	r2, #64	@ 0x40
 8001ece:	2178      	movs	r1, #120	@ 0x78
 8001ed0:	4803      	ldr	r0, [pc, #12]	@ (8001ee0 <ssd1306_UpdateScreen+0x30>)
 8001ed2:	f001 fb9f 	bl	8003614 <HAL_I2C_Mem_Write>
                      SSD1306_Buffer, sizeof(SSD1306_Buffer), HAL_MAX_DELAY);
}
 8001ed6:	bf00      	nop
 8001ed8:	46bd      	mov	sp, r7
 8001eda:	bd80      	pop	{r7, pc}
 8001edc:	200002b8 	.word	0x200002b8
 8001ee0:	20000104 	.word	0x20000104

08001ee4 <ssd1306_UpdateScreenDMA>:

/**
 * @brief Updates the screen using a non-blocking DMA transfer.
 */
HAL_StatusTypeDef ssd1306_UpdateScreenDMA(void)
{
 8001ee4:	b580      	push	{r7, lr}
 8001ee6:	b082      	sub	sp, #8
 8001ee8:	af02      	add	r7, sp, #8
    // 1. Set memory window
	ssd1306_SetFullAddressWindow();
 8001eea:	f7ff ffca 	bl	8001e82 <ssd1306_SetFullAddressWindow>

    // 2. Start DMA transfer and return its initiation status
    return HAL_I2C_Mem_Write_DMA(&hi2c1, (SSD1306_I2C_ADDR << 1),
 8001eee:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001ef2:	9301      	str	r3, [sp, #4]
 8001ef4:	4b05      	ldr	r3, [pc, #20]	@ (8001f0c <ssd1306_UpdateScreenDMA+0x28>)
 8001ef6:	9300      	str	r3, [sp, #0]
 8001ef8:	2301      	movs	r3, #1
 8001efa:	2240      	movs	r2, #64	@ 0x40
 8001efc:	2178      	movs	r1, #120	@ 0x78
 8001efe:	4804      	ldr	r0, [pc, #16]	@ (8001f10 <ssd1306_UpdateScreenDMA+0x2c>)
 8001f00:	f001 fc8e 	bl	8003820 <HAL_I2C_Mem_Write_DMA>
 8001f04:	4603      	mov	r3, r0
                                    0x40,
                                    I2C_MEMADD_SIZE_8BIT,
                                    SSD1306_Buffer,
                                    sizeof(SSD1306_Buffer));
}
 8001f06:	4618      	mov	r0, r3
 8001f08:	46bd      	mov	sp, r7
 8001f0a:	bd80      	pop	{r7, pc}
 8001f0c:	200002b8 	.word	0x200002b8
 8001f10:	20000104 	.word	0x20000104

08001f14 <ssd1306_WriteChar_Large>:
/**
 * @brief Private function to draw a single 16-bit character (like 11x18).
 * @note  This is separate from WriteChar (which is for 8-bit fonts).
 */
static char ssd1306_WriteChar_Large(char ch, FontDef_t* Font, uint8_t color)
{
 8001f14:	b580      	push	{r7, lr}
 8001f16:	b086      	sub	sp, #24
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	4603      	mov	r3, r0
 8001f1c:	6039      	str	r1, [r7, #0]
 8001f1e:	71fb      	strb	r3, [r7, #7]
 8001f20:	4613      	mov	r3, r2
 8001f22:	71bb      	strb	r3, [r7, #6]
    uint32_t i, b, j;

    // Check boundaries
    if (SSD1306_WIDTH <= (current_x + Font->FontWidth) ||
 8001f24:	4b39      	ldr	r3, [pc, #228]	@ (800200c <ssd1306_WriteChar_Large+0xf8>)
 8001f26:	781b      	ldrb	r3, [r3, #0]
 8001f28:	461a      	mov	r2, r3
 8001f2a:	683b      	ldr	r3, [r7, #0]
 8001f2c:	781b      	ldrb	r3, [r3, #0]
 8001f2e:	4413      	add	r3, r2
 8001f30:	2b7f      	cmp	r3, #127	@ 0x7f
 8001f32:	dc07      	bgt.n	8001f44 <ssd1306_WriteChar_Large+0x30>
        SSD1306_HEIGHT <= (current_y + Font->FontHeight))
 8001f34:	4b36      	ldr	r3, [pc, #216]	@ (8002010 <ssd1306_WriteChar_Large+0xfc>)
 8001f36:	781b      	ldrb	r3, [r3, #0]
 8001f38:	461a      	mov	r2, r3
 8001f3a:	683b      	ldr	r3, [r7, #0]
 8001f3c:	785b      	ldrb	r3, [r3, #1]
 8001f3e:	4413      	add	r3, r2
    if (SSD1306_WIDTH <= (current_x + Font->FontWidth) ||
 8001f40:	2b3f      	cmp	r3, #63	@ 0x3f
 8001f42:	dd01      	ble.n	8001f48 <ssd1306_WriteChar_Large+0x34>
    {
        return 0; // Error
 8001f44:	2300      	movs	r3, #0
 8001f46:	e05d      	b.n	8002004 <ssd1306_WriteChar_Large+0xf0>
    }

    // Draw the character
    for (i = 0; i < Font->FontHeight; i++) {
 8001f48:	2300      	movs	r3, #0
 8001f4a:	617b      	str	r3, [r7, #20]
 8001f4c:	e04b      	b.n	8001fe6 <ssd1306_WriteChar_Large+0xd2>
        b = Font->data[(ch - 32) * Font->FontHeight + i]; // Get 16-bit data for row
 8001f4e:	683b      	ldr	r3, [r7, #0]
 8001f50:	685a      	ldr	r2, [r3, #4]
 8001f52:	79fb      	ldrb	r3, [r7, #7]
 8001f54:	3b20      	subs	r3, #32
 8001f56:	6839      	ldr	r1, [r7, #0]
 8001f58:	7849      	ldrb	r1, [r1, #1]
 8001f5a:	fb01 f303 	mul.w	r3, r1, r3
 8001f5e:	4619      	mov	r1, r3
 8001f60:	697b      	ldr	r3, [r7, #20]
 8001f62:	440b      	add	r3, r1
 8001f64:	005b      	lsls	r3, r3, #1
 8001f66:	4413      	add	r3, r2
 8001f68:	881b      	ldrh	r3, [r3, #0]
 8001f6a:	60fb      	str	r3, [r7, #12]
        for (j = 0; j < Font->FontWidth; j++) {
 8001f6c:	2300      	movs	r3, #0
 8001f6e:	613b      	str	r3, [r7, #16]
 8001f70:	e030      	b.n	8001fd4 <ssd1306_WriteChar_Large+0xc0>
            // Check bits from left (MSB) to right
            if ((b << j) & 0x8000) {
 8001f72:	68fa      	ldr	r2, [r7, #12]
 8001f74:	693b      	ldr	r3, [r7, #16]
 8001f76:	fa02 f303 	lsl.w	r3, r2, r3
 8001f7a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d010      	beq.n	8001fa4 <ssd1306_WriteChar_Large+0x90>
                ssd1306_DrawPixel(current_x + j, (current_y + i), (uint8_t) color);
 8001f82:	693b      	ldr	r3, [r7, #16]
 8001f84:	b2da      	uxtb	r2, r3
 8001f86:	4b21      	ldr	r3, [pc, #132]	@ (800200c <ssd1306_WriteChar_Large+0xf8>)
 8001f88:	781b      	ldrb	r3, [r3, #0]
 8001f8a:	4413      	add	r3, r2
 8001f8c:	b2d8      	uxtb	r0, r3
 8001f8e:	697b      	ldr	r3, [r7, #20]
 8001f90:	b2da      	uxtb	r2, r3
 8001f92:	4b1f      	ldr	r3, [pc, #124]	@ (8002010 <ssd1306_WriteChar_Large+0xfc>)
 8001f94:	781b      	ldrb	r3, [r3, #0]
 8001f96:	4413      	add	r3, r2
 8001f98:	b2db      	uxtb	r3, r3
 8001f9a:	79ba      	ldrb	r2, [r7, #6]
 8001f9c:	4619      	mov	r1, r3
 8001f9e:	f7ff fe61 	bl	8001c64 <ssd1306_DrawPixel>
 8001fa2:	e014      	b.n	8001fce <ssd1306_WriteChar_Large+0xba>
            } else {
                ssd1306_DrawPixel(current_x + j, (current_y + i), (uint8_t)!color);
 8001fa4:	693b      	ldr	r3, [r7, #16]
 8001fa6:	b2da      	uxtb	r2, r3
 8001fa8:	4b18      	ldr	r3, [pc, #96]	@ (800200c <ssd1306_WriteChar_Large+0xf8>)
 8001faa:	781b      	ldrb	r3, [r3, #0]
 8001fac:	4413      	add	r3, r2
 8001fae:	b2d8      	uxtb	r0, r3
 8001fb0:	697b      	ldr	r3, [r7, #20]
 8001fb2:	b2da      	uxtb	r2, r3
 8001fb4:	4b16      	ldr	r3, [pc, #88]	@ (8002010 <ssd1306_WriteChar_Large+0xfc>)
 8001fb6:	781b      	ldrb	r3, [r3, #0]
 8001fb8:	4413      	add	r3, r2
 8001fba:	b2d9      	uxtb	r1, r3
 8001fbc:	79bb      	ldrb	r3, [r7, #6]
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	bf0c      	ite	eq
 8001fc2:	2301      	moveq	r3, #1
 8001fc4:	2300      	movne	r3, #0
 8001fc6:	b2db      	uxtb	r3, r3
 8001fc8:	461a      	mov	r2, r3
 8001fca:	f7ff fe4b 	bl	8001c64 <ssd1306_DrawPixel>
        for (j = 0; j < Font->FontWidth; j++) {
 8001fce:	693b      	ldr	r3, [r7, #16]
 8001fd0:	3301      	adds	r3, #1
 8001fd2:	613b      	str	r3, [r7, #16]
 8001fd4:	683b      	ldr	r3, [r7, #0]
 8001fd6:	781b      	ldrb	r3, [r3, #0]
 8001fd8:	461a      	mov	r2, r3
 8001fda:	693b      	ldr	r3, [r7, #16]
 8001fdc:	4293      	cmp	r3, r2
 8001fde:	d3c8      	bcc.n	8001f72 <ssd1306_WriteChar_Large+0x5e>
    for (i = 0; i < Font->FontHeight; i++) {
 8001fe0:	697b      	ldr	r3, [r7, #20]
 8001fe2:	3301      	adds	r3, #1
 8001fe4:	617b      	str	r3, [r7, #20]
 8001fe6:	683b      	ldr	r3, [r7, #0]
 8001fe8:	785b      	ldrb	r3, [r3, #1]
 8001fea:	461a      	mov	r2, r3
 8001fec:	697b      	ldr	r3, [r7, #20]
 8001fee:	4293      	cmp	r3, r2
 8001ff0:	d3ad      	bcc.n	8001f4e <ssd1306_WriteChar_Large+0x3a>
            }
        }
    }

    current_x += Font->FontWidth; // Move cursor
 8001ff2:	683b      	ldr	r3, [r7, #0]
 8001ff4:	781a      	ldrb	r2, [r3, #0]
 8001ff6:	4b05      	ldr	r3, [pc, #20]	@ (800200c <ssd1306_WriteChar_Large+0xf8>)
 8001ff8:	781b      	ldrb	r3, [r3, #0]
 8001ffa:	4413      	add	r3, r2
 8001ffc:	b2da      	uxtb	r2, r3
 8001ffe:	4b03      	ldr	r3, [pc, #12]	@ (800200c <ssd1306_WriteChar_Large+0xf8>)
 8002000:	701a      	strb	r2, [r3, #0]
    return ch;
 8002002:	79fb      	ldrb	r3, [r7, #7]
}
 8002004:	4618      	mov	r0, r3
 8002006:	3718      	adds	r7, #24
 8002008:	46bd      	mov	sp, r7
 800200a:	bd80      	pop	{r7, pc}
 800200c:	200006b8 	.word	0x200006b8
 8002010:	200006b9 	.word	0x200006b9

08002014 <ssd1306_WriteString_Large>:

/**
 * @brief Public function to draw a string (16-bit font).
 */
char ssd1306_WriteString_Large(const char* str, FontDef_t* Font, uint8_t color)
{
 8002014:	b580      	push	{r7, lr}
 8002016:	b084      	sub	sp, #16
 8002018:	af00      	add	r7, sp, #0
 800201a:	60f8      	str	r0, [r7, #12]
 800201c:	60b9      	str	r1, [r7, #8]
 800201e:	4613      	mov	r3, r2
 8002020:	71fb      	strb	r3, [r7, #7]
    while (*str) {
 8002022:	e019      	b.n	8002058 <ssd1306_WriteString_Large+0x44>
        // Check if font data exists (not NULL)
        if (Font->data == NULL) {
 8002024:	68bb      	ldr	r3, [r7, #8]
 8002026:	685b      	ldr	r3, [r3, #4]
 8002028:	2b00      	cmp	r3, #0
 800202a:	d102      	bne.n	8002032 <ssd1306_WriteString_Large+0x1e>
            return *str; // Error: Font data is missing
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	781b      	ldrb	r3, [r3, #0]
 8002030:	e018      	b.n	8002064 <ssd1306_WriteString_Large+0x50>
        }

        if (ssd1306_WriteChar_Large(*str, Font, color) != *str) {
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	781b      	ldrb	r3, [r3, #0]
 8002036:	79fa      	ldrb	r2, [r7, #7]
 8002038:	68b9      	ldr	r1, [r7, #8]
 800203a:	4618      	mov	r0, r3
 800203c:	f7ff ff6a 	bl	8001f14 <ssd1306_WriteChar_Large>
 8002040:	4603      	mov	r3, r0
 8002042:	461a      	mov	r2, r3
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	781b      	ldrb	r3, [r3, #0]
 8002048:	429a      	cmp	r2, r3
 800204a:	d002      	beq.n	8002052 <ssd1306_WriteString_Large+0x3e>
            return *str; // Error
 800204c:	68fb      	ldr	r3, [r7, #12]
 800204e:	781b      	ldrb	r3, [r3, #0]
 8002050:	e008      	b.n	8002064 <ssd1306_WriteString_Large+0x50>
        }
        str++;
 8002052:	68fb      	ldr	r3, [r7, #12]
 8002054:	3301      	adds	r3, #1
 8002056:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8002058:	68fb      	ldr	r3, [r7, #12]
 800205a:	781b      	ldrb	r3, [r3, #0]
 800205c:	2b00      	cmp	r3, #0
 800205e:	d1e1      	bne.n	8002024 <ssd1306_WriteString_Large+0x10>
    }
    return *str; // Success
 8002060:	68fb      	ldr	r3, [r7, #12]
 8002062:	781b      	ldrb	r3, [r3, #0]
}
 8002064:	4618      	mov	r0, r3
 8002066:	3710      	adds	r7, #16
 8002068:	46bd      	mov	sp, r7
 800206a:	bd80      	pop	{r7, pc}

0800206c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800206c:	b580      	push	{r7, lr}
 800206e:	b084      	sub	sp, #16
 8002070:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002072:	4b18      	ldr	r3, [pc, #96]	@ (80020d4 <HAL_MspInit+0x68>)
 8002074:	699b      	ldr	r3, [r3, #24]
 8002076:	4a17      	ldr	r2, [pc, #92]	@ (80020d4 <HAL_MspInit+0x68>)
 8002078:	f043 0301 	orr.w	r3, r3, #1
 800207c:	6193      	str	r3, [r2, #24]
 800207e:	4b15      	ldr	r3, [pc, #84]	@ (80020d4 <HAL_MspInit+0x68>)
 8002080:	699b      	ldr	r3, [r3, #24]
 8002082:	f003 0301 	and.w	r3, r3, #1
 8002086:	60bb      	str	r3, [r7, #8]
 8002088:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800208a:	4b12      	ldr	r3, [pc, #72]	@ (80020d4 <HAL_MspInit+0x68>)
 800208c:	69db      	ldr	r3, [r3, #28]
 800208e:	4a11      	ldr	r2, [pc, #68]	@ (80020d4 <HAL_MspInit+0x68>)
 8002090:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002094:	61d3      	str	r3, [r2, #28]
 8002096:	4b0f      	ldr	r3, [pc, #60]	@ (80020d4 <HAL_MspInit+0x68>)
 8002098:	69db      	ldr	r3, [r3, #28]
 800209a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800209e:	607b      	str	r3, [r7, #4]
 80020a0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80020a2:	2200      	movs	r2, #0
 80020a4:	210f      	movs	r1, #15
 80020a6:	f06f 0001 	mvn.w	r0, #1
 80020aa:	f000 faa1 	bl	80025f0 <HAL_NVIC_SetPriority>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80020ae:	4b0a      	ldr	r3, [pc, #40]	@ (80020d8 <HAL_MspInit+0x6c>)
 80020b0:	685b      	ldr	r3, [r3, #4]
 80020b2:	60fb      	str	r3, [r7, #12]
 80020b4:	68fb      	ldr	r3, [r7, #12]
 80020b6:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80020ba:	60fb      	str	r3, [r7, #12]
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80020c2:	60fb      	str	r3, [r7, #12]
 80020c4:	4a04      	ldr	r2, [pc, #16]	@ (80020d8 <HAL_MspInit+0x6c>)
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80020ca:	bf00      	nop
 80020cc:	3710      	adds	r7, #16
 80020ce:	46bd      	mov	sp, r7
 80020d0:	bd80      	pop	{r7, pc}
 80020d2:	bf00      	nop
 80020d4:	40021000 	.word	0x40021000
 80020d8:	40010000 	.word	0x40010000

080020dc <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80020dc:	b580      	push	{r7, lr}
 80020de:	b08c      	sub	sp, #48	@ 0x30
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 80020e4:	2300      	movs	r3, #0
 80020e6:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 80020e8:	2300      	movs	r3, #0
 80020ea:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 80020ec:	2300      	movs	r3, #0
 80020ee:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80020f2:	4b2e      	ldr	r3, [pc, #184]	@ (80021ac <HAL_InitTick+0xd0>)
 80020f4:	699b      	ldr	r3, [r3, #24]
 80020f6:	4a2d      	ldr	r2, [pc, #180]	@ (80021ac <HAL_InitTick+0xd0>)
 80020f8:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80020fc:	6193      	str	r3, [r2, #24]
 80020fe:	4b2b      	ldr	r3, [pc, #172]	@ (80021ac <HAL_InitTick+0xd0>)
 8002100:	699b      	ldr	r3, [r3, #24]
 8002102:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002106:	60bb      	str	r3, [r7, #8]
 8002108:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800210a:	f107 020c 	add.w	r2, r7, #12
 800210e:	f107 0310 	add.w	r3, r7, #16
 8002112:	4611      	mov	r1, r2
 8002114:	4618      	mov	r0, r3
 8002116:	f004 fad7 	bl	80066c8 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 800211a:	f004 fac1 	bl	80066a0 <HAL_RCC_GetPCLK2Freq>
 800211e:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002120:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002122:	4a23      	ldr	r2, [pc, #140]	@ (80021b0 <HAL_InitTick+0xd4>)
 8002124:	fba2 2303 	umull	r2, r3, r2, r3
 8002128:	0c9b      	lsrs	r3, r3, #18
 800212a:	3b01      	subs	r3, #1
 800212c:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 800212e:	4b21      	ldr	r3, [pc, #132]	@ (80021b4 <HAL_InitTick+0xd8>)
 8002130:	4a21      	ldr	r2, [pc, #132]	@ (80021b8 <HAL_InitTick+0xdc>)
 8002132:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8002134:	4b1f      	ldr	r3, [pc, #124]	@ (80021b4 <HAL_InitTick+0xd8>)
 8002136:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800213a:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 800213c:	4a1d      	ldr	r2, [pc, #116]	@ (80021b4 <HAL_InitTick+0xd8>)
 800213e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002140:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8002142:	4b1c      	ldr	r3, [pc, #112]	@ (80021b4 <HAL_InitTick+0xd8>)
 8002144:	2200      	movs	r2, #0
 8002146:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002148:	4b1a      	ldr	r3, [pc, #104]	@ (80021b4 <HAL_InitTick+0xd8>)
 800214a:	2200      	movs	r2, #0
 800214c:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800214e:	4b19      	ldr	r3, [pc, #100]	@ (80021b4 <HAL_InitTick+0xd8>)
 8002150:	2200      	movs	r2, #0
 8002152:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8002154:	4817      	ldr	r0, [pc, #92]	@ (80021b4 <HAL_InitTick+0xd8>)
 8002156:	f005 f9c5 	bl	80074e4 <HAL_TIM_Base_Init>
 800215a:	4603      	mov	r3, r0
 800215c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8002160:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002164:	2b00      	cmp	r3, #0
 8002166:	d11b      	bne.n	80021a0 <HAL_InitTick+0xc4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8002168:	4812      	ldr	r0, [pc, #72]	@ (80021b4 <HAL_InitTick+0xd8>)
 800216a:	f005 fa7d 	bl	8007668 <HAL_TIM_Base_Start_IT>
 800216e:	4603      	mov	r3, r0
 8002170:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8002174:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8002178:	2b00      	cmp	r3, #0
 800217a:	d111      	bne.n	80021a0 <HAL_InitTick+0xc4>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 800217c:	2019      	movs	r0, #25
 800217e:	f000 fa63 	bl	8002648 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	2b0f      	cmp	r3, #15
 8002186:	d808      	bhi.n	800219a <HAL_InitTick+0xbe>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority, 0U);
 8002188:	2200      	movs	r2, #0
 800218a:	6879      	ldr	r1, [r7, #4]
 800218c:	2019      	movs	r0, #25
 800218e:	f000 fa2f 	bl	80025f0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002192:	4a0a      	ldr	r2, [pc, #40]	@ (80021bc <HAL_InitTick+0xe0>)
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	6013      	str	r3, [r2, #0]
 8002198:	e002      	b.n	80021a0 <HAL_InitTick+0xc4>
      }
      else
      {
        status = HAL_ERROR;
 800219a:	2301      	movs	r3, #1
 800219c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 80021a0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80021a4:	4618      	mov	r0, r3
 80021a6:	3730      	adds	r7, #48	@ 0x30
 80021a8:	46bd      	mov	sp, r7
 80021aa:	bd80      	pop	{r7, pc}
 80021ac:	40021000 	.word	0x40021000
 80021b0:	431bde83 	.word	0x431bde83
 80021b4:	200006bc 	.word	0x200006bc
 80021b8:	40012c00 	.word	0x40012c00
 80021bc:	2000001c 	.word	0x2000001c

080021c0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80021c0:	b480      	push	{r7}
 80021c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80021c4:	bf00      	nop
 80021c6:	e7fd      	b.n	80021c4 <NMI_Handler+0x4>

080021c8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80021c8:	b480      	push	{r7}
 80021ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80021cc:	bf00      	nop
 80021ce:	e7fd      	b.n	80021cc <HardFault_Handler+0x4>

080021d0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80021d0:	b480      	push	{r7}
 80021d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80021d4:	bf00      	nop
 80021d6:	e7fd      	b.n	80021d4 <MemManage_Handler+0x4>

080021d8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80021d8:	b480      	push	{r7}
 80021da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80021dc:	bf00      	nop
 80021de:	e7fd      	b.n	80021dc <BusFault_Handler+0x4>

080021e0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80021e0:	b480      	push	{r7}
 80021e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80021e4:	bf00      	nop
 80021e6:	e7fd      	b.n	80021e4 <UsageFault_Handler+0x4>

080021e8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80021e8:	b480      	push	{r7}
 80021ea:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80021ec:	bf00      	nop
 80021ee:	46bd      	mov	sp, r7
 80021f0:	bc80      	pop	{r7}
 80021f2:	4770      	bx	lr

080021f4 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 80021f4:	b580      	push	{r7, lr}
 80021f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(NRF24_IRQ_Pin);
 80021f8:	2002      	movs	r0, #2
 80021fa:	f001 f81d 	bl	8003238 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 80021fe:	bf00      	nop
 8002200:	bd80      	pop	{r7, pc}
	...

08002204 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8002204:	b580      	push	{r7, lr}
 8002206:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8002208:	4802      	ldr	r0, [pc, #8]	@ (8002214 <DMA1_Channel2_IRQHandler+0x10>)
 800220a:	f000 fc1b 	bl	8002a44 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 800220e:	bf00      	nop
 8002210:	bd80      	pop	{r7, pc}
 8002212:	bf00      	nop
 8002214:	20000274 	.word	0x20000274

08002218 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8002218:	b580      	push	{r7, lr}
 800221a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 800221c:	4802      	ldr	r0, [pc, #8]	@ (8002228 <DMA1_Channel3_IRQHandler+0x10>)
 800221e:	f000 fc11 	bl	8002a44 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8002222:	bf00      	nop
 8002224:	bd80      	pop	{r7, pc}
 8002226:	bf00      	nop
 8002228:	20000230 	.word	0x20000230

0800222c <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 800222c:	b580      	push	{r7, lr}
 800222e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 8002230:	4802      	ldr	r0, [pc, #8]	@ (800223c <DMA1_Channel6_IRQHandler+0x10>)
 8002232:	f000 fc07 	bl	8002a44 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 8002236:	bf00      	nop
 8002238:	bd80      	pop	{r7, pc}
 800223a:	bf00      	nop
 800223c:	20000158 	.word	0x20000158

08002240 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8002240:	b580      	push	{r7, lr}
 8002242:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002244:	4802      	ldr	r0, [pc, #8]	@ (8002250 <TIM1_UP_IRQHandler+0x10>)
 8002246:	f005 fa7b 	bl	8007740 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 800224a:	bf00      	nop
 800224c:	bd80      	pop	{r7, pc}
 800224e:	bf00      	nop
 8002250:	200006bc 	.word	0x200006bc

08002254 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8002254:	b580      	push	{r7, lr}
 8002256:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8002258:	4802      	ldr	r0, [pc, #8]	@ (8002264 <I2C1_EV_IRQHandler+0x10>)
 800225a:	f001 fc45 	bl	8003ae8 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 800225e:	bf00      	nop
 8002260:	bd80      	pop	{r7, pc}
 8002262:	bf00      	nop
 8002264:	20000104 	.word	0x20000104

08002268 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8002268:	b580      	push	{r7, lr}
 800226a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 800226c:	4802      	ldr	r0, [pc, #8]	@ (8002278 <I2C1_ER_IRQHandler+0x10>)
 800226e:	f001 fdac 	bl	8003dca <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8002272:	bf00      	nop
 8002274:	bd80      	pop	{r7, pc}
 8002276:	bf00      	nop
 8002278:	20000104 	.word	0x20000104

0800227c <HAL_GPIO_EXTI_Callback>:
  * @note   This is our "strong" implementation that overrides the weak one.
  * @param  GPIO_Pin: The pin that triggered the interrupt.
  * @retval None
  */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800227c:	b580      	push	{r7, lr}
 800227e:	b082      	sub	sp, #8
 8002280:	af00      	add	r7, sp, #0
 8002282:	4603      	mov	r3, r0
 8002284:	80fb      	strh	r3, [r7, #6]
  if (GPIO_Pin == NRF24_IRQ_Pin) // Check if it's our radio pin
 8002286:	88fb      	ldrh	r3, [r7, #6]
 8002288:	2b02      	cmp	r3, #2
 800228a:	d104      	bne.n	8002296 <HAL_GPIO_EXTI_Callback+0x1a>
  {
    // This is an interrupt from the nRF24
    // Give the semaphore to wake up the 'radio_task'
	  osSemaphoreRelease(radioIrqSemHandleHandle);
 800228c:	4b04      	ldr	r3, [pc, #16]	@ (80022a0 <HAL_GPIO_EXTI_Callback+0x24>)
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	4618      	mov	r0, r3
 8002292:	f005 fe13 	bl	8007ebc <osSemaphoreRelease>
  }
}
 8002296:	bf00      	nop
 8002298:	3708      	adds	r7, #8
 800229a:	46bd      	mov	sp, r7
 800229c:	bd80      	pop	{r7, pc}
 800229e:	bf00      	nop
 80022a0:	20000100 	.word	0x20000100

080022a4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80022a4:	b580      	push	{r7, lr}
 80022a6:	b086      	sub	sp, #24
 80022a8:	af00      	add	r7, sp, #0
 80022aa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80022ac:	4a14      	ldr	r2, [pc, #80]	@ (8002300 <_sbrk+0x5c>)
 80022ae:	4b15      	ldr	r3, [pc, #84]	@ (8002304 <_sbrk+0x60>)
 80022b0:	1ad3      	subs	r3, r2, r3
 80022b2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80022b4:	697b      	ldr	r3, [r7, #20]
 80022b6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80022b8:	4b13      	ldr	r3, [pc, #76]	@ (8002308 <_sbrk+0x64>)
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d102      	bne.n	80022c6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80022c0:	4b11      	ldr	r3, [pc, #68]	@ (8002308 <_sbrk+0x64>)
 80022c2:	4a12      	ldr	r2, [pc, #72]	@ (800230c <_sbrk+0x68>)
 80022c4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80022c6:	4b10      	ldr	r3, [pc, #64]	@ (8002308 <_sbrk+0x64>)
 80022c8:	681a      	ldr	r2, [r3, #0]
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	4413      	add	r3, r2
 80022ce:	693a      	ldr	r2, [r7, #16]
 80022d0:	429a      	cmp	r2, r3
 80022d2:	d207      	bcs.n	80022e4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80022d4:	f009 f918 	bl	800b508 <__errno>
 80022d8:	4603      	mov	r3, r0
 80022da:	220c      	movs	r2, #12
 80022dc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80022de:	f04f 33ff 	mov.w	r3, #4294967295
 80022e2:	e009      	b.n	80022f8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80022e4:	4b08      	ldr	r3, [pc, #32]	@ (8002308 <_sbrk+0x64>)
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80022ea:	4b07      	ldr	r3, [pc, #28]	@ (8002308 <_sbrk+0x64>)
 80022ec:	681a      	ldr	r2, [r3, #0]
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	4413      	add	r3, r2
 80022f2:	4a05      	ldr	r2, [pc, #20]	@ (8002308 <_sbrk+0x64>)
 80022f4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80022f6:	68fb      	ldr	r3, [r7, #12]
}
 80022f8:	4618      	mov	r0, r3
 80022fa:	3718      	adds	r7, #24
 80022fc:	46bd      	mov	sp, r7
 80022fe:	bd80      	pop	{r7, pc}
 8002300:	20005000 	.word	0x20005000
 8002304:	00000400 	.word	0x00000400
 8002308:	20000704 	.word	0x20000704
 800230c:	20003640 	.word	0x20003640

08002310 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002310:	b480      	push	{r7}
 8002312:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002314:	bf00      	nop
 8002316:	46bd      	mov	sp, r7
 8002318:	bc80      	pop	{r7}
 800231a:	4770      	bx	lr

0800231c <UI_Blink_Start>:

/**
 * @brief Turns on the LED for feedback (blink start).
 */
static void UI_Blink_Start(void)
{
 800231c:	b580      	push	{r7, lr}
 800231e:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(LED_BUILTIN_GPIO_Port, LED_BUILTIN_Pin, GPIO_PIN_RESET);
 8002320:	2200      	movs	r2, #0
 8002322:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002326:	4802      	ldr	r0, [pc, #8]	@ (8002330 <UI_Blink_Start+0x14>)
 8002328:	f000 ff5a 	bl	80031e0 <HAL_GPIO_WritePin>
}
 800232c:	bf00      	nop
 800232e:	bd80      	pop	{r7, pc}
 8002330:	40011000 	.word	0x40011000

08002334 <UI_Blink_End>:

/**
 * @brief Turns off the LED for feedback (blink end).
 */
static void UI_Blink_End(void)
{
 8002334:	b580      	push	{r7, lr}
 8002336:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(LED_BUILTIN_GPIO_Port, LED_BUILTIN_Pin, GPIO_PIN_SET);
 8002338:	2201      	movs	r2, #1
 800233a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800233e:	4802      	ldr	r0, [pc, #8]	@ (8002348 <UI_Blink_End+0x14>)
 8002340:	f000 ff4e 	bl	80031e0 <HAL_GPIO_WritePin>
}
 8002344:	bf00      	nop
 8002346:	bd80      	pop	{r7, pc}
 8002348:	40011000 	.word	0x40011000

0800234c <UI_Blink_Once>:

/**
 * @brief Performs a single, 50ms UI blink.
 */
void UI_Blink_Once(void)
{
 800234c:	b580      	push	{r7, lr}
 800234e:	af00      	add	r7, sp, #0
	UI_Blink_Start();
 8002350:	f7ff ffe4 	bl	800231c <UI_Blink_Start>
    osDelay(50); // <<< 3. ЗАМІНЕНО vTaskDelay() НА osDelay()
 8002354:	2032      	movs	r0, #50	@ 0x32
 8002356:	f005 fcba 	bl	8007cce <osDelay>
	UI_Blink_End();
 800235a:	f7ff ffeb 	bl	8002334 <UI_Blink_End>
}
 800235e:	bf00      	nop
 8002360:	bd80      	pop	{r7, pc}
	...

08002364 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002364:	f7ff ffd4 	bl	8002310 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002368:	480b      	ldr	r0, [pc, #44]	@ (8002398 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800236a:	490c      	ldr	r1, [pc, #48]	@ (800239c <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 800236c:	4a0c      	ldr	r2, [pc, #48]	@ (80023a0 <LoopFillZerobss+0x16>)
  movs r3, #0
 800236e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002370:	e002      	b.n	8002378 <LoopCopyDataInit>

08002372 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002372:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002374:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002376:	3304      	adds	r3, #4

08002378 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002378:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800237a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800237c:	d3f9      	bcc.n	8002372 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800237e:	4a09      	ldr	r2, [pc, #36]	@ (80023a4 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8002380:	4c09      	ldr	r4, [pc, #36]	@ (80023a8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002382:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002384:	e001      	b.n	800238a <LoopFillZerobss>

08002386 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002386:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002388:	3204      	adds	r2, #4

0800238a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800238a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800238c:	d3fb      	bcc.n	8002386 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800238e:	f009 f8c1 	bl	800b514 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002392:	f7fe fd64 	bl	8000e5e <main>
  bx lr
 8002396:	4770      	bx	lr
  ldr r0, =_sdata
 8002398:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800239c:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 80023a0:	0800d27c 	.word	0x0800d27c
  ldr r2, =_sbss
 80023a4:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 80023a8:	2000363c 	.word	0x2000363c

080023ac <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80023ac:	e7fe      	b.n	80023ac <ADC1_2_IRQHandler>
	...

080023b0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80023b0:	b580      	push	{r7, lr}
 80023b2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80023b4:	4b08      	ldr	r3, [pc, #32]	@ (80023d8 <HAL_Init+0x28>)
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	4a07      	ldr	r2, [pc, #28]	@ (80023d8 <HAL_Init+0x28>)
 80023ba:	f043 0310 	orr.w	r3, r3, #16
 80023be:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80023c0:	2003      	movs	r0, #3
 80023c2:	f000 f8f5 	bl	80025b0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80023c6:	200f      	movs	r0, #15
 80023c8:	f7ff fe88 	bl	80020dc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80023cc:	f7ff fe4e 	bl	800206c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80023d0:	2300      	movs	r3, #0
}
 80023d2:	4618      	mov	r0, r3
 80023d4:	bd80      	pop	{r7, pc}
 80023d6:	bf00      	nop
 80023d8:	40022000 	.word	0x40022000

080023dc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80023dc:	b480      	push	{r7}
 80023de:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80023e0:	4b05      	ldr	r3, [pc, #20]	@ (80023f8 <HAL_IncTick+0x1c>)
 80023e2:	781b      	ldrb	r3, [r3, #0]
 80023e4:	461a      	mov	r2, r3
 80023e6:	4b05      	ldr	r3, [pc, #20]	@ (80023fc <HAL_IncTick+0x20>)
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	4413      	add	r3, r2
 80023ec:	4a03      	ldr	r2, [pc, #12]	@ (80023fc <HAL_IncTick+0x20>)
 80023ee:	6013      	str	r3, [r2, #0]
}
 80023f0:	bf00      	nop
 80023f2:	46bd      	mov	sp, r7
 80023f4:	bc80      	pop	{r7}
 80023f6:	4770      	bx	lr
 80023f8:	20000020 	.word	0x20000020
 80023fc:	20000708 	.word	0x20000708

08002400 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002400:	b480      	push	{r7}
 8002402:	af00      	add	r7, sp, #0
  return uwTick;
 8002404:	4b02      	ldr	r3, [pc, #8]	@ (8002410 <HAL_GetTick+0x10>)
 8002406:	681b      	ldr	r3, [r3, #0]
}
 8002408:	4618      	mov	r0, r3
 800240a:	46bd      	mov	sp, r7
 800240c:	bc80      	pop	{r7}
 800240e:	4770      	bx	lr
 8002410:	20000708 	.word	0x20000708

08002414 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002414:	b580      	push	{r7, lr}
 8002416:	b084      	sub	sp, #16
 8002418:	af00      	add	r7, sp, #0
 800241a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800241c:	f7ff fff0 	bl	8002400 <HAL_GetTick>
 8002420:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	f1b3 3fff 	cmp.w	r3, #4294967295
 800242c:	d005      	beq.n	800243a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800242e:	4b0a      	ldr	r3, [pc, #40]	@ (8002458 <HAL_Delay+0x44>)
 8002430:	781b      	ldrb	r3, [r3, #0]
 8002432:	461a      	mov	r2, r3
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	4413      	add	r3, r2
 8002438:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800243a:	bf00      	nop
 800243c:	f7ff ffe0 	bl	8002400 <HAL_GetTick>
 8002440:	4602      	mov	r2, r0
 8002442:	68bb      	ldr	r3, [r7, #8]
 8002444:	1ad3      	subs	r3, r2, r3
 8002446:	68fa      	ldr	r2, [r7, #12]
 8002448:	429a      	cmp	r2, r3
 800244a:	d8f7      	bhi.n	800243c <HAL_Delay+0x28>
  {
  }
}
 800244c:	bf00      	nop
 800244e:	bf00      	nop
 8002450:	3710      	adds	r7, #16
 8002452:	46bd      	mov	sp, r7
 8002454:	bd80      	pop	{r7, pc}
 8002456:	bf00      	nop
 8002458:	20000020 	.word	0x20000020

0800245c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800245c:	b480      	push	{r7}
 800245e:	b085      	sub	sp, #20
 8002460:	af00      	add	r7, sp, #0
 8002462:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	f003 0307 	and.w	r3, r3, #7
 800246a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800246c:	4b0c      	ldr	r3, [pc, #48]	@ (80024a0 <__NVIC_SetPriorityGrouping+0x44>)
 800246e:	68db      	ldr	r3, [r3, #12]
 8002470:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002472:	68ba      	ldr	r2, [r7, #8]
 8002474:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002478:	4013      	ands	r3, r2
 800247a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002480:	68bb      	ldr	r3, [r7, #8]
 8002482:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002484:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002488:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800248c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800248e:	4a04      	ldr	r2, [pc, #16]	@ (80024a0 <__NVIC_SetPriorityGrouping+0x44>)
 8002490:	68bb      	ldr	r3, [r7, #8]
 8002492:	60d3      	str	r3, [r2, #12]
}
 8002494:	bf00      	nop
 8002496:	3714      	adds	r7, #20
 8002498:	46bd      	mov	sp, r7
 800249a:	bc80      	pop	{r7}
 800249c:	4770      	bx	lr
 800249e:	bf00      	nop
 80024a0:	e000ed00 	.word	0xe000ed00

080024a4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80024a4:	b480      	push	{r7}
 80024a6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80024a8:	4b04      	ldr	r3, [pc, #16]	@ (80024bc <__NVIC_GetPriorityGrouping+0x18>)
 80024aa:	68db      	ldr	r3, [r3, #12]
 80024ac:	0a1b      	lsrs	r3, r3, #8
 80024ae:	f003 0307 	and.w	r3, r3, #7
}
 80024b2:	4618      	mov	r0, r3
 80024b4:	46bd      	mov	sp, r7
 80024b6:	bc80      	pop	{r7}
 80024b8:	4770      	bx	lr
 80024ba:	bf00      	nop
 80024bc:	e000ed00 	.word	0xe000ed00

080024c0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80024c0:	b480      	push	{r7}
 80024c2:	b083      	sub	sp, #12
 80024c4:	af00      	add	r7, sp, #0
 80024c6:	4603      	mov	r3, r0
 80024c8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80024ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	db0b      	blt.n	80024ea <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80024d2:	79fb      	ldrb	r3, [r7, #7]
 80024d4:	f003 021f 	and.w	r2, r3, #31
 80024d8:	4906      	ldr	r1, [pc, #24]	@ (80024f4 <__NVIC_EnableIRQ+0x34>)
 80024da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024de:	095b      	lsrs	r3, r3, #5
 80024e0:	2001      	movs	r0, #1
 80024e2:	fa00 f202 	lsl.w	r2, r0, r2
 80024e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80024ea:	bf00      	nop
 80024ec:	370c      	adds	r7, #12
 80024ee:	46bd      	mov	sp, r7
 80024f0:	bc80      	pop	{r7}
 80024f2:	4770      	bx	lr
 80024f4:	e000e100 	.word	0xe000e100

080024f8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80024f8:	b480      	push	{r7}
 80024fa:	b083      	sub	sp, #12
 80024fc:	af00      	add	r7, sp, #0
 80024fe:	4603      	mov	r3, r0
 8002500:	6039      	str	r1, [r7, #0]
 8002502:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002504:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002508:	2b00      	cmp	r3, #0
 800250a:	db0a      	blt.n	8002522 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800250c:	683b      	ldr	r3, [r7, #0]
 800250e:	b2da      	uxtb	r2, r3
 8002510:	490c      	ldr	r1, [pc, #48]	@ (8002544 <__NVIC_SetPriority+0x4c>)
 8002512:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002516:	0112      	lsls	r2, r2, #4
 8002518:	b2d2      	uxtb	r2, r2
 800251a:	440b      	add	r3, r1
 800251c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002520:	e00a      	b.n	8002538 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002522:	683b      	ldr	r3, [r7, #0]
 8002524:	b2da      	uxtb	r2, r3
 8002526:	4908      	ldr	r1, [pc, #32]	@ (8002548 <__NVIC_SetPriority+0x50>)
 8002528:	79fb      	ldrb	r3, [r7, #7]
 800252a:	f003 030f 	and.w	r3, r3, #15
 800252e:	3b04      	subs	r3, #4
 8002530:	0112      	lsls	r2, r2, #4
 8002532:	b2d2      	uxtb	r2, r2
 8002534:	440b      	add	r3, r1
 8002536:	761a      	strb	r2, [r3, #24]
}
 8002538:	bf00      	nop
 800253a:	370c      	adds	r7, #12
 800253c:	46bd      	mov	sp, r7
 800253e:	bc80      	pop	{r7}
 8002540:	4770      	bx	lr
 8002542:	bf00      	nop
 8002544:	e000e100 	.word	0xe000e100
 8002548:	e000ed00 	.word	0xe000ed00

0800254c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800254c:	b480      	push	{r7}
 800254e:	b089      	sub	sp, #36	@ 0x24
 8002550:	af00      	add	r7, sp, #0
 8002552:	60f8      	str	r0, [r7, #12]
 8002554:	60b9      	str	r1, [r7, #8]
 8002556:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	f003 0307 	and.w	r3, r3, #7
 800255e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002560:	69fb      	ldr	r3, [r7, #28]
 8002562:	f1c3 0307 	rsb	r3, r3, #7
 8002566:	2b04      	cmp	r3, #4
 8002568:	bf28      	it	cs
 800256a:	2304      	movcs	r3, #4
 800256c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800256e:	69fb      	ldr	r3, [r7, #28]
 8002570:	3304      	adds	r3, #4
 8002572:	2b06      	cmp	r3, #6
 8002574:	d902      	bls.n	800257c <NVIC_EncodePriority+0x30>
 8002576:	69fb      	ldr	r3, [r7, #28]
 8002578:	3b03      	subs	r3, #3
 800257a:	e000      	b.n	800257e <NVIC_EncodePriority+0x32>
 800257c:	2300      	movs	r3, #0
 800257e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002580:	f04f 32ff 	mov.w	r2, #4294967295
 8002584:	69bb      	ldr	r3, [r7, #24]
 8002586:	fa02 f303 	lsl.w	r3, r2, r3
 800258a:	43da      	mvns	r2, r3
 800258c:	68bb      	ldr	r3, [r7, #8]
 800258e:	401a      	ands	r2, r3
 8002590:	697b      	ldr	r3, [r7, #20]
 8002592:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002594:	f04f 31ff 	mov.w	r1, #4294967295
 8002598:	697b      	ldr	r3, [r7, #20]
 800259a:	fa01 f303 	lsl.w	r3, r1, r3
 800259e:	43d9      	mvns	r1, r3
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025a4:	4313      	orrs	r3, r2
         );
}
 80025a6:	4618      	mov	r0, r3
 80025a8:	3724      	adds	r7, #36	@ 0x24
 80025aa:	46bd      	mov	sp, r7
 80025ac:	bc80      	pop	{r7}
 80025ae:	4770      	bx	lr

080025b0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80025b0:	b580      	push	{r7, lr}
 80025b2:	b082      	sub	sp, #8
 80025b4:	af00      	add	r7, sp, #0
 80025b6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	2b07      	cmp	r3, #7
 80025bc:	d00f      	beq.n	80025de <HAL_NVIC_SetPriorityGrouping+0x2e>
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	2b06      	cmp	r3, #6
 80025c2:	d00c      	beq.n	80025de <HAL_NVIC_SetPriorityGrouping+0x2e>
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	2b05      	cmp	r3, #5
 80025c8:	d009      	beq.n	80025de <HAL_NVIC_SetPriorityGrouping+0x2e>
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	2b04      	cmp	r3, #4
 80025ce:	d006      	beq.n	80025de <HAL_NVIC_SetPriorityGrouping+0x2e>
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	2b03      	cmp	r3, #3
 80025d4:	d003      	beq.n	80025de <HAL_NVIC_SetPriorityGrouping+0x2e>
 80025d6:	2191      	movs	r1, #145	@ 0x91
 80025d8:	4804      	ldr	r0, [pc, #16]	@ (80025ec <HAL_NVIC_SetPriorityGrouping+0x3c>)
 80025da:	f7fe fce7 	bl	8000fac <assert_failed>
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80025de:	6878      	ldr	r0, [r7, #4]
 80025e0:	f7ff ff3c 	bl	800245c <__NVIC_SetPriorityGrouping>
}
 80025e4:	bf00      	nop
 80025e6:	3708      	adds	r7, #8
 80025e8:	46bd      	mov	sp, r7
 80025ea:	bd80      	pop	{r7, pc}
 80025ec:	0800bfa8 	.word	0x0800bfa8

080025f0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80025f0:	b580      	push	{r7, lr}
 80025f2:	b086      	sub	sp, #24
 80025f4:	af00      	add	r7, sp, #0
 80025f6:	4603      	mov	r3, r0
 80025f8:	60b9      	str	r1, [r7, #8]
 80025fa:	607a      	str	r2, [r7, #4]
 80025fc:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80025fe:	2300      	movs	r3, #0
 8002600:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	2b0f      	cmp	r3, #15
 8002606:	d903      	bls.n	8002610 <HAL_NVIC_SetPriority+0x20>
 8002608:	21a9      	movs	r1, #169	@ 0xa9
 800260a:	480e      	ldr	r0, [pc, #56]	@ (8002644 <HAL_NVIC_SetPriority+0x54>)
 800260c:	f7fe fcce 	bl	8000fac <assert_failed>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 8002610:	68bb      	ldr	r3, [r7, #8]
 8002612:	2b0f      	cmp	r3, #15
 8002614:	d903      	bls.n	800261e <HAL_NVIC_SetPriority+0x2e>
 8002616:	21aa      	movs	r1, #170	@ 0xaa
 8002618:	480a      	ldr	r0, [pc, #40]	@ (8002644 <HAL_NVIC_SetPriority+0x54>)
 800261a:	f7fe fcc7 	bl	8000fac <assert_failed>
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800261e:	f7ff ff41 	bl	80024a4 <__NVIC_GetPriorityGrouping>
 8002622:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002624:	687a      	ldr	r2, [r7, #4]
 8002626:	68b9      	ldr	r1, [r7, #8]
 8002628:	6978      	ldr	r0, [r7, #20]
 800262a:	f7ff ff8f 	bl	800254c <NVIC_EncodePriority>
 800262e:	4602      	mov	r2, r0
 8002630:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002634:	4611      	mov	r1, r2
 8002636:	4618      	mov	r0, r3
 8002638:	f7ff ff5e 	bl	80024f8 <__NVIC_SetPriority>
}
 800263c:	bf00      	nop
 800263e:	3718      	adds	r7, #24
 8002640:	46bd      	mov	sp, r7
 8002642:	bd80      	pop	{r7, pc}
 8002644:	0800bfa8 	.word	0x0800bfa8

08002648 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002648:	b580      	push	{r7, lr}
 800264a:	b082      	sub	sp, #8
 800264c:	af00      	add	r7, sp, #0
 800264e:	4603      	mov	r3, r0
 8002650:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 8002652:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002656:	2b00      	cmp	r3, #0
 8002658:	da03      	bge.n	8002662 <HAL_NVIC_EnableIRQ+0x1a>
 800265a:	21bd      	movs	r1, #189	@ 0xbd
 800265c:	4805      	ldr	r0, [pc, #20]	@ (8002674 <HAL_NVIC_EnableIRQ+0x2c>)
 800265e:	f7fe fca5 	bl	8000fac <assert_failed>

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002662:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002666:	4618      	mov	r0, r3
 8002668:	f7ff ff2a 	bl	80024c0 <__NVIC_EnableIRQ>
}
 800266c:	bf00      	nop
 800266e:	3708      	adds	r7, #8
 8002670:	46bd      	mov	sp, r7
 8002672:	bd80      	pop	{r7, pc}
 8002674:	0800bfa8 	.word	0x0800bfa8

08002678 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002678:	b580      	push	{r7, lr}
 800267a:	b084      	sub	sp, #16
 800267c:	af00      	add	r7, sp, #0
 800267e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002680:	2300      	movs	r3, #0
 8002682:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	2b00      	cmp	r3, #0
 8002688:	d101      	bne.n	800268e <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 800268a:	2301      	movs	r3, #1
 800268c:	e0da      	b.n	8002844 <HAL_DMA_Init+0x1cc>
  }

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	4a6e      	ldr	r2, [pc, #440]	@ (800284c <HAL_DMA_Init+0x1d4>)
 8002694:	4293      	cmp	r3, r2
 8002696:	d021      	beq.n	80026dc <HAL_DMA_Init+0x64>
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	4a6c      	ldr	r2, [pc, #432]	@ (8002850 <HAL_DMA_Init+0x1d8>)
 800269e:	4293      	cmp	r3, r2
 80026a0:	d01c      	beq.n	80026dc <HAL_DMA_Init+0x64>
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	4a6b      	ldr	r2, [pc, #428]	@ (8002854 <HAL_DMA_Init+0x1dc>)
 80026a8:	4293      	cmp	r3, r2
 80026aa:	d017      	beq.n	80026dc <HAL_DMA_Init+0x64>
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	4a69      	ldr	r2, [pc, #420]	@ (8002858 <HAL_DMA_Init+0x1e0>)
 80026b2:	4293      	cmp	r3, r2
 80026b4:	d012      	beq.n	80026dc <HAL_DMA_Init+0x64>
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	4a68      	ldr	r2, [pc, #416]	@ (800285c <HAL_DMA_Init+0x1e4>)
 80026bc:	4293      	cmp	r3, r2
 80026be:	d00d      	beq.n	80026dc <HAL_DMA_Init+0x64>
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	4a66      	ldr	r2, [pc, #408]	@ (8002860 <HAL_DMA_Init+0x1e8>)
 80026c6:	4293      	cmp	r3, r2
 80026c8:	d008      	beq.n	80026dc <HAL_DMA_Init+0x64>
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	4a65      	ldr	r2, [pc, #404]	@ (8002864 <HAL_DMA_Init+0x1ec>)
 80026d0:	4293      	cmp	r3, r2
 80026d2:	d003      	beq.n	80026dc <HAL_DMA_Init+0x64>
 80026d4:	2199      	movs	r1, #153	@ 0x99
 80026d6:	4864      	ldr	r0, [pc, #400]	@ (8002868 <HAL_DMA_Init+0x1f0>)
 80026d8:	f7fe fc68 	bl	8000fac <assert_failed>
  assert_param(IS_DMA_DIRECTION(hdma->Init.Direction));
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	685b      	ldr	r3, [r3, #4]
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d00c      	beq.n	80026fe <HAL_DMA_Init+0x86>
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	685b      	ldr	r3, [r3, #4]
 80026e8:	2b10      	cmp	r3, #16
 80026ea:	d008      	beq.n	80026fe <HAL_DMA_Init+0x86>
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	685b      	ldr	r3, [r3, #4]
 80026f0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80026f4:	d003      	beq.n	80026fe <HAL_DMA_Init+0x86>
 80026f6:	219a      	movs	r1, #154	@ 0x9a
 80026f8:	485b      	ldr	r0, [pc, #364]	@ (8002868 <HAL_DMA_Init+0x1f0>)
 80026fa:	f7fe fc57 	bl	8000fac <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_INC_STATE(hdma->Init.PeriphInc));
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	689b      	ldr	r3, [r3, #8]
 8002702:	2b40      	cmp	r3, #64	@ 0x40
 8002704:	d007      	beq.n	8002716 <HAL_DMA_Init+0x9e>
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	689b      	ldr	r3, [r3, #8]
 800270a:	2b00      	cmp	r3, #0
 800270c:	d003      	beq.n	8002716 <HAL_DMA_Init+0x9e>
 800270e:	219b      	movs	r1, #155	@ 0x9b
 8002710:	4855      	ldr	r0, [pc, #340]	@ (8002868 <HAL_DMA_Init+0x1f0>)
 8002712:	f7fe fc4b 	bl	8000fac <assert_failed>
  assert_param(IS_DMA_MEMORY_INC_STATE(hdma->Init.MemInc));
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	68db      	ldr	r3, [r3, #12]
 800271a:	2b80      	cmp	r3, #128	@ 0x80
 800271c:	d007      	beq.n	800272e <HAL_DMA_Init+0xb6>
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	68db      	ldr	r3, [r3, #12]
 8002722:	2b00      	cmp	r3, #0
 8002724:	d003      	beq.n	800272e <HAL_DMA_Init+0xb6>
 8002726:	219c      	movs	r1, #156	@ 0x9c
 8002728:	484f      	ldr	r0, [pc, #316]	@ (8002868 <HAL_DMA_Init+0x1f0>)
 800272a:	f7fe fc3f 	bl	8000fac <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	691b      	ldr	r3, [r3, #16]
 8002732:	2b00      	cmp	r3, #0
 8002734:	d00d      	beq.n	8002752 <HAL_DMA_Init+0xda>
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	691b      	ldr	r3, [r3, #16]
 800273a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800273e:	d008      	beq.n	8002752 <HAL_DMA_Init+0xda>
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	691b      	ldr	r3, [r3, #16]
 8002744:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002748:	d003      	beq.n	8002752 <HAL_DMA_Init+0xda>
 800274a:	219d      	movs	r1, #157	@ 0x9d
 800274c:	4846      	ldr	r0, [pc, #280]	@ (8002868 <HAL_DMA_Init+0x1f0>)
 800274e:	f7fe fc2d 	bl	8000fac <assert_failed>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	695b      	ldr	r3, [r3, #20]
 8002756:	2b00      	cmp	r3, #0
 8002758:	d00d      	beq.n	8002776 <HAL_DMA_Init+0xfe>
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	695b      	ldr	r3, [r3, #20]
 800275e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002762:	d008      	beq.n	8002776 <HAL_DMA_Init+0xfe>
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	695b      	ldr	r3, [r3, #20]
 8002768:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800276c:	d003      	beq.n	8002776 <HAL_DMA_Init+0xfe>
 800276e:	219e      	movs	r1, #158	@ 0x9e
 8002770:	483d      	ldr	r0, [pc, #244]	@ (8002868 <HAL_DMA_Init+0x1f0>)
 8002772:	f7fe fc1b 	bl	8000fac <assert_failed>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	699b      	ldr	r3, [r3, #24]
 800277a:	2b00      	cmp	r3, #0
 800277c:	d007      	beq.n	800278e <HAL_DMA_Init+0x116>
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	699b      	ldr	r3, [r3, #24]
 8002782:	2b20      	cmp	r3, #32
 8002784:	d003      	beq.n	800278e <HAL_DMA_Init+0x116>
 8002786:	219f      	movs	r1, #159	@ 0x9f
 8002788:	4837      	ldr	r0, [pc, #220]	@ (8002868 <HAL_DMA_Init+0x1f0>)
 800278a:	f7fe fc0f 	bl	8000fac <assert_failed>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	69db      	ldr	r3, [r3, #28]
 8002792:	2b00      	cmp	r3, #0
 8002794:	d012      	beq.n	80027bc <HAL_DMA_Init+0x144>
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	69db      	ldr	r3, [r3, #28]
 800279a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800279e:	d00d      	beq.n	80027bc <HAL_DMA_Init+0x144>
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	69db      	ldr	r3, [r3, #28]
 80027a4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80027a8:	d008      	beq.n	80027bc <HAL_DMA_Init+0x144>
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	69db      	ldr	r3, [r3, #28]
 80027ae:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80027b2:	d003      	beq.n	80027bc <HAL_DMA_Init+0x144>
 80027b4:	21a0      	movs	r1, #160	@ 0xa0
 80027b6:	482c      	ldr	r0, [pc, #176]	@ (8002868 <HAL_DMA_Init+0x1f0>)
 80027b8:	f7fe fbf8 	bl	8000fac <assert_failed>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	461a      	mov	r2, r3
 80027c2:	4b2a      	ldr	r3, [pc, #168]	@ (800286c <HAL_DMA_Init+0x1f4>)
 80027c4:	4413      	add	r3, r2
 80027c6:	4a2a      	ldr	r2, [pc, #168]	@ (8002870 <HAL_DMA_Init+0x1f8>)
 80027c8:	fba2 2303 	umull	r2, r3, r2, r3
 80027cc:	091b      	lsrs	r3, r3, #4
 80027ce:	009a      	lsls	r2, r3, #2
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	4a27      	ldr	r2, [pc, #156]	@ (8002874 <HAL_DMA_Init+0x1fc>)
 80027d8:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	2202      	movs	r2, #2
 80027de:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80027f0:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80027f4:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80027fe:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	68db      	ldr	r3, [r3, #12]
 8002804:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800280a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	695b      	ldr	r3, [r3, #20]
 8002810:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002816:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	69db      	ldr	r3, [r3, #28]
 800281c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800281e:	68fa      	ldr	r2, [r7, #12]
 8002820:	4313      	orrs	r3, r2
 8002822:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	68fa      	ldr	r2, [r7, #12]
 800282a:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	2200      	movs	r2, #0
 8002830:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	2201      	movs	r2, #1
 8002836:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	2200      	movs	r2, #0
 800283e:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8002842:	2300      	movs	r3, #0
}
 8002844:	4618      	mov	r0, r3
 8002846:	3710      	adds	r7, #16
 8002848:	46bd      	mov	sp, r7
 800284a:	bd80      	pop	{r7, pc}
 800284c:	40020008 	.word	0x40020008
 8002850:	4002001c 	.word	0x4002001c
 8002854:	40020030 	.word	0x40020030
 8002858:	40020044 	.word	0x40020044
 800285c:	40020058 	.word	0x40020058
 8002860:	4002006c 	.word	0x4002006c
 8002864:	40020080 	.word	0x40020080
 8002868:	0800bfe4 	.word	0x0800bfe4
 800286c:	bffdfff8 	.word	0xbffdfff8
 8002870:	cccccccd 	.word	0xcccccccd
 8002874:	40020000 	.word	0x40020000

08002878 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002878:	b580      	push	{r7, lr}
 800287a:	b086      	sub	sp, #24
 800287c:	af00      	add	r7, sp, #0
 800287e:	60f8      	str	r0, [r7, #12]
 8002880:	60b9      	str	r1, [r7, #8]
 8002882:	607a      	str	r2, [r7, #4]
 8002884:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002886:	2300      	movs	r3, #0
 8002888:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 800288a:	683b      	ldr	r3, [r7, #0]
 800288c:	2b00      	cmp	r3, #0
 800288e:	d003      	beq.n	8002898 <HAL_DMA_Start_IT+0x20>
 8002890:	683b      	ldr	r3, [r7, #0]
 8002892:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002896:	d304      	bcc.n	80028a2 <HAL_DMA_Start_IT+0x2a>
 8002898:	f44f 71b7 	mov.w	r1, #366	@ 0x16e
 800289c:	482c      	ldr	r0, [pc, #176]	@ (8002950 <HAL_DMA_Start_IT+0xd8>)
 800289e:	f7fe fb85 	bl	8000fac <assert_failed>

  /* Process locked */
  __HAL_LOCK(hdma);
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80028a8:	2b01      	cmp	r3, #1
 80028aa:	d101      	bne.n	80028b0 <HAL_DMA_Start_IT+0x38>
 80028ac:	2302      	movs	r3, #2
 80028ae:	e04b      	b.n	8002948 <HAL_DMA_Start_IT+0xd0>
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	2201      	movs	r2, #1
 80028b4:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80028be:	b2db      	uxtb	r3, r3
 80028c0:	2b01      	cmp	r3, #1
 80028c2:	d13a      	bne.n	800293a <HAL_DMA_Start_IT+0xc2>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	2202      	movs	r2, #2
 80028c8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	2200      	movs	r2, #0
 80028d0:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	681a      	ldr	r2, [r3, #0]
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	f022 0201 	bic.w	r2, r2, #1
 80028e0:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80028e2:	683b      	ldr	r3, [r7, #0]
 80028e4:	687a      	ldr	r2, [r7, #4]
 80028e6:	68b9      	ldr	r1, [r7, #8]
 80028e8:	68f8      	ldr	r0, [r7, #12]
 80028ea:	f000 f9be 	bl	8002c6a <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d008      	beq.n	8002908 <HAL_DMA_Start_IT+0x90>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	681a      	ldr	r2, [r3, #0]
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	f042 020e 	orr.w	r2, r2, #14
 8002904:	601a      	str	r2, [r3, #0]
 8002906:	e00f      	b.n	8002928 <HAL_DMA_Start_IT+0xb0>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	681a      	ldr	r2, [r3, #0]
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	f022 0204 	bic.w	r2, r2, #4
 8002916:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	681a      	ldr	r2, [r3, #0]
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	f042 020a 	orr.w	r2, r2, #10
 8002926:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	681a      	ldr	r2, [r3, #0]
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	f042 0201 	orr.w	r2, r2, #1
 8002936:	601a      	str	r2, [r3, #0]
 8002938:	e005      	b.n	8002946 <HAL_DMA_Start_IT+0xce>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	2200      	movs	r2, #0
 800293e:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8002942:	2302      	movs	r3, #2
 8002944:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8002946:	7dfb      	ldrb	r3, [r7, #23]
}
 8002948:	4618      	mov	r0, r3
 800294a:	3718      	adds	r7, #24
 800294c:	46bd      	mov	sp, r7
 800294e:	bd80      	pop	{r7, pc}
 8002950:	0800bfe4 	.word	0x0800bfe4

08002954 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002954:	b580      	push	{r7, lr}
 8002956:	b084      	sub	sp, #16
 8002958:	af00      	add	r7, sp, #0
 800295a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800295c:	2300      	movs	r3, #0
 800295e:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002966:	b2db      	uxtb	r3, r3
 8002968:	2b02      	cmp	r3, #2
 800296a:	d005      	beq.n	8002978 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	2204      	movs	r2, #4
 8002970:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8002972:	2301      	movs	r3, #1
 8002974:	73fb      	strb	r3, [r7, #15]
 8002976:	e051      	b.n	8002a1c <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	681a      	ldr	r2, [r3, #0]
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	f022 020e 	bic.w	r2, r2, #14
 8002986:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	681a      	ldr	r2, [r3, #0]
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	f022 0201 	bic.w	r2, r2, #1
 8002996:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	4a22      	ldr	r2, [pc, #136]	@ (8002a28 <HAL_DMA_Abort_IT+0xd4>)
 800299e:	4293      	cmp	r3, r2
 80029a0:	d029      	beq.n	80029f6 <HAL_DMA_Abort_IT+0xa2>
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	4a21      	ldr	r2, [pc, #132]	@ (8002a2c <HAL_DMA_Abort_IT+0xd8>)
 80029a8:	4293      	cmp	r3, r2
 80029aa:	d022      	beq.n	80029f2 <HAL_DMA_Abort_IT+0x9e>
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	4a1f      	ldr	r2, [pc, #124]	@ (8002a30 <HAL_DMA_Abort_IT+0xdc>)
 80029b2:	4293      	cmp	r3, r2
 80029b4:	d01a      	beq.n	80029ec <HAL_DMA_Abort_IT+0x98>
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	4a1e      	ldr	r2, [pc, #120]	@ (8002a34 <HAL_DMA_Abort_IT+0xe0>)
 80029bc:	4293      	cmp	r3, r2
 80029be:	d012      	beq.n	80029e6 <HAL_DMA_Abort_IT+0x92>
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	4a1c      	ldr	r2, [pc, #112]	@ (8002a38 <HAL_DMA_Abort_IT+0xe4>)
 80029c6:	4293      	cmp	r3, r2
 80029c8:	d00a      	beq.n	80029e0 <HAL_DMA_Abort_IT+0x8c>
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	4a1b      	ldr	r2, [pc, #108]	@ (8002a3c <HAL_DMA_Abort_IT+0xe8>)
 80029d0:	4293      	cmp	r3, r2
 80029d2:	d102      	bne.n	80029da <HAL_DMA_Abort_IT+0x86>
 80029d4:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80029d8:	e00e      	b.n	80029f8 <HAL_DMA_Abort_IT+0xa4>
 80029da:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80029de:	e00b      	b.n	80029f8 <HAL_DMA_Abort_IT+0xa4>
 80029e0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80029e4:	e008      	b.n	80029f8 <HAL_DMA_Abort_IT+0xa4>
 80029e6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80029ea:	e005      	b.n	80029f8 <HAL_DMA_Abort_IT+0xa4>
 80029ec:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80029f0:	e002      	b.n	80029f8 <HAL_DMA_Abort_IT+0xa4>
 80029f2:	2310      	movs	r3, #16
 80029f4:	e000      	b.n	80029f8 <HAL_DMA_Abort_IT+0xa4>
 80029f6:	2301      	movs	r3, #1
 80029f8:	4a11      	ldr	r2, [pc, #68]	@ (8002a40 <HAL_DMA_Abort_IT+0xec>)
 80029fa:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	2201      	movs	r2, #1
 8002a00:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	2200      	movs	r2, #0
 8002a08:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d003      	beq.n	8002a1c <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002a18:	6878      	ldr	r0, [r7, #4]
 8002a1a:	4798      	blx	r3
    } 
  }
  return status;
 8002a1c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a1e:	4618      	mov	r0, r3
 8002a20:	3710      	adds	r7, #16
 8002a22:	46bd      	mov	sp, r7
 8002a24:	bd80      	pop	{r7, pc}
 8002a26:	bf00      	nop
 8002a28:	40020008 	.word	0x40020008
 8002a2c:	4002001c 	.word	0x4002001c
 8002a30:	40020030 	.word	0x40020030
 8002a34:	40020044 	.word	0x40020044
 8002a38:	40020058 	.word	0x40020058
 8002a3c:	4002006c 	.word	0x4002006c
 8002a40:	40020000 	.word	0x40020000

08002a44 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002a44:	b580      	push	{r7, lr}
 8002a46:	b084      	sub	sp, #16
 8002a48:	af00      	add	r7, sp, #0
 8002a4a:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a60:	2204      	movs	r2, #4
 8002a62:	409a      	lsls	r2, r3
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	4013      	ands	r3, r2
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d04f      	beq.n	8002b0c <HAL_DMA_IRQHandler+0xc8>
 8002a6c:	68bb      	ldr	r3, [r7, #8]
 8002a6e:	f003 0304 	and.w	r3, r3, #4
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d04a      	beq.n	8002b0c <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	f003 0320 	and.w	r3, r3, #32
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d107      	bne.n	8002a94 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	681a      	ldr	r2, [r3, #0]
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	f022 0204 	bic.w	r2, r2, #4
 8002a92:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	4a66      	ldr	r2, [pc, #408]	@ (8002c34 <HAL_DMA_IRQHandler+0x1f0>)
 8002a9a:	4293      	cmp	r3, r2
 8002a9c:	d029      	beq.n	8002af2 <HAL_DMA_IRQHandler+0xae>
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	4a65      	ldr	r2, [pc, #404]	@ (8002c38 <HAL_DMA_IRQHandler+0x1f4>)
 8002aa4:	4293      	cmp	r3, r2
 8002aa6:	d022      	beq.n	8002aee <HAL_DMA_IRQHandler+0xaa>
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	4a63      	ldr	r2, [pc, #396]	@ (8002c3c <HAL_DMA_IRQHandler+0x1f8>)
 8002aae:	4293      	cmp	r3, r2
 8002ab0:	d01a      	beq.n	8002ae8 <HAL_DMA_IRQHandler+0xa4>
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	4a62      	ldr	r2, [pc, #392]	@ (8002c40 <HAL_DMA_IRQHandler+0x1fc>)
 8002ab8:	4293      	cmp	r3, r2
 8002aba:	d012      	beq.n	8002ae2 <HAL_DMA_IRQHandler+0x9e>
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	4a60      	ldr	r2, [pc, #384]	@ (8002c44 <HAL_DMA_IRQHandler+0x200>)
 8002ac2:	4293      	cmp	r3, r2
 8002ac4:	d00a      	beq.n	8002adc <HAL_DMA_IRQHandler+0x98>
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	4a5f      	ldr	r2, [pc, #380]	@ (8002c48 <HAL_DMA_IRQHandler+0x204>)
 8002acc:	4293      	cmp	r3, r2
 8002ace:	d102      	bne.n	8002ad6 <HAL_DMA_IRQHandler+0x92>
 8002ad0:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002ad4:	e00e      	b.n	8002af4 <HAL_DMA_IRQHandler+0xb0>
 8002ad6:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8002ada:	e00b      	b.n	8002af4 <HAL_DMA_IRQHandler+0xb0>
 8002adc:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8002ae0:	e008      	b.n	8002af4 <HAL_DMA_IRQHandler+0xb0>
 8002ae2:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002ae6:	e005      	b.n	8002af4 <HAL_DMA_IRQHandler+0xb0>
 8002ae8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002aec:	e002      	b.n	8002af4 <HAL_DMA_IRQHandler+0xb0>
 8002aee:	2340      	movs	r3, #64	@ 0x40
 8002af0:	e000      	b.n	8002af4 <HAL_DMA_IRQHandler+0xb0>
 8002af2:	2304      	movs	r3, #4
 8002af4:	4a55      	ldr	r2, [pc, #340]	@ (8002c4c <HAL_DMA_IRQHandler+0x208>)
 8002af6:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	f000 8094 	beq.w	8002c2a <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b06:	6878      	ldr	r0, [r7, #4]
 8002b08:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8002b0a:	e08e      	b.n	8002c2a <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b10:	2202      	movs	r2, #2
 8002b12:	409a      	lsls	r2, r3
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	4013      	ands	r3, r2
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d056      	beq.n	8002bca <HAL_DMA_IRQHandler+0x186>
 8002b1c:	68bb      	ldr	r3, [r7, #8]
 8002b1e:	f003 0302 	and.w	r3, r3, #2
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d051      	beq.n	8002bca <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	f003 0320 	and.w	r3, r3, #32
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d10b      	bne.n	8002b4c <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	681a      	ldr	r2, [r3, #0]
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	f022 020a 	bic.w	r2, r2, #10
 8002b42:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	2201      	movs	r2, #1
 8002b48:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	4a38      	ldr	r2, [pc, #224]	@ (8002c34 <HAL_DMA_IRQHandler+0x1f0>)
 8002b52:	4293      	cmp	r3, r2
 8002b54:	d029      	beq.n	8002baa <HAL_DMA_IRQHandler+0x166>
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	4a37      	ldr	r2, [pc, #220]	@ (8002c38 <HAL_DMA_IRQHandler+0x1f4>)
 8002b5c:	4293      	cmp	r3, r2
 8002b5e:	d022      	beq.n	8002ba6 <HAL_DMA_IRQHandler+0x162>
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	4a35      	ldr	r2, [pc, #212]	@ (8002c3c <HAL_DMA_IRQHandler+0x1f8>)
 8002b66:	4293      	cmp	r3, r2
 8002b68:	d01a      	beq.n	8002ba0 <HAL_DMA_IRQHandler+0x15c>
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	4a34      	ldr	r2, [pc, #208]	@ (8002c40 <HAL_DMA_IRQHandler+0x1fc>)
 8002b70:	4293      	cmp	r3, r2
 8002b72:	d012      	beq.n	8002b9a <HAL_DMA_IRQHandler+0x156>
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	4a32      	ldr	r2, [pc, #200]	@ (8002c44 <HAL_DMA_IRQHandler+0x200>)
 8002b7a:	4293      	cmp	r3, r2
 8002b7c:	d00a      	beq.n	8002b94 <HAL_DMA_IRQHandler+0x150>
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	4a31      	ldr	r2, [pc, #196]	@ (8002c48 <HAL_DMA_IRQHandler+0x204>)
 8002b84:	4293      	cmp	r3, r2
 8002b86:	d102      	bne.n	8002b8e <HAL_DMA_IRQHandler+0x14a>
 8002b88:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8002b8c:	e00e      	b.n	8002bac <HAL_DMA_IRQHandler+0x168>
 8002b8e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002b92:	e00b      	b.n	8002bac <HAL_DMA_IRQHandler+0x168>
 8002b94:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002b98:	e008      	b.n	8002bac <HAL_DMA_IRQHandler+0x168>
 8002b9a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002b9e:	e005      	b.n	8002bac <HAL_DMA_IRQHandler+0x168>
 8002ba0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002ba4:	e002      	b.n	8002bac <HAL_DMA_IRQHandler+0x168>
 8002ba6:	2320      	movs	r3, #32
 8002ba8:	e000      	b.n	8002bac <HAL_DMA_IRQHandler+0x168>
 8002baa:	2302      	movs	r3, #2
 8002bac:	4a27      	ldr	r2, [pc, #156]	@ (8002c4c <HAL_DMA_IRQHandler+0x208>)
 8002bae:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	2200      	movs	r2, #0
 8002bb4:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d034      	beq.n	8002c2a <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002bc4:	6878      	ldr	r0, [r7, #4]
 8002bc6:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8002bc8:	e02f      	b.n	8002c2a <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bce:	2208      	movs	r2, #8
 8002bd0:	409a      	lsls	r2, r3
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	4013      	ands	r3, r2
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d028      	beq.n	8002c2c <HAL_DMA_IRQHandler+0x1e8>
 8002bda:	68bb      	ldr	r3, [r7, #8]
 8002bdc:	f003 0308 	and.w	r3, r3, #8
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d023      	beq.n	8002c2c <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	681a      	ldr	r2, [r3, #0]
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	f022 020e 	bic.w	r2, r2, #14
 8002bf2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002bfc:	2101      	movs	r1, #1
 8002bfe:	fa01 f202 	lsl.w	r2, r1, r2
 8002c02:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	2201      	movs	r2, #1
 8002c08:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	2201      	movs	r2, #1
 8002c0e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	2200      	movs	r2, #0
 8002c16:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d004      	beq.n	8002c2c <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c26:	6878      	ldr	r0, [r7, #4]
 8002c28:	4798      	blx	r3
    }
  }
  return;
 8002c2a:	bf00      	nop
 8002c2c:	bf00      	nop
}
 8002c2e:	3710      	adds	r7, #16
 8002c30:	46bd      	mov	sp, r7
 8002c32:	bd80      	pop	{r7, pc}
 8002c34:	40020008 	.word	0x40020008
 8002c38:	4002001c 	.word	0x4002001c
 8002c3c:	40020030 	.word	0x40020030
 8002c40:	40020044 	.word	0x40020044
 8002c44:	40020058 	.word	0x40020058
 8002c48:	4002006c 	.word	0x4002006c
 8002c4c:	40020000 	.word	0x40020000

08002c50 <HAL_DMA_GetState>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8002c50:	b480      	push	{r7}
 8002c52:	b083      	sub	sp, #12
 8002c54:	af00      	add	r7, sp, #0
 8002c56:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8002c5e:	b2db      	uxtb	r3, r3
}
 8002c60:	4618      	mov	r0, r3
 8002c62:	370c      	adds	r7, #12
 8002c64:	46bd      	mov	sp, r7
 8002c66:	bc80      	pop	{r7}
 8002c68:	4770      	bx	lr

08002c6a <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002c6a:	b480      	push	{r7}
 8002c6c:	b085      	sub	sp, #20
 8002c6e:	af00      	add	r7, sp, #0
 8002c70:	60f8      	str	r0, [r7, #12]
 8002c72:	60b9      	str	r1, [r7, #8]
 8002c74:	607a      	str	r2, [r7, #4]
 8002c76:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002c80:	2101      	movs	r1, #1
 8002c82:	fa01 f202 	lsl.w	r2, r1, r2
 8002c86:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	683a      	ldr	r2, [r7, #0]
 8002c8e:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	685b      	ldr	r3, [r3, #4]
 8002c94:	2b10      	cmp	r3, #16
 8002c96:	d108      	bne.n	8002caa <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	687a      	ldr	r2, [r7, #4]
 8002c9e:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	68ba      	ldr	r2, [r7, #8]
 8002ca6:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002ca8:	e007      	b.n	8002cba <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	68ba      	ldr	r2, [r7, #8]
 8002cb0:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	687a      	ldr	r2, [r7, #4]
 8002cb8:	60da      	str	r2, [r3, #12]
}
 8002cba:	bf00      	nop
 8002cbc:	3714      	adds	r7, #20
 8002cbe:	46bd      	mov	sp, r7
 8002cc0:	bc80      	pop	{r7}
 8002cc2:	4770      	bx	lr

08002cc4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002cc4:	b580      	push	{r7, lr}
 8002cc6:	b08a      	sub	sp, #40	@ 0x28
 8002cc8:	af00      	add	r7, sp, #0
 8002cca:	6078      	str	r0, [r7, #4]
 8002ccc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002cce:	2300      	movs	r3, #0
 8002cd0:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002cd2:	2300      	movs	r3, #0
 8002cd4:	623b      	str	r3, [r7, #32]
  __IO uint32_t *configregister; /* Store the address of CRL or CRH register based on pin number */
  uint32_t registeroffset;       /* offset used during computation of CNF and MODE bits placement inside CRL or CRH register */

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	4a96      	ldr	r2, [pc, #600]	@ (8002f34 <HAL_GPIO_Init+0x270>)
 8002cda:	4293      	cmp	r3, r2
 8002cdc:	d013      	beq.n	8002d06 <HAL_GPIO_Init+0x42>
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	4a95      	ldr	r2, [pc, #596]	@ (8002f38 <HAL_GPIO_Init+0x274>)
 8002ce2:	4293      	cmp	r3, r2
 8002ce4:	d00f      	beq.n	8002d06 <HAL_GPIO_Init+0x42>
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	4a94      	ldr	r2, [pc, #592]	@ (8002f3c <HAL_GPIO_Init+0x278>)
 8002cea:	4293      	cmp	r3, r2
 8002cec:	d00b      	beq.n	8002d06 <HAL_GPIO_Init+0x42>
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	4a93      	ldr	r2, [pc, #588]	@ (8002f40 <HAL_GPIO_Init+0x27c>)
 8002cf2:	4293      	cmp	r3, r2
 8002cf4:	d007      	beq.n	8002d06 <HAL_GPIO_Init+0x42>
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	4a92      	ldr	r2, [pc, #584]	@ (8002f44 <HAL_GPIO_Init+0x280>)
 8002cfa:	4293      	cmp	r3, r2
 8002cfc:	d003      	beq.n	8002d06 <HAL_GPIO_Init+0x42>
 8002cfe:	21bd      	movs	r1, #189	@ 0xbd
 8002d00:	4891      	ldr	r0, [pc, #580]	@ (8002f48 <HAL_GPIO_Init+0x284>)
 8002d02:	f7fe f953 	bl	8000fac <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 8002d06:	683b      	ldr	r3, [r7, #0]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	b29b      	uxth	r3, r3
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d004      	beq.n	8002d1a <HAL_GPIO_Init+0x56>
 8002d10:	683b      	ldr	r3, [r7, #0]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002d18:	d303      	bcc.n	8002d22 <HAL_GPIO_Init+0x5e>
 8002d1a:	21be      	movs	r1, #190	@ 0xbe
 8002d1c:	488a      	ldr	r0, [pc, #552]	@ (8002f48 <HAL_GPIO_Init+0x284>)
 8002d1e:	f7fe f945 	bl	8000fac <assert_failed>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 8002d22:	683b      	ldr	r3, [r7, #0]
 8002d24:	685b      	ldr	r3, [r3, #4]
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	f000 821d 	beq.w	8003166 <HAL_GPIO_Init+0x4a2>
 8002d2c:	683b      	ldr	r3, [r7, #0]
 8002d2e:	685b      	ldr	r3, [r3, #4]
 8002d30:	2b01      	cmp	r3, #1
 8002d32:	f000 8218 	beq.w	8003166 <HAL_GPIO_Init+0x4a2>
 8002d36:	683b      	ldr	r3, [r7, #0]
 8002d38:	685b      	ldr	r3, [r3, #4]
 8002d3a:	2b11      	cmp	r3, #17
 8002d3c:	f000 8213 	beq.w	8003166 <HAL_GPIO_Init+0x4a2>
 8002d40:	683b      	ldr	r3, [r7, #0]
 8002d42:	685b      	ldr	r3, [r3, #4]
 8002d44:	2b02      	cmp	r3, #2
 8002d46:	f000 820e 	beq.w	8003166 <HAL_GPIO_Init+0x4a2>
 8002d4a:	683b      	ldr	r3, [r7, #0]
 8002d4c:	685b      	ldr	r3, [r3, #4]
 8002d4e:	2b12      	cmp	r3, #18
 8002d50:	f000 8209 	beq.w	8003166 <HAL_GPIO_Init+0x4a2>
 8002d54:	683b      	ldr	r3, [r7, #0]
 8002d56:	685b      	ldr	r3, [r3, #4]
 8002d58:	4a7c      	ldr	r2, [pc, #496]	@ (8002f4c <HAL_GPIO_Init+0x288>)
 8002d5a:	4293      	cmp	r3, r2
 8002d5c:	f000 8203 	beq.w	8003166 <HAL_GPIO_Init+0x4a2>
 8002d60:	683b      	ldr	r3, [r7, #0]
 8002d62:	685b      	ldr	r3, [r3, #4]
 8002d64:	4a7a      	ldr	r2, [pc, #488]	@ (8002f50 <HAL_GPIO_Init+0x28c>)
 8002d66:	4293      	cmp	r3, r2
 8002d68:	f000 81fd 	beq.w	8003166 <HAL_GPIO_Init+0x4a2>
 8002d6c:	683b      	ldr	r3, [r7, #0]
 8002d6e:	685b      	ldr	r3, [r3, #4]
 8002d70:	4a78      	ldr	r2, [pc, #480]	@ (8002f54 <HAL_GPIO_Init+0x290>)
 8002d72:	4293      	cmp	r3, r2
 8002d74:	f000 81f7 	beq.w	8003166 <HAL_GPIO_Init+0x4a2>
 8002d78:	683b      	ldr	r3, [r7, #0]
 8002d7a:	685b      	ldr	r3, [r3, #4]
 8002d7c:	4a76      	ldr	r2, [pc, #472]	@ (8002f58 <HAL_GPIO_Init+0x294>)
 8002d7e:	4293      	cmp	r3, r2
 8002d80:	f000 81f1 	beq.w	8003166 <HAL_GPIO_Init+0x4a2>
 8002d84:	683b      	ldr	r3, [r7, #0]
 8002d86:	685b      	ldr	r3, [r3, #4]
 8002d88:	4a74      	ldr	r2, [pc, #464]	@ (8002f5c <HAL_GPIO_Init+0x298>)
 8002d8a:	4293      	cmp	r3, r2
 8002d8c:	f000 81eb 	beq.w	8003166 <HAL_GPIO_Init+0x4a2>
 8002d90:	683b      	ldr	r3, [r7, #0]
 8002d92:	685b      	ldr	r3, [r3, #4]
 8002d94:	4a72      	ldr	r2, [pc, #456]	@ (8002f60 <HAL_GPIO_Init+0x29c>)
 8002d96:	4293      	cmp	r3, r2
 8002d98:	f000 81e5 	beq.w	8003166 <HAL_GPIO_Init+0x4a2>
 8002d9c:	683b      	ldr	r3, [r7, #0]
 8002d9e:	685b      	ldr	r3, [r3, #4]
 8002da0:	2b03      	cmp	r3, #3
 8002da2:	f000 81e0 	beq.w	8003166 <HAL_GPIO_Init+0x4a2>
 8002da6:	21bf      	movs	r1, #191	@ 0xbf
 8002da8:	4867      	ldr	r0, [pc, #412]	@ (8002f48 <HAL_GPIO_Init+0x284>)
 8002daa:	f7fe f8ff 	bl	8000fac <assert_failed>

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002dae:	e1da      	b.n	8003166 <HAL_GPIO_Init+0x4a2>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002db0:	2201      	movs	r2, #1
 8002db2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002db4:	fa02 f303 	lsl.w	r3, r2, r3
 8002db8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002dba:	683b      	ldr	r3, [r7, #0]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	69fa      	ldr	r2, [r7, #28]
 8002dc0:	4013      	ands	r3, r2
 8002dc2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002dc4:	69ba      	ldr	r2, [r7, #24]
 8002dc6:	69fb      	ldr	r3, [r7, #28]
 8002dc8:	429a      	cmp	r2, r3
 8002dca:	f040 81c9 	bne.w	8003160 <HAL_GPIO_Init+0x49c>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	4a58      	ldr	r2, [pc, #352]	@ (8002f34 <HAL_GPIO_Init+0x270>)
 8002dd2:	4293      	cmp	r3, r2
 8002dd4:	d013      	beq.n	8002dfe <HAL_GPIO_Init+0x13a>
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	4a57      	ldr	r2, [pc, #348]	@ (8002f38 <HAL_GPIO_Init+0x274>)
 8002dda:	4293      	cmp	r3, r2
 8002ddc:	d00f      	beq.n	8002dfe <HAL_GPIO_Init+0x13a>
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	4a56      	ldr	r2, [pc, #344]	@ (8002f3c <HAL_GPIO_Init+0x278>)
 8002de2:	4293      	cmp	r3, r2
 8002de4:	d00b      	beq.n	8002dfe <HAL_GPIO_Init+0x13a>
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	4a55      	ldr	r2, [pc, #340]	@ (8002f40 <HAL_GPIO_Init+0x27c>)
 8002dea:	4293      	cmp	r3, r2
 8002dec:	d007      	beq.n	8002dfe <HAL_GPIO_Init+0x13a>
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	4a54      	ldr	r2, [pc, #336]	@ (8002f44 <HAL_GPIO_Init+0x280>)
 8002df2:	4293      	cmp	r3, r2
 8002df4:	d003      	beq.n	8002dfe <HAL_GPIO_Init+0x13a>
 8002df6:	21cd      	movs	r1, #205	@ 0xcd
 8002df8:	4853      	ldr	r0, [pc, #332]	@ (8002f48 <HAL_GPIO_Init+0x284>)
 8002dfa:	f7fe f8d7 	bl	8000fac <assert_failed>

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002dfe:	683b      	ldr	r3, [r7, #0]
 8002e00:	685b      	ldr	r3, [r3, #4]
 8002e02:	4a57      	ldr	r2, [pc, #348]	@ (8002f60 <HAL_GPIO_Init+0x29c>)
 8002e04:	4293      	cmp	r3, r2
 8002e06:	f000 80c2 	beq.w	8002f8e <HAL_GPIO_Init+0x2ca>
 8002e0a:	4a55      	ldr	r2, [pc, #340]	@ (8002f60 <HAL_GPIO_Init+0x29c>)
 8002e0c:	4293      	cmp	r3, r2
 8002e0e:	f200 80e8 	bhi.w	8002fe2 <HAL_GPIO_Init+0x31e>
 8002e12:	4a50      	ldr	r2, [pc, #320]	@ (8002f54 <HAL_GPIO_Init+0x290>)
 8002e14:	4293      	cmp	r3, r2
 8002e16:	f000 80ba 	beq.w	8002f8e <HAL_GPIO_Init+0x2ca>
 8002e1a:	4a4e      	ldr	r2, [pc, #312]	@ (8002f54 <HAL_GPIO_Init+0x290>)
 8002e1c:	4293      	cmp	r3, r2
 8002e1e:	f200 80e0 	bhi.w	8002fe2 <HAL_GPIO_Init+0x31e>
 8002e22:	4a4e      	ldr	r2, [pc, #312]	@ (8002f5c <HAL_GPIO_Init+0x298>)
 8002e24:	4293      	cmp	r3, r2
 8002e26:	f000 80b2 	beq.w	8002f8e <HAL_GPIO_Init+0x2ca>
 8002e2a:	4a4c      	ldr	r2, [pc, #304]	@ (8002f5c <HAL_GPIO_Init+0x298>)
 8002e2c:	4293      	cmp	r3, r2
 8002e2e:	f200 80d8 	bhi.w	8002fe2 <HAL_GPIO_Init+0x31e>
 8002e32:	4a47      	ldr	r2, [pc, #284]	@ (8002f50 <HAL_GPIO_Init+0x28c>)
 8002e34:	4293      	cmp	r3, r2
 8002e36:	f000 80aa 	beq.w	8002f8e <HAL_GPIO_Init+0x2ca>
 8002e3a:	4a45      	ldr	r2, [pc, #276]	@ (8002f50 <HAL_GPIO_Init+0x28c>)
 8002e3c:	4293      	cmp	r3, r2
 8002e3e:	f200 80d0 	bhi.w	8002fe2 <HAL_GPIO_Init+0x31e>
 8002e42:	4a45      	ldr	r2, [pc, #276]	@ (8002f58 <HAL_GPIO_Init+0x294>)
 8002e44:	4293      	cmp	r3, r2
 8002e46:	f000 80a2 	beq.w	8002f8e <HAL_GPIO_Init+0x2ca>
 8002e4a:	4a43      	ldr	r2, [pc, #268]	@ (8002f58 <HAL_GPIO_Init+0x294>)
 8002e4c:	4293      	cmp	r3, r2
 8002e4e:	f200 80c8 	bhi.w	8002fe2 <HAL_GPIO_Init+0x31e>
 8002e52:	2b12      	cmp	r3, #18
 8002e54:	d82c      	bhi.n	8002eb0 <HAL_GPIO_Init+0x1ec>
 8002e56:	2b12      	cmp	r3, #18
 8002e58:	f200 80c3 	bhi.w	8002fe2 <HAL_GPIO_Init+0x31e>
 8002e5c:	a201      	add	r2, pc, #4	@ (adr r2, 8002e64 <HAL_GPIO_Init+0x1a0>)
 8002e5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e62:	bf00      	nop
 8002e64:	08002f8f 	.word	0x08002f8f
 8002e68:	08002eb9 	.word	0x08002eb9
 8002e6c:	08002f0b 	.word	0x08002f0b
 8002e70:	08002fdd 	.word	0x08002fdd
 8002e74:	08002fe3 	.word	0x08002fe3
 8002e78:	08002fe3 	.word	0x08002fe3
 8002e7c:	08002fe3 	.word	0x08002fe3
 8002e80:	08002fe3 	.word	0x08002fe3
 8002e84:	08002fe3 	.word	0x08002fe3
 8002e88:	08002fe3 	.word	0x08002fe3
 8002e8c:	08002fe3 	.word	0x08002fe3
 8002e90:	08002fe3 	.word	0x08002fe3
 8002e94:	08002fe3 	.word	0x08002fe3
 8002e98:	08002fe3 	.word	0x08002fe3
 8002e9c:	08002fe3 	.word	0x08002fe3
 8002ea0:	08002fe3 	.word	0x08002fe3
 8002ea4:	08002fe3 	.word	0x08002fe3
 8002ea8:	08002ee1 	.word	0x08002ee1
 8002eac:	08002f65 	.word	0x08002f65
 8002eb0:	4a26      	ldr	r2, [pc, #152]	@ (8002f4c <HAL_GPIO_Init+0x288>)
 8002eb2:	4293      	cmp	r3, r2
 8002eb4:	d06b      	beq.n	8002f8e <HAL_GPIO_Init+0x2ca>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002eb6:	e094      	b.n	8002fe2 <HAL_GPIO_Init+0x31e>
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8002eb8:	683b      	ldr	r3, [r7, #0]
 8002eba:	68db      	ldr	r3, [r3, #12]
 8002ebc:	2b02      	cmp	r3, #2
 8002ebe:	d00b      	beq.n	8002ed8 <HAL_GPIO_Init+0x214>
 8002ec0:	683b      	ldr	r3, [r7, #0]
 8002ec2:	68db      	ldr	r3, [r3, #12]
 8002ec4:	2b01      	cmp	r3, #1
 8002ec6:	d007      	beq.n	8002ed8 <HAL_GPIO_Init+0x214>
 8002ec8:	683b      	ldr	r3, [r7, #0]
 8002eca:	68db      	ldr	r3, [r3, #12]
 8002ecc:	2b03      	cmp	r3, #3
 8002ece:	d003      	beq.n	8002ed8 <HAL_GPIO_Init+0x214>
 8002ed0:	21d5      	movs	r1, #213	@ 0xd5
 8002ed2:	481d      	ldr	r0, [pc, #116]	@ (8002f48 <HAL_GPIO_Init+0x284>)
 8002ed4:	f7fe f86a 	bl	8000fac <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002ed8:	683b      	ldr	r3, [r7, #0]
 8002eda:	68db      	ldr	r3, [r3, #12]
 8002edc:	623b      	str	r3, [r7, #32]
          break;
 8002ede:	e081      	b.n	8002fe4 <HAL_GPIO_Init+0x320>
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8002ee0:	683b      	ldr	r3, [r7, #0]
 8002ee2:	68db      	ldr	r3, [r3, #12]
 8002ee4:	2b02      	cmp	r3, #2
 8002ee6:	d00b      	beq.n	8002f00 <HAL_GPIO_Init+0x23c>
 8002ee8:	683b      	ldr	r3, [r7, #0]
 8002eea:	68db      	ldr	r3, [r3, #12]
 8002eec:	2b01      	cmp	r3, #1
 8002eee:	d007      	beq.n	8002f00 <HAL_GPIO_Init+0x23c>
 8002ef0:	683b      	ldr	r3, [r7, #0]
 8002ef2:	68db      	ldr	r3, [r3, #12]
 8002ef4:	2b03      	cmp	r3, #3
 8002ef6:	d003      	beq.n	8002f00 <HAL_GPIO_Init+0x23c>
 8002ef8:	21dc      	movs	r1, #220	@ 0xdc
 8002efa:	4813      	ldr	r0, [pc, #76]	@ (8002f48 <HAL_GPIO_Init+0x284>)
 8002efc:	f7fe f856 	bl	8000fac <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002f00:	683b      	ldr	r3, [r7, #0]
 8002f02:	68db      	ldr	r3, [r3, #12]
 8002f04:	3304      	adds	r3, #4
 8002f06:	623b      	str	r3, [r7, #32]
          break;
 8002f08:	e06c      	b.n	8002fe4 <HAL_GPIO_Init+0x320>
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8002f0a:	683b      	ldr	r3, [r7, #0]
 8002f0c:	68db      	ldr	r3, [r3, #12]
 8002f0e:	2b02      	cmp	r3, #2
 8002f10:	d00b      	beq.n	8002f2a <HAL_GPIO_Init+0x266>
 8002f12:	683b      	ldr	r3, [r7, #0]
 8002f14:	68db      	ldr	r3, [r3, #12]
 8002f16:	2b01      	cmp	r3, #1
 8002f18:	d007      	beq.n	8002f2a <HAL_GPIO_Init+0x266>
 8002f1a:	683b      	ldr	r3, [r7, #0]
 8002f1c:	68db      	ldr	r3, [r3, #12]
 8002f1e:	2b03      	cmp	r3, #3
 8002f20:	d003      	beq.n	8002f2a <HAL_GPIO_Init+0x266>
 8002f22:	21e3      	movs	r1, #227	@ 0xe3
 8002f24:	4808      	ldr	r0, [pc, #32]	@ (8002f48 <HAL_GPIO_Init+0x284>)
 8002f26:	f7fe f841 	bl	8000fac <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002f2a:	683b      	ldr	r3, [r7, #0]
 8002f2c:	68db      	ldr	r3, [r3, #12]
 8002f2e:	3308      	adds	r3, #8
 8002f30:	623b      	str	r3, [r7, #32]
          break;
 8002f32:	e057      	b.n	8002fe4 <HAL_GPIO_Init+0x320>
 8002f34:	40010800 	.word	0x40010800
 8002f38:	40010c00 	.word	0x40010c00
 8002f3c:	40011000 	.word	0x40011000
 8002f40:	40011400 	.word	0x40011400
 8002f44:	40011800 	.word	0x40011800
 8002f48:	0800c01c 	.word	0x0800c01c
 8002f4c:	10110000 	.word	0x10110000
 8002f50:	10210000 	.word	0x10210000
 8002f54:	10310000 	.word	0x10310000
 8002f58:	10120000 	.word	0x10120000
 8002f5c:	10220000 	.word	0x10220000
 8002f60:	10320000 	.word	0x10320000
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8002f64:	683b      	ldr	r3, [r7, #0]
 8002f66:	68db      	ldr	r3, [r3, #12]
 8002f68:	2b02      	cmp	r3, #2
 8002f6a:	d00b      	beq.n	8002f84 <HAL_GPIO_Init+0x2c0>
 8002f6c:	683b      	ldr	r3, [r7, #0]
 8002f6e:	68db      	ldr	r3, [r3, #12]
 8002f70:	2b01      	cmp	r3, #1
 8002f72:	d007      	beq.n	8002f84 <HAL_GPIO_Init+0x2c0>
 8002f74:	683b      	ldr	r3, [r7, #0]
 8002f76:	68db      	ldr	r3, [r3, #12]
 8002f78:	2b03      	cmp	r3, #3
 8002f7a:	d003      	beq.n	8002f84 <HAL_GPIO_Init+0x2c0>
 8002f7c:	21ea      	movs	r1, #234	@ 0xea
 8002f7e:	4880      	ldr	r0, [pc, #512]	@ (8003180 <HAL_GPIO_Init+0x4bc>)
 8002f80:	f7fe f814 	bl	8000fac <assert_failed>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002f84:	683b      	ldr	r3, [r7, #0]
 8002f86:	68db      	ldr	r3, [r3, #12]
 8002f88:	330c      	adds	r3, #12
 8002f8a:	623b      	str	r3, [r7, #32]
          break;
 8002f8c:	e02a      	b.n	8002fe4 <HAL_GPIO_Init+0x320>
          assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 8002f8e:	683b      	ldr	r3, [r7, #0]
 8002f90:	689b      	ldr	r3, [r3, #8]
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d00b      	beq.n	8002fae <HAL_GPIO_Init+0x2ea>
 8002f96:	683b      	ldr	r3, [r7, #0]
 8002f98:	689b      	ldr	r3, [r3, #8]
 8002f9a:	2b01      	cmp	r3, #1
 8002f9c:	d007      	beq.n	8002fae <HAL_GPIO_Init+0x2ea>
 8002f9e:	683b      	ldr	r3, [r7, #0]
 8002fa0:	689b      	ldr	r3, [r3, #8]
 8002fa2:	2b02      	cmp	r3, #2
 8002fa4:	d003      	beq.n	8002fae <HAL_GPIO_Init+0x2ea>
 8002fa6:	21f7      	movs	r1, #247	@ 0xf7
 8002fa8:	4875      	ldr	r0, [pc, #468]	@ (8003180 <HAL_GPIO_Init+0x4bc>)
 8002faa:	f7fd ffff 	bl	8000fac <assert_failed>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002fae:	683b      	ldr	r3, [r7, #0]
 8002fb0:	689b      	ldr	r3, [r3, #8]
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d102      	bne.n	8002fbc <HAL_GPIO_Init+0x2f8>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002fb6:	2304      	movs	r3, #4
 8002fb8:	623b      	str	r3, [r7, #32]
          break;
 8002fba:	e013      	b.n	8002fe4 <HAL_GPIO_Init+0x320>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002fbc:	683b      	ldr	r3, [r7, #0]
 8002fbe:	689b      	ldr	r3, [r3, #8]
 8002fc0:	2b01      	cmp	r3, #1
 8002fc2:	d105      	bne.n	8002fd0 <HAL_GPIO_Init+0x30c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002fc4:	2308      	movs	r3, #8
 8002fc6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	69fa      	ldr	r2, [r7, #28]
 8002fcc:	611a      	str	r2, [r3, #16]
          break;
 8002fce:	e009      	b.n	8002fe4 <HAL_GPIO_Init+0x320>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002fd0:	2308      	movs	r3, #8
 8002fd2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	69fa      	ldr	r2, [r7, #28]
 8002fd8:	615a      	str	r2, [r3, #20]
          break;
 8002fda:	e003      	b.n	8002fe4 <HAL_GPIO_Init+0x320>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002fdc:	2300      	movs	r3, #0
 8002fde:	623b      	str	r3, [r7, #32]
          break;
 8002fe0:	e000      	b.n	8002fe4 <HAL_GPIO_Init+0x320>
          break;
 8002fe2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002fe4:	69bb      	ldr	r3, [r7, #24]
 8002fe6:	2bff      	cmp	r3, #255	@ 0xff
 8002fe8:	d801      	bhi.n	8002fee <HAL_GPIO_Init+0x32a>
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	e001      	b.n	8002ff2 <HAL_GPIO_Init+0x32e>
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	3304      	adds	r3, #4
 8002ff2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002ff4:	69bb      	ldr	r3, [r7, #24]
 8002ff6:	2bff      	cmp	r3, #255	@ 0xff
 8002ff8:	d802      	bhi.n	8003000 <HAL_GPIO_Init+0x33c>
 8002ffa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ffc:	009b      	lsls	r3, r3, #2
 8002ffe:	e002      	b.n	8003006 <HAL_GPIO_Init+0x342>
 8003000:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003002:	3b08      	subs	r3, #8
 8003004:	009b      	lsls	r3, r3, #2
 8003006:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003008:	697b      	ldr	r3, [r7, #20]
 800300a:	681a      	ldr	r2, [r3, #0]
 800300c:	210f      	movs	r1, #15
 800300e:	693b      	ldr	r3, [r7, #16]
 8003010:	fa01 f303 	lsl.w	r3, r1, r3
 8003014:	43db      	mvns	r3, r3
 8003016:	401a      	ands	r2, r3
 8003018:	6a39      	ldr	r1, [r7, #32]
 800301a:	693b      	ldr	r3, [r7, #16]
 800301c:	fa01 f303 	lsl.w	r3, r1, r3
 8003020:	431a      	orrs	r2, r3
 8003022:	697b      	ldr	r3, [r7, #20]
 8003024:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003026:	683b      	ldr	r3, [r7, #0]
 8003028:	685b      	ldr	r3, [r3, #4]
 800302a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800302e:	2b00      	cmp	r3, #0
 8003030:	f000 8096 	beq.w	8003160 <HAL_GPIO_Init+0x49c>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003034:	4b53      	ldr	r3, [pc, #332]	@ (8003184 <HAL_GPIO_Init+0x4c0>)
 8003036:	699b      	ldr	r3, [r3, #24]
 8003038:	4a52      	ldr	r2, [pc, #328]	@ (8003184 <HAL_GPIO_Init+0x4c0>)
 800303a:	f043 0301 	orr.w	r3, r3, #1
 800303e:	6193      	str	r3, [r2, #24]
 8003040:	4b50      	ldr	r3, [pc, #320]	@ (8003184 <HAL_GPIO_Init+0x4c0>)
 8003042:	699b      	ldr	r3, [r3, #24]
 8003044:	f003 0301 	and.w	r3, r3, #1
 8003048:	60bb      	str	r3, [r7, #8]
 800304a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800304c:	4a4e      	ldr	r2, [pc, #312]	@ (8003188 <HAL_GPIO_Init+0x4c4>)
 800304e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003050:	089b      	lsrs	r3, r3, #2
 8003052:	3302      	adds	r3, #2
 8003054:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003058:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800305a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800305c:	f003 0303 	and.w	r3, r3, #3
 8003060:	009b      	lsls	r3, r3, #2
 8003062:	220f      	movs	r2, #15
 8003064:	fa02 f303 	lsl.w	r3, r2, r3
 8003068:	43db      	mvns	r3, r3
 800306a:	68fa      	ldr	r2, [r7, #12]
 800306c:	4013      	ands	r3, r2
 800306e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	4a46      	ldr	r2, [pc, #280]	@ (800318c <HAL_GPIO_Init+0x4c8>)
 8003074:	4293      	cmp	r3, r2
 8003076:	d013      	beq.n	80030a0 <HAL_GPIO_Init+0x3dc>
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	4a45      	ldr	r2, [pc, #276]	@ (8003190 <HAL_GPIO_Init+0x4cc>)
 800307c:	4293      	cmp	r3, r2
 800307e:	d00d      	beq.n	800309c <HAL_GPIO_Init+0x3d8>
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	4a44      	ldr	r2, [pc, #272]	@ (8003194 <HAL_GPIO_Init+0x4d0>)
 8003084:	4293      	cmp	r3, r2
 8003086:	d007      	beq.n	8003098 <HAL_GPIO_Init+0x3d4>
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	4a43      	ldr	r2, [pc, #268]	@ (8003198 <HAL_GPIO_Init+0x4d4>)
 800308c:	4293      	cmp	r3, r2
 800308e:	d101      	bne.n	8003094 <HAL_GPIO_Init+0x3d0>
 8003090:	2303      	movs	r3, #3
 8003092:	e006      	b.n	80030a2 <HAL_GPIO_Init+0x3de>
 8003094:	2304      	movs	r3, #4
 8003096:	e004      	b.n	80030a2 <HAL_GPIO_Init+0x3de>
 8003098:	2302      	movs	r3, #2
 800309a:	e002      	b.n	80030a2 <HAL_GPIO_Init+0x3de>
 800309c:	2301      	movs	r3, #1
 800309e:	e000      	b.n	80030a2 <HAL_GPIO_Init+0x3de>
 80030a0:	2300      	movs	r3, #0
 80030a2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80030a4:	f002 0203 	and.w	r2, r2, #3
 80030a8:	0092      	lsls	r2, r2, #2
 80030aa:	4093      	lsls	r3, r2
 80030ac:	68fa      	ldr	r2, [r7, #12]
 80030ae:	4313      	orrs	r3, r2
 80030b0:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80030b2:	4935      	ldr	r1, [pc, #212]	@ (8003188 <HAL_GPIO_Init+0x4c4>)
 80030b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030b6:	089b      	lsrs	r3, r3, #2
 80030b8:	3302      	adds	r3, #2
 80030ba:	68fa      	ldr	r2, [r7, #12]
 80030bc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80030c0:	683b      	ldr	r3, [r7, #0]
 80030c2:	685b      	ldr	r3, [r3, #4]
 80030c4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d006      	beq.n	80030da <HAL_GPIO_Init+0x416>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80030cc:	4b33      	ldr	r3, [pc, #204]	@ (800319c <HAL_GPIO_Init+0x4d8>)
 80030ce:	689a      	ldr	r2, [r3, #8]
 80030d0:	4932      	ldr	r1, [pc, #200]	@ (800319c <HAL_GPIO_Init+0x4d8>)
 80030d2:	69bb      	ldr	r3, [r7, #24]
 80030d4:	4313      	orrs	r3, r2
 80030d6:	608b      	str	r3, [r1, #8]
 80030d8:	e006      	b.n	80030e8 <HAL_GPIO_Init+0x424>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80030da:	4b30      	ldr	r3, [pc, #192]	@ (800319c <HAL_GPIO_Init+0x4d8>)
 80030dc:	689a      	ldr	r2, [r3, #8]
 80030de:	69bb      	ldr	r3, [r7, #24]
 80030e0:	43db      	mvns	r3, r3
 80030e2:	492e      	ldr	r1, [pc, #184]	@ (800319c <HAL_GPIO_Init+0x4d8>)
 80030e4:	4013      	ands	r3, r2
 80030e6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80030e8:	683b      	ldr	r3, [r7, #0]
 80030ea:	685b      	ldr	r3, [r3, #4]
 80030ec:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d006      	beq.n	8003102 <HAL_GPIO_Init+0x43e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80030f4:	4b29      	ldr	r3, [pc, #164]	@ (800319c <HAL_GPIO_Init+0x4d8>)
 80030f6:	68da      	ldr	r2, [r3, #12]
 80030f8:	4928      	ldr	r1, [pc, #160]	@ (800319c <HAL_GPIO_Init+0x4d8>)
 80030fa:	69bb      	ldr	r3, [r7, #24]
 80030fc:	4313      	orrs	r3, r2
 80030fe:	60cb      	str	r3, [r1, #12]
 8003100:	e006      	b.n	8003110 <HAL_GPIO_Init+0x44c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003102:	4b26      	ldr	r3, [pc, #152]	@ (800319c <HAL_GPIO_Init+0x4d8>)
 8003104:	68da      	ldr	r2, [r3, #12]
 8003106:	69bb      	ldr	r3, [r7, #24]
 8003108:	43db      	mvns	r3, r3
 800310a:	4924      	ldr	r1, [pc, #144]	@ (800319c <HAL_GPIO_Init+0x4d8>)
 800310c:	4013      	ands	r3, r2
 800310e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003110:	683b      	ldr	r3, [r7, #0]
 8003112:	685b      	ldr	r3, [r3, #4]
 8003114:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003118:	2b00      	cmp	r3, #0
 800311a:	d006      	beq.n	800312a <HAL_GPIO_Init+0x466>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800311c:	4b1f      	ldr	r3, [pc, #124]	@ (800319c <HAL_GPIO_Init+0x4d8>)
 800311e:	685a      	ldr	r2, [r3, #4]
 8003120:	491e      	ldr	r1, [pc, #120]	@ (800319c <HAL_GPIO_Init+0x4d8>)
 8003122:	69bb      	ldr	r3, [r7, #24]
 8003124:	4313      	orrs	r3, r2
 8003126:	604b      	str	r3, [r1, #4]
 8003128:	e006      	b.n	8003138 <HAL_GPIO_Init+0x474>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800312a:	4b1c      	ldr	r3, [pc, #112]	@ (800319c <HAL_GPIO_Init+0x4d8>)
 800312c:	685a      	ldr	r2, [r3, #4]
 800312e:	69bb      	ldr	r3, [r7, #24]
 8003130:	43db      	mvns	r3, r3
 8003132:	491a      	ldr	r1, [pc, #104]	@ (800319c <HAL_GPIO_Init+0x4d8>)
 8003134:	4013      	ands	r3, r2
 8003136:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003138:	683b      	ldr	r3, [r7, #0]
 800313a:	685b      	ldr	r3, [r3, #4]
 800313c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003140:	2b00      	cmp	r3, #0
 8003142:	d006      	beq.n	8003152 <HAL_GPIO_Init+0x48e>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003144:	4b15      	ldr	r3, [pc, #84]	@ (800319c <HAL_GPIO_Init+0x4d8>)
 8003146:	681a      	ldr	r2, [r3, #0]
 8003148:	4914      	ldr	r1, [pc, #80]	@ (800319c <HAL_GPIO_Init+0x4d8>)
 800314a:	69bb      	ldr	r3, [r7, #24]
 800314c:	4313      	orrs	r3, r2
 800314e:	600b      	str	r3, [r1, #0]
 8003150:	e006      	b.n	8003160 <HAL_GPIO_Init+0x49c>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003152:	4b12      	ldr	r3, [pc, #72]	@ (800319c <HAL_GPIO_Init+0x4d8>)
 8003154:	681a      	ldr	r2, [r3, #0]
 8003156:	69bb      	ldr	r3, [r7, #24]
 8003158:	43db      	mvns	r3, r3
 800315a:	4910      	ldr	r1, [pc, #64]	@ (800319c <HAL_GPIO_Init+0x4d8>)
 800315c:	4013      	ands	r3, r2
 800315e:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8003160:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003162:	3301      	adds	r3, #1
 8003164:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003166:	683b      	ldr	r3, [r7, #0]
 8003168:	681a      	ldr	r2, [r3, #0]
 800316a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800316c:	fa22 f303 	lsr.w	r3, r2, r3
 8003170:	2b00      	cmp	r3, #0
 8003172:	f47f ae1d 	bne.w	8002db0 <HAL_GPIO_Init+0xec>
  }
}
 8003176:	bf00      	nop
 8003178:	bf00      	nop
 800317a:	3728      	adds	r7, #40	@ 0x28
 800317c:	46bd      	mov	sp, r7
 800317e:	bd80      	pop	{r7, pc}
 8003180:	0800c01c 	.word	0x0800c01c
 8003184:	40021000 	.word	0x40021000
 8003188:	40010000 	.word	0x40010000
 800318c:	40010800 	.word	0x40010800
 8003190:	40010c00 	.word	0x40010c00
 8003194:	40011000 	.word	0x40011000
 8003198:	40011400 	.word	0x40011400
 800319c:	40010400 	.word	0x40010400

080031a0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80031a0:	b580      	push	{r7, lr}
 80031a2:	b084      	sub	sp, #16
 80031a4:	af00      	add	r7, sp, #0
 80031a6:	6078      	str	r0, [r7, #4]
 80031a8:	460b      	mov	r3, r1
 80031aa:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 80031ac:	887b      	ldrh	r3, [r7, #2]
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d104      	bne.n	80031bc <HAL_GPIO_ReadPin+0x1c>
 80031b2:	f44f 71da 	mov.w	r1, #436	@ 0x1b4
 80031b6:	4809      	ldr	r0, [pc, #36]	@ (80031dc <HAL_GPIO_ReadPin+0x3c>)
 80031b8:	f7fd fef8 	bl	8000fac <assert_failed>

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	689a      	ldr	r2, [r3, #8]
 80031c0:	887b      	ldrh	r3, [r7, #2]
 80031c2:	4013      	ands	r3, r2
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d002      	beq.n	80031ce <HAL_GPIO_ReadPin+0x2e>
  {
    bitstatus = GPIO_PIN_SET;
 80031c8:	2301      	movs	r3, #1
 80031ca:	73fb      	strb	r3, [r7, #15]
 80031cc:	e001      	b.n	80031d2 <HAL_GPIO_ReadPin+0x32>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80031ce:	2300      	movs	r3, #0
 80031d0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80031d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80031d4:	4618      	mov	r0, r3
 80031d6:	3710      	adds	r7, #16
 80031d8:	46bd      	mov	sp, r7
 80031da:	bd80      	pop	{r7, pc}
 80031dc:	0800c01c 	.word	0x0800c01c

080031e0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80031e0:	b580      	push	{r7, lr}
 80031e2:	b082      	sub	sp, #8
 80031e4:	af00      	add	r7, sp, #0
 80031e6:	6078      	str	r0, [r7, #4]
 80031e8:	460b      	mov	r3, r1
 80031ea:	807b      	strh	r3, [r7, #2]
 80031ec:	4613      	mov	r3, r2
 80031ee:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 80031f0:	887b      	ldrh	r3, [r7, #2]
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d104      	bne.n	8003200 <HAL_GPIO_WritePin+0x20>
 80031f6:	f44f 71ea 	mov.w	r1, #468	@ 0x1d4
 80031fa:	480e      	ldr	r0, [pc, #56]	@ (8003234 <HAL_GPIO_WritePin+0x54>)
 80031fc:	f7fd fed6 	bl	8000fac <assert_failed>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 8003200:	787b      	ldrb	r3, [r7, #1]
 8003202:	2b00      	cmp	r3, #0
 8003204:	d007      	beq.n	8003216 <HAL_GPIO_WritePin+0x36>
 8003206:	787b      	ldrb	r3, [r7, #1]
 8003208:	2b01      	cmp	r3, #1
 800320a:	d004      	beq.n	8003216 <HAL_GPIO_WritePin+0x36>
 800320c:	f240 11d5 	movw	r1, #469	@ 0x1d5
 8003210:	4808      	ldr	r0, [pc, #32]	@ (8003234 <HAL_GPIO_WritePin+0x54>)
 8003212:	f7fd fecb 	bl	8000fac <assert_failed>

  if (PinState != GPIO_PIN_RESET)
 8003216:	787b      	ldrb	r3, [r7, #1]
 8003218:	2b00      	cmp	r3, #0
 800321a:	d003      	beq.n	8003224 <HAL_GPIO_WritePin+0x44>
  {
    GPIOx->BSRR = GPIO_Pin;
 800321c:	887a      	ldrh	r2, [r7, #2]
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003222:	e003      	b.n	800322c <HAL_GPIO_WritePin+0x4c>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003224:	887b      	ldrh	r3, [r7, #2]
 8003226:	041a      	lsls	r2, r3, #16
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	611a      	str	r2, [r3, #16]
}
 800322c:	bf00      	nop
 800322e:	3708      	adds	r7, #8
 8003230:	46bd      	mov	sp, r7
 8003232:	bd80      	pop	{r7, pc}
 8003234:	0800c01c 	.word	0x0800c01c

08003238 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003238:	b580      	push	{r7, lr}
 800323a:	b082      	sub	sp, #8
 800323c:	af00      	add	r7, sp, #0
 800323e:	4603      	mov	r3, r0
 8003240:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003242:	4b08      	ldr	r3, [pc, #32]	@ (8003264 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003244:	695a      	ldr	r2, [r3, #20]
 8003246:	88fb      	ldrh	r3, [r7, #6]
 8003248:	4013      	ands	r3, r2
 800324a:	2b00      	cmp	r3, #0
 800324c:	d006      	beq.n	800325c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800324e:	4a05      	ldr	r2, [pc, #20]	@ (8003264 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003250:	88fb      	ldrh	r3, [r7, #6]
 8003252:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003254:	88fb      	ldrh	r3, [r7, #6]
 8003256:	4618      	mov	r0, r3
 8003258:	f7ff f810 	bl	800227c <HAL_GPIO_EXTI_Callback>
  }
}
 800325c:	bf00      	nop
 800325e:	3708      	adds	r7, #8
 8003260:	46bd      	mov	sp, r7
 8003262:	bd80      	pop	{r7, pc}
 8003264:	40010400 	.word	0x40010400

08003268 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003268:	b580      	push	{r7, lr}
 800326a:	b084      	sub	sp, #16
 800326c:	af00      	add	r7, sp, #0
 800326e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	2b00      	cmp	r3, #0
 8003274:	d101      	bne.n	800327a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003276:	2301      	movs	r3, #1
 8003278:	e1b4      	b.n	80035e4 <HAL_I2C_Init+0x37c>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	4a9b      	ldr	r2, [pc, #620]	@ (80034ec <HAL_I2C_Init+0x284>)
 8003280:	4293      	cmp	r3, r2
 8003282:	d009      	beq.n	8003298 <HAL_I2C_Init+0x30>
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	4a99      	ldr	r2, [pc, #612]	@ (80034f0 <HAL_I2C_Init+0x288>)
 800328a:	4293      	cmp	r3, r2
 800328c:	d004      	beq.n	8003298 <HAL_I2C_Init+0x30>
 800328e:	f240 11db 	movw	r1, #475	@ 0x1db
 8003292:	4898      	ldr	r0, [pc, #608]	@ (80034f4 <HAL_I2C_Init+0x28c>)
 8003294:	f7fd fe8a 	bl	8000fac <assert_failed>
  assert_param(IS_I2C_CLOCK_SPEED(hi2c->Init.ClockSpeed));
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	685b      	ldr	r3, [r3, #4]
 800329c:	2b00      	cmp	r3, #0
 800329e:	d004      	beq.n	80032aa <HAL_I2C_Init+0x42>
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	685b      	ldr	r3, [r3, #4]
 80032a4:	4a94      	ldr	r2, [pc, #592]	@ (80034f8 <HAL_I2C_Init+0x290>)
 80032a6:	4293      	cmp	r3, r2
 80032a8:	d904      	bls.n	80032b4 <HAL_I2C_Init+0x4c>
 80032aa:	f44f 71ee 	mov.w	r1, #476	@ 0x1dc
 80032ae:	4891      	ldr	r0, [pc, #580]	@ (80034f4 <HAL_I2C_Init+0x28c>)
 80032b0:	f7fd fe7c 	bl	8000fac <assert_failed>
  assert_param(IS_I2C_DUTY_CYCLE(hi2c->Init.DutyCycle));
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	689b      	ldr	r3, [r3, #8]
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d009      	beq.n	80032d0 <HAL_I2C_Init+0x68>
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	689b      	ldr	r3, [r3, #8]
 80032c0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80032c4:	d004      	beq.n	80032d0 <HAL_I2C_Init+0x68>
 80032c6:	f240 11dd 	movw	r1, #477	@ 0x1dd
 80032ca:	488a      	ldr	r0, [pc, #552]	@ (80034f4 <HAL_I2C_Init+0x28c>)
 80032cc:	f7fd fe6e 	bl	8000fac <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS1(hi2c->Init.OwnAddress1));
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	68db      	ldr	r3, [r3, #12]
 80032d4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80032d8:	d304      	bcc.n	80032e4 <HAL_I2C_Init+0x7c>
 80032da:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80032de:	4885      	ldr	r0, [pc, #532]	@ (80034f4 <HAL_I2C_Init+0x28c>)
 80032e0:	f7fd fe64 	bl	8000fac <assert_failed>
  assert_param(IS_I2C_ADDRESSING_MODE(hi2c->Init.AddressingMode));
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	691b      	ldr	r3, [r3, #16]
 80032e8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80032ec:	d009      	beq.n	8003302 <HAL_I2C_Init+0x9a>
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	691b      	ldr	r3, [r3, #16]
 80032f2:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80032f6:	d004      	beq.n	8003302 <HAL_I2C_Init+0x9a>
 80032f8:	f240 11df 	movw	r1, #479	@ 0x1df
 80032fc:	487d      	ldr	r0, [pc, #500]	@ (80034f4 <HAL_I2C_Init+0x28c>)
 80032fe:	f7fd fe55 	bl	8000fac <assert_failed>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	695b      	ldr	r3, [r3, #20]
 8003306:	2b00      	cmp	r3, #0
 8003308:	d008      	beq.n	800331c <HAL_I2C_Init+0xb4>
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	695b      	ldr	r3, [r3, #20]
 800330e:	2b01      	cmp	r3, #1
 8003310:	d004      	beq.n	800331c <HAL_I2C_Init+0xb4>
 8003312:	f44f 71f0 	mov.w	r1, #480	@ 0x1e0
 8003316:	4877      	ldr	r0, [pc, #476]	@ (80034f4 <HAL_I2C_Init+0x28c>)
 8003318:	f7fd fe48 	bl	8000fac <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	699b      	ldr	r3, [r3, #24]
 8003320:	f023 03fe 	bic.w	r3, r3, #254	@ 0xfe
 8003324:	2b00      	cmp	r3, #0
 8003326:	d004      	beq.n	8003332 <HAL_I2C_Init+0xca>
 8003328:	f240 11e1 	movw	r1, #481	@ 0x1e1
 800332c:	4871      	ldr	r0, [pc, #452]	@ (80034f4 <HAL_I2C_Init+0x28c>)
 800332e:	f7fd fe3d 	bl	8000fac <assert_failed>
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	69db      	ldr	r3, [r3, #28]
 8003336:	2b00      	cmp	r3, #0
 8003338:	d008      	beq.n	800334c <HAL_I2C_Init+0xe4>
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	69db      	ldr	r3, [r3, #28]
 800333e:	2b40      	cmp	r3, #64	@ 0x40
 8003340:	d004      	beq.n	800334c <HAL_I2C_Init+0xe4>
 8003342:	f44f 71f1 	mov.w	r1, #482	@ 0x1e2
 8003346:	486b      	ldr	r0, [pc, #428]	@ (80034f4 <HAL_I2C_Init+0x28c>)
 8003348:	f7fd fe30 	bl	8000fac <assert_failed>
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	6a1b      	ldr	r3, [r3, #32]
 8003350:	2b00      	cmp	r3, #0
 8003352:	d008      	beq.n	8003366 <HAL_I2C_Init+0xfe>
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	6a1b      	ldr	r3, [r3, #32]
 8003358:	2b80      	cmp	r3, #128	@ 0x80
 800335a:	d004      	beq.n	8003366 <HAL_I2C_Init+0xfe>
 800335c:	f240 11e3 	movw	r1, #483	@ 0x1e3
 8003360:	4864      	ldr	r0, [pc, #400]	@ (80034f4 <HAL_I2C_Init+0x28c>)
 8003362:	f7fd fe23 	bl	8000fac <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800336c:	b2db      	uxtb	r3, r3
 800336e:	2b00      	cmp	r3, #0
 8003370:	d106      	bne.n	8003380 <HAL_I2C_Init+0x118>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	2200      	movs	r2, #0
 8003376:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800337a:	6878      	ldr	r0, [r7, #4]
 800337c:	f7fd fa08 	bl	8000790 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	2224      	movs	r2, #36	@ 0x24
 8003384:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	681a      	ldr	r2, [r3, #0]
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	f022 0201 	bic.w	r2, r2, #1
 8003396:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	681a      	ldr	r2, [r3, #0]
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80033a6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	681a      	ldr	r2, [r3, #0]
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80033b6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80033b8:	f003 f95e 	bl	8006678 <HAL_RCC_GetPCLK1Freq>
 80033bc:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	685b      	ldr	r3, [r3, #4]
 80033c2:	4a4e      	ldr	r2, [pc, #312]	@ (80034fc <HAL_I2C_Init+0x294>)
 80033c4:	4293      	cmp	r3, r2
 80033c6:	d807      	bhi.n	80033d8 <HAL_I2C_Init+0x170>
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	4a4d      	ldr	r2, [pc, #308]	@ (8003500 <HAL_I2C_Init+0x298>)
 80033cc:	4293      	cmp	r3, r2
 80033ce:	bf94      	ite	ls
 80033d0:	2301      	movls	r3, #1
 80033d2:	2300      	movhi	r3, #0
 80033d4:	b2db      	uxtb	r3, r3
 80033d6:	e006      	b.n	80033e6 <HAL_I2C_Init+0x17e>
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	4a4a      	ldr	r2, [pc, #296]	@ (8003504 <HAL_I2C_Init+0x29c>)
 80033dc:	4293      	cmp	r3, r2
 80033de:	bf94      	ite	ls
 80033e0:	2301      	movls	r3, #1
 80033e2:	2300      	movhi	r3, #0
 80033e4:	b2db      	uxtb	r3, r3
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d001      	beq.n	80033ee <HAL_I2C_Init+0x186>
  {
    return HAL_ERROR;
 80033ea:	2301      	movs	r3, #1
 80033ec:	e0fa      	b.n	80035e4 <HAL_I2C_Init+0x37c>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	4a45      	ldr	r2, [pc, #276]	@ (8003508 <HAL_I2C_Init+0x2a0>)
 80033f2:	fba2 2303 	umull	r2, r3, r2, r3
 80033f6:	0c9b      	lsrs	r3, r3, #18
 80033f8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	685b      	ldr	r3, [r3, #4]
 8003400:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	68ba      	ldr	r2, [r7, #8]
 800340a:	430a      	orrs	r2, r1
 800340c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	6a1b      	ldr	r3, [r3, #32]
 8003414:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	685b      	ldr	r3, [r3, #4]
 800341c:	4a37      	ldr	r2, [pc, #220]	@ (80034fc <HAL_I2C_Init+0x294>)
 800341e:	4293      	cmp	r3, r2
 8003420:	d802      	bhi.n	8003428 <HAL_I2C_Init+0x1c0>
 8003422:	68bb      	ldr	r3, [r7, #8]
 8003424:	3301      	adds	r3, #1
 8003426:	e009      	b.n	800343c <HAL_I2C_Init+0x1d4>
 8003428:	68bb      	ldr	r3, [r7, #8]
 800342a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800342e:	fb02 f303 	mul.w	r3, r2, r3
 8003432:	4a36      	ldr	r2, [pc, #216]	@ (800350c <HAL_I2C_Init+0x2a4>)
 8003434:	fba2 2303 	umull	r2, r3, r2, r3
 8003438:	099b      	lsrs	r3, r3, #6
 800343a:	3301      	adds	r3, #1
 800343c:	687a      	ldr	r2, [r7, #4]
 800343e:	6812      	ldr	r2, [r2, #0]
 8003440:	430b      	orrs	r3, r1
 8003442:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	69db      	ldr	r3, [r3, #28]
 800344a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800344e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	685b      	ldr	r3, [r3, #4]
 8003456:	4929      	ldr	r1, [pc, #164]	@ (80034fc <HAL_I2C_Init+0x294>)
 8003458:	428b      	cmp	r3, r1
 800345a:	d819      	bhi.n	8003490 <HAL_I2C_Init+0x228>
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	1e59      	subs	r1, r3, #1
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	685b      	ldr	r3, [r3, #4]
 8003464:	005b      	lsls	r3, r3, #1
 8003466:	fbb1 f3f3 	udiv	r3, r1, r3
 800346a:	1c59      	adds	r1, r3, #1
 800346c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003470:	400b      	ands	r3, r1
 8003472:	2b00      	cmp	r3, #0
 8003474:	d00a      	beq.n	800348c <HAL_I2C_Init+0x224>
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	1e59      	subs	r1, r3, #1
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	685b      	ldr	r3, [r3, #4]
 800347e:	005b      	lsls	r3, r3, #1
 8003480:	fbb1 f3f3 	udiv	r3, r1, r3
 8003484:	3301      	adds	r3, #1
 8003486:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800348a:	e064      	b.n	8003556 <HAL_I2C_Init+0x2ee>
 800348c:	2304      	movs	r3, #4
 800348e:	e062      	b.n	8003556 <HAL_I2C_Init+0x2ee>
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	689b      	ldr	r3, [r3, #8]
 8003494:	2b00      	cmp	r3, #0
 8003496:	d111      	bne.n	80034bc <HAL_I2C_Init+0x254>
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	1e58      	subs	r0, r3, #1
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	6859      	ldr	r1, [r3, #4]
 80034a0:	460b      	mov	r3, r1
 80034a2:	005b      	lsls	r3, r3, #1
 80034a4:	440b      	add	r3, r1
 80034a6:	fbb0 f3f3 	udiv	r3, r0, r3
 80034aa:	3301      	adds	r3, #1
 80034ac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	bf0c      	ite	eq
 80034b4:	2301      	moveq	r3, #1
 80034b6:	2300      	movne	r3, #0
 80034b8:	b2db      	uxtb	r3, r3
 80034ba:	e012      	b.n	80034e2 <HAL_I2C_Init+0x27a>
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	1e58      	subs	r0, r3, #1
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	6859      	ldr	r1, [r3, #4]
 80034c4:	460b      	mov	r3, r1
 80034c6:	009b      	lsls	r3, r3, #2
 80034c8:	440b      	add	r3, r1
 80034ca:	0099      	lsls	r1, r3, #2
 80034cc:	440b      	add	r3, r1
 80034ce:	fbb0 f3f3 	udiv	r3, r0, r3
 80034d2:	3301      	adds	r3, #1
 80034d4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80034d8:	2b00      	cmp	r3, #0
 80034da:	bf0c      	ite	eq
 80034dc:	2301      	moveq	r3, #1
 80034de:	2300      	movne	r3, #0
 80034e0:	b2db      	uxtb	r3, r3
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d014      	beq.n	8003510 <HAL_I2C_Init+0x2a8>
 80034e6:	2301      	movs	r3, #1
 80034e8:	e035      	b.n	8003556 <HAL_I2C_Init+0x2ee>
 80034ea:	bf00      	nop
 80034ec:	40005400 	.word	0x40005400
 80034f0:	40005800 	.word	0x40005800
 80034f4:	0800c058 	.word	0x0800c058
 80034f8:	00061a80 	.word	0x00061a80
 80034fc:	000186a0 	.word	0x000186a0
 8003500:	001e847f 	.word	0x001e847f
 8003504:	003d08ff 	.word	0x003d08ff
 8003508:	431bde83 	.word	0x431bde83
 800350c:	10624dd3 	.word	0x10624dd3
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	689b      	ldr	r3, [r3, #8]
 8003514:	2b00      	cmp	r3, #0
 8003516:	d10e      	bne.n	8003536 <HAL_I2C_Init+0x2ce>
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	1e58      	subs	r0, r3, #1
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	6859      	ldr	r1, [r3, #4]
 8003520:	460b      	mov	r3, r1
 8003522:	005b      	lsls	r3, r3, #1
 8003524:	440b      	add	r3, r1
 8003526:	fbb0 f3f3 	udiv	r3, r0, r3
 800352a:	3301      	adds	r3, #1
 800352c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003530:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003534:	e00f      	b.n	8003556 <HAL_I2C_Init+0x2ee>
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	1e58      	subs	r0, r3, #1
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	6859      	ldr	r1, [r3, #4]
 800353e:	460b      	mov	r3, r1
 8003540:	009b      	lsls	r3, r3, #2
 8003542:	440b      	add	r3, r1
 8003544:	0099      	lsls	r1, r3, #2
 8003546:	440b      	add	r3, r1
 8003548:	fbb0 f3f3 	udiv	r3, r0, r3
 800354c:	3301      	adds	r3, #1
 800354e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003552:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003556:	6879      	ldr	r1, [r7, #4]
 8003558:	6809      	ldr	r1, [r1, #0]
 800355a:	4313      	orrs	r3, r2
 800355c:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	69da      	ldr	r2, [r3, #28]
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	6a1b      	ldr	r3, [r3, #32]
 8003570:	431a      	orrs	r2, r3
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	430a      	orrs	r2, r1
 8003578:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	689b      	ldr	r3, [r3, #8]
 8003580:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003584:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003588:	687a      	ldr	r2, [r7, #4]
 800358a:	6911      	ldr	r1, [r2, #16]
 800358c:	687a      	ldr	r2, [r7, #4]
 800358e:	68d2      	ldr	r2, [r2, #12]
 8003590:	4311      	orrs	r1, r2
 8003592:	687a      	ldr	r2, [r7, #4]
 8003594:	6812      	ldr	r2, [r2, #0]
 8003596:	430b      	orrs	r3, r1
 8003598:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	68db      	ldr	r3, [r3, #12]
 80035a0:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	695a      	ldr	r2, [r3, #20]
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	699b      	ldr	r3, [r3, #24]
 80035ac:	431a      	orrs	r2, r3
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	430a      	orrs	r2, r1
 80035b4:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	681a      	ldr	r2, [r3, #0]
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	f042 0201 	orr.w	r2, r2, #1
 80035c4:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	2200      	movs	r2, #0
 80035ca:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	2220      	movs	r2, #32
 80035d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	2200      	movs	r2, #0
 80035d8:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	2200      	movs	r2, #0
 80035de:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80035e2:	2300      	movs	r3, #0
}
 80035e4:	4618      	mov	r0, r3
 80035e6:	3710      	adds	r7, #16
 80035e8:	46bd      	mov	sp, r7
 80035ea:	bd80      	pop	{r7, pc}

080035ec <I2C_Flush_DR>:
  * @brief  I2C data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_DR(I2C_HandleTypeDef *hi2c)
{
 80035ec:	b480      	push	{r7}
 80035ee:	b083      	sub	sp, #12
 80035f0:	af00      	add	r7, sp, #0
 80035f2:	6078      	str	r0, [r7, #4]
  /* Write a dummy data in DR to clear TXE flag */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	695b      	ldr	r3, [r3, #20]
 80035fa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80035fe:	2b80      	cmp	r3, #128	@ 0x80
 8003600:	d103      	bne.n	800360a <I2C_Flush_DR+0x1e>
  {
    hi2c->Instance->DR = 0x00U;
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	2200      	movs	r2, #0
 8003608:	611a      	str	r2, [r3, #16]
  }
}
 800360a:	bf00      	nop
 800360c:	370c      	adds	r7, #12
 800360e:	46bd      	mov	sp, r7
 8003610:	bc80      	pop	{r7}
 8003612:	4770      	bx	lr

08003614 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003614:	b580      	push	{r7, lr}
 8003616:	b088      	sub	sp, #32
 8003618:	af02      	add	r7, sp, #8
 800361a:	60f8      	str	r0, [r7, #12]
 800361c:	4608      	mov	r0, r1
 800361e:	4611      	mov	r1, r2
 8003620:	461a      	mov	r2, r3
 8003622:	4603      	mov	r3, r0
 8003624:	817b      	strh	r3, [r7, #10]
 8003626:	460b      	mov	r3, r1
 8003628:	813b      	strh	r3, [r7, #8]
 800362a:	4613      	mov	r3, r2
 800362c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800362e:	f7fe fee7 	bl	8002400 <HAL_GetTick>
 8003632:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
 8003634:	88fb      	ldrh	r3, [r7, #6]
 8003636:	2b01      	cmp	r3, #1
 8003638:	d007      	beq.n	800364a <HAL_I2C_Mem_Write+0x36>
 800363a:	88fb      	ldrh	r3, [r7, #6]
 800363c:	2b10      	cmp	r3, #16
 800363e:	d004      	beq.n	800364a <HAL_I2C_Mem_Write+0x36>
 8003640:	f640 2106 	movw	r1, #2566	@ 0xa06
 8003644:	4873      	ldr	r0, [pc, #460]	@ (8003814 <HAL_I2C_Mem_Write+0x200>)
 8003646:	f7fd fcb1 	bl	8000fac <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_READY)
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003650:	b2db      	uxtb	r3, r3
 8003652:	2b20      	cmp	r3, #32
 8003654:	f040 80d9 	bne.w	800380a <HAL_I2C_Mem_Write+0x1f6>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003658:	697b      	ldr	r3, [r7, #20]
 800365a:	9300      	str	r3, [sp, #0]
 800365c:	2319      	movs	r3, #25
 800365e:	2201      	movs	r2, #1
 8003660:	496d      	ldr	r1, [pc, #436]	@ (8003818 <HAL_I2C_Mem_Write+0x204>)
 8003662:	68f8      	ldr	r0, [r7, #12]
 8003664:	f002 f888 	bl	8005778 <I2C_WaitOnFlagUntilTimeout>
 8003668:	4603      	mov	r3, r0
 800366a:	2b00      	cmp	r3, #0
 800366c:	d001      	beq.n	8003672 <HAL_I2C_Mem_Write+0x5e>
    {
      return HAL_BUSY;
 800366e:	2302      	movs	r3, #2
 8003670:	e0cc      	b.n	800380c <HAL_I2C_Mem_Write+0x1f8>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003678:	2b01      	cmp	r3, #1
 800367a:	d101      	bne.n	8003680 <HAL_I2C_Mem_Write+0x6c>
 800367c:	2302      	movs	r3, #2
 800367e:	e0c5      	b.n	800380c <HAL_I2C_Mem_Write+0x1f8>
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	2201      	movs	r2, #1
 8003684:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	f003 0301 	and.w	r3, r3, #1
 8003692:	2b01      	cmp	r3, #1
 8003694:	d007      	beq.n	80036a6 <HAL_I2C_Mem_Write+0x92>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	681a      	ldr	r2, [r3, #0]
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	f042 0201 	orr.w	r2, r2, #1
 80036a4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	681a      	ldr	r2, [r3, #0]
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80036b4:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	2221      	movs	r2, #33	@ 0x21
 80036ba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	2240      	movs	r2, #64	@ 0x40
 80036c2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	2200      	movs	r2, #0
 80036ca:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	6a3a      	ldr	r2, [r7, #32]
 80036d0:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80036d6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80036dc:	b29a      	uxth	r2, r3
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	4a4d      	ldr	r2, [pc, #308]	@ (800381c <HAL_I2C_Mem_Write+0x208>)
 80036e6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80036e8:	88f8      	ldrh	r0, [r7, #6]
 80036ea:	893a      	ldrh	r2, [r7, #8]
 80036ec:	8979      	ldrh	r1, [r7, #10]
 80036ee:	697b      	ldr	r3, [r7, #20]
 80036f0:	9301      	str	r3, [sp, #4]
 80036f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80036f4:	9300      	str	r3, [sp, #0]
 80036f6:	4603      	mov	r3, r0
 80036f8:	68f8      	ldr	r0, [r7, #12]
 80036fa:	f001 fde9 	bl	80052d0 <I2C_RequestMemoryWrite>
 80036fe:	4603      	mov	r3, r0
 8003700:	2b00      	cmp	r3, #0
 8003702:	d052      	beq.n	80037aa <HAL_I2C_Mem_Write+0x196>
    {
      return HAL_ERROR;
 8003704:	2301      	movs	r3, #1
 8003706:	e081      	b.n	800380c <HAL_I2C_Mem_Write+0x1f8>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003708:	697a      	ldr	r2, [r7, #20]
 800370a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800370c:	68f8      	ldr	r0, [r7, #12]
 800370e:	f002 f94d 	bl	80059ac <I2C_WaitOnTXEFlagUntilTimeout>
 8003712:	4603      	mov	r3, r0
 8003714:	2b00      	cmp	r3, #0
 8003716:	d00d      	beq.n	8003734 <HAL_I2C_Mem_Write+0x120>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800371c:	2b04      	cmp	r3, #4
 800371e:	d107      	bne.n	8003730 <HAL_I2C_Mem_Write+0x11c>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	681a      	ldr	r2, [r3, #0]
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800372e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003730:	2301      	movs	r3, #1
 8003732:	e06b      	b.n	800380c <HAL_I2C_Mem_Write+0x1f8>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003738:	781a      	ldrb	r2, [r3, #0]
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003744:	1c5a      	adds	r2, r3, #1
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800374e:	3b01      	subs	r3, #1
 8003750:	b29a      	uxth	r2, r3
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800375a:	b29b      	uxth	r3, r3
 800375c:	3b01      	subs	r3, #1
 800375e:	b29a      	uxth	r2, r3
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	695b      	ldr	r3, [r3, #20]
 800376a:	f003 0304 	and.w	r3, r3, #4
 800376e:	2b04      	cmp	r3, #4
 8003770:	d11b      	bne.n	80037aa <HAL_I2C_Mem_Write+0x196>
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003776:	2b00      	cmp	r3, #0
 8003778:	d017      	beq.n	80037aa <HAL_I2C_Mem_Write+0x196>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800377e:	781a      	ldrb	r2, [r3, #0]
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800378a:	1c5a      	adds	r2, r3, #1
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003794:	3b01      	subs	r3, #1
 8003796:	b29a      	uxth	r2, r3
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80037a0:	b29b      	uxth	r3, r3
 80037a2:	3b01      	subs	r3, #1
 80037a4:	b29a      	uxth	r2, r3
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d1aa      	bne.n	8003708 <HAL_I2C_Mem_Write+0xf4>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80037b2:	697a      	ldr	r2, [r7, #20]
 80037b4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80037b6:	68f8      	ldr	r0, [r7, #12]
 80037b8:	f002 f940 	bl	8005a3c <I2C_WaitOnBTFFlagUntilTimeout>
 80037bc:	4603      	mov	r3, r0
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d00d      	beq.n	80037de <HAL_I2C_Mem_Write+0x1ca>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80037c6:	2b04      	cmp	r3, #4
 80037c8:	d107      	bne.n	80037da <HAL_I2C_Mem_Write+0x1c6>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	681a      	ldr	r2, [r3, #0]
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80037d8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80037da:	2301      	movs	r3, #1
 80037dc:	e016      	b.n	800380c <HAL_I2C_Mem_Write+0x1f8>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	681a      	ldr	r2, [r3, #0]
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80037ec:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	2220      	movs	r2, #32
 80037f2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	2200      	movs	r2, #0
 80037fa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	2200      	movs	r2, #0
 8003802:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003806:	2300      	movs	r3, #0
 8003808:	e000      	b.n	800380c <HAL_I2C_Mem_Write+0x1f8>
  }
  else
  {
    return HAL_BUSY;
 800380a:	2302      	movs	r3, #2
  }
}
 800380c:	4618      	mov	r0, r3
 800380e:	3718      	adds	r7, #24
 8003810:	46bd      	mov	sp, r7
 8003812:	bd80      	pop	{r7, pc}
 8003814:	0800c058 	.word	0x0800c058
 8003818:	00100002 	.word	0x00100002
 800381c:	ffff0000 	.word	0xffff0000

08003820 <HAL_I2C_Mem_Write_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 8003820:	b580      	push	{r7, lr}
 8003822:	b08a      	sub	sp, #40	@ 0x28
 8003824:	af02      	add	r7, sp, #8
 8003826:	60f8      	str	r0, [r7, #12]
 8003828:	4608      	mov	r0, r1
 800382a:	4611      	mov	r1, r2
 800382c:	461a      	mov	r2, r3
 800382e:	4603      	mov	r3, r0
 8003830:	817b      	strh	r3, [r7, #10]
 8003832:	460b      	mov	r3, r1
 8003834:	813b      	strh	r3, [r7, #8]
 8003836:	4613      	mov	r3, r2
 8003838:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 800383a:	2300      	movs	r3, #0
 800383c:	617b      	str	r3, [r7, #20]
  HAL_StatusTypeDef dmaxferstatus;

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800383e:	f7fe fddf 	bl	8002400 <HAL_GetTick>
 8003842:	61f8      	str	r0, [r7, #28]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
 8003844:	88fb      	ldrh	r3, [r7, #6]
 8003846:	2b01      	cmp	r3, #1
 8003848:	d007      	beq.n	800385a <HAL_I2C_Mem_Write_DMA+0x3a>
 800384a:	88fb      	ldrh	r3, [r7, #6]
 800384c:	2b10      	cmp	r3, #16
 800384e:	d004      	beq.n	800385a <HAL_I2C_Mem_Write_DMA+0x3a>
 8003850:	f640 4161 	movw	r1, #3169	@ 0xc61
 8003854:	489e      	ldr	r0, [pc, #632]	@ (8003ad0 <HAL_I2C_Mem_Write_DMA+0x2b0>)
 8003856:	f7fd fba9 	bl	8000fac <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_READY)
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003860:	b2db      	uxtb	r3, r3
 8003862:	2b20      	cmp	r3, #32
 8003864:	f040 812e 	bne.w	8003ac4 <HAL_I2C_Mem_Write_DMA+0x2a4>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 8003868:	4b9a      	ldr	r3, [pc, #616]	@ (8003ad4 <HAL_I2C_Mem_Write_DMA+0x2b4>)
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	08db      	lsrs	r3, r3, #3
 800386e:	4a9a      	ldr	r2, [pc, #616]	@ (8003ad8 <HAL_I2C_Mem_Write_DMA+0x2b8>)
 8003870:	fba2 2303 	umull	r2, r3, r2, r3
 8003874:	0a1a      	lsrs	r2, r3, #8
 8003876:	4613      	mov	r3, r2
 8003878:	009b      	lsls	r3, r3, #2
 800387a:	4413      	add	r3, r2
 800387c:	009a      	lsls	r2, r3, #2
 800387e:	4413      	add	r3, r2
 8003880:	617b      	str	r3, [r7, #20]
    do
    {
      count--;
 8003882:	697b      	ldr	r3, [r7, #20]
 8003884:	3b01      	subs	r3, #1
 8003886:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 8003888:	697b      	ldr	r3, [r7, #20]
 800388a:	2b00      	cmp	r3, #0
 800388c:	d112      	bne.n	80038b4 <HAL_I2C_Mem_Write_DMA+0x94>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	2200      	movs	r2, #0
 8003892:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	2220      	movs	r2, #32
 8003898:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	2200      	movs	r2, #0
 80038a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038a8:	f043 0220 	orr.w	r2, r3, #32
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	641a      	str	r2, [r3, #64]	@ 0x40

        return HAL_BUSY;
 80038b0:	2302      	movs	r3, #2
 80038b2:	e108      	b.n	8003ac6 <HAL_I2C_Mem_Write_DMA+0x2a6>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	699b      	ldr	r3, [r3, #24]
 80038ba:	f003 0302 	and.w	r3, r3, #2
 80038be:	2b02      	cmp	r3, #2
 80038c0:	d0df      	beq.n	8003882 <HAL_I2C_Mem_Write_DMA+0x62>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80038c8:	2b01      	cmp	r3, #1
 80038ca:	d101      	bne.n	80038d0 <HAL_I2C_Mem_Write_DMA+0xb0>
 80038cc:	2302      	movs	r3, #2
 80038ce:	e0fa      	b.n	8003ac6 <HAL_I2C_Mem_Write_DMA+0x2a6>
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	2201      	movs	r2, #1
 80038d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	f003 0301 	and.w	r3, r3, #1
 80038e2:	2b01      	cmp	r3, #1
 80038e4:	d007      	beq.n	80038f6 <HAL_I2C_Mem_Write_DMA+0xd6>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	681a      	ldr	r2, [r3, #0]
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	f042 0201 	orr.w	r2, r2, #1
 80038f4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	681a      	ldr	r2, [r3, #0]
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003904:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	2221      	movs	r2, #33	@ 0x21
 800390a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	2240      	movs	r2, #64	@ 0x40
 8003912:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	2200      	movs	r2, #0
 800391a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003920:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 8003926:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800392c:	b29a      	uxth	r2, r3
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	4a69      	ldr	r2, [pc, #420]	@ (8003adc <HAL_I2C_Mem_Write_DMA+0x2bc>)
 8003936:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->Devaddress  = DevAddress;
 8003938:	897a      	ldrh	r2, [r7, #10]
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->Memaddress  = MemAddress;
 800393e:	893a      	ldrh	r2, [r7, #8]
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	649a      	str	r2, [r3, #72]	@ 0x48
    hi2c->MemaddSize  = MemAddSize;
 8003944:	88fa      	ldrh	r2, [r7, #6]
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	64da      	str	r2, [r3, #76]	@ 0x4c
    hi2c->EventCount  = 0U;
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	2200      	movs	r2, #0
 800394e:	651a      	str	r2, [r3, #80]	@ 0x50

    if (hi2c->XferSize > 0U)
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003954:	2b00      	cmp	r3, #0
 8003956:	f000 80a1 	beq.w	8003a9c <HAL_I2C_Mem_Write_DMA+0x27c>
    {
      if (hi2c->hdmatx != NULL)
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800395e:	2b00      	cmp	r3, #0
 8003960:	d022      	beq.n	80039a8 <HAL_I2C_Mem_Write_DMA+0x188>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmatx->XferCpltCallback = I2C_DMAXferCplt;
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003966:	4a5e      	ldr	r2, [pc, #376]	@ (8003ae0 <HAL_I2C_Mem_Write_DMA+0x2c0>)
 8003968:	629a      	str	r2, [r3, #40]	@ 0x28

        /* Set the DMA error callback */
        hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800396e:	4a5d      	ldr	r2, [pc, #372]	@ (8003ae4 <HAL_I2C_Mem_Write_DMA+0x2c4>)
 8003970:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmatx->XferHalfCpltCallback = NULL;
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003976:	2200      	movs	r2, #0
 8003978:	62da      	str	r2, [r3, #44]	@ 0x2c
        hi2c->hdmatx->XferAbortCallback = NULL;
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800397e:	2200      	movs	r2, #0
 8003980:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Enable the DMA channel */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->DR, hi2c->XferSize);
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800398a:	4619      	mov	r1, r3
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	3310      	adds	r3, #16
 8003992:	461a      	mov	r2, r3
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003998:	f7fe ff6e 	bl	8002878 <HAL_DMA_Start_IT>
 800399c:	4603      	mov	r3, r0
 800399e:	76fb      	strb	r3, [r7, #27]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 80039a0:	7efb      	ldrb	r3, [r7, #27]
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d166      	bne.n	8003a74 <HAL_I2C_Mem_Write_DMA+0x254>
 80039a6:	e013      	b.n	80039d0 <HAL_I2C_Mem_Write_DMA+0x1b0>
        hi2c->State     = HAL_I2C_STATE_READY;
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	2220      	movs	r2, #32
 80039ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	2200      	movs	r2, #0
 80039b4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039bc:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	641a      	str	r2, [r3, #64]	@ 0x40
        __HAL_UNLOCK(hi2c);
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	2200      	movs	r2, #0
 80039c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        return HAL_ERROR;
 80039cc:	2301      	movs	r3, #1
 80039ce:	e07a      	b.n	8003ac6 <HAL_I2C_Mem_Write_DMA+0x2a6>
      {
        /* Send Slave Address and Memory Address */
        if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, I2C_TIMEOUT_FLAG, tickstart) != HAL_OK)
 80039d0:	88f8      	ldrh	r0, [r7, #6]
 80039d2:	893a      	ldrh	r2, [r7, #8]
 80039d4:	8979      	ldrh	r1, [r7, #10]
 80039d6:	69fb      	ldr	r3, [r7, #28]
 80039d8:	9301      	str	r3, [sp, #4]
 80039da:	2323      	movs	r3, #35	@ 0x23
 80039dc:	9300      	str	r3, [sp, #0]
 80039de:	4603      	mov	r3, r0
 80039e0:	68f8      	ldr	r0, [r7, #12]
 80039e2:	f001 fc75 	bl	80052d0 <I2C_RequestMemoryWrite>
 80039e6:	4603      	mov	r3, r0
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d022      	beq.n	8003a32 <HAL_I2C_Mem_Write_DMA+0x212>
        {
          /* Abort the ongoing DMA */
          dmaxferstatus = HAL_DMA_Abort_IT(hi2c->hdmatx);
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80039f0:	4618      	mov	r0, r3
 80039f2:	f7fe ffaf 	bl	8002954 <HAL_DMA_Abort_IT>
 80039f6:	4603      	mov	r3, r0
 80039f8:	76fb      	strb	r3, [r7, #27]

          /* Prevent unused argument(s) compilation and MISRA warning */
          UNUSED(dmaxferstatus);

          /* Set the unused I2C DMA transfer complete callback to NULL */
          hi2c->hdmatx->XferCpltCallback = NULL;
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80039fe:	2200      	movs	r2, #0
 8003a00:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	681a      	ldr	r2, [r3, #0]
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003a10:	601a      	str	r2, [r3, #0]

          hi2c->XferSize = 0U;
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	2200      	movs	r2, #0
 8003a16:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount = 0U;
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	2200      	movs	r2, #0
 8003a1c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Disable I2C peripheral to prevent dummy data in buffer */
          __HAL_I2C_DISABLE(hi2c);
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	681a      	ldr	r2, [r3, #0]
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	f022 0201 	bic.w	r2, r2, #1
 8003a2c:	601a      	str	r2, [r3, #0]

          return HAL_ERROR;
 8003a2e:	2301      	movs	r3, #1
 8003a30:	e049      	b.n	8003ac6 <HAL_I2C_Mem_Write_DMA+0x2a6>
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003a32:	2300      	movs	r3, #0
 8003a34:	613b      	str	r3, [r7, #16]
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	695b      	ldr	r3, [r3, #20]
 8003a3c:	613b      	str	r3, [r7, #16]
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	699b      	ldr	r3, [r3, #24]
 8003a44:	613b      	str	r3, [r7, #16]
 8003a46:	693b      	ldr	r3, [r7, #16]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	2200      	movs	r2, #0
 8003a4c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        /* Note : The I2C interrupts must be enabled after unlocking current process
        to avoid the risk of I2C interrupt handle execution before current
        process unlock */
        /* Enable ERR interrupt */
        __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_ERR);
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	685a      	ldr	r2, [r3, #4]
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003a5e:	605a      	str	r2, [r3, #4]

        /* Enable DMA Request */
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	685a      	ldr	r2, [r3, #4]
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003a6e:	605a      	str	r2, [r3, #4]

        return HAL_OK;
 8003a70:	2300      	movs	r3, #0
 8003a72:	e028      	b.n	8003ac6 <HAL_I2C_Mem_Write_DMA+0x2a6>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	2220      	movs	r2, #32
 8003a78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	2200      	movs	r2, #0
 8003a80:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a88:	f043 0210 	orr.w	r2, r3, #16
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	2200      	movs	r2, #0
 8003a94:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8003a98:	2301      	movs	r3, #1
 8003a9a:	e014      	b.n	8003ac6 <HAL_I2C_Mem_Write_DMA+0x2a6>
      }
    }
    else
    {
      /* Update I2C state */
      hi2c->State     = HAL_I2C_STATE_READY;
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	2220      	movs	r2, #32
 8003aa0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	2200      	movs	r2, #0
 8003aa8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

      /* Update I2C error code */
      hi2c->ErrorCode |= HAL_I2C_ERROR_SIZE;
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ab0:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	2200      	movs	r2, #0
 8003abc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003ac0:	2301      	movs	r3, #1
 8003ac2:	e000      	b.n	8003ac6 <HAL_I2C_Mem_Write_DMA+0x2a6>
    }
  }
  else
  {
    return HAL_BUSY;
 8003ac4:	2302      	movs	r3, #2
  }
}
 8003ac6:	4618      	mov	r0, r3
 8003ac8:	3720      	adds	r7, #32
 8003aca:	46bd      	mov	sp, r7
 8003acc:	bd80      	pop	{r7, pc}
 8003ace:	bf00      	nop
 8003ad0:	0800c058 	.word	0x0800c058
 8003ad4:	20000018 	.word	0x20000018
 8003ad8:	14f8b589 	.word	0x14f8b589
 8003adc:	ffff0000 	.word	0xffff0000
 8003ae0:	080053fd 	.word	0x080053fd
 8003ae4:	080055bb 	.word	0x080055bb

08003ae8 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8003ae8:	b580      	push	{r7, lr}
 8003aea:	b088      	sub	sp, #32
 8003aec:	af00      	add	r7, sp, #0
 8003aee:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8003af0:	2300      	movs	r3, #0
 8003af2:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	685b      	ldr	r3, [r3, #4]
 8003afa:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b00:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003b08:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003b10:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8003b12:	7bfb      	ldrb	r3, [r7, #15]
 8003b14:	2b10      	cmp	r3, #16
 8003b16:	d003      	beq.n	8003b20 <HAL_I2C_EV_IRQHandler+0x38>
 8003b18:	7bfb      	ldrb	r3, [r7, #15]
 8003b1a:	2b40      	cmp	r3, #64	@ 0x40
 8003b1c:	f040 80c1 	bne.w	8003ca2 <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	699b      	ldr	r3, [r3, #24]
 8003b26:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	695b      	ldr	r3, [r3, #20]
 8003b2e:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8003b30:	69fb      	ldr	r3, [r7, #28]
 8003b32:	f003 0301 	and.w	r3, r3, #1
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d10d      	bne.n	8003b56 <HAL_I2C_EV_IRQHandler+0x6e>
 8003b3a:	693b      	ldr	r3, [r7, #16]
 8003b3c:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8003b40:	d003      	beq.n	8003b4a <HAL_I2C_EV_IRQHandler+0x62>
 8003b42:	693b      	ldr	r3, [r7, #16]
 8003b44:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8003b48:	d101      	bne.n	8003b4e <HAL_I2C_EV_IRQHandler+0x66>
 8003b4a:	2301      	movs	r3, #1
 8003b4c:	e000      	b.n	8003b50 <HAL_I2C_EV_IRQHandler+0x68>
 8003b4e:	2300      	movs	r3, #0
 8003b50:	2b01      	cmp	r3, #1
 8003b52:	f000 8132 	beq.w	8003dba <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003b56:	69fb      	ldr	r3, [r7, #28]
 8003b58:	f003 0301 	and.w	r3, r3, #1
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d00c      	beq.n	8003b7a <HAL_I2C_EV_IRQHandler+0x92>
 8003b60:	697b      	ldr	r3, [r7, #20]
 8003b62:	0a5b      	lsrs	r3, r3, #9
 8003b64:	f003 0301 	and.w	r3, r3, #1
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d006      	beq.n	8003b7a <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8003b6c:	6878      	ldr	r0, [r7, #4]
 8003b6e:	f002 f80d 	bl	8005b8c <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8003b72:	6878      	ldr	r0, [r7, #4]
 8003b74:	f000 fd87 	bl	8004686 <I2C_Master_SB>
 8003b78:	e092      	b.n	8003ca0 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003b7a:	69fb      	ldr	r3, [r7, #28]
 8003b7c:	08db      	lsrs	r3, r3, #3
 8003b7e:	f003 0301 	and.w	r3, r3, #1
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d009      	beq.n	8003b9a <HAL_I2C_EV_IRQHandler+0xb2>
 8003b86:	697b      	ldr	r3, [r7, #20]
 8003b88:	0a5b      	lsrs	r3, r3, #9
 8003b8a:	f003 0301 	and.w	r3, r3, #1
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d003      	beq.n	8003b9a <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8003b92:	6878      	ldr	r0, [r7, #4]
 8003b94:	f000 fdfc 	bl	8004790 <I2C_Master_ADD10>
 8003b98:	e082      	b.n	8003ca0 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003b9a:	69fb      	ldr	r3, [r7, #28]
 8003b9c:	085b      	lsrs	r3, r3, #1
 8003b9e:	f003 0301 	and.w	r3, r3, #1
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d009      	beq.n	8003bba <HAL_I2C_EV_IRQHandler+0xd2>
 8003ba6:	697b      	ldr	r3, [r7, #20]
 8003ba8:	0a5b      	lsrs	r3, r3, #9
 8003baa:	f003 0301 	and.w	r3, r3, #1
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d003      	beq.n	8003bba <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 8003bb2:	6878      	ldr	r0, [r7, #4]
 8003bb4:	f000 fe15 	bl	80047e2 <I2C_Master_ADDR>
 8003bb8:	e072      	b.n	8003ca0 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8003bba:	69bb      	ldr	r3, [r7, #24]
 8003bbc:	089b      	lsrs	r3, r3, #2
 8003bbe:	f003 0301 	and.w	r3, r3, #1
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d03b      	beq.n	8003c3e <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	685b      	ldr	r3, [r3, #4]
 8003bcc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003bd0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003bd4:	f000 80f3 	beq.w	8003dbe <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003bd8:	69fb      	ldr	r3, [r7, #28]
 8003bda:	09db      	lsrs	r3, r3, #7
 8003bdc:	f003 0301 	and.w	r3, r3, #1
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d00f      	beq.n	8003c04 <HAL_I2C_EV_IRQHandler+0x11c>
 8003be4:	697b      	ldr	r3, [r7, #20]
 8003be6:	0a9b      	lsrs	r3, r3, #10
 8003be8:	f003 0301 	and.w	r3, r3, #1
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d009      	beq.n	8003c04 <HAL_I2C_EV_IRQHandler+0x11c>
 8003bf0:	69fb      	ldr	r3, [r7, #28]
 8003bf2:	089b      	lsrs	r3, r3, #2
 8003bf4:	f003 0301 	and.w	r3, r3, #1
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d103      	bne.n	8003c04 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8003bfc:	6878      	ldr	r0, [r7, #4]
 8003bfe:	f000 f9df 	bl	8003fc0 <I2C_MasterTransmit_TXE>
 8003c02:	e04d      	b.n	8003ca0 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003c04:	69fb      	ldr	r3, [r7, #28]
 8003c06:	089b      	lsrs	r3, r3, #2
 8003c08:	f003 0301 	and.w	r3, r3, #1
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	f000 80d6 	beq.w	8003dbe <HAL_I2C_EV_IRQHandler+0x2d6>
 8003c12:	697b      	ldr	r3, [r7, #20]
 8003c14:	0a5b      	lsrs	r3, r3, #9
 8003c16:	f003 0301 	and.w	r3, r3, #1
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	f000 80cf 	beq.w	8003dbe <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8003c20:	7bbb      	ldrb	r3, [r7, #14]
 8003c22:	2b21      	cmp	r3, #33	@ 0x21
 8003c24:	d103      	bne.n	8003c2e <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8003c26:	6878      	ldr	r0, [r7, #4]
 8003c28:	f000 fa66 	bl	80040f8 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003c2c:	e0c7      	b.n	8003dbe <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 8003c2e:	7bfb      	ldrb	r3, [r7, #15]
 8003c30:	2b40      	cmp	r3, #64	@ 0x40
 8003c32:	f040 80c4 	bne.w	8003dbe <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 8003c36:	6878      	ldr	r0, [r7, #4]
 8003c38:	f000 fad4 	bl	80041e4 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003c3c:	e0bf      	b.n	8003dbe <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	685b      	ldr	r3, [r3, #4]
 8003c44:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003c48:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003c4c:	f000 80b7 	beq.w	8003dbe <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003c50:	69fb      	ldr	r3, [r7, #28]
 8003c52:	099b      	lsrs	r3, r3, #6
 8003c54:	f003 0301 	and.w	r3, r3, #1
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d00f      	beq.n	8003c7c <HAL_I2C_EV_IRQHandler+0x194>
 8003c5c:	697b      	ldr	r3, [r7, #20]
 8003c5e:	0a9b      	lsrs	r3, r3, #10
 8003c60:	f003 0301 	and.w	r3, r3, #1
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d009      	beq.n	8003c7c <HAL_I2C_EV_IRQHandler+0x194>
 8003c68:	69fb      	ldr	r3, [r7, #28]
 8003c6a:	089b      	lsrs	r3, r3, #2
 8003c6c:	f003 0301 	and.w	r3, r3, #1
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d103      	bne.n	8003c7c <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8003c74:	6878      	ldr	r0, [r7, #4]
 8003c76:	f000 fb4d 	bl	8004314 <I2C_MasterReceive_RXNE>
 8003c7a:	e011      	b.n	8003ca0 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003c7c:	69fb      	ldr	r3, [r7, #28]
 8003c7e:	089b      	lsrs	r3, r3, #2
 8003c80:	f003 0301 	and.w	r3, r3, #1
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	f000 809a 	beq.w	8003dbe <HAL_I2C_EV_IRQHandler+0x2d6>
 8003c8a:	697b      	ldr	r3, [r7, #20]
 8003c8c:	0a5b      	lsrs	r3, r3, #9
 8003c8e:	f003 0301 	and.w	r3, r3, #1
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	f000 8093 	beq.w	8003dbe <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 8003c98:	6878      	ldr	r0, [r7, #4]
 8003c9a:	f000 fc03 	bl	80044a4 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003c9e:	e08e      	b.n	8003dbe <HAL_I2C_EV_IRQHandler+0x2d6>
 8003ca0:	e08d      	b.n	8003dbe <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d004      	beq.n	8003cb4 <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	695b      	ldr	r3, [r3, #20]
 8003cb0:	61fb      	str	r3, [r7, #28]
 8003cb2:	e007      	b.n	8003cc4 <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	699b      	ldr	r3, [r3, #24]
 8003cba:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	695b      	ldr	r3, [r3, #20]
 8003cc2:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003cc4:	69fb      	ldr	r3, [r7, #28]
 8003cc6:	085b      	lsrs	r3, r3, #1
 8003cc8:	f003 0301 	and.w	r3, r3, #1
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d012      	beq.n	8003cf6 <HAL_I2C_EV_IRQHandler+0x20e>
 8003cd0:	697b      	ldr	r3, [r7, #20]
 8003cd2:	0a5b      	lsrs	r3, r3, #9
 8003cd4:	f003 0301 	and.w	r3, r3, #1
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d00c      	beq.n	8003cf6 <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d003      	beq.n	8003cec <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	699b      	ldr	r3, [r3, #24]
 8003cea:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8003cec:	69b9      	ldr	r1, [r7, #24]
 8003cee:	6878      	ldr	r0, [r7, #4]
 8003cf0:	f000 ffce 	bl	8004c90 <I2C_Slave_ADDR>
 8003cf4:	e066      	b.n	8003dc4 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003cf6:	69fb      	ldr	r3, [r7, #28]
 8003cf8:	091b      	lsrs	r3, r3, #4
 8003cfa:	f003 0301 	and.w	r3, r3, #1
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d009      	beq.n	8003d16 <HAL_I2C_EV_IRQHandler+0x22e>
 8003d02:	697b      	ldr	r3, [r7, #20]
 8003d04:	0a5b      	lsrs	r3, r3, #9
 8003d06:	f003 0301 	and.w	r3, r3, #1
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d003      	beq.n	8003d16 <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 8003d0e:	6878      	ldr	r0, [r7, #4]
 8003d10:	f001 f808 	bl	8004d24 <I2C_Slave_STOPF>
 8003d14:	e056      	b.n	8003dc4 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8003d16:	7bbb      	ldrb	r3, [r7, #14]
 8003d18:	2b21      	cmp	r3, #33	@ 0x21
 8003d1a:	d002      	beq.n	8003d22 <HAL_I2C_EV_IRQHandler+0x23a>
 8003d1c:	7bbb      	ldrb	r3, [r7, #14]
 8003d1e:	2b29      	cmp	r3, #41	@ 0x29
 8003d20:	d125      	bne.n	8003d6e <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003d22:	69fb      	ldr	r3, [r7, #28]
 8003d24:	09db      	lsrs	r3, r3, #7
 8003d26:	f003 0301 	and.w	r3, r3, #1
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d00f      	beq.n	8003d4e <HAL_I2C_EV_IRQHandler+0x266>
 8003d2e:	697b      	ldr	r3, [r7, #20]
 8003d30:	0a9b      	lsrs	r3, r3, #10
 8003d32:	f003 0301 	and.w	r3, r3, #1
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d009      	beq.n	8003d4e <HAL_I2C_EV_IRQHandler+0x266>
 8003d3a:	69fb      	ldr	r3, [r7, #28]
 8003d3c:	089b      	lsrs	r3, r3, #2
 8003d3e:	f003 0301 	and.w	r3, r3, #1
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d103      	bne.n	8003d4e <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8003d46:	6878      	ldr	r0, [r7, #4]
 8003d48:	f000 fee6 	bl	8004b18 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003d4c:	e039      	b.n	8003dc2 <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003d4e:	69fb      	ldr	r3, [r7, #28]
 8003d50:	089b      	lsrs	r3, r3, #2
 8003d52:	f003 0301 	and.w	r3, r3, #1
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d033      	beq.n	8003dc2 <HAL_I2C_EV_IRQHandler+0x2da>
 8003d5a:	697b      	ldr	r3, [r7, #20]
 8003d5c:	0a5b      	lsrs	r3, r3, #9
 8003d5e:	f003 0301 	and.w	r3, r3, #1
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d02d      	beq.n	8003dc2 <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8003d66:	6878      	ldr	r0, [r7, #4]
 8003d68:	f000 ff13 	bl	8004b92 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003d6c:	e029      	b.n	8003dc2 <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003d6e:	69fb      	ldr	r3, [r7, #28]
 8003d70:	099b      	lsrs	r3, r3, #6
 8003d72:	f003 0301 	and.w	r3, r3, #1
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d00f      	beq.n	8003d9a <HAL_I2C_EV_IRQHandler+0x2b2>
 8003d7a:	697b      	ldr	r3, [r7, #20]
 8003d7c:	0a9b      	lsrs	r3, r3, #10
 8003d7e:	f003 0301 	and.w	r3, r3, #1
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d009      	beq.n	8003d9a <HAL_I2C_EV_IRQHandler+0x2b2>
 8003d86:	69fb      	ldr	r3, [r7, #28]
 8003d88:	089b      	lsrs	r3, r3, #2
 8003d8a:	f003 0301 	and.w	r3, r3, #1
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d103      	bne.n	8003d9a <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8003d92:	6878      	ldr	r0, [r7, #4]
 8003d94:	f000 ff1d 	bl	8004bd2 <I2C_SlaveReceive_RXNE>
 8003d98:	e014      	b.n	8003dc4 <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003d9a:	69fb      	ldr	r3, [r7, #28]
 8003d9c:	089b      	lsrs	r3, r3, #2
 8003d9e:	f003 0301 	and.w	r3, r3, #1
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d00e      	beq.n	8003dc4 <HAL_I2C_EV_IRQHandler+0x2dc>
 8003da6:	697b      	ldr	r3, [r7, #20]
 8003da8:	0a5b      	lsrs	r3, r3, #9
 8003daa:	f003 0301 	and.w	r3, r3, #1
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d008      	beq.n	8003dc4 <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8003db2:	6878      	ldr	r0, [r7, #4]
 8003db4:	f000 ff4b 	bl	8004c4e <I2C_SlaveReceive_BTF>
 8003db8:	e004      	b.n	8003dc4 <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 8003dba:	bf00      	nop
 8003dbc:	e002      	b.n	8003dc4 <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003dbe:	bf00      	nop
 8003dc0:	e000      	b.n	8003dc4 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003dc2:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8003dc4:	3720      	adds	r7, #32
 8003dc6:	46bd      	mov	sp, r7
 8003dc8:	bd80      	pop	{r7, pc}

08003dca <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8003dca:	b580      	push	{r7, lr}
 8003dcc:	b08a      	sub	sp, #40	@ 0x28
 8003dce:	af00      	add	r7, sp, #0
 8003dd0:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	695b      	ldr	r3, [r3, #20]
 8003dd8:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	685b      	ldr	r3, [r3, #4]
 8003de0:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 8003de2:	2300      	movs	r3, #0
 8003de4:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003dec:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8003dee:	6a3b      	ldr	r3, [r7, #32]
 8003df0:	0a1b      	lsrs	r3, r3, #8
 8003df2:	f003 0301 	and.w	r3, r3, #1
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d016      	beq.n	8003e28 <HAL_I2C_ER_IRQHandler+0x5e>
 8003dfa:	69fb      	ldr	r3, [r7, #28]
 8003dfc:	0a1b      	lsrs	r3, r3, #8
 8003dfe:	f003 0301 	and.w	r3, r3, #1
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d010      	beq.n	8003e28 <HAL_I2C_ER_IRQHandler+0x5e>
  {
    error |= HAL_I2C_ERROR_BERR;
 8003e06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e08:	f043 0301 	orr.w	r3, r3, #1
 8003e0c:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8003e16:	615a      	str	r2, [r3, #20]

    /* Workaround: Start cannot be generated after a misplaced Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_SWRST);
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	681a      	ldr	r2, [r3, #0]
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003e26:	601a      	str	r2, [r3, #0]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8003e28:	6a3b      	ldr	r3, [r7, #32]
 8003e2a:	0a5b      	lsrs	r3, r3, #9
 8003e2c:	f003 0301 	and.w	r3, r3, #1
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d00e      	beq.n	8003e52 <HAL_I2C_ER_IRQHandler+0x88>
 8003e34:	69fb      	ldr	r3, [r7, #28]
 8003e36:	0a1b      	lsrs	r3, r3, #8
 8003e38:	f003 0301 	and.w	r3, r3, #1
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d008      	beq.n	8003e52 <HAL_I2C_ER_IRQHandler+0x88>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8003e40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e42:	f043 0302 	orr.w	r3, r3, #2
 8003e46:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	f46f 7200 	mvn.w	r2, #512	@ 0x200
 8003e50:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8003e52:	6a3b      	ldr	r3, [r7, #32]
 8003e54:	0a9b      	lsrs	r3, r3, #10
 8003e56:	f003 0301 	and.w	r3, r3, #1
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d03f      	beq.n	8003ede <HAL_I2C_ER_IRQHandler+0x114>
 8003e5e:	69fb      	ldr	r3, [r7, #28]
 8003e60:	0a1b      	lsrs	r3, r3, #8
 8003e62:	f003 0301 	and.w	r3, r3, #1
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d039      	beq.n	8003ede <HAL_I2C_ER_IRQHandler+0x114>
  {
    tmp1 = CurrentMode;
 8003e6a:	7efb      	ldrb	r3, [r7, #27]
 8003e6c:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e72:	b29b      	uxth	r3, r3
 8003e74:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003e7c:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e82:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8003e84:	7ebb      	ldrb	r3, [r7, #26]
 8003e86:	2b20      	cmp	r3, #32
 8003e88:	d112      	bne.n	8003eb0 <HAL_I2C_ER_IRQHandler+0xe6>
 8003e8a:	697b      	ldr	r3, [r7, #20]
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d10f      	bne.n	8003eb0 <HAL_I2C_ER_IRQHandler+0xe6>
 8003e90:	7cfb      	ldrb	r3, [r7, #19]
 8003e92:	2b21      	cmp	r3, #33	@ 0x21
 8003e94:	d008      	beq.n	8003ea8 <HAL_I2C_ER_IRQHandler+0xde>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8003e96:	7cfb      	ldrb	r3, [r7, #19]
 8003e98:	2b29      	cmp	r3, #41	@ 0x29
 8003e9a:	d005      	beq.n	8003ea8 <HAL_I2C_ER_IRQHandler+0xde>
 8003e9c:	7cfb      	ldrb	r3, [r7, #19]
 8003e9e:	2b28      	cmp	r3, #40	@ 0x28
 8003ea0:	d106      	bne.n	8003eb0 <HAL_I2C_ER_IRQHandler+0xe6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	2b21      	cmp	r3, #33	@ 0x21
 8003ea6:	d103      	bne.n	8003eb0 <HAL_I2C_ER_IRQHandler+0xe6>
    {
      I2C_Slave_AF(hi2c);
 8003ea8:	6878      	ldr	r0, [r7, #4]
 8003eaa:	f001 f86b 	bl	8004f84 <I2C_Slave_AF>
 8003eae:	e016      	b.n	8003ede <HAL_I2C_ER_IRQHandler+0x114>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003eb8:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 8003eba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ebc:	f043 0304 	orr.w	r3, r3, #4
 8003ec0:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8003ec2:	7efb      	ldrb	r3, [r7, #27]
 8003ec4:	2b10      	cmp	r3, #16
 8003ec6:	d002      	beq.n	8003ece <HAL_I2C_ER_IRQHandler+0x104>
 8003ec8:	7efb      	ldrb	r3, [r7, #27]
 8003eca:	2b40      	cmp	r3, #64	@ 0x40
 8003ecc:	d107      	bne.n	8003ede <HAL_I2C_ER_IRQHandler+0x114>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	681a      	ldr	r2, [r3, #0]
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003edc:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8003ede:	6a3b      	ldr	r3, [r7, #32]
 8003ee0:	0adb      	lsrs	r3, r3, #11
 8003ee2:	f003 0301 	and.w	r3, r3, #1
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d00e      	beq.n	8003f08 <HAL_I2C_ER_IRQHandler+0x13e>
 8003eea:	69fb      	ldr	r3, [r7, #28]
 8003eec:	0a1b      	lsrs	r3, r3, #8
 8003eee:	f003 0301 	and.w	r3, r3, #1
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d008      	beq.n	8003f08 <HAL_I2C_ER_IRQHandler+0x13e>
  {
    error |= HAL_I2C_ERROR_OVR;
 8003ef6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ef8:	f043 0308 	orr.w	r3, r3, #8
 8003efc:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	f46f 6200 	mvn.w	r2, #2048	@ 0x800
 8003f06:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 8003f08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d008      	beq.n	8003f20 <HAL_I2C_ER_IRQHandler+0x156>
  {
    hi2c->ErrorCode |= error;
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003f12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f14:	431a      	orrs	r2, r3
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	641a      	str	r2, [r3, #64]	@ 0x40
    I2C_ITError(hi2c);
 8003f1a:	6878      	ldr	r0, [r7, #4]
 8003f1c:	f001 f8a6 	bl	800506c <I2C_ITError>
  }
}
 8003f20:	bf00      	nop
 8003f22:	3728      	adds	r7, #40	@ 0x28
 8003f24:	46bd      	mov	sp, r7
 8003f26:	bd80      	pop	{r7, pc}

08003f28 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003f28:	b480      	push	{r7}
 8003f2a:	b083      	sub	sp, #12
 8003f2c:	af00      	add	r7, sp, #0
 8003f2e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8003f30:	bf00      	nop
 8003f32:	370c      	adds	r7, #12
 8003f34:	46bd      	mov	sp, r7
 8003f36:	bc80      	pop	{r7}
 8003f38:	4770      	bx	lr

08003f3a <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003f3a:	b480      	push	{r7}
 8003f3c:	b083      	sub	sp, #12
 8003f3e:	af00      	add	r7, sp, #0
 8003f40:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8003f42:	bf00      	nop
 8003f44:	370c      	adds	r7, #12
 8003f46:	46bd      	mov	sp, r7
 8003f48:	bc80      	pop	{r7}
 8003f4a:	4770      	bx	lr

08003f4c <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003f4c:	b480      	push	{r7}
 8003f4e:	b083      	sub	sp, #12
 8003f50:	af00      	add	r7, sp, #0
 8003f52:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8003f54:	bf00      	nop
 8003f56:	370c      	adds	r7, #12
 8003f58:	46bd      	mov	sp, r7
 8003f5a:	bc80      	pop	{r7}
 8003f5c:	4770      	bx	lr

08003f5e <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003f5e:	b480      	push	{r7}
 8003f60:	b083      	sub	sp, #12
 8003f62:	af00      	add	r7, sp, #0
 8003f64:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8003f66:	bf00      	nop
 8003f68:	370c      	adds	r7, #12
 8003f6a:	46bd      	mov	sp, r7
 8003f6c:	bc80      	pop	{r7}
 8003f6e:	4770      	bx	lr

08003f70 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8003f70:	b480      	push	{r7}
 8003f72:	b083      	sub	sp, #12
 8003f74:	af00      	add	r7, sp, #0
 8003f76:	6078      	str	r0, [r7, #4]
 8003f78:	460b      	mov	r3, r1
 8003f7a:	70fb      	strb	r3, [r7, #3]
 8003f7c:	4613      	mov	r3, r2
 8003f7e:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8003f80:	bf00      	nop
 8003f82:	370c      	adds	r7, #12
 8003f84:	46bd      	mov	sp, r7
 8003f86:	bc80      	pop	{r7}
 8003f88:	4770      	bx	lr

08003f8a <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003f8a:	b480      	push	{r7}
 8003f8c:	b083      	sub	sp, #12
 8003f8e:	af00      	add	r7, sp, #0
 8003f90:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8003f92:	bf00      	nop
 8003f94:	370c      	adds	r7, #12
 8003f96:	46bd      	mov	sp, r7
 8003f98:	bc80      	pop	{r7}
 8003f9a:	4770      	bx	lr

08003f9c <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003f9c:	b480      	push	{r7}
 8003f9e:	b083      	sub	sp, #12
 8003fa0:	af00      	add	r7, sp, #0
 8003fa2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8003fa4:	bf00      	nop
 8003fa6:	370c      	adds	r7, #12
 8003fa8:	46bd      	mov	sp, r7
 8003faa:	bc80      	pop	{r7}
 8003fac:	4770      	bx	lr

08003fae <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003fae:	b480      	push	{r7}
 8003fb0:	b083      	sub	sp, #12
 8003fb2:	af00      	add	r7, sp, #0
 8003fb4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8003fb6:	bf00      	nop
 8003fb8:	370c      	adds	r7, #12
 8003fba:	46bd      	mov	sp, r7
 8003fbc:	bc80      	pop	{r7}
 8003fbe:	4770      	bx	lr

08003fc0 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8003fc0:	b580      	push	{r7, lr}
 8003fc2:	b084      	sub	sp, #16
 8003fc4:	af00      	add	r7, sp, #0
 8003fc6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003fce:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003fd6:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003fdc:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d150      	bne.n	8004088 <I2C_MasterTransmit_TXE+0xc8>
 8003fe6:	7bfb      	ldrb	r3, [r7, #15]
 8003fe8:	2b21      	cmp	r3, #33	@ 0x21
 8003fea:	d14d      	bne.n	8004088 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8003fec:	68bb      	ldr	r3, [r7, #8]
 8003fee:	2b08      	cmp	r3, #8
 8003ff0:	d01d      	beq.n	800402e <I2C_MasterTransmit_TXE+0x6e>
 8003ff2:	68bb      	ldr	r3, [r7, #8]
 8003ff4:	2b20      	cmp	r3, #32
 8003ff6:	d01a      	beq.n	800402e <I2C_MasterTransmit_TXE+0x6e>
 8003ff8:	68bb      	ldr	r3, [r7, #8]
 8003ffa:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003ffe:	d016      	beq.n	800402e <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	685a      	ldr	r2, [r3, #4]
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800400e:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	2211      	movs	r2, #17
 8004014:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	2200      	movs	r2, #0
 800401a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	2220      	movs	r2, #32
 8004022:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8004026:	6878      	ldr	r0, [r7, #4]
 8004028:	f7ff ff7e 	bl	8003f28 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800402c:	e060      	b.n	80040f0 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	685a      	ldr	r2, [r3, #4]
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800403c:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	681a      	ldr	r2, [r3, #0]
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800404c:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	2200      	movs	r2, #0
 8004052:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	2220      	movs	r2, #32
 8004058:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004062:	b2db      	uxtb	r3, r3
 8004064:	2b40      	cmp	r3, #64	@ 0x40
 8004066:	d107      	bne.n	8004078 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	2200      	movs	r2, #0
 800406c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8004070:	6878      	ldr	r0, [r7, #4]
 8004072:	f7fc ff4f 	bl	8000f14 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004076:	e03b      	b.n	80040f0 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	2200      	movs	r2, #0
 800407c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8004080:	6878      	ldr	r0, [r7, #4]
 8004082:	f7ff ff51 	bl	8003f28 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004086:	e033      	b.n	80040f0 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8004088:	7bfb      	ldrb	r3, [r7, #15]
 800408a:	2b21      	cmp	r3, #33	@ 0x21
 800408c:	d005      	beq.n	800409a <I2C_MasterTransmit_TXE+0xda>
 800408e:	7bbb      	ldrb	r3, [r7, #14]
 8004090:	2b40      	cmp	r3, #64	@ 0x40
 8004092:	d12d      	bne.n	80040f0 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8004094:	7bfb      	ldrb	r3, [r7, #15]
 8004096:	2b22      	cmp	r3, #34	@ 0x22
 8004098:	d12a      	bne.n	80040f0 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800409e:	b29b      	uxth	r3, r3
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d108      	bne.n	80040b6 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	685a      	ldr	r2, [r3, #4]
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80040b2:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 80040b4:	e01c      	b.n	80040f0 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80040bc:	b2db      	uxtb	r3, r3
 80040be:	2b40      	cmp	r3, #64	@ 0x40
 80040c0:	d103      	bne.n	80040ca <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 80040c2:	6878      	ldr	r0, [r7, #4]
 80040c4:	f000 f88e 	bl	80041e4 <I2C_MemoryTransmit_TXE_BTF>
}
 80040c8:	e012      	b.n	80040f0 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040ce:	781a      	ldrb	r2, [r3, #0]
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040da:	1c5a      	adds	r2, r3, #1
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80040e4:	b29b      	uxth	r3, r3
 80040e6:	3b01      	subs	r3, #1
 80040e8:	b29a      	uxth	r2, r3
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 80040ee:	e7ff      	b.n	80040f0 <I2C_MasterTransmit_TXE+0x130>
 80040f0:	bf00      	nop
 80040f2:	3710      	adds	r7, #16
 80040f4:	46bd      	mov	sp, r7
 80040f6:	bd80      	pop	{r7, pc}

080040f8 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 80040f8:	b580      	push	{r7, lr}
 80040fa:	b084      	sub	sp, #16
 80040fc:	af00      	add	r7, sp, #0
 80040fe:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004104:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800410c:	b2db      	uxtb	r3, r3
 800410e:	2b21      	cmp	r3, #33	@ 0x21
 8004110:	d164      	bne.n	80041dc <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004116:	b29b      	uxth	r3, r3
 8004118:	2b00      	cmp	r3, #0
 800411a:	d012      	beq.n	8004142 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004120:	781a      	ldrb	r2, [r3, #0]
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800412c:	1c5a      	adds	r2, r3, #1
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004136:	b29b      	uxth	r3, r3
 8004138:	3b01      	subs	r3, #1
 800413a:	b29a      	uxth	r2, r3
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8004140:	e04c      	b.n	80041dc <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	2b08      	cmp	r3, #8
 8004146:	d01d      	beq.n	8004184 <I2C_MasterTransmit_BTF+0x8c>
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	2b20      	cmp	r3, #32
 800414c:	d01a      	beq.n	8004184 <I2C_MasterTransmit_BTF+0x8c>
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004154:	d016      	beq.n	8004184 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	685a      	ldr	r2, [r3, #4]
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004164:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	2211      	movs	r2, #17
 800416a:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	2200      	movs	r2, #0
 8004170:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	2220      	movs	r2, #32
 8004178:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 800417c:	6878      	ldr	r0, [r7, #4]
 800417e:	f7ff fed3 	bl	8003f28 <HAL_I2C_MasterTxCpltCallback>
}
 8004182:	e02b      	b.n	80041dc <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	685a      	ldr	r2, [r3, #4]
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004192:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	681a      	ldr	r2, [r3, #0]
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80041a2:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	2200      	movs	r2, #0
 80041a8:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	2220      	movs	r2, #32
 80041ae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80041b8:	b2db      	uxtb	r3, r3
 80041ba:	2b40      	cmp	r3, #64	@ 0x40
 80041bc:	d107      	bne.n	80041ce <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	2200      	movs	r2, #0
 80041c2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 80041c6:	6878      	ldr	r0, [r7, #4]
 80041c8:	f7fc fea4 	bl	8000f14 <HAL_I2C_MemTxCpltCallback>
}
 80041cc:	e006      	b.n	80041dc <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	2200      	movs	r2, #0
 80041d2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 80041d6:	6878      	ldr	r0, [r7, #4]
 80041d8:	f7ff fea6 	bl	8003f28 <HAL_I2C_MasterTxCpltCallback>
}
 80041dc:	bf00      	nop
 80041de:	3710      	adds	r7, #16
 80041e0:	46bd      	mov	sp, r7
 80041e2:	bd80      	pop	{r7, pc}

080041e4 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 80041e4:	b580      	push	{r7, lr}
 80041e6:	b084      	sub	sp, #16
 80041e8:	af00      	add	r7, sp, #0
 80041ea:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80041f2:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d11d      	bne.n	8004238 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004200:	2b01      	cmp	r3, #1
 8004202:	d10b      	bne.n	800421c <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004208:	b2da      	uxtb	r2, r3
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004214:	1c9a      	adds	r2, r3, #2
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear TXE and BTF flags */
    I2C_Flush_DR(hi2c);
  }
}
 800421a:	e077      	b.n	800430c <I2C_MemoryTransmit_TXE_BTF+0x128>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004220:	b29b      	uxth	r3, r3
 8004222:	121b      	asrs	r3, r3, #8
 8004224:	b2da      	uxtb	r2, r3
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004230:	1c5a      	adds	r2, r3, #1
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8004236:	e069      	b.n	800430c <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 1U)
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800423c:	2b01      	cmp	r3, #1
 800423e:	d10b      	bne.n	8004258 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004244:	b2da      	uxtb	r2, r3
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004250:	1c5a      	adds	r2, r3, #1
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8004256:	e059      	b.n	800430c <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 2U)
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800425c:	2b02      	cmp	r3, #2
 800425e:	d152      	bne.n	8004306 <I2C_MemoryTransmit_TXE_BTF+0x122>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8004260:	7bfb      	ldrb	r3, [r7, #15]
 8004262:	2b22      	cmp	r3, #34	@ 0x22
 8004264:	d10d      	bne.n	8004282 <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	681a      	ldr	r2, [r3, #0]
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004274:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800427a:	1c5a      	adds	r2, r3, #1
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8004280:	e044      	b.n	800430c <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004286:	b29b      	uxth	r3, r3
 8004288:	2b00      	cmp	r3, #0
 800428a:	d015      	beq.n	80042b8 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 800428c:	7bfb      	ldrb	r3, [r7, #15]
 800428e:	2b21      	cmp	r3, #33	@ 0x21
 8004290:	d112      	bne.n	80042b8 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004296:	781a      	ldrb	r2, [r3, #0]
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042a2:	1c5a      	adds	r2, r3, #1
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	625a      	str	r2, [r3, #36]	@ 0x24
      hi2c->XferCount--;
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80042ac:	b29b      	uxth	r3, r3
 80042ae:	3b01      	subs	r3, #1
 80042b0:	b29a      	uxth	r2, r3
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 80042b6:	e029      	b.n	800430c <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80042bc:	b29b      	uxth	r3, r3
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d124      	bne.n	800430c <I2C_MemoryTransmit_TXE_BTF+0x128>
 80042c2:	7bfb      	ldrb	r3, [r7, #15]
 80042c4:	2b21      	cmp	r3, #33	@ 0x21
 80042c6:	d121      	bne.n	800430c <I2C_MemoryTransmit_TXE_BTF+0x128>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	685a      	ldr	r2, [r3, #4]
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80042d6:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	681a      	ldr	r2, [r3, #0]
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80042e6:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	2200      	movs	r2, #0
 80042ec:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	2220      	movs	r2, #32
 80042f2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	2200      	movs	r2, #0
 80042fa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 80042fe:	6878      	ldr	r0, [r7, #4]
 8004300:	f7fc fe08 	bl	8000f14 <HAL_I2C_MemTxCpltCallback>
}
 8004304:	e002      	b.n	800430c <I2C_MemoryTransmit_TXE_BTF+0x128>
    I2C_Flush_DR(hi2c);
 8004306:	6878      	ldr	r0, [r7, #4]
 8004308:	f7ff f970 	bl	80035ec <I2C_Flush_DR>
}
 800430c:	bf00      	nop
 800430e:	3710      	adds	r7, #16
 8004310:	46bd      	mov	sp, r7
 8004312:	bd80      	pop	{r7, pc}

08004314 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8004314:	b580      	push	{r7, lr}
 8004316:	b084      	sub	sp, #16
 8004318:	af00      	add	r7, sp, #0
 800431a:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004322:	b2db      	uxtb	r3, r3
 8004324:	2b22      	cmp	r3, #34	@ 0x22
 8004326:	f040 80b9 	bne.w	800449c <I2C_MasterReceive_RXNE+0x188>
  {
    uint32_t tmp;
    uint32_t CurrentXferOptions;

    CurrentXferOptions = hi2c->XferOptions;
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800432e:	60fb      	str	r3, [r7, #12]
    tmp = hi2c->XferCount;
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004334:	b29b      	uxth	r3, r3
 8004336:	60bb      	str	r3, [r7, #8]
    if (tmp > 3U)
 8004338:	68bb      	ldr	r3, [r7, #8]
 800433a:	2b03      	cmp	r3, #3
 800433c:	d921      	bls.n	8004382 <I2C_MasterReceive_RXNE+0x6e>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	691a      	ldr	r2, [r3, #16]
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004348:	b2d2      	uxtb	r2, r2
 800434a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004350:	1c5a      	adds	r2, r3, #1
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800435a:	b29b      	uxth	r3, r3
 800435c:	3b01      	subs	r3, #1
 800435e:	b29a      	uxth	r2, r3
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004368:	b29b      	uxth	r3, r3
 800436a:	2b03      	cmp	r3, #3
 800436c:	f040 8096 	bne.w	800449c <I2C_MasterReceive_RXNE+0x188>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	685a      	ldr	r2, [r3, #4]
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800437e:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 8004380:	e08c      	b.n	800449c <I2C_MasterReceive_RXNE+0x188>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004386:	2b02      	cmp	r3, #2
 8004388:	d07f      	beq.n	800448a <I2C_MasterReceive_RXNE+0x176>
 800438a:	68bb      	ldr	r3, [r7, #8]
 800438c:	2b01      	cmp	r3, #1
 800438e:	d002      	beq.n	8004396 <I2C_MasterReceive_RXNE+0x82>
 8004390:	68bb      	ldr	r3, [r7, #8]
 8004392:	2b00      	cmp	r3, #0
 8004394:	d179      	bne.n	800448a <I2C_MasterReceive_RXNE+0x176>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8004396:	6878      	ldr	r0, [r7, #4]
 8004398:	f001 fb98 	bl	8005acc <I2C_WaitOnSTOPRequestThroughIT>
 800439c:	4603      	mov	r3, r0
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d14c      	bne.n	800443c <I2C_MasterReceive_RXNE+0x128>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	681a      	ldr	r2, [r3, #0]
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80043b0:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	685a      	ldr	r2, [r3, #4]
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80043c0:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	691a      	ldr	r2, [r3, #16]
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043cc:	b2d2      	uxtb	r2, r2
 80043ce:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043d4:	1c5a      	adds	r2, r3, #1
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80043de:	b29b      	uxth	r3, r3
 80043e0:	3b01      	subs	r3, #1
 80043e2:	b29a      	uxth	r2, r3
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	2220      	movs	r2, #32
 80043ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80043f6:	b2db      	uxtb	r3, r3
 80043f8:	2b40      	cmp	r3, #64	@ 0x40
 80043fa:	d10a      	bne.n	8004412 <I2C_MasterReceive_RXNE+0xfe>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	2200      	movs	r2, #0
 8004400:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	2200      	movs	r2, #0
 8004408:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 800440a:	6878      	ldr	r0, [r7, #4]
 800440c:	f7ff fdc6 	bl	8003f9c <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8004410:	e044      	b.n	800449c <I2C_MasterReceive_RXNE+0x188>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	2200      	movs	r2, #0
 8004416:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	2b08      	cmp	r3, #8
 800441e:	d002      	beq.n	8004426 <I2C_MasterReceive_RXNE+0x112>
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	2b20      	cmp	r3, #32
 8004424:	d103      	bne.n	800442e <I2C_MasterReceive_RXNE+0x11a>
            hi2c->PreviousState = I2C_STATE_NONE;
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	2200      	movs	r2, #0
 800442a:	631a      	str	r2, [r3, #48]	@ 0x30
 800442c:	e002      	b.n	8004434 <I2C_MasterReceive_RXNE+0x120>
            hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	2212      	movs	r2, #18
 8004432:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8004434:	6878      	ldr	r0, [r7, #4]
 8004436:	f7ff fd80 	bl	8003f3a <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800443a:	e02f      	b.n	800449c <I2C_MasterReceive_RXNE+0x188>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	685a      	ldr	r2, [r3, #4]
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800444a:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	691a      	ldr	r2, [r3, #16]
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004456:	b2d2      	uxtb	r2, r2
 8004458:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800445e:	1c5a      	adds	r2, r3, #1
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004468:	b29b      	uxth	r3, r3
 800446a:	3b01      	subs	r3, #1
 800446c:	b29a      	uxth	r2, r3
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	2220      	movs	r2, #32
 8004476:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	2200      	movs	r2, #0
 800447e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8004482:	6878      	ldr	r0, [r7, #4]
 8004484:	f7fc fd5e 	bl	8000f44 <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8004488:	e008      	b.n	800449c <I2C_MasterReceive_RXNE+0x188>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	685a      	ldr	r2, [r3, #4]
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004498:	605a      	str	r2, [r3, #4]
}
 800449a:	e7ff      	b.n	800449c <I2C_MasterReceive_RXNE+0x188>
 800449c:	bf00      	nop
 800449e:	3710      	adds	r7, #16
 80044a0:	46bd      	mov	sp, r7
 80044a2:	bd80      	pop	{r7, pc}

080044a4 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 80044a4:	b580      	push	{r7, lr}
 80044a6:	b084      	sub	sp, #16
 80044a8:	af00      	add	r7, sp, #0
 80044aa:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044b0:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044b6:	b29b      	uxth	r3, r3
 80044b8:	2b04      	cmp	r3, #4
 80044ba:	d11b      	bne.n	80044f4 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	685a      	ldr	r2, [r3, #4]
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80044ca:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	691a      	ldr	r2, [r3, #16]
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044d6:	b2d2      	uxtb	r2, r2
 80044d8:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044de:	1c5a      	adds	r2, r3, #1
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044e8:	b29b      	uxth	r3, r3
 80044ea:	3b01      	subs	r3, #1
 80044ec:	b29a      	uxth	r2, r3
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 80044f2:	e0c4      	b.n	800467e <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 3U)
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044f8:	b29b      	uxth	r3, r3
 80044fa:	2b03      	cmp	r3, #3
 80044fc:	d129      	bne.n	8004552 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	685a      	ldr	r2, [r3, #4]
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800450c:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	2b04      	cmp	r3, #4
 8004512:	d00a      	beq.n	800452a <I2C_MasterReceive_BTF+0x86>
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	2b02      	cmp	r3, #2
 8004518:	d007      	beq.n	800452a <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	681a      	ldr	r2, [r3, #0]
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004528:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	691a      	ldr	r2, [r3, #16]
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004534:	b2d2      	uxtb	r2, r2
 8004536:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800453c:	1c5a      	adds	r2, r3, #1
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004546:	b29b      	uxth	r3, r3
 8004548:	3b01      	subs	r3, #1
 800454a:	b29a      	uxth	r2, r3
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8004550:	e095      	b.n	800467e <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 2U)
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004556:	b29b      	uxth	r3, r3
 8004558:	2b02      	cmp	r3, #2
 800455a:	d17d      	bne.n	8004658 <I2C_MasterReceive_BTF+0x1b4>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	2b01      	cmp	r3, #1
 8004560:	d002      	beq.n	8004568 <I2C_MasterReceive_BTF+0xc4>
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	2b10      	cmp	r3, #16
 8004566:	d108      	bne.n	800457a <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	681a      	ldr	r2, [r3, #0]
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004576:	601a      	str	r2, [r3, #0]
 8004578:	e016      	b.n	80045a8 <I2C_MasterReceive_BTF+0x104>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	2b04      	cmp	r3, #4
 800457e:	d002      	beq.n	8004586 <I2C_MasterReceive_BTF+0xe2>
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	2b02      	cmp	r3, #2
 8004584:	d108      	bne.n	8004598 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	681a      	ldr	r2, [r3, #0]
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004594:	601a      	str	r2, [r3, #0]
 8004596:	e007      	b.n	80045a8 <I2C_MasterReceive_BTF+0x104>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	681a      	ldr	r2, [r3, #0]
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80045a6:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	691a      	ldr	r2, [r3, #16]
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045b2:	b2d2      	uxtb	r2, r2
 80045b4:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045ba:	1c5a      	adds	r2, r3, #1
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80045c4:	b29b      	uxth	r3, r3
 80045c6:	3b01      	subs	r3, #1
 80045c8:	b29a      	uxth	r2, r3
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	691a      	ldr	r2, [r3, #16]
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045d8:	b2d2      	uxtb	r2, r2
 80045da:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045e0:	1c5a      	adds	r2, r3, #1
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80045ea:	b29b      	uxth	r3, r3
 80045ec:	3b01      	subs	r3, #1
 80045ee:	b29a      	uxth	r2, r3
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	685a      	ldr	r2, [r3, #4]
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8004602:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	2220      	movs	r2, #32
 8004608:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004612:	b2db      	uxtb	r3, r3
 8004614:	2b40      	cmp	r3, #64	@ 0x40
 8004616:	d10a      	bne.n	800462e <I2C_MasterReceive_BTF+0x18a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	2200      	movs	r2, #0
 800461c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	2200      	movs	r2, #0
 8004624:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8004626:	6878      	ldr	r0, [r7, #4]
 8004628:	f7ff fcb8 	bl	8003f9c <HAL_I2C_MemRxCpltCallback>
}
 800462c:	e027      	b.n	800467e <I2C_MasterReceive_BTF+0x1da>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	2200      	movs	r2, #0
 8004632:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	2b08      	cmp	r3, #8
 800463a:	d002      	beq.n	8004642 <I2C_MasterReceive_BTF+0x19e>
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	2b20      	cmp	r3, #32
 8004640:	d103      	bne.n	800464a <I2C_MasterReceive_BTF+0x1a6>
        hi2c->PreviousState = I2C_STATE_NONE;
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	2200      	movs	r2, #0
 8004646:	631a      	str	r2, [r3, #48]	@ 0x30
 8004648:	e002      	b.n	8004650 <I2C_MasterReceive_BTF+0x1ac>
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	2212      	movs	r2, #18
 800464e:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8004650:	6878      	ldr	r0, [r7, #4]
 8004652:	f7ff fc72 	bl	8003f3a <HAL_I2C_MasterRxCpltCallback>
}
 8004656:	e012      	b.n	800467e <I2C_MasterReceive_BTF+0x1da>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	691a      	ldr	r2, [r3, #16]
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004662:	b2d2      	uxtb	r2, r2
 8004664:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800466a:	1c5a      	adds	r2, r3, #1
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004674:	b29b      	uxth	r3, r3
 8004676:	3b01      	subs	r3, #1
 8004678:	b29a      	uxth	r2, r3
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 800467e:	bf00      	nop
 8004680:	3710      	adds	r7, #16
 8004682:	46bd      	mov	sp, r7
 8004684:	bd80      	pop	{r7, pc}

08004686 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8004686:	b480      	push	{r7}
 8004688:	b083      	sub	sp, #12
 800468a:	af00      	add	r7, sp, #0
 800468c:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004694:	b2db      	uxtb	r3, r3
 8004696:	2b40      	cmp	r3, #64	@ 0x40
 8004698:	d117      	bne.n	80046ca <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d109      	bne.n	80046b6 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80046a6:	b2db      	uxtb	r3, r3
 80046a8:	461a      	mov	r2, r3
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80046b2:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 80046b4:	e067      	b.n	8004786 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80046ba:	b2db      	uxtb	r3, r3
 80046bc:	f043 0301 	orr.w	r3, r3, #1
 80046c0:	b2da      	uxtb	r2, r3
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	611a      	str	r2, [r3, #16]
}
 80046c8:	e05d      	b.n	8004786 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	691b      	ldr	r3, [r3, #16]
 80046ce:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80046d2:	d133      	bne.n	800473c <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80046da:	b2db      	uxtb	r3, r3
 80046dc:	2b21      	cmp	r3, #33	@ 0x21
 80046de:	d109      	bne.n	80046f4 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80046e4:	b2db      	uxtb	r3, r3
 80046e6:	461a      	mov	r2, r3
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80046f0:	611a      	str	r2, [r3, #16]
 80046f2:	e008      	b.n	8004706 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80046f8:	b2db      	uxtb	r3, r3
 80046fa:	f043 0301 	orr.w	r3, r3, #1
 80046fe:	b2da      	uxtb	r2, r3
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800470a:	2b00      	cmp	r3, #0
 800470c:	d004      	beq.n	8004718 <I2C_Master_SB+0x92>
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004712:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004714:	2b00      	cmp	r3, #0
 8004716:	d108      	bne.n	800472a <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800471c:	2b00      	cmp	r3, #0
 800471e:	d032      	beq.n	8004786 <I2C_Master_SB+0x100>
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004724:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004726:	2b00      	cmp	r3, #0
 8004728:	d02d      	beq.n	8004786 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	685a      	ldr	r2, [r3, #4]
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004738:	605a      	str	r2, [r3, #4]
}
 800473a:	e024      	b.n	8004786 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004740:	2b00      	cmp	r3, #0
 8004742:	d10e      	bne.n	8004762 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004748:	b29b      	uxth	r3, r3
 800474a:	11db      	asrs	r3, r3, #7
 800474c:	b2db      	uxtb	r3, r3
 800474e:	f003 0306 	and.w	r3, r3, #6
 8004752:	b2db      	uxtb	r3, r3
 8004754:	f063 030f 	orn	r3, r3, #15
 8004758:	b2da      	uxtb	r2, r3
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	611a      	str	r2, [r3, #16]
}
 8004760:	e011      	b.n	8004786 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004766:	2b01      	cmp	r3, #1
 8004768:	d10d      	bne.n	8004786 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800476e:	b29b      	uxth	r3, r3
 8004770:	11db      	asrs	r3, r3, #7
 8004772:	b2db      	uxtb	r3, r3
 8004774:	f003 0306 	and.w	r3, r3, #6
 8004778:	b2db      	uxtb	r3, r3
 800477a:	f063 030e 	orn	r3, r3, #14
 800477e:	b2da      	uxtb	r2, r3
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	611a      	str	r2, [r3, #16]
}
 8004786:	bf00      	nop
 8004788:	370c      	adds	r7, #12
 800478a:	46bd      	mov	sp, r7
 800478c:	bc80      	pop	{r7}
 800478e:	4770      	bx	lr

08004790 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8004790:	b480      	push	{r7}
 8004792:	b083      	sub	sp, #12
 8004794:	af00      	add	r7, sp, #0
 8004796:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800479c:	b2da      	uxtb	r2, r3
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d004      	beq.n	80047b6 <I2C_Master_ADD10+0x26>
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80047b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d108      	bne.n	80047c8 <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d00c      	beq.n	80047d8 <I2C_Master_ADD10+0x48>
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d007      	beq.n	80047d8 <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	685a      	ldr	r2, [r3, #4]
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80047d6:	605a      	str	r2, [r3, #4]
  }
}
 80047d8:	bf00      	nop
 80047da:	370c      	adds	r7, #12
 80047dc:	46bd      	mov	sp, r7
 80047de:	bc80      	pop	{r7}
 80047e0:	4770      	bx	lr

080047e2 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 80047e2:	b480      	push	{r7}
 80047e4:	b091      	sub	sp, #68	@ 0x44
 80047e6:	af00      	add	r7, sp, #0
 80047e8:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80047f0:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047f8:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047fe:	637b      	str	r3, [r7, #52]	@ 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004806:	b2db      	uxtb	r3, r3
 8004808:	2b22      	cmp	r3, #34	@ 0x22
 800480a:	f040 8174 	bne.w	8004af6 <I2C_Master_ADDR+0x314>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004812:	2b00      	cmp	r3, #0
 8004814:	d10f      	bne.n	8004836 <I2C_Master_ADDR+0x54>
 8004816:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800481a:	2b40      	cmp	r3, #64	@ 0x40
 800481c:	d10b      	bne.n	8004836 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800481e:	2300      	movs	r3, #0
 8004820:	633b      	str	r3, [r7, #48]	@ 0x30
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	695b      	ldr	r3, [r3, #20]
 8004828:	633b      	str	r3, [r7, #48]	@ 0x30
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	699b      	ldr	r3, [r3, #24]
 8004830:	633b      	str	r3, [r7, #48]	@ 0x30
 8004832:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004834:	e16b      	b.n	8004b0e <I2C_Master_ADDR+0x32c>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800483a:	2b00      	cmp	r3, #0
 800483c:	d11d      	bne.n	800487a <I2C_Master_ADDR+0x98>
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	691b      	ldr	r3, [r3, #16]
 8004842:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8004846:	d118      	bne.n	800487a <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004848:	2300      	movs	r3, #0
 800484a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	695b      	ldr	r3, [r3, #20]
 8004852:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	699b      	ldr	r3, [r3, #24]
 800485a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800485c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	681a      	ldr	r2, [r3, #0]
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800486c:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004872:	1c5a      	adds	r2, r3, #1
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	651a      	str	r2, [r3, #80]	@ 0x50
 8004878:	e149      	b.n	8004b0e <I2C_Master_ADDR+0x32c>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800487e:	b29b      	uxth	r3, r3
 8004880:	2b00      	cmp	r3, #0
 8004882:	d113      	bne.n	80048ac <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004884:	2300      	movs	r3, #0
 8004886:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	695b      	ldr	r3, [r3, #20]
 800488e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	699b      	ldr	r3, [r3, #24]
 8004896:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004898:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	681a      	ldr	r2, [r3, #0]
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80048a8:	601a      	str	r2, [r3, #0]
 80048aa:	e120      	b.n	8004aee <I2C_Master_ADDR+0x30c>
      }
      else if (hi2c->XferCount == 1U)
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80048b0:	b29b      	uxth	r3, r3
 80048b2:	2b01      	cmp	r3, #1
 80048b4:	f040 808a 	bne.w	80049cc <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 80048b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80048ba:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80048be:	d137      	bne.n	8004930 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	681a      	ldr	r2, [r3, #0]
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80048ce:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	685b      	ldr	r3, [r3, #4]
 80048d6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80048da:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80048de:	d113      	bne.n	8004908 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	681a      	ldr	r2, [r3, #0]
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80048ee:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80048f0:	2300      	movs	r3, #0
 80048f2:	627b      	str	r3, [r7, #36]	@ 0x24
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	695b      	ldr	r3, [r3, #20]
 80048fa:	627b      	str	r3, [r7, #36]	@ 0x24
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	699b      	ldr	r3, [r3, #24]
 8004902:	627b      	str	r3, [r7, #36]	@ 0x24
 8004904:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004906:	e0f2      	b.n	8004aee <I2C_Master_ADDR+0x30c>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004908:	2300      	movs	r3, #0
 800490a:	623b      	str	r3, [r7, #32]
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	695b      	ldr	r3, [r3, #20]
 8004912:	623b      	str	r3, [r7, #32]
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	699b      	ldr	r3, [r3, #24]
 800491a:	623b      	str	r3, [r7, #32]
 800491c:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	681a      	ldr	r2, [r3, #0]
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800492c:	601a      	str	r2, [r3, #0]
 800492e:	e0de      	b.n	8004aee <I2C_Master_ADDR+0x30c>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8004930:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004932:	2b08      	cmp	r3, #8
 8004934:	d02e      	beq.n	8004994 <I2C_Master_ADDR+0x1b2>
 8004936:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004938:	2b20      	cmp	r3, #32
 800493a:	d02b      	beq.n	8004994 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 800493c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800493e:	2b12      	cmp	r3, #18
 8004940:	d102      	bne.n	8004948 <I2C_Master_ADDR+0x166>
 8004942:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004944:	2b01      	cmp	r3, #1
 8004946:	d125      	bne.n	8004994 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8004948:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800494a:	2b04      	cmp	r3, #4
 800494c:	d00e      	beq.n	800496c <I2C_Master_ADDR+0x18a>
 800494e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004950:	2b02      	cmp	r3, #2
 8004952:	d00b      	beq.n	800496c <I2C_Master_ADDR+0x18a>
 8004954:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004956:	2b10      	cmp	r3, #16
 8004958:	d008      	beq.n	800496c <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	681a      	ldr	r2, [r3, #0]
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004968:	601a      	str	r2, [r3, #0]
 800496a:	e007      	b.n	800497c <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	681a      	ldr	r2, [r3, #0]
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800497a:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800497c:	2300      	movs	r3, #0
 800497e:	61fb      	str	r3, [r7, #28]
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	695b      	ldr	r3, [r3, #20]
 8004986:	61fb      	str	r3, [r7, #28]
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	699b      	ldr	r3, [r3, #24]
 800498e:	61fb      	str	r3, [r7, #28]
 8004990:	69fb      	ldr	r3, [r7, #28]
 8004992:	e0ac      	b.n	8004aee <I2C_Master_ADDR+0x30c>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	681a      	ldr	r2, [r3, #0]
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80049a2:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80049a4:	2300      	movs	r3, #0
 80049a6:	61bb      	str	r3, [r7, #24]
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	695b      	ldr	r3, [r3, #20]
 80049ae:	61bb      	str	r3, [r7, #24]
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	699b      	ldr	r3, [r3, #24]
 80049b6:	61bb      	str	r3, [r7, #24]
 80049b8:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	681a      	ldr	r2, [r3, #0]
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80049c8:	601a      	str	r2, [r3, #0]
 80049ca:	e090      	b.n	8004aee <I2C_Master_ADDR+0x30c>
        }
      }
      else if (hi2c->XferCount == 2U)
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80049d0:	b29b      	uxth	r3, r3
 80049d2:	2b02      	cmp	r3, #2
 80049d4:	d158      	bne.n	8004a88 <I2C_Master_ADDR+0x2a6>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 80049d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80049d8:	2b04      	cmp	r3, #4
 80049da:	d021      	beq.n	8004a20 <I2C_Master_ADDR+0x23e>
 80049dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80049de:	2b02      	cmp	r3, #2
 80049e0:	d01e      	beq.n	8004a20 <I2C_Master_ADDR+0x23e>
 80049e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80049e4:	2b10      	cmp	r3, #16
 80049e6:	d01b      	beq.n	8004a20 <I2C_Master_ADDR+0x23e>
        {
          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	681a      	ldr	r2, [r3, #0]
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80049f6:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80049f8:	2300      	movs	r3, #0
 80049fa:	617b      	str	r3, [r7, #20]
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	695b      	ldr	r3, [r3, #20]
 8004a02:	617b      	str	r3, [r7, #20]
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	699b      	ldr	r3, [r3, #24]
 8004a0a:	617b      	str	r3, [r7, #20]
 8004a0c:	697b      	ldr	r3, [r7, #20]

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	681a      	ldr	r2, [r3, #0]
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004a1c:	601a      	str	r2, [r3, #0]
 8004a1e:	e012      	b.n	8004a46 <I2C_Master_ADDR+0x264>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	681a      	ldr	r2, [r3, #0]
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004a2e:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004a30:	2300      	movs	r3, #0
 8004a32:	613b      	str	r3, [r7, #16]
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	695b      	ldr	r3, [r3, #20]
 8004a3a:	613b      	str	r3, [r7, #16]
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	699b      	ldr	r3, [r3, #24]
 8004a42:	613b      	str	r3, [r7, #16]
 8004a44:	693b      	ldr	r3, [r7, #16]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	685b      	ldr	r3, [r3, #4]
 8004a4c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004a50:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004a54:	d14b      	bne.n	8004aee <I2C_Master_ADDR+0x30c>
 8004a56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a58:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004a5c:	d00b      	beq.n	8004a76 <I2C_Master_ADDR+0x294>
 8004a5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a60:	2b01      	cmp	r3, #1
 8004a62:	d008      	beq.n	8004a76 <I2C_Master_ADDR+0x294>
 8004a64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a66:	2b08      	cmp	r3, #8
 8004a68:	d005      	beq.n	8004a76 <I2C_Master_ADDR+0x294>
 8004a6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a6c:	2b10      	cmp	r3, #16
 8004a6e:	d002      	beq.n	8004a76 <I2C_Master_ADDR+0x294>
 8004a70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a72:	2b20      	cmp	r3, #32
 8004a74:	d13b      	bne.n	8004aee <I2C_Master_ADDR+0x30c>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	685a      	ldr	r2, [r3, #4]
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004a84:	605a      	str	r2, [r3, #4]
 8004a86:	e032      	b.n	8004aee <I2C_Master_ADDR+0x30c>
        }
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	681a      	ldr	r2, [r3, #0]
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004a96:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	685b      	ldr	r3, [r3, #4]
 8004a9e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004aa2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004aa6:	d117      	bne.n	8004ad8 <I2C_Master_ADDR+0x2f6>
 8004aa8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004aaa:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004aae:	d00b      	beq.n	8004ac8 <I2C_Master_ADDR+0x2e6>
 8004ab0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ab2:	2b01      	cmp	r3, #1
 8004ab4:	d008      	beq.n	8004ac8 <I2C_Master_ADDR+0x2e6>
 8004ab6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ab8:	2b08      	cmp	r3, #8
 8004aba:	d005      	beq.n	8004ac8 <I2C_Master_ADDR+0x2e6>
 8004abc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004abe:	2b10      	cmp	r3, #16
 8004ac0:	d002      	beq.n	8004ac8 <I2C_Master_ADDR+0x2e6>
 8004ac2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ac4:	2b20      	cmp	r3, #32
 8004ac6:	d107      	bne.n	8004ad8 <I2C_Master_ADDR+0x2f6>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	685a      	ldr	r2, [r3, #4]
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004ad6:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004ad8:	2300      	movs	r3, #0
 8004ada:	60fb      	str	r3, [r7, #12]
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	695b      	ldr	r3, [r3, #20]
 8004ae2:	60fb      	str	r3, [r7, #12]
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	699b      	ldr	r3, [r3, #24]
 8004aea:	60fb      	str	r3, [r7, #12]
 8004aec:	68fb      	ldr	r3, [r7, #12]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	2200      	movs	r2, #0
 8004af2:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8004af4:	e00b      	b.n	8004b0e <I2C_Master_ADDR+0x32c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004af6:	2300      	movs	r3, #0
 8004af8:	60bb      	str	r3, [r7, #8]
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	695b      	ldr	r3, [r3, #20]
 8004b00:	60bb      	str	r3, [r7, #8]
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	699b      	ldr	r3, [r3, #24]
 8004b08:	60bb      	str	r3, [r7, #8]
 8004b0a:	68bb      	ldr	r3, [r7, #8]
}
 8004b0c:	e7ff      	b.n	8004b0e <I2C_Master_ADDR+0x32c>
 8004b0e:	bf00      	nop
 8004b10:	3744      	adds	r7, #68	@ 0x44
 8004b12:	46bd      	mov	sp, r7
 8004b14:	bc80      	pop	{r7}
 8004b16:	4770      	bx	lr

08004b18 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8004b18:	b580      	push	{r7, lr}
 8004b1a:	b084      	sub	sp, #16
 8004b1c:	af00      	add	r7, sp, #0
 8004b1e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004b26:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b2c:	b29b      	uxth	r3, r3
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d02b      	beq.n	8004b8a <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b36:	781a      	ldrb	r2, [r3, #0]
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b42:	1c5a      	adds	r2, r3, #1
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b4c:	b29b      	uxth	r3, r3
 8004b4e:	3b01      	subs	r3, #1
 8004b50:	b29a      	uxth	r2, r3
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b5a:	b29b      	uxth	r3, r3
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d114      	bne.n	8004b8a <I2C_SlaveTransmit_TXE+0x72>
 8004b60:	7bfb      	ldrb	r3, [r7, #15]
 8004b62:	2b29      	cmp	r3, #41	@ 0x29
 8004b64:	d111      	bne.n	8004b8a <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	685a      	ldr	r2, [r3, #4]
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004b74:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	2221      	movs	r2, #33	@ 0x21
 8004b7a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	2228      	movs	r2, #40	@ 0x28
 8004b80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004b84:	6878      	ldr	r0, [r7, #4]
 8004b86:	f7ff f9e1 	bl	8003f4c <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8004b8a:	bf00      	nop
 8004b8c:	3710      	adds	r7, #16
 8004b8e:	46bd      	mov	sp, r7
 8004b90:	bd80      	pop	{r7, pc}

08004b92 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8004b92:	b480      	push	{r7}
 8004b94:	b083      	sub	sp, #12
 8004b96:	af00      	add	r7, sp, #0
 8004b98:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b9e:	b29b      	uxth	r3, r3
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d011      	beq.n	8004bc8 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ba8:	781a      	ldrb	r2, [r3, #0]
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bb4:	1c5a      	adds	r2, r3, #1
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004bbe:	b29b      	uxth	r3, r3
 8004bc0:	3b01      	subs	r3, #1
 8004bc2:	b29a      	uxth	r2, r3
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8004bc8:	bf00      	nop
 8004bca:	370c      	adds	r7, #12
 8004bcc:	46bd      	mov	sp, r7
 8004bce:	bc80      	pop	{r7}
 8004bd0:	4770      	bx	lr

08004bd2 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8004bd2:	b580      	push	{r7, lr}
 8004bd4:	b084      	sub	sp, #16
 8004bd6:	af00      	add	r7, sp, #0
 8004bd8:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004be0:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004be6:	b29b      	uxth	r3, r3
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d02c      	beq.n	8004c46 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	691a      	ldr	r2, [r3, #16]
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bf6:	b2d2      	uxtb	r2, r2
 8004bf8:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bfe:	1c5a      	adds	r2, r3, #1
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c08:	b29b      	uxth	r3, r3
 8004c0a:	3b01      	subs	r3, #1
 8004c0c:	b29a      	uxth	r2, r3
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c16:	b29b      	uxth	r3, r3
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	d114      	bne.n	8004c46 <I2C_SlaveReceive_RXNE+0x74>
 8004c1c:	7bfb      	ldrb	r3, [r7, #15]
 8004c1e:	2b2a      	cmp	r3, #42	@ 0x2a
 8004c20:	d111      	bne.n	8004c46 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	685a      	ldr	r2, [r3, #4]
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004c30:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	2222      	movs	r2, #34	@ 0x22
 8004c36:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	2228      	movs	r2, #40	@ 0x28
 8004c3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004c40:	6878      	ldr	r0, [r7, #4]
 8004c42:	f7ff f98c 	bl	8003f5e <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8004c46:	bf00      	nop
 8004c48:	3710      	adds	r7, #16
 8004c4a:	46bd      	mov	sp, r7
 8004c4c:	bd80      	pop	{r7, pc}

08004c4e <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8004c4e:	b480      	push	{r7}
 8004c50:	b083      	sub	sp, #12
 8004c52:	af00      	add	r7, sp, #0
 8004c54:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c5a:	b29b      	uxth	r3, r3
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d012      	beq.n	8004c86 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	691a      	ldr	r2, [r3, #16]
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c6a:	b2d2      	uxtb	r2, r2
 8004c6c:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c72:	1c5a      	adds	r2, r3, #1
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c7c:	b29b      	uxth	r3, r3
 8004c7e:	3b01      	subs	r3, #1
 8004c80:	b29a      	uxth	r2, r3
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8004c86:	bf00      	nop
 8004c88:	370c      	adds	r7, #12
 8004c8a:	46bd      	mov	sp, r7
 8004c8c:	bc80      	pop	{r7}
 8004c8e:	4770      	bx	lr

08004c90 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8004c90:	b580      	push	{r7, lr}
 8004c92:	b084      	sub	sp, #16
 8004c94:	af00      	add	r7, sp, #0
 8004c96:	6078      	str	r0, [r7, #4]
 8004c98:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8004c9a:	2300      	movs	r3, #0
 8004c9c:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004ca4:	b2db      	uxtb	r3, r3
 8004ca6:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8004caa:	2b28      	cmp	r3, #40	@ 0x28
 8004cac:	d127      	bne.n	8004cfe <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	685a      	ldr	r2, [r3, #4]
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004cbc:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8004cbe:	683b      	ldr	r3, [r7, #0]
 8004cc0:	089b      	lsrs	r3, r3, #2
 8004cc2:	f003 0301 	and.w	r3, r3, #1
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d101      	bne.n	8004cce <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8004cca:	2301      	movs	r3, #1
 8004ccc:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8004cce:	683b      	ldr	r3, [r7, #0]
 8004cd0:	09db      	lsrs	r3, r3, #7
 8004cd2:	f003 0301 	and.w	r3, r3, #1
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d103      	bne.n	8004ce2 <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	68db      	ldr	r3, [r3, #12]
 8004cde:	81bb      	strh	r3, [r7, #12]
 8004ce0:	e002      	b.n	8004ce8 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	699b      	ldr	r3, [r3, #24]
 8004ce6:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	2200      	movs	r2, #0
 8004cec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8004cf0:	89ba      	ldrh	r2, [r7, #12]
 8004cf2:	7bfb      	ldrb	r3, [r7, #15]
 8004cf4:	4619      	mov	r1, r3
 8004cf6:	6878      	ldr	r0, [r7, #4]
 8004cf8:	f7ff f93a 	bl	8003f70 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8004cfc:	e00e      	b.n	8004d1c <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004cfe:	2300      	movs	r3, #0
 8004d00:	60bb      	str	r3, [r7, #8]
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	695b      	ldr	r3, [r3, #20]
 8004d08:	60bb      	str	r3, [r7, #8]
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	699b      	ldr	r3, [r3, #24]
 8004d10:	60bb      	str	r3, [r7, #8]
 8004d12:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	2200      	movs	r2, #0
 8004d18:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 8004d1c:	bf00      	nop
 8004d1e:	3710      	adds	r7, #16
 8004d20:	46bd      	mov	sp, r7
 8004d22:	bd80      	pop	{r7, pc}

08004d24 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8004d24:	b580      	push	{r7, lr}
 8004d26:	b084      	sub	sp, #16
 8004d28:	af00      	add	r7, sp, #0
 8004d2a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004d32:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	685a      	ldr	r2, [r3, #4]
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004d42:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8004d44:	2300      	movs	r3, #0
 8004d46:	60bb      	str	r3, [r7, #8]
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	695b      	ldr	r3, [r3, #20]
 8004d4e:	60bb      	str	r3, [r7, #8]
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	681a      	ldr	r2, [r3, #0]
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	f042 0201 	orr.w	r2, r2, #1
 8004d5e:	601a      	str	r2, [r3, #0]
 8004d60:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	681a      	ldr	r2, [r3, #0]
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004d70:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	685b      	ldr	r3, [r3, #4]
 8004d78:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004d7c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004d80:	d172      	bne.n	8004e68 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8004d82:	7bfb      	ldrb	r3, [r7, #15]
 8004d84:	2b22      	cmp	r3, #34	@ 0x22
 8004d86:	d002      	beq.n	8004d8e <I2C_Slave_STOPF+0x6a>
 8004d88:	7bfb      	ldrb	r3, [r7, #15]
 8004d8a:	2b2a      	cmp	r3, #42	@ 0x2a
 8004d8c:	d135      	bne.n	8004dfa <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx));
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	685b      	ldr	r3, [r3, #4]
 8004d96:	b29a      	uxth	r2, r3
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004da0:	b29b      	uxth	r3, r3
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d005      	beq.n	8004db2 <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004daa:	f043 0204 	orr.w	r2, r3, #4
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	685a      	ldr	r2, [r3, #4]
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004dc0:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004dc6:	4618      	mov	r0, r3
 8004dc8:	f7fd ff42 	bl	8002c50 <HAL_DMA_GetState>
 8004dcc:	4603      	mov	r3, r0
 8004dce:	2b01      	cmp	r3, #1
 8004dd0:	d049      	beq.n	8004e66 <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004dd6:	4a69      	ldr	r2, [pc, #420]	@ (8004f7c <I2C_Slave_STOPF+0x258>)
 8004dd8:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004dde:	4618      	mov	r0, r3
 8004de0:	f7fd fdb8 	bl	8002954 <HAL_DMA_Abort_IT>
 8004de4:	4603      	mov	r3, r0
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d03d      	beq.n	8004e66 <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004dee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004df0:	687a      	ldr	r2, [r7, #4]
 8004df2:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004df4:	4610      	mov	r0, r2
 8004df6:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004df8:	e035      	b.n	8004e66 <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx));
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	685b      	ldr	r3, [r3, #4]
 8004e02:	b29a      	uxth	r2, r3
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e0c:	b29b      	uxth	r3, r3
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d005      	beq.n	8004e1e <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e16:	f043 0204 	orr.w	r2, r3, #4
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	685a      	ldr	r2, [r3, #4]
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004e2c:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004e32:	4618      	mov	r0, r3
 8004e34:	f7fd ff0c 	bl	8002c50 <HAL_DMA_GetState>
 8004e38:	4603      	mov	r3, r0
 8004e3a:	2b01      	cmp	r3, #1
 8004e3c:	d014      	beq.n	8004e68 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004e42:	4a4e      	ldr	r2, [pc, #312]	@ (8004f7c <I2C_Slave_STOPF+0x258>)
 8004e44:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004e4a:	4618      	mov	r0, r3
 8004e4c:	f7fd fd82 	bl	8002954 <HAL_DMA_Abort_IT>
 8004e50:	4603      	mov	r3, r0
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d008      	beq.n	8004e68 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004e5a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004e5c:	687a      	ldr	r2, [r7, #4]
 8004e5e:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004e60:	4610      	mov	r0, r2
 8004e62:	4798      	blx	r3
 8004e64:	e000      	b.n	8004e68 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004e66:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e6c:	b29b      	uxth	r3, r3
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d03e      	beq.n	8004ef0 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	695b      	ldr	r3, [r3, #20]
 8004e78:	f003 0304 	and.w	r3, r3, #4
 8004e7c:	2b04      	cmp	r3, #4
 8004e7e:	d112      	bne.n	8004ea6 <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	691a      	ldr	r2, [r3, #16]
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e8a:	b2d2      	uxtb	r2, r2
 8004e8c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e92:	1c5a      	adds	r2, r3, #1
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e9c:	b29b      	uxth	r3, r3
 8004e9e:	3b01      	subs	r3, #1
 8004ea0:	b29a      	uxth	r2, r3
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	695b      	ldr	r3, [r3, #20]
 8004eac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004eb0:	2b40      	cmp	r3, #64	@ 0x40
 8004eb2:	d112      	bne.n	8004eda <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	691a      	ldr	r2, [r3, #16]
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ebe:	b2d2      	uxtb	r2, r2
 8004ec0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ec6:	1c5a      	adds	r2, r3, #1
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ed0:	b29b      	uxth	r3, r3
 8004ed2:	3b01      	subs	r3, #1
 8004ed4:	b29a      	uxth	r2, r3
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if (hi2c->XferCount != 0U)
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ede:	b29b      	uxth	r3, r3
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d005      	beq.n	8004ef0 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ee8:	f043 0204 	orr.w	r2, r3, #4
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d003      	beq.n	8004f00 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8004ef8:	6878      	ldr	r0, [r7, #4]
 8004efa:	f000 f8b7 	bl	800506c <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8004efe:	e039      	b.n	8004f74 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8004f00:	7bfb      	ldrb	r3, [r7, #15]
 8004f02:	2b2a      	cmp	r3, #42	@ 0x2a
 8004f04:	d109      	bne.n	8004f1a <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	2200      	movs	r2, #0
 8004f0a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	2228      	movs	r2, #40	@ 0x28
 8004f10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004f14:	6878      	ldr	r0, [r7, #4]
 8004f16:	f7ff f822 	bl	8003f5e <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004f20:	b2db      	uxtb	r3, r3
 8004f22:	2b28      	cmp	r3, #40	@ 0x28
 8004f24:	d111      	bne.n	8004f4a <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	4a15      	ldr	r2, [pc, #84]	@ (8004f80 <I2C_Slave_STOPF+0x25c>)
 8004f2a:	62da      	str	r2, [r3, #44]	@ 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	2200      	movs	r2, #0
 8004f30:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	2220      	movs	r2, #32
 8004f36:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	2200      	movs	r2, #0
 8004f3e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8004f42:	6878      	ldr	r0, [r7, #4]
 8004f44:	f7ff f821 	bl	8003f8a <HAL_I2C_ListenCpltCallback>
}
 8004f48:	e014      	b.n	8004f74 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f4e:	2b22      	cmp	r3, #34	@ 0x22
 8004f50:	d002      	beq.n	8004f58 <I2C_Slave_STOPF+0x234>
 8004f52:	7bfb      	ldrb	r3, [r7, #15]
 8004f54:	2b22      	cmp	r3, #34	@ 0x22
 8004f56:	d10d      	bne.n	8004f74 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	2200      	movs	r2, #0
 8004f5c:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	2220      	movs	r2, #32
 8004f62:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	2200      	movs	r2, #0
 8004f6a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004f6e:	6878      	ldr	r0, [r7, #4]
 8004f70:	f7fe fff5 	bl	8003f5e <HAL_I2C_SlaveRxCpltCallback>
}
 8004f74:	bf00      	nop
 8004f76:	3710      	adds	r7, #16
 8004f78:	46bd      	mov	sp, r7
 8004f7a:	bd80      	pop	{r7, pc}
 8004f7c:	08005629 	.word	0x08005629
 8004f80:	ffff0000 	.word	0xffff0000

08004f84 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8004f84:	b580      	push	{r7, lr}
 8004f86:	b084      	sub	sp, #16
 8004f88:	af00      	add	r7, sp, #0
 8004f8a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004f92:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f98:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8004f9a:	68bb      	ldr	r3, [r7, #8]
 8004f9c:	2b08      	cmp	r3, #8
 8004f9e:	d002      	beq.n	8004fa6 <I2C_Slave_AF+0x22>
 8004fa0:	68bb      	ldr	r3, [r7, #8]
 8004fa2:	2b20      	cmp	r3, #32
 8004fa4:	d129      	bne.n	8004ffa <I2C_Slave_AF+0x76>
 8004fa6:	7bfb      	ldrb	r3, [r7, #15]
 8004fa8:	2b28      	cmp	r3, #40	@ 0x28
 8004faa:	d126      	bne.n	8004ffa <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	4a2e      	ldr	r2, [pc, #184]	@ (8005068 <I2C_Slave_AF+0xe4>)
 8004fb0:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	685a      	ldr	r2, [r3, #4]
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004fc0:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004fca:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	681a      	ldr	r2, [r3, #0]
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004fda:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	2200      	movs	r2, #0
 8004fe0:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	2220      	movs	r2, #32
 8004fe6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	2200      	movs	r2, #0
 8004fee:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8004ff2:	6878      	ldr	r0, [r7, #4]
 8004ff4:	f7fe ffc9 	bl	8003f8a <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 8004ff8:	e031      	b.n	800505e <I2C_Slave_AF+0xda>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8004ffa:	7bfb      	ldrb	r3, [r7, #15]
 8004ffc:	2b21      	cmp	r3, #33	@ 0x21
 8004ffe:	d129      	bne.n	8005054 <I2C_Slave_AF+0xd0>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	4a19      	ldr	r2, [pc, #100]	@ (8005068 <I2C_Slave_AF+0xe4>)
 8005004:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	2221      	movs	r2, #33	@ 0x21
 800500a:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	2220      	movs	r2, #32
 8005010:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	2200      	movs	r2, #0
 8005018:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	685a      	ldr	r2, [r3, #4]
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800502a:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005034:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	681a      	ldr	r2, [r3, #0]
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005044:	601a      	str	r2, [r3, #0]
    I2C_Flush_DR(hi2c);
 8005046:	6878      	ldr	r0, [r7, #4]
 8005048:	f7fe fad0 	bl	80035ec <I2C_Flush_DR>
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800504c:	6878      	ldr	r0, [r7, #4]
 800504e:	f7fe ff7d 	bl	8003f4c <HAL_I2C_SlaveTxCpltCallback>
}
 8005052:	e004      	b.n	800505e <I2C_Slave_AF+0xda>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800505c:	615a      	str	r2, [r3, #20]
}
 800505e:	bf00      	nop
 8005060:	3710      	adds	r7, #16
 8005062:	46bd      	mov	sp, r7
 8005064:	bd80      	pop	{r7, pc}
 8005066:	bf00      	nop
 8005068:	ffff0000 	.word	0xffff0000

0800506c <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 800506c:	b580      	push	{r7, lr}
 800506e:	b084      	sub	sp, #16
 8005070:	af00      	add	r7, sp, #0
 8005072:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800507a:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005082:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8005084:	7bbb      	ldrb	r3, [r7, #14]
 8005086:	2b10      	cmp	r3, #16
 8005088:	d002      	beq.n	8005090 <I2C_ITError+0x24>
 800508a:	7bbb      	ldrb	r3, [r7, #14]
 800508c:	2b40      	cmp	r3, #64	@ 0x40
 800508e:	d10a      	bne.n	80050a6 <I2C_ITError+0x3a>
 8005090:	7bfb      	ldrb	r3, [r7, #15]
 8005092:	2b22      	cmp	r3, #34	@ 0x22
 8005094:	d107      	bne.n	80050a6 <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	681a      	ldr	r2, [r3, #0]
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80050a4:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80050a6:	7bfb      	ldrb	r3, [r7, #15]
 80050a8:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80050ac:	2b28      	cmp	r3, #40	@ 0x28
 80050ae:	d107      	bne.n	80050c0 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	2200      	movs	r2, #0
 80050b4:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	2228      	movs	r2, #40	@ 0x28
 80050ba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 80050be:	e015      	b.n	80050ec <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	685b      	ldr	r3, [r3, #4]
 80050c6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80050ca:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80050ce:	d00a      	beq.n	80050e6 <I2C_ITError+0x7a>
 80050d0:	7bfb      	ldrb	r3, [r7, #15]
 80050d2:	2b60      	cmp	r3, #96	@ 0x60
 80050d4:	d007      	beq.n	80050e6 <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	2220      	movs	r2, #32
 80050da:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	2200      	movs	r2, #0
 80050e2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	2200      	movs	r2, #0
 80050ea:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	685b      	ldr	r3, [r3, #4]
 80050f2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80050f6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80050fa:	d162      	bne.n	80051c2 <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	685a      	ldr	r2, [r3, #4]
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800510a:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005110:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8005114:	b2db      	uxtb	r3, r3
 8005116:	2b01      	cmp	r3, #1
 8005118:	d020      	beq.n	800515c <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800511e:	4a6a      	ldr	r2, [pc, #424]	@ (80052c8 <I2C_ITError+0x25c>)
 8005120:	635a      	str	r2, [r3, #52]	@ 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005126:	4618      	mov	r0, r3
 8005128:	f7fd fc14 	bl	8002954 <HAL_DMA_Abort_IT>
 800512c:	4603      	mov	r3, r0
 800512e:	2b00      	cmp	r3, #0
 8005130:	f000 8089 	beq.w	8005246 <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	681a      	ldr	r2, [r3, #0]
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	f022 0201 	bic.w	r2, r2, #1
 8005142:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	2220      	movs	r2, #32
 8005148:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005150:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005152:	687a      	ldr	r2, [r7, #4]
 8005154:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8005156:	4610      	mov	r0, r2
 8005158:	4798      	blx	r3
 800515a:	e074      	b.n	8005246 <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005160:	4a59      	ldr	r2, [pc, #356]	@ (80052c8 <I2C_ITError+0x25c>)
 8005162:	635a      	str	r2, [r3, #52]	@ 0x34

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005168:	4618      	mov	r0, r3
 800516a:	f7fd fbf3 	bl	8002954 <HAL_DMA_Abort_IT>
 800516e:	4603      	mov	r3, r0
 8005170:	2b00      	cmp	r3, #0
 8005172:	d068      	beq.n	8005246 <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	695b      	ldr	r3, [r3, #20]
 800517a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800517e:	2b40      	cmp	r3, #64	@ 0x40
 8005180:	d10b      	bne.n	800519a <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	691a      	ldr	r2, [r3, #16]
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800518c:	b2d2      	uxtb	r2, r2
 800518e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005194:	1c5a      	adds	r2, r3, #1
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	625a      	str	r2, [r3, #36]	@ 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	681a      	ldr	r2, [r3, #0]
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	f022 0201 	bic.w	r2, r2, #1
 80051a8:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	2220      	movs	r2, #32
 80051ae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051b6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80051b8:	687a      	ldr	r2, [r7, #4]
 80051ba:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80051bc:	4610      	mov	r0, r2
 80051be:	4798      	blx	r3
 80051c0:	e041      	b.n	8005246 <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80051c8:	b2db      	uxtb	r3, r3
 80051ca:	2b60      	cmp	r3, #96	@ 0x60
 80051cc:	d125      	bne.n	800521a <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	2220      	movs	r2, #32
 80051d2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	2200      	movs	r2, #0
 80051da:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	695b      	ldr	r3, [r3, #20]
 80051e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80051e6:	2b40      	cmp	r3, #64	@ 0x40
 80051e8:	d10b      	bne.n	8005202 <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	691a      	ldr	r2, [r3, #16]
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051f4:	b2d2      	uxtb	r2, r2
 80051f6:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051fc:	1c5a      	adds	r2, r3, #1
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	681a      	ldr	r2, [r3, #0]
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	f022 0201 	bic.w	r2, r2, #1
 8005210:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8005212:	6878      	ldr	r0, [r7, #4]
 8005214:	f7fe fecb 	bl	8003fae <HAL_I2C_AbortCpltCallback>
 8005218:	e015      	b.n	8005246 <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	695b      	ldr	r3, [r3, #20]
 8005220:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005224:	2b40      	cmp	r3, #64	@ 0x40
 8005226:	d10b      	bne.n	8005240 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	691a      	ldr	r2, [r3, #16]
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005232:	b2d2      	uxtb	r2, r2
 8005234:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800523a:	1c5a      	adds	r2, r3, #1
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8005240:	6878      	ldr	r0, [r7, #4]
 8005242:	f7fb fe7f 	bl	8000f44 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800524a:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 800524c:	68bb      	ldr	r3, [r7, #8]
 800524e:	f003 0301 	and.w	r3, r3, #1
 8005252:	2b00      	cmp	r3, #0
 8005254:	d10e      	bne.n	8005274 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8005256:	68bb      	ldr	r3, [r7, #8]
 8005258:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 800525c:	2b00      	cmp	r3, #0
 800525e:	d109      	bne.n	8005274 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8005260:	68bb      	ldr	r3, [r7, #8]
 8005262:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8005266:	2b00      	cmp	r3, #0
 8005268:	d104      	bne.n	8005274 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 800526a:	68bb      	ldr	r3, [r7, #8]
 800526c:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8005270:	2b00      	cmp	r3, #0
 8005272:	d007      	beq.n	8005284 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	685a      	ldr	r2, [r3, #4]
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005282:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800528a:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005290:	f003 0304 	and.w	r3, r3, #4
 8005294:	2b04      	cmp	r3, #4
 8005296:	d113      	bne.n	80052c0 <I2C_ITError+0x254>
 8005298:	7bfb      	ldrb	r3, [r7, #15]
 800529a:	2b28      	cmp	r3, #40	@ 0x28
 800529c:	d110      	bne.n	80052c0 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	4a0a      	ldr	r2, [pc, #40]	@ (80052cc <I2C_ITError+0x260>)
 80052a2:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	2200      	movs	r2, #0
 80052a8:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	2220      	movs	r2, #32
 80052ae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	2200      	movs	r2, #0
 80052b6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 80052ba:	6878      	ldr	r0, [r7, #4]
 80052bc:	f7fe fe65 	bl	8003f8a <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80052c0:	bf00      	nop
 80052c2:	3710      	adds	r7, #16
 80052c4:	46bd      	mov	sp, r7
 80052c6:	bd80      	pop	{r7, pc}
 80052c8:	08005629 	.word	0x08005629
 80052cc:	ffff0000 	.word	0xffff0000

080052d0 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80052d0:	b580      	push	{r7, lr}
 80052d2:	b088      	sub	sp, #32
 80052d4:	af02      	add	r7, sp, #8
 80052d6:	60f8      	str	r0, [r7, #12]
 80052d8:	4608      	mov	r0, r1
 80052da:	4611      	mov	r1, r2
 80052dc:	461a      	mov	r2, r3
 80052de:	4603      	mov	r3, r0
 80052e0:	817b      	strh	r3, [r7, #10]
 80052e2:	460b      	mov	r3, r1
 80052e4:	813b      	strh	r3, [r7, #8]
 80052e6:	4613      	mov	r3, r2
 80052e8:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	681a      	ldr	r2, [r3, #0]
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80052f8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80052fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052fc:	9300      	str	r3, [sp, #0]
 80052fe:	6a3b      	ldr	r3, [r7, #32]
 8005300:	2200      	movs	r2, #0
 8005302:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005306:	68f8      	ldr	r0, [r7, #12]
 8005308:	f000 fa36 	bl	8005778 <I2C_WaitOnFlagUntilTimeout>
 800530c:	4603      	mov	r3, r0
 800530e:	2b00      	cmp	r3, #0
 8005310:	d00d      	beq.n	800532e <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800531c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005320:	d103      	bne.n	800532a <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005328:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800532a:	2303      	movs	r3, #3
 800532c:	e05f      	b.n	80053ee <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800532e:	897b      	ldrh	r3, [r7, #10]
 8005330:	b2db      	uxtb	r3, r3
 8005332:	461a      	mov	r2, r3
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800533c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800533e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005340:	6a3a      	ldr	r2, [r7, #32]
 8005342:	492d      	ldr	r1, [pc, #180]	@ (80053f8 <I2C_RequestMemoryWrite+0x128>)
 8005344:	68f8      	ldr	r0, [r7, #12]
 8005346:	f000 fa91 	bl	800586c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800534a:	4603      	mov	r3, r0
 800534c:	2b00      	cmp	r3, #0
 800534e:	d001      	beq.n	8005354 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8005350:	2301      	movs	r3, #1
 8005352:	e04c      	b.n	80053ee <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005354:	2300      	movs	r3, #0
 8005356:	617b      	str	r3, [r7, #20]
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	695b      	ldr	r3, [r3, #20]
 800535e:	617b      	str	r3, [r7, #20]
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	699b      	ldr	r3, [r3, #24]
 8005366:	617b      	str	r3, [r7, #20]
 8005368:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800536a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800536c:	6a39      	ldr	r1, [r7, #32]
 800536e:	68f8      	ldr	r0, [r7, #12]
 8005370:	f000 fb1c 	bl	80059ac <I2C_WaitOnTXEFlagUntilTimeout>
 8005374:	4603      	mov	r3, r0
 8005376:	2b00      	cmp	r3, #0
 8005378:	d00d      	beq.n	8005396 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800537e:	2b04      	cmp	r3, #4
 8005380:	d107      	bne.n	8005392 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	681a      	ldr	r2, [r3, #0]
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005390:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005392:	2301      	movs	r3, #1
 8005394:	e02b      	b.n	80053ee <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005396:	88fb      	ldrh	r3, [r7, #6]
 8005398:	2b01      	cmp	r3, #1
 800539a:	d105      	bne.n	80053a8 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800539c:	893b      	ldrh	r3, [r7, #8]
 800539e:	b2da      	uxtb	r2, r3
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	611a      	str	r2, [r3, #16]
 80053a6:	e021      	b.n	80053ec <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80053a8:	893b      	ldrh	r3, [r7, #8]
 80053aa:	0a1b      	lsrs	r3, r3, #8
 80053ac:	b29b      	uxth	r3, r3
 80053ae:	b2da      	uxtb	r2, r3
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80053b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80053b8:	6a39      	ldr	r1, [r7, #32]
 80053ba:	68f8      	ldr	r0, [r7, #12]
 80053bc:	f000 faf6 	bl	80059ac <I2C_WaitOnTXEFlagUntilTimeout>
 80053c0:	4603      	mov	r3, r0
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d00d      	beq.n	80053e2 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053ca:	2b04      	cmp	r3, #4
 80053cc:	d107      	bne.n	80053de <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	681a      	ldr	r2, [r3, #0]
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80053dc:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80053de:	2301      	movs	r3, #1
 80053e0:	e005      	b.n	80053ee <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80053e2:	893b      	ldrh	r3, [r7, #8]
 80053e4:	b2da      	uxtb	r2, r3
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80053ec:	2300      	movs	r3, #0
}
 80053ee:	4618      	mov	r0, r3
 80053f0:	3718      	adds	r7, #24
 80053f2:	46bd      	mov	sp, r7
 80053f4:	bd80      	pop	{r7, pc}
 80053f6:	bf00      	nop
 80053f8:	00010002 	.word	0x00010002

080053fc <I2C_DMAXferCplt>:
  * @brief  DMA I2C process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAXferCplt(DMA_HandleTypeDef *hdma)
{
 80053fc:	b580      	push	{r7, lr}
 80053fe:	b086      	sub	sp, #24
 8005400:	af00      	add	r7, sp, #0
 8005402:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005408:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800540a:	697b      	ldr	r3, [r7, #20]
 800540c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005410:	74fb      	strb	r3, [r7, #19]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8005412:	697b      	ldr	r3, [r7, #20]
 8005414:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005418:	74bb      	strb	r3, [r7, #18]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 800541a:	697b      	ldr	r3, [r7, #20]
 800541c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800541e:	60fb      	str	r3, [r7, #12]

  /* Disable EVT and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8005420:	697b      	ldr	r3, [r7, #20]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	685a      	ldr	r2, [r3, #4]
 8005426:	697b      	ldr	r3, [r7, #20]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 800542e:	605a      	str	r2, [r3, #4]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8005430:	697b      	ldr	r3, [r7, #20]
 8005432:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005434:	2b00      	cmp	r3, #0
 8005436:	d003      	beq.n	8005440 <I2C_DMAXferCplt+0x44>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8005438:	697b      	ldr	r3, [r7, #20]
 800543a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800543c:	2200      	movs	r2, #0
 800543e:	629a      	str	r2, [r3, #40]	@ 0x28
  }
  if (hi2c->hdmarx != NULL)
 8005440:	697b      	ldr	r3, [r7, #20]
 8005442:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005444:	2b00      	cmp	r3, #0
 8005446:	d003      	beq.n	8005450 <I2C_DMAXferCplt+0x54>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8005448:	697b      	ldr	r3, [r7, #20]
 800544a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800544c:	2200      	movs	r2, #0
 800544e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  if ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_TX) == (uint32_t)HAL_I2C_STATE_BUSY_TX) || ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_RX) == (uint32_t)HAL_I2C_STATE_BUSY_RX) && (CurrentMode == HAL_I2C_MODE_SLAVE)))
 8005450:	7cfb      	ldrb	r3, [r7, #19]
 8005452:	f003 0321 	and.w	r3, r3, #33	@ 0x21
 8005456:	2b21      	cmp	r3, #33	@ 0x21
 8005458:	d007      	beq.n	800546a <I2C_DMAXferCplt+0x6e>
 800545a:	7cfb      	ldrb	r3, [r7, #19]
 800545c:	f003 0322 	and.w	r3, r3, #34	@ 0x22
 8005460:	2b22      	cmp	r3, #34	@ 0x22
 8005462:	d131      	bne.n	80054c8 <I2C_DMAXferCplt+0xcc>
 8005464:	7cbb      	ldrb	r3, [r7, #18]
 8005466:	2b20      	cmp	r3, #32
 8005468:	d12e      	bne.n	80054c8 <I2C_DMAXferCplt+0xcc>
  {
    /* Disable DMA Request */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800546a:	697b      	ldr	r3, [r7, #20]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	685a      	ldr	r2, [r3, #4]
 8005470:	697b      	ldr	r3, [r7, #20]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005478:	605a      	str	r2, [r3, #4]

    hi2c->XferCount = 0U;
 800547a:	697b      	ldr	r3, [r7, #20]
 800547c:	2200      	movs	r2, #0
 800547e:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8005480:	7cfb      	ldrb	r3, [r7, #19]
 8005482:	2b29      	cmp	r3, #41	@ 0x29
 8005484:	d10a      	bne.n	800549c <I2C_DMAXferCplt+0xa0>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8005486:	697b      	ldr	r3, [r7, #20]
 8005488:	2221      	movs	r2, #33	@ 0x21
 800548a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800548c:	697b      	ldr	r3, [r7, #20]
 800548e:	2228      	movs	r2, #40	@ 0x28
 8005490:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8005494:	6978      	ldr	r0, [r7, #20]
 8005496:	f7fe fd59 	bl	8003f4c <HAL_I2C_SlaveTxCpltCallback>
 800549a:	e00c      	b.n	80054b6 <I2C_DMAXferCplt+0xba>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 800549c:	7cfb      	ldrb	r3, [r7, #19]
 800549e:	2b2a      	cmp	r3, #42	@ 0x2a
 80054a0:	d109      	bne.n	80054b6 <I2C_DMAXferCplt+0xba>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80054a2:	697b      	ldr	r3, [r7, #20]
 80054a4:	2222      	movs	r2, #34	@ 0x22
 80054a6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80054a8:	697b      	ldr	r3, [r7, #20]
 80054aa:	2228      	movs	r2, #40	@ 0x28
 80054ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80054b0:	6978      	ldr	r0, [r7, #20]
 80054b2:	f7fe fd54 	bl	8003f5e <HAL_I2C_SlaveRxCpltCallback>
    {
      /* Do nothing */
    }

    /* Enable EVT and ERR interrupt to treat end of transfer in IRQ handler */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80054b6:	697b      	ldr	r3, [r7, #20]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	685a      	ldr	r2, [r3, #4]
 80054bc:	697b      	ldr	r3, [r7, #20]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 80054c4:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 80054c6:	e074      	b.n	80055b2 <I2C_DMAXferCplt+0x1b6>
  else if (hi2c->Mode != HAL_I2C_MODE_NONE)
 80054c8:	697b      	ldr	r3, [r7, #20]
 80054ca:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80054ce:	b2db      	uxtb	r3, r3
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d06e      	beq.n	80055b2 <I2C_DMAXferCplt+0x1b6>
    if (hi2c->XferCount == (uint16_t)1)
 80054d4:	697b      	ldr	r3, [r7, #20]
 80054d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80054d8:	b29b      	uxth	r3, r3
 80054da:	2b01      	cmp	r3, #1
 80054dc:	d107      	bne.n	80054ee <I2C_DMAXferCplt+0xf2>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80054de:	697b      	ldr	r3, [r7, #20]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	681a      	ldr	r2, [r3, #0]
 80054e4:	697b      	ldr	r3, [r7, #20]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80054ec:	601a      	str	r2, [r3, #0]
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80054ee:	697b      	ldr	r3, [r7, #20]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	685a      	ldr	r2, [r3, #4]
 80054f4:	697b      	ldr	r3, [r7, #20]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 80054fc:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_OTHER_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005504:	d009      	beq.n	800551a <I2C_DMAXferCplt+0x11e>
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	2b08      	cmp	r3, #8
 800550a:	d006      	beq.n	800551a <I2C_DMAXferCplt+0x11e>
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8005512:	d002      	beq.n	800551a <I2C_DMAXferCplt+0x11e>
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	2b20      	cmp	r3, #32
 8005518:	d107      	bne.n	800552a <I2C_DMAXferCplt+0x12e>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800551a:	697b      	ldr	r3, [r7, #20]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	681a      	ldr	r2, [r3, #0]
 8005520:	697b      	ldr	r3, [r7, #20]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005528:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800552a:	697b      	ldr	r3, [r7, #20]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	685a      	ldr	r2, [r3, #4]
 8005530:	697b      	ldr	r3, [r7, #20]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8005538:	605a      	str	r2, [r3, #4]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800553a:	697b      	ldr	r3, [r7, #20]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	685a      	ldr	r2, [r3, #4]
 8005540:	697b      	ldr	r3, [r7, #20]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005548:	605a      	str	r2, [r3, #4]
    hi2c->XferCount = 0U;
 800554a:	697b      	ldr	r3, [r7, #20]
 800554c:	2200      	movs	r2, #0
 800554e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8005550:	697b      	ldr	r3, [r7, #20]
 8005552:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005554:	2b00      	cmp	r3, #0
 8005556:	d003      	beq.n	8005560 <I2C_DMAXferCplt+0x164>
      HAL_I2C_ErrorCallback(hi2c);
 8005558:	6978      	ldr	r0, [r7, #20]
 800555a:	f7fb fcf3 	bl	8000f44 <HAL_I2C_ErrorCallback>
}
 800555e:	e028      	b.n	80055b2 <I2C_DMAXferCplt+0x1b6>
      hi2c->State = HAL_I2C_STATE_READY;
 8005560:	697b      	ldr	r3, [r7, #20]
 8005562:	2220      	movs	r2, #32
 8005564:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005568:	697b      	ldr	r3, [r7, #20]
 800556a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800556e:	b2db      	uxtb	r3, r3
 8005570:	2b40      	cmp	r3, #64	@ 0x40
 8005572:	d10a      	bne.n	800558a <I2C_DMAXferCplt+0x18e>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005574:	697b      	ldr	r3, [r7, #20]
 8005576:	2200      	movs	r2, #0
 8005578:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->PreviousState = I2C_STATE_NONE;
 800557c:	697b      	ldr	r3, [r7, #20]
 800557e:	2200      	movs	r2, #0
 8005580:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_I2C_MemRxCpltCallback(hi2c);
 8005582:	6978      	ldr	r0, [r7, #20]
 8005584:	f7fe fd0a 	bl	8003f9c <HAL_I2C_MemRxCpltCallback>
}
 8005588:	e013      	b.n	80055b2 <I2C_DMAXferCplt+0x1b6>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800558a:	697b      	ldr	r3, [r7, #20]
 800558c:	2200      	movs	r2, #0
 800558e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	2b08      	cmp	r3, #8
 8005596:	d002      	beq.n	800559e <I2C_DMAXferCplt+0x1a2>
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	2b20      	cmp	r3, #32
 800559c:	d103      	bne.n	80055a6 <I2C_DMAXferCplt+0x1aa>
          hi2c->PreviousState = I2C_STATE_NONE;
 800559e:	697b      	ldr	r3, [r7, #20]
 80055a0:	2200      	movs	r2, #0
 80055a2:	631a      	str	r2, [r3, #48]	@ 0x30
 80055a4:	e002      	b.n	80055ac <I2C_DMAXferCplt+0x1b0>
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80055a6:	697b      	ldr	r3, [r7, #20]
 80055a8:	2212      	movs	r2, #18
 80055aa:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_I2C_MasterRxCpltCallback(hi2c);
 80055ac:	6978      	ldr	r0, [r7, #20]
 80055ae:	f7fe fcc4 	bl	8003f3a <HAL_I2C_MasterRxCpltCallback>
}
 80055b2:	bf00      	nop
 80055b4:	3718      	adds	r7, #24
 80055b6:	46bd      	mov	sp, r7
 80055b8:	bd80      	pop	{r7, pc}

080055ba <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 80055ba:	b580      	push	{r7, lr}
 80055bc:	b084      	sub	sp, #16
 80055be:	af00      	add	r7, sp, #0
 80055c0:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055c6:	60fb      	str	r3, [r7, #12]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	d003      	beq.n	80055d8 <I2C_DMAError+0x1e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80055d4:	2200      	movs	r2, #0
 80055d6:	629a      	str	r2, [r3, #40]	@ 0x28
  }
  if (hi2c->hdmarx != NULL)
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80055dc:	2b00      	cmp	r3, #0
 80055de:	d003      	beq.n	80055e8 <I2C_DMAError+0x2e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80055e4:	2200      	movs	r2, #0
 80055e6:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	681a      	ldr	r2, [r3, #0]
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80055f6:	601a      	str	r2, [r3, #0]

  hi2c->XferCount       = 0U;
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	2200      	movs	r2, #0
 80055fc:	855a      	strh	r2, [r3, #42]	@ 0x2a
  hi2c->State           = HAL_I2C_STATE_READY;
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	2220      	movs	r2, #32
 8005602:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->Mode            = HAL_I2C_MODE_NONE;
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	2200      	movs	r2, #0
 800560a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  hi2c->ErrorCode       |= HAL_I2C_ERROR_DMA;
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005612:	f043 0210 	orr.w	r2, r3, #16
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	641a      	str	r2, [r3, #64]	@ 0x40

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ErrorCallback(hi2c);
#else
  HAL_I2C_ErrorCallback(hi2c);
 800561a:	68f8      	ldr	r0, [r7, #12]
 800561c:	f7fb fc92 	bl	8000f44 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8005620:	bf00      	nop
 8005622:	3710      	adds	r7, #16
 8005624:	46bd      	mov	sp, r7
 8005626:	bd80      	pop	{r7, pc}

08005628 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8005628:	b580      	push	{r7, lr}
 800562a:	b086      	sub	sp, #24
 800562c:	af00      	add	r7, sp, #0
 800562e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005630:	2300      	movs	r3, #0
 8005632:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005638:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800563a:	697b      	ldr	r3, [r7, #20]
 800563c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005640:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8005642:	4b4b      	ldr	r3, [pc, #300]	@ (8005770 <I2C_DMAAbort+0x148>)
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	08db      	lsrs	r3, r3, #3
 8005648:	4a4a      	ldr	r2, [pc, #296]	@ (8005774 <I2C_DMAAbort+0x14c>)
 800564a:	fba2 2303 	umull	r2, r3, r2, r3
 800564e:	0a1a      	lsrs	r2, r3, #8
 8005650:	4613      	mov	r3, r2
 8005652:	009b      	lsls	r3, r3, #2
 8005654:	4413      	add	r3, r2
 8005656:	00da      	lsls	r2, r3, #3
 8005658:	1ad3      	subs	r3, r2, r3
 800565a:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	2b00      	cmp	r3, #0
 8005660:	d106      	bne.n	8005670 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005662:	697b      	ldr	r3, [r7, #20]
 8005664:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005666:	f043 0220 	orr.w	r2, r3, #32
 800566a:	697b      	ldr	r3, [r7, #20]
 800566c:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 800566e:	e00a      	b.n	8005686 <I2C_DMAAbort+0x5e>
    }
    count--;
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	3b01      	subs	r3, #1
 8005674:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8005676:	697b      	ldr	r3, [r7, #20]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005680:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005684:	d0ea      	beq.n	800565c <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8005686:	697b      	ldr	r3, [r7, #20]
 8005688:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800568a:	2b00      	cmp	r3, #0
 800568c:	d003      	beq.n	8005696 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 800568e:	697b      	ldr	r3, [r7, #20]
 8005690:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005692:	2200      	movs	r2, #0
 8005694:	629a      	str	r2, [r3, #40]	@ 0x28
  }
  if (hi2c->hdmarx != NULL)
 8005696:	697b      	ldr	r3, [r7, #20]
 8005698:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800569a:	2b00      	cmp	r3, #0
 800569c:	d003      	beq.n	80056a6 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 800569e:	697b      	ldr	r3, [r7, #20]
 80056a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056a2:	2200      	movs	r2, #0
 80056a4:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80056a6:	697b      	ldr	r3, [r7, #20]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	681a      	ldr	r2, [r3, #0]
 80056ac:	697b      	ldr	r3, [r7, #20]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80056b4:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 80056b6:	697b      	ldr	r3, [r7, #20]
 80056b8:	2200      	movs	r2, #0
 80056ba:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 80056bc:	697b      	ldr	r3, [r7, #20]
 80056be:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d003      	beq.n	80056cc <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 80056c4:	697b      	ldr	r3, [r7, #20]
 80056c6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80056c8:	2200      	movs	r2, #0
 80056ca:	635a      	str	r2, [r3, #52]	@ 0x34
  }
  if (hi2c->hdmarx != NULL)
 80056cc:	697b      	ldr	r3, [r7, #20]
 80056ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	d003      	beq.n	80056dc <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 80056d4:	697b      	ldr	r3, [r7, #20]
 80056d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056d8:	2200      	movs	r2, #0
 80056da:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 80056dc:	697b      	ldr	r3, [r7, #20]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	681a      	ldr	r2, [r3, #0]
 80056e2:	697b      	ldr	r3, [r7, #20]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	f022 0201 	bic.w	r2, r2, #1
 80056ea:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 80056ec:	697b      	ldr	r3, [r7, #20]
 80056ee:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80056f2:	b2db      	uxtb	r3, r3
 80056f4:	2b60      	cmp	r3, #96	@ 0x60
 80056f6:	d10e      	bne.n	8005716 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 80056f8:	697b      	ldr	r3, [r7, #20]
 80056fa:	2220      	movs	r2, #32
 80056fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005700:	697b      	ldr	r3, [r7, #20]
 8005702:	2200      	movs	r2, #0
 8005704:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8005708:	697b      	ldr	r3, [r7, #20]
 800570a:	2200      	movs	r2, #0
 800570c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800570e:	6978      	ldr	r0, [r7, #20]
 8005710:	f7fe fc4d 	bl	8003fae <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8005714:	e027      	b.n	8005766 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8005716:	7cfb      	ldrb	r3, [r7, #19]
 8005718:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800571c:	2b28      	cmp	r3, #40	@ 0x28
 800571e:	d117      	bne.n	8005750 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8005720:	697b      	ldr	r3, [r7, #20]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	681a      	ldr	r2, [r3, #0]
 8005726:	697b      	ldr	r3, [r7, #20]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	f042 0201 	orr.w	r2, r2, #1
 800572e:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005730:	697b      	ldr	r3, [r7, #20]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	681a      	ldr	r2, [r3, #0]
 8005736:	697b      	ldr	r3, [r7, #20]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800573e:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8005740:	697b      	ldr	r3, [r7, #20]
 8005742:	2200      	movs	r2, #0
 8005744:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005746:	697b      	ldr	r3, [r7, #20]
 8005748:	2228      	movs	r2, #40	@ 0x28
 800574a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 800574e:	e007      	b.n	8005760 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8005750:	697b      	ldr	r3, [r7, #20]
 8005752:	2220      	movs	r2, #32
 8005754:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005758:	697b      	ldr	r3, [r7, #20]
 800575a:	2200      	movs	r2, #0
 800575c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8005760:	6978      	ldr	r0, [r7, #20]
 8005762:	f7fb fbef 	bl	8000f44 <HAL_I2C_ErrorCallback>
}
 8005766:	bf00      	nop
 8005768:	3718      	adds	r7, #24
 800576a:	46bd      	mov	sp, r7
 800576c:	bd80      	pop	{r7, pc}
 800576e:	bf00      	nop
 8005770:	20000018 	.word	0x20000018
 8005774:	14f8b589 	.word	0x14f8b589

08005778 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005778:	b580      	push	{r7, lr}
 800577a:	b084      	sub	sp, #16
 800577c:	af00      	add	r7, sp, #0
 800577e:	60f8      	str	r0, [r7, #12]
 8005780:	60b9      	str	r1, [r7, #8]
 8005782:	603b      	str	r3, [r7, #0]
 8005784:	4613      	mov	r3, r2
 8005786:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005788:	e048      	b.n	800581c <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800578a:	683b      	ldr	r3, [r7, #0]
 800578c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005790:	d044      	beq.n	800581c <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005792:	f7fc fe35 	bl	8002400 <HAL_GetTick>
 8005796:	4602      	mov	r2, r0
 8005798:	69bb      	ldr	r3, [r7, #24]
 800579a:	1ad3      	subs	r3, r2, r3
 800579c:	683a      	ldr	r2, [r7, #0]
 800579e:	429a      	cmp	r2, r3
 80057a0:	d302      	bcc.n	80057a8 <I2C_WaitOnFlagUntilTimeout+0x30>
 80057a2:	683b      	ldr	r3, [r7, #0]
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d139      	bne.n	800581c <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80057a8:	68bb      	ldr	r3, [r7, #8]
 80057aa:	0c1b      	lsrs	r3, r3, #16
 80057ac:	b2db      	uxtb	r3, r3
 80057ae:	2b01      	cmp	r3, #1
 80057b0:	d10d      	bne.n	80057ce <I2C_WaitOnFlagUntilTimeout+0x56>
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	695b      	ldr	r3, [r3, #20]
 80057b8:	43da      	mvns	r2, r3
 80057ba:	68bb      	ldr	r3, [r7, #8]
 80057bc:	4013      	ands	r3, r2
 80057be:	b29b      	uxth	r3, r3
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	bf0c      	ite	eq
 80057c4:	2301      	moveq	r3, #1
 80057c6:	2300      	movne	r3, #0
 80057c8:	b2db      	uxtb	r3, r3
 80057ca:	461a      	mov	r2, r3
 80057cc:	e00c      	b.n	80057e8 <I2C_WaitOnFlagUntilTimeout+0x70>
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	699b      	ldr	r3, [r3, #24]
 80057d4:	43da      	mvns	r2, r3
 80057d6:	68bb      	ldr	r3, [r7, #8]
 80057d8:	4013      	ands	r3, r2
 80057da:	b29b      	uxth	r3, r3
 80057dc:	2b00      	cmp	r3, #0
 80057de:	bf0c      	ite	eq
 80057e0:	2301      	moveq	r3, #1
 80057e2:	2300      	movne	r3, #0
 80057e4:	b2db      	uxtb	r3, r3
 80057e6:	461a      	mov	r2, r3
 80057e8:	79fb      	ldrb	r3, [r7, #7]
 80057ea:	429a      	cmp	r2, r3
 80057ec:	d116      	bne.n	800581c <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	2200      	movs	r2, #0
 80057f2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	2220      	movs	r2, #32
 80057f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	2200      	movs	r2, #0
 8005800:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005808:	f043 0220 	orr.w	r2, r3, #32
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	2200      	movs	r2, #0
 8005814:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005818:	2301      	movs	r3, #1
 800581a:	e023      	b.n	8005864 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800581c:	68bb      	ldr	r3, [r7, #8]
 800581e:	0c1b      	lsrs	r3, r3, #16
 8005820:	b2db      	uxtb	r3, r3
 8005822:	2b01      	cmp	r3, #1
 8005824:	d10d      	bne.n	8005842 <I2C_WaitOnFlagUntilTimeout+0xca>
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	695b      	ldr	r3, [r3, #20]
 800582c:	43da      	mvns	r2, r3
 800582e:	68bb      	ldr	r3, [r7, #8]
 8005830:	4013      	ands	r3, r2
 8005832:	b29b      	uxth	r3, r3
 8005834:	2b00      	cmp	r3, #0
 8005836:	bf0c      	ite	eq
 8005838:	2301      	moveq	r3, #1
 800583a:	2300      	movne	r3, #0
 800583c:	b2db      	uxtb	r3, r3
 800583e:	461a      	mov	r2, r3
 8005840:	e00c      	b.n	800585c <I2C_WaitOnFlagUntilTimeout+0xe4>
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	699b      	ldr	r3, [r3, #24]
 8005848:	43da      	mvns	r2, r3
 800584a:	68bb      	ldr	r3, [r7, #8]
 800584c:	4013      	ands	r3, r2
 800584e:	b29b      	uxth	r3, r3
 8005850:	2b00      	cmp	r3, #0
 8005852:	bf0c      	ite	eq
 8005854:	2301      	moveq	r3, #1
 8005856:	2300      	movne	r3, #0
 8005858:	b2db      	uxtb	r3, r3
 800585a:	461a      	mov	r2, r3
 800585c:	79fb      	ldrb	r3, [r7, #7]
 800585e:	429a      	cmp	r2, r3
 8005860:	d093      	beq.n	800578a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005862:	2300      	movs	r3, #0
}
 8005864:	4618      	mov	r0, r3
 8005866:	3710      	adds	r7, #16
 8005868:	46bd      	mov	sp, r7
 800586a:	bd80      	pop	{r7, pc}

0800586c <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800586c:	b580      	push	{r7, lr}
 800586e:	b084      	sub	sp, #16
 8005870:	af00      	add	r7, sp, #0
 8005872:	60f8      	str	r0, [r7, #12]
 8005874:	60b9      	str	r1, [r7, #8]
 8005876:	607a      	str	r2, [r7, #4]
 8005878:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800587a:	e071      	b.n	8005960 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	695b      	ldr	r3, [r3, #20]
 8005882:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005886:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800588a:	d123      	bne.n	80058d4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	681a      	ldr	r2, [r3, #0]
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800589a:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80058a4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	2200      	movs	r2, #0
 80058aa:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	2220      	movs	r2, #32
 80058b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	2200      	movs	r2, #0
 80058b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058c0:	f043 0204 	orr.w	r2, r3, #4
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	2200      	movs	r2, #0
 80058cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80058d0:	2301      	movs	r3, #1
 80058d2:	e067      	b.n	80059a4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058da:	d041      	beq.n	8005960 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80058dc:	f7fc fd90 	bl	8002400 <HAL_GetTick>
 80058e0:	4602      	mov	r2, r0
 80058e2:	683b      	ldr	r3, [r7, #0]
 80058e4:	1ad3      	subs	r3, r2, r3
 80058e6:	687a      	ldr	r2, [r7, #4]
 80058e8:	429a      	cmp	r2, r3
 80058ea:	d302      	bcc.n	80058f2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d136      	bne.n	8005960 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80058f2:	68bb      	ldr	r3, [r7, #8]
 80058f4:	0c1b      	lsrs	r3, r3, #16
 80058f6:	b2db      	uxtb	r3, r3
 80058f8:	2b01      	cmp	r3, #1
 80058fa:	d10c      	bne.n	8005916 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	695b      	ldr	r3, [r3, #20]
 8005902:	43da      	mvns	r2, r3
 8005904:	68bb      	ldr	r3, [r7, #8]
 8005906:	4013      	ands	r3, r2
 8005908:	b29b      	uxth	r3, r3
 800590a:	2b00      	cmp	r3, #0
 800590c:	bf14      	ite	ne
 800590e:	2301      	movne	r3, #1
 8005910:	2300      	moveq	r3, #0
 8005912:	b2db      	uxtb	r3, r3
 8005914:	e00b      	b.n	800592e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	699b      	ldr	r3, [r3, #24]
 800591c:	43da      	mvns	r2, r3
 800591e:	68bb      	ldr	r3, [r7, #8]
 8005920:	4013      	ands	r3, r2
 8005922:	b29b      	uxth	r3, r3
 8005924:	2b00      	cmp	r3, #0
 8005926:	bf14      	ite	ne
 8005928:	2301      	movne	r3, #1
 800592a:	2300      	moveq	r3, #0
 800592c:	b2db      	uxtb	r3, r3
 800592e:	2b00      	cmp	r3, #0
 8005930:	d016      	beq.n	8005960 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	2200      	movs	r2, #0
 8005936:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	2220      	movs	r2, #32
 800593c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	2200      	movs	r2, #0
 8005944:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800594c:	f043 0220 	orr.w	r2, r3, #32
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	2200      	movs	r2, #0
 8005958:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800595c:	2301      	movs	r3, #1
 800595e:	e021      	b.n	80059a4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005960:	68bb      	ldr	r3, [r7, #8]
 8005962:	0c1b      	lsrs	r3, r3, #16
 8005964:	b2db      	uxtb	r3, r3
 8005966:	2b01      	cmp	r3, #1
 8005968:	d10c      	bne.n	8005984 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	695b      	ldr	r3, [r3, #20]
 8005970:	43da      	mvns	r2, r3
 8005972:	68bb      	ldr	r3, [r7, #8]
 8005974:	4013      	ands	r3, r2
 8005976:	b29b      	uxth	r3, r3
 8005978:	2b00      	cmp	r3, #0
 800597a:	bf14      	ite	ne
 800597c:	2301      	movne	r3, #1
 800597e:	2300      	moveq	r3, #0
 8005980:	b2db      	uxtb	r3, r3
 8005982:	e00b      	b.n	800599c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	699b      	ldr	r3, [r3, #24]
 800598a:	43da      	mvns	r2, r3
 800598c:	68bb      	ldr	r3, [r7, #8]
 800598e:	4013      	ands	r3, r2
 8005990:	b29b      	uxth	r3, r3
 8005992:	2b00      	cmp	r3, #0
 8005994:	bf14      	ite	ne
 8005996:	2301      	movne	r3, #1
 8005998:	2300      	moveq	r3, #0
 800599a:	b2db      	uxtb	r3, r3
 800599c:	2b00      	cmp	r3, #0
 800599e:	f47f af6d 	bne.w	800587c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80059a2:	2300      	movs	r3, #0
}
 80059a4:	4618      	mov	r0, r3
 80059a6:	3710      	adds	r7, #16
 80059a8:	46bd      	mov	sp, r7
 80059aa:	bd80      	pop	{r7, pc}

080059ac <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80059ac:	b580      	push	{r7, lr}
 80059ae:	b084      	sub	sp, #16
 80059b0:	af00      	add	r7, sp, #0
 80059b2:	60f8      	str	r0, [r7, #12]
 80059b4:	60b9      	str	r1, [r7, #8]
 80059b6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80059b8:	e034      	b.n	8005a24 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80059ba:	68f8      	ldr	r0, [r7, #12]
 80059bc:	f000 f8b8 	bl	8005b30 <I2C_IsAcknowledgeFailed>
 80059c0:	4603      	mov	r3, r0
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d001      	beq.n	80059ca <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80059c6:	2301      	movs	r3, #1
 80059c8:	e034      	b.n	8005a34 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80059ca:	68bb      	ldr	r3, [r7, #8]
 80059cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80059d0:	d028      	beq.n	8005a24 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80059d2:	f7fc fd15 	bl	8002400 <HAL_GetTick>
 80059d6:	4602      	mov	r2, r0
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	1ad3      	subs	r3, r2, r3
 80059dc:	68ba      	ldr	r2, [r7, #8]
 80059de:	429a      	cmp	r2, r3
 80059e0:	d302      	bcc.n	80059e8 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80059e2:	68bb      	ldr	r3, [r7, #8]
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	d11d      	bne.n	8005a24 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	695b      	ldr	r3, [r3, #20]
 80059ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80059f2:	2b80      	cmp	r3, #128	@ 0x80
 80059f4:	d016      	beq.n	8005a24 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	2200      	movs	r2, #0
 80059fa:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	2220      	movs	r2, #32
 8005a00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	2200      	movs	r2, #0
 8005a08:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a10:	f043 0220 	orr.w	r2, r3, #32
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	2200      	movs	r2, #0
 8005a1c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005a20:	2301      	movs	r3, #1
 8005a22:	e007      	b.n	8005a34 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	695b      	ldr	r3, [r3, #20]
 8005a2a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005a2e:	2b80      	cmp	r3, #128	@ 0x80
 8005a30:	d1c3      	bne.n	80059ba <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005a32:	2300      	movs	r3, #0
}
 8005a34:	4618      	mov	r0, r3
 8005a36:	3710      	adds	r7, #16
 8005a38:	46bd      	mov	sp, r7
 8005a3a:	bd80      	pop	{r7, pc}

08005a3c <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005a3c:	b580      	push	{r7, lr}
 8005a3e:	b084      	sub	sp, #16
 8005a40:	af00      	add	r7, sp, #0
 8005a42:	60f8      	str	r0, [r7, #12]
 8005a44:	60b9      	str	r1, [r7, #8]
 8005a46:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005a48:	e034      	b.n	8005ab4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005a4a:	68f8      	ldr	r0, [r7, #12]
 8005a4c:	f000 f870 	bl	8005b30 <I2C_IsAcknowledgeFailed>
 8005a50:	4603      	mov	r3, r0
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	d001      	beq.n	8005a5a <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005a56:	2301      	movs	r3, #1
 8005a58:	e034      	b.n	8005ac4 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005a5a:	68bb      	ldr	r3, [r7, #8]
 8005a5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a60:	d028      	beq.n	8005ab4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005a62:	f7fc fccd 	bl	8002400 <HAL_GetTick>
 8005a66:	4602      	mov	r2, r0
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	1ad3      	subs	r3, r2, r3
 8005a6c:	68ba      	ldr	r2, [r7, #8]
 8005a6e:	429a      	cmp	r2, r3
 8005a70:	d302      	bcc.n	8005a78 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8005a72:	68bb      	ldr	r3, [r7, #8]
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	d11d      	bne.n	8005ab4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	695b      	ldr	r3, [r3, #20]
 8005a7e:	f003 0304 	and.w	r3, r3, #4
 8005a82:	2b04      	cmp	r3, #4
 8005a84:	d016      	beq.n	8005ab4 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	2200      	movs	r2, #0
 8005a8a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	2220      	movs	r2, #32
 8005a90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	2200      	movs	r2, #0
 8005a98:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005aa0:	f043 0220 	orr.w	r2, r3, #32
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	2200      	movs	r2, #0
 8005aac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8005ab0:	2301      	movs	r3, #1
 8005ab2:	e007      	b.n	8005ac4 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	695b      	ldr	r3, [r3, #20]
 8005aba:	f003 0304 	and.w	r3, r3, #4
 8005abe:	2b04      	cmp	r3, #4
 8005ac0:	d1c3      	bne.n	8005a4a <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005ac2:	2300      	movs	r3, #0
}
 8005ac4:	4618      	mov	r0, r3
 8005ac6:	3710      	adds	r7, #16
 8005ac8:	46bd      	mov	sp, r7
 8005aca:	bd80      	pop	{r7, pc}

08005acc <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8005acc:	b480      	push	{r7}
 8005ace:	b085      	sub	sp, #20
 8005ad0:	af00      	add	r7, sp, #0
 8005ad2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005ad4:	2300      	movs	r3, #0
 8005ad6:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8005ad8:	4b13      	ldr	r3, [pc, #76]	@ (8005b28 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	08db      	lsrs	r3, r3, #3
 8005ade:	4a13      	ldr	r2, [pc, #76]	@ (8005b2c <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8005ae0:	fba2 2303 	umull	r2, r3, r2, r3
 8005ae4:	0a1a      	lsrs	r2, r3, #8
 8005ae6:	4613      	mov	r3, r2
 8005ae8:	009b      	lsls	r3, r3, #2
 8005aea:	4413      	add	r3, r2
 8005aec:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	3b01      	subs	r3, #1
 8005af2:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	d107      	bne.n	8005b0a <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005afe:	f043 0220 	orr.w	r2, r3, #32
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	641a      	str	r2, [r3, #64]	@ 0x40

      return HAL_ERROR;
 8005b06:	2301      	movs	r3, #1
 8005b08:	e008      	b.n	8005b1c <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005b14:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005b18:	d0e9      	beq.n	8005aee <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8005b1a:	2300      	movs	r3, #0
}
 8005b1c:	4618      	mov	r0, r3
 8005b1e:	3714      	adds	r7, #20
 8005b20:	46bd      	mov	sp, r7
 8005b22:	bc80      	pop	{r7}
 8005b24:	4770      	bx	lr
 8005b26:	bf00      	nop
 8005b28:	20000018 	.word	0x20000018
 8005b2c:	14f8b589 	.word	0x14f8b589

08005b30 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005b30:	b480      	push	{r7}
 8005b32:	b083      	sub	sp, #12
 8005b34:	af00      	add	r7, sp, #0
 8005b36:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	695b      	ldr	r3, [r3, #20]
 8005b3e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005b42:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005b46:	d11b      	bne.n	8005b80 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005b50:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	2200      	movs	r2, #0
 8005b56:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	2220      	movs	r2, #32
 8005b5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	2200      	movs	r2, #0
 8005b64:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b6c:	f043 0204 	orr.w	r2, r3, #4
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	2200      	movs	r2, #0
 8005b78:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8005b7c:	2301      	movs	r3, #1
 8005b7e:	e000      	b.n	8005b82 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005b80:	2300      	movs	r3, #0
}
 8005b82:	4618      	mov	r0, r3
 8005b84:	370c      	adds	r7, #12
 8005b86:	46bd      	mov	sp, r7
 8005b88:	bc80      	pop	{r7}
 8005b8a:	4770      	bx	lr

08005b8c <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8005b8c:	b480      	push	{r7}
 8005b8e:	b083      	sub	sp, #12
 8005b90:	af00      	add	r7, sp, #0
 8005b92:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b98:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8005b9c:	d103      	bne.n	8005ba6 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	2201      	movs	r2, #1
 8005ba2:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8005ba4:	e007      	b.n	8005bb6 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005baa:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8005bae:	d102      	bne.n	8005bb6 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	2208      	movs	r2, #8
 8005bb4:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8005bb6:	bf00      	nop
 8005bb8:	370c      	adds	r7, #12
 8005bba:	46bd      	mov	sp, r7
 8005bbc:	bc80      	pop	{r7}
 8005bbe:	4770      	bx	lr

08005bc0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005bc0:	b580      	push	{r7, lr}
 8005bc2:	b086      	sub	sp, #24
 8005bc4:	af00      	add	r7, sp, #0
 8005bc6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d101      	bne.n	8005bd2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005bce:	2301      	movs	r3, #1
 8005bd0:	e35a      	b.n	8006288 <HAL_RCC_OscConfig+0x6c8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d01c      	beq.n	8005c14 <HAL_RCC_OscConfig+0x54>
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	f003 0301 	and.w	r3, r3, #1
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	d116      	bne.n	8005c14 <HAL_RCC_OscConfig+0x54>
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	f003 0302 	and.w	r3, r3, #2
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d110      	bne.n	8005c14 <HAL_RCC_OscConfig+0x54>
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	f003 0308 	and.w	r3, r3, #8
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	d10a      	bne.n	8005c14 <HAL_RCC_OscConfig+0x54>
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	f003 0304 	and.w	r3, r3, #4
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	d104      	bne.n	8005c14 <HAL_RCC_OscConfig+0x54>
 8005c0a:	f240 1165 	movw	r1, #357	@ 0x165
 8005c0e:	488f      	ldr	r0, [pc, #572]	@ (8005e4c <HAL_RCC_OscConfig+0x28c>)
 8005c10:	f7fb f9cc 	bl	8000fac <assert_failed>

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	f003 0301 	and.w	r3, r3, #1
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	f000 809a 	beq.w	8005d56 <HAL_RCC_OscConfig+0x196>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	685b      	ldr	r3, [r3, #4]
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d00e      	beq.n	8005c48 <HAL_RCC_OscConfig+0x88>
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	685b      	ldr	r3, [r3, #4]
 8005c2e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005c32:	d009      	beq.n	8005c48 <HAL_RCC_OscConfig+0x88>
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	685b      	ldr	r3, [r3, #4]
 8005c38:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005c3c:	d004      	beq.n	8005c48 <HAL_RCC_OscConfig+0x88>
 8005c3e:	f240 116b 	movw	r1, #363	@ 0x16b
 8005c42:	4882      	ldr	r0, [pc, #520]	@ (8005e4c <HAL_RCC_OscConfig+0x28c>)
 8005c44:	f7fb f9b2 	bl	8000fac <assert_failed>

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005c48:	4b81      	ldr	r3, [pc, #516]	@ (8005e50 <HAL_RCC_OscConfig+0x290>)
 8005c4a:	685b      	ldr	r3, [r3, #4]
 8005c4c:	f003 030c 	and.w	r3, r3, #12
 8005c50:	2b04      	cmp	r3, #4
 8005c52:	d00c      	beq.n	8005c6e <HAL_RCC_OscConfig+0xae>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8005c54:	4b7e      	ldr	r3, [pc, #504]	@ (8005e50 <HAL_RCC_OscConfig+0x290>)
 8005c56:	685b      	ldr	r3, [r3, #4]
 8005c58:	f003 030c 	and.w	r3, r3, #12
 8005c5c:	2b08      	cmp	r3, #8
 8005c5e:	d112      	bne.n	8005c86 <HAL_RCC_OscConfig+0xc6>
 8005c60:	4b7b      	ldr	r3, [pc, #492]	@ (8005e50 <HAL_RCC_OscConfig+0x290>)
 8005c62:	685b      	ldr	r3, [r3, #4]
 8005c64:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005c68:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005c6c:	d10b      	bne.n	8005c86 <HAL_RCC_OscConfig+0xc6>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005c6e:	4b78      	ldr	r3, [pc, #480]	@ (8005e50 <HAL_RCC_OscConfig+0x290>)
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d06c      	beq.n	8005d54 <HAL_RCC_OscConfig+0x194>
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	685b      	ldr	r3, [r3, #4]
 8005c7e:	2b00      	cmp	r3, #0
 8005c80:	d168      	bne.n	8005d54 <HAL_RCC_OscConfig+0x194>
      {
        return HAL_ERROR;
 8005c82:	2301      	movs	r3, #1
 8005c84:	e300      	b.n	8006288 <HAL_RCC_OscConfig+0x6c8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	685b      	ldr	r3, [r3, #4]
 8005c8a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005c8e:	d106      	bne.n	8005c9e <HAL_RCC_OscConfig+0xde>
 8005c90:	4b6f      	ldr	r3, [pc, #444]	@ (8005e50 <HAL_RCC_OscConfig+0x290>)
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	4a6e      	ldr	r2, [pc, #440]	@ (8005e50 <HAL_RCC_OscConfig+0x290>)
 8005c96:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005c9a:	6013      	str	r3, [r2, #0]
 8005c9c:	e02e      	b.n	8005cfc <HAL_RCC_OscConfig+0x13c>
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	685b      	ldr	r3, [r3, #4]
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	d10c      	bne.n	8005cc0 <HAL_RCC_OscConfig+0x100>
 8005ca6:	4b6a      	ldr	r3, [pc, #424]	@ (8005e50 <HAL_RCC_OscConfig+0x290>)
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	4a69      	ldr	r2, [pc, #420]	@ (8005e50 <HAL_RCC_OscConfig+0x290>)
 8005cac:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005cb0:	6013      	str	r3, [r2, #0]
 8005cb2:	4b67      	ldr	r3, [pc, #412]	@ (8005e50 <HAL_RCC_OscConfig+0x290>)
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	4a66      	ldr	r2, [pc, #408]	@ (8005e50 <HAL_RCC_OscConfig+0x290>)
 8005cb8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005cbc:	6013      	str	r3, [r2, #0]
 8005cbe:	e01d      	b.n	8005cfc <HAL_RCC_OscConfig+0x13c>
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	685b      	ldr	r3, [r3, #4]
 8005cc4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005cc8:	d10c      	bne.n	8005ce4 <HAL_RCC_OscConfig+0x124>
 8005cca:	4b61      	ldr	r3, [pc, #388]	@ (8005e50 <HAL_RCC_OscConfig+0x290>)
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	4a60      	ldr	r2, [pc, #384]	@ (8005e50 <HAL_RCC_OscConfig+0x290>)
 8005cd0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005cd4:	6013      	str	r3, [r2, #0]
 8005cd6:	4b5e      	ldr	r3, [pc, #376]	@ (8005e50 <HAL_RCC_OscConfig+0x290>)
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	4a5d      	ldr	r2, [pc, #372]	@ (8005e50 <HAL_RCC_OscConfig+0x290>)
 8005cdc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005ce0:	6013      	str	r3, [r2, #0]
 8005ce2:	e00b      	b.n	8005cfc <HAL_RCC_OscConfig+0x13c>
 8005ce4:	4b5a      	ldr	r3, [pc, #360]	@ (8005e50 <HAL_RCC_OscConfig+0x290>)
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	4a59      	ldr	r2, [pc, #356]	@ (8005e50 <HAL_RCC_OscConfig+0x290>)
 8005cea:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005cee:	6013      	str	r3, [r2, #0]
 8005cf0:	4b57      	ldr	r3, [pc, #348]	@ (8005e50 <HAL_RCC_OscConfig+0x290>)
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	4a56      	ldr	r2, [pc, #344]	@ (8005e50 <HAL_RCC_OscConfig+0x290>)
 8005cf6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005cfa:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	685b      	ldr	r3, [r3, #4]
 8005d00:	2b00      	cmp	r3, #0
 8005d02:	d013      	beq.n	8005d2c <HAL_RCC_OscConfig+0x16c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005d04:	f7fc fb7c 	bl	8002400 <HAL_GetTick>
 8005d08:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005d0a:	e008      	b.n	8005d1e <HAL_RCC_OscConfig+0x15e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005d0c:	f7fc fb78 	bl	8002400 <HAL_GetTick>
 8005d10:	4602      	mov	r2, r0
 8005d12:	693b      	ldr	r3, [r7, #16]
 8005d14:	1ad3      	subs	r3, r2, r3
 8005d16:	2b64      	cmp	r3, #100	@ 0x64
 8005d18:	d901      	bls.n	8005d1e <HAL_RCC_OscConfig+0x15e>
          {
            return HAL_TIMEOUT;
 8005d1a:	2303      	movs	r3, #3
 8005d1c:	e2b4      	b.n	8006288 <HAL_RCC_OscConfig+0x6c8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005d1e:	4b4c      	ldr	r3, [pc, #304]	@ (8005e50 <HAL_RCC_OscConfig+0x290>)
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d0f0      	beq.n	8005d0c <HAL_RCC_OscConfig+0x14c>
 8005d2a:	e014      	b.n	8005d56 <HAL_RCC_OscConfig+0x196>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005d2c:	f7fc fb68 	bl	8002400 <HAL_GetTick>
 8005d30:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005d32:	e008      	b.n	8005d46 <HAL_RCC_OscConfig+0x186>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005d34:	f7fc fb64 	bl	8002400 <HAL_GetTick>
 8005d38:	4602      	mov	r2, r0
 8005d3a:	693b      	ldr	r3, [r7, #16]
 8005d3c:	1ad3      	subs	r3, r2, r3
 8005d3e:	2b64      	cmp	r3, #100	@ 0x64
 8005d40:	d901      	bls.n	8005d46 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8005d42:	2303      	movs	r3, #3
 8005d44:	e2a0      	b.n	8006288 <HAL_RCC_OscConfig+0x6c8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005d46:	4b42      	ldr	r3, [pc, #264]	@ (8005e50 <HAL_RCC_OscConfig+0x290>)
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005d4e:	2b00      	cmp	r3, #0
 8005d50:	d1f0      	bne.n	8005d34 <HAL_RCC_OscConfig+0x174>
 8005d52:	e000      	b.n	8005d56 <HAL_RCC_OscConfig+0x196>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005d54:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	f003 0302 	and.w	r3, r3, #2
 8005d5e:	2b00      	cmp	r3, #0
 8005d60:	f000 8080 	beq.w	8005e64 <HAL_RCC_OscConfig+0x2a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	691b      	ldr	r3, [r3, #16]
 8005d68:	2b00      	cmp	r3, #0
 8005d6a:	d008      	beq.n	8005d7e <HAL_RCC_OscConfig+0x1be>
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	691b      	ldr	r3, [r3, #16]
 8005d70:	2b01      	cmp	r3, #1
 8005d72:	d004      	beq.n	8005d7e <HAL_RCC_OscConfig+0x1be>
 8005d74:	f240 119f 	movw	r1, #415	@ 0x19f
 8005d78:	4834      	ldr	r0, [pc, #208]	@ (8005e4c <HAL_RCC_OscConfig+0x28c>)
 8005d7a:	f7fb f917 	bl	8000fac <assert_failed>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	695b      	ldr	r3, [r3, #20]
 8005d82:	2b1f      	cmp	r3, #31
 8005d84:	d904      	bls.n	8005d90 <HAL_RCC_OscConfig+0x1d0>
 8005d86:	f44f 71d0 	mov.w	r1, #416	@ 0x1a0
 8005d8a:	4830      	ldr	r0, [pc, #192]	@ (8005e4c <HAL_RCC_OscConfig+0x28c>)
 8005d8c:	f7fb f90e 	bl	8000fac <assert_failed>

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005d90:	4b2f      	ldr	r3, [pc, #188]	@ (8005e50 <HAL_RCC_OscConfig+0x290>)
 8005d92:	685b      	ldr	r3, [r3, #4]
 8005d94:	f003 030c 	and.w	r3, r3, #12
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	d00b      	beq.n	8005db4 <HAL_RCC_OscConfig+0x1f4>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8005d9c:	4b2c      	ldr	r3, [pc, #176]	@ (8005e50 <HAL_RCC_OscConfig+0x290>)
 8005d9e:	685b      	ldr	r3, [r3, #4]
 8005da0:	f003 030c 	and.w	r3, r3, #12
 8005da4:	2b08      	cmp	r3, #8
 8005da6:	d11c      	bne.n	8005de2 <HAL_RCC_OscConfig+0x222>
 8005da8:	4b29      	ldr	r3, [pc, #164]	@ (8005e50 <HAL_RCC_OscConfig+0x290>)
 8005daa:	685b      	ldr	r3, [r3, #4]
 8005dac:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	d116      	bne.n	8005de2 <HAL_RCC_OscConfig+0x222>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005db4:	4b26      	ldr	r3, [pc, #152]	@ (8005e50 <HAL_RCC_OscConfig+0x290>)
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	f003 0302 	and.w	r3, r3, #2
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	d005      	beq.n	8005dcc <HAL_RCC_OscConfig+0x20c>
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	691b      	ldr	r3, [r3, #16]
 8005dc4:	2b01      	cmp	r3, #1
 8005dc6:	d001      	beq.n	8005dcc <HAL_RCC_OscConfig+0x20c>
      {
        return HAL_ERROR;
 8005dc8:	2301      	movs	r3, #1
 8005dca:	e25d      	b.n	8006288 <HAL_RCC_OscConfig+0x6c8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005dcc:	4b20      	ldr	r3, [pc, #128]	@ (8005e50 <HAL_RCC_OscConfig+0x290>)
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	695b      	ldr	r3, [r3, #20]
 8005dd8:	00db      	lsls	r3, r3, #3
 8005dda:	491d      	ldr	r1, [pc, #116]	@ (8005e50 <HAL_RCC_OscConfig+0x290>)
 8005ddc:	4313      	orrs	r3, r2
 8005dde:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005de0:	e040      	b.n	8005e64 <HAL_RCC_OscConfig+0x2a4>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	691b      	ldr	r3, [r3, #16]
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d020      	beq.n	8005e2c <HAL_RCC_OscConfig+0x26c>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005dea:	4b1a      	ldr	r3, [pc, #104]	@ (8005e54 <HAL_RCC_OscConfig+0x294>)
 8005dec:	2201      	movs	r2, #1
 8005dee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005df0:	f7fc fb06 	bl	8002400 <HAL_GetTick>
 8005df4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005df6:	e008      	b.n	8005e0a <HAL_RCC_OscConfig+0x24a>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005df8:	f7fc fb02 	bl	8002400 <HAL_GetTick>
 8005dfc:	4602      	mov	r2, r0
 8005dfe:	693b      	ldr	r3, [r7, #16]
 8005e00:	1ad3      	subs	r3, r2, r3
 8005e02:	2b02      	cmp	r3, #2
 8005e04:	d901      	bls.n	8005e0a <HAL_RCC_OscConfig+0x24a>
          {
            return HAL_TIMEOUT;
 8005e06:	2303      	movs	r3, #3
 8005e08:	e23e      	b.n	8006288 <HAL_RCC_OscConfig+0x6c8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005e0a:	4b11      	ldr	r3, [pc, #68]	@ (8005e50 <HAL_RCC_OscConfig+0x290>)
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	f003 0302 	and.w	r3, r3, #2
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	d0f0      	beq.n	8005df8 <HAL_RCC_OscConfig+0x238>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005e16:	4b0e      	ldr	r3, [pc, #56]	@ (8005e50 <HAL_RCC_OscConfig+0x290>)
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	695b      	ldr	r3, [r3, #20]
 8005e22:	00db      	lsls	r3, r3, #3
 8005e24:	490a      	ldr	r1, [pc, #40]	@ (8005e50 <HAL_RCC_OscConfig+0x290>)
 8005e26:	4313      	orrs	r3, r2
 8005e28:	600b      	str	r3, [r1, #0]
 8005e2a:	e01b      	b.n	8005e64 <HAL_RCC_OscConfig+0x2a4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005e2c:	4b09      	ldr	r3, [pc, #36]	@ (8005e54 <HAL_RCC_OscConfig+0x294>)
 8005e2e:	2200      	movs	r2, #0
 8005e30:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005e32:	f7fc fae5 	bl	8002400 <HAL_GetTick>
 8005e36:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005e38:	e00e      	b.n	8005e58 <HAL_RCC_OscConfig+0x298>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005e3a:	f7fc fae1 	bl	8002400 <HAL_GetTick>
 8005e3e:	4602      	mov	r2, r0
 8005e40:	693b      	ldr	r3, [r7, #16]
 8005e42:	1ad3      	subs	r3, r2, r3
 8005e44:	2b02      	cmp	r3, #2
 8005e46:	d907      	bls.n	8005e58 <HAL_RCC_OscConfig+0x298>
          {
            return HAL_TIMEOUT;
 8005e48:	2303      	movs	r3, #3
 8005e4a:	e21d      	b.n	8006288 <HAL_RCC_OscConfig+0x6c8>
 8005e4c:	0800c090 	.word	0x0800c090
 8005e50:	40021000 	.word	0x40021000
 8005e54:	42420000 	.word	0x42420000
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005e58:	4b7d      	ldr	r3, [pc, #500]	@ (8006050 <HAL_RCC_OscConfig+0x490>)
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	f003 0302 	and.w	r3, r3, #2
 8005e60:	2b00      	cmp	r3, #0
 8005e62:	d1ea      	bne.n	8005e3a <HAL_RCC_OscConfig+0x27a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	f003 0308 	and.w	r3, r3, #8
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	d040      	beq.n	8005ef2 <HAL_RCC_OscConfig+0x332>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	699b      	ldr	r3, [r3, #24]
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	d008      	beq.n	8005e8a <HAL_RCC_OscConfig+0x2ca>
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	699b      	ldr	r3, [r3, #24]
 8005e7c:	2b01      	cmp	r3, #1
 8005e7e:	d004      	beq.n	8005e8a <HAL_RCC_OscConfig+0x2ca>
 8005e80:	f44f 71f0 	mov.w	r1, #480	@ 0x1e0
 8005e84:	4873      	ldr	r0, [pc, #460]	@ (8006054 <HAL_RCC_OscConfig+0x494>)
 8005e86:	f7fb f891 	bl	8000fac <assert_failed>

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	699b      	ldr	r3, [r3, #24]
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	d019      	beq.n	8005ec6 <HAL_RCC_OscConfig+0x306>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005e92:	4b71      	ldr	r3, [pc, #452]	@ (8006058 <HAL_RCC_OscConfig+0x498>)
 8005e94:	2201      	movs	r2, #1
 8005e96:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005e98:	f7fc fab2 	bl	8002400 <HAL_GetTick>
 8005e9c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005e9e:	e008      	b.n	8005eb2 <HAL_RCC_OscConfig+0x2f2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005ea0:	f7fc faae 	bl	8002400 <HAL_GetTick>
 8005ea4:	4602      	mov	r2, r0
 8005ea6:	693b      	ldr	r3, [r7, #16]
 8005ea8:	1ad3      	subs	r3, r2, r3
 8005eaa:	2b02      	cmp	r3, #2
 8005eac:	d901      	bls.n	8005eb2 <HAL_RCC_OscConfig+0x2f2>
        {
          return HAL_TIMEOUT;
 8005eae:	2303      	movs	r3, #3
 8005eb0:	e1ea      	b.n	8006288 <HAL_RCC_OscConfig+0x6c8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005eb2:	4b67      	ldr	r3, [pc, #412]	@ (8006050 <HAL_RCC_OscConfig+0x490>)
 8005eb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005eb6:	f003 0302 	and.w	r3, r3, #2
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d0f0      	beq.n	8005ea0 <HAL_RCC_OscConfig+0x2e0>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8005ebe:	2001      	movs	r0, #1
 8005ec0:	f000 fc44 	bl	800674c <RCC_Delay>
 8005ec4:	e015      	b.n	8005ef2 <HAL_RCC_OscConfig+0x332>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005ec6:	4b64      	ldr	r3, [pc, #400]	@ (8006058 <HAL_RCC_OscConfig+0x498>)
 8005ec8:	2200      	movs	r2, #0
 8005eca:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005ecc:	f7fc fa98 	bl	8002400 <HAL_GetTick>
 8005ed0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005ed2:	e008      	b.n	8005ee6 <HAL_RCC_OscConfig+0x326>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005ed4:	f7fc fa94 	bl	8002400 <HAL_GetTick>
 8005ed8:	4602      	mov	r2, r0
 8005eda:	693b      	ldr	r3, [r7, #16]
 8005edc:	1ad3      	subs	r3, r2, r3
 8005ede:	2b02      	cmp	r3, #2
 8005ee0:	d901      	bls.n	8005ee6 <HAL_RCC_OscConfig+0x326>
        {
          return HAL_TIMEOUT;
 8005ee2:	2303      	movs	r3, #3
 8005ee4:	e1d0      	b.n	8006288 <HAL_RCC_OscConfig+0x6c8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005ee6:	4b5a      	ldr	r3, [pc, #360]	@ (8006050 <HAL_RCC_OscConfig+0x490>)
 8005ee8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005eea:	f003 0302 	and.w	r3, r3, #2
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	d1f0      	bne.n	8005ed4 <HAL_RCC_OscConfig+0x314>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	f003 0304 	and.w	r3, r3, #4
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	f000 80bf 	beq.w	800607e <HAL_RCC_OscConfig+0x4be>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005f00:	2300      	movs	r3, #0
 8005f02:	75fb      	strb	r3, [r7, #23]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	68db      	ldr	r3, [r3, #12]
 8005f08:	2b00      	cmp	r3, #0
 8005f0a:	d00c      	beq.n	8005f26 <HAL_RCC_OscConfig+0x366>
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	68db      	ldr	r3, [r3, #12]
 8005f10:	2b01      	cmp	r3, #1
 8005f12:	d008      	beq.n	8005f26 <HAL_RCC_OscConfig+0x366>
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	68db      	ldr	r3, [r3, #12]
 8005f18:	2b05      	cmp	r3, #5
 8005f1a:	d004      	beq.n	8005f26 <HAL_RCC_OscConfig+0x366>
 8005f1c:	f240 210f 	movw	r1, #527	@ 0x20f
 8005f20:	484c      	ldr	r0, [pc, #304]	@ (8006054 <HAL_RCC_OscConfig+0x494>)
 8005f22:	f7fb f843 	bl	8000fac <assert_failed>

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005f26:	4b4a      	ldr	r3, [pc, #296]	@ (8006050 <HAL_RCC_OscConfig+0x490>)
 8005f28:	69db      	ldr	r3, [r3, #28]
 8005f2a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d10d      	bne.n	8005f4e <HAL_RCC_OscConfig+0x38e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005f32:	4b47      	ldr	r3, [pc, #284]	@ (8006050 <HAL_RCC_OscConfig+0x490>)
 8005f34:	69db      	ldr	r3, [r3, #28]
 8005f36:	4a46      	ldr	r2, [pc, #280]	@ (8006050 <HAL_RCC_OscConfig+0x490>)
 8005f38:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005f3c:	61d3      	str	r3, [r2, #28]
 8005f3e:	4b44      	ldr	r3, [pc, #272]	@ (8006050 <HAL_RCC_OscConfig+0x490>)
 8005f40:	69db      	ldr	r3, [r3, #28]
 8005f42:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005f46:	60bb      	str	r3, [r7, #8]
 8005f48:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005f4a:	2301      	movs	r3, #1
 8005f4c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005f4e:	4b43      	ldr	r3, [pc, #268]	@ (800605c <HAL_RCC_OscConfig+0x49c>)
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d118      	bne.n	8005f8c <HAL_RCC_OscConfig+0x3cc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005f5a:	4b40      	ldr	r3, [pc, #256]	@ (800605c <HAL_RCC_OscConfig+0x49c>)
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	4a3f      	ldr	r2, [pc, #252]	@ (800605c <HAL_RCC_OscConfig+0x49c>)
 8005f60:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005f64:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005f66:	f7fc fa4b 	bl	8002400 <HAL_GetTick>
 8005f6a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005f6c:	e008      	b.n	8005f80 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005f6e:	f7fc fa47 	bl	8002400 <HAL_GetTick>
 8005f72:	4602      	mov	r2, r0
 8005f74:	693b      	ldr	r3, [r7, #16]
 8005f76:	1ad3      	subs	r3, r2, r3
 8005f78:	2b64      	cmp	r3, #100	@ 0x64
 8005f7a:	d901      	bls.n	8005f80 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8005f7c:	2303      	movs	r3, #3
 8005f7e:	e183      	b.n	8006288 <HAL_RCC_OscConfig+0x6c8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005f80:	4b36      	ldr	r3, [pc, #216]	@ (800605c <HAL_RCC_OscConfig+0x49c>)
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005f88:	2b00      	cmp	r3, #0
 8005f8a:	d0f0      	beq.n	8005f6e <HAL_RCC_OscConfig+0x3ae>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	68db      	ldr	r3, [r3, #12]
 8005f90:	2b01      	cmp	r3, #1
 8005f92:	d106      	bne.n	8005fa2 <HAL_RCC_OscConfig+0x3e2>
 8005f94:	4b2e      	ldr	r3, [pc, #184]	@ (8006050 <HAL_RCC_OscConfig+0x490>)
 8005f96:	6a1b      	ldr	r3, [r3, #32]
 8005f98:	4a2d      	ldr	r2, [pc, #180]	@ (8006050 <HAL_RCC_OscConfig+0x490>)
 8005f9a:	f043 0301 	orr.w	r3, r3, #1
 8005f9e:	6213      	str	r3, [r2, #32]
 8005fa0:	e02d      	b.n	8005ffe <HAL_RCC_OscConfig+0x43e>
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	68db      	ldr	r3, [r3, #12]
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	d10c      	bne.n	8005fc4 <HAL_RCC_OscConfig+0x404>
 8005faa:	4b29      	ldr	r3, [pc, #164]	@ (8006050 <HAL_RCC_OscConfig+0x490>)
 8005fac:	6a1b      	ldr	r3, [r3, #32]
 8005fae:	4a28      	ldr	r2, [pc, #160]	@ (8006050 <HAL_RCC_OscConfig+0x490>)
 8005fb0:	f023 0301 	bic.w	r3, r3, #1
 8005fb4:	6213      	str	r3, [r2, #32]
 8005fb6:	4b26      	ldr	r3, [pc, #152]	@ (8006050 <HAL_RCC_OscConfig+0x490>)
 8005fb8:	6a1b      	ldr	r3, [r3, #32]
 8005fba:	4a25      	ldr	r2, [pc, #148]	@ (8006050 <HAL_RCC_OscConfig+0x490>)
 8005fbc:	f023 0304 	bic.w	r3, r3, #4
 8005fc0:	6213      	str	r3, [r2, #32]
 8005fc2:	e01c      	b.n	8005ffe <HAL_RCC_OscConfig+0x43e>
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	68db      	ldr	r3, [r3, #12]
 8005fc8:	2b05      	cmp	r3, #5
 8005fca:	d10c      	bne.n	8005fe6 <HAL_RCC_OscConfig+0x426>
 8005fcc:	4b20      	ldr	r3, [pc, #128]	@ (8006050 <HAL_RCC_OscConfig+0x490>)
 8005fce:	6a1b      	ldr	r3, [r3, #32]
 8005fd0:	4a1f      	ldr	r2, [pc, #124]	@ (8006050 <HAL_RCC_OscConfig+0x490>)
 8005fd2:	f043 0304 	orr.w	r3, r3, #4
 8005fd6:	6213      	str	r3, [r2, #32]
 8005fd8:	4b1d      	ldr	r3, [pc, #116]	@ (8006050 <HAL_RCC_OscConfig+0x490>)
 8005fda:	6a1b      	ldr	r3, [r3, #32]
 8005fdc:	4a1c      	ldr	r2, [pc, #112]	@ (8006050 <HAL_RCC_OscConfig+0x490>)
 8005fde:	f043 0301 	orr.w	r3, r3, #1
 8005fe2:	6213      	str	r3, [r2, #32]
 8005fe4:	e00b      	b.n	8005ffe <HAL_RCC_OscConfig+0x43e>
 8005fe6:	4b1a      	ldr	r3, [pc, #104]	@ (8006050 <HAL_RCC_OscConfig+0x490>)
 8005fe8:	6a1b      	ldr	r3, [r3, #32]
 8005fea:	4a19      	ldr	r2, [pc, #100]	@ (8006050 <HAL_RCC_OscConfig+0x490>)
 8005fec:	f023 0301 	bic.w	r3, r3, #1
 8005ff0:	6213      	str	r3, [r2, #32]
 8005ff2:	4b17      	ldr	r3, [pc, #92]	@ (8006050 <HAL_RCC_OscConfig+0x490>)
 8005ff4:	6a1b      	ldr	r3, [r3, #32]
 8005ff6:	4a16      	ldr	r2, [pc, #88]	@ (8006050 <HAL_RCC_OscConfig+0x490>)
 8005ff8:	f023 0304 	bic.w	r3, r3, #4
 8005ffc:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	68db      	ldr	r3, [r3, #12]
 8006002:	2b00      	cmp	r3, #0
 8006004:	d015      	beq.n	8006032 <HAL_RCC_OscConfig+0x472>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006006:	f7fc f9fb 	bl	8002400 <HAL_GetTick>
 800600a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800600c:	e00a      	b.n	8006024 <HAL_RCC_OscConfig+0x464>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800600e:	f7fc f9f7 	bl	8002400 <HAL_GetTick>
 8006012:	4602      	mov	r2, r0
 8006014:	693b      	ldr	r3, [r7, #16]
 8006016:	1ad3      	subs	r3, r2, r3
 8006018:	f241 3288 	movw	r2, #5000	@ 0x1388
 800601c:	4293      	cmp	r3, r2
 800601e:	d901      	bls.n	8006024 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8006020:	2303      	movs	r3, #3
 8006022:	e131      	b.n	8006288 <HAL_RCC_OscConfig+0x6c8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006024:	4b0a      	ldr	r3, [pc, #40]	@ (8006050 <HAL_RCC_OscConfig+0x490>)
 8006026:	6a1b      	ldr	r3, [r3, #32]
 8006028:	f003 0302 	and.w	r3, r3, #2
 800602c:	2b00      	cmp	r3, #0
 800602e:	d0ee      	beq.n	800600e <HAL_RCC_OscConfig+0x44e>
 8006030:	e01c      	b.n	800606c <HAL_RCC_OscConfig+0x4ac>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006032:	f7fc f9e5 	bl	8002400 <HAL_GetTick>
 8006036:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006038:	e012      	b.n	8006060 <HAL_RCC_OscConfig+0x4a0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800603a:	f7fc f9e1 	bl	8002400 <HAL_GetTick>
 800603e:	4602      	mov	r2, r0
 8006040:	693b      	ldr	r3, [r7, #16]
 8006042:	1ad3      	subs	r3, r2, r3
 8006044:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006048:	4293      	cmp	r3, r2
 800604a:	d909      	bls.n	8006060 <HAL_RCC_OscConfig+0x4a0>
        {
          return HAL_TIMEOUT;
 800604c:	2303      	movs	r3, #3
 800604e:	e11b      	b.n	8006288 <HAL_RCC_OscConfig+0x6c8>
 8006050:	40021000 	.word	0x40021000
 8006054:	0800c090 	.word	0x0800c090
 8006058:	42420480 	.word	0x42420480
 800605c:	40007000 	.word	0x40007000
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006060:	4b8b      	ldr	r3, [pc, #556]	@ (8006290 <HAL_RCC_OscConfig+0x6d0>)
 8006062:	6a1b      	ldr	r3, [r3, #32]
 8006064:	f003 0302 	and.w	r3, r3, #2
 8006068:	2b00      	cmp	r3, #0
 800606a:	d1e6      	bne.n	800603a <HAL_RCC_OscConfig+0x47a>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800606c:	7dfb      	ldrb	r3, [r7, #23]
 800606e:	2b01      	cmp	r3, #1
 8006070:	d105      	bne.n	800607e <HAL_RCC_OscConfig+0x4be>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006072:	4b87      	ldr	r3, [pc, #540]	@ (8006290 <HAL_RCC_OscConfig+0x6d0>)
 8006074:	69db      	ldr	r3, [r3, #28]
 8006076:	4a86      	ldr	r2, [pc, #536]	@ (8006290 <HAL_RCC_OscConfig+0x6d0>)
 8006078:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800607c:	61d3      	str	r3, [r2, #28]
  }

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	69db      	ldr	r3, [r3, #28]
 8006082:	2b00      	cmp	r3, #0
 8006084:	d00c      	beq.n	80060a0 <HAL_RCC_OscConfig+0x4e0>
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	69db      	ldr	r3, [r3, #28]
 800608a:	2b01      	cmp	r3, #1
 800608c:	d008      	beq.n	80060a0 <HAL_RCC_OscConfig+0x4e0>
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	69db      	ldr	r3, [r3, #28]
 8006092:	2b02      	cmp	r3, #2
 8006094:	d004      	beq.n	80060a0 <HAL_RCC_OscConfig+0x4e0>
 8006096:	f240 21ad 	movw	r1, #685	@ 0x2ad
 800609a:	487e      	ldr	r0, [pc, #504]	@ (8006294 <HAL_RCC_OscConfig+0x6d4>)
 800609c:	f7fa ff86 	bl	8000fac <assert_failed>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	69db      	ldr	r3, [r3, #28]
 80060a4:	2b00      	cmp	r3, #0
 80060a6:	f000 80ee 	beq.w	8006286 <HAL_RCC_OscConfig+0x6c6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80060aa:	4b79      	ldr	r3, [pc, #484]	@ (8006290 <HAL_RCC_OscConfig+0x6d0>)
 80060ac:	685b      	ldr	r3, [r3, #4]
 80060ae:	f003 030c 	and.w	r3, r3, #12
 80060b2:	2b08      	cmp	r3, #8
 80060b4:	f000 80ce 	beq.w	8006254 <HAL_RCC_OscConfig+0x694>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	69db      	ldr	r3, [r3, #28]
 80060bc:	2b02      	cmp	r3, #2
 80060be:	f040 80b2 	bne.w	8006226 <HAL_RCC_OscConfig+0x666>
      {
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	6a1b      	ldr	r3, [r3, #32]
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d009      	beq.n	80060de <HAL_RCC_OscConfig+0x51e>
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	6a1b      	ldr	r3, [r3, #32]
 80060ce:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80060d2:	d004      	beq.n	80060de <HAL_RCC_OscConfig+0x51e>
 80060d4:	f240 21b6 	movw	r1, #694	@ 0x2b6
 80060d8:	486e      	ldr	r0, [pc, #440]	@ (8006294 <HAL_RCC_OscConfig+0x6d4>)
 80060da:	f7fa ff67 	bl	8000fac <assert_failed>
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	d04a      	beq.n	800617c <HAL_RCC_OscConfig+0x5bc>
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060ea:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80060ee:	d045      	beq.n	800617c <HAL_RCC_OscConfig+0x5bc>
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060f4:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80060f8:	d040      	beq.n	800617c <HAL_RCC_OscConfig+0x5bc>
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060fe:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8006102:	d03b      	beq.n	800617c <HAL_RCC_OscConfig+0x5bc>
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006108:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800610c:	d036      	beq.n	800617c <HAL_RCC_OscConfig+0x5bc>
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006112:	f5b3 1fa0 	cmp.w	r3, #1310720	@ 0x140000
 8006116:	d031      	beq.n	800617c <HAL_RCC_OscConfig+0x5bc>
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800611c:	f5b3 1fc0 	cmp.w	r3, #1572864	@ 0x180000
 8006120:	d02c      	beq.n	800617c <HAL_RCC_OscConfig+0x5bc>
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006126:	f5b3 1fe0 	cmp.w	r3, #1835008	@ 0x1c0000
 800612a:	d027      	beq.n	800617c <HAL_RCC_OscConfig+0x5bc>
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006130:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006134:	d022      	beq.n	800617c <HAL_RCC_OscConfig+0x5bc>
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800613a:	f5b3 1f10 	cmp.w	r3, #2359296	@ 0x240000
 800613e:	d01d      	beq.n	800617c <HAL_RCC_OscConfig+0x5bc>
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006144:	f5b3 1f20 	cmp.w	r3, #2621440	@ 0x280000
 8006148:	d018      	beq.n	800617c <HAL_RCC_OscConfig+0x5bc>
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800614e:	f5b3 1f30 	cmp.w	r3, #2883584	@ 0x2c0000
 8006152:	d013      	beq.n	800617c <HAL_RCC_OscConfig+0x5bc>
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006158:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800615c:	d00e      	beq.n	800617c <HAL_RCC_OscConfig+0x5bc>
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006162:	f5b3 1f50 	cmp.w	r3, #3407872	@ 0x340000
 8006166:	d009      	beq.n	800617c <HAL_RCC_OscConfig+0x5bc>
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800616c:	f5b3 1f60 	cmp.w	r3, #3670016	@ 0x380000
 8006170:	d004      	beq.n	800617c <HAL_RCC_OscConfig+0x5bc>
 8006172:	f240 21b7 	movw	r1, #695	@ 0x2b7
 8006176:	4847      	ldr	r0, [pc, #284]	@ (8006294 <HAL_RCC_OscConfig+0x6d4>)
 8006178:	f7fa ff18 	bl	8000fac <assert_failed>

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800617c:	4b46      	ldr	r3, [pc, #280]	@ (8006298 <HAL_RCC_OscConfig+0x6d8>)
 800617e:	2200      	movs	r2, #0
 8006180:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006182:	f7fc f93d 	bl	8002400 <HAL_GetTick>
 8006186:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006188:	e008      	b.n	800619c <HAL_RCC_OscConfig+0x5dc>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800618a:	f7fc f939 	bl	8002400 <HAL_GetTick>
 800618e:	4602      	mov	r2, r0
 8006190:	693b      	ldr	r3, [r7, #16]
 8006192:	1ad3      	subs	r3, r2, r3
 8006194:	2b02      	cmp	r3, #2
 8006196:	d901      	bls.n	800619c <HAL_RCC_OscConfig+0x5dc>
          {
            return HAL_TIMEOUT;
 8006198:	2303      	movs	r3, #3
 800619a:	e075      	b.n	8006288 <HAL_RCC_OscConfig+0x6c8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800619c:	4b3c      	ldr	r3, [pc, #240]	@ (8006290 <HAL_RCC_OscConfig+0x6d0>)
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	d1f0      	bne.n	800618a <HAL_RCC_OscConfig+0x5ca>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	6a1b      	ldr	r3, [r3, #32]
 80061ac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80061b0:	d116      	bne.n	80061e0 <HAL_RCC_OscConfig+0x620>
        {
          /* Check the parameter */
          assert_param(IS_RCC_HSE_PREDIV(RCC_OscInitStruct->HSEPredivValue));
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	689b      	ldr	r3, [r3, #8]
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	d009      	beq.n	80061ce <HAL_RCC_OscConfig+0x60e>
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	689b      	ldr	r3, [r3, #8]
 80061be:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80061c2:	d004      	beq.n	80061ce <HAL_RCC_OscConfig+0x60e>
 80061c4:	f240 21cd 	movw	r1, #717	@ 0x2cd
 80061c8:	4832      	ldr	r0, [pc, #200]	@ (8006294 <HAL_RCC_OscConfig+0x6d4>)
 80061ca:	f7fa feef 	bl	8000fac <assert_failed>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80061ce:	4b30      	ldr	r3, [pc, #192]	@ (8006290 <HAL_RCC_OscConfig+0x6d0>)
 80061d0:	685b      	ldr	r3, [r3, #4]
 80061d2:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	689b      	ldr	r3, [r3, #8]
 80061da:	492d      	ldr	r1, [pc, #180]	@ (8006290 <HAL_RCC_OscConfig+0x6d0>)
 80061dc:	4313      	orrs	r3, r2
 80061de:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80061e0:	4b2b      	ldr	r3, [pc, #172]	@ (8006290 <HAL_RCC_OscConfig+0x6d0>)
 80061e2:	685b      	ldr	r3, [r3, #4]
 80061e4:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	6a19      	ldr	r1, [r3, #32]
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061f0:	430b      	orrs	r3, r1
 80061f2:	4927      	ldr	r1, [pc, #156]	@ (8006290 <HAL_RCC_OscConfig+0x6d0>)
 80061f4:	4313      	orrs	r3, r2
 80061f6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80061f8:	4b27      	ldr	r3, [pc, #156]	@ (8006298 <HAL_RCC_OscConfig+0x6d8>)
 80061fa:	2201      	movs	r2, #1
 80061fc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80061fe:	f7fc f8ff 	bl	8002400 <HAL_GetTick>
 8006202:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8006204:	e008      	b.n	8006218 <HAL_RCC_OscConfig+0x658>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006206:	f7fc f8fb 	bl	8002400 <HAL_GetTick>
 800620a:	4602      	mov	r2, r0
 800620c:	693b      	ldr	r3, [r7, #16]
 800620e:	1ad3      	subs	r3, r2, r3
 8006210:	2b02      	cmp	r3, #2
 8006212:	d901      	bls.n	8006218 <HAL_RCC_OscConfig+0x658>
          {
            return HAL_TIMEOUT;
 8006214:	2303      	movs	r3, #3
 8006216:	e037      	b.n	8006288 <HAL_RCC_OscConfig+0x6c8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8006218:	4b1d      	ldr	r3, [pc, #116]	@ (8006290 <HAL_RCC_OscConfig+0x6d0>)
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006220:	2b00      	cmp	r3, #0
 8006222:	d0f0      	beq.n	8006206 <HAL_RCC_OscConfig+0x646>
 8006224:	e02f      	b.n	8006286 <HAL_RCC_OscConfig+0x6c6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006226:	4b1c      	ldr	r3, [pc, #112]	@ (8006298 <HAL_RCC_OscConfig+0x6d8>)
 8006228:	2200      	movs	r2, #0
 800622a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800622c:	f7fc f8e8 	bl	8002400 <HAL_GetTick>
 8006230:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006232:	e008      	b.n	8006246 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006234:	f7fc f8e4 	bl	8002400 <HAL_GetTick>
 8006238:	4602      	mov	r2, r0
 800623a:	693b      	ldr	r3, [r7, #16]
 800623c:	1ad3      	subs	r3, r2, r3
 800623e:	2b02      	cmp	r3, #2
 8006240:	d901      	bls.n	8006246 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8006242:	2303      	movs	r3, #3
 8006244:	e020      	b.n	8006288 <HAL_RCC_OscConfig+0x6c8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006246:	4b12      	ldr	r3, [pc, #72]	@ (8006290 <HAL_RCC_OscConfig+0x6d0>)
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800624e:	2b00      	cmp	r3, #0
 8006250:	d1f0      	bne.n	8006234 <HAL_RCC_OscConfig+0x674>
 8006252:	e018      	b.n	8006286 <HAL_RCC_OscConfig+0x6c6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	69db      	ldr	r3, [r3, #28]
 8006258:	2b01      	cmp	r3, #1
 800625a:	d101      	bne.n	8006260 <HAL_RCC_OscConfig+0x6a0>
      {
        return HAL_ERROR;
 800625c:	2301      	movs	r3, #1
 800625e:	e013      	b.n	8006288 <HAL_RCC_OscConfig+0x6c8>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8006260:	4b0b      	ldr	r3, [pc, #44]	@ (8006290 <HAL_RCC_OscConfig+0x6d0>)
 8006262:	685b      	ldr	r3, [r3, #4]
 8006264:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	6a1b      	ldr	r3, [r3, #32]
 8006270:	429a      	cmp	r2, r3
 8006272:	d106      	bne.n	8006282 <HAL_RCC_OscConfig+0x6c2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800627e:	429a      	cmp	r2, r3
 8006280:	d001      	beq.n	8006286 <HAL_RCC_OscConfig+0x6c6>
        {
          return HAL_ERROR;
 8006282:	2301      	movs	r3, #1
 8006284:	e000      	b.n	8006288 <HAL_RCC_OscConfig+0x6c8>
        }
      }
    }
  }

  return HAL_OK;
 8006286:	2300      	movs	r3, #0
}
 8006288:	4618      	mov	r0, r3
 800628a:	3718      	adds	r7, #24
 800628c:	46bd      	mov	sp, r7
 800628e:	bd80      	pop	{r7, pc}
 8006290:	40021000 	.word	0x40021000
 8006294:	0800c090 	.word	0x0800c090
 8006298:	42420060 	.word	0x42420060

0800629c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800629c:	b580      	push	{r7, lr}
 800629e:	b084      	sub	sp, #16
 80062a0:	af00      	add	r7, sp, #0
 80062a2:	6078      	str	r0, [r7, #4]
 80062a4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	2b00      	cmp	r3, #0
 80062aa:	d101      	bne.n	80062b0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80062ac:	2301      	movs	r3, #1
 80062ae:	e176      	b.n	800659e <HAL_RCC_ClockConfig+0x302>
  }

  /* Check the parameters */
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	f003 0301 	and.w	r3, r3, #1
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	d116      	bne.n	80062ea <HAL_RCC_ClockConfig+0x4e>
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	f003 0302 	and.w	r3, r3, #2
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	d110      	bne.n	80062ea <HAL_RCC_ClockConfig+0x4e>
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	f003 0304 	and.w	r3, r3, #4
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	d10a      	bne.n	80062ea <HAL_RCC_ClockConfig+0x4e>
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	f003 0308 	and.w	r3, r3, #8
 80062dc:	2b00      	cmp	r3, #0
 80062de:	d104      	bne.n	80062ea <HAL_RCC_ClockConfig+0x4e>
 80062e0:	f240 3136 	movw	r1, #822	@ 0x336
 80062e4:	4874      	ldr	r0, [pc, #464]	@ (80064b8 <HAL_RCC_ClockConfig+0x21c>)
 80062e6:	f7fa fe61 	bl	8000fac <assert_failed>
  assert_param(IS_FLASH_LATENCY(FLatency));
 80062ea:	683b      	ldr	r3, [r7, #0]
 80062ec:	2b00      	cmp	r3, #0
 80062ee:	d00a      	beq.n	8006306 <HAL_RCC_ClockConfig+0x6a>
 80062f0:	683b      	ldr	r3, [r7, #0]
 80062f2:	2b01      	cmp	r3, #1
 80062f4:	d007      	beq.n	8006306 <HAL_RCC_ClockConfig+0x6a>
 80062f6:	683b      	ldr	r3, [r7, #0]
 80062f8:	2b02      	cmp	r3, #2
 80062fa:	d004      	beq.n	8006306 <HAL_RCC_ClockConfig+0x6a>
 80062fc:	f240 3137 	movw	r1, #823	@ 0x337
 8006300:	486d      	ldr	r0, [pc, #436]	@ (80064b8 <HAL_RCC_ClockConfig+0x21c>)
 8006302:	f7fa fe53 	bl	8000fac <assert_failed>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006306:	4b6d      	ldr	r3, [pc, #436]	@ (80064bc <HAL_RCC_ClockConfig+0x220>)
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	f003 0307 	and.w	r3, r3, #7
 800630e:	683a      	ldr	r2, [r7, #0]
 8006310:	429a      	cmp	r2, r3
 8006312:	d910      	bls.n	8006336 <HAL_RCC_ClockConfig+0x9a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006314:	4b69      	ldr	r3, [pc, #420]	@ (80064bc <HAL_RCC_ClockConfig+0x220>)
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	f023 0207 	bic.w	r2, r3, #7
 800631c:	4967      	ldr	r1, [pc, #412]	@ (80064bc <HAL_RCC_ClockConfig+0x220>)
 800631e:	683b      	ldr	r3, [r7, #0]
 8006320:	4313      	orrs	r3, r2
 8006322:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006324:	4b65      	ldr	r3, [pc, #404]	@ (80064bc <HAL_RCC_ClockConfig+0x220>)
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	f003 0307 	and.w	r3, r3, #7
 800632c:	683a      	ldr	r2, [r7, #0]
 800632e:	429a      	cmp	r2, r3
 8006330:	d001      	beq.n	8006336 <HAL_RCC_ClockConfig+0x9a>
  {
    return HAL_ERROR;
 8006332:	2301      	movs	r3, #1
 8006334:	e133      	b.n	800659e <HAL_RCC_ClockConfig+0x302>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	f003 0302 	and.w	r3, r3, #2
 800633e:	2b00      	cmp	r3, #0
 8006340:	d049      	beq.n	80063d6 <HAL_RCC_ClockConfig+0x13a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	f003 0304 	and.w	r3, r3, #4
 800634a:	2b00      	cmp	r3, #0
 800634c:	d005      	beq.n	800635a <HAL_RCC_ClockConfig+0xbe>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800634e:	4b5c      	ldr	r3, [pc, #368]	@ (80064c0 <HAL_RCC_ClockConfig+0x224>)
 8006350:	685b      	ldr	r3, [r3, #4]
 8006352:	4a5b      	ldr	r2, [pc, #364]	@ (80064c0 <HAL_RCC_ClockConfig+0x224>)
 8006354:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8006358:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	f003 0308 	and.w	r3, r3, #8
 8006362:	2b00      	cmp	r3, #0
 8006364:	d005      	beq.n	8006372 <HAL_RCC_ClockConfig+0xd6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006366:	4b56      	ldr	r3, [pc, #344]	@ (80064c0 <HAL_RCC_ClockConfig+0x224>)
 8006368:	685b      	ldr	r3, [r3, #4]
 800636a:	4a55      	ldr	r2, [pc, #340]	@ (80064c0 <HAL_RCC_ClockConfig+0x224>)
 800636c:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8006370:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	689b      	ldr	r3, [r3, #8]
 8006376:	2b00      	cmp	r3, #0
 8006378:	d024      	beq.n	80063c4 <HAL_RCC_ClockConfig+0x128>
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	689b      	ldr	r3, [r3, #8]
 800637e:	2b80      	cmp	r3, #128	@ 0x80
 8006380:	d020      	beq.n	80063c4 <HAL_RCC_ClockConfig+0x128>
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	689b      	ldr	r3, [r3, #8]
 8006386:	2b90      	cmp	r3, #144	@ 0x90
 8006388:	d01c      	beq.n	80063c4 <HAL_RCC_ClockConfig+0x128>
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	689b      	ldr	r3, [r3, #8]
 800638e:	2ba0      	cmp	r3, #160	@ 0xa0
 8006390:	d018      	beq.n	80063c4 <HAL_RCC_ClockConfig+0x128>
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	689b      	ldr	r3, [r3, #8]
 8006396:	2bb0      	cmp	r3, #176	@ 0xb0
 8006398:	d014      	beq.n	80063c4 <HAL_RCC_ClockConfig+0x128>
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	689b      	ldr	r3, [r3, #8]
 800639e:	2bc0      	cmp	r3, #192	@ 0xc0
 80063a0:	d010      	beq.n	80063c4 <HAL_RCC_ClockConfig+0x128>
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	689b      	ldr	r3, [r3, #8]
 80063a6:	2bd0      	cmp	r3, #208	@ 0xd0
 80063a8:	d00c      	beq.n	80063c4 <HAL_RCC_ClockConfig+0x128>
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	689b      	ldr	r3, [r3, #8]
 80063ae:	2be0      	cmp	r3, #224	@ 0xe0
 80063b0:	d008      	beq.n	80063c4 <HAL_RCC_ClockConfig+0x128>
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	689b      	ldr	r3, [r3, #8]
 80063b6:	2bf0      	cmp	r3, #240	@ 0xf0
 80063b8:	d004      	beq.n	80063c4 <HAL_RCC_ClockConfig+0x128>
 80063ba:	f240 315d 	movw	r1, #861	@ 0x35d
 80063be:	483e      	ldr	r0, [pc, #248]	@ (80064b8 <HAL_RCC_ClockConfig+0x21c>)
 80063c0:	f7fa fdf4 	bl	8000fac <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80063c4:	4b3e      	ldr	r3, [pc, #248]	@ (80064c0 <HAL_RCC_ClockConfig+0x224>)
 80063c6:	685b      	ldr	r3, [r3, #4]
 80063c8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	689b      	ldr	r3, [r3, #8]
 80063d0:	493b      	ldr	r1, [pc, #236]	@ (80064c0 <HAL_RCC_ClockConfig+0x224>)
 80063d2:	4313      	orrs	r3, r2
 80063d4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	f003 0301 	and.w	r3, r3, #1
 80063de:	2b00      	cmp	r3, #0
 80063e0:	d051      	beq.n	8006486 <HAL_RCC_ClockConfig+0x1ea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	685b      	ldr	r3, [r3, #4]
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	d00c      	beq.n	8006404 <HAL_RCC_ClockConfig+0x168>
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	685b      	ldr	r3, [r3, #4]
 80063ee:	2b01      	cmp	r3, #1
 80063f0:	d008      	beq.n	8006404 <HAL_RCC_ClockConfig+0x168>
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	685b      	ldr	r3, [r3, #4]
 80063f6:	2b02      	cmp	r3, #2
 80063f8:	d004      	beq.n	8006404 <HAL_RCC_ClockConfig+0x168>
 80063fa:	f44f 7159 	mov.w	r1, #868	@ 0x364
 80063fe:	482e      	ldr	r0, [pc, #184]	@ (80064b8 <HAL_RCC_ClockConfig+0x21c>)
 8006400:	f7fa fdd4 	bl	8000fac <assert_failed>

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	685b      	ldr	r3, [r3, #4]
 8006408:	2b01      	cmp	r3, #1
 800640a:	d107      	bne.n	800641c <HAL_RCC_ClockConfig+0x180>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800640c:	4b2c      	ldr	r3, [pc, #176]	@ (80064c0 <HAL_RCC_ClockConfig+0x224>)
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006414:	2b00      	cmp	r3, #0
 8006416:	d115      	bne.n	8006444 <HAL_RCC_ClockConfig+0x1a8>
      {
        return HAL_ERROR;
 8006418:	2301      	movs	r3, #1
 800641a:	e0c0      	b.n	800659e <HAL_RCC_ClockConfig+0x302>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	685b      	ldr	r3, [r3, #4]
 8006420:	2b02      	cmp	r3, #2
 8006422:	d107      	bne.n	8006434 <HAL_RCC_ClockConfig+0x198>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006424:	4b26      	ldr	r3, [pc, #152]	@ (80064c0 <HAL_RCC_ClockConfig+0x224>)
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800642c:	2b00      	cmp	r3, #0
 800642e:	d109      	bne.n	8006444 <HAL_RCC_ClockConfig+0x1a8>
      {
        return HAL_ERROR;
 8006430:	2301      	movs	r3, #1
 8006432:	e0b4      	b.n	800659e <HAL_RCC_ClockConfig+0x302>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006434:	4b22      	ldr	r3, [pc, #136]	@ (80064c0 <HAL_RCC_ClockConfig+0x224>)
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	f003 0302 	and.w	r3, r3, #2
 800643c:	2b00      	cmp	r3, #0
 800643e:	d101      	bne.n	8006444 <HAL_RCC_ClockConfig+0x1a8>
      {
        return HAL_ERROR;
 8006440:	2301      	movs	r3, #1
 8006442:	e0ac      	b.n	800659e <HAL_RCC_ClockConfig+0x302>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006444:	4b1e      	ldr	r3, [pc, #120]	@ (80064c0 <HAL_RCC_ClockConfig+0x224>)
 8006446:	685b      	ldr	r3, [r3, #4]
 8006448:	f023 0203 	bic.w	r2, r3, #3
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	685b      	ldr	r3, [r3, #4]
 8006450:	491b      	ldr	r1, [pc, #108]	@ (80064c0 <HAL_RCC_ClockConfig+0x224>)
 8006452:	4313      	orrs	r3, r2
 8006454:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006456:	f7fb ffd3 	bl	8002400 <HAL_GetTick>
 800645a:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800645c:	e00a      	b.n	8006474 <HAL_RCC_ClockConfig+0x1d8>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800645e:	f7fb ffcf 	bl	8002400 <HAL_GetTick>
 8006462:	4602      	mov	r2, r0
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	1ad3      	subs	r3, r2, r3
 8006468:	f241 3288 	movw	r2, #5000	@ 0x1388
 800646c:	4293      	cmp	r3, r2
 800646e:	d901      	bls.n	8006474 <HAL_RCC_ClockConfig+0x1d8>
      {
        return HAL_TIMEOUT;
 8006470:	2303      	movs	r3, #3
 8006472:	e094      	b.n	800659e <HAL_RCC_ClockConfig+0x302>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006474:	4b12      	ldr	r3, [pc, #72]	@ (80064c0 <HAL_RCC_ClockConfig+0x224>)
 8006476:	685b      	ldr	r3, [r3, #4]
 8006478:	f003 020c 	and.w	r2, r3, #12
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	685b      	ldr	r3, [r3, #4]
 8006480:	009b      	lsls	r3, r3, #2
 8006482:	429a      	cmp	r2, r3
 8006484:	d1eb      	bne.n	800645e <HAL_RCC_ClockConfig+0x1c2>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006486:	4b0d      	ldr	r3, [pc, #52]	@ (80064bc <HAL_RCC_ClockConfig+0x220>)
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	f003 0307 	and.w	r3, r3, #7
 800648e:	683a      	ldr	r2, [r7, #0]
 8006490:	429a      	cmp	r2, r3
 8006492:	d217      	bcs.n	80064c4 <HAL_RCC_ClockConfig+0x228>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006494:	4b09      	ldr	r3, [pc, #36]	@ (80064bc <HAL_RCC_ClockConfig+0x220>)
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	f023 0207 	bic.w	r2, r3, #7
 800649c:	4907      	ldr	r1, [pc, #28]	@ (80064bc <HAL_RCC_ClockConfig+0x220>)
 800649e:	683b      	ldr	r3, [r7, #0]
 80064a0:	4313      	orrs	r3, r2
 80064a2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80064a4:	4b05      	ldr	r3, [pc, #20]	@ (80064bc <HAL_RCC_ClockConfig+0x220>)
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	f003 0307 	and.w	r3, r3, #7
 80064ac:	683a      	ldr	r2, [r7, #0]
 80064ae:	429a      	cmp	r2, r3
 80064b0:	d008      	beq.n	80064c4 <HAL_RCC_ClockConfig+0x228>
  {
    return HAL_ERROR;
 80064b2:	2301      	movs	r3, #1
 80064b4:	e073      	b.n	800659e <HAL_RCC_ClockConfig+0x302>
 80064b6:	bf00      	nop
 80064b8:	0800c090 	.word	0x0800c090
 80064bc:	40022000 	.word	0x40022000
 80064c0:	40021000 	.word	0x40021000
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	f003 0304 	and.w	r3, r3, #4
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	d025      	beq.n	800651c <HAL_RCC_ClockConfig+0x280>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	68db      	ldr	r3, [r3, #12]
 80064d4:	2b00      	cmp	r3, #0
 80064d6:	d018      	beq.n	800650a <HAL_RCC_ClockConfig+0x26e>
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	68db      	ldr	r3, [r3, #12]
 80064dc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80064e0:	d013      	beq.n	800650a <HAL_RCC_ClockConfig+0x26e>
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	68db      	ldr	r3, [r3, #12]
 80064e6:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 80064ea:	d00e      	beq.n	800650a <HAL_RCC_ClockConfig+0x26e>
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	68db      	ldr	r3, [r3, #12]
 80064f0:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80064f4:	d009      	beq.n	800650a <HAL_RCC_ClockConfig+0x26e>
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	68db      	ldr	r3, [r3, #12]
 80064fa:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80064fe:	d004      	beq.n	800650a <HAL_RCC_ClockConfig+0x26e>
 8006500:	f240 31a2 	movw	r1, #930	@ 0x3a2
 8006504:	4828      	ldr	r0, [pc, #160]	@ (80065a8 <HAL_RCC_ClockConfig+0x30c>)
 8006506:	f7fa fd51 	bl	8000fac <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800650a:	4b28      	ldr	r3, [pc, #160]	@ (80065ac <HAL_RCC_ClockConfig+0x310>)
 800650c:	685b      	ldr	r3, [r3, #4]
 800650e:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	68db      	ldr	r3, [r3, #12]
 8006516:	4925      	ldr	r1, [pc, #148]	@ (80065ac <HAL_RCC_ClockConfig+0x310>)
 8006518:	4313      	orrs	r3, r2
 800651a:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	f003 0308 	and.w	r3, r3, #8
 8006524:	2b00      	cmp	r3, #0
 8006526:	d026      	beq.n	8006576 <HAL_RCC_ClockConfig+0x2da>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	691b      	ldr	r3, [r3, #16]
 800652c:	2b00      	cmp	r3, #0
 800652e:	d018      	beq.n	8006562 <HAL_RCC_ClockConfig+0x2c6>
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	691b      	ldr	r3, [r3, #16]
 8006534:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006538:	d013      	beq.n	8006562 <HAL_RCC_ClockConfig+0x2c6>
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	691b      	ldr	r3, [r3, #16]
 800653e:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8006542:	d00e      	beq.n	8006562 <HAL_RCC_ClockConfig+0x2c6>
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	691b      	ldr	r3, [r3, #16]
 8006548:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800654c:	d009      	beq.n	8006562 <HAL_RCC_ClockConfig+0x2c6>
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	691b      	ldr	r3, [r3, #16]
 8006552:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006556:	d004      	beq.n	8006562 <HAL_RCC_ClockConfig+0x2c6>
 8006558:	f240 31a9 	movw	r1, #937	@ 0x3a9
 800655c:	4812      	ldr	r0, [pc, #72]	@ (80065a8 <HAL_RCC_ClockConfig+0x30c>)
 800655e:	f7fa fd25 	bl	8000fac <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8006562:	4b12      	ldr	r3, [pc, #72]	@ (80065ac <HAL_RCC_ClockConfig+0x310>)
 8006564:	685b      	ldr	r3, [r3, #4]
 8006566:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	691b      	ldr	r3, [r3, #16]
 800656e:	00db      	lsls	r3, r3, #3
 8006570:	490e      	ldr	r1, [pc, #56]	@ (80065ac <HAL_RCC_ClockConfig+0x310>)
 8006572:	4313      	orrs	r3, r2
 8006574:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8006576:	f000 f821 	bl	80065bc <HAL_RCC_GetSysClockFreq>
 800657a:	4602      	mov	r2, r0
 800657c:	4b0b      	ldr	r3, [pc, #44]	@ (80065ac <HAL_RCC_ClockConfig+0x310>)
 800657e:	685b      	ldr	r3, [r3, #4]
 8006580:	091b      	lsrs	r3, r3, #4
 8006582:	f003 030f 	and.w	r3, r3, #15
 8006586:	490a      	ldr	r1, [pc, #40]	@ (80065b0 <HAL_RCC_ClockConfig+0x314>)
 8006588:	5ccb      	ldrb	r3, [r1, r3]
 800658a:	fa22 f303 	lsr.w	r3, r2, r3
 800658e:	4a09      	ldr	r2, [pc, #36]	@ (80065b4 <HAL_RCC_ClockConfig+0x318>)
 8006590:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8006592:	4b09      	ldr	r3, [pc, #36]	@ (80065b8 <HAL_RCC_ClockConfig+0x31c>)
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	4618      	mov	r0, r3
 8006598:	f7fb fda0 	bl	80020dc <HAL_InitTick>

  return HAL_OK;
 800659c:	2300      	movs	r3, #0
}
 800659e:	4618      	mov	r0, r3
 80065a0:	3710      	adds	r7, #16
 80065a2:	46bd      	mov	sp, r7
 80065a4:	bd80      	pop	{r7, pc}
 80065a6:	bf00      	nop
 80065a8:	0800c090 	.word	0x0800c090
 80065ac:	40021000 	.word	0x40021000
 80065b0:	0800d204 	.word	0x0800d204
 80065b4:	20000018 	.word	0x20000018
 80065b8:	2000001c 	.word	0x2000001c

080065bc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80065bc:	b480      	push	{r7}
 80065be:	b087      	sub	sp, #28
 80065c0:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80065c2:	2300      	movs	r3, #0
 80065c4:	60fb      	str	r3, [r7, #12]
 80065c6:	2300      	movs	r3, #0
 80065c8:	60bb      	str	r3, [r7, #8]
 80065ca:	2300      	movs	r3, #0
 80065cc:	617b      	str	r3, [r7, #20]
 80065ce:	2300      	movs	r3, #0
 80065d0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80065d2:	2300      	movs	r3, #0
 80065d4:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80065d6:	4b1e      	ldr	r3, [pc, #120]	@ (8006650 <HAL_RCC_GetSysClockFreq+0x94>)
 80065d8:	685b      	ldr	r3, [r3, #4]
 80065da:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	f003 030c 	and.w	r3, r3, #12
 80065e2:	2b04      	cmp	r3, #4
 80065e4:	d002      	beq.n	80065ec <HAL_RCC_GetSysClockFreq+0x30>
 80065e6:	2b08      	cmp	r3, #8
 80065e8:	d003      	beq.n	80065f2 <HAL_RCC_GetSysClockFreq+0x36>
 80065ea:	e027      	b.n	800663c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80065ec:	4b19      	ldr	r3, [pc, #100]	@ (8006654 <HAL_RCC_GetSysClockFreq+0x98>)
 80065ee:	613b      	str	r3, [r7, #16]
      break;
 80065f0:	e027      	b.n	8006642 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	0c9b      	lsrs	r3, r3, #18
 80065f6:	f003 030f 	and.w	r3, r3, #15
 80065fa:	4a17      	ldr	r2, [pc, #92]	@ (8006658 <HAL_RCC_GetSysClockFreq+0x9c>)
 80065fc:	5cd3      	ldrb	r3, [r2, r3]
 80065fe:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006606:	2b00      	cmp	r3, #0
 8006608:	d010      	beq.n	800662c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800660a:	4b11      	ldr	r3, [pc, #68]	@ (8006650 <HAL_RCC_GetSysClockFreq+0x94>)
 800660c:	685b      	ldr	r3, [r3, #4]
 800660e:	0c5b      	lsrs	r3, r3, #17
 8006610:	f003 0301 	and.w	r3, r3, #1
 8006614:	4a11      	ldr	r2, [pc, #68]	@ (800665c <HAL_RCC_GetSysClockFreq+0xa0>)
 8006616:	5cd3      	ldrb	r3, [r2, r3]
 8006618:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	4a0d      	ldr	r2, [pc, #52]	@ (8006654 <HAL_RCC_GetSysClockFreq+0x98>)
 800661e:	fb03 f202 	mul.w	r2, r3, r2
 8006622:	68bb      	ldr	r3, [r7, #8]
 8006624:	fbb2 f3f3 	udiv	r3, r2, r3
 8006628:	617b      	str	r3, [r7, #20]
 800662a:	e004      	b.n	8006636 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	4a0c      	ldr	r2, [pc, #48]	@ (8006660 <HAL_RCC_GetSysClockFreq+0xa4>)
 8006630:	fb02 f303 	mul.w	r3, r2, r3
 8006634:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8006636:	697b      	ldr	r3, [r7, #20]
 8006638:	613b      	str	r3, [r7, #16]
      break;
 800663a:	e002      	b.n	8006642 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800663c:	4b05      	ldr	r3, [pc, #20]	@ (8006654 <HAL_RCC_GetSysClockFreq+0x98>)
 800663e:	613b      	str	r3, [r7, #16]
      break;
 8006640:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006642:	693b      	ldr	r3, [r7, #16]
}
 8006644:	4618      	mov	r0, r3
 8006646:	371c      	adds	r7, #28
 8006648:	46bd      	mov	sp, r7
 800664a:	bc80      	pop	{r7}
 800664c:	4770      	bx	lr
 800664e:	bf00      	nop
 8006650:	40021000 	.word	0x40021000
 8006654:	007a1200 	.word	0x007a1200
 8006658:	0800d21c 	.word	0x0800d21c
 800665c:	0800d22c 	.word	0x0800d22c
 8006660:	003d0900 	.word	0x003d0900

08006664 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006664:	b480      	push	{r7}
 8006666:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006668:	4b02      	ldr	r3, [pc, #8]	@ (8006674 <HAL_RCC_GetHCLKFreq+0x10>)
 800666a:	681b      	ldr	r3, [r3, #0]
}
 800666c:	4618      	mov	r0, r3
 800666e:	46bd      	mov	sp, r7
 8006670:	bc80      	pop	{r7}
 8006672:	4770      	bx	lr
 8006674:	20000018 	.word	0x20000018

08006678 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006678:	b580      	push	{r7, lr}
 800667a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800667c:	f7ff fff2 	bl	8006664 <HAL_RCC_GetHCLKFreq>
 8006680:	4602      	mov	r2, r0
 8006682:	4b05      	ldr	r3, [pc, #20]	@ (8006698 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006684:	685b      	ldr	r3, [r3, #4]
 8006686:	0a1b      	lsrs	r3, r3, #8
 8006688:	f003 0307 	and.w	r3, r3, #7
 800668c:	4903      	ldr	r1, [pc, #12]	@ (800669c <HAL_RCC_GetPCLK1Freq+0x24>)
 800668e:	5ccb      	ldrb	r3, [r1, r3]
 8006690:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006694:	4618      	mov	r0, r3
 8006696:	bd80      	pop	{r7, pc}
 8006698:	40021000 	.word	0x40021000
 800669c:	0800d214 	.word	0x0800d214

080066a0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80066a0:	b580      	push	{r7, lr}
 80066a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80066a4:	f7ff ffde 	bl	8006664 <HAL_RCC_GetHCLKFreq>
 80066a8:	4602      	mov	r2, r0
 80066aa:	4b05      	ldr	r3, [pc, #20]	@ (80066c0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80066ac:	685b      	ldr	r3, [r3, #4]
 80066ae:	0adb      	lsrs	r3, r3, #11
 80066b0:	f003 0307 	and.w	r3, r3, #7
 80066b4:	4903      	ldr	r1, [pc, #12]	@ (80066c4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80066b6:	5ccb      	ldrb	r3, [r1, r3]
 80066b8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80066bc:	4618      	mov	r0, r3
 80066be:	bd80      	pop	{r7, pc}
 80066c0:	40021000 	.word	0x40021000
 80066c4:	0800d214 	.word	0x0800d214

080066c8 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80066c8:	b580      	push	{r7, lr}
 80066ca:	b082      	sub	sp, #8
 80066cc:	af00      	add	r7, sp, #0
 80066ce:	6078      	str	r0, [r7, #4]
 80066d0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	2b00      	cmp	r3, #0
 80066d6:	d104      	bne.n	80066e2 <HAL_RCC_GetClockConfig+0x1a>
 80066d8:	f240 5121 	movw	r1, #1313	@ 0x521
 80066dc:	4818      	ldr	r0, [pc, #96]	@ (8006740 <HAL_RCC_GetClockConfig+0x78>)
 80066de:	f7fa fc65 	bl	8000fac <assert_failed>
  assert_param(pFLatency != NULL);
 80066e2:	683b      	ldr	r3, [r7, #0]
 80066e4:	2b00      	cmp	r3, #0
 80066e6:	d104      	bne.n	80066f2 <HAL_RCC_GetClockConfig+0x2a>
 80066e8:	f240 5122 	movw	r1, #1314	@ 0x522
 80066ec:	4814      	ldr	r0, [pc, #80]	@ (8006740 <HAL_RCC_GetClockConfig+0x78>)
 80066ee:	f7fa fc5d 	bl	8000fac <assert_failed>

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	220f      	movs	r2, #15
 80066f6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80066f8:	4b12      	ldr	r3, [pc, #72]	@ (8006744 <HAL_RCC_GetClockConfig+0x7c>)
 80066fa:	685b      	ldr	r3, [r3, #4]
 80066fc:	f003 0203 	and.w	r2, r3, #3
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8006704:	4b0f      	ldr	r3, [pc, #60]	@ (8006744 <HAL_RCC_GetClockConfig+0x7c>)
 8006706:	685b      	ldr	r3, [r3, #4]
 8006708:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8006710:	4b0c      	ldr	r3, [pc, #48]	@ (8006744 <HAL_RCC_GetClockConfig+0x7c>)
 8006712:	685b      	ldr	r3, [r3, #4]
 8006714:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 800671c:	4b09      	ldr	r3, [pc, #36]	@ (8006744 <HAL_RCC_GetClockConfig+0x7c>)
 800671e:	685b      	ldr	r3, [r3, #4]
 8006720:	08db      	lsrs	r3, r3, #3
 8006722:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800672a:	4b07      	ldr	r3, [pc, #28]	@ (8006748 <HAL_RCC_GetClockConfig+0x80>)
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	f003 0207 	and.w	r2, r3, #7
 8006732:	683b      	ldr	r3, [r7, #0]
 8006734:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 8006736:	bf00      	nop
 8006738:	3708      	adds	r7, #8
 800673a:	46bd      	mov	sp, r7
 800673c:	bd80      	pop	{r7, pc}
 800673e:	bf00      	nop
 8006740:	0800c090 	.word	0x0800c090
 8006744:	40021000 	.word	0x40021000
 8006748:	40022000 	.word	0x40022000

0800674c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800674c:	b480      	push	{r7}
 800674e:	b085      	sub	sp, #20
 8006750:	af00      	add	r7, sp, #0
 8006752:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8006754:	4b0a      	ldr	r3, [pc, #40]	@ (8006780 <RCC_Delay+0x34>)
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	4a0a      	ldr	r2, [pc, #40]	@ (8006784 <RCC_Delay+0x38>)
 800675a:	fba2 2303 	umull	r2, r3, r2, r3
 800675e:	0a5b      	lsrs	r3, r3, #9
 8006760:	687a      	ldr	r2, [r7, #4]
 8006762:	fb02 f303 	mul.w	r3, r2, r3
 8006766:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8006768:	bf00      	nop
  }
  while (Delay --);
 800676a:	68fb      	ldr	r3, [r7, #12]
 800676c:	1e5a      	subs	r2, r3, #1
 800676e:	60fa      	str	r2, [r7, #12]
 8006770:	2b00      	cmp	r3, #0
 8006772:	d1f9      	bne.n	8006768 <RCC_Delay+0x1c>
}
 8006774:	bf00      	nop
 8006776:	bf00      	nop
 8006778:	3714      	adds	r7, #20
 800677a:	46bd      	mov	sp, r7
 800677c:	bc80      	pop	{r7}
 800677e:	4770      	bx	lr
 8006780:	20000018 	.word	0x20000018
 8006784:	10624dd3 	.word	0x10624dd3

08006788 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006788:	b580      	push	{r7, lr}
 800678a:	b082      	sub	sp, #8
 800678c:	af00      	add	r7, sp, #0
 800678e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	2b00      	cmp	r3, #0
 8006794:	d101      	bne.n	800679a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006796:	2301      	movs	r3, #1
 8006798:	e16d      	b.n	8006a76 <HAL_SPI_Init+0x2ee>
  }

  /* Check the parameters */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	4a6b      	ldr	r2, [pc, #428]	@ (800694c <HAL_SPI_Init+0x1c4>)
 80067a0:	4293      	cmp	r3, r2
 80067a2:	d009      	beq.n	80067b8 <HAL_SPI_Init+0x30>
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	4a69      	ldr	r2, [pc, #420]	@ (8006950 <HAL_SPI_Init+0x1c8>)
 80067aa:	4293      	cmp	r3, r2
 80067ac:	d004      	beq.n	80067b8 <HAL_SPI_Init+0x30>
 80067ae:	f44f 71ac 	mov.w	r1, #344	@ 0x158
 80067b2:	4868      	ldr	r0, [pc, #416]	@ (8006954 <HAL_SPI_Init+0x1cc>)
 80067b4:	f7fa fbfa 	bl	8000fac <assert_failed>
  assert_param(IS_SPI_MODE(hspi->Init.Mode));
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	685b      	ldr	r3, [r3, #4]
 80067bc:	2b00      	cmp	r3, #0
 80067be:	d009      	beq.n	80067d4 <HAL_SPI_Init+0x4c>
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	685b      	ldr	r3, [r3, #4]
 80067c4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80067c8:	d004      	beq.n	80067d4 <HAL_SPI_Init+0x4c>
 80067ca:	f240 1159 	movw	r1, #345	@ 0x159
 80067ce:	4861      	ldr	r0, [pc, #388]	@ (8006954 <HAL_SPI_Init+0x1cc>)
 80067d0:	f7fa fbec 	bl	8000fac <assert_failed>
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	689b      	ldr	r3, [r3, #8]
 80067d8:	2b00      	cmp	r3, #0
 80067da:	d00e      	beq.n	80067fa <HAL_SPI_Init+0x72>
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	689b      	ldr	r3, [r3, #8]
 80067e0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80067e4:	d009      	beq.n	80067fa <HAL_SPI_Init+0x72>
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	689b      	ldr	r3, [r3, #8]
 80067ea:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80067ee:	d004      	beq.n	80067fa <HAL_SPI_Init+0x72>
 80067f0:	f44f 71ad 	mov.w	r1, #346	@ 0x15a
 80067f4:	4857      	ldr	r0, [pc, #348]	@ (8006954 <HAL_SPI_Init+0x1cc>)
 80067f6:	f7fa fbd9 	bl	8000fac <assert_failed>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	68db      	ldr	r3, [r3, #12]
 80067fe:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006802:	d008      	beq.n	8006816 <HAL_SPI_Init+0x8e>
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	68db      	ldr	r3, [r3, #12]
 8006808:	2b00      	cmp	r3, #0
 800680a:	d004      	beq.n	8006816 <HAL_SPI_Init+0x8e>
 800680c:	f240 115b 	movw	r1, #347	@ 0x15b
 8006810:	4850      	ldr	r0, [pc, #320]	@ (8006954 <HAL_SPI_Init+0x1cc>)
 8006812:	f7fa fbcb 	bl	8000fac <assert_failed>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	699b      	ldr	r3, [r3, #24]
 800681a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800681e:	d00d      	beq.n	800683c <HAL_SPI_Init+0xb4>
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	699b      	ldr	r3, [r3, #24]
 8006824:	2b00      	cmp	r3, #0
 8006826:	d009      	beq.n	800683c <HAL_SPI_Init+0xb4>
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	699b      	ldr	r3, [r3, #24]
 800682c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006830:	d004      	beq.n	800683c <HAL_SPI_Init+0xb4>
 8006832:	f44f 71ae 	mov.w	r1, #348	@ 0x15c
 8006836:	4847      	ldr	r0, [pc, #284]	@ (8006954 <HAL_SPI_Init+0x1cc>)
 8006838:	f7fa fbb8 	bl	8000fac <assert_failed>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	69db      	ldr	r3, [r3, #28]
 8006840:	2b00      	cmp	r3, #0
 8006842:	d020      	beq.n	8006886 <HAL_SPI_Init+0xfe>
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	69db      	ldr	r3, [r3, #28]
 8006848:	2b08      	cmp	r3, #8
 800684a:	d01c      	beq.n	8006886 <HAL_SPI_Init+0xfe>
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	69db      	ldr	r3, [r3, #28]
 8006850:	2b10      	cmp	r3, #16
 8006852:	d018      	beq.n	8006886 <HAL_SPI_Init+0xfe>
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	69db      	ldr	r3, [r3, #28]
 8006858:	2b18      	cmp	r3, #24
 800685a:	d014      	beq.n	8006886 <HAL_SPI_Init+0xfe>
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	69db      	ldr	r3, [r3, #28]
 8006860:	2b20      	cmp	r3, #32
 8006862:	d010      	beq.n	8006886 <HAL_SPI_Init+0xfe>
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	69db      	ldr	r3, [r3, #28]
 8006868:	2b28      	cmp	r3, #40	@ 0x28
 800686a:	d00c      	beq.n	8006886 <HAL_SPI_Init+0xfe>
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	69db      	ldr	r3, [r3, #28]
 8006870:	2b30      	cmp	r3, #48	@ 0x30
 8006872:	d008      	beq.n	8006886 <HAL_SPI_Init+0xfe>
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	69db      	ldr	r3, [r3, #28]
 8006878:	2b38      	cmp	r3, #56	@ 0x38
 800687a:	d004      	beq.n	8006886 <HAL_SPI_Init+0xfe>
 800687c:	f240 115d 	movw	r1, #349	@ 0x15d
 8006880:	4834      	ldr	r0, [pc, #208]	@ (8006954 <HAL_SPI_Init+0x1cc>)
 8006882:	f7fa fb93 	bl	8000fac <assert_failed>
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	6a1b      	ldr	r3, [r3, #32]
 800688a:	2b00      	cmp	r3, #0
 800688c:	d008      	beq.n	80068a0 <HAL_SPI_Init+0x118>
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	6a1b      	ldr	r3, [r3, #32]
 8006892:	2b80      	cmp	r3, #128	@ 0x80
 8006894:	d004      	beq.n	80068a0 <HAL_SPI_Init+0x118>
 8006896:	f44f 71af 	mov.w	r1, #350	@ 0x15e
 800689a:	482e      	ldr	r0, [pc, #184]	@ (8006954 <HAL_SPI_Init+0x1cc>)
 800689c:	f7fa fb86 	bl	8000fac <assert_failed>
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80068a4:	2b00      	cmp	r3, #0
 80068a6:	d004      	beq.n	80068b2 <HAL_SPI_Init+0x12a>
 80068a8:	f240 1161 	movw	r1, #353	@ 0x161
 80068ac:	4829      	ldr	r0, [pc, #164]	@ (8006954 <HAL_SPI_Init+0x1cc>)
 80068ae:	f7fa fb7d 	bl	8000fac <assert_failed>
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	d14e      	bne.n	8006958 <HAL_SPI_Init+0x1d0>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	691b      	ldr	r3, [r3, #16]
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d008      	beq.n	80068d4 <HAL_SPI_Init+0x14c>
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	691b      	ldr	r3, [r3, #16]
 80068c6:	2b02      	cmp	r3, #2
 80068c8:	d004      	beq.n	80068d4 <HAL_SPI_Init+0x14c>
 80068ca:	f44f 71b2 	mov.w	r1, #356	@ 0x164
 80068ce:	4821      	ldr	r0, [pc, #132]	@ (8006954 <HAL_SPI_Init+0x1cc>)
 80068d0:	f7fa fb6c 	bl	8000fac <assert_failed>
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	695b      	ldr	r3, [r3, #20]
 80068d8:	2b00      	cmp	r3, #0
 80068da:	d008      	beq.n	80068ee <HAL_SPI_Init+0x166>
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	695b      	ldr	r3, [r3, #20]
 80068e0:	2b01      	cmp	r3, #1
 80068e2:	d004      	beq.n	80068ee <HAL_SPI_Init+0x166>
 80068e4:	f240 1165 	movw	r1, #357	@ 0x165
 80068e8:	481a      	ldr	r0, [pc, #104]	@ (8006954 <HAL_SPI_Init+0x1cc>)
 80068ea:	f7fa fb5f 	bl	8000fac <assert_failed>

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	685b      	ldr	r3, [r3, #4]
 80068f2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80068f6:	d125      	bne.n	8006944 <HAL_SPI_Init+0x1bc>
    {
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	69db      	ldr	r3, [r3, #28]
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	d056      	beq.n	80069ae <HAL_SPI_Init+0x226>
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	69db      	ldr	r3, [r3, #28]
 8006904:	2b08      	cmp	r3, #8
 8006906:	d052      	beq.n	80069ae <HAL_SPI_Init+0x226>
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	69db      	ldr	r3, [r3, #28]
 800690c:	2b10      	cmp	r3, #16
 800690e:	d04e      	beq.n	80069ae <HAL_SPI_Init+0x226>
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	69db      	ldr	r3, [r3, #28]
 8006914:	2b18      	cmp	r3, #24
 8006916:	d04a      	beq.n	80069ae <HAL_SPI_Init+0x226>
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	69db      	ldr	r3, [r3, #28]
 800691c:	2b20      	cmp	r3, #32
 800691e:	d046      	beq.n	80069ae <HAL_SPI_Init+0x226>
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	69db      	ldr	r3, [r3, #28]
 8006924:	2b28      	cmp	r3, #40	@ 0x28
 8006926:	d042      	beq.n	80069ae <HAL_SPI_Init+0x226>
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	69db      	ldr	r3, [r3, #28]
 800692c:	2b30      	cmp	r3, #48	@ 0x30
 800692e:	d03e      	beq.n	80069ae <HAL_SPI_Init+0x226>
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	69db      	ldr	r3, [r3, #28]
 8006934:	2b38      	cmp	r3, #56	@ 0x38
 8006936:	d03a      	beq.n	80069ae <HAL_SPI_Init+0x226>
 8006938:	f240 1169 	movw	r1, #361	@ 0x169
 800693c:	4805      	ldr	r0, [pc, #20]	@ (8006954 <HAL_SPI_Init+0x1cc>)
 800693e:	f7fa fb35 	bl	8000fac <assert_failed>
 8006942:	e034      	b.n	80069ae <HAL_SPI_Init+0x226>
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	2200      	movs	r2, #0
 8006948:	61da      	str	r2, [r3, #28]
 800694a:	e030      	b.n	80069ae <HAL_SPI_Init+0x226>
 800694c:	40013000 	.word	0x40013000
 8006950:	40003800 	.word	0x40003800
 8006954:	0800c0c8 	.word	0x0800c0c8
    }
  }
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	69db      	ldr	r3, [r3, #28]
 800695c:	2b00      	cmp	r3, #0
 800695e:	d020      	beq.n	80069a2 <HAL_SPI_Init+0x21a>
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	69db      	ldr	r3, [r3, #28]
 8006964:	2b08      	cmp	r3, #8
 8006966:	d01c      	beq.n	80069a2 <HAL_SPI_Init+0x21a>
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	69db      	ldr	r3, [r3, #28]
 800696c:	2b10      	cmp	r3, #16
 800696e:	d018      	beq.n	80069a2 <HAL_SPI_Init+0x21a>
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	69db      	ldr	r3, [r3, #28]
 8006974:	2b18      	cmp	r3, #24
 8006976:	d014      	beq.n	80069a2 <HAL_SPI_Init+0x21a>
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	69db      	ldr	r3, [r3, #28]
 800697c:	2b20      	cmp	r3, #32
 800697e:	d010      	beq.n	80069a2 <HAL_SPI_Init+0x21a>
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	69db      	ldr	r3, [r3, #28]
 8006984:	2b28      	cmp	r3, #40	@ 0x28
 8006986:	d00c      	beq.n	80069a2 <HAL_SPI_Init+0x21a>
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	69db      	ldr	r3, [r3, #28]
 800698c:	2b30      	cmp	r3, #48	@ 0x30
 800698e:	d008      	beq.n	80069a2 <HAL_SPI_Init+0x21a>
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	69db      	ldr	r3, [r3, #28]
 8006994:	2b38      	cmp	r3, #56	@ 0x38
 8006996:	d004      	beq.n	80069a2 <HAL_SPI_Init+0x21a>
 8006998:	f240 1173 	movw	r1, #371	@ 0x173
 800699c:	4838      	ldr	r0, [pc, #224]	@ (8006a80 <HAL_SPI_Init+0x2f8>)
 800699e:	f7fa fb05 	bl	8000fac <assert_failed>

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	2200      	movs	r2, #0
 80069a6:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	2200      	movs	r2, #0
 80069ac:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	2200      	movs	r2, #0
 80069b2:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80069ba:	b2db      	uxtb	r3, r3
 80069bc:	2b00      	cmp	r3, #0
 80069be:	d106      	bne.n	80069ce <HAL_SPI_Init+0x246>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	2200      	movs	r2, #0
 80069c4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80069c8:	6878      	ldr	r0, [r7, #4]
 80069ca:	f7fa ff93 	bl	80018f4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	2202      	movs	r2, #2
 80069d2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	681a      	ldr	r2, [r3, #0]
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80069e4:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	685b      	ldr	r3, [r3, #4]
 80069ea:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	689b      	ldr	r3, [r3, #8]
 80069f2:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80069f6:	431a      	orrs	r2, r3
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	68db      	ldr	r3, [r3, #12]
 80069fc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006a00:	431a      	orrs	r2, r3
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	691b      	ldr	r3, [r3, #16]
 8006a06:	f003 0302 	and.w	r3, r3, #2
 8006a0a:	431a      	orrs	r2, r3
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	695b      	ldr	r3, [r3, #20]
 8006a10:	f003 0301 	and.w	r3, r3, #1
 8006a14:	431a      	orrs	r2, r3
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	699b      	ldr	r3, [r3, #24]
 8006a1a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006a1e:	431a      	orrs	r2, r3
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	69db      	ldr	r3, [r3, #28]
 8006a24:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006a28:	431a      	orrs	r2, r3
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	6a1b      	ldr	r3, [r3, #32]
 8006a2e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006a32:	ea42 0103 	orr.w	r1, r2, r3
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a3a:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	430a      	orrs	r2, r1
 8006a44:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	699b      	ldr	r3, [r3, #24]
 8006a4a:	0c1a      	lsrs	r2, r3, #16
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	f002 0204 	and.w	r2, r2, #4
 8006a54:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	69da      	ldr	r2, [r3, #28]
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006a64:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	2200      	movs	r2, #0
 8006a6a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	2201      	movs	r2, #1
 8006a70:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8006a74:	2300      	movs	r3, #0
}
 8006a76:	4618      	mov	r0, r3
 8006a78:	3708      	adds	r7, #8
 8006a7a:	46bd      	mov	sp, r7
 8006a7c:	bd80      	pop	{r7, pc}
 8006a7e:	bf00      	nop
 8006a80:	0800c0c8 	.word	0x0800c0c8

08006a84 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006a84:	b580      	push	{r7, lr}
 8006a86:	b088      	sub	sp, #32
 8006a88:	af00      	add	r7, sp, #0
 8006a8a:	60f8      	str	r0, [r7, #12]
 8006a8c:	60b9      	str	r1, [r7, #8]
 8006a8e:	603b      	str	r3, [r7, #0]
 8006a90:	4613      	mov	r3, r2
 8006a92:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  uint16_t initial_TxXferCount;

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));
 8006a94:	68fb      	ldr	r3, [r7, #12]
 8006a96:	689b      	ldr	r3, [r3, #8]
 8006a98:	2b00      	cmp	r3, #0
 8006a9a:	d009      	beq.n	8006ab0 <HAL_SPI_Transmit+0x2c>
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	689b      	ldr	r3, [r3, #8]
 8006aa0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006aa4:	d004      	beq.n	8006ab0 <HAL_SPI_Transmit+0x2c>
 8006aa6:	f240 3121 	movw	r1, #801	@ 0x321
 8006aaa:	4886      	ldr	r0, [pc, #536]	@ (8006cc4 <HAL_SPI_Transmit+0x240>)
 8006aac:	f7fa fa7e 	bl	8000fac <assert_failed>

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006ab0:	f7fb fca6 	bl	8002400 <HAL_GetTick>
 8006ab4:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8006ab6:	88fb      	ldrh	r3, [r7, #6]
 8006ab8:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006aba:	68fb      	ldr	r3, [r7, #12]
 8006abc:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006ac0:	b2db      	uxtb	r3, r3
 8006ac2:	2b01      	cmp	r3, #1
 8006ac4:	d001      	beq.n	8006aca <HAL_SPI_Transmit+0x46>
  {
    return HAL_BUSY;
 8006ac6:	2302      	movs	r3, #2
 8006ac8:	e12c      	b.n	8006d24 <HAL_SPI_Transmit+0x2a0>
  }

  if ((pData == NULL) || (Size == 0U))
 8006aca:	68bb      	ldr	r3, [r7, #8]
 8006acc:	2b00      	cmp	r3, #0
 8006ace:	d002      	beq.n	8006ad6 <HAL_SPI_Transmit+0x52>
 8006ad0:	88fb      	ldrh	r3, [r7, #6]
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	d101      	bne.n	8006ada <HAL_SPI_Transmit+0x56>
  {
    return HAL_ERROR;
 8006ad6:	2301      	movs	r3, #1
 8006ad8:	e124      	b.n	8006d24 <HAL_SPI_Transmit+0x2a0>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006ada:	68fb      	ldr	r3, [r7, #12]
 8006adc:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8006ae0:	2b01      	cmp	r3, #1
 8006ae2:	d101      	bne.n	8006ae8 <HAL_SPI_Transmit+0x64>
 8006ae4:	2302      	movs	r3, #2
 8006ae6:	e11d      	b.n	8006d24 <HAL_SPI_Transmit+0x2a0>
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	2201      	movs	r2, #1
 8006aec:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	2203      	movs	r2, #3
 8006af4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006af8:	68fb      	ldr	r3, [r7, #12]
 8006afa:	2200      	movs	r2, #0
 8006afc:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	68ba      	ldr	r2, [r7, #8]
 8006b02:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	88fa      	ldrh	r2, [r7, #6]
 8006b08:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8006b0a:	68fb      	ldr	r3, [r7, #12]
 8006b0c:	88fa      	ldrh	r2, [r7, #6]
 8006b0e:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	2200      	movs	r2, #0
 8006b14:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	2200      	movs	r2, #0
 8006b1a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	2200      	movs	r2, #0
 8006b20:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	2200      	movs	r2, #0
 8006b26:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8006b28:	68fb      	ldr	r3, [r7, #12]
 8006b2a:	2200      	movs	r2, #0
 8006b2c:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	689b      	ldr	r3, [r3, #8]
 8006b32:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006b36:	d10f      	bne.n	8006b58 <HAL_SPI_Transmit+0xd4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	681a      	ldr	r2, [r3, #0]
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006b46:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	681a      	ldr	r2, [r3, #0]
 8006b4e:	68fb      	ldr	r3, [r7, #12]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006b56:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006b58:	68fb      	ldr	r3, [r7, #12]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006b62:	2b40      	cmp	r3, #64	@ 0x40
 8006b64:	d007      	beq.n	8006b76 <HAL_SPI_Transmit+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006b66:	68fb      	ldr	r3, [r7, #12]
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	681a      	ldr	r2, [r3, #0]
 8006b6c:	68fb      	ldr	r3, [r7, #12]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006b74:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006b76:	68fb      	ldr	r3, [r7, #12]
 8006b78:	68db      	ldr	r3, [r3, #12]
 8006b7a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006b7e:	d152      	bne.n	8006c26 <HAL_SPI_Transmit+0x1a2>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006b80:	68fb      	ldr	r3, [r7, #12]
 8006b82:	685b      	ldr	r3, [r3, #4]
 8006b84:	2b00      	cmp	r3, #0
 8006b86:	d002      	beq.n	8006b8e <HAL_SPI_Transmit+0x10a>
 8006b88:	8b7b      	ldrh	r3, [r7, #26]
 8006b8a:	2b01      	cmp	r3, #1
 8006b8c:	d145      	bne.n	8006c1a <HAL_SPI_Transmit+0x196>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006b92:	881a      	ldrh	r2, [r3, #0]
 8006b94:	68fb      	ldr	r3, [r7, #12]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006b9a:	68fb      	ldr	r3, [r7, #12]
 8006b9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006b9e:	1c9a      	adds	r2, r3, #2
 8006ba0:	68fb      	ldr	r3, [r7, #12]
 8006ba2:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8006ba4:	68fb      	ldr	r3, [r7, #12]
 8006ba6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006ba8:	b29b      	uxth	r3, r3
 8006baa:	3b01      	subs	r3, #1
 8006bac:	b29a      	uxth	r2, r3
 8006bae:	68fb      	ldr	r3, [r7, #12]
 8006bb0:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8006bb2:	e032      	b.n	8006c1a <HAL_SPI_Transmit+0x196>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	689b      	ldr	r3, [r3, #8]
 8006bba:	f003 0302 	and.w	r3, r3, #2
 8006bbe:	2b02      	cmp	r3, #2
 8006bc0:	d112      	bne.n	8006be8 <HAL_SPI_Transmit+0x164>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006bc6:	881a      	ldrh	r2, [r3, #0]
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006bce:	68fb      	ldr	r3, [r7, #12]
 8006bd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006bd2:	1c9a      	adds	r2, r3, #2
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006bdc:	b29b      	uxth	r3, r3
 8006bde:	3b01      	subs	r3, #1
 8006be0:	b29a      	uxth	r2, r3
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	86da      	strh	r2, [r3, #54]	@ 0x36
 8006be6:	e018      	b.n	8006c1a <HAL_SPI_Transmit+0x196>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006be8:	f7fb fc0a 	bl	8002400 <HAL_GetTick>
 8006bec:	4602      	mov	r2, r0
 8006bee:	69fb      	ldr	r3, [r7, #28]
 8006bf0:	1ad3      	subs	r3, r2, r3
 8006bf2:	683a      	ldr	r2, [r7, #0]
 8006bf4:	429a      	cmp	r2, r3
 8006bf6:	d803      	bhi.n	8006c00 <HAL_SPI_Transmit+0x17c>
 8006bf8:	683b      	ldr	r3, [r7, #0]
 8006bfa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006bfe:	d102      	bne.n	8006c06 <HAL_SPI_Transmit+0x182>
 8006c00:	683b      	ldr	r3, [r7, #0]
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	d109      	bne.n	8006c1a <HAL_SPI_Transmit+0x196>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006c06:	68fb      	ldr	r3, [r7, #12]
 8006c08:	2201      	movs	r2, #1
 8006c0a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8006c0e:	68fb      	ldr	r3, [r7, #12]
 8006c10:	2200      	movs	r2, #0
 8006c12:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8006c16:	2303      	movs	r3, #3
 8006c18:	e084      	b.n	8006d24 <HAL_SPI_Transmit+0x2a0>
    while (hspi->TxXferCount > 0U)
 8006c1a:	68fb      	ldr	r3, [r7, #12]
 8006c1c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006c1e:	b29b      	uxth	r3, r3
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	d1c7      	bne.n	8006bb4 <HAL_SPI_Transmit+0x130>
 8006c24:	e055      	b.n	8006cd2 <HAL_SPI_Transmit+0x24e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006c26:	68fb      	ldr	r3, [r7, #12]
 8006c28:	685b      	ldr	r3, [r3, #4]
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	d002      	beq.n	8006c34 <HAL_SPI_Transmit+0x1b0>
 8006c2e:	8b7b      	ldrh	r3, [r7, #26]
 8006c30:	2b01      	cmp	r3, #1
 8006c32:	d149      	bne.n	8006cc8 <HAL_SPI_Transmit+0x244>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	330c      	adds	r3, #12
 8006c3e:	7812      	ldrb	r2, [r2, #0]
 8006c40:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006c46:	1c5a      	adds	r2, r3, #1
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8006c4c:	68fb      	ldr	r3, [r7, #12]
 8006c4e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006c50:	b29b      	uxth	r3, r3
 8006c52:	3b01      	subs	r3, #1
 8006c54:	b29a      	uxth	r2, r3
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8006c5a:	e035      	b.n	8006cc8 <HAL_SPI_Transmit+0x244>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006c5c:	68fb      	ldr	r3, [r7, #12]
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	689b      	ldr	r3, [r3, #8]
 8006c62:	f003 0302 	and.w	r3, r3, #2
 8006c66:	2b02      	cmp	r3, #2
 8006c68:	d113      	bne.n	8006c92 <HAL_SPI_Transmit+0x20e>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006c6a:	68fb      	ldr	r3, [r7, #12]
 8006c6c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006c6e:	68fb      	ldr	r3, [r7, #12]
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	330c      	adds	r3, #12
 8006c74:	7812      	ldrb	r2, [r2, #0]
 8006c76:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006c7c:	1c5a      	adds	r2, r3, #1
 8006c7e:	68fb      	ldr	r3, [r7, #12]
 8006c80:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8006c82:	68fb      	ldr	r3, [r7, #12]
 8006c84:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006c86:	b29b      	uxth	r3, r3
 8006c88:	3b01      	subs	r3, #1
 8006c8a:	b29a      	uxth	r2, r3
 8006c8c:	68fb      	ldr	r3, [r7, #12]
 8006c8e:	86da      	strh	r2, [r3, #54]	@ 0x36
 8006c90:	e01a      	b.n	8006cc8 <HAL_SPI_Transmit+0x244>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006c92:	f7fb fbb5 	bl	8002400 <HAL_GetTick>
 8006c96:	4602      	mov	r2, r0
 8006c98:	69fb      	ldr	r3, [r7, #28]
 8006c9a:	1ad3      	subs	r3, r2, r3
 8006c9c:	683a      	ldr	r2, [r7, #0]
 8006c9e:	429a      	cmp	r2, r3
 8006ca0:	d803      	bhi.n	8006caa <HAL_SPI_Transmit+0x226>
 8006ca2:	683b      	ldr	r3, [r7, #0]
 8006ca4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006ca8:	d102      	bne.n	8006cb0 <HAL_SPI_Transmit+0x22c>
 8006caa:	683b      	ldr	r3, [r7, #0]
 8006cac:	2b00      	cmp	r3, #0
 8006cae:	d10b      	bne.n	8006cc8 <HAL_SPI_Transmit+0x244>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	2201      	movs	r2, #1
 8006cb4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8006cb8:	68fb      	ldr	r3, [r7, #12]
 8006cba:	2200      	movs	r2, #0
 8006cbc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8006cc0:	2303      	movs	r3, #3
 8006cc2:	e02f      	b.n	8006d24 <HAL_SPI_Transmit+0x2a0>
 8006cc4:	0800c0c8 	.word	0x0800c0c8
    while (hspi->TxXferCount > 0U)
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006ccc:	b29b      	uxth	r3, r3
 8006cce:	2b00      	cmp	r3, #0
 8006cd0:	d1c4      	bne.n	8006c5c <HAL_SPI_Transmit+0x1d8>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006cd2:	69fa      	ldr	r2, [r7, #28]
 8006cd4:	6839      	ldr	r1, [r7, #0]
 8006cd6:	68f8      	ldr	r0, [r7, #12]
 8006cd8:	f000 fbd2 	bl	8007480 <SPI_EndRxTxTransaction>
 8006cdc:	4603      	mov	r3, r0
 8006cde:	2b00      	cmp	r3, #0
 8006ce0:	d002      	beq.n	8006ce8 <HAL_SPI_Transmit+0x264>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006ce2:	68fb      	ldr	r3, [r7, #12]
 8006ce4:	2220      	movs	r2, #32
 8006ce6:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006ce8:	68fb      	ldr	r3, [r7, #12]
 8006cea:	689b      	ldr	r3, [r3, #8]
 8006cec:	2b00      	cmp	r3, #0
 8006cee:	d10a      	bne.n	8006d06 <HAL_SPI_Transmit+0x282>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006cf0:	2300      	movs	r3, #0
 8006cf2:	617b      	str	r3, [r7, #20]
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	68db      	ldr	r3, [r3, #12]
 8006cfa:	617b      	str	r3, [r7, #20]
 8006cfc:	68fb      	ldr	r3, [r7, #12]
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	689b      	ldr	r3, [r3, #8]
 8006d02:	617b      	str	r3, [r7, #20]
 8006d04:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8006d06:	68fb      	ldr	r3, [r7, #12]
 8006d08:	2201      	movs	r2, #1
 8006d0a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006d0e:	68fb      	ldr	r3, [r7, #12]
 8006d10:	2200      	movs	r2, #0
 8006d12:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006d1a:	2b00      	cmp	r3, #0
 8006d1c:	d001      	beq.n	8006d22 <HAL_SPI_Transmit+0x29e>
  {
    return HAL_ERROR;
 8006d1e:	2301      	movs	r3, #1
 8006d20:	e000      	b.n	8006d24 <HAL_SPI_Transmit+0x2a0>
  }
  else
  {
    return HAL_OK;
 8006d22:	2300      	movs	r3, #0
  }
}
 8006d24:	4618      	mov	r0, r3
 8006d26:	3720      	adds	r7, #32
 8006d28:	46bd      	mov	sp, r7
 8006d2a:	bd80      	pop	{r7, pc}

08006d2c <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006d2c:	b580      	push	{r7, lr}
 8006d2e:	b088      	sub	sp, #32
 8006d30:	af02      	add	r7, sp, #8
 8006d32:	60f8      	str	r0, [r7, #12]
 8006d34:	60b9      	str	r1, [r7, #8]
 8006d36:	603b      	str	r3, [r7, #0]
 8006d38:	4613      	mov	r3, r2
 8006d3a:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8006d3c:	68fb      	ldr	r3, [r7, #12]
 8006d3e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006d42:	b2db      	uxtb	r3, r3
 8006d44:	2b01      	cmp	r3, #1
 8006d46:	d001      	beq.n	8006d4c <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8006d48:	2302      	movs	r3, #2
 8006d4a:	e104      	b.n	8006f56 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8006d4c:	68fb      	ldr	r3, [r7, #12]
 8006d4e:	685b      	ldr	r3, [r3, #4]
 8006d50:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006d54:	d112      	bne.n	8006d7c <HAL_SPI_Receive+0x50>
 8006d56:	68fb      	ldr	r3, [r7, #12]
 8006d58:	689b      	ldr	r3, [r3, #8]
 8006d5a:	2b00      	cmp	r3, #0
 8006d5c:	d10e      	bne.n	8006d7c <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	2204      	movs	r2, #4
 8006d62:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8006d66:	88fa      	ldrh	r2, [r7, #6]
 8006d68:	683b      	ldr	r3, [r7, #0]
 8006d6a:	9300      	str	r3, [sp, #0]
 8006d6c:	4613      	mov	r3, r2
 8006d6e:	68ba      	ldr	r2, [r7, #8]
 8006d70:	68b9      	ldr	r1, [r7, #8]
 8006d72:	68f8      	ldr	r0, [r7, #12]
 8006d74:	f000 f8f4 	bl	8006f60 <HAL_SPI_TransmitReceive>
 8006d78:	4603      	mov	r3, r0
 8006d7a:	e0ec      	b.n	8006f56 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006d7c:	f7fb fb40 	bl	8002400 <HAL_GetTick>
 8006d80:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 8006d82:	68bb      	ldr	r3, [r7, #8]
 8006d84:	2b00      	cmp	r3, #0
 8006d86:	d002      	beq.n	8006d8e <HAL_SPI_Receive+0x62>
 8006d88:	88fb      	ldrh	r3, [r7, #6]
 8006d8a:	2b00      	cmp	r3, #0
 8006d8c:	d101      	bne.n	8006d92 <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 8006d8e:	2301      	movs	r3, #1
 8006d90:	e0e1      	b.n	8006f56 <HAL_SPI_Receive+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006d92:	68fb      	ldr	r3, [r7, #12]
 8006d94:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8006d98:	2b01      	cmp	r3, #1
 8006d9a:	d101      	bne.n	8006da0 <HAL_SPI_Receive+0x74>
 8006d9c:	2302      	movs	r3, #2
 8006d9e:	e0da      	b.n	8006f56 <HAL_SPI_Receive+0x22a>
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	2201      	movs	r2, #1
 8006da4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	2204      	movs	r2, #4
 8006dac:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006db0:	68fb      	ldr	r3, [r7, #12]
 8006db2:	2200      	movs	r2, #0
 8006db4:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	68ba      	ldr	r2, [r7, #8]
 8006dba:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	88fa      	ldrh	r2, [r7, #6]
 8006dc0:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8006dc2:	68fb      	ldr	r3, [r7, #12]
 8006dc4:	88fa      	ldrh	r2, [r7, #6]
 8006dc6:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8006dc8:	68fb      	ldr	r3, [r7, #12]
 8006dca:	2200      	movs	r2, #0
 8006dcc:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	2200      	movs	r2, #0
 8006dd2:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8006dd4:	68fb      	ldr	r3, [r7, #12]
 8006dd6:	2200      	movs	r2, #0
 8006dd8:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8006dda:	68fb      	ldr	r3, [r7, #12]
 8006ddc:	2200      	movs	r2, #0
 8006dde:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	2200      	movs	r2, #0
 8006de4:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006de6:	68fb      	ldr	r3, [r7, #12]
 8006de8:	689b      	ldr	r3, [r3, #8]
 8006dea:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006dee:	d10f      	bne.n	8006e10 <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	681a      	ldr	r2, [r3, #0]
 8006df6:	68fb      	ldr	r3, [r7, #12]
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006dfe:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	681a      	ldr	r2, [r3, #0]
 8006e06:	68fb      	ldr	r3, [r7, #12]
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8006e0e:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006e10:	68fb      	ldr	r3, [r7, #12]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006e1a:	2b40      	cmp	r3, #64	@ 0x40
 8006e1c:	d007      	beq.n	8006e2e <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	681a      	ldr	r2, [r3, #0]
 8006e24:	68fb      	ldr	r3, [r7, #12]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006e2c:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	68db      	ldr	r3, [r3, #12]
 8006e32:	2b00      	cmp	r3, #0
 8006e34:	d170      	bne.n	8006f18 <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8006e36:	e035      	b.n	8006ea4 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006e38:	68fb      	ldr	r3, [r7, #12]
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	689b      	ldr	r3, [r3, #8]
 8006e3e:	f003 0301 	and.w	r3, r3, #1
 8006e42:	2b01      	cmp	r3, #1
 8006e44:	d115      	bne.n	8006e72 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	f103 020c 	add.w	r2, r3, #12
 8006e4e:	68fb      	ldr	r3, [r7, #12]
 8006e50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e52:	7812      	ldrb	r2, [r2, #0]
 8006e54:	b2d2      	uxtb	r2, r2
 8006e56:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e5c:	1c5a      	adds	r2, r3, #1
 8006e5e:	68fb      	ldr	r3, [r7, #12]
 8006e60:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006e66:	b29b      	uxth	r3, r3
 8006e68:	3b01      	subs	r3, #1
 8006e6a:	b29a      	uxth	r2, r3
 8006e6c:	68fb      	ldr	r3, [r7, #12]
 8006e6e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006e70:	e018      	b.n	8006ea4 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006e72:	f7fb fac5 	bl	8002400 <HAL_GetTick>
 8006e76:	4602      	mov	r2, r0
 8006e78:	697b      	ldr	r3, [r7, #20]
 8006e7a:	1ad3      	subs	r3, r2, r3
 8006e7c:	683a      	ldr	r2, [r7, #0]
 8006e7e:	429a      	cmp	r2, r3
 8006e80:	d803      	bhi.n	8006e8a <HAL_SPI_Receive+0x15e>
 8006e82:	683b      	ldr	r3, [r7, #0]
 8006e84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e88:	d102      	bne.n	8006e90 <HAL_SPI_Receive+0x164>
 8006e8a:	683b      	ldr	r3, [r7, #0]
 8006e8c:	2b00      	cmp	r3, #0
 8006e8e:	d109      	bne.n	8006ea4 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006e90:	68fb      	ldr	r3, [r7, #12]
 8006e92:	2201      	movs	r2, #1
 8006e94:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8006e98:	68fb      	ldr	r3, [r7, #12]
 8006e9a:	2200      	movs	r2, #0
 8006e9c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8006ea0:	2303      	movs	r3, #3
 8006ea2:	e058      	b.n	8006f56 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8006ea4:	68fb      	ldr	r3, [r7, #12]
 8006ea6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006ea8:	b29b      	uxth	r3, r3
 8006eaa:	2b00      	cmp	r3, #0
 8006eac:	d1c4      	bne.n	8006e38 <HAL_SPI_Receive+0x10c>
 8006eae:	e038      	b.n	8006f22 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006eb0:	68fb      	ldr	r3, [r7, #12]
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	689b      	ldr	r3, [r3, #8]
 8006eb6:	f003 0301 	and.w	r3, r3, #1
 8006eba:	2b01      	cmp	r3, #1
 8006ebc:	d113      	bne.n	8006ee6 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	68da      	ldr	r2, [r3, #12]
 8006ec4:	68fb      	ldr	r3, [r7, #12]
 8006ec6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ec8:	b292      	uxth	r2, r2
 8006eca:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ed0:	1c9a      	adds	r2, r3, #2
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8006ed6:	68fb      	ldr	r3, [r7, #12]
 8006ed8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006eda:	b29b      	uxth	r3, r3
 8006edc:	3b01      	subs	r3, #1
 8006ede:	b29a      	uxth	r2, r3
 8006ee0:	68fb      	ldr	r3, [r7, #12]
 8006ee2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006ee4:	e018      	b.n	8006f18 <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006ee6:	f7fb fa8b 	bl	8002400 <HAL_GetTick>
 8006eea:	4602      	mov	r2, r0
 8006eec:	697b      	ldr	r3, [r7, #20]
 8006eee:	1ad3      	subs	r3, r2, r3
 8006ef0:	683a      	ldr	r2, [r7, #0]
 8006ef2:	429a      	cmp	r2, r3
 8006ef4:	d803      	bhi.n	8006efe <HAL_SPI_Receive+0x1d2>
 8006ef6:	683b      	ldr	r3, [r7, #0]
 8006ef8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006efc:	d102      	bne.n	8006f04 <HAL_SPI_Receive+0x1d8>
 8006efe:	683b      	ldr	r3, [r7, #0]
 8006f00:	2b00      	cmp	r3, #0
 8006f02:	d109      	bne.n	8006f18 <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	2201      	movs	r2, #1
 8006f08:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	2200      	movs	r2, #0
 8006f10:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8006f14:	2303      	movs	r3, #3
 8006f16:	e01e      	b.n	8006f56 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8006f18:	68fb      	ldr	r3, [r7, #12]
 8006f1a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006f1c:	b29b      	uxth	r3, r3
 8006f1e:	2b00      	cmp	r3, #0
 8006f20:	d1c6      	bne.n	8006eb0 <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006f22:	697a      	ldr	r2, [r7, #20]
 8006f24:	6839      	ldr	r1, [r7, #0]
 8006f26:	68f8      	ldr	r0, [r7, #12]
 8006f28:	f000 fa58 	bl	80073dc <SPI_EndRxTransaction>
 8006f2c:	4603      	mov	r3, r0
 8006f2e:	2b00      	cmp	r3, #0
 8006f30:	d002      	beq.n	8006f38 <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006f32:	68fb      	ldr	r3, [r7, #12]
 8006f34:	2220      	movs	r2, #32
 8006f36:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	2201      	movs	r2, #1
 8006f3c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	2200      	movs	r2, #0
 8006f44:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006f48:	68fb      	ldr	r3, [r7, #12]
 8006f4a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006f4c:	2b00      	cmp	r3, #0
 8006f4e:	d001      	beq.n	8006f54 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 8006f50:	2301      	movs	r3, #1
 8006f52:	e000      	b.n	8006f56 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8006f54:	2300      	movs	r3, #0
  }
}
 8006f56:	4618      	mov	r0, r3
 8006f58:	3718      	adds	r7, #24
 8006f5a:	46bd      	mov	sp, r7
 8006f5c:	bd80      	pop	{r7, pc}
	...

08006f60 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8006f60:	b580      	push	{r7, lr}
 8006f62:	b08a      	sub	sp, #40	@ 0x28
 8006f64:	af00      	add	r7, sp, #0
 8006f66:	60f8      	str	r0, [r7, #12]
 8006f68:	60b9      	str	r1, [r7, #8]
 8006f6a:	607a      	str	r2, [r7, #4]
 8006f6c:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8006f6e:	2301      	movs	r3, #1
 8006f70:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));
 8006f72:	68fb      	ldr	r3, [r7, #12]
 8006f74:	689b      	ldr	r3, [r3, #8]
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	d004      	beq.n	8006f84 <HAL_SPI_TransmitReceive+0x24>
 8006f7a:	f44f 6195 	mov.w	r1, #1192	@ 0x4a8
 8006f7e:	4884      	ldr	r0, [pc, #528]	@ (8007190 <HAL_SPI_TransmitReceive+0x230>)
 8006f80:	f7fa f814 	bl	8000fac <assert_failed>

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006f84:	f7fb fa3c 	bl	8002400 <HAL_GetTick>
 8006f88:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8006f8a:	68fb      	ldr	r3, [r7, #12]
 8006f8c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006f90:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8006f92:	68fb      	ldr	r3, [r7, #12]
 8006f94:	685b      	ldr	r3, [r3, #4]
 8006f96:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8006f98:	887b      	ldrh	r3, [r7, #2]
 8006f9a:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006f9c:	7ffb      	ldrb	r3, [r7, #31]
 8006f9e:	2b01      	cmp	r3, #1
 8006fa0:	d00c      	beq.n	8006fbc <HAL_SPI_TransmitReceive+0x5c>
 8006fa2:	69bb      	ldr	r3, [r7, #24]
 8006fa4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006fa8:	d106      	bne.n	8006fb8 <HAL_SPI_TransmitReceive+0x58>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	689b      	ldr	r3, [r3, #8]
 8006fae:	2b00      	cmp	r3, #0
 8006fb0:	d102      	bne.n	8006fb8 <HAL_SPI_TransmitReceive+0x58>
 8006fb2:	7ffb      	ldrb	r3, [r7, #31]
 8006fb4:	2b04      	cmp	r3, #4
 8006fb6:	d001      	beq.n	8006fbc <HAL_SPI_TransmitReceive+0x5c>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8006fb8:	2302      	movs	r3, #2
 8006fba:	e182      	b.n	80072c2 <HAL_SPI_TransmitReceive+0x362>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006fbc:	68bb      	ldr	r3, [r7, #8]
 8006fbe:	2b00      	cmp	r3, #0
 8006fc0:	d005      	beq.n	8006fce <HAL_SPI_TransmitReceive+0x6e>
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	2b00      	cmp	r3, #0
 8006fc6:	d002      	beq.n	8006fce <HAL_SPI_TransmitReceive+0x6e>
 8006fc8:	887b      	ldrh	r3, [r7, #2]
 8006fca:	2b00      	cmp	r3, #0
 8006fcc:	d101      	bne.n	8006fd2 <HAL_SPI_TransmitReceive+0x72>
  {
    return HAL_ERROR;
 8006fce:	2301      	movs	r3, #1
 8006fd0:	e177      	b.n	80072c2 <HAL_SPI_TransmitReceive+0x362>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006fd2:	68fb      	ldr	r3, [r7, #12]
 8006fd4:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8006fd8:	2b01      	cmp	r3, #1
 8006fda:	d101      	bne.n	8006fe0 <HAL_SPI_TransmitReceive+0x80>
 8006fdc:	2302      	movs	r3, #2
 8006fde:	e170      	b.n	80072c2 <HAL_SPI_TransmitReceive+0x362>
 8006fe0:	68fb      	ldr	r3, [r7, #12]
 8006fe2:	2201      	movs	r2, #1
 8006fe4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006fe8:	68fb      	ldr	r3, [r7, #12]
 8006fea:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006fee:	b2db      	uxtb	r3, r3
 8006ff0:	2b04      	cmp	r3, #4
 8006ff2:	d003      	beq.n	8006ffc <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	2205      	movs	r2, #5
 8006ff8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006ffc:	68fb      	ldr	r3, [r7, #12]
 8006ffe:	2200      	movs	r2, #0
 8007000:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	687a      	ldr	r2, [r7, #4]
 8007006:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	887a      	ldrh	r2, [r7, #2]
 800700c:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 800700e:	68fb      	ldr	r3, [r7, #12]
 8007010:	887a      	ldrh	r2, [r7, #2]
 8007012:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8007014:	68fb      	ldr	r3, [r7, #12]
 8007016:	68ba      	ldr	r2, [r7, #8]
 8007018:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	887a      	ldrh	r2, [r7, #2]
 800701e:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8007020:	68fb      	ldr	r3, [r7, #12]
 8007022:	887a      	ldrh	r2, [r7, #2]
 8007024:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8007026:	68fb      	ldr	r3, [r7, #12]
 8007028:	2200      	movs	r2, #0
 800702a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800702c:	68fb      	ldr	r3, [r7, #12]
 800702e:	2200      	movs	r2, #0
 8007030:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007032:	68fb      	ldr	r3, [r7, #12]
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800703c:	2b40      	cmp	r3, #64	@ 0x40
 800703e:	d007      	beq.n	8007050 <HAL_SPI_TransmitReceive+0xf0>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007040:	68fb      	ldr	r3, [r7, #12]
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	681a      	ldr	r2, [r3, #0]
 8007046:	68fb      	ldr	r3, [r7, #12]
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800704e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	68db      	ldr	r3, [r3, #12]
 8007054:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007058:	d17e      	bne.n	8007158 <HAL_SPI_TransmitReceive+0x1f8>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800705a:	68fb      	ldr	r3, [r7, #12]
 800705c:	685b      	ldr	r3, [r3, #4]
 800705e:	2b00      	cmp	r3, #0
 8007060:	d002      	beq.n	8007068 <HAL_SPI_TransmitReceive+0x108>
 8007062:	8afb      	ldrh	r3, [r7, #22]
 8007064:	2b01      	cmp	r3, #1
 8007066:	d16c      	bne.n	8007142 <HAL_SPI_TransmitReceive+0x1e2>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007068:	68fb      	ldr	r3, [r7, #12]
 800706a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800706c:	881a      	ldrh	r2, [r3, #0]
 800706e:	68fb      	ldr	r3, [r7, #12]
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007074:	68fb      	ldr	r3, [r7, #12]
 8007076:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007078:	1c9a      	adds	r2, r3, #2
 800707a:	68fb      	ldr	r3, [r7, #12]
 800707c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007082:	b29b      	uxth	r3, r3
 8007084:	3b01      	subs	r3, #1
 8007086:	b29a      	uxth	r2, r3
 8007088:	68fb      	ldr	r3, [r7, #12]
 800708a:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800708c:	e059      	b.n	8007142 <HAL_SPI_TransmitReceive+0x1e2>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800708e:	68fb      	ldr	r3, [r7, #12]
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	689b      	ldr	r3, [r3, #8]
 8007094:	f003 0302 	and.w	r3, r3, #2
 8007098:	2b02      	cmp	r3, #2
 800709a:	d11b      	bne.n	80070d4 <HAL_SPI_TransmitReceive+0x174>
 800709c:	68fb      	ldr	r3, [r7, #12]
 800709e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80070a0:	b29b      	uxth	r3, r3
 80070a2:	2b00      	cmp	r3, #0
 80070a4:	d016      	beq.n	80070d4 <HAL_SPI_TransmitReceive+0x174>
 80070a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070a8:	2b01      	cmp	r3, #1
 80070aa:	d113      	bne.n	80070d4 <HAL_SPI_TransmitReceive+0x174>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80070b0:	881a      	ldrh	r2, [r3, #0]
 80070b2:	68fb      	ldr	r3, [r7, #12]
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80070b8:	68fb      	ldr	r3, [r7, #12]
 80070ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80070bc:	1c9a      	adds	r2, r3, #2
 80070be:	68fb      	ldr	r3, [r7, #12]
 80070c0:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80070c2:	68fb      	ldr	r3, [r7, #12]
 80070c4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80070c6:	b29b      	uxth	r3, r3
 80070c8:	3b01      	subs	r3, #1
 80070ca:	b29a      	uxth	r2, r3
 80070cc:	68fb      	ldr	r3, [r7, #12]
 80070ce:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80070d0:	2300      	movs	r3, #0
 80070d2:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	689b      	ldr	r3, [r3, #8]
 80070da:	f003 0301 	and.w	r3, r3, #1
 80070de:	2b01      	cmp	r3, #1
 80070e0:	d119      	bne.n	8007116 <HAL_SPI_TransmitReceive+0x1b6>
 80070e2:	68fb      	ldr	r3, [r7, #12]
 80070e4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80070e6:	b29b      	uxth	r3, r3
 80070e8:	2b00      	cmp	r3, #0
 80070ea:	d014      	beq.n	8007116 <HAL_SPI_TransmitReceive+0x1b6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80070ec:	68fb      	ldr	r3, [r7, #12]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	68da      	ldr	r2, [r3, #12]
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80070f6:	b292      	uxth	r2, r2
 80070f8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80070fa:	68fb      	ldr	r3, [r7, #12]
 80070fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80070fe:	1c9a      	adds	r2, r3, #2
 8007100:	68fb      	ldr	r3, [r7, #12]
 8007102:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8007104:	68fb      	ldr	r3, [r7, #12]
 8007106:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007108:	b29b      	uxth	r3, r3
 800710a:	3b01      	subs	r3, #1
 800710c:	b29a      	uxth	r2, r3
 800710e:	68fb      	ldr	r3, [r7, #12]
 8007110:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007112:	2301      	movs	r3, #1
 8007114:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8007116:	f7fb f973 	bl	8002400 <HAL_GetTick>
 800711a:	4602      	mov	r2, r0
 800711c:	6a3b      	ldr	r3, [r7, #32]
 800711e:	1ad3      	subs	r3, r2, r3
 8007120:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007122:	429a      	cmp	r2, r3
 8007124:	d80d      	bhi.n	8007142 <HAL_SPI_TransmitReceive+0x1e2>
 8007126:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007128:	f1b3 3fff 	cmp.w	r3, #4294967295
 800712c:	d009      	beq.n	8007142 <HAL_SPI_TransmitReceive+0x1e2>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800712e:	68fb      	ldr	r3, [r7, #12]
 8007130:	2201      	movs	r2, #1
 8007132:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8007136:	68fb      	ldr	r3, [r7, #12]
 8007138:	2200      	movs	r2, #0
 800713a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800713e:	2303      	movs	r3, #3
 8007140:	e0bf      	b.n	80072c2 <HAL_SPI_TransmitReceive+0x362>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007142:	68fb      	ldr	r3, [r7, #12]
 8007144:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007146:	b29b      	uxth	r3, r3
 8007148:	2b00      	cmp	r3, #0
 800714a:	d1a0      	bne.n	800708e <HAL_SPI_TransmitReceive+0x12e>
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007150:	b29b      	uxth	r3, r3
 8007152:	2b00      	cmp	r3, #0
 8007154:	d19b      	bne.n	800708e <HAL_SPI_TransmitReceive+0x12e>
 8007156:	e085      	b.n	8007264 <HAL_SPI_TransmitReceive+0x304>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007158:	68fb      	ldr	r3, [r7, #12]
 800715a:	685b      	ldr	r3, [r3, #4]
 800715c:	2b00      	cmp	r3, #0
 800715e:	d002      	beq.n	8007166 <HAL_SPI_TransmitReceive+0x206>
 8007160:	8afb      	ldrh	r3, [r7, #22]
 8007162:	2b01      	cmp	r3, #1
 8007164:	d174      	bne.n	8007250 <HAL_SPI_TransmitReceive+0x2f0>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8007166:	68fb      	ldr	r3, [r7, #12]
 8007168:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800716a:	68fb      	ldr	r3, [r7, #12]
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	330c      	adds	r3, #12
 8007170:	7812      	ldrb	r2, [r2, #0]
 8007172:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007178:	1c5a      	adds	r2, r3, #1
 800717a:	68fb      	ldr	r3, [r7, #12]
 800717c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800717e:	68fb      	ldr	r3, [r7, #12]
 8007180:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007182:	b29b      	uxth	r3, r3
 8007184:	3b01      	subs	r3, #1
 8007186:	b29a      	uxth	r2, r3
 8007188:	68fb      	ldr	r3, [r7, #12]
 800718a:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800718c:	e060      	b.n	8007250 <HAL_SPI_TransmitReceive+0x2f0>
 800718e:	bf00      	nop
 8007190:	0800c0c8 	.word	0x0800c0c8
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007194:	68fb      	ldr	r3, [r7, #12]
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	689b      	ldr	r3, [r3, #8]
 800719a:	f003 0302 	and.w	r3, r3, #2
 800719e:	2b02      	cmp	r3, #2
 80071a0:	d11c      	bne.n	80071dc <HAL_SPI_TransmitReceive+0x27c>
 80071a2:	68fb      	ldr	r3, [r7, #12]
 80071a4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80071a6:	b29b      	uxth	r3, r3
 80071a8:	2b00      	cmp	r3, #0
 80071aa:	d017      	beq.n	80071dc <HAL_SPI_TransmitReceive+0x27c>
 80071ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80071ae:	2b01      	cmp	r3, #1
 80071b0:	d114      	bne.n	80071dc <HAL_SPI_TransmitReceive+0x27c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80071b2:	68fb      	ldr	r3, [r7, #12]
 80071b4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80071b6:	68fb      	ldr	r3, [r7, #12]
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	330c      	adds	r3, #12
 80071bc:	7812      	ldrb	r2, [r2, #0]
 80071be:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80071c0:	68fb      	ldr	r3, [r7, #12]
 80071c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80071c4:	1c5a      	adds	r2, r3, #1
 80071c6:	68fb      	ldr	r3, [r7, #12]
 80071c8:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80071ca:	68fb      	ldr	r3, [r7, #12]
 80071cc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80071ce:	b29b      	uxth	r3, r3
 80071d0:	3b01      	subs	r3, #1
 80071d2:	b29a      	uxth	r2, r3
 80071d4:	68fb      	ldr	r3, [r7, #12]
 80071d6:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80071d8:	2300      	movs	r3, #0
 80071da:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80071dc:	68fb      	ldr	r3, [r7, #12]
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	689b      	ldr	r3, [r3, #8]
 80071e2:	f003 0301 	and.w	r3, r3, #1
 80071e6:	2b01      	cmp	r3, #1
 80071e8:	d119      	bne.n	800721e <HAL_SPI_TransmitReceive+0x2be>
 80071ea:	68fb      	ldr	r3, [r7, #12]
 80071ec:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80071ee:	b29b      	uxth	r3, r3
 80071f0:	2b00      	cmp	r3, #0
 80071f2:	d014      	beq.n	800721e <HAL_SPI_TransmitReceive+0x2be>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80071f4:	68fb      	ldr	r3, [r7, #12]
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	68da      	ldr	r2, [r3, #12]
 80071fa:	68fb      	ldr	r3, [r7, #12]
 80071fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80071fe:	b2d2      	uxtb	r2, r2
 8007200:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8007202:	68fb      	ldr	r3, [r7, #12]
 8007204:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007206:	1c5a      	adds	r2, r3, #1
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800720c:	68fb      	ldr	r3, [r7, #12]
 800720e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007210:	b29b      	uxth	r3, r3
 8007212:	3b01      	subs	r3, #1
 8007214:	b29a      	uxth	r2, r3
 8007216:	68fb      	ldr	r3, [r7, #12]
 8007218:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800721a:	2301      	movs	r3, #1
 800721c:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800721e:	f7fb f8ef 	bl	8002400 <HAL_GetTick>
 8007222:	4602      	mov	r2, r0
 8007224:	6a3b      	ldr	r3, [r7, #32]
 8007226:	1ad3      	subs	r3, r2, r3
 8007228:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800722a:	429a      	cmp	r2, r3
 800722c:	d803      	bhi.n	8007236 <HAL_SPI_TransmitReceive+0x2d6>
 800722e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007230:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007234:	d102      	bne.n	800723c <HAL_SPI_TransmitReceive+0x2dc>
 8007236:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007238:	2b00      	cmp	r3, #0
 800723a:	d109      	bne.n	8007250 <HAL_SPI_TransmitReceive+0x2f0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	2201      	movs	r2, #1
 8007240:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8007244:	68fb      	ldr	r3, [r7, #12]
 8007246:	2200      	movs	r2, #0
 8007248:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800724c:	2303      	movs	r3, #3
 800724e:	e038      	b.n	80072c2 <HAL_SPI_TransmitReceive+0x362>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007250:	68fb      	ldr	r3, [r7, #12]
 8007252:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007254:	b29b      	uxth	r3, r3
 8007256:	2b00      	cmp	r3, #0
 8007258:	d19c      	bne.n	8007194 <HAL_SPI_TransmitReceive+0x234>
 800725a:	68fb      	ldr	r3, [r7, #12]
 800725c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800725e:	b29b      	uxth	r3, r3
 8007260:	2b00      	cmp	r3, #0
 8007262:	d197      	bne.n	8007194 <HAL_SPI_TransmitReceive+0x234>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007264:	6a3a      	ldr	r2, [r7, #32]
 8007266:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8007268:	68f8      	ldr	r0, [r7, #12]
 800726a:	f000 f909 	bl	8007480 <SPI_EndRxTxTransaction>
 800726e:	4603      	mov	r3, r0
 8007270:	2b00      	cmp	r3, #0
 8007272:	d008      	beq.n	8007286 <HAL_SPI_TransmitReceive+0x326>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007274:	68fb      	ldr	r3, [r7, #12]
 8007276:	2220      	movs	r2, #32
 8007278:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 800727a:	68fb      	ldr	r3, [r7, #12]
 800727c:	2200      	movs	r2, #0
 800727e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8007282:	2301      	movs	r3, #1
 8007284:	e01d      	b.n	80072c2 <HAL_SPI_TransmitReceive+0x362>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007286:	68fb      	ldr	r3, [r7, #12]
 8007288:	689b      	ldr	r3, [r3, #8]
 800728a:	2b00      	cmp	r3, #0
 800728c:	d10a      	bne.n	80072a4 <HAL_SPI_TransmitReceive+0x344>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800728e:	2300      	movs	r3, #0
 8007290:	613b      	str	r3, [r7, #16]
 8007292:	68fb      	ldr	r3, [r7, #12]
 8007294:	681b      	ldr	r3, [r3, #0]
 8007296:	68db      	ldr	r3, [r3, #12]
 8007298:	613b      	str	r3, [r7, #16]
 800729a:	68fb      	ldr	r3, [r7, #12]
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	689b      	ldr	r3, [r3, #8]
 80072a0:	613b      	str	r3, [r7, #16]
 80072a2:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 80072a4:	68fb      	ldr	r3, [r7, #12]
 80072a6:	2201      	movs	r2, #1
 80072a8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80072ac:	68fb      	ldr	r3, [r7, #12]
 80072ae:	2200      	movs	r2, #0
 80072b0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80072b4:	68fb      	ldr	r3, [r7, #12]
 80072b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80072b8:	2b00      	cmp	r3, #0
 80072ba:	d001      	beq.n	80072c0 <HAL_SPI_TransmitReceive+0x360>
  {
    return HAL_ERROR;
 80072bc:	2301      	movs	r3, #1
 80072be:	e000      	b.n	80072c2 <HAL_SPI_TransmitReceive+0x362>
  }
  else
  {
    return HAL_OK;
 80072c0:	2300      	movs	r3, #0
  }
}
 80072c2:	4618      	mov	r0, r3
 80072c4:	3728      	adds	r7, #40	@ 0x28
 80072c6:	46bd      	mov	sp, r7
 80072c8:	bd80      	pop	{r7, pc}
 80072ca:	bf00      	nop

080072cc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80072cc:	b580      	push	{r7, lr}
 80072ce:	b088      	sub	sp, #32
 80072d0:	af00      	add	r7, sp, #0
 80072d2:	60f8      	str	r0, [r7, #12]
 80072d4:	60b9      	str	r1, [r7, #8]
 80072d6:	603b      	str	r3, [r7, #0]
 80072d8:	4613      	mov	r3, r2
 80072da:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80072dc:	f7fb f890 	bl	8002400 <HAL_GetTick>
 80072e0:	4602      	mov	r2, r0
 80072e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80072e4:	1a9b      	subs	r3, r3, r2
 80072e6:	683a      	ldr	r2, [r7, #0]
 80072e8:	4413      	add	r3, r2
 80072ea:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80072ec:	f7fb f888 	bl	8002400 <HAL_GetTick>
 80072f0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80072f2:	4b39      	ldr	r3, [pc, #228]	@ (80073d8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	015b      	lsls	r3, r3, #5
 80072f8:	0d1b      	lsrs	r3, r3, #20
 80072fa:	69fa      	ldr	r2, [r7, #28]
 80072fc:	fb02 f303 	mul.w	r3, r2, r3
 8007300:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007302:	e054      	b.n	80073ae <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007304:	683b      	ldr	r3, [r7, #0]
 8007306:	f1b3 3fff 	cmp.w	r3, #4294967295
 800730a:	d050      	beq.n	80073ae <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800730c:	f7fb f878 	bl	8002400 <HAL_GetTick>
 8007310:	4602      	mov	r2, r0
 8007312:	69bb      	ldr	r3, [r7, #24]
 8007314:	1ad3      	subs	r3, r2, r3
 8007316:	69fa      	ldr	r2, [r7, #28]
 8007318:	429a      	cmp	r2, r3
 800731a:	d902      	bls.n	8007322 <SPI_WaitFlagStateUntilTimeout+0x56>
 800731c:	69fb      	ldr	r3, [r7, #28]
 800731e:	2b00      	cmp	r3, #0
 8007320:	d13d      	bne.n	800739e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007322:	68fb      	ldr	r3, [r7, #12]
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	685a      	ldr	r2, [r3, #4]
 8007328:	68fb      	ldr	r3, [r7, #12]
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8007330:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007332:	68fb      	ldr	r3, [r7, #12]
 8007334:	685b      	ldr	r3, [r3, #4]
 8007336:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800733a:	d111      	bne.n	8007360 <SPI_WaitFlagStateUntilTimeout+0x94>
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	689b      	ldr	r3, [r3, #8]
 8007340:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007344:	d004      	beq.n	8007350 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007346:	68fb      	ldr	r3, [r7, #12]
 8007348:	689b      	ldr	r3, [r3, #8]
 800734a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800734e:	d107      	bne.n	8007360 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007350:	68fb      	ldr	r3, [r7, #12]
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	681a      	ldr	r2, [r3, #0]
 8007356:	68fb      	ldr	r3, [r7, #12]
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800735e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007364:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007368:	d10f      	bne.n	800738a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800736a:	68fb      	ldr	r3, [r7, #12]
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	681a      	ldr	r2, [r3, #0]
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007378:	601a      	str	r2, [r3, #0]
 800737a:	68fb      	ldr	r3, [r7, #12]
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	681a      	ldr	r2, [r3, #0]
 8007380:	68fb      	ldr	r3, [r7, #12]
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007388:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800738a:	68fb      	ldr	r3, [r7, #12]
 800738c:	2201      	movs	r2, #1
 800738e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007392:	68fb      	ldr	r3, [r7, #12]
 8007394:	2200      	movs	r2, #0
 8007396:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800739a:	2303      	movs	r3, #3
 800739c:	e017      	b.n	80073ce <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800739e:	697b      	ldr	r3, [r7, #20]
 80073a0:	2b00      	cmp	r3, #0
 80073a2:	d101      	bne.n	80073a8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80073a4:	2300      	movs	r3, #0
 80073a6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80073a8:	697b      	ldr	r3, [r7, #20]
 80073aa:	3b01      	subs	r3, #1
 80073ac:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80073ae:	68fb      	ldr	r3, [r7, #12]
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	689a      	ldr	r2, [r3, #8]
 80073b4:	68bb      	ldr	r3, [r7, #8]
 80073b6:	4013      	ands	r3, r2
 80073b8:	68ba      	ldr	r2, [r7, #8]
 80073ba:	429a      	cmp	r2, r3
 80073bc:	bf0c      	ite	eq
 80073be:	2301      	moveq	r3, #1
 80073c0:	2300      	movne	r3, #0
 80073c2:	b2db      	uxtb	r3, r3
 80073c4:	461a      	mov	r2, r3
 80073c6:	79fb      	ldrb	r3, [r7, #7]
 80073c8:	429a      	cmp	r2, r3
 80073ca:	d19b      	bne.n	8007304 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80073cc:	2300      	movs	r3, #0
}
 80073ce:	4618      	mov	r0, r3
 80073d0:	3720      	adds	r7, #32
 80073d2:	46bd      	mov	sp, r7
 80073d4:	bd80      	pop	{r7, pc}
 80073d6:	bf00      	nop
 80073d8:	20000018 	.word	0x20000018

080073dc <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80073dc:	b580      	push	{r7, lr}
 80073de:	b086      	sub	sp, #24
 80073e0:	af02      	add	r7, sp, #8
 80073e2:	60f8      	str	r0, [r7, #12]
 80073e4:	60b9      	str	r1, [r7, #8]
 80073e6:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80073e8:	68fb      	ldr	r3, [r7, #12]
 80073ea:	685b      	ldr	r3, [r3, #4]
 80073ec:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80073f0:	d111      	bne.n	8007416 <SPI_EndRxTransaction+0x3a>
 80073f2:	68fb      	ldr	r3, [r7, #12]
 80073f4:	689b      	ldr	r3, [r3, #8]
 80073f6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80073fa:	d004      	beq.n	8007406 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80073fc:	68fb      	ldr	r3, [r7, #12]
 80073fe:	689b      	ldr	r3, [r3, #8]
 8007400:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007404:	d107      	bne.n	8007416 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8007406:	68fb      	ldr	r3, [r7, #12]
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	681a      	ldr	r2, [r3, #0]
 800740c:	68fb      	ldr	r3, [r7, #12]
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007414:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 8007416:	68fb      	ldr	r3, [r7, #12]
 8007418:	685b      	ldr	r3, [r3, #4]
 800741a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800741e:	d117      	bne.n	8007450 <SPI_EndRxTransaction+0x74>
 8007420:	68fb      	ldr	r3, [r7, #12]
 8007422:	689b      	ldr	r3, [r3, #8]
 8007424:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007428:	d112      	bne.n	8007450 <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	9300      	str	r3, [sp, #0]
 800742e:	68bb      	ldr	r3, [r7, #8]
 8007430:	2200      	movs	r2, #0
 8007432:	2101      	movs	r1, #1
 8007434:	68f8      	ldr	r0, [r7, #12]
 8007436:	f7ff ff49 	bl	80072cc <SPI_WaitFlagStateUntilTimeout>
 800743a:	4603      	mov	r3, r0
 800743c:	2b00      	cmp	r3, #0
 800743e:	d01a      	beq.n	8007476 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007440:	68fb      	ldr	r3, [r7, #12]
 8007442:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007444:	f043 0220 	orr.w	r2, r3, #32
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800744c:	2303      	movs	r3, #3
 800744e:	e013      	b.n	8007478 <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	9300      	str	r3, [sp, #0]
 8007454:	68bb      	ldr	r3, [r7, #8]
 8007456:	2200      	movs	r2, #0
 8007458:	2180      	movs	r1, #128	@ 0x80
 800745a:	68f8      	ldr	r0, [r7, #12]
 800745c:	f7ff ff36 	bl	80072cc <SPI_WaitFlagStateUntilTimeout>
 8007460:	4603      	mov	r3, r0
 8007462:	2b00      	cmp	r3, #0
 8007464:	d007      	beq.n	8007476 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007466:	68fb      	ldr	r3, [r7, #12]
 8007468:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800746a:	f043 0220 	orr.w	r2, r3, #32
 800746e:	68fb      	ldr	r3, [r7, #12]
 8007470:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8007472:	2303      	movs	r3, #3
 8007474:	e000      	b.n	8007478 <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 8007476:	2300      	movs	r3, #0
}
 8007478:	4618      	mov	r0, r3
 800747a:	3710      	adds	r7, #16
 800747c:	46bd      	mov	sp, r7
 800747e:	bd80      	pop	{r7, pc}

08007480 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007480:	b580      	push	{r7, lr}
 8007482:	b086      	sub	sp, #24
 8007484:	af02      	add	r7, sp, #8
 8007486:	60f8      	str	r0, [r7, #12]
 8007488:	60b9      	str	r1, [r7, #8]
 800748a:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	9300      	str	r3, [sp, #0]
 8007490:	68bb      	ldr	r3, [r7, #8]
 8007492:	2201      	movs	r2, #1
 8007494:	2102      	movs	r1, #2
 8007496:	68f8      	ldr	r0, [r7, #12]
 8007498:	f7ff ff18 	bl	80072cc <SPI_WaitFlagStateUntilTimeout>
 800749c:	4603      	mov	r3, r0
 800749e:	2b00      	cmp	r3, #0
 80074a0:	d007      	beq.n	80074b2 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80074a2:	68fb      	ldr	r3, [r7, #12]
 80074a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80074a6:	f043 0220 	orr.w	r2, r3, #32
 80074aa:	68fb      	ldr	r3, [r7, #12]
 80074ac:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80074ae:	2303      	movs	r3, #3
 80074b0:	e013      	b.n	80074da <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	9300      	str	r3, [sp, #0]
 80074b6:	68bb      	ldr	r3, [r7, #8]
 80074b8:	2200      	movs	r2, #0
 80074ba:	2180      	movs	r1, #128	@ 0x80
 80074bc:	68f8      	ldr	r0, [r7, #12]
 80074be:	f7ff ff05 	bl	80072cc <SPI_WaitFlagStateUntilTimeout>
 80074c2:	4603      	mov	r3, r0
 80074c4:	2b00      	cmp	r3, #0
 80074c6:	d007      	beq.n	80074d8 <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80074c8:	68fb      	ldr	r3, [r7, #12]
 80074ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80074cc:	f043 0220 	orr.w	r2, r3, #32
 80074d0:	68fb      	ldr	r3, [r7, #12]
 80074d2:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80074d4:	2303      	movs	r3, #3
 80074d6:	e000      	b.n	80074da <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 80074d8:	2300      	movs	r3, #0
}
 80074da:	4618      	mov	r0, r3
 80074dc:	3710      	adds	r7, #16
 80074de:	46bd      	mov	sp, r7
 80074e0:	bd80      	pop	{r7, pc}
	...

080074e4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80074e4:	b580      	push	{r7, lr}
 80074e6:	b082      	sub	sp, #8
 80074e8:	af00      	add	r7, sp, #0
 80074ea:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	2b00      	cmp	r3, #0
 80074f0:	d101      	bne.n	80074f6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80074f2:	2301      	movs	r3, #1
 80074f4:	e0a1      	b.n	800763a <HAL_TIM_Base_Init+0x156>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	4a52      	ldr	r2, [pc, #328]	@ (8007644 <HAL_TIM_Base_Init+0x160>)
 80074fc:	4293      	cmp	r3, r2
 80074fe:	d013      	beq.n	8007528 <HAL_TIM_Base_Init+0x44>
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	681b      	ldr	r3, [r3, #0]
 8007504:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007508:	d00e      	beq.n	8007528 <HAL_TIM_Base_Init+0x44>
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	4a4e      	ldr	r2, [pc, #312]	@ (8007648 <HAL_TIM_Base_Init+0x164>)
 8007510:	4293      	cmp	r3, r2
 8007512:	d009      	beq.n	8007528 <HAL_TIM_Base_Init+0x44>
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	4a4c      	ldr	r2, [pc, #304]	@ (800764c <HAL_TIM_Base_Init+0x168>)
 800751a:	4293      	cmp	r3, r2
 800751c:	d004      	beq.n	8007528 <HAL_TIM_Base_Init+0x44>
 800751e:	f240 1113 	movw	r1, #275	@ 0x113
 8007522:	484b      	ldr	r0, [pc, #300]	@ (8007650 <HAL_TIM_Base_Init+0x16c>)
 8007524:	f7f9 fd42 	bl	8000fac <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	689b      	ldr	r3, [r3, #8]
 800752c:	2b00      	cmp	r3, #0
 800752e:	d014      	beq.n	800755a <HAL_TIM_Base_Init+0x76>
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	689b      	ldr	r3, [r3, #8]
 8007534:	2b10      	cmp	r3, #16
 8007536:	d010      	beq.n	800755a <HAL_TIM_Base_Init+0x76>
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	689b      	ldr	r3, [r3, #8]
 800753c:	2b20      	cmp	r3, #32
 800753e:	d00c      	beq.n	800755a <HAL_TIM_Base_Init+0x76>
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	689b      	ldr	r3, [r3, #8]
 8007544:	2b40      	cmp	r3, #64	@ 0x40
 8007546:	d008      	beq.n	800755a <HAL_TIM_Base_Init+0x76>
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	689b      	ldr	r3, [r3, #8]
 800754c:	2b60      	cmp	r3, #96	@ 0x60
 800754e:	d004      	beq.n	800755a <HAL_TIM_Base_Init+0x76>
 8007550:	f44f 718a 	mov.w	r1, #276	@ 0x114
 8007554:	483e      	ldr	r0, [pc, #248]	@ (8007650 <HAL_TIM_Base_Init+0x16c>)
 8007556:	f7f9 fd29 	bl	8000fac <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	691b      	ldr	r3, [r3, #16]
 800755e:	2b00      	cmp	r3, #0
 8007560:	d00e      	beq.n	8007580 <HAL_TIM_Base_Init+0x9c>
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	691b      	ldr	r3, [r3, #16]
 8007566:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800756a:	d009      	beq.n	8007580 <HAL_TIM_Base_Init+0x9c>
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	691b      	ldr	r3, [r3, #16]
 8007570:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007574:	d004      	beq.n	8007580 <HAL_TIM_Base_Init+0x9c>
 8007576:	f240 1115 	movw	r1, #277	@ 0x115
 800757a:	4835      	ldr	r0, [pc, #212]	@ (8007650 <HAL_TIM_Base_Init+0x16c>)
 800757c:	f7f9 fd16 	bl	8000fac <assert_failed>
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	68db      	ldr	r3, [r3, #12]
 8007584:	2b00      	cmp	r3, #0
 8007586:	d004      	beq.n	8007592 <HAL_TIM_Base_Init+0xae>
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	68db      	ldr	r3, [r3, #12]
 800758c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007590:	d304      	bcc.n	800759c <HAL_TIM_Base_Init+0xb8>
 8007592:	f44f 718b 	mov.w	r1, #278	@ 0x116
 8007596:	482e      	ldr	r0, [pc, #184]	@ (8007650 <HAL_TIM_Base_Init+0x16c>)
 8007598:	f7f9 fd08 	bl	8000fac <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	699b      	ldr	r3, [r3, #24]
 80075a0:	2b00      	cmp	r3, #0
 80075a2:	d008      	beq.n	80075b6 <HAL_TIM_Base_Init+0xd2>
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	699b      	ldr	r3, [r3, #24]
 80075a8:	2b80      	cmp	r3, #128	@ 0x80
 80075aa:	d004      	beq.n	80075b6 <HAL_TIM_Base_Init+0xd2>
 80075ac:	f240 1117 	movw	r1, #279	@ 0x117
 80075b0:	4827      	ldr	r0, [pc, #156]	@ (8007650 <HAL_TIM_Base_Init+0x16c>)
 80075b2:	f7f9 fcfb 	bl	8000fac <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80075bc:	b2db      	uxtb	r3, r3
 80075be:	2b00      	cmp	r3, #0
 80075c0:	d106      	bne.n	80075d0 <HAL_TIM_Base_Init+0xec>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	2200      	movs	r2, #0
 80075c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80075ca:	6878      	ldr	r0, [r7, #4]
 80075cc:	f000 f842 	bl	8007654 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	2202      	movs	r2, #2
 80075d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	681a      	ldr	r2, [r3, #0]
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	3304      	adds	r3, #4
 80075e0:	4619      	mov	r1, r3
 80075e2:	4610      	mov	r0, r2
 80075e4:	f000 f9c0 	bl	8007968 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	2201      	movs	r2, #1
 80075ec:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	2201      	movs	r2, #1
 80075f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	2201      	movs	r2, #1
 80075fc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	2201      	movs	r2, #1
 8007604:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	2201      	movs	r2, #1
 800760c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	2201      	movs	r2, #1
 8007614:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	2201      	movs	r2, #1
 800761c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	2201      	movs	r2, #1
 8007624:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	2201      	movs	r2, #1
 800762c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	2201      	movs	r2, #1
 8007634:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007638:	2300      	movs	r3, #0
}
 800763a:	4618      	mov	r0, r3
 800763c:	3708      	adds	r7, #8
 800763e:	46bd      	mov	sp, r7
 8007640:	bd80      	pop	{r7, pc}
 8007642:	bf00      	nop
 8007644:	40012c00 	.word	0x40012c00
 8007648:	40000400 	.word	0x40000400
 800764c:	40000800 	.word	0x40000800
 8007650:	0800c100 	.word	0x0800c100

08007654 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8007654:	b480      	push	{r7}
 8007656:	b083      	sub	sp, #12
 8007658:	af00      	add	r7, sp, #0
 800765a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800765c:	bf00      	nop
 800765e:	370c      	adds	r7, #12
 8007660:	46bd      	mov	sp, r7
 8007662:	bc80      	pop	{r7}
 8007664:	4770      	bx	lr
	...

08007668 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007668:	b580      	push	{r7, lr}
 800766a:	b084      	sub	sp, #16
 800766c:	af00      	add	r7, sp, #0
 800766e:	6078      	str	r0, [r7, #4]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	4a2e      	ldr	r2, [pc, #184]	@ (8007730 <HAL_TIM_Base_Start_IT+0xc8>)
 8007676:	4293      	cmp	r3, r2
 8007678:	d013      	beq.n	80076a2 <HAL_TIM_Base_Start_IT+0x3a>
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007682:	d00e      	beq.n	80076a2 <HAL_TIM_Base_Start_IT+0x3a>
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	4a2a      	ldr	r2, [pc, #168]	@ (8007734 <HAL_TIM_Base_Start_IT+0xcc>)
 800768a:	4293      	cmp	r3, r2
 800768c:	d009      	beq.n	80076a2 <HAL_TIM_Base_Start_IT+0x3a>
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	4a29      	ldr	r2, [pc, #164]	@ (8007738 <HAL_TIM_Base_Start_IT+0xd0>)
 8007694:	4293      	cmp	r3, r2
 8007696:	d004      	beq.n	80076a2 <HAL_TIM_Base_Start_IT+0x3a>
 8007698:	f44f 71e8 	mov.w	r1, #464	@ 0x1d0
 800769c:	4827      	ldr	r0, [pc, #156]	@ (800773c <HAL_TIM_Base_Start_IT+0xd4>)
 800769e:	f7f9 fc85 	bl	8000fac <assert_failed>

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80076a8:	b2db      	uxtb	r3, r3
 80076aa:	2b01      	cmp	r3, #1
 80076ac:	d001      	beq.n	80076b2 <HAL_TIM_Base_Start_IT+0x4a>
  {
    return HAL_ERROR;
 80076ae:	2301      	movs	r3, #1
 80076b0:	e03a      	b.n	8007728 <HAL_TIM_Base_Start_IT+0xc0>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	2202      	movs	r2, #2
 80076b6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	68da      	ldr	r2, [r3, #12]
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	f042 0201 	orr.w	r2, r2, #1
 80076c8:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	4a18      	ldr	r2, [pc, #96]	@ (8007730 <HAL_TIM_Base_Start_IT+0xc8>)
 80076d0:	4293      	cmp	r3, r2
 80076d2:	d00e      	beq.n	80076f2 <HAL_TIM_Base_Start_IT+0x8a>
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80076dc:	d009      	beq.n	80076f2 <HAL_TIM_Base_Start_IT+0x8a>
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	4a14      	ldr	r2, [pc, #80]	@ (8007734 <HAL_TIM_Base_Start_IT+0xcc>)
 80076e4:	4293      	cmp	r3, r2
 80076e6:	d004      	beq.n	80076f2 <HAL_TIM_Base_Start_IT+0x8a>
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	4a12      	ldr	r2, [pc, #72]	@ (8007738 <HAL_TIM_Base_Start_IT+0xd0>)
 80076ee:	4293      	cmp	r3, r2
 80076f0:	d111      	bne.n	8007716 <HAL_TIM_Base_Start_IT+0xae>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	689b      	ldr	r3, [r3, #8]
 80076f8:	f003 0307 	and.w	r3, r3, #7
 80076fc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80076fe:	68fb      	ldr	r3, [r7, #12]
 8007700:	2b06      	cmp	r3, #6
 8007702:	d010      	beq.n	8007726 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	681a      	ldr	r2, [r3, #0]
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	f042 0201 	orr.w	r2, r2, #1
 8007712:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007714:	e007      	b.n	8007726 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	681b      	ldr	r3, [r3, #0]
 800771a:	681a      	ldr	r2, [r3, #0]
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	f042 0201 	orr.w	r2, r2, #1
 8007724:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007726:	2300      	movs	r3, #0
}
 8007728:	4618      	mov	r0, r3
 800772a:	3710      	adds	r7, #16
 800772c:	46bd      	mov	sp, r7
 800772e:	bd80      	pop	{r7, pc}
 8007730:	40012c00 	.word	0x40012c00
 8007734:	40000400 	.word	0x40000400
 8007738:	40000800 	.word	0x40000800
 800773c:	0800c100 	.word	0x0800c100

08007740 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007740:	b580      	push	{r7, lr}
 8007742:	b084      	sub	sp, #16
 8007744:	af00      	add	r7, sp, #0
 8007746:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	68db      	ldr	r3, [r3, #12]
 800774e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	691b      	ldr	r3, [r3, #16]
 8007756:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8007758:	68bb      	ldr	r3, [r7, #8]
 800775a:	f003 0302 	and.w	r3, r3, #2
 800775e:	2b00      	cmp	r3, #0
 8007760:	d020      	beq.n	80077a4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8007762:	68fb      	ldr	r3, [r7, #12]
 8007764:	f003 0302 	and.w	r3, r3, #2
 8007768:	2b00      	cmp	r3, #0
 800776a:	d01b      	beq.n	80077a4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	f06f 0202 	mvn.w	r2, #2
 8007774:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	2201      	movs	r2, #1
 800777a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	699b      	ldr	r3, [r3, #24]
 8007782:	f003 0303 	and.w	r3, r3, #3
 8007786:	2b00      	cmp	r3, #0
 8007788:	d003      	beq.n	8007792 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800778a:	6878      	ldr	r0, [r7, #4]
 800778c:	f000 f8d1 	bl	8007932 <HAL_TIM_IC_CaptureCallback>
 8007790:	e005      	b.n	800779e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007792:	6878      	ldr	r0, [r7, #4]
 8007794:	f000 f8c4 	bl	8007920 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007798:	6878      	ldr	r0, [r7, #4]
 800779a:	f000 f8d3 	bl	8007944 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	2200      	movs	r2, #0
 80077a2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80077a4:	68bb      	ldr	r3, [r7, #8]
 80077a6:	f003 0304 	and.w	r3, r3, #4
 80077aa:	2b00      	cmp	r3, #0
 80077ac:	d020      	beq.n	80077f0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80077ae:	68fb      	ldr	r3, [r7, #12]
 80077b0:	f003 0304 	and.w	r3, r3, #4
 80077b4:	2b00      	cmp	r3, #0
 80077b6:	d01b      	beq.n	80077f0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	f06f 0204 	mvn.w	r2, #4
 80077c0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	2202      	movs	r2, #2
 80077c6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	699b      	ldr	r3, [r3, #24]
 80077ce:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80077d2:	2b00      	cmp	r3, #0
 80077d4:	d003      	beq.n	80077de <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80077d6:	6878      	ldr	r0, [r7, #4]
 80077d8:	f000 f8ab 	bl	8007932 <HAL_TIM_IC_CaptureCallback>
 80077dc:	e005      	b.n	80077ea <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80077de:	6878      	ldr	r0, [r7, #4]
 80077e0:	f000 f89e 	bl	8007920 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80077e4:	6878      	ldr	r0, [r7, #4]
 80077e6:	f000 f8ad 	bl	8007944 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	2200      	movs	r2, #0
 80077ee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80077f0:	68bb      	ldr	r3, [r7, #8]
 80077f2:	f003 0308 	and.w	r3, r3, #8
 80077f6:	2b00      	cmp	r3, #0
 80077f8:	d020      	beq.n	800783c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80077fa:	68fb      	ldr	r3, [r7, #12]
 80077fc:	f003 0308 	and.w	r3, r3, #8
 8007800:	2b00      	cmp	r3, #0
 8007802:	d01b      	beq.n	800783c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	f06f 0208 	mvn.w	r2, #8
 800780c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	2204      	movs	r2, #4
 8007812:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	69db      	ldr	r3, [r3, #28]
 800781a:	f003 0303 	and.w	r3, r3, #3
 800781e:	2b00      	cmp	r3, #0
 8007820:	d003      	beq.n	800782a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007822:	6878      	ldr	r0, [r7, #4]
 8007824:	f000 f885 	bl	8007932 <HAL_TIM_IC_CaptureCallback>
 8007828:	e005      	b.n	8007836 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800782a:	6878      	ldr	r0, [r7, #4]
 800782c:	f000 f878 	bl	8007920 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007830:	6878      	ldr	r0, [r7, #4]
 8007832:	f000 f887 	bl	8007944 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	2200      	movs	r2, #0
 800783a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800783c:	68bb      	ldr	r3, [r7, #8]
 800783e:	f003 0310 	and.w	r3, r3, #16
 8007842:	2b00      	cmp	r3, #0
 8007844:	d020      	beq.n	8007888 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8007846:	68fb      	ldr	r3, [r7, #12]
 8007848:	f003 0310 	and.w	r3, r3, #16
 800784c:	2b00      	cmp	r3, #0
 800784e:	d01b      	beq.n	8007888 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	f06f 0210 	mvn.w	r2, #16
 8007858:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	2208      	movs	r2, #8
 800785e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	681b      	ldr	r3, [r3, #0]
 8007864:	69db      	ldr	r3, [r3, #28]
 8007866:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800786a:	2b00      	cmp	r3, #0
 800786c:	d003      	beq.n	8007876 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800786e:	6878      	ldr	r0, [r7, #4]
 8007870:	f000 f85f 	bl	8007932 <HAL_TIM_IC_CaptureCallback>
 8007874:	e005      	b.n	8007882 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007876:	6878      	ldr	r0, [r7, #4]
 8007878:	f000 f852 	bl	8007920 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800787c:	6878      	ldr	r0, [r7, #4]
 800787e:	f000 f861 	bl	8007944 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	2200      	movs	r2, #0
 8007886:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8007888:	68bb      	ldr	r3, [r7, #8]
 800788a:	f003 0301 	and.w	r3, r3, #1
 800788e:	2b00      	cmp	r3, #0
 8007890:	d00c      	beq.n	80078ac <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8007892:	68fb      	ldr	r3, [r7, #12]
 8007894:	f003 0301 	and.w	r3, r3, #1
 8007898:	2b00      	cmp	r3, #0
 800789a:	d007      	beq.n	80078ac <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	681b      	ldr	r3, [r3, #0]
 80078a0:	f06f 0201 	mvn.w	r2, #1
 80078a4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80078a6:	6878      	ldr	r0, [r7, #4]
 80078a8:	f7f9 fb68 	bl	8000f7c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80078ac:	68bb      	ldr	r3, [r7, #8]
 80078ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80078b2:	2b00      	cmp	r3, #0
 80078b4:	d00c      	beq.n	80078d0 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80078b6:	68fb      	ldr	r3, [r7, #12]
 80078b8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80078bc:	2b00      	cmp	r3, #0
 80078be:	d007      	beq.n	80078d0 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80078c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80078ca:	6878      	ldr	r0, [r7, #4]
 80078cc:	f000 f8c3 	bl	8007a56 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80078d0:	68bb      	ldr	r3, [r7, #8]
 80078d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80078d6:	2b00      	cmp	r3, #0
 80078d8:	d00c      	beq.n	80078f4 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80078da:	68fb      	ldr	r3, [r7, #12]
 80078dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80078e0:	2b00      	cmp	r3, #0
 80078e2:	d007      	beq.n	80078f4 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80078ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80078ee:	6878      	ldr	r0, [r7, #4]
 80078f0:	f000 f831 	bl	8007956 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80078f4:	68bb      	ldr	r3, [r7, #8]
 80078f6:	f003 0320 	and.w	r3, r3, #32
 80078fa:	2b00      	cmp	r3, #0
 80078fc:	d00c      	beq.n	8007918 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80078fe:	68fb      	ldr	r3, [r7, #12]
 8007900:	f003 0320 	and.w	r3, r3, #32
 8007904:	2b00      	cmp	r3, #0
 8007906:	d007      	beq.n	8007918 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	f06f 0220 	mvn.w	r2, #32
 8007910:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007912:	6878      	ldr	r0, [r7, #4]
 8007914:	f000 f896 	bl	8007a44 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007918:	bf00      	nop
 800791a:	3710      	adds	r7, #16
 800791c:	46bd      	mov	sp, r7
 800791e:	bd80      	pop	{r7, pc}

08007920 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007920:	b480      	push	{r7}
 8007922:	b083      	sub	sp, #12
 8007924:	af00      	add	r7, sp, #0
 8007926:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007928:	bf00      	nop
 800792a:	370c      	adds	r7, #12
 800792c:	46bd      	mov	sp, r7
 800792e:	bc80      	pop	{r7}
 8007930:	4770      	bx	lr

08007932 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007932:	b480      	push	{r7}
 8007934:	b083      	sub	sp, #12
 8007936:	af00      	add	r7, sp, #0
 8007938:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800793a:	bf00      	nop
 800793c:	370c      	adds	r7, #12
 800793e:	46bd      	mov	sp, r7
 8007940:	bc80      	pop	{r7}
 8007942:	4770      	bx	lr

08007944 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007944:	b480      	push	{r7}
 8007946:	b083      	sub	sp, #12
 8007948:	af00      	add	r7, sp, #0
 800794a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800794c:	bf00      	nop
 800794e:	370c      	adds	r7, #12
 8007950:	46bd      	mov	sp, r7
 8007952:	bc80      	pop	{r7}
 8007954:	4770      	bx	lr

08007956 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007956:	b480      	push	{r7}
 8007958:	b083      	sub	sp, #12
 800795a:	af00      	add	r7, sp, #0
 800795c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800795e:	bf00      	nop
 8007960:	370c      	adds	r7, #12
 8007962:	46bd      	mov	sp, r7
 8007964:	bc80      	pop	{r7}
 8007966:	4770      	bx	lr

08007968 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007968:	b480      	push	{r7}
 800796a:	b085      	sub	sp, #20
 800796c:	af00      	add	r7, sp, #0
 800796e:	6078      	str	r0, [r7, #4]
 8007970:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	681b      	ldr	r3, [r3, #0]
 8007976:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	4a2f      	ldr	r2, [pc, #188]	@ (8007a38 <TIM_Base_SetConfig+0xd0>)
 800797c:	4293      	cmp	r3, r2
 800797e:	d00b      	beq.n	8007998 <TIM_Base_SetConfig+0x30>
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007986:	d007      	beq.n	8007998 <TIM_Base_SetConfig+0x30>
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	4a2c      	ldr	r2, [pc, #176]	@ (8007a3c <TIM_Base_SetConfig+0xd4>)
 800798c:	4293      	cmp	r3, r2
 800798e:	d003      	beq.n	8007998 <TIM_Base_SetConfig+0x30>
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	4a2b      	ldr	r2, [pc, #172]	@ (8007a40 <TIM_Base_SetConfig+0xd8>)
 8007994:	4293      	cmp	r3, r2
 8007996:	d108      	bne.n	80079aa <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007998:	68fb      	ldr	r3, [r7, #12]
 800799a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800799e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80079a0:	683b      	ldr	r3, [r7, #0]
 80079a2:	685b      	ldr	r3, [r3, #4]
 80079a4:	68fa      	ldr	r2, [r7, #12]
 80079a6:	4313      	orrs	r3, r2
 80079a8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	4a22      	ldr	r2, [pc, #136]	@ (8007a38 <TIM_Base_SetConfig+0xd0>)
 80079ae:	4293      	cmp	r3, r2
 80079b0:	d00b      	beq.n	80079ca <TIM_Base_SetConfig+0x62>
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80079b8:	d007      	beq.n	80079ca <TIM_Base_SetConfig+0x62>
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	4a1f      	ldr	r2, [pc, #124]	@ (8007a3c <TIM_Base_SetConfig+0xd4>)
 80079be:	4293      	cmp	r3, r2
 80079c0:	d003      	beq.n	80079ca <TIM_Base_SetConfig+0x62>
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	4a1e      	ldr	r2, [pc, #120]	@ (8007a40 <TIM_Base_SetConfig+0xd8>)
 80079c6:	4293      	cmp	r3, r2
 80079c8:	d108      	bne.n	80079dc <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80079ca:	68fb      	ldr	r3, [r7, #12]
 80079cc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80079d0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80079d2:	683b      	ldr	r3, [r7, #0]
 80079d4:	68db      	ldr	r3, [r3, #12]
 80079d6:	68fa      	ldr	r2, [r7, #12]
 80079d8:	4313      	orrs	r3, r2
 80079da:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80079dc:	68fb      	ldr	r3, [r7, #12]
 80079de:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80079e2:	683b      	ldr	r3, [r7, #0]
 80079e4:	695b      	ldr	r3, [r3, #20]
 80079e6:	4313      	orrs	r3, r2
 80079e8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	68fa      	ldr	r2, [r7, #12]
 80079ee:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80079f0:	683b      	ldr	r3, [r7, #0]
 80079f2:	689a      	ldr	r2, [r3, #8]
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80079f8:	683b      	ldr	r3, [r7, #0]
 80079fa:	681a      	ldr	r2, [r3, #0]
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	4a0d      	ldr	r2, [pc, #52]	@ (8007a38 <TIM_Base_SetConfig+0xd0>)
 8007a04:	4293      	cmp	r3, r2
 8007a06:	d103      	bne.n	8007a10 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007a08:	683b      	ldr	r3, [r7, #0]
 8007a0a:	691a      	ldr	r2, [r3, #16]
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	2201      	movs	r2, #1
 8007a14:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	691b      	ldr	r3, [r3, #16]
 8007a1a:	f003 0301 	and.w	r3, r3, #1
 8007a1e:	2b00      	cmp	r3, #0
 8007a20:	d005      	beq.n	8007a2e <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	691b      	ldr	r3, [r3, #16]
 8007a26:	f023 0201 	bic.w	r2, r3, #1
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	611a      	str	r2, [r3, #16]
  }
}
 8007a2e:	bf00      	nop
 8007a30:	3714      	adds	r7, #20
 8007a32:	46bd      	mov	sp, r7
 8007a34:	bc80      	pop	{r7}
 8007a36:	4770      	bx	lr
 8007a38:	40012c00 	.word	0x40012c00
 8007a3c:	40000400 	.word	0x40000400
 8007a40:	40000800 	.word	0x40000800

08007a44 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007a44:	b480      	push	{r7}
 8007a46:	b083      	sub	sp, #12
 8007a48:	af00      	add	r7, sp, #0
 8007a4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007a4c:	bf00      	nop
 8007a4e:	370c      	adds	r7, #12
 8007a50:	46bd      	mov	sp, r7
 8007a52:	bc80      	pop	{r7}
 8007a54:	4770      	bx	lr

08007a56 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007a56:	b480      	push	{r7}
 8007a58:	b083      	sub	sp, #12
 8007a5a:	af00      	add	r7, sp, #0
 8007a5c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007a5e:	bf00      	nop
 8007a60:	370c      	adds	r7, #12
 8007a62:	46bd      	mov	sp, r7
 8007a64:	bc80      	pop	{r7}
 8007a66:	4770      	bx	lr

08007a68 <__NVIC_SetPriority>:
{
 8007a68:	b480      	push	{r7}
 8007a6a:	b083      	sub	sp, #12
 8007a6c:	af00      	add	r7, sp, #0
 8007a6e:	4603      	mov	r3, r0
 8007a70:	6039      	str	r1, [r7, #0]
 8007a72:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007a74:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007a78:	2b00      	cmp	r3, #0
 8007a7a:	db0a      	blt.n	8007a92 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007a7c:	683b      	ldr	r3, [r7, #0]
 8007a7e:	b2da      	uxtb	r2, r3
 8007a80:	490c      	ldr	r1, [pc, #48]	@ (8007ab4 <__NVIC_SetPriority+0x4c>)
 8007a82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007a86:	0112      	lsls	r2, r2, #4
 8007a88:	b2d2      	uxtb	r2, r2
 8007a8a:	440b      	add	r3, r1
 8007a8c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8007a90:	e00a      	b.n	8007aa8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007a92:	683b      	ldr	r3, [r7, #0]
 8007a94:	b2da      	uxtb	r2, r3
 8007a96:	4908      	ldr	r1, [pc, #32]	@ (8007ab8 <__NVIC_SetPriority+0x50>)
 8007a98:	79fb      	ldrb	r3, [r7, #7]
 8007a9a:	f003 030f 	and.w	r3, r3, #15
 8007a9e:	3b04      	subs	r3, #4
 8007aa0:	0112      	lsls	r2, r2, #4
 8007aa2:	b2d2      	uxtb	r2, r2
 8007aa4:	440b      	add	r3, r1
 8007aa6:	761a      	strb	r2, [r3, #24]
}
 8007aa8:	bf00      	nop
 8007aaa:	370c      	adds	r7, #12
 8007aac:	46bd      	mov	sp, r7
 8007aae:	bc80      	pop	{r7}
 8007ab0:	4770      	bx	lr
 8007ab2:	bf00      	nop
 8007ab4:	e000e100 	.word	0xe000e100
 8007ab8:	e000ed00 	.word	0xe000ed00

08007abc <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8007abc:	b580      	push	{r7, lr}
 8007abe:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8007ac0:	4b05      	ldr	r3, [pc, #20]	@ (8007ad8 <SysTick_Handler+0x1c>)
 8007ac2:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8007ac4:	f002 fb56 	bl	800a174 <xTaskGetSchedulerState>
 8007ac8:	4603      	mov	r3, r0
 8007aca:	2b01      	cmp	r3, #1
 8007acc:	d001      	beq.n	8007ad2 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8007ace:	f003 f9fb 	bl	800aec8 <xPortSysTickHandler>
  }
}
 8007ad2:	bf00      	nop
 8007ad4:	bd80      	pop	{r7, pc}
 8007ad6:	bf00      	nop
 8007ad8:	e000e010 	.word	0xe000e010

08007adc <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8007adc:	b580      	push	{r7, lr}
 8007ade:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8007ae0:	2100      	movs	r1, #0
 8007ae2:	f06f 0004 	mvn.w	r0, #4
 8007ae6:	f7ff ffbf 	bl	8007a68 <__NVIC_SetPriority>
#endif
}
 8007aea:	bf00      	nop
 8007aec:	bd80      	pop	{r7, pc}
	...

08007af0 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8007af0:	b480      	push	{r7}
 8007af2:	b083      	sub	sp, #12
 8007af4:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007af6:	f3ef 8305 	mrs	r3, IPSR
 8007afa:	603b      	str	r3, [r7, #0]
  return(result);
 8007afc:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007afe:	2b00      	cmp	r3, #0
 8007b00:	d003      	beq.n	8007b0a <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8007b02:	f06f 0305 	mvn.w	r3, #5
 8007b06:	607b      	str	r3, [r7, #4]
 8007b08:	e00c      	b.n	8007b24 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8007b0a:	4b09      	ldr	r3, [pc, #36]	@ (8007b30 <osKernelInitialize+0x40>)
 8007b0c:	681b      	ldr	r3, [r3, #0]
 8007b0e:	2b00      	cmp	r3, #0
 8007b10:	d105      	bne.n	8007b1e <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8007b12:	4b07      	ldr	r3, [pc, #28]	@ (8007b30 <osKernelInitialize+0x40>)
 8007b14:	2201      	movs	r2, #1
 8007b16:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8007b18:	2300      	movs	r3, #0
 8007b1a:	607b      	str	r3, [r7, #4]
 8007b1c:	e002      	b.n	8007b24 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8007b1e:	f04f 33ff 	mov.w	r3, #4294967295
 8007b22:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8007b24:	687b      	ldr	r3, [r7, #4]
}
 8007b26:	4618      	mov	r0, r3
 8007b28:	370c      	adds	r7, #12
 8007b2a:	46bd      	mov	sp, r7
 8007b2c:	bc80      	pop	{r7}
 8007b2e:	4770      	bx	lr
 8007b30:	2000070c 	.word	0x2000070c

08007b34 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8007b34:	b580      	push	{r7, lr}
 8007b36:	b082      	sub	sp, #8
 8007b38:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007b3a:	f3ef 8305 	mrs	r3, IPSR
 8007b3e:	603b      	str	r3, [r7, #0]
  return(result);
 8007b40:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007b42:	2b00      	cmp	r3, #0
 8007b44:	d003      	beq.n	8007b4e <osKernelStart+0x1a>
    stat = osErrorISR;
 8007b46:	f06f 0305 	mvn.w	r3, #5
 8007b4a:	607b      	str	r3, [r7, #4]
 8007b4c:	e010      	b.n	8007b70 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8007b4e:	4b0b      	ldr	r3, [pc, #44]	@ (8007b7c <osKernelStart+0x48>)
 8007b50:	681b      	ldr	r3, [r3, #0]
 8007b52:	2b01      	cmp	r3, #1
 8007b54:	d109      	bne.n	8007b6a <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8007b56:	f7ff ffc1 	bl	8007adc <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8007b5a:	4b08      	ldr	r3, [pc, #32]	@ (8007b7c <osKernelStart+0x48>)
 8007b5c:	2202      	movs	r2, #2
 8007b5e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8007b60:	f001 fe96 	bl	8009890 <vTaskStartScheduler>
      stat = osOK;
 8007b64:	2300      	movs	r3, #0
 8007b66:	607b      	str	r3, [r7, #4]
 8007b68:	e002      	b.n	8007b70 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8007b6a:	f04f 33ff 	mov.w	r3, #4294967295
 8007b6e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8007b70:	687b      	ldr	r3, [r7, #4]
}
 8007b72:	4618      	mov	r0, r3
 8007b74:	3708      	adds	r7, #8
 8007b76:	46bd      	mov	sp, r7
 8007b78:	bd80      	pop	{r7, pc}
 8007b7a:	bf00      	nop
 8007b7c:	2000070c 	.word	0x2000070c

08007b80 <osKernelGetTickCount>:
  }

  return (lock);
}

uint32_t osKernelGetTickCount (void) {
 8007b80:	b580      	push	{r7, lr}
 8007b82:	b082      	sub	sp, #8
 8007b84:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007b86:	f3ef 8305 	mrs	r3, IPSR
 8007b8a:	603b      	str	r3, [r7, #0]
  return(result);
 8007b8c:	683b      	ldr	r3, [r7, #0]
  TickType_t ticks;

  if (IS_IRQ()) {
 8007b8e:	2b00      	cmp	r3, #0
 8007b90:	d003      	beq.n	8007b9a <osKernelGetTickCount+0x1a>
    ticks = xTaskGetTickCountFromISR();
 8007b92:	f001 ffa7 	bl	8009ae4 <xTaskGetTickCountFromISR>
 8007b96:	6078      	str	r0, [r7, #4]
 8007b98:	e002      	b.n	8007ba0 <osKernelGetTickCount+0x20>
  } else {
    ticks = xTaskGetTickCount();
 8007b9a:	f001 ff95 	bl	8009ac8 <xTaskGetTickCount>
 8007b9e:	6078      	str	r0, [r7, #4]
  }

  return (ticks);
 8007ba0:	687b      	ldr	r3, [r7, #4]
}
 8007ba2:	4618      	mov	r0, r3
 8007ba4:	3708      	adds	r7, #8
 8007ba6:	46bd      	mov	sp, r7
 8007ba8:	bd80      	pop	{r7, pc}

08007baa <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8007baa:	b580      	push	{r7, lr}
 8007bac:	b08e      	sub	sp, #56	@ 0x38
 8007bae:	af04      	add	r7, sp, #16
 8007bb0:	60f8      	str	r0, [r7, #12]
 8007bb2:	60b9      	str	r1, [r7, #8]
 8007bb4:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8007bb6:	2300      	movs	r3, #0
 8007bb8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007bba:	f3ef 8305 	mrs	r3, IPSR
 8007bbe:	617b      	str	r3, [r7, #20]
  return(result);
 8007bc0:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8007bc2:	2b00      	cmp	r3, #0
 8007bc4:	d17e      	bne.n	8007cc4 <osThreadNew+0x11a>
 8007bc6:	68fb      	ldr	r3, [r7, #12]
 8007bc8:	2b00      	cmp	r3, #0
 8007bca:	d07b      	beq.n	8007cc4 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8007bcc:	2380      	movs	r3, #128	@ 0x80
 8007bce:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8007bd0:	2318      	movs	r3, #24
 8007bd2:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8007bd4:	2300      	movs	r3, #0
 8007bd6:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8007bd8:	f04f 33ff 	mov.w	r3, #4294967295
 8007bdc:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	2b00      	cmp	r3, #0
 8007be2:	d045      	beq.n	8007c70 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	2b00      	cmp	r3, #0
 8007bea:	d002      	beq.n	8007bf2 <osThreadNew+0x48>
        name = attr->name;
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	681b      	ldr	r3, [r3, #0]
 8007bf0:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	699b      	ldr	r3, [r3, #24]
 8007bf6:	2b00      	cmp	r3, #0
 8007bf8:	d002      	beq.n	8007c00 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	699b      	ldr	r3, [r3, #24]
 8007bfe:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8007c00:	69fb      	ldr	r3, [r7, #28]
 8007c02:	2b00      	cmp	r3, #0
 8007c04:	d008      	beq.n	8007c18 <osThreadNew+0x6e>
 8007c06:	69fb      	ldr	r3, [r7, #28]
 8007c08:	2b38      	cmp	r3, #56	@ 0x38
 8007c0a:	d805      	bhi.n	8007c18 <osThreadNew+0x6e>
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	685b      	ldr	r3, [r3, #4]
 8007c10:	f003 0301 	and.w	r3, r3, #1
 8007c14:	2b00      	cmp	r3, #0
 8007c16:	d001      	beq.n	8007c1c <osThreadNew+0x72>
        return (NULL);
 8007c18:	2300      	movs	r3, #0
 8007c1a:	e054      	b.n	8007cc6 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	695b      	ldr	r3, [r3, #20]
 8007c20:	2b00      	cmp	r3, #0
 8007c22:	d003      	beq.n	8007c2c <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	695b      	ldr	r3, [r3, #20]
 8007c28:	089b      	lsrs	r3, r3, #2
 8007c2a:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	689b      	ldr	r3, [r3, #8]
 8007c30:	2b00      	cmp	r3, #0
 8007c32:	d00e      	beq.n	8007c52 <osThreadNew+0xa8>
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	68db      	ldr	r3, [r3, #12]
 8007c38:	2ba7      	cmp	r3, #167	@ 0xa7
 8007c3a:	d90a      	bls.n	8007c52 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8007c40:	2b00      	cmp	r3, #0
 8007c42:	d006      	beq.n	8007c52 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	695b      	ldr	r3, [r3, #20]
 8007c48:	2b00      	cmp	r3, #0
 8007c4a:	d002      	beq.n	8007c52 <osThreadNew+0xa8>
        mem = 1;
 8007c4c:	2301      	movs	r3, #1
 8007c4e:	61bb      	str	r3, [r7, #24]
 8007c50:	e010      	b.n	8007c74 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	689b      	ldr	r3, [r3, #8]
 8007c56:	2b00      	cmp	r3, #0
 8007c58:	d10c      	bne.n	8007c74 <osThreadNew+0xca>
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	68db      	ldr	r3, [r3, #12]
 8007c5e:	2b00      	cmp	r3, #0
 8007c60:	d108      	bne.n	8007c74 <osThreadNew+0xca>
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	691b      	ldr	r3, [r3, #16]
 8007c66:	2b00      	cmp	r3, #0
 8007c68:	d104      	bne.n	8007c74 <osThreadNew+0xca>
          mem = 0;
 8007c6a:	2300      	movs	r3, #0
 8007c6c:	61bb      	str	r3, [r7, #24]
 8007c6e:	e001      	b.n	8007c74 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8007c70:	2300      	movs	r3, #0
 8007c72:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8007c74:	69bb      	ldr	r3, [r7, #24]
 8007c76:	2b01      	cmp	r3, #1
 8007c78:	d110      	bne.n	8007c9c <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8007c7e:	687a      	ldr	r2, [r7, #4]
 8007c80:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8007c82:	9202      	str	r2, [sp, #8]
 8007c84:	9301      	str	r3, [sp, #4]
 8007c86:	69fb      	ldr	r3, [r7, #28]
 8007c88:	9300      	str	r3, [sp, #0]
 8007c8a:	68bb      	ldr	r3, [r7, #8]
 8007c8c:	6a3a      	ldr	r2, [r7, #32]
 8007c8e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007c90:	68f8      	ldr	r0, [r7, #12]
 8007c92:	f001 fb95 	bl	80093c0 <xTaskCreateStatic>
 8007c96:	4603      	mov	r3, r0
 8007c98:	613b      	str	r3, [r7, #16]
 8007c9a:	e013      	b.n	8007cc4 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8007c9c:	69bb      	ldr	r3, [r7, #24]
 8007c9e:	2b00      	cmp	r3, #0
 8007ca0:	d110      	bne.n	8007cc4 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8007ca2:	6a3b      	ldr	r3, [r7, #32]
 8007ca4:	b29a      	uxth	r2, r3
 8007ca6:	f107 0310 	add.w	r3, r7, #16
 8007caa:	9301      	str	r3, [sp, #4]
 8007cac:	69fb      	ldr	r3, [r7, #28]
 8007cae:	9300      	str	r3, [sp, #0]
 8007cb0:	68bb      	ldr	r3, [r7, #8]
 8007cb2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8007cb4:	68f8      	ldr	r0, [r7, #12]
 8007cb6:	f001 fbe3 	bl	8009480 <xTaskCreate>
 8007cba:	4603      	mov	r3, r0
 8007cbc:	2b01      	cmp	r3, #1
 8007cbe:	d001      	beq.n	8007cc4 <osThreadNew+0x11a>
            hTask = NULL;
 8007cc0:	2300      	movs	r3, #0
 8007cc2:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8007cc4:	693b      	ldr	r3, [r7, #16]
}
 8007cc6:	4618      	mov	r0, r3
 8007cc8:	3728      	adds	r7, #40	@ 0x28
 8007cca:	46bd      	mov	sp, r7
 8007ccc:	bd80      	pop	{r7, pc}

08007cce <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8007cce:	b580      	push	{r7, lr}
 8007cd0:	b084      	sub	sp, #16
 8007cd2:	af00      	add	r7, sp, #0
 8007cd4:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007cd6:	f3ef 8305 	mrs	r3, IPSR
 8007cda:	60bb      	str	r3, [r7, #8]
  return(result);
 8007cdc:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8007cde:	2b00      	cmp	r3, #0
 8007ce0:	d003      	beq.n	8007cea <osDelay+0x1c>
    stat = osErrorISR;
 8007ce2:	f06f 0305 	mvn.w	r3, #5
 8007ce6:	60fb      	str	r3, [r7, #12]
 8007ce8:	e007      	b.n	8007cfa <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8007cea:	2300      	movs	r3, #0
 8007cec:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	2b00      	cmp	r3, #0
 8007cf2:	d002      	beq.n	8007cfa <osDelay+0x2c>
      vTaskDelay(ticks);
 8007cf4:	6878      	ldr	r0, [r7, #4]
 8007cf6:	f001 fd95 	bl	8009824 <vTaskDelay>
    }
  }

  return (stat);
 8007cfa:	68fb      	ldr	r3, [r7, #12]
}
 8007cfc:	4618      	mov	r0, r3
 8007cfe:	3710      	adds	r7, #16
 8007d00:	46bd      	mov	sp, r7
 8007d02:	bd80      	pop	{r7, pc}

08007d04 <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 8007d04:	b580      	push	{r7, lr}
 8007d06:	b08a      	sub	sp, #40	@ 0x28
 8007d08:	af02      	add	r7, sp, #8
 8007d0a:	60f8      	str	r0, [r7, #12]
 8007d0c:	60b9      	str	r1, [r7, #8]
 8007d0e:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 8007d10:	2300      	movs	r3, #0
 8007d12:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007d14:	f3ef 8305 	mrs	r3, IPSR
 8007d18:	613b      	str	r3, [r7, #16]
  return(result);
 8007d1a:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 8007d1c:	2b00      	cmp	r3, #0
 8007d1e:	d175      	bne.n	8007e0c <osSemaphoreNew+0x108>
 8007d20:	68fb      	ldr	r3, [r7, #12]
 8007d22:	2b00      	cmp	r3, #0
 8007d24:	d072      	beq.n	8007e0c <osSemaphoreNew+0x108>
 8007d26:	68ba      	ldr	r2, [r7, #8]
 8007d28:	68fb      	ldr	r3, [r7, #12]
 8007d2a:	429a      	cmp	r2, r3
 8007d2c:	d86e      	bhi.n	8007e0c <osSemaphoreNew+0x108>
    mem = -1;
 8007d2e:	f04f 33ff 	mov.w	r3, #4294967295
 8007d32:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	2b00      	cmp	r3, #0
 8007d38:	d015      	beq.n	8007d66 <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	689b      	ldr	r3, [r3, #8]
 8007d3e:	2b00      	cmp	r3, #0
 8007d40:	d006      	beq.n	8007d50 <osSemaphoreNew+0x4c>
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	68db      	ldr	r3, [r3, #12]
 8007d46:	2b4f      	cmp	r3, #79	@ 0x4f
 8007d48:	d902      	bls.n	8007d50 <osSemaphoreNew+0x4c>
        mem = 1;
 8007d4a:	2301      	movs	r3, #1
 8007d4c:	61bb      	str	r3, [r7, #24]
 8007d4e:	e00c      	b.n	8007d6a <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	689b      	ldr	r3, [r3, #8]
 8007d54:	2b00      	cmp	r3, #0
 8007d56:	d108      	bne.n	8007d6a <osSemaphoreNew+0x66>
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	68db      	ldr	r3, [r3, #12]
 8007d5c:	2b00      	cmp	r3, #0
 8007d5e:	d104      	bne.n	8007d6a <osSemaphoreNew+0x66>
          mem = 0;
 8007d60:	2300      	movs	r3, #0
 8007d62:	61bb      	str	r3, [r7, #24]
 8007d64:	e001      	b.n	8007d6a <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 8007d66:	2300      	movs	r3, #0
 8007d68:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 8007d6a:	69bb      	ldr	r3, [r7, #24]
 8007d6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d70:	d04c      	beq.n	8007e0c <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 8007d72:	68fb      	ldr	r3, [r7, #12]
 8007d74:	2b01      	cmp	r3, #1
 8007d76:	d128      	bne.n	8007dca <osSemaphoreNew+0xc6>
        if (mem == 1) {
 8007d78:	69bb      	ldr	r3, [r7, #24]
 8007d7a:	2b01      	cmp	r3, #1
 8007d7c:	d10a      	bne.n	8007d94 <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	689b      	ldr	r3, [r3, #8]
 8007d82:	2203      	movs	r2, #3
 8007d84:	9200      	str	r2, [sp, #0]
 8007d86:	2200      	movs	r2, #0
 8007d88:	2100      	movs	r1, #0
 8007d8a:	2001      	movs	r0, #1
 8007d8c:	f000 fb58 	bl	8008440 <xQueueGenericCreateStatic>
 8007d90:	61f8      	str	r0, [r7, #28]
 8007d92:	e005      	b.n	8007da0 <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 8007d94:	2203      	movs	r2, #3
 8007d96:	2100      	movs	r1, #0
 8007d98:	2001      	movs	r0, #1
 8007d9a:	f000 fbce 	bl	800853a <xQueueGenericCreate>
 8007d9e:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 8007da0:	69fb      	ldr	r3, [r7, #28]
 8007da2:	2b00      	cmp	r3, #0
 8007da4:	d022      	beq.n	8007dec <osSemaphoreNew+0xe8>
 8007da6:	68bb      	ldr	r3, [r7, #8]
 8007da8:	2b00      	cmp	r3, #0
 8007daa:	d01f      	beq.n	8007dec <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8007dac:	2300      	movs	r3, #0
 8007dae:	2200      	movs	r2, #0
 8007db0:	2100      	movs	r1, #0
 8007db2:	69f8      	ldr	r0, [r7, #28]
 8007db4:	f000 fc8e 	bl	80086d4 <xQueueGenericSend>
 8007db8:	4603      	mov	r3, r0
 8007dba:	2b01      	cmp	r3, #1
 8007dbc:	d016      	beq.n	8007dec <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 8007dbe:	69f8      	ldr	r0, [r7, #28]
 8007dc0:	f001 f92c 	bl	800901c <vQueueDelete>
            hSemaphore = NULL;
 8007dc4:	2300      	movs	r3, #0
 8007dc6:	61fb      	str	r3, [r7, #28]
 8007dc8:	e010      	b.n	8007dec <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 8007dca:	69bb      	ldr	r3, [r7, #24]
 8007dcc:	2b01      	cmp	r3, #1
 8007dce:	d108      	bne.n	8007de2 <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	689b      	ldr	r3, [r3, #8]
 8007dd4:	461a      	mov	r2, r3
 8007dd6:	68b9      	ldr	r1, [r7, #8]
 8007dd8:	68f8      	ldr	r0, [r7, #12]
 8007dda:	f000 fc0c 	bl	80085f6 <xQueueCreateCountingSemaphoreStatic>
 8007dde:	61f8      	str	r0, [r7, #28]
 8007de0:	e004      	b.n	8007dec <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 8007de2:	68b9      	ldr	r1, [r7, #8]
 8007de4:	68f8      	ldr	r0, [r7, #12]
 8007de6:	f000 fc3f 	bl	8008668 <xQueueCreateCountingSemaphore>
 8007dea:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 8007dec:	69fb      	ldr	r3, [r7, #28]
 8007dee:	2b00      	cmp	r3, #0
 8007df0:	d00c      	beq.n	8007e0c <osSemaphoreNew+0x108>
        if (attr != NULL) {
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	2b00      	cmp	r3, #0
 8007df6:	d003      	beq.n	8007e00 <osSemaphoreNew+0xfc>
          name = attr->name;
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	681b      	ldr	r3, [r3, #0]
 8007dfc:	617b      	str	r3, [r7, #20]
 8007dfe:	e001      	b.n	8007e04 <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 8007e00:	2300      	movs	r3, #0
 8007e02:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 8007e04:	6979      	ldr	r1, [r7, #20]
 8007e06:	69f8      	ldr	r0, [r7, #28]
 8007e08:	f001 fa54 	bl	80092b4 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 8007e0c:	69fb      	ldr	r3, [r7, #28]
}
 8007e0e:	4618      	mov	r0, r3
 8007e10:	3720      	adds	r7, #32
 8007e12:	46bd      	mov	sp, r7
 8007e14:	bd80      	pop	{r7, pc}
	...

08007e18 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 8007e18:	b580      	push	{r7, lr}
 8007e1a:	b086      	sub	sp, #24
 8007e1c:	af00      	add	r7, sp, #0
 8007e1e:	6078      	str	r0, [r7, #4]
 8007e20:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8007e26:	2300      	movs	r3, #0
 8007e28:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8007e2a:	693b      	ldr	r3, [r7, #16]
 8007e2c:	2b00      	cmp	r3, #0
 8007e2e:	d103      	bne.n	8007e38 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 8007e30:	f06f 0303 	mvn.w	r3, #3
 8007e34:	617b      	str	r3, [r7, #20]
 8007e36:	e039      	b.n	8007eac <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007e38:	f3ef 8305 	mrs	r3, IPSR
 8007e3c:	60fb      	str	r3, [r7, #12]
  return(result);
 8007e3e:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8007e40:	2b00      	cmp	r3, #0
 8007e42:	d022      	beq.n	8007e8a <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 8007e44:	683b      	ldr	r3, [r7, #0]
 8007e46:	2b00      	cmp	r3, #0
 8007e48:	d003      	beq.n	8007e52 <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 8007e4a:	f06f 0303 	mvn.w	r3, #3
 8007e4e:	617b      	str	r3, [r7, #20]
 8007e50:	e02c      	b.n	8007eac <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 8007e52:	2300      	movs	r3, #0
 8007e54:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 8007e56:	f107 0308 	add.w	r3, r7, #8
 8007e5a:	461a      	mov	r2, r3
 8007e5c:	2100      	movs	r1, #0
 8007e5e:	6938      	ldr	r0, [r7, #16]
 8007e60:	f001 f85a 	bl	8008f18 <xQueueReceiveFromISR>
 8007e64:	4603      	mov	r3, r0
 8007e66:	2b01      	cmp	r3, #1
 8007e68:	d003      	beq.n	8007e72 <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 8007e6a:	f06f 0302 	mvn.w	r3, #2
 8007e6e:	617b      	str	r3, [r7, #20]
 8007e70:	e01c      	b.n	8007eac <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 8007e72:	68bb      	ldr	r3, [r7, #8]
 8007e74:	2b00      	cmp	r3, #0
 8007e76:	d019      	beq.n	8007eac <osSemaphoreAcquire+0x94>
 8007e78:	4b0f      	ldr	r3, [pc, #60]	@ (8007eb8 <osSemaphoreAcquire+0xa0>)
 8007e7a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007e7e:	601a      	str	r2, [r3, #0]
 8007e80:	f3bf 8f4f 	dsb	sy
 8007e84:	f3bf 8f6f 	isb	sy
 8007e88:	e010      	b.n	8007eac <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 8007e8a:	6839      	ldr	r1, [r7, #0]
 8007e8c:	6938      	ldr	r0, [r7, #16]
 8007e8e:	f000 ff33 	bl	8008cf8 <xQueueSemaphoreTake>
 8007e92:	4603      	mov	r3, r0
 8007e94:	2b01      	cmp	r3, #1
 8007e96:	d009      	beq.n	8007eac <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 8007e98:	683b      	ldr	r3, [r7, #0]
 8007e9a:	2b00      	cmp	r3, #0
 8007e9c:	d003      	beq.n	8007ea6 <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 8007e9e:	f06f 0301 	mvn.w	r3, #1
 8007ea2:	617b      	str	r3, [r7, #20]
 8007ea4:	e002      	b.n	8007eac <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 8007ea6:	f06f 0302 	mvn.w	r3, #2
 8007eaa:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 8007eac:	697b      	ldr	r3, [r7, #20]
}
 8007eae:	4618      	mov	r0, r3
 8007eb0:	3718      	adds	r7, #24
 8007eb2:	46bd      	mov	sp, r7
 8007eb4:	bd80      	pop	{r7, pc}
 8007eb6:	bf00      	nop
 8007eb8:	e000ed04 	.word	0xe000ed04

08007ebc <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 8007ebc:	b580      	push	{r7, lr}
 8007ebe:	b086      	sub	sp, #24
 8007ec0:	af00      	add	r7, sp, #0
 8007ec2:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8007ec8:	2300      	movs	r3, #0
 8007eca:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8007ecc:	693b      	ldr	r3, [r7, #16]
 8007ece:	2b00      	cmp	r3, #0
 8007ed0:	d103      	bne.n	8007eda <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 8007ed2:	f06f 0303 	mvn.w	r3, #3
 8007ed6:	617b      	str	r3, [r7, #20]
 8007ed8:	e02c      	b.n	8007f34 <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007eda:	f3ef 8305 	mrs	r3, IPSR
 8007ede:	60fb      	str	r3, [r7, #12]
  return(result);
 8007ee0:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8007ee2:	2b00      	cmp	r3, #0
 8007ee4:	d01a      	beq.n	8007f1c <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 8007ee6:	2300      	movs	r3, #0
 8007ee8:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8007eea:	f107 0308 	add.w	r3, r7, #8
 8007eee:	4619      	mov	r1, r3
 8007ef0:	6938      	ldr	r0, [r7, #16]
 8007ef2:	f000 fd8f 	bl	8008a14 <xQueueGiveFromISR>
 8007ef6:	4603      	mov	r3, r0
 8007ef8:	2b01      	cmp	r3, #1
 8007efa:	d003      	beq.n	8007f04 <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 8007efc:	f06f 0302 	mvn.w	r3, #2
 8007f00:	617b      	str	r3, [r7, #20]
 8007f02:	e017      	b.n	8007f34 <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 8007f04:	68bb      	ldr	r3, [r7, #8]
 8007f06:	2b00      	cmp	r3, #0
 8007f08:	d014      	beq.n	8007f34 <osSemaphoreRelease+0x78>
 8007f0a:	4b0d      	ldr	r3, [pc, #52]	@ (8007f40 <osSemaphoreRelease+0x84>)
 8007f0c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007f10:	601a      	str	r2, [r3, #0]
 8007f12:	f3bf 8f4f 	dsb	sy
 8007f16:	f3bf 8f6f 	isb	sy
 8007f1a:	e00b      	b.n	8007f34 <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8007f1c:	2300      	movs	r3, #0
 8007f1e:	2200      	movs	r2, #0
 8007f20:	2100      	movs	r1, #0
 8007f22:	6938      	ldr	r0, [r7, #16]
 8007f24:	f000 fbd6 	bl	80086d4 <xQueueGenericSend>
 8007f28:	4603      	mov	r3, r0
 8007f2a:	2b01      	cmp	r3, #1
 8007f2c:	d002      	beq.n	8007f34 <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 8007f2e:	f06f 0302 	mvn.w	r3, #2
 8007f32:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 8007f34:	697b      	ldr	r3, [r7, #20]
}
 8007f36:	4618      	mov	r0, r3
 8007f38:	3718      	adds	r7, #24
 8007f3a:	46bd      	mov	sp, r7
 8007f3c:	bd80      	pop	{r7, pc}
 8007f3e:	bf00      	nop
 8007f40:	e000ed04 	.word	0xe000ed04

08007f44 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8007f44:	b580      	push	{r7, lr}
 8007f46:	b08a      	sub	sp, #40	@ 0x28
 8007f48:	af02      	add	r7, sp, #8
 8007f4a:	60f8      	str	r0, [r7, #12]
 8007f4c:	60b9      	str	r1, [r7, #8]
 8007f4e:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8007f50:	2300      	movs	r3, #0
 8007f52:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007f54:	f3ef 8305 	mrs	r3, IPSR
 8007f58:	613b      	str	r3, [r7, #16]
  return(result);
 8007f5a:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8007f5c:	2b00      	cmp	r3, #0
 8007f5e:	d15f      	bne.n	8008020 <osMessageQueueNew+0xdc>
 8007f60:	68fb      	ldr	r3, [r7, #12]
 8007f62:	2b00      	cmp	r3, #0
 8007f64:	d05c      	beq.n	8008020 <osMessageQueueNew+0xdc>
 8007f66:	68bb      	ldr	r3, [r7, #8]
 8007f68:	2b00      	cmp	r3, #0
 8007f6a:	d059      	beq.n	8008020 <osMessageQueueNew+0xdc>
    mem = -1;
 8007f6c:	f04f 33ff 	mov.w	r3, #4294967295
 8007f70:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	2b00      	cmp	r3, #0
 8007f76:	d029      	beq.n	8007fcc <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	689b      	ldr	r3, [r3, #8]
 8007f7c:	2b00      	cmp	r3, #0
 8007f7e:	d012      	beq.n	8007fa6 <osMessageQueueNew+0x62>
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	68db      	ldr	r3, [r3, #12]
 8007f84:	2b4f      	cmp	r3, #79	@ 0x4f
 8007f86:	d90e      	bls.n	8007fa6 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8007f8c:	2b00      	cmp	r3, #0
 8007f8e:	d00a      	beq.n	8007fa6 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	695a      	ldr	r2, [r3, #20]
 8007f94:	68fb      	ldr	r3, [r7, #12]
 8007f96:	68b9      	ldr	r1, [r7, #8]
 8007f98:	fb01 f303 	mul.w	r3, r1, r3
 8007f9c:	429a      	cmp	r2, r3
 8007f9e:	d302      	bcc.n	8007fa6 <osMessageQueueNew+0x62>
        mem = 1;
 8007fa0:	2301      	movs	r3, #1
 8007fa2:	61bb      	str	r3, [r7, #24]
 8007fa4:	e014      	b.n	8007fd0 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	689b      	ldr	r3, [r3, #8]
 8007faa:	2b00      	cmp	r3, #0
 8007fac:	d110      	bne.n	8007fd0 <osMessageQueueNew+0x8c>
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	68db      	ldr	r3, [r3, #12]
 8007fb2:	2b00      	cmp	r3, #0
 8007fb4:	d10c      	bne.n	8007fd0 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 8007fba:	2b00      	cmp	r3, #0
 8007fbc:	d108      	bne.n	8007fd0 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	695b      	ldr	r3, [r3, #20]
 8007fc2:	2b00      	cmp	r3, #0
 8007fc4:	d104      	bne.n	8007fd0 <osMessageQueueNew+0x8c>
          mem = 0;
 8007fc6:	2300      	movs	r3, #0
 8007fc8:	61bb      	str	r3, [r7, #24]
 8007fca:	e001      	b.n	8007fd0 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 8007fcc:	2300      	movs	r3, #0
 8007fce:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8007fd0:	69bb      	ldr	r3, [r7, #24]
 8007fd2:	2b01      	cmp	r3, #1
 8007fd4:	d10b      	bne.n	8007fee <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	691a      	ldr	r2, [r3, #16]
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	689b      	ldr	r3, [r3, #8]
 8007fde:	2100      	movs	r1, #0
 8007fe0:	9100      	str	r1, [sp, #0]
 8007fe2:	68b9      	ldr	r1, [r7, #8]
 8007fe4:	68f8      	ldr	r0, [r7, #12]
 8007fe6:	f000 fa2b 	bl	8008440 <xQueueGenericCreateStatic>
 8007fea:	61f8      	str	r0, [r7, #28]
 8007fec:	e008      	b.n	8008000 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 8007fee:	69bb      	ldr	r3, [r7, #24]
 8007ff0:	2b00      	cmp	r3, #0
 8007ff2:	d105      	bne.n	8008000 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 8007ff4:	2200      	movs	r2, #0
 8007ff6:	68b9      	ldr	r1, [r7, #8]
 8007ff8:	68f8      	ldr	r0, [r7, #12]
 8007ffa:	f000 fa9e 	bl	800853a <xQueueGenericCreate>
 8007ffe:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8008000:	69fb      	ldr	r3, [r7, #28]
 8008002:	2b00      	cmp	r3, #0
 8008004:	d00c      	beq.n	8008020 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	2b00      	cmp	r3, #0
 800800a:	d003      	beq.n	8008014 <osMessageQueueNew+0xd0>
        name = attr->name;
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	681b      	ldr	r3, [r3, #0]
 8008010:	617b      	str	r3, [r7, #20]
 8008012:	e001      	b.n	8008018 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 8008014:	2300      	movs	r3, #0
 8008016:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 8008018:	6979      	ldr	r1, [r7, #20]
 800801a:	69f8      	ldr	r0, [r7, #28]
 800801c:	f001 f94a 	bl	80092b4 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8008020:	69fb      	ldr	r3, [r7, #28]
}
 8008022:	4618      	mov	r0, r3
 8008024:	3720      	adds	r7, #32
 8008026:	46bd      	mov	sp, r7
 8008028:	bd80      	pop	{r7, pc}
	...

0800802c <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 800802c:	b580      	push	{r7, lr}
 800802e:	b088      	sub	sp, #32
 8008030:	af00      	add	r7, sp, #0
 8008032:	60f8      	str	r0, [r7, #12]
 8008034:	60b9      	str	r1, [r7, #8]
 8008036:	603b      	str	r3, [r7, #0]
 8008038:	4613      	mov	r3, r2
 800803a:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800803c:	68fb      	ldr	r3, [r7, #12]
 800803e:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8008040:	2300      	movs	r3, #0
 8008042:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008044:	f3ef 8305 	mrs	r3, IPSR
 8008048:	617b      	str	r3, [r7, #20]
  return(result);
 800804a:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 800804c:	2b00      	cmp	r3, #0
 800804e:	d028      	beq.n	80080a2 <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8008050:	69bb      	ldr	r3, [r7, #24]
 8008052:	2b00      	cmp	r3, #0
 8008054:	d005      	beq.n	8008062 <osMessageQueuePut+0x36>
 8008056:	68bb      	ldr	r3, [r7, #8]
 8008058:	2b00      	cmp	r3, #0
 800805a:	d002      	beq.n	8008062 <osMessageQueuePut+0x36>
 800805c:	683b      	ldr	r3, [r7, #0]
 800805e:	2b00      	cmp	r3, #0
 8008060:	d003      	beq.n	800806a <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 8008062:	f06f 0303 	mvn.w	r3, #3
 8008066:	61fb      	str	r3, [r7, #28]
 8008068:	e038      	b.n	80080dc <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 800806a:	2300      	movs	r3, #0
 800806c:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 800806e:	f107 0210 	add.w	r2, r7, #16
 8008072:	2300      	movs	r3, #0
 8008074:	68b9      	ldr	r1, [r7, #8]
 8008076:	69b8      	ldr	r0, [r7, #24]
 8008078:	f000 fc2e 	bl	80088d8 <xQueueGenericSendFromISR>
 800807c:	4603      	mov	r3, r0
 800807e:	2b01      	cmp	r3, #1
 8008080:	d003      	beq.n	800808a <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 8008082:	f06f 0302 	mvn.w	r3, #2
 8008086:	61fb      	str	r3, [r7, #28]
 8008088:	e028      	b.n	80080dc <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 800808a:	693b      	ldr	r3, [r7, #16]
 800808c:	2b00      	cmp	r3, #0
 800808e:	d025      	beq.n	80080dc <osMessageQueuePut+0xb0>
 8008090:	4b15      	ldr	r3, [pc, #84]	@ (80080e8 <osMessageQueuePut+0xbc>)
 8008092:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008096:	601a      	str	r2, [r3, #0]
 8008098:	f3bf 8f4f 	dsb	sy
 800809c:	f3bf 8f6f 	isb	sy
 80080a0:	e01c      	b.n	80080dc <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 80080a2:	69bb      	ldr	r3, [r7, #24]
 80080a4:	2b00      	cmp	r3, #0
 80080a6:	d002      	beq.n	80080ae <osMessageQueuePut+0x82>
 80080a8:	68bb      	ldr	r3, [r7, #8]
 80080aa:	2b00      	cmp	r3, #0
 80080ac:	d103      	bne.n	80080b6 <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 80080ae:	f06f 0303 	mvn.w	r3, #3
 80080b2:	61fb      	str	r3, [r7, #28]
 80080b4:	e012      	b.n	80080dc <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 80080b6:	2300      	movs	r3, #0
 80080b8:	683a      	ldr	r2, [r7, #0]
 80080ba:	68b9      	ldr	r1, [r7, #8]
 80080bc:	69b8      	ldr	r0, [r7, #24]
 80080be:	f000 fb09 	bl	80086d4 <xQueueGenericSend>
 80080c2:	4603      	mov	r3, r0
 80080c4:	2b01      	cmp	r3, #1
 80080c6:	d009      	beq.n	80080dc <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 80080c8:	683b      	ldr	r3, [r7, #0]
 80080ca:	2b00      	cmp	r3, #0
 80080cc:	d003      	beq.n	80080d6 <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 80080ce:	f06f 0301 	mvn.w	r3, #1
 80080d2:	61fb      	str	r3, [r7, #28]
 80080d4:	e002      	b.n	80080dc <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 80080d6:	f06f 0302 	mvn.w	r3, #2
 80080da:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 80080dc:	69fb      	ldr	r3, [r7, #28]
}
 80080de:	4618      	mov	r0, r3
 80080e0:	3720      	adds	r7, #32
 80080e2:	46bd      	mov	sp, r7
 80080e4:	bd80      	pop	{r7, pc}
 80080e6:	bf00      	nop
 80080e8:	e000ed04 	.word	0xe000ed04

080080ec <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 80080ec:	b580      	push	{r7, lr}
 80080ee:	b088      	sub	sp, #32
 80080f0:	af00      	add	r7, sp, #0
 80080f2:	60f8      	str	r0, [r7, #12]
 80080f4:	60b9      	str	r1, [r7, #8]
 80080f6:	607a      	str	r2, [r7, #4]
 80080f8:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 80080fa:	68fb      	ldr	r3, [r7, #12]
 80080fc:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 80080fe:	2300      	movs	r3, #0
 8008100:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008102:	f3ef 8305 	mrs	r3, IPSR
 8008106:	617b      	str	r3, [r7, #20]
  return(result);
 8008108:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 800810a:	2b00      	cmp	r3, #0
 800810c:	d028      	beq.n	8008160 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800810e:	69bb      	ldr	r3, [r7, #24]
 8008110:	2b00      	cmp	r3, #0
 8008112:	d005      	beq.n	8008120 <osMessageQueueGet+0x34>
 8008114:	68bb      	ldr	r3, [r7, #8]
 8008116:	2b00      	cmp	r3, #0
 8008118:	d002      	beq.n	8008120 <osMessageQueueGet+0x34>
 800811a:	683b      	ldr	r3, [r7, #0]
 800811c:	2b00      	cmp	r3, #0
 800811e:	d003      	beq.n	8008128 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 8008120:	f06f 0303 	mvn.w	r3, #3
 8008124:	61fb      	str	r3, [r7, #28]
 8008126:	e037      	b.n	8008198 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 8008128:	2300      	movs	r3, #0
 800812a:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 800812c:	f107 0310 	add.w	r3, r7, #16
 8008130:	461a      	mov	r2, r3
 8008132:	68b9      	ldr	r1, [r7, #8]
 8008134:	69b8      	ldr	r0, [r7, #24]
 8008136:	f000 feef 	bl	8008f18 <xQueueReceiveFromISR>
 800813a:	4603      	mov	r3, r0
 800813c:	2b01      	cmp	r3, #1
 800813e:	d003      	beq.n	8008148 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 8008140:	f06f 0302 	mvn.w	r3, #2
 8008144:	61fb      	str	r3, [r7, #28]
 8008146:	e027      	b.n	8008198 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 8008148:	693b      	ldr	r3, [r7, #16]
 800814a:	2b00      	cmp	r3, #0
 800814c:	d024      	beq.n	8008198 <osMessageQueueGet+0xac>
 800814e:	4b15      	ldr	r3, [pc, #84]	@ (80081a4 <osMessageQueueGet+0xb8>)
 8008150:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008154:	601a      	str	r2, [r3, #0]
 8008156:	f3bf 8f4f 	dsb	sy
 800815a:	f3bf 8f6f 	isb	sy
 800815e:	e01b      	b.n	8008198 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8008160:	69bb      	ldr	r3, [r7, #24]
 8008162:	2b00      	cmp	r3, #0
 8008164:	d002      	beq.n	800816c <osMessageQueueGet+0x80>
 8008166:	68bb      	ldr	r3, [r7, #8]
 8008168:	2b00      	cmp	r3, #0
 800816a:	d103      	bne.n	8008174 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 800816c:	f06f 0303 	mvn.w	r3, #3
 8008170:	61fb      	str	r3, [r7, #28]
 8008172:	e011      	b.n	8008198 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8008174:	683a      	ldr	r2, [r7, #0]
 8008176:	68b9      	ldr	r1, [r7, #8]
 8008178:	69b8      	ldr	r0, [r7, #24]
 800817a:	f000 fcdb 	bl	8008b34 <xQueueReceive>
 800817e:	4603      	mov	r3, r0
 8008180:	2b01      	cmp	r3, #1
 8008182:	d009      	beq.n	8008198 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 8008184:	683b      	ldr	r3, [r7, #0]
 8008186:	2b00      	cmp	r3, #0
 8008188:	d003      	beq.n	8008192 <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 800818a:	f06f 0301 	mvn.w	r3, #1
 800818e:	61fb      	str	r3, [r7, #28]
 8008190:	e002      	b.n	8008198 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 8008192:	f06f 0302 	mvn.w	r3, #2
 8008196:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8008198:	69fb      	ldr	r3, [r7, #28]
}
 800819a:	4618      	mov	r0, r3
 800819c:	3720      	adds	r7, #32
 800819e:	46bd      	mov	sp, r7
 80081a0:	bd80      	pop	{r7, pc}
 80081a2:	bf00      	nop
 80081a4:	e000ed04 	.word	0xe000ed04

080081a8 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80081a8:	b480      	push	{r7}
 80081aa:	b085      	sub	sp, #20
 80081ac:	af00      	add	r7, sp, #0
 80081ae:	60f8      	str	r0, [r7, #12]
 80081b0:	60b9      	str	r1, [r7, #8]
 80081b2:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80081b4:	68fb      	ldr	r3, [r7, #12]
 80081b6:	4a06      	ldr	r2, [pc, #24]	@ (80081d0 <vApplicationGetIdleTaskMemory+0x28>)
 80081b8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80081ba:	68bb      	ldr	r3, [r7, #8]
 80081bc:	4a05      	ldr	r2, [pc, #20]	@ (80081d4 <vApplicationGetIdleTaskMemory+0x2c>)
 80081be:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	2280      	movs	r2, #128	@ 0x80
 80081c4:	601a      	str	r2, [r3, #0]
}
 80081c6:	bf00      	nop
 80081c8:	3714      	adds	r7, #20
 80081ca:	46bd      	mov	sp, r7
 80081cc:	bc80      	pop	{r7}
 80081ce:	4770      	bx	lr
 80081d0:	20000710 	.word	0x20000710
 80081d4:	200007b8 	.word	0x200007b8

080081d8 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80081d8:	b480      	push	{r7}
 80081da:	b085      	sub	sp, #20
 80081dc:	af00      	add	r7, sp, #0
 80081de:	60f8      	str	r0, [r7, #12]
 80081e0:	60b9      	str	r1, [r7, #8]
 80081e2:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80081e4:	68fb      	ldr	r3, [r7, #12]
 80081e6:	4a07      	ldr	r2, [pc, #28]	@ (8008204 <vApplicationGetTimerTaskMemory+0x2c>)
 80081e8:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80081ea:	68bb      	ldr	r3, [r7, #8]
 80081ec:	4a06      	ldr	r2, [pc, #24]	@ (8008208 <vApplicationGetTimerTaskMemory+0x30>)
 80081ee:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80081f6:	601a      	str	r2, [r3, #0]
}
 80081f8:	bf00      	nop
 80081fa:	3714      	adds	r7, #20
 80081fc:	46bd      	mov	sp, r7
 80081fe:	bc80      	pop	{r7}
 8008200:	4770      	bx	lr
 8008202:	bf00      	nop
 8008204:	200009b8 	.word	0x200009b8
 8008208:	20000a60 	.word	0x20000a60

0800820c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800820c:	b480      	push	{r7}
 800820e:	b083      	sub	sp, #12
 8008210:	af00      	add	r7, sp, #0
 8008212:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	f103 0208 	add.w	r2, r3, #8
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	f04f 32ff 	mov.w	r2, #4294967295
 8008224:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	f103 0208 	add.w	r2, r3, #8
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	f103 0208 	add.w	r2, r3, #8
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	2200      	movs	r2, #0
 800823e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8008240:	bf00      	nop
 8008242:	370c      	adds	r7, #12
 8008244:	46bd      	mov	sp, r7
 8008246:	bc80      	pop	{r7}
 8008248:	4770      	bx	lr

0800824a <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800824a:	b480      	push	{r7}
 800824c:	b083      	sub	sp, #12
 800824e:	af00      	add	r7, sp, #0
 8008250:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	2200      	movs	r2, #0
 8008256:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8008258:	bf00      	nop
 800825a:	370c      	adds	r7, #12
 800825c:	46bd      	mov	sp, r7
 800825e:	bc80      	pop	{r7}
 8008260:	4770      	bx	lr

08008262 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008262:	b480      	push	{r7}
 8008264:	b085      	sub	sp, #20
 8008266:	af00      	add	r7, sp, #0
 8008268:	6078      	str	r0, [r7, #4]
 800826a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	685b      	ldr	r3, [r3, #4]
 8008270:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8008272:	683b      	ldr	r3, [r7, #0]
 8008274:	68fa      	ldr	r2, [r7, #12]
 8008276:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8008278:	68fb      	ldr	r3, [r7, #12]
 800827a:	689a      	ldr	r2, [r3, #8]
 800827c:	683b      	ldr	r3, [r7, #0]
 800827e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8008280:	68fb      	ldr	r3, [r7, #12]
 8008282:	689b      	ldr	r3, [r3, #8]
 8008284:	683a      	ldr	r2, [r7, #0]
 8008286:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8008288:	68fb      	ldr	r3, [r7, #12]
 800828a:	683a      	ldr	r2, [r7, #0]
 800828c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800828e:	683b      	ldr	r3, [r7, #0]
 8008290:	687a      	ldr	r2, [r7, #4]
 8008292:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	681b      	ldr	r3, [r3, #0]
 8008298:	1c5a      	adds	r2, r3, #1
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	601a      	str	r2, [r3, #0]
}
 800829e:	bf00      	nop
 80082a0:	3714      	adds	r7, #20
 80082a2:	46bd      	mov	sp, r7
 80082a4:	bc80      	pop	{r7}
 80082a6:	4770      	bx	lr

080082a8 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80082a8:	b480      	push	{r7}
 80082aa:	b085      	sub	sp, #20
 80082ac:	af00      	add	r7, sp, #0
 80082ae:	6078      	str	r0, [r7, #4]
 80082b0:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80082b2:	683b      	ldr	r3, [r7, #0]
 80082b4:	681b      	ldr	r3, [r3, #0]
 80082b6:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80082b8:	68bb      	ldr	r3, [r7, #8]
 80082ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80082be:	d103      	bne.n	80082c8 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	691b      	ldr	r3, [r3, #16]
 80082c4:	60fb      	str	r3, [r7, #12]
 80082c6:	e00c      	b.n	80082e2 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	3308      	adds	r3, #8
 80082cc:	60fb      	str	r3, [r7, #12]
 80082ce:	e002      	b.n	80082d6 <vListInsert+0x2e>
 80082d0:	68fb      	ldr	r3, [r7, #12]
 80082d2:	685b      	ldr	r3, [r3, #4]
 80082d4:	60fb      	str	r3, [r7, #12]
 80082d6:	68fb      	ldr	r3, [r7, #12]
 80082d8:	685b      	ldr	r3, [r3, #4]
 80082da:	681b      	ldr	r3, [r3, #0]
 80082dc:	68ba      	ldr	r2, [r7, #8]
 80082de:	429a      	cmp	r2, r3
 80082e0:	d2f6      	bcs.n	80082d0 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80082e2:	68fb      	ldr	r3, [r7, #12]
 80082e4:	685a      	ldr	r2, [r3, #4]
 80082e6:	683b      	ldr	r3, [r7, #0]
 80082e8:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80082ea:	683b      	ldr	r3, [r7, #0]
 80082ec:	685b      	ldr	r3, [r3, #4]
 80082ee:	683a      	ldr	r2, [r7, #0]
 80082f0:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80082f2:	683b      	ldr	r3, [r7, #0]
 80082f4:	68fa      	ldr	r2, [r7, #12]
 80082f6:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80082f8:	68fb      	ldr	r3, [r7, #12]
 80082fa:	683a      	ldr	r2, [r7, #0]
 80082fc:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80082fe:	683b      	ldr	r3, [r7, #0]
 8008300:	687a      	ldr	r2, [r7, #4]
 8008302:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	681b      	ldr	r3, [r3, #0]
 8008308:	1c5a      	adds	r2, r3, #1
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	601a      	str	r2, [r3, #0]
}
 800830e:	bf00      	nop
 8008310:	3714      	adds	r7, #20
 8008312:	46bd      	mov	sp, r7
 8008314:	bc80      	pop	{r7}
 8008316:	4770      	bx	lr

08008318 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8008318:	b480      	push	{r7}
 800831a:	b085      	sub	sp, #20
 800831c:	af00      	add	r7, sp, #0
 800831e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	691b      	ldr	r3, [r3, #16]
 8008324:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	685b      	ldr	r3, [r3, #4]
 800832a:	687a      	ldr	r2, [r7, #4]
 800832c:	6892      	ldr	r2, [r2, #8]
 800832e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	689b      	ldr	r3, [r3, #8]
 8008334:	687a      	ldr	r2, [r7, #4]
 8008336:	6852      	ldr	r2, [r2, #4]
 8008338:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800833a:	68fb      	ldr	r3, [r7, #12]
 800833c:	685b      	ldr	r3, [r3, #4]
 800833e:	687a      	ldr	r2, [r7, #4]
 8008340:	429a      	cmp	r2, r3
 8008342:	d103      	bne.n	800834c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	689a      	ldr	r2, [r3, #8]
 8008348:	68fb      	ldr	r3, [r7, #12]
 800834a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	2200      	movs	r2, #0
 8008350:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8008352:	68fb      	ldr	r3, [r7, #12]
 8008354:	681b      	ldr	r3, [r3, #0]
 8008356:	1e5a      	subs	r2, r3, #1
 8008358:	68fb      	ldr	r3, [r7, #12]
 800835a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800835c:	68fb      	ldr	r3, [r7, #12]
 800835e:	681b      	ldr	r3, [r3, #0]
}
 8008360:	4618      	mov	r0, r3
 8008362:	3714      	adds	r7, #20
 8008364:	46bd      	mov	sp, r7
 8008366:	bc80      	pop	{r7}
 8008368:	4770      	bx	lr
	...

0800836c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800836c:	b580      	push	{r7, lr}
 800836e:	b084      	sub	sp, #16
 8008370:	af00      	add	r7, sp, #0
 8008372:	6078      	str	r0, [r7, #4]
 8008374:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800837a:	68fb      	ldr	r3, [r7, #12]
 800837c:	2b00      	cmp	r3, #0
 800837e:	d10b      	bne.n	8008398 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8008380:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008384:	f383 8811 	msr	BASEPRI, r3
 8008388:	f3bf 8f6f 	isb	sy
 800838c:	f3bf 8f4f 	dsb	sy
 8008390:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8008392:	bf00      	nop
 8008394:	bf00      	nop
 8008396:	e7fd      	b.n	8008394 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8008398:	f002 fd18 	bl	800adcc <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800839c:	68fb      	ldr	r3, [r7, #12]
 800839e:	681a      	ldr	r2, [r3, #0]
 80083a0:	68fb      	ldr	r3, [r7, #12]
 80083a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80083a4:	68f9      	ldr	r1, [r7, #12]
 80083a6:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80083a8:	fb01 f303 	mul.w	r3, r1, r3
 80083ac:	441a      	add	r2, r3
 80083ae:	68fb      	ldr	r3, [r7, #12]
 80083b0:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80083b2:	68fb      	ldr	r3, [r7, #12]
 80083b4:	2200      	movs	r2, #0
 80083b6:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80083b8:	68fb      	ldr	r3, [r7, #12]
 80083ba:	681a      	ldr	r2, [r3, #0]
 80083bc:	68fb      	ldr	r3, [r7, #12]
 80083be:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80083c0:	68fb      	ldr	r3, [r7, #12]
 80083c2:	681a      	ldr	r2, [r3, #0]
 80083c4:	68fb      	ldr	r3, [r7, #12]
 80083c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80083c8:	3b01      	subs	r3, #1
 80083ca:	68f9      	ldr	r1, [r7, #12]
 80083cc:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80083ce:	fb01 f303 	mul.w	r3, r1, r3
 80083d2:	441a      	add	r2, r3
 80083d4:	68fb      	ldr	r3, [r7, #12]
 80083d6:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80083d8:	68fb      	ldr	r3, [r7, #12]
 80083da:	22ff      	movs	r2, #255	@ 0xff
 80083dc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80083e0:	68fb      	ldr	r3, [r7, #12]
 80083e2:	22ff      	movs	r2, #255	@ 0xff
 80083e4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 80083e8:	683b      	ldr	r3, [r7, #0]
 80083ea:	2b00      	cmp	r3, #0
 80083ec:	d114      	bne.n	8008418 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80083ee:	68fb      	ldr	r3, [r7, #12]
 80083f0:	691b      	ldr	r3, [r3, #16]
 80083f2:	2b00      	cmp	r3, #0
 80083f4:	d01a      	beq.n	800842c <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80083f6:	68fb      	ldr	r3, [r7, #12]
 80083f8:	3310      	adds	r3, #16
 80083fa:	4618      	mov	r0, r3
 80083fc:	f001 fcf4 	bl	8009de8 <xTaskRemoveFromEventList>
 8008400:	4603      	mov	r3, r0
 8008402:	2b00      	cmp	r3, #0
 8008404:	d012      	beq.n	800842c <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8008406:	4b0d      	ldr	r3, [pc, #52]	@ (800843c <xQueueGenericReset+0xd0>)
 8008408:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800840c:	601a      	str	r2, [r3, #0]
 800840e:	f3bf 8f4f 	dsb	sy
 8008412:	f3bf 8f6f 	isb	sy
 8008416:	e009      	b.n	800842c <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8008418:	68fb      	ldr	r3, [r7, #12]
 800841a:	3310      	adds	r3, #16
 800841c:	4618      	mov	r0, r3
 800841e:	f7ff fef5 	bl	800820c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8008422:	68fb      	ldr	r3, [r7, #12]
 8008424:	3324      	adds	r3, #36	@ 0x24
 8008426:	4618      	mov	r0, r3
 8008428:	f7ff fef0 	bl	800820c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800842c:	f002 fcfe 	bl	800ae2c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8008430:	2301      	movs	r3, #1
}
 8008432:	4618      	mov	r0, r3
 8008434:	3710      	adds	r7, #16
 8008436:	46bd      	mov	sp, r7
 8008438:	bd80      	pop	{r7, pc}
 800843a:	bf00      	nop
 800843c:	e000ed04 	.word	0xe000ed04

08008440 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8008440:	b580      	push	{r7, lr}
 8008442:	b08e      	sub	sp, #56	@ 0x38
 8008444:	af02      	add	r7, sp, #8
 8008446:	60f8      	str	r0, [r7, #12]
 8008448:	60b9      	str	r1, [r7, #8]
 800844a:	607a      	str	r2, [r7, #4]
 800844c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800844e:	68fb      	ldr	r3, [r7, #12]
 8008450:	2b00      	cmp	r3, #0
 8008452:	d10b      	bne.n	800846c <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8008454:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008458:	f383 8811 	msr	BASEPRI, r3
 800845c:	f3bf 8f6f 	isb	sy
 8008460:	f3bf 8f4f 	dsb	sy
 8008464:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8008466:	bf00      	nop
 8008468:	bf00      	nop
 800846a:	e7fd      	b.n	8008468 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800846c:	683b      	ldr	r3, [r7, #0]
 800846e:	2b00      	cmp	r3, #0
 8008470:	d10b      	bne.n	800848a <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8008472:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008476:	f383 8811 	msr	BASEPRI, r3
 800847a:	f3bf 8f6f 	isb	sy
 800847e:	f3bf 8f4f 	dsb	sy
 8008482:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8008484:	bf00      	nop
 8008486:	bf00      	nop
 8008488:	e7fd      	b.n	8008486 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	2b00      	cmp	r3, #0
 800848e:	d002      	beq.n	8008496 <xQueueGenericCreateStatic+0x56>
 8008490:	68bb      	ldr	r3, [r7, #8]
 8008492:	2b00      	cmp	r3, #0
 8008494:	d001      	beq.n	800849a <xQueueGenericCreateStatic+0x5a>
 8008496:	2301      	movs	r3, #1
 8008498:	e000      	b.n	800849c <xQueueGenericCreateStatic+0x5c>
 800849a:	2300      	movs	r3, #0
 800849c:	2b00      	cmp	r3, #0
 800849e:	d10b      	bne.n	80084b8 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 80084a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80084a4:	f383 8811 	msr	BASEPRI, r3
 80084a8:	f3bf 8f6f 	isb	sy
 80084ac:	f3bf 8f4f 	dsb	sy
 80084b0:	623b      	str	r3, [r7, #32]
}
 80084b2:	bf00      	nop
 80084b4:	bf00      	nop
 80084b6:	e7fd      	b.n	80084b4 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	2b00      	cmp	r3, #0
 80084bc:	d102      	bne.n	80084c4 <xQueueGenericCreateStatic+0x84>
 80084be:	68bb      	ldr	r3, [r7, #8]
 80084c0:	2b00      	cmp	r3, #0
 80084c2:	d101      	bne.n	80084c8 <xQueueGenericCreateStatic+0x88>
 80084c4:	2301      	movs	r3, #1
 80084c6:	e000      	b.n	80084ca <xQueueGenericCreateStatic+0x8a>
 80084c8:	2300      	movs	r3, #0
 80084ca:	2b00      	cmp	r3, #0
 80084cc:	d10b      	bne.n	80084e6 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 80084ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80084d2:	f383 8811 	msr	BASEPRI, r3
 80084d6:	f3bf 8f6f 	isb	sy
 80084da:	f3bf 8f4f 	dsb	sy
 80084de:	61fb      	str	r3, [r7, #28]
}
 80084e0:	bf00      	nop
 80084e2:	bf00      	nop
 80084e4:	e7fd      	b.n	80084e2 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80084e6:	2350      	movs	r3, #80	@ 0x50
 80084e8:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80084ea:	697b      	ldr	r3, [r7, #20]
 80084ec:	2b50      	cmp	r3, #80	@ 0x50
 80084ee:	d00b      	beq.n	8008508 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 80084f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80084f4:	f383 8811 	msr	BASEPRI, r3
 80084f8:	f3bf 8f6f 	isb	sy
 80084fc:	f3bf 8f4f 	dsb	sy
 8008500:	61bb      	str	r3, [r7, #24]
}
 8008502:	bf00      	nop
 8008504:	bf00      	nop
 8008506:	e7fd      	b.n	8008504 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8008508:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800850a:	683b      	ldr	r3, [r7, #0]
 800850c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800850e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008510:	2b00      	cmp	r3, #0
 8008512:	d00d      	beq.n	8008530 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8008514:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008516:	2201      	movs	r2, #1
 8008518:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800851c:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8008520:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008522:	9300      	str	r3, [sp, #0]
 8008524:	4613      	mov	r3, r2
 8008526:	687a      	ldr	r2, [r7, #4]
 8008528:	68b9      	ldr	r1, [r7, #8]
 800852a:	68f8      	ldr	r0, [r7, #12]
 800852c:	f000 f840 	bl	80085b0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8008530:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8008532:	4618      	mov	r0, r3
 8008534:	3730      	adds	r7, #48	@ 0x30
 8008536:	46bd      	mov	sp, r7
 8008538:	bd80      	pop	{r7, pc}

0800853a <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800853a:	b580      	push	{r7, lr}
 800853c:	b08a      	sub	sp, #40	@ 0x28
 800853e:	af02      	add	r7, sp, #8
 8008540:	60f8      	str	r0, [r7, #12]
 8008542:	60b9      	str	r1, [r7, #8]
 8008544:	4613      	mov	r3, r2
 8008546:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8008548:	68fb      	ldr	r3, [r7, #12]
 800854a:	2b00      	cmp	r3, #0
 800854c:	d10b      	bne.n	8008566 <xQueueGenericCreate+0x2c>
	__asm volatile
 800854e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008552:	f383 8811 	msr	BASEPRI, r3
 8008556:	f3bf 8f6f 	isb	sy
 800855a:	f3bf 8f4f 	dsb	sy
 800855e:	613b      	str	r3, [r7, #16]
}
 8008560:	bf00      	nop
 8008562:	bf00      	nop
 8008564:	e7fd      	b.n	8008562 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008566:	68fb      	ldr	r3, [r7, #12]
 8008568:	68ba      	ldr	r2, [r7, #8]
 800856a:	fb02 f303 	mul.w	r3, r2, r3
 800856e:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8008570:	69fb      	ldr	r3, [r7, #28]
 8008572:	3350      	adds	r3, #80	@ 0x50
 8008574:	4618      	mov	r0, r3
 8008576:	f002 fd2b 	bl	800afd0 <pvPortMalloc>
 800857a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800857c:	69bb      	ldr	r3, [r7, #24]
 800857e:	2b00      	cmp	r3, #0
 8008580:	d011      	beq.n	80085a6 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8008582:	69bb      	ldr	r3, [r7, #24]
 8008584:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008586:	697b      	ldr	r3, [r7, #20]
 8008588:	3350      	adds	r3, #80	@ 0x50
 800858a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800858c:	69bb      	ldr	r3, [r7, #24]
 800858e:	2200      	movs	r2, #0
 8008590:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8008594:	79fa      	ldrb	r2, [r7, #7]
 8008596:	69bb      	ldr	r3, [r7, #24]
 8008598:	9300      	str	r3, [sp, #0]
 800859a:	4613      	mov	r3, r2
 800859c:	697a      	ldr	r2, [r7, #20]
 800859e:	68b9      	ldr	r1, [r7, #8]
 80085a0:	68f8      	ldr	r0, [r7, #12]
 80085a2:	f000 f805 	bl	80085b0 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80085a6:	69bb      	ldr	r3, [r7, #24]
	}
 80085a8:	4618      	mov	r0, r3
 80085aa:	3720      	adds	r7, #32
 80085ac:	46bd      	mov	sp, r7
 80085ae:	bd80      	pop	{r7, pc}

080085b0 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80085b0:	b580      	push	{r7, lr}
 80085b2:	b084      	sub	sp, #16
 80085b4:	af00      	add	r7, sp, #0
 80085b6:	60f8      	str	r0, [r7, #12]
 80085b8:	60b9      	str	r1, [r7, #8]
 80085ba:	607a      	str	r2, [r7, #4]
 80085bc:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80085be:	68bb      	ldr	r3, [r7, #8]
 80085c0:	2b00      	cmp	r3, #0
 80085c2:	d103      	bne.n	80085cc <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80085c4:	69bb      	ldr	r3, [r7, #24]
 80085c6:	69ba      	ldr	r2, [r7, #24]
 80085c8:	601a      	str	r2, [r3, #0]
 80085ca:	e002      	b.n	80085d2 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80085cc:	69bb      	ldr	r3, [r7, #24]
 80085ce:	687a      	ldr	r2, [r7, #4]
 80085d0:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80085d2:	69bb      	ldr	r3, [r7, #24]
 80085d4:	68fa      	ldr	r2, [r7, #12]
 80085d6:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80085d8:	69bb      	ldr	r3, [r7, #24]
 80085da:	68ba      	ldr	r2, [r7, #8]
 80085dc:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80085de:	2101      	movs	r1, #1
 80085e0:	69b8      	ldr	r0, [r7, #24]
 80085e2:	f7ff fec3 	bl	800836c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80085e6:	69bb      	ldr	r3, [r7, #24]
 80085e8:	78fa      	ldrb	r2, [r7, #3]
 80085ea:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80085ee:	bf00      	nop
 80085f0:	3710      	adds	r7, #16
 80085f2:	46bd      	mov	sp, r7
 80085f4:	bd80      	pop	{r7, pc}

080085f6 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 80085f6:	b580      	push	{r7, lr}
 80085f8:	b08a      	sub	sp, #40	@ 0x28
 80085fa:	af02      	add	r7, sp, #8
 80085fc:	60f8      	str	r0, [r7, #12]
 80085fe:	60b9      	str	r1, [r7, #8]
 8008600:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8008602:	68fb      	ldr	r3, [r7, #12]
 8008604:	2b00      	cmp	r3, #0
 8008606:	d10b      	bne.n	8008620 <xQueueCreateCountingSemaphoreStatic+0x2a>
	__asm volatile
 8008608:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800860c:	f383 8811 	msr	BASEPRI, r3
 8008610:	f3bf 8f6f 	isb	sy
 8008614:	f3bf 8f4f 	dsb	sy
 8008618:	61bb      	str	r3, [r7, #24]
}
 800861a:	bf00      	nop
 800861c:	bf00      	nop
 800861e:	e7fd      	b.n	800861c <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 8008620:	68ba      	ldr	r2, [r7, #8]
 8008622:	68fb      	ldr	r3, [r7, #12]
 8008624:	429a      	cmp	r2, r3
 8008626:	d90b      	bls.n	8008640 <xQueueCreateCountingSemaphoreStatic+0x4a>
	__asm volatile
 8008628:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800862c:	f383 8811 	msr	BASEPRI, r3
 8008630:	f3bf 8f6f 	isb	sy
 8008634:	f3bf 8f4f 	dsb	sy
 8008638:	617b      	str	r3, [r7, #20]
}
 800863a:	bf00      	nop
 800863c:	bf00      	nop
 800863e:	e7fd      	b.n	800863c <xQueueCreateCountingSemaphoreStatic+0x46>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8008640:	2302      	movs	r3, #2
 8008642:	9300      	str	r3, [sp, #0]
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	2200      	movs	r2, #0
 8008648:	2100      	movs	r1, #0
 800864a:	68f8      	ldr	r0, [r7, #12]
 800864c:	f7ff fef8 	bl	8008440 <xQueueGenericCreateStatic>
 8008650:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 8008652:	69fb      	ldr	r3, [r7, #28]
 8008654:	2b00      	cmp	r3, #0
 8008656:	d002      	beq.n	800865e <xQueueCreateCountingSemaphoreStatic+0x68>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8008658:	69fb      	ldr	r3, [r7, #28]
 800865a:	68ba      	ldr	r2, [r7, #8]
 800865c:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800865e:	69fb      	ldr	r3, [r7, #28]
	}
 8008660:	4618      	mov	r0, r3
 8008662:	3720      	adds	r7, #32
 8008664:	46bd      	mov	sp, r7
 8008666:	bd80      	pop	{r7, pc}

08008668 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 8008668:	b580      	push	{r7, lr}
 800866a:	b086      	sub	sp, #24
 800866c:	af00      	add	r7, sp, #0
 800866e:	6078      	str	r0, [r7, #4]
 8008670:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	2b00      	cmp	r3, #0
 8008676:	d10b      	bne.n	8008690 <xQueueCreateCountingSemaphore+0x28>
	__asm volatile
 8008678:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800867c:	f383 8811 	msr	BASEPRI, r3
 8008680:	f3bf 8f6f 	isb	sy
 8008684:	f3bf 8f4f 	dsb	sy
 8008688:	613b      	str	r3, [r7, #16]
}
 800868a:	bf00      	nop
 800868c:	bf00      	nop
 800868e:	e7fd      	b.n	800868c <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 8008690:	683a      	ldr	r2, [r7, #0]
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	429a      	cmp	r2, r3
 8008696:	d90b      	bls.n	80086b0 <xQueueCreateCountingSemaphore+0x48>
	__asm volatile
 8008698:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800869c:	f383 8811 	msr	BASEPRI, r3
 80086a0:	f3bf 8f6f 	isb	sy
 80086a4:	f3bf 8f4f 	dsb	sy
 80086a8:	60fb      	str	r3, [r7, #12]
}
 80086aa:	bf00      	nop
 80086ac:	bf00      	nop
 80086ae:	e7fd      	b.n	80086ac <xQueueCreateCountingSemaphore+0x44>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 80086b0:	2202      	movs	r2, #2
 80086b2:	2100      	movs	r1, #0
 80086b4:	6878      	ldr	r0, [r7, #4]
 80086b6:	f7ff ff40 	bl	800853a <xQueueGenericCreate>
 80086ba:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 80086bc:	697b      	ldr	r3, [r7, #20]
 80086be:	2b00      	cmp	r3, #0
 80086c0:	d002      	beq.n	80086c8 <xQueueCreateCountingSemaphore+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 80086c2:	697b      	ldr	r3, [r7, #20]
 80086c4:	683a      	ldr	r2, [r7, #0]
 80086c6:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 80086c8:	697b      	ldr	r3, [r7, #20]
	}
 80086ca:	4618      	mov	r0, r3
 80086cc:	3718      	adds	r7, #24
 80086ce:	46bd      	mov	sp, r7
 80086d0:	bd80      	pop	{r7, pc}
	...

080086d4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80086d4:	b580      	push	{r7, lr}
 80086d6:	b08e      	sub	sp, #56	@ 0x38
 80086d8:	af00      	add	r7, sp, #0
 80086da:	60f8      	str	r0, [r7, #12]
 80086dc:	60b9      	str	r1, [r7, #8]
 80086de:	607a      	str	r2, [r7, #4]
 80086e0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80086e2:	2300      	movs	r3, #0
 80086e4:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80086e6:	68fb      	ldr	r3, [r7, #12]
 80086e8:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80086ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086ec:	2b00      	cmp	r3, #0
 80086ee:	d10b      	bne.n	8008708 <xQueueGenericSend+0x34>
	__asm volatile
 80086f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80086f4:	f383 8811 	msr	BASEPRI, r3
 80086f8:	f3bf 8f6f 	isb	sy
 80086fc:	f3bf 8f4f 	dsb	sy
 8008700:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8008702:	bf00      	nop
 8008704:	bf00      	nop
 8008706:	e7fd      	b.n	8008704 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008708:	68bb      	ldr	r3, [r7, #8]
 800870a:	2b00      	cmp	r3, #0
 800870c:	d103      	bne.n	8008716 <xQueueGenericSend+0x42>
 800870e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008710:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008712:	2b00      	cmp	r3, #0
 8008714:	d101      	bne.n	800871a <xQueueGenericSend+0x46>
 8008716:	2301      	movs	r3, #1
 8008718:	e000      	b.n	800871c <xQueueGenericSend+0x48>
 800871a:	2300      	movs	r3, #0
 800871c:	2b00      	cmp	r3, #0
 800871e:	d10b      	bne.n	8008738 <xQueueGenericSend+0x64>
	__asm volatile
 8008720:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008724:	f383 8811 	msr	BASEPRI, r3
 8008728:	f3bf 8f6f 	isb	sy
 800872c:	f3bf 8f4f 	dsb	sy
 8008730:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8008732:	bf00      	nop
 8008734:	bf00      	nop
 8008736:	e7fd      	b.n	8008734 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008738:	683b      	ldr	r3, [r7, #0]
 800873a:	2b02      	cmp	r3, #2
 800873c:	d103      	bne.n	8008746 <xQueueGenericSend+0x72>
 800873e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008740:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008742:	2b01      	cmp	r3, #1
 8008744:	d101      	bne.n	800874a <xQueueGenericSend+0x76>
 8008746:	2301      	movs	r3, #1
 8008748:	e000      	b.n	800874c <xQueueGenericSend+0x78>
 800874a:	2300      	movs	r3, #0
 800874c:	2b00      	cmp	r3, #0
 800874e:	d10b      	bne.n	8008768 <xQueueGenericSend+0x94>
	__asm volatile
 8008750:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008754:	f383 8811 	msr	BASEPRI, r3
 8008758:	f3bf 8f6f 	isb	sy
 800875c:	f3bf 8f4f 	dsb	sy
 8008760:	623b      	str	r3, [r7, #32]
}
 8008762:	bf00      	nop
 8008764:	bf00      	nop
 8008766:	e7fd      	b.n	8008764 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008768:	f001 fd04 	bl	800a174 <xTaskGetSchedulerState>
 800876c:	4603      	mov	r3, r0
 800876e:	2b00      	cmp	r3, #0
 8008770:	d102      	bne.n	8008778 <xQueueGenericSend+0xa4>
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	2b00      	cmp	r3, #0
 8008776:	d101      	bne.n	800877c <xQueueGenericSend+0xa8>
 8008778:	2301      	movs	r3, #1
 800877a:	e000      	b.n	800877e <xQueueGenericSend+0xaa>
 800877c:	2300      	movs	r3, #0
 800877e:	2b00      	cmp	r3, #0
 8008780:	d10b      	bne.n	800879a <xQueueGenericSend+0xc6>
	__asm volatile
 8008782:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008786:	f383 8811 	msr	BASEPRI, r3
 800878a:	f3bf 8f6f 	isb	sy
 800878e:	f3bf 8f4f 	dsb	sy
 8008792:	61fb      	str	r3, [r7, #28]
}
 8008794:	bf00      	nop
 8008796:	bf00      	nop
 8008798:	e7fd      	b.n	8008796 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800879a:	f002 fb17 	bl	800adcc <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800879e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087a0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80087a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80087a6:	429a      	cmp	r2, r3
 80087a8:	d302      	bcc.n	80087b0 <xQueueGenericSend+0xdc>
 80087aa:	683b      	ldr	r3, [r7, #0]
 80087ac:	2b02      	cmp	r3, #2
 80087ae:	d129      	bne.n	8008804 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80087b0:	683a      	ldr	r2, [r7, #0]
 80087b2:	68b9      	ldr	r1, [r7, #8]
 80087b4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80087b6:	f000 fc6c 	bl	8009092 <prvCopyDataToQueue>
 80087ba:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80087bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80087c0:	2b00      	cmp	r3, #0
 80087c2:	d010      	beq.n	80087e6 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80087c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087c6:	3324      	adds	r3, #36	@ 0x24
 80087c8:	4618      	mov	r0, r3
 80087ca:	f001 fb0d 	bl	8009de8 <xTaskRemoveFromEventList>
 80087ce:	4603      	mov	r3, r0
 80087d0:	2b00      	cmp	r3, #0
 80087d2:	d013      	beq.n	80087fc <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80087d4:	4b3f      	ldr	r3, [pc, #252]	@ (80088d4 <xQueueGenericSend+0x200>)
 80087d6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80087da:	601a      	str	r2, [r3, #0]
 80087dc:	f3bf 8f4f 	dsb	sy
 80087e0:	f3bf 8f6f 	isb	sy
 80087e4:	e00a      	b.n	80087fc <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80087e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80087e8:	2b00      	cmp	r3, #0
 80087ea:	d007      	beq.n	80087fc <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80087ec:	4b39      	ldr	r3, [pc, #228]	@ (80088d4 <xQueueGenericSend+0x200>)
 80087ee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80087f2:	601a      	str	r2, [r3, #0]
 80087f4:	f3bf 8f4f 	dsb	sy
 80087f8:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80087fc:	f002 fb16 	bl	800ae2c <vPortExitCritical>
				return pdPASS;
 8008800:	2301      	movs	r3, #1
 8008802:	e063      	b.n	80088cc <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	2b00      	cmp	r3, #0
 8008808:	d103      	bne.n	8008812 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800880a:	f002 fb0f 	bl	800ae2c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800880e:	2300      	movs	r3, #0
 8008810:	e05c      	b.n	80088cc <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008812:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008814:	2b00      	cmp	r3, #0
 8008816:	d106      	bne.n	8008826 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008818:	f107 0314 	add.w	r3, r7, #20
 800881c:	4618      	mov	r0, r3
 800881e:	f001 fb47 	bl	8009eb0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008822:	2301      	movs	r3, #1
 8008824:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008826:	f002 fb01 	bl	800ae2c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800882a:	f001 f8a1 	bl	8009970 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800882e:	f002 facd 	bl	800adcc <vPortEnterCritical>
 8008832:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008834:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008838:	b25b      	sxtb	r3, r3
 800883a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800883e:	d103      	bne.n	8008848 <xQueueGenericSend+0x174>
 8008840:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008842:	2200      	movs	r2, #0
 8008844:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008848:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800884a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800884e:	b25b      	sxtb	r3, r3
 8008850:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008854:	d103      	bne.n	800885e <xQueueGenericSend+0x18a>
 8008856:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008858:	2200      	movs	r2, #0
 800885a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800885e:	f002 fae5 	bl	800ae2c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008862:	1d3a      	adds	r2, r7, #4
 8008864:	f107 0314 	add.w	r3, r7, #20
 8008868:	4611      	mov	r1, r2
 800886a:	4618      	mov	r0, r3
 800886c:	f001 fb36 	bl	8009edc <xTaskCheckForTimeOut>
 8008870:	4603      	mov	r3, r0
 8008872:	2b00      	cmp	r3, #0
 8008874:	d124      	bne.n	80088c0 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8008876:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008878:	f000 fd03 	bl	8009282 <prvIsQueueFull>
 800887c:	4603      	mov	r3, r0
 800887e:	2b00      	cmp	r3, #0
 8008880:	d018      	beq.n	80088b4 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8008882:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008884:	3310      	adds	r3, #16
 8008886:	687a      	ldr	r2, [r7, #4]
 8008888:	4611      	mov	r1, r2
 800888a:	4618      	mov	r0, r3
 800888c:	f001 fa5a 	bl	8009d44 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8008890:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008892:	f000 fc8e 	bl	80091b2 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8008896:	f001 f879 	bl	800998c <xTaskResumeAll>
 800889a:	4603      	mov	r3, r0
 800889c:	2b00      	cmp	r3, #0
 800889e:	f47f af7c 	bne.w	800879a <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 80088a2:	4b0c      	ldr	r3, [pc, #48]	@ (80088d4 <xQueueGenericSend+0x200>)
 80088a4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80088a8:	601a      	str	r2, [r3, #0]
 80088aa:	f3bf 8f4f 	dsb	sy
 80088ae:	f3bf 8f6f 	isb	sy
 80088b2:	e772      	b.n	800879a <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80088b4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80088b6:	f000 fc7c 	bl	80091b2 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80088ba:	f001 f867 	bl	800998c <xTaskResumeAll>
 80088be:	e76c      	b.n	800879a <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80088c0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80088c2:	f000 fc76 	bl	80091b2 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80088c6:	f001 f861 	bl	800998c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80088ca:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80088cc:	4618      	mov	r0, r3
 80088ce:	3738      	adds	r7, #56	@ 0x38
 80088d0:	46bd      	mov	sp, r7
 80088d2:	bd80      	pop	{r7, pc}
 80088d4:	e000ed04 	.word	0xe000ed04

080088d8 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80088d8:	b580      	push	{r7, lr}
 80088da:	b090      	sub	sp, #64	@ 0x40
 80088dc:	af00      	add	r7, sp, #0
 80088de:	60f8      	str	r0, [r7, #12]
 80088e0:	60b9      	str	r1, [r7, #8]
 80088e2:	607a      	str	r2, [r7, #4]
 80088e4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80088e6:	68fb      	ldr	r3, [r7, #12]
 80088e8:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 80088ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80088ec:	2b00      	cmp	r3, #0
 80088ee:	d10b      	bne.n	8008908 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 80088f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80088f4:	f383 8811 	msr	BASEPRI, r3
 80088f8:	f3bf 8f6f 	isb	sy
 80088fc:	f3bf 8f4f 	dsb	sy
 8008900:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8008902:	bf00      	nop
 8008904:	bf00      	nop
 8008906:	e7fd      	b.n	8008904 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008908:	68bb      	ldr	r3, [r7, #8]
 800890a:	2b00      	cmp	r3, #0
 800890c:	d103      	bne.n	8008916 <xQueueGenericSendFromISR+0x3e>
 800890e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008910:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008912:	2b00      	cmp	r3, #0
 8008914:	d101      	bne.n	800891a <xQueueGenericSendFromISR+0x42>
 8008916:	2301      	movs	r3, #1
 8008918:	e000      	b.n	800891c <xQueueGenericSendFromISR+0x44>
 800891a:	2300      	movs	r3, #0
 800891c:	2b00      	cmp	r3, #0
 800891e:	d10b      	bne.n	8008938 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8008920:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008924:	f383 8811 	msr	BASEPRI, r3
 8008928:	f3bf 8f6f 	isb	sy
 800892c:	f3bf 8f4f 	dsb	sy
 8008930:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8008932:	bf00      	nop
 8008934:	bf00      	nop
 8008936:	e7fd      	b.n	8008934 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008938:	683b      	ldr	r3, [r7, #0]
 800893a:	2b02      	cmp	r3, #2
 800893c:	d103      	bne.n	8008946 <xQueueGenericSendFromISR+0x6e>
 800893e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008940:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008942:	2b01      	cmp	r3, #1
 8008944:	d101      	bne.n	800894a <xQueueGenericSendFromISR+0x72>
 8008946:	2301      	movs	r3, #1
 8008948:	e000      	b.n	800894c <xQueueGenericSendFromISR+0x74>
 800894a:	2300      	movs	r3, #0
 800894c:	2b00      	cmp	r3, #0
 800894e:	d10b      	bne.n	8008968 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8008950:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008954:	f383 8811 	msr	BASEPRI, r3
 8008958:	f3bf 8f6f 	isb	sy
 800895c:	f3bf 8f4f 	dsb	sy
 8008960:	623b      	str	r3, [r7, #32]
}
 8008962:	bf00      	nop
 8008964:	bf00      	nop
 8008966:	e7fd      	b.n	8008964 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008968:	f002 faf2 	bl	800af50 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800896c:	f3ef 8211 	mrs	r2, BASEPRI
 8008970:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008974:	f383 8811 	msr	BASEPRI, r3
 8008978:	f3bf 8f6f 	isb	sy
 800897c:	f3bf 8f4f 	dsb	sy
 8008980:	61fa      	str	r2, [r7, #28]
 8008982:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8008984:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008986:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008988:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800898a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800898c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800898e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008990:	429a      	cmp	r2, r3
 8008992:	d302      	bcc.n	800899a <xQueueGenericSendFromISR+0xc2>
 8008994:	683b      	ldr	r3, [r7, #0]
 8008996:	2b02      	cmp	r3, #2
 8008998:	d12f      	bne.n	80089fa <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800899a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800899c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80089a0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80089a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80089a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80089a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80089aa:	683a      	ldr	r2, [r7, #0]
 80089ac:	68b9      	ldr	r1, [r7, #8]
 80089ae:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80089b0:	f000 fb6f 	bl	8009092 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80089b4:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 80089b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80089bc:	d112      	bne.n	80089e4 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80089be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80089c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80089c2:	2b00      	cmp	r3, #0
 80089c4:	d016      	beq.n	80089f4 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80089c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80089c8:	3324      	adds	r3, #36	@ 0x24
 80089ca:	4618      	mov	r0, r3
 80089cc:	f001 fa0c 	bl	8009de8 <xTaskRemoveFromEventList>
 80089d0:	4603      	mov	r3, r0
 80089d2:	2b00      	cmp	r3, #0
 80089d4:	d00e      	beq.n	80089f4 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	2b00      	cmp	r3, #0
 80089da:	d00b      	beq.n	80089f4 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	2201      	movs	r2, #1
 80089e0:	601a      	str	r2, [r3, #0]
 80089e2:	e007      	b.n	80089f4 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80089e4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80089e8:	3301      	adds	r3, #1
 80089ea:	b2db      	uxtb	r3, r3
 80089ec:	b25a      	sxtb	r2, r3
 80089ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80089f0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80089f4:	2301      	movs	r3, #1
 80089f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 80089f8:	e001      	b.n	80089fe <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80089fa:	2300      	movs	r3, #0
 80089fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80089fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008a00:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8008a02:	697b      	ldr	r3, [r7, #20]
 8008a04:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8008a08:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8008a0a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8008a0c:	4618      	mov	r0, r3
 8008a0e:	3740      	adds	r7, #64	@ 0x40
 8008a10:	46bd      	mov	sp, r7
 8008a12:	bd80      	pop	{r7, pc}

08008a14 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8008a14:	b580      	push	{r7, lr}
 8008a16:	b08e      	sub	sp, #56	@ 0x38
 8008a18:	af00      	add	r7, sp, #0
 8008a1a:	6078      	str	r0, [r7, #4]
 8008a1c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8008a22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a24:	2b00      	cmp	r3, #0
 8008a26:	d10b      	bne.n	8008a40 <xQueueGiveFromISR+0x2c>
	__asm volatile
 8008a28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a2c:	f383 8811 	msr	BASEPRI, r3
 8008a30:	f3bf 8f6f 	isb	sy
 8008a34:	f3bf 8f4f 	dsb	sy
 8008a38:	623b      	str	r3, [r7, #32]
}
 8008a3a:	bf00      	nop
 8008a3c:	bf00      	nop
 8008a3e:	e7fd      	b.n	8008a3c <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8008a40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008a44:	2b00      	cmp	r3, #0
 8008a46:	d00b      	beq.n	8008a60 <xQueueGiveFromISR+0x4c>
	__asm volatile
 8008a48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a4c:	f383 8811 	msr	BASEPRI, r3
 8008a50:	f3bf 8f6f 	isb	sy
 8008a54:	f3bf 8f4f 	dsb	sy
 8008a58:	61fb      	str	r3, [r7, #28]
}
 8008a5a:	bf00      	nop
 8008a5c:	bf00      	nop
 8008a5e:	e7fd      	b.n	8008a5c <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8008a60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a62:	681b      	ldr	r3, [r3, #0]
 8008a64:	2b00      	cmp	r3, #0
 8008a66:	d103      	bne.n	8008a70 <xQueueGiveFromISR+0x5c>
 8008a68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a6a:	689b      	ldr	r3, [r3, #8]
 8008a6c:	2b00      	cmp	r3, #0
 8008a6e:	d101      	bne.n	8008a74 <xQueueGiveFromISR+0x60>
 8008a70:	2301      	movs	r3, #1
 8008a72:	e000      	b.n	8008a76 <xQueueGiveFromISR+0x62>
 8008a74:	2300      	movs	r3, #0
 8008a76:	2b00      	cmp	r3, #0
 8008a78:	d10b      	bne.n	8008a92 <xQueueGiveFromISR+0x7e>
	__asm volatile
 8008a7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a7e:	f383 8811 	msr	BASEPRI, r3
 8008a82:	f3bf 8f6f 	isb	sy
 8008a86:	f3bf 8f4f 	dsb	sy
 8008a8a:	61bb      	str	r3, [r7, #24]
}
 8008a8c:	bf00      	nop
 8008a8e:	bf00      	nop
 8008a90:	e7fd      	b.n	8008a8e <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008a92:	f002 fa5d 	bl	800af50 <vPortValidateInterruptPriority>
	__asm volatile
 8008a96:	f3ef 8211 	mrs	r2, BASEPRI
 8008a9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a9e:	f383 8811 	msr	BASEPRI, r3
 8008aa2:	f3bf 8f6f 	isb	sy
 8008aa6:	f3bf 8f4f 	dsb	sy
 8008aaa:	617a      	str	r2, [r7, #20]
 8008aac:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8008aae:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008ab0:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008ab2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ab4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008ab6:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8008ab8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008aba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008abc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008abe:	429a      	cmp	r2, r3
 8008ac0:	d22b      	bcs.n	8008b1a <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8008ac2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ac4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008ac8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8008acc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ace:	1c5a      	adds	r2, r3, #1
 8008ad0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ad2:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8008ad4:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8008ad8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008adc:	d112      	bne.n	8008b04 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008ade:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ae0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008ae2:	2b00      	cmp	r3, #0
 8008ae4:	d016      	beq.n	8008b14 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008ae6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ae8:	3324      	adds	r3, #36	@ 0x24
 8008aea:	4618      	mov	r0, r3
 8008aec:	f001 f97c 	bl	8009de8 <xTaskRemoveFromEventList>
 8008af0:	4603      	mov	r3, r0
 8008af2:	2b00      	cmp	r3, #0
 8008af4:	d00e      	beq.n	8008b14 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8008af6:	683b      	ldr	r3, [r7, #0]
 8008af8:	2b00      	cmp	r3, #0
 8008afa:	d00b      	beq.n	8008b14 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8008afc:	683b      	ldr	r3, [r7, #0]
 8008afe:	2201      	movs	r2, #1
 8008b00:	601a      	str	r2, [r3, #0]
 8008b02:	e007      	b.n	8008b14 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8008b04:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008b08:	3301      	adds	r3, #1
 8008b0a:	b2db      	uxtb	r3, r3
 8008b0c:	b25a      	sxtb	r2, r3
 8008b0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b10:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8008b14:	2301      	movs	r3, #1
 8008b16:	637b      	str	r3, [r7, #52]	@ 0x34
 8008b18:	e001      	b.n	8008b1e <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8008b1a:	2300      	movs	r3, #0
 8008b1c:	637b      	str	r3, [r7, #52]	@ 0x34
 8008b1e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008b20:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8008b22:	68fb      	ldr	r3, [r7, #12]
 8008b24:	f383 8811 	msr	BASEPRI, r3
}
 8008b28:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8008b2a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8008b2c:	4618      	mov	r0, r3
 8008b2e:	3738      	adds	r7, #56	@ 0x38
 8008b30:	46bd      	mov	sp, r7
 8008b32:	bd80      	pop	{r7, pc}

08008b34 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8008b34:	b580      	push	{r7, lr}
 8008b36:	b08c      	sub	sp, #48	@ 0x30
 8008b38:	af00      	add	r7, sp, #0
 8008b3a:	60f8      	str	r0, [r7, #12]
 8008b3c:	60b9      	str	r1, [r7, #8]
 8008b3e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8008b40:	2300      	movs	r3, #0
 8008b42:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008b44:	68fb      	ldr	r3, [r7, #12]
 8008b46:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8008b48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b4a:	2b00      	cmp	r3, #0
 8008b4c:	d10b      	bne.n	8008b66 <xQueueReceive+0x32>
	__asm volatile
 8008b4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b52:	f383 8811 	msr	BASEPRI, r3
 8008b56:	f3bf 8f6f 	isb	sy
 8008b5a:	f3bf 8f4f 	dsb	sy
 8008b5e:	623b      	str	r3, [r7, #32]
}
 8008b60:	bf00      	nop
 8008b62:	bf00      	nop
 8008b64:	e7fd      	b.n	8008b62 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008b66:	68bb      	ldr	r3, [r7, #8]
 8008b68:	2b00      	cmp	r3, #0
 8008b6a:	d103      	bne.n	8008b74 <xQueueReceive+0x40>
 8008b6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008b70:	2b00      	cmp	r3, #0
 8008b72:	d101      	bne.n	8008b78 <xQueueReceive+0x44>
 8008b74:	2301      	movs	r3, #1
 8008b76:	e000      	b.n	8008b7a <xQueueReceive+0x46>
 8008b78:	2300      	movs	r3, #0
 8008b7a:	2b00      	cmp	r3, #0
 8008b7c:	d10b      	bne.n	8008b96 <xQueueReceive+0x62>
	__asm volatile
 8008b7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b82:	f383 8811 	msr	BASEPRI, r3
 8008b86:	f3bf 8f6f 	isb	sy
 8008b8a:	f3bf 8f4f 	dsb	sy
 8008b8e:	61fb      	str	r3, [r7, #28]
}
 8008b90:	bf00      	nop
 8008b92:	bf00      	nop
 8008b94:	e7fd      	b.n	8008b92 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008b96:	f001 faed 	bl	800a174 <xTaskGetSchedulerState>
 8008b9a:	4603      	mov	r3, r0
 8008b9c:	2b00      	cmp	r3, #0
 8008b9e:	d102      	bne.n	8008ba6 <xQueueReceive+0x72>
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	2b00      	cmp	r3, #0
 8008ba4:	d101      	bne.n	8008baa <xQueueReceive+0x76>
 8008ba6:	2301      	movs	r3, #1
 8008ba8:	e000      	b.n	8008bac <xQueueReceive+0x78>
 8008baa:	2300      	movs	r3, #0
 8008bac:	2b00      	cmp	r3, #0
 8008bae:	d10b      	bne.n	8008bc8 <xQueueReceive+0x94>
	__asm volatile
 8008bb0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008bb4:	f383 8811 	msr	BASEPRI, r3
 8008bb8:	f3bf 8f6f 	isb	sy
 8008bbc:	f3bf 8f4f 	dsb	sy
 8008bc0:	61bb      	str	r3, [r7, #24]
}
 8008bc2:	bf00      	nop
 8008bc4:	bf00      	nop
 8008bc6:	e7fd      	b.n	8008bc4 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008bc8:	f002 f900 	bl	800adcc <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008bcc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008bce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008bd0:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008bd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008bd4:	2b00      	cmp	r3, #0
 8008bd6:	d01f      	beq.n	8008c18 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8008bd8:	68b9      	ldr	r1, [r7, #8]
 8008bda:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008bdc:	f000 fac3 	bl	8009166 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8008be0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008be2:	1e5a      	subs	r2, r3, #1
 8008be4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008be6:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008be8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008bea:	691b      	ldr	r3, [r3, #16]
 8008bec:	2b00      	cmp	r3, #0
 8008bee:	d00f      	beq.n	8008c10 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008bf0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008bf2:	3310      	adds	r3, #16
 8008bf4:	4618      	mov	r0, r3
 8008bf6:	f001 f8f7 	bl	8009de8 <xTaskRemoveFromEventList>
 8008bfa:	4603      	mov	r3, r0
 8008bfc:	2b00      	cmp	r3, #0
 8008bfe:	d007      	beq.n	8008c10 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8008c00:	4b3c      	ldr	r3, [pc, #240]	@ (8008cf4 <xQueueReceive+0x1c0>)
 8008c02:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008c06:	601a      	str	r2, [r3, #0]
 8008c08:	f3bf 8f4f 	dsb	sy
 8008c0c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8008c10:	f002 f90c 	bl	800ae2c <vPortExitCritical>
				return pdPASS;
 8008c14:	2301      	movs	r3, #1
 8008c16:	e069      	b.n	8008cec <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	2b00      	cmp	r3, #0
 8008c1c:	d103      	bne.n	8008c26 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8008c1e:	f002 f905 	bl	800ae2c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8008c22:	2300      	movs	r3, #0
 8008c24:	e062      	b.n	8008cec <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008c26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008c28:	2b00      	cmp	r3, #0
 8008c2a:	d106      	bne.n	8008c3a <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008c2c:	f107 0310 	add.w	r3, r7, #16
 8008c30:	4618      	mov	r0, r3
 8008c32:	f001 f93d 	bl	8009eb0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008c36:	2301      	movs	r3, #1
 8008c38:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008c3a:	f002 f8f7 	bl	800ae2c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008c3e:	f000 fe97 	bl	8009970 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008c42:	f002 f8c3 	bl	800adcc <vPortEnterCritical>
 8008c46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c48:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008c4c:	b25b      	sxtb	r3, r3
 8008c4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008c52:	d103      	bne.n	8008c5c <xQueueReceive+0x128>
 8008c54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c56:	2200      	movs	r2, #0
 8008c58:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008c5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c5e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008c62:	b25b      	sxtb	r3, r3
 8008c64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008c68:	d103      	bne.n	8008c72 <xQueueReceive+0x13e>
 8008c6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c6c:	2200      	movs	r2, #0
 8008c6e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008c72:	f002 f8db 	bl	800ae2c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008c76:	1d3a      	adds	r2, r7, #4
 8008c78:	f107 0310 	add.w	r3, r7, #16
 8008c7c:	4611      	mov	r1, r2
 8008c7e:	4618      	mov	r0, r3
 8008c80:	f001 f92c 	bl	8009edc <xTaskCheckForTimeOut>
 8008c84:	4603      	mov	r3, r0
 8008c86:	2b00      	cmp	r3, #0
 8008c88:	d123      	bne.n	8008cd2 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008c8a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008c8c:	f000 fae3 	bl	8009256 <prvIsQueueEmpty>
 8008c90:	4603      	mov	r3, r0
 8008c92:	2b00      	cmp	r3, #0
 8008c94:	d017      	beq.n	8008cc6 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8008c96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c98:	3324      	adds	r3, #36	@ 0x24
 8008c9a:	687a      	ldr	r2, [r7, #4]
 8008c9c:	4611      	mov	r1, r2
 8008c9e:	4618      	mov	r0, r3
 8008ca0:	f001 f850 	bl	8009d44 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8008ca4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008ca6:	f000 fa84 	bl	80091b2 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8008caa:	f000 fe6f 	bl	800998c <xTaskResumeAll>
 8008cae:	4603      	mov	r3, r0
 8008cb0:	2b00      	cmp	r3, #0
 8008cb2:	d189      	bne.n	8008bc8 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8008cb4:	4b0f      	ldr	r3, [pc, #60]	@ (8008cf4 <xQueueReceive+0x1c0>)
 8008cb6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008cba:	601a      	str	r2, [r3, #0]
 8008cbc:	f3bf 8f4f 	dsb	sy
 8008cc0:	f3bf 8f6f 	isb	sy
 8008cc4:	e780      	b.n	8008bc8 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8008cc6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008cc8:	f000 fa73 	bl	80091b2 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008ccc:	f000 fe5e 	bl	800998c <xTaskResumeAll>
 8008cd0:	e77a      	b.n	8008bc8 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8008cd2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008cd4:	f000 fa6d 	bl	80091b2 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008cd8:	f000 fe58 	bl	800998c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008cdc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008cde:	f000 faba 	bl	8009256 <prvIsQueueEmpty>
 8008ce2:	4603      	mov	r3, r0
 8008ce4:	2b00      	cmp	r3, #0
 8008ce6:	f43f af6f 	beq.w	8008bc8 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8008cea:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8008cec:	4618      	mov	r0, r3
 8008cee:	3730      	adds	r7, #48	@ 0x30
 8008cf0:	46bd      	mov	sp, r7
 8008cf2:	bd80      	pop	{r7, pc}
 8008cf4:	e000ed04 	.word	0xe000ed04

08008cf8 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8008cf8:	b580      	push	{r7, lr}
 8008cfa:	b08e      	sub	sp, #56	@ 0x38
 8008cfc:	af00      	add	r7, sp, #0
 8008cfe:	6078      	str	r0, [r7, #4]
 8008d00:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8008d02:	2300      	movs	r3, #0
 8008d04:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8008d0a:	2300      	movs	r3, #0
 8008d0c:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8008d0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008d10:	2b00      	cmp	r3, #0
 8008d12:	d10b      	bne.n	8008d2c <xQueueSemaphoreTake+0x34>
	__asm volatile
 8008d14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d18:	f383 8811 	msr	BASEPRI, r3
 8008d1c:	f3bf 8f6f 	isb	sy
 8008d20:	f3bf 8f4f 	dsb	sy
 8008d24:	623b      	str	r3, [r7, #32]
}
 8008d26:	bf00      	nop
 8008d28:	bf00      	nop
 8008d2a:	e7fd      	b.n	8008d28 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8008d2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008d2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008d30:	2b00      	cmp	r3, #0
 8008d32:	d00b      	beq.n	8008d4c <xQueueSemaphoreTake+0x54>
	__asm volatile
 8008d34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d38:	f383 8811 	msr	BASEPRI, r3
 8008d3c:	f3bf 8f6f 	isb	sy
 8008d40:	f3bf 8f4f 	dsb	sy
 8008d44:	61fb      	str	r3, [r7, #28]
}
 8008d46:	bf00      	nop
 8008d48:	bf00      	nop
 8008d4a:	e7fd      	b.n	8008d48 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008d4c:	f001 fa12 	bl	800a174 <xTaskGetSchedulerState>
 8008d50:	4603      	mov	r3, r0
 8008d52:	2b00      	cmp	r3, #0
 8008d54:	d102      	bne.n	8008d5c <xQueueSemaphoreTake+0x64>
 8008d56:	683b      	ldr	r3, [r7, #0]
 8008d58:	2b00      	cmp	r3, #0
 8008d5a:	d101      	bne.n	8008d60 <xQueueSemaphoreTake+0x68>
 8008d5c:	2301      	movs	r3, #1
 8008d5e:	e000      	b.n	8008d62 <xQueueSemaphoreTake+0x6a>
 8008d60:	2300      	movs	r3, #0
 8008d62:	2b00      	cmp	r3, #0
 8008d64:	d10b      	bne.n	8008d7e <xQueueSemaphoreTake+0x86>
	__asm volatile
 8008d66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d6a:	f383 8811 	msr	BASEPRI, r3
 8008d6e:	f3bf 8f6f 	isb	sy
 8008d72:	f3bf 8f4f 	dsb	sy
 8008d76:	61bb      	str	r3, [r7, #24]
}
 8008d78:	bf00      	nop
 8008d7a:	bf00      	nop
 8008d7c:	e7fd      	b.n	8008d7a <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008d7e:	f002 f825 	bl	800adcc <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8008d82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008d84:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008d86:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8008d88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d8a:	2b00      	cmp	r3, #0
 8008d8c:	d024      	beq.n	8008dd8 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8008d8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d90:	1e5a      	subs	r2, r3, #1
 8008d92:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008d94:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008d96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008d98:	681b      	ldr	r3, [r3, #0]
 8008d9a:	2b00      	cmp	r3, #0
 8008d9c:	d104      	bne.n	8008da8 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8008d9e:	f001 fb63 	bl	800a468 <pvTaskIncrementMutexHeldCount>
 8008da2:	4602      	mov	r2, r0
 8008da4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008da6:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008da8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008daa:	691b      	ldr	r3, [r3, #16]
 8008dac:	2b00      	cmp	r3, #0
 8008dae:	d00f      	beq.n	8008dd0 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008db0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008db2:	3310      	adds	r3, #16
 8008db4:	4618      	mov	r0, r3
 8008db6:	f001 f817 	bl	8009de8 <xTaskRemoveFromEventList>
 8008dba:	4603      	mov	r3, r0
 8008dbc:	2b00      	cmp	r3, #0
 8008dbe:	d007      	beq.n	8008dd0 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8008dc0:	4b54      	ldr	r3, [pc, #336]	@ (8008f14 <xQueueSemaphoreTake+0x21c>)
 8008dc2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008dc6:	601a      	str	r2, [r3, #0]
 8008dc8:	f3bf 8f4f 	dsb	sy
 8008dcc:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8008dd0:	f002 f82c 	bl	800ae2c <vPortExitCritical>
				return pdPASS;
 8008dd4:	2301      	movs	r3, #1
 8008dd6:	e098      	b.n	8008f0a <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008dd8:	683b      	ldr	r3, [r7, #0]
 8008dda:	2b00      	cmp	r3, #0
 8008ddc:	d112      	bne.n	8008e04 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8008dde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008de0:	2b00      	cmp	r3, #0
 8008de2:	d00b      	beq.n	8008dfc <xQueueSemaphoreTake+0x104>
	__asm volatile
 8008de4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008de8:	f383 8811 	msr	BASEPRI, r3
 8008dec:	f3bf 8f6f 	isb	sy
 8008df0:	f3bf 8f4f 	dsb	sy
 8008df4:	617b      	str	r3, [r7, #20]
}
 8008df6:	bf00      	nop
 8008df8:	bf00      	nop
 8008dfa:	e7fd      	b.n	8008df8 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8008dfc:	f002 f816 	bl	800ae2c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8008e00:	2300      	movs	r3, #0
 8008e02:	e082      	b.n	8008f0a <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008e04:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008e06:	2b00      	cmp	r3, #0
 8008e08:	d106      	bne.n	8008e18 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008e0a:	f107 030c 	add.w	r3, r7, #12
 8008e0e:	4618      	mov	r0, r3
 8008e10:	f001 f84e 	bl	8009eb0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008e14:	2301      	movs	r3, #1
 8008e16:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008e18:	f002 f808 	bl	800ae2c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008e1c:	f000 fda8 	bl	8009970 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008e20:	f001 ffd4 	bl	800adcc <vPortEnterCritical>
 8008e24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008e26:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008e2a:	b25b      	sxtb	r3, r3
 8008e2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008e30:	d103      	bne.n	8008e3a <xQueueSemaphoreTake+0x142>
 8008e32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008e34:	2200      	movs	r2, #0
 8008e36:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008e3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008e3c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008e40:	b25b      	sxtb	r3, r3
 8008e42:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008e46:	d103      	bne.n	8008e50 <xQueueSemaphoreTake+0x158>
 8008e48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008e4a:	2200      	movs	r2, #0
 8008e4c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008e50:	f001 ffec 	bl	800ae2c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008e54:	463a      	mov	r2, r7
 8008e56:	f107 030c 	add.w	r3, r7, #12
 8008e5a:	4611      	mov	r1, r2
 8008e5c:	4618      	mov	r0, r3
 8008e5e:	f001 f83d 	bl	8009edc <xTaskCheckForTimeOut>
 8008e62:	4603      	mov	r3, r0
 8008e64:	2b00      	cmp	r3, #0
 8008e66:	d132      	bne.n	8008ece <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008e68:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008e6a:	f000 f9f4 	bl	8009256 <prvIsQueueEmpty>
 8008e6e:	4603      	mov	r3, r0
 8008e70:	2b00      	cmp	r3, #0
 8008e72:	d026      	beq.n	8008ec2 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008e74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008e76:	681b      	ldr	r3, [r3, #0]
 8008e78:	2b00      	cmp	r3, #0
 8008e7a:	d109      	bne.n	8008e90 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8008e7c:	f001 ffa6 	bl	800adcc <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8008e80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008e82:	689b      	ldr	r3, [r3, #8]
 8008e84:	4618      	mov	r0, r3
 8008e86:	f001 f993 	bl	800a1b0 <xTaskPriorityInherit>
 8008e8a:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8008e8c:	f001 ffce 	bl	800ae2c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8008e90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008e92:	3324      	adds	r3, #36	@ 0x24
 8008e94:	683a      	ldr	r2, [r7, #0]
 8008e96:	4611      	mov	r1, r2
 8008e98:	4618      	mov	r0, r3
 8008e9a:	f000 ff53 	bl	8009d44 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8008e9e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008ea0:	f000 f987 	bl	80091b2 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8008ea4:	f000 fd72 	bl	800998c <xTaskResumeAll>
 8008ea8:	4603      	mov	r3, r0
 8008eaa:	2b00      	cmp	r3, #0
 8008eac:	f47f af67 	bne.w	8008d7e <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8008eb0:	4b18      	ldr	r3, [pc, #96]	@ (8008f14 <xQueueSemaphoreTake+0x21c>)
 8008eb2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008eb6:	601a      	str	r2, [r3, #0]
 8008eb8:	f3bf 8f4f 	dsb	sy
 8008ebc:	f3bf 8f6f 	isb	sy
 8008ec0:	e75d      	b.n	8008d7e <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8008ec2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008ec4:	f000 f975 	bl	80091b2 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008ec8:	f000 fd60 	bl	800998c <xTaskResumeAll>
 8008ecc:	e757      	b.n	8008d7e <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8008ece:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008ed0:	f000 f96f 	bl	80091b2 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008ed4:	f000 fd5a 	bl	800998c <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008ed8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008eda:	f000 f9bc 	bl	8009256 <prvIsQueueEmpty>
 8008ede:	4603      	mov	r3, r0
 8008ee0:	2b00      	cmp	r3, #0
 8008ee2:	f43f af4c 	beq.w	8008d7e <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8008ee6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ee8:	2b00      	cmp	r3, #0
 8008eea:	d00d      	beq.n	8008f08 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8008eec:	f001 ff6e 	bl	800adcc <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8008ef0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008ef2:	f000 f8b7 	bl	8009064 <prvGetDisinheritPriorityAfterTimeout>
 8008ef6:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8008ef8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008efa:	689b      	ldr	r3, [r3, #8]
 8008efc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8008efe:	4618      	mov	r0, r3
 8008f00:	f001 fa2e 	bl	800a360 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8008f04:	f001 ff92 	bl	800ae2c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8008f08:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8008f0a:	4618      	mov	r0, r3
 8008f0c:	3738      	adds	r7, #56	@ 0x38
 8008f0e:	46bd      	mov	sp, r7
 8008f10:	bd80      	pop	{r7, pc}
 8008f12:	bf00      	nop
 8008f14:	e000ed04 	.word	0xe000ed04

08008f18 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8008f18:	b580      	push	{r7, lr}
 8008f1a:	b08e      	sub	sp, #56	@ 0x38
 8008f1c:	af00      	add	r7, sp, #0
 8008f1e:	60f8      	str	r0, [r7, #12]
 8008f20:	60b9      	str	r1, [r7, #8]
 8008f22:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8008f24:	68fb      	ldr	r3, [r7, #12]
 8008f26:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8008f28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f2a:	2b00      	cmp	r3, #0
 8008f2c:	d10b      	bne.n	8008f46 <xQueueReceiveFromISR+0x2e>
	__asm volatile
 8008f2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f32:	f383 8811 	msr	BASEPRI, r3
 8008f36:	f3bf 8f6f 	isb	sy
 8008f3a:	f3bf 8f4f 	dsb	sy
 8008f3e:	623b      	str	r3, [r7, #32]
}
 8008f40:	bf00      	nop
 8008f42:	bf00      	nop
 8008f44:	e7fd      	b.n	8008f42 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008f46:	68bb      	ldr	r3, [r7, #8]
 8008f48:	2b00      	cmp	r3, #0
 8008f4a:	d103      	bne.n	8008f54 <xQueueReceiveFromISR+0x3c>
 8008f4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008f50:	2b00      	cmp	r3, #0
 8008f52:	d101      	bne.n	8008f58 <xQueueReceiveFromISR+0x40>
 8008f54:	2301      	movs	r3, #1
 8008f56:	e000      	b.n	8008f5a <xQueueReceiveFromISR+0x42>
 8008f58:	2300      	movs	r3, #0
 8008f5a:	2b00      	cmp	r3, #0
 8008f5c:	d10b      	bne.n	8008f76 <xQueueReceiveFromISR+0x5e>
	__asm volatile
 8008f5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f62:	f383 8811 	msr	BASEPRI, r3
 8008f66:	f3bf 8f6f 	isb	sy
 8008f6a:	f3bf 8f4f 	dsb	sy
 8008f6e:	61fb      	str	r3, [r7, #28]
}
 8008f70:	bf00      	nop
 8008f72:	bf00      	nop
 8008f74:	e7fd      	b.n	8008f72 <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008f76:	f001 ffeb 	bl	800af50 <vPortValidateInterruptPriority>
	__asm volatile
 8008f7a:	f3ef 8211 	mrs	r2, BASEPRI
 8008f7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f82:	f383 8811 	msr	BASEPRI, r3
 8008f86:	f3bf 8f6f 	isb	sy
 8008f8a:	f3bf 8f4f 	dsb	sy
 8008f8e:	61ba      	str	r2, [r7, #24]
 8008f90:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8008f92:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008f94:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008f96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008f9a:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008f9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f9e:	2b00      	cmp	r3, #0
 8008fa0:	d02f      	beq.n	8009002 <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8008fa2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fa4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008fa8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8008fac:	68b9      	ldr	r1, [r7, #8]
 8008fae:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008fb0:	f000 f8d9 	bl	8009166 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8008fb4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008fb6:	1e5a      	subs	r2, r3, #1
 8008fb8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fba:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8008fbc:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8008fc0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008fc4:	d112      	bne.n	8008fec <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008fc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fc8:	691b      	ldr	r3, [r3, #16]
 8008fca:	2b00      	cmp	r3, #0
 8008fcc:	d016      	beq.n	8008ffc <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008fce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fd0:	3310      	adds	r3, #16
 8008fd2:	4618      	mov	r0, r3
 8008fd4:	f000 ff08 	bl	8009de8 <xTaskRemoveFromEventList>
 8008fd8:	4603      	mov	r3, r0
 8008fda:	2b00      	cmp	r3, #0
 8008fdc:	d00e      	beq.n	8008ffc <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8008fde:	687b      	ldr	r3, [r7, #4]
 8008fe0:	2b00      	cmp	r3, #0
 8008fe2:	d00b      	beq.n	8008ffc <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	2201      	movs	r2, #1
 8008fe8:	601a      	str	r2, [r3, #0]
 8008fea:	e007      	b.n	8008ffc <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8008fec:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008ff0:	3301      	adds	r3, #1
 8008ff2:	b2db      	uxtb	r3, r3
 8008ff4:	b25a      	sxtb	r2, r3
 8008ff6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ff8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8008ffc:	2301      	movs	r3, #1
 8008ffe:	637b      	str	r3, [r7, #52]	@ 0x34
 8009000:	e001      	b.n	8009006 <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 8009002:	2300      	movs	r3, #0
 8009004:	637b      	str	r3, [r7, #52]	@ 0x34
 8009006:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009008:	613b      	str	r3, [r7, #16]
	__asm volatile
 800900a:	693b      	ldr	r3, [r7, #16]
 800900c:	f383 8811 	msr	BASEPRI, r3
}
 8009010:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8009012:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8009014:	4618      	mov	r0, r3
 8009016:	3738      	adds	r7, #56	@ 0x38
 8009018:	46bd      	mov	sp, r7
 800901a:	bd80      	pop	{r7, pc}

0800901c <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 800901c:	b580      	push	{r7, lr}
 800901e:	b084      	sub	sp, #16
 8009020:	af00      	add	r7, sp, #0
 8009022:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 8009024:	687b      	ldr	r3, [r7, #4]
 8009026:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8009028:	68fb      	ldr	r3, [r7, #12]
 800902a:	2b00      	cmp	r3, #0
 800902c:	d10b      	bne.n	8009046 <vQueueDelete+0x2a>
	__asm volatile
 800902e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009032:	f383 8811 	msr	BASEPRI, r3
 8009036:	f3bf 8f6f 	isb	sy
 800903a:	f3bf 8f4f 	dsb	sy
 800903e:	60bb      	str	r3, [r7, #8]
}
 8009040:	bf00      	nop
 8009042:	bf00      	nop
 8009044:	e7fd      	b.n	8009042 <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 8009046:	68f8      	ldr	r0, [r7, #12]
 8009048:	f000 f95c 	bl	8009304 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800904c:	68fb      	ldr	r3, [r7, #12]
 800904e:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8009052:	2b00      	cmp	r3, #0
 8009054:	d102      	bne.n	800905c <vQueueDelete+0x40>
		{
			vPortFree( pxQueue );
 8009056:	68f8      	ldr	r0, [r7, #12]
 8009058:	f002 f888 	bl	800b16c <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 800905c:	bf00      	nop
 800905e:	3710      	adds	r7, #16
 8009060:	46bd      	mov	sp, r7
 8009062:	bd80      	pop	{r7, pc}

08009064 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8009064:	b480      	push	{r7}
 8009066:	b085      	sub	sp, #20
 8009068:	af00      	add	r7, sp, #0
 800906a:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009070:	2b00      	cmp	r3, #0
 8009072:	d006      	beq.n	8009082 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009078:	681b      	ldr	r3, [r3, #0]
 800907a:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 800907e:	60fb      	str	r3, [r7, #12]
 8009080:	e001      	b.n	8009086 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8009082:	2300      	movs	r3, #0
 8009084:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8009086:	68fb      	ldr	r3, [r7, #12]
	}
 8009088:	4618      	mov	r0, r3
 800908a:	3714      	adds	r7, #20
 800908c:	46bd      	mov	sp, r7
 800908e:	bc80      	pop	{r7}
 8009090:	4770      	bx	lr

08009092 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8009092:	b580      	push	{r7, lr}
 8009094:	b086      	sub	sp, #24
 8009096:	af00      	add	r7, sp, #0
 8009098:	60f8      	str	r0, [r7, #12]
 800909a:	60b9      	str	r1, [r7, #8]
 800909c:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800909e:	2300      	movs	r3, #0
 80090a0:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80090a2:	68fb      	ldr	r3, [r7, #12]
 80090a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80090a6:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80090a8:	68fb      	ldr	r3, [r7, #12]
 80090aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80090ac:	2b00      	cmp	r3, #0
 80090ae:	d10d      	bne.n	80090cc <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80090b0:	68fb      	ldr	r3, [r7, #12]
 80090b2:	681b      	ldr	r3, [r3, #0]
 80090b4:	2b00      	cmp	r3, #0
 80090b6:	d14d      	bne.n	8009154 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80090b8:	68fb      	ldr	r3, [r7, #12]
 80090ba:	689b      	ldr	r3, [r3, #8]
 80090bc:	4618      	mov	r0, r3
 80090be:	f001 f8df 	bl	800a280 <xTaskPriorityDisinherit>
 80090c2:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80090c4:	68fb      	ldr	r3, [r7, #12]
 80090c6:	2200      	movs	r2, #0
 80090c8:	609a      	str	r2, [r3, #8]
 80090ca:	e043      	b.n	8009154 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	2b00      	cmp	r3, #0
 80090d0:	d119      	bne.n	8009106 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80090d2:	68fb      	ldr	r3, [r7, #12]
 80090d4:	6858      	ldr	r0, [r3, #4]
 80090d6:	68fb      	ldr	r3, [r7, #12]
 80090d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80090da:	461a      	mov	r2, r3
 80090dc:	68b9      	ldr	r1, [r7, #8]
 80090de:	f002 fa3f 	bl	800b560 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80090e2:	68fb      	ldr	r3, [r7, #12]
 80090e4:	685a      	ldr	r2, [r3, #4]
 80090e6:	68fb      	ldr	r3, [r7, #12]
 80090e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80090ea:	441a      	add	r2, r3
 80090ec:	68fb      	ldr	r3, [r7, #12]
 80090ee:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80090f0:	68fb      	ldr	r3, [r7, #12]
 80090f2:	685a      	ldr	r2, [r3, #4]
 80090f4:	68fb      	ldr	r3, [r7, #12]
 80090f6:	689b      	ldr	r3, [r3, #8]
 80090f8:	429a      	cmp	r2, r3
 80090fa:	d32b      	bcc.n	8009154 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80090fc:	68fb      	ldr	r3, [r7, #12]
 80090fe:	681a      	ldr	r2, [r3, #0]
 8009100:	68fb      	ldr	r3, [r7, #12]
 8009102:	605a      	str	r2, [r3, #4]
 8009104:	e026      	b.n	8009154 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8009106:	68fb      	ldr	r3, [r7, #12]
 8009108:	68d8      	ldr	r0, [r3, #12]
 800910a:	68fb      	ldr	r3, [r7, #12]
 800910c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800910e:	461a      	mov	r2, r3
 8009110:	68b9      	ldr	r1, [r7, #8]
 8009112:	f002 fa25 	bl	800b560 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8009116:	68fb      	ldr	r3, [r7, #12]
 8009118:	68da      	ldr	r2, [r3, #12]
 800911a:	68fb      	ldr	r3, [r7, #12]
 800911c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800911e:	425b      	negs	r3, r3
 8009120:	441a      	add	r2, r3
 8009122:	68fb      	ldr	r3, [r7, #12]
 8009124:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009126:	68fb      	ldr	r3, [r7, #12]
 8009128:	68da      	ldr	r2, [r3, #12]
 800912a:	68fb      	ldr	r3, [r7, #12]
 800912c:	681b      	ldr	r3, [r3, #0]
 800912e:	429a      	cmp	r2, r3
 8009130:	d207      	bcs.n	8009142 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8009132:	68fb      	ldr	r3, [r7, #12]
 8009134:	689a      	ldr	r2, [r3, #8]
 8009136:	68fb      	ldr	r3, [r7, #12]
 8009138:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800913a:	425b      	negs	r3, r3
 800913c:	441a      	add	r2, r3
 800913e:	68fb      	ldr	r3, [r7, #12]
 8009140:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	2b02      	cmp	r3, #2
 8009146:	d105      	bne.n	8009154 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009148:	693b      	ldr	r3, [r7, #16]
 800914a:	2b00      	cmp	r3, #0
 800914c:	d002      	beq.n	8009154 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800914e:	693b      	ldr	r3, [r7, #16]
 8009150:	3b01      	subs	r3, #1
 8009152:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8009154:	693b      	ldr	r3, [r7, #16]
 8009156:	1c5a      	adds	r2, r3, #1
 8009158:	68fb      	ldr	r3, [r7, #12]
 800915a:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800915c:	697b      	ldr	r3, [r7, #20]
}
 800915e:	4618      	mov	r0, r3
 8009160:	3718      	adds	r7, #24
 8009162:	46bd      	mov	sp, r7
 8009164:	bd80      	pop	{r7, pc}

08009166 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8009166:	b580      	push	{r7, lr}
 8009168:	b082      	sub	sp, #8
 800916a:	af00      	add	r7, sp, #0
 800916c:	6078      	str	r0, [r7, #4]
 800916e:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009174:	2b00      	cmp	r3, #0
 8009176:	d018      	beq.n	80091aa <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	68da      	ldr	r2, [r3, #12]
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009180:	441a      	add	r2, r3
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	68da      	ldr	r2, [r3, #12]
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	689b      	ldr	r3, [r3, #8]
 800918e:	429a      	cmp	r2, r3
 8009190:	d303      	bcc.n	800919a <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	681a      	ldr	r2, [r3, #0]
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	68d9      	ldr	r1, [r3, #12]
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80091a2:	461a      	mov	r2, r3
 80091a4:	6838      	ldr	r0, [r7, #0]
 80091a6:	f002 f9db 	bl	800b560 <memcpy>
	}
}
 80091aa:	bf00      	nop
 80091ac:	3708      	adds	r7, #8
 80091ae:	46bd      	mov	sp, r7
 80091b0:	bd80      	pop	{r7, pc}

080091b2 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80091b2:	b580      	push	{r7, lr}
 80091b4:	b084      	sub	sp, #16
 80091b6:	af00      	add	r7, sp, #0
 80091b8:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80091ba:	f001 fe07 	bl	800adcc <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80091c4:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80091c6:	e011      	b.n	80091ec <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80091cc:	2b00      	cmp	r3, #0
 80091ce:	d012      	beq.n	80091f6 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	3324      	adds	r3, #36	@ 0x24
 80091d4:	4618      	mov	r0, r3
 80091d6:	f000 fe07 	bl	8009de8 <xTaskRemoveFromEventList>
 80091da:	4603      	mov	r3, r0
 80091dc:	2b00      	cmp	r3, #0
 80091de:	d001      	beq.n	80091e4 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80091e0:	f000 fee0 	bl	8009fa4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80091e4:	7bfb      	ldrb	r3, [r7, #15]
 80091e6:	3b01      	subs	r3, #1
 80091e8:	b2db      	uxtb	r3, r3
 80091ea:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80091ec:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80091f0:	2b00      	cmp	r3, #0
 80091f2:	dce9      	bgt.n	80091c8 <prvUnlockQueue+0x16>
 80091f4:	e000      	b.n	80091f8 <prvUnlockQueue+0x46>
					break;
 80091f6:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	22ff      	movs	r2, #255	@ 0xff
 80091fc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8009200:	f001 fe14 	bl	800ae2c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8009204:	f001 fde2 	bl	800adcc <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800920e:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009210:	e011      	b.n	8009236 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	691b      	ldr	r3, [r3, #16]
 8009216:	2b00      	cmp	r3, #0
 8009218:	d012      	beq.n	8009240 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	3310      	adds	r3, #16
 800921e:	4618      	mov	r0, r3
 8009220:	f000 fde2 	bl	8009de8 <xTaskRemoveFromEventList>
 8009224:	4603      	mov	r3, r0
 8009226:	2b00      	cmp	r3, #0
 8009228:	d001      	beq.n	800922e <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800922a:	f000 febb 	bl	8009fa4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800922e:	7bbb      	ldrb	r3, [r7, #14]
 8009230:	3b01      	subs	r3, #1
 8009232:	b2db      	uxtb	r3, r3
 8009234:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009236:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800923a:	2b00      	cmp	r3, #0
 800923c:	dce9      	bgt.n	8009212 <prvUnlockQueue+0x60>
 800923e:	e000      	b.n	8009242 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8009240:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	22ff      	movs	r2, #255	@ 0xff
 8009246:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800924a:	f001 fdef 	bl	800ae2c <vPortExitCritical>
}
 800924e:	bf00      	nop
 8009250:	3710      	adds	r7, #16
 8009252:	46bd      	mov	sp, r7
 8009254:	bd80      	pop	{r7, pc}

08009256 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8009256:	b580      	push	{r7, lr}
 8009258:	b084      	sub	sp, #16
 800925a:	af00      	add	r7, sp, #0
 800925c:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800925e:	f001 fdb5 	bl	800adcc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009266:	2b00      	cmp	r3, #0
 8009268:	d102      	bne.n	8009270 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800926a:	2301      	movs	r3, #1
 800926c:	60fb      	str	r3, [r7, #12]
 800926e:	e001      	b.n	8009274 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8009270:	2300      	movs	r3, #0
 8009272:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8009274:	f001 fdda 	bl	800ae2c <vPortExitCritical>

	return xReturn;
 8009278:	68fb      	ldr	r3, [r7, #12]
}
 800927a:	4618      	mov	r0, r3
 800927c:	3710      	adds	r7, #16
 800927e:	46bd      	mov	sp, r7
 8009280:	bd80      	pop	{r7, pc}

08009282 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8009282:	b580      	push	{r7, lr}
 8009284:	b084      	sub	sp, #16
 8009286:	af00      	add	r7, sp, #0
 8009288:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800928a:	f001 fd9f 	bl	800adcc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009296:	429a      	cmp	r2, r3
 8009298:	d102      	bne.n	80092a0 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800929a:	2301      	movs	r3, #1
 800929c:	60fb      	str	r3, [r7, #12]
 800929e:	e001      	b.n	80092a4 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80092a0:	2300      	movs	r3, #0
 80092a2:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80092a4:	f001 fdc2 	bl	800ae2c <vPortExitCritical>

	return xReturn;
 80092a8:	68fb      	ldr	r3, [r7, #12]
}
 80092aa:	4618      	mov	r0, r3
 80092ac:	3710      	adds	r7, #16
 80092ae:	46bd      	mov	sp, r7
 80092b0:	bd80      	pop	{r7, pc}
	...

080092b4 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80092b4:	b480      	push	{r7}
 80092b6:	b085      	sub	sp, #20
 80092b8:	af00      	add	r7, sp, #0
 80092ba:	6078      	str	r0, [r7, #4]
 80092bc:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80092be:	2300      	movs	r3, #0
 80092c0:	60fb      	str	r3, [r7, #12]
 80092c2:	e014      	b.n	80092ee <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80092c4:	4a0e      	ldr	r2, [pc, #56]	@ (8009300 <vQueueAddToRegistry+0x4c>)
 80092c6:	68fb      	ldr	r3, [r7, #12]
 80092c8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80092cc:	2b00      	cmp	r3, #0
 80092ce:	d10b      	bne.n	80092e8 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80092d0:	490b      	ldr	r1, [pc, #44]	@ (8009300 <vQueueAddToRegistry+0x4c>)
 80092d2:	68fb      	ldr	r3, [r7, #12]
 80092d4:	683a      	ldr	r2, [r7, #0]
 80092d6:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80092da:	4a09      	ldr	r2, [pc, #36]	@ (8009300 <vQueueAddToRegistry+0x4c>)
 80092dc:	68fb      	ldr	r3, [r7, #12]
 80092de:	00db      	lsls	r3, r3, #3
 80092e0:	4413      	add	r3, r2
 80092e2:	687a      	ldr	r2, [r7, #4]
 80092e4:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80092e6:	e006      	b.n	80092f6 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80092e8:	68fb      	ldr	r3, [r7, #12]
 80092ea:	3301      	adds	r3, #1
 80092ec:	60fb      	str	r3, [r7, #12]
 80092ee:	68fb      	ldr	r3, [r7, #12]
 80092f0:	2b07      	cmp	r3, #7
 80092f2:	d9e7      	bls.n	80092c4 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80092f4:	bf00      	nop
 80092f6:	bf00      	nop
 80092f8:	3714      	adds	r7, #20
 80092fa:	46bd      	mov	sp, r7
 80092fc:	bc80      	pop	{r7}
 80092fe:	4770      	bx	lr
 8009300:	20000e60 	.word	0x20000e60

08009304 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8009304:	b480      	push	{r7}
 8009306:	b085      	sub	sp, #20
 8009308:	af00      	add	r7, sp, #0
 800930a:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800930c:	2300      	movs	r3, #0
 800930e:	60fb      	str	r3, [r7, #12]
 8009310:	e016      	b.n	8009340 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 8009312:	4a10      	ldr	r2, [pc, #64]	@ (8009354 <vQueueUnregisterQueue+0x50>)
 8009314:	68fb      	ldr	r3, [r7, #12]
 8009316:	00db      	lsls	r3, r3, #3
 8009318:	4413      	add	r3, r2
 800931a:	685b      	ldr	r3, [r3, #4]
 800931c:	687a      	ldr	r2, [r7, #4]
 800931e:	429a      	cmp	r2, r3
 8009320:	d10b      	bne.n	800933a <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 8009322:	4a0c      	ldr	r2, [pc, #48]	@ (8009354 <vQueueUnregisterQueue+0x50>)
 8009324:	68fb      	ldr	r3, [r7, #12]
 8009326:	2100      	movs	r1, #0
 8009328:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 800932c:	4a09      	ldr	r2, [pc, #36]	@ (8009354 <vQueueUnregisterQueue+0x50>)
 800932e:	68fb      	ldr	r3, [r7, #12]
 8009330:	00db      	lsls	r3, r3, #3
 8009332:	4413      	add	r3, r2
 8009334:	2200      	movs	r2, #0
 8009336:	605a      	str	r2, [r3, #4]
				break;
 8009338:	e006      	b.n	8009348 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800933a:	68fb      	ldr	r3, [r7, #12]
 800933c:	3301      	adds	r3, #1
 800933e:	60fb      	str	r3, [r7, #12]
 8009340:	68fb      	ldr	r3, [r7, #12]
 8009342:	2b07      	cmp	r3, #7
 8009344:	d9e5      	bls.n	8009312 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8009346:	bf00      	nop
 8009348:	bf00      	nop
 800934a:	3714      	adds	r7, #20
 800934c:	46bd      	mov	sp, r7
 800934e:	bc80      	pop	{r7}
 8009350:	4770      	bx	lr
 8009352:	bf00      	nop
 8009354:	20000e60 	.word	0x20000e60

08009358 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8009358:	b580      	push	{r7, lr}
 800935a:	b086      	sub	sp, #24
 800935c:	af00      	add	r7, sp, #0
 800935e:	60f8      	str	r0, [r7, #12]
 8009360:	60b9      	str	r1, [r7, #8]
 8009362:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8009364:	68fb      	ldr	r3, [r7, #12]
 8009366:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8009368:	f001 fd30 	bl	800adcc <vPortEnterCritical>
 800936c:	697b      	ldr	r3, [r7, #20]
 800936e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009372:	b25b      	sxtb	r3, r3
 8009374:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009378:	d103      	bne.n	8009382 <vQueueWaitForMessageRestricted+0x2a>
 800937a:	697b      	ldr	r3, [r7, #20]
 800937c:	2200      	movs	r2, #0
 800937e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009382:	697b      	ldr	r3, [r7, #20]
 8009384:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009388:	b25b      	sxtb	r3, r3
 800938a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800938e:	d103      	bne.n	8009398 <vQueueWaitForMessageRestricted+0x40>
 8009390:	697b      	ldr	r3, [r7, #20]
 8009392:	2200      	movs	r2, #0
 8009394:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009398:	f001 fd48 	bl	800ae2c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800939c:	697b      	ldr	r3, [r7, #20]
 800939e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80093a0:	2b00      	cmp	r3, #0
 80093a2:	d106      	bne.n	80093b2 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80093a4:	697b      	ldr	r3, [r7, #20]
 80093a6:	3324      	adds	r3, #36	@ 0x24
 80093a8:	687a      	ldr	r2, [r7, #4]
 80093aa:	68b9      	ldr	r1, [r7, #8]
 80093ac:	4618      	mov	r0, r3
 80093ae:	f000 fcef 	bl	8009d90 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80093b2:	6978      	ldr	r0, [r7, #20]
 80093b4:	f7ff fefd 	bl	80091b2 <prvUnlockQueue>
	}
 80093b8:	bf00      	nop
 80093ba:	3718      	adds	r7, #24
 80093bc:	46bd      	mov	sp, r7
 80093be:	bd80      	pop	{r7, pc}

080093c0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80093c0:	b580      	push	{r7, lr}
 80093c2:	b08e      	sub	sp, #56	@ 0x38
 80093c4:	af04      	add	r7, sp, #16
 80093c6:	60f8      	str	r0, [r7, #12]
 80093c8:	60b9      	str	r1, [r7, #8]
 80093ca:	607a      	str	r2, [r7, #4]
 80093cc:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80093ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80093d0:	2b00      	cmp	r3, #0
 80093d2:	d10b      	bne.n	80093ec <xTaskCreateStatic+0x2c>
	__asm volatile
 80093d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80093d8:	f383 8811 	msr	BASEPRI, r3
 80093dc:	f3bf 8f6f 	isb	sy
 80093e0:	f3bf 8f4f 	dsb	sy
 80093e4:	623b      	str	r3, [r7, #32]
}
 80093e6:	bf00      	nop
 80093e8:	bf00      	nop
 80093ea:	e7fd      	b.n	80093e8 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80093ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80093ee:	2b00      	cmp	r3, #0
 80093f0:	d10b      	bne.n	800940a <xTaskCreateStatic+0x4a>
	__asm volatile
 80093f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80093f6:	f383 8811 	msr	BASEPRI, r3
 80093fa:	f3bf 8f6f 	isb	sy
 80093fe:	f3bf 8f4f 	dsb	sy
 8009402:	61fb      	str	r3, [r7, #28]
}
 8009404:	bf00      	nop
 8009406:	bf00      	nop
 8009408:	e7fd      	b.n	8009406 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800940a:	23a8      	movs	r3, #168	@ 0xa8
 800940c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800940e:	693b      	ldr	r3, [r7, #16]
 8009410:	2ba8      	cmp	r3, #168	@ 0xa8
 8009412:	d00b      	beq.n	800942c <xTaskCreateStatic+0x6c>
	__asm volatile
 8009414:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009418:	f383 8811 	msr	BASEPRI, r3
 800941c:	f3bf 8f6f 	isb	sy
 8009420:	f3bf 8f4f 	dsb	sy
 8009424:	61bb      	str	r3, [r7, #24]
}
 8009426:	bf00      	nop
 8009428:	bf00      	nop
 800942a:	e7fd      	b.n	8009428 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800942c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800942e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009430:	2b00      	cmp	r3, #0
 8009432:	d01e      	beq.n	8009472 <xTaskCreateStatic+0xb2>
 8009434:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009436:	2b00      	cmp	r3, #0
 8009438:	d01b      	beq.n	8009472 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800943a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800943c:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800943e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009440:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009442:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8009444:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009446:	2202      	movs	r2, #2
 8009448:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800944c:	2300      	movs	r3, #0
 800944e:	9303      	str	r3, [sp, #12]
 8009450:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009452:	9302      	str	r3, [sp, #8]
 8009454:	f107 0314 	add.w	r3, r7, #20
 8009458:	9301      	str	r3, [sp, #4]
 800945a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800945c:	9300      	str	r3, [sp, #0]
 800945e:	683b      	ldr	r3, [r7, #0]
 8009460:	687a      	ldr	r2, [r7, #4]
 8009462:	68b9      	ldr	r1, [r7, #8]
 8009464:	68f8      	ldr	r0, [r7, #12]
 8009466:	f000 f851 	bl	800950c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800946a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800946c:	f000 f8f6 	bl	800965c <prvAddNewTaskToReadyList>
 8009470:	e001      	b.n	8009476 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8009472:	2300      	movs	r3, #0
 8009474:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8009476:	697b      	ldr	r3, [r7, #20]
	}
 8009478:	4618      	mov	r0, r3
 800947a:	3728      	adds	r7, #40	@ 0x28
 800947c:	46bd      	mov	sp, r7
 800947e:	bd80      	pop	{r7, pc}

08009480 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8009480:	b580      	push	{r7, lr}
 8009482:	b08c      	sub	sp, #48	@ 0x30
 8009484:	af04      	add	r7, sp, #16
 8009486:	60f8      	str	r0, [r7, #12]
 8009488:	60b9      	str	r1, [r7, #8]
 800948a:	603b      	str	r3, [r7, #0]
 800948c:	4613      	mov	r3, r2
 800948e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8009490:	88fb      	ldrh	r3, [r7, #6]
 8009492:	009b      	lsls	r3, r3, #2
 8009494:	4618      	mov	r0, r3
 8009496:	f001 fd9b 	bl	800afd0 <pvPortMalloc>
 800949a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800949c:	697b      	ldr	r3, [r7, #20]
 800949e:	2b00      	cmp	r3, #0
 80094a0:	d00e      	beq.n	80094c0 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80094a2:	20a8      	movs	r0, #168	@ 0xa8
 80094a4:	f001 fd94 	bl	800afd0 <pvPortMalloc>
 80094a8:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80094aa:	69fb      	ldr	r3, [r7, #28]
 80094ac:	2b00      	cmp	r3, #0
 80094ae:	d003      	beq.n	80094b8 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80094b0:	69fb      	ldr	r3, [r7, #28]
 80094b2:	697a      	ldr	r2, [r7, #20]
 80094b4:	631a      	str	r2, [r3, #48]	@ 0x30
 80094b6:	e005      	b.n	80094c4 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80094b8:	6978      	ldr	r0, [r7, #20]
 80094ba:	f001 fe57 	bl	800b16c <vPortFree>
 80094be:	e001      	b.n	80094c4 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80094c0:	2300      	movs	r3, #0
 80094c2:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80094c4:	69fb      	ldr	r3, [r7, #28]
 80094c6:	2b00      	cmp	r3, #0
 80094c8:	d017      	beq.n	80094fa <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80094ca:	69fb      	ldr	r3, [r7, #28]
 80094cc:	2200      	movs	r2, #0
 80094ce:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80094d2:	88fa      	ldrh	r2, [r7, #6]
 80094d4:	2300      	movs	r3, #0
 80094d6:	9303      	str	r3, [sp, #12]
 80094d8:	69fb      	ldr	r3, [r7, #28]
 80094da:	9302      	str	r3, [sp, #8]
 80094dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80094de:	9301      	str	r3, [sp, #4]
 80094e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80094e2:	9300      	str	r3, [sp, #0]
 80094e4:	683b      	ldr	r3, [r7, #0]
 80094e6:	68b9      	ldr	r1, [r7, #8]
 80094e8:	68f8      	ldr	r0, [r7, #12]
 80094ea:	f000 f80f 	bl	800950c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80094ee:	69f8      	ldr	r0, [r7, #28]
 80094f0:	f000 f8b4 	bl	800965c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80094f4:	2301      	movs	r3, #1
 80094f6:	61bb      	str	r3, [r7, #24]
 80094f8:	e002      	b.n	8009500 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80094fa:	f04f 33ff 	mov.w	r3, #4294967295
 80094fe:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8009500:	69bb      	ldr	r3, [r7, #24]
	}
 8009502:	4618      	mov	r0, r3
 8009504:	3720      	adds	r7, #32
 8009506:	46bd      	mov	sp, r7
 8009508:	bd80      	pop	{r7, pc}
	...

0800950c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800950c:	b580      	push	{r7, lr}
 800950e:	b088      	sub	sp, #32
 8009510:	af00      	add	r7, sp, #0
 8009512:	60f8      	str	r0, [r7, #12]
 8009514:	60b9      	str	r1, [r7, #8]
 8009516:	607a      	str	r2, [r7, #4]
 8009518:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800951a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800951c:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	009b      	lsls	r3, r3, #2
 8009522:	461a      	mov	r2, r3
 8009524:	21a5      	movs	r1, #165	@ 0xa5
 8009526:	f001 ff75 	bl	800b414 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800952a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800952c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8009534:	3b01      	subs	r3, #1
 8009536:	009b      	lsls	r3, r3, #2
 8009538:	4413      	add	r3, r2
 800953a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800953c:	69bb      	ldr	r3, [r7, #24]
 800953e:	f023 0307 	bic.w	r3, r3, #7
 8009542:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8009544:	69bb      	ldr	r3, [r7, #24]
 8009546:	f003 0307 	and.w	r3, r3, #7
 800954a:	2b00      	cmp	r3, #0
 800954c:	d00b      	beq.n	8009566 <prvInitialiseNewTask+0x5a>
	__asm volatile
 800954e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009552:	f383 8811 	msr	BASEPRI, r3
 8009556:	f3bf 8f6f 	isb	sy
 800955a:	f3bf 8f4f 	dsb	sy
 800955e:	617b      	str	r3, [r7, #20]
}
 8009560:	bf00      	nop
 8009562:	bf00      	nop
 8009564:	e7fd      	b.n	8009562 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8009566:	68bb      	ldr	r3, [r7, #8]
 8009568:	2b00      	cmp	r3, #0
 800956a:	d01f      	beq.n	80095ac <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800956c:	2300      	movs	r3, #0
 800956e:	61fb      	str	r3, [r7, #28]
 8009570:	e012      	b.n	8009598 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8009572:	68ba      	ldr	r2, [r7, #8]
 8009574:	69fb      	ldr	r3, [r7, #28]
 8009576:	4413      	add	r3, r2
 8009578:	7819      	ldrb	r1, [r3, #0]
 800957a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800957c:	69fb      	ldr	r3, [r7, #28]
 800957e:	4413      	add	r3, r2
 8009580:	3334      	adds	r3, #52	@ 0x34
 8009582:	460a      	mov	r2, r1
 8009584:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8009586:	68ba      	ldr	r2, [r7, #8]
 8009588:	69fb      	ldr	r3, [r7, #28]
 800958a:	4413      	add	r3, r2
 800958c:	781b      	ldrb	r3, [r3, #0]
 800958e:	2b00      	cmp	r3, #0
 8009590:	d006      	beq.n	80095a0 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009592:	69fb      	ldr	r3, [r7, #28]
 8009594:	3301      	adds	r3, #1
 8009596:	61fb      	str	r3, [r7, #28]
 8009598:	69fb      	ldr	r3, [r7, #28]
 800959a:	2b0f      	cmp	r3, #15
 800959c:	d9e9      	bls.n	8009572 <prvInitialiseNewTask+0x66>
 800959e:	e000      	b.n	80095a2 <prvInitialiseNewTask+0x96>
			{
				break;
 80095a0:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80095a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095a4:	2200      	movs	r2, #0
 80095a6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80095aa:	e003      	b.n	80095b4 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80095ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095ae:	2200      	movs	r2, #0
 80095b0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80095b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80095b6:	2b37      	cmp	r3, #55	@ 0x37
 80095b8:	d901      	bls.n	80095be <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80095ba:	2337      	movs	r3, #55	@ 0x37
 80095bc:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80095be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095c0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80095c2:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80095c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095c6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80095c8:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80095ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095cc:	2200      	movs	r2, #0
 80095ce:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80095d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095d2:	3304      	adds	r3, #4
 80095d4:	4618      	mov	r0, r3
 80095d6:	f7fe fe38 	bl	800824a <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80095da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095dc:	3318      	adds	r3, #24
 80095de:	4618      	mov	r0, r3
 80095e0:	f7fe fe33 	bl	800824a <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80095e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095e6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80095e8:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80095ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80095ec:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80095f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095f2:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80095f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095f6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80095f8:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80095fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095fc:	2200      	movs	r2, #0
 80095fe:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8009602:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009604:	2200      	movs	r2, #0
 8009606:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800960a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800960c:	3354      	adds	r3, #84	@ 0x54
 800960e:	224c      	movs	r2, #76	@ 0x4c
 8009610:	2100      	movs	r1, #0
 8009612:	4618      	mov	r0, r3
 8009614:	f001 fefe 	bl	800b414 <memset>
 8009618:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800961a:	4a0d      	ldr	r2, [pc, #52]	@ (8009650 <prvInitialiseNewTask+0x144>)
 800961c:	659a      	str	r2, [r3, #88]	@ 0x58
 800961e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009620:	4a0c      	ldr	r2, [pc, #48]	@ (8009654 <prvInitialiseNewTask+0x148>)
 8009622:	65da      	str	r2, [r3, #92]	@ 0x5c
 8009624:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009626:	4a0c      	ldr	r2, [pc, #48]	@ (8009658 <prvInitialiseNewTask+0x14c>)
 8009628:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800962a:	683a      	ldr	r2, [r7, #0]
 800962c:	68f9      	ldr	r1, [r7, #12]
 800962e:	69b8      	ldr	r0, [r7, #24]
 8009630:	f001 fada 	bl	800abe8 <pxPortInitialiseStack>
 8009634:	4602      	mov	r2, r0
 8009636:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009638:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800963a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800963c:	2b00      	cmp	r3, #0
 800963e:	d002      	beq.n	8009646 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8009640:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009642:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009644:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009646:	bf00      	nop
 8009648:	3720      	adds	r7, #32
 800964a:	46bd      	mov	sp, r7
 800964c:	bd80      	pop	{r7, pc}
 800964e:	bf00      	nop
 8009650:	200034f4 	.word	0x200034f4
 8009654:	2000355c 	.word	0x2000355c
 8009658:	200035c4 	.word	0x200035c4

0800965c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800965c:	b580      	push	{r7, lr}
 800965e:	b082      	sub	sp, #8
 8009660:	af00      	add	r7, sp, #0
 8009662:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8009664:	f001 fbb2 	bl	800adcc <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8009668:	4b2d      	ldr	r3, [pc, #180]	@ (8009720 <prvAddNewTaskToReadyList+0xc4>)
 800966a:	681b      	ldr	r3, [r3, #0]
 800966c:	3301      	adds	r3, #1
 800966e:	4a2c      	ldr	r2, [pc, #176]	@ (8009720 <prvAddNewTaskToReadyList+0xc4>)
 8009670:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8009672:	4b2c      	ldr	r3, [pc, #176]	@ (8009724 <prvAddNewTaskToReadyList+0xc8>)
 8009674:	681b      	ldr	r3, [r3, #0]
 8009676:	2b00      	cmp	r3, #0
 8009678:	d109      	bne.n	800968e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800967a:	4a2a      	ldr	r2, [pc, #168]	@ (8009724 <prvAddNewTaskToReadyList+0xc8>)
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8009680:	4b27      	ldr	r3, [pc, #156]	@ (8009720 <prvAddNewTaskToReadyList+0xc4>)
 8009682:	681b      	ldr	r3, [r3, #0]
 8009684:	2b01      	cmp	r3, #1
 8009686:	d110      	bne.n	80096aa <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8009688:	f000 fcb0 	bl	8009fec <prvInitialiseTaskLists>
 800968c:	e00d      	b.n	80096aa <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800968e:	4b26      	ldr	r3, [pc, #152]	@ (8009728 <prvAddNewTaskToReadyList+0xcc>)
 8009690:	681b      	ldr	r3, [r3, #0]
 8009692:	2b00      	cmp	r3, #0
 8009694:	d109      	bne.n	80096aa <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8009696:	4b23      	ldr	r3, [pc, #140]	@ (8009724 <prvAddNewTaskToReadyList+0xc8>)
 8009698:	681b      	ldr	r3, [r3, #0]
 800969a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800969c:	687b      	ldr	r3, [r7, #4]
 800969e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80096a0:	429a      	cmp	r2, r3
 80096a2:	d802      	bhi.n	80096aa <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80096a4:	4a1f      	ldr	r2, [pc, #124]	@ (8009724 <prvAddNewTaskToReadyList+0xc8>)
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80096aa:	4b20      	ldr	r3, [pc, #128]	@ (800972c <prvAddNewTaskToReadyList+0xd0>)
 80096ac:	681b      	ldr	r3, [r3, #0]
 80096ae:	3301      	adds	r3, #1
 80096b0:	4a1e      	ldr	r2, [pc, #120]	@ (800972c <prvAddNewTaskToReadyList+0xd0>)
 80096b2:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80096b4:	4b1d      	ldr	r3, [pc, #116]	@ (800972c <prvAddNewTaskToReadyList+0xd0>)
 80096b6:	681a      	ldr	r2, [r3, #0]
 80096b8:	687b      	ldr	r3, [r7, #4]
 80096ba:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80096c0:	4b1b      	ldr	r3, [pc, #108]	@ (8009730 <prvAddNewTaskToReadyList+0xd4>)
 80096c2:	681b      	ldr	r3, [r3, #0]
 80096c4:	429a      	cmp	r2, r3
 80096c6:	d903      	bls.n	80096d0 <prvAddNewTaskToReadyList+0x74>
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80096cc:	4a18      	ldr	r2, [pc, #96]	@ (8009730 <prvAddNewTaskToReadyList+0xd4>)
 80096ce:	6013      	str	r3, [r2, #0]
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80096d4:	4613      	mov	r3, r2
 80096d6:	009b      	lsls	r3, r3, #2
 80096d8:	4413      	add	r3, r2
 80096da:	009b      	lsls	r3, r3, #2
 80096dc:	4a15      	ldr	r2, [pc, #84]	@ (8009734 <prvAddNewTaskToReadyList+0xd8>)
 80096de:	441a      	add	r2, r3
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	3304      	adds	r3, #4
 80096e4:	4619      	mov	r1, r3
 80096e6:	4610      	mov	r0, r2
 80096e8:	f7fe fdbb 	bl	8008262 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80096ec:	f001 fb9e 	bl	800ae2c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80096f0:	4b0d      	ldr	r3, [pc, #52]	@ (8009728 <prvAddNewTaskToReadyList+0xcc>)
 80096f2:	681b      	ldr	r3, [r3, #0]
 80096f4:	2b00      	cmp	r3, #0
 80096f6:	d00e      	beq.n	8009716 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80096f8:	4b0a      	ldr	r3, [pc, #40]	@ (8009724 <prvAddNewTaskToReadyList+0xc8>)
 80096fa:	681b      	ldr	r3, [r3, #0]
 80096fc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80096fe:	687b      	ldr	r3, [r7, #4]
 8009700:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009702:	429a      	cmp	r2, r3
 8009704:	d207      	bcs.n	8009716 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8009706:	4b0c      	ldr	r3, [pc, #48]	@ (8009738 <prvAddNewTaskToReadyList+0xdc>)
 8009708:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800970c:	601a      	str	r2, [r3, #0]
 800970e:	f3bf 8f4f 	dsb	sy
 8009712:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009716:	bf00      	nop
 8009718:	3708      	adds	r7, #8
 800971a:	46bd      	mov	sp, r7
 800971c:	bd80      	pop	{r7, pc}
 800971e:	bf00      	nop
 8009720:	20001374 	.word	0x20001374
 8009724:	20000ea0 	.word	0x20000ea0
 8009728:	20001380 	.word	0x20001380
 800972c:	20001390 	.word	0x20001390
 8009730:	2000137c 	.word	0x2000137c
 8009734:	20000ea4 	.word	0x20000ea4
 8009738:	e000ed04 	.word	0xe000ed04

0800973c <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 800973c:	b580      	push	{r7, lr}
 800973e:	b084      	sub	sp, #16
 8009740:	af00      	add	r7, sp, #0
 8009742:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8009744:	f001 fb42 	bl	800adcc <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 8009748:	687b      	ldr	r3, [r7, #4]
 800974a:	2b00      	cmp	r3, #0
 800974c:	d102      	bne.n	8009754 <vTaskDelete+0x18>
 800974e:	4b2d      	ldr	r3, [pc, #180]	@ (8009804 <vTaskDelete+0xc8>)
 8009750:	681b      	ldr	r3, [r3, #0]
 8009752:	e000      	b.n	8009756 <vTaskDelete+0x1a>
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready/delayed list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009758:	68fb      	ldr	r3, [r7, #12]
 800975a:	3304      	adds	r3, #4
 800975c:	4618      	mov	r0, r3
 800975e:	f7fe fddb 	bl	8008318 <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8009762:	68fb      	ldr	r3, [r7, #12]
 8009764:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009766:	2b00      	cmp	r3, #0
 8009768:	d004      	beq.n	8009774 <vTaskDelete+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800976a:	68fb      	ldr	r3, [r7, #12]
 800976c:	3318      	adds	r3, #24
 800976e:	4618      	mov	r0, r3
 8009770:	f7fe fdd2 	bl	8008318 <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 8009774:	4b24      	ldr	r3, [pc, #144]	@ (8009808 <vTaskDelete+0xcc>)
 8009776:	681b      	ldr	r3, [r3, #0]
 8009778:	3301      	adds	r3, #1
 800977a:	4a23      	ldr	r2, [pc, #140]	@ (8009808 <vTaskDelete+0xcc>)
 800977c:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 800977e:	4b21      	ldr	r3, [pc, #132]	@ (8009804 <vTaskDelete+0xc8>)
 8009780:	681b      	ldr	r3, [r3, #0]
 8009782:	68fa      	ldr	r2, [r7, #12]
 8009784:	429a      	cmp	r2, r3
 8009786:	d10b      	bne.n	80097a0 <vTaskDelete+0x64>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 8009788:	68fb      	ldr	r3, [r7, #12]
 800978a:	3304      	adds	r3, #4
 800978c:	4619      	mov	r1, r3
 800978e:	481f      	ldr	r0, [pc, #124]	@ (800980c <vTaskDelete+0xd0>)
 8009790:	f7fe fd67 	bl	8008262 <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 8009794:	4b1e      	ldr	r3, [pc, #120]	@ (8009810 <vTaskDelete+0xd4>)
 8009796:	681b      	ldr	r3, [r3, #0]
 8009798:	3301      	adds	r3, #1
 800979a:	4a1d      	ldr	r2, [pc, #116]	@ (8009810 <vTaskDelete+0xd4>)
 800979c:	6013      	str	r3, [r2, #0]
 800979e:	e009      	b.n	80097b4 <vTaskDelete+0x78>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 80097a0:	4b1c      	ldr	r3, [pc, #112]	@ (8009814 <vTaskDelete+0xd8>)
 80097a2:	681b      	ldr	r3, [r3, #0]
 80097a4:	3b01      	subs	r3, #1
 80097a6:	4a1b      	ldr	r2, [pc, #108]	@ (8009814 <vTaskDelete+0xd8>)
 80097a8:	6013      	str	r3, [r2, #0]
				traceTASK_DELETE( pxTCB );
				prvDeleteTCB( pxTCB );
 80097aa:	68f8      	ldr	r0, [r7, #12]
 80097ac:	f000 fc8c 	bl	800a0c8 <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 80097b0:	f000 fcc0 	bl	800a134 <prvResetNextTaskUnblockTime>
			}
		}
		taskEXIT_CRITICAL();
 80097b4:	f001 fb3a 	bl	800ae2c <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 80097b8:	4b17      	ldr	r3, [pc, #92]	@ (8009818 <vTaskDelete+0xdc>)
 80097ba:	681b      	ldr	r3, [r3, #0]
 80097bc:	2b00      	cmp	r3, #0
 80097be:	d01c      	beq.n	80097fa <vTaskDelete+0xbe>
		{
			if( pxTCB == pxCurrentTCB )
 80097c0:	4b10      	ldr	r3, [pc, #64]	@ (8009804 <vTaskDelete+0xc8>)
 80097c2:	681b      	ldr	r3, [r3, #0]
 80097c4:	68fa      	ldr	r2, [r7, #12]
 80097c6:	429a      	cmp	r2, r3
 80097c8:	d117      	bne.n	80097fa <vTaskDelete+0xbe>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 80097ca:	4b14      	ldr	r3, [pc, #80]	@ (800981c <vTaskDelete+0xe0>)
 80097cc:	681b      	ldr	r3, [r3, #0]
 80097ce:	2b00      	cmp	r3, #0
 80097d0:	d00b      	beq.n	80097ea <vTaskDelete+0xae>
	__asm volatile
 80097d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80097d6:	f383 8811 	msr	BASEPRI, r3
 80097da:	f3bf 8f6f 	isb	sy
 80097de:	f3bf 8f4f 	dsb	sy
 80097e2:	60bb      	str	r3, [r7, #8]
}
 80097e4:	bf00      	nop
 80097e6:	bf00      	nop
 80097e8:	e7fd      	b.n	80097e6 <vTaskDelete+0xaa>
				portYIELD_WITHIN_API();
 80097ea:	4b0d      	ldr	r3, [pc, #52]	@ (8009820 <vTaskDelete+0xe4>)
 80097ec:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80097f0:	601a      	str	r2, [r3, #0]
 80097f2:	f3bf 8f4f 	dsb	sy
 80097f6:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80097fa:	bf00      	nop
 80097fc:	3710      	adds	r7, #16
 80097fe:	46bd      	mov	sp, r7
 8009800:	bd80      	pop	{r7, pc}
 8009802:	bf00      	nop
 8009804:	20000ea0 	.word	0x20000ea0
 8009808:	20001390 	.word	0x20001390
 800980c:	20001348 	.word	0x20001348
 8009810:	2000135c 	.word	0x2000135c
 8009814:	20001374 	.word	0x20001374
 8009818:	20001380 	.word	0x20001380
 800981c:	2000139c 	.word	0x2000139c
 8009820:	e000ed04 	.word	0xe000ed04

08009824 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8009824:	b580      	push	{r7, lr}
 8009826:	b084      	sub	sp, #16
 8009828:	af00      	add	r7, sp, #0
 800982a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800982c:	2300      	movs	r3, #0
 800982e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8009830:	687b      	ldr	r3, [r7, #4]
 8009832:	2b00      	cmp	r3, #0
 8009834:	d018      	beq.n	8009868 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8009836:	4b14      	ldr	r3, [pc, #80]	@ (8009888 <vTaskDelay+0x64>)
 8009838:	681b      	ldr	r3, [r3, #0]
 800983a:	2b00      	cmp	r3, #0
 800983c:	d00b      	beq.n	8009856 <vTaskDelay+0x32>
	__asm volatile
 800983e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009842:	f383 8811 	msr	BASEPRI, r3
 8009846:	f3bf 8f6f 	isb	sy
 800984a:	f3bf 8f4f 	dsb	sy
 800984e:	60bb      	str	r3, [r7, #8]
}
 8009850:	bf00      	nop
 8009852:	bf00      	nop
 8009854:	e7fd      	b.n	8009852 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8009856:	f000 f88b 	bl	8009970 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800985a:	2100      	movs	r1, #0
 800985c:	6878      	ldr	r0, [r7, #4]
 800985e:	f000 fe17 	bl	800a490 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8009862:	f000 f893 	bl	800998c <xTaskResumeAll>
 8009866:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8009868:	68fb      	ldr	r3, [r7, #12]
 800986a:	2b00      	cmp	r3, #0
 800986c:	d107      	bne.n	800987e <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800986e:	4b07      	ldr	r3, [pc, #28]	@ (800988c <vTaskDelay+0x68>)
 8009870:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009874:	601a      	str	r2, [r3, #0]
 8009876:	f3bf 8f4f 	dsb	sy
 800987a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800987e:	bf00      	nop
 8009880:	3710      	adds	r7, #16
 8009882:	46bd      	mov	sp, r7
 8009884:	bd80      	pop	{r7, pc}
 8009886:	bf00      	nop
 8009888:	2000139c 	.word	0x2000139c
 800988c:	e000ed04 	.word	0xe000ed04

08009890 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8009890:	b580      	push	{r7, lr}
 8009892:	b08a      	sub	sp, #40	@ 0x28
 8009894:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8009896:	2300      	movs	r3, #0
 8009898:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800989a:	2300      	movs	r3, #0
 800989c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800989e:	463a      	mov	r2, r7
 80098a0:	1d39      	adds	r1, r7, #4
 80098a2:	f107 0308 	add.w	r3, r7, #8
 80098a6:	4618      	mov	r0, r3
 80098a8:	f7fe fc7e 	bl	80081a8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80098ac:	6839      	ldr	r1, [r7, #0]
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	68ba      	ldr	r2, [r7, #8]
 80098b2:	9202      	str	r2, [sp, #8]
 80098b4:	9301      	str	r3, [sp, #4]
 80098b6:	2300      	movs	r3, #0
 80098b8:	9300      	str	r3, [sp, #0]
 80098ba:	2300      	movs	r3, #0
 80098bc:	460a      	mov	r2, r1
 80098be:	4924      	ldr	r1, [pc, #144]	@ (8009950 <vTaskStartScheduler+0xc0>)
 80098c0:	4824      	ldr	r0, [pc, #144]	@ (8009954 <vTaskStartScheduler+0xc4>)
 80098c2:	f7ff fd7d 	bl	80093c0 <xTaskCreateStatic>
 80098c6:	4603      	mov	r3, r0
 80098c8:	4a23      	ldr	r2, [pc, #140]	@ (8009958 <vTaskStartScheduler+0xc8>)
 80098ca:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80098cc:	4b22      	ldr	r3, [pc, #136]	@ (8009958 <vTaskStartScheduler+0xc8>)
 80098ce:	681b      	ldr	r3, [r3, #0]
 80098d0:	2b00      	cmp	r3, #0
 80098d2:	d002      	beq.n	80098da <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80098d4:	2301      	movs	r3, #1
 80098d6:	617b      	str	r3, [r7, #20]
 80098d8:	e001      	b.n	80098de <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80098da:	2300      	movs	r3, #0
 80098dc:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80098de:	697b      	ldr	r3, [r7, #20]
 80098e0:	2b01      	cmp	r3, #1
 80098e2:	d102      	bne.n	80098ea <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80098e4:	f000 fe28 	bl	800a538 <xTimerCreateTimerTask>
 80098e8:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80098ea:	697b      	ldr	r3, [r7, #20]
 80098ec:	2b01      	cmp	r3, #1
 80098ee:	d11b      	bne.n	8009928 <vTaskStartScheduler+0x98>
	__asm volatile
 80098f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80098f4:	f383 8811 	msr	BASEPRI, r3
 80098f8:	f3bf 8f6f 	isb	sy
 80098fc:	f3bf 8f4f 	dsb	sy
 8009900:	613b      	str	r3, [r7, #16]
}
 8009902:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8009904:	4b15      	ldr	r3, [pc, #84]	@ (800995c <vTaskStartScheduler+0xcc>)
 8009906:	681b      	ldr	r3, [r3, #0]
 8009908:	3354      	adds	r3, #84	@ 0x54
 800990a:	4a15      	ldr	r2, [pc, #84]	@ (8009960 <vTaskStartScheduler+0xd0>)
 800990c:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800990e:	4b15      	ldr	r3, [pc, #84]	@ (8009964 <vTaskStartScheduler+0xd4>)
 8009910:	f04f 32ff 	mov.w	r2, #4294967295
 8009914:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8009916:	4b14      	ldr	r3, [pc, #80]	@ (8009968 <vTaskStartScheduler+0xd8>)
 8009918:	2201      	movs	r2, #1
 800991a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800991c:	4b13      	ldr	r3, [pc, #76]	@ (800996c <vTaskStartScheduler+0xdc>)
 800991e:	2200      	movs	r2, #0
 8009920:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8009922:	f001 f9e1 	bl	800ace8 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8009926:	e00f      	b.n	8009948 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8009928:	697b      	ldr	r3, [r7, #20]
 800992a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800992e:	d10b      	bne.n	8009948 <vTaskStartScheduler+0xb8>
	__asm volatile
 8009930:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009934:	f383 8811 	msr	BASEPRI, r3
 8009938:	f3bf 8f6f 	isb	sy
 800993c:	f3bf 8f4f 	dsb	sy
 8009940:	60fb      	str	r3, [r7, #12]
}
 8009942:	bf00      	nop
 8009944:	bf00      	nop
 8009946:	e7fd      	b.n	8009944 <vTaskStartScheduler+0xb4>
}
 8009948:	bf00      	nop
 800994a:	3718      	adds	r7, #24
 800994c:	46bd      	mov	sp, r7
 800994e:	bd80      	pop	{r7, pc}
 8009950:	0800c138 	.word	0x0800c138
 8009954:	08009fbd 	.word	0x08009fbd
 8009958:	20001398 	.word	0x20001398
 800995c:	20000ea0 	.word	0x20000ea0
 8009960:	20000028 	.word	0x20000028
 8009964:	20001394 	.word	0x20001394
 8009968:	20001380 	.word	0x20001380
 800996c:	20001378 	.word	0x20001378

08009970 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8009970:	b480      	push	{r7}
 8009972:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8009974:	4b04      	ldr	r3, [pc, #16]	@ (8009988 <vTaskSuspendAll+0x18>)
 8009976:	681b      	ldr	r3, [r3, #0]
 8009978:	3301      	adds	r3, #1
 800997a:	4a03      	ldr	r2, [pc, #12]	@ (8009988 <vTaskSuspendAll+0x18>)
 800997c:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800997e:	bf00      	nop
 8009980:	46bd      	mov	sp, r7
 8009982:	bc80      	pop	{r7}
 8009984:	4770      	bx	lr
 8009986:	bf00      	nop
 8009988:	2000139c 	.word	0x2000139c

0800998c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800998c:	b580      	push	{r7, lr}
 800998e:	b084      	sub	sp, #16
 8009990:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8009992:	2300      	movs	r3, #0
 8009994:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8009996:	2300      	movs	r3, #0
 8009998:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800999a:	4b42      	ldr	r3, [pc, #264]	@ (8009aa4 <xTaskResumeAll+0x118>)
 800999c:	681b      	ldr	r3, [r3, #0]
 800999e:	2b00      	cmp	r3, #0
 80099a0:	d10b      	bne.n	80099ba <xTaskResumeAll+0x2e>
	__asm volatile
 80099a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80099a6:	f383 8811 	msr	BASEPRI, r3
 80099aa:	f3bf 8f6f 	isb	sy
 80099ae:	f3bf 8f4f 	dsb	sy
 80099b2:	603b      	str	r3, [r7, #0]
}
 80099b4:	bf00      	nop
 80099b6:	bf00      	nop
 80099b8:	e7fd      	b.n	80099b6 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80099ba:	f001 fa07 	bl	800adcc <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80099be:	4b39      	ldr	r3, [pc, #228]	@ (8009aa4 <xTaskResumeAll+0x118>)
 80099c0:	681b      	ldr	r3, [r3, #0]
 80099c2:	3b01      	subs	r3, #1
 80099c4:	4a37      	ldr	r2, [pc, #220]	@ (8009aa4 <xTaskResumeAll+0x118>)
 80099c6:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80099c8:	4b36      	ldr	r3, [pc, #216]	@ (8009aa4 <xTaskResumeAll+0x118>)
 80099ca:	681b      	ldr	r3, [r3, #0]
 80099cc:	2b00      	cmp	r3, #0
 80099ce:	d162      	bne.n	8009a96 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80099d0:	4b35      	ldr	r3, [pc, #212]	@ (8009aa8 <xTaskResumeAll+0x11c>)
 80099d2:	681b      	ldr	r3, [r3, #0]
 80099d4:	2b00      	cmp	r3, #0
 80099d6:	d05e      	beq.n	8009a96 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80099d8:	e02f      	b.n	8009a3a <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80099da:	4b34      	ldr	r3, [pc, #208]	@ (8009aac <xTaskResumeAll+0x120>)
 80099dc:	68db      	ldr	r3, [r3, #12]
 80099de:	68db      	ldr	r3, [r3, #12]
 80099e0:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80099e2:	68fb      	ldr	r3, [r7, #12]
 80099e4:	3318      	adds	r3, #24
 80099e6:	4618      	mov	r0, r3
 80099e8:	f7fe fc96 	bl	8008318 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80099ec:	68fb      	ldr	r3, [r7, #12]
 80099ee:	3304      	adds	r3, #4
 80099f0:	4618      	mov	r0, r3
 80099f2:	f7fe fc91 	bl	8008318 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80099f6:	68fb      	ldr	r3, [r7, #12]
 80099f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80099fa:	4b2d      	ldr	r3, [pc, #180]	@ (8009ab0 <xTaskResumeAll+0x124>)
 80099fc:	681b      	ldr	r3, [r3, #0]
 80099fe:	429a      	cmp	r2, r3
 8009a00:	d903      	bls.n	8009a0a <xTaskResumeAll+0x7e>
 8009a02:	68fb      	ldr	r3, [r7, #12]
 8009a04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a06:	4a2a      	ldr	r2, [pc, #168]	@ (8009ab0 <xTaskResumeAll+0x124>)
 8009a08:	6013      	str	r3, [r2, #0]
 8009a0a:	68fb      	ldr	r3, [r7, #12]
 8009a0c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009a0e:	4613      	mov	r3, r2
 8009a10:	009b      	lsls	r3, r3, #2
 8009a12:	4413      	add	r3, r2
 8009a14:	009b      	lsls	r3, r3, #2
 8009a16:	4a27      	ldr	r2, [pc, #156]	@ (8009ab4 <xTaskResumeAll+0x128>)
 8009a18:	441a      	add	r2, r3
 8009a1a:	68fb      	ldr	r3, [r7, #12]
 8009a1c:	3304      	adds	r3, #4
 8009a1e:	4619      	mov	r1, r3
 8009a20:	4610      	mov	r0, r2
 8009a22:	f7fe fc1e 	bl	8008262 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009a26:	68fb      	ldr	r3, [r7, #12]
 8009a28:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009a2a:	4b23      	ldr	r3, [pc, #140]	@ (8009ab8 <xTaskResumeAll+0x12c>)
 8009a2c:	681b      	ldr	r3, [r3, #0]
 8009a2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a30:	429a      	cmp	r2, r3
 8009a32:	d302      	bcc.n	8009a3a <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8009a34:	4b21      	ldr	r3, [pc, #132]	@ (8009abc <xTaskResumeAll+0x130>)
 8009a36:	2201      	movs	r2, #1
 8009a38:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009a3a:	4b1c      	ldr	r3, [pc, #112]	@ (8009aac <xTaskResumeAll+0x120>)
 8009a3c:	681b      	ldr	r3, [r3, #0]
 8009a3e:	2b00      	cmp	r3, #0
 8009a40:	d1cb      	bne.n	80099da <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8009a42:	68fb      	ldr	r3, [r7, #12]
 8009a44:	2b00      	cmp	r3, #0
 8009a46:	d001      	beq.n	8009a4c <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8009a48:	f000 fb74 	bl	800a134 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8009a4c:	4b1c      	ldr	r3, [pc, #112]	@ (8009ac0 <xTaskResumeAll+0x134>)
 8009a4e:	681b      	ldr	r3, [r3, #0]
 8009a50:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	2b00      	cmp	r3, #0
 8009a56:	d010      	beq.n	8009a7a <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8009a58:	f000 f856 	bl	8009b08 <xTaskIncrementTick>
 8009a5c:	4603      	mov	r3, r0
 8009a5e:	2b00      	cmp	r3, #0
 8009a60:	d002      	beq.n	8009a68 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8009a62:	4b16      	ldr	r3, [pc, #88]	@ (8009abc <xTaskResumeAll+0x130>)
 8009a64:	2201      	movs	r2, #1
 8009a66:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	3b01      	subs	r3, #1
 8009a6c:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8009a6e:	687b      	ldr	r3, [r7, #4]
 8009a70:	2b00      	cmp	r3, #0
 8009a72:	d1f1      	bne.n	8009a58 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8009a74:	4b12      	ldr	r3, [pc, #72]	@ (8009ac0 <xTaskResumeAll+0x134>)
 8009a76:	2200      	movs	r2, #0
 8009a78:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8009a7a:	4b10      	ldr	r3, [pc, #64]	@ (8009abc <xTaskResumeAll+0x130>)
 8009a7c:	681b      	ldr	r3, [r3, #0]
 8009a7e:	2b00      	cmp	r3, #0
 8009a80:	d009      	beq.n	8009a96 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8009a82:	2301      	movs	r3, #1
 8009a84:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8009a86:	4b0f      	ldr	r3, [pc, #60]	@ (8009ac4 <xTaskResumeAll+0x138>)
 8009a88:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009a8c:	601a      	str	r2, [r3, #0]
 8009a8e:	f3bf 8f4f 	dsb	sy
 8009a92:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009a96:	f001 f9c9 	bl	800ae2c <vPortExitCritical>

	return xAlreadyYielded;
 8009a9a:	68bb      	ldr	r3, [r7, #8]
}
 8009a9c:	4618      	mov	r0, r3
 8009a9e:	3710      	adds	r7, #16
 8009aa0:	46bd      	mov	sp, r7
 8009aa2:	bd80      	pop	{r7, pc}
 8009aa4:	2000139c 	.word	0x2000139c
 8009aa8:	20001374 	.word	0x20001374
 8009aac:	20001334 	.word	0x20001334
 8009ab0:	2000137c 	.word	0x2000137c
 8009ab4:	20000ea4 	.word	0x20000ea4
 8009ab8:	20000ea0 	.word	0x20000ea0
 8009abc:	20001388 	.word	0x20001388
 8009ac0:	20001384 	.word	0x20001384
 8009ac4:	e000ed04 	.word	0xe000ed04

08009ac8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8009ac8:	b480      	push	{r7}
 8009aca:	b083      	sub	sp, #12
 8009acc:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8009ace:	4b04      	ldr	r3, [pc, #16]	@ (8009ae0 <xTaskGetTickCount+0x18>)
 8009ad0:	681b      	ldr	r3, [r3, #0]
 8009ad2:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8009ad4:	687b      	ldr	r3, [r7, #4]
}
 8009ad6:	4618      	mov	r0, r3
 8009ad8:	370c      	adds	r7, #12
 8009ada:	46bd      	mov	sp, r7
 8009adc:	bc80      	pop	{r7}
 8009ade:	4770      	bx	lr
 8009ae0:	20001378 	.word	0x20001378

08009ae4 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8009ae4:	b580      	push	{r7, lr}
 8009ae6:	b082      	sub	sp, #8
 8009ae8:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009aea:	f001 fa31 	bl	800af50 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8009aee:	2300      	movs	r3, #0
 8009af0:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 8009af2:	4b04      	ldr	r3, [pc, #16]	@ (8009b04 <xTaskGetTickCountFromISR+0x20>)
 8009af4:	681b      	ldr	r3, [r3, #0]
 8009af6:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8009af8:	683b      	ldr	r3, [r7, #0]
}
 8009afa:	4618      	mov	r0, r3
 8009afc:	3708      	adds	r7, #8
 8009afe:	46bd      	mov	sp, r7
 8009b00:	bd80      	pop	{r7, pc}
 8009b02:	bf00      	nop
 8009b04:	20001378 	.word	0x20001378

08009b08 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8009b08:	b580      	push	{r7, lr}
 8009b0a:	b086      	sub	sp, #24
 8009b0c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8009b0e:	2300      	movs	r3, #0
 8009b10:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009b12:	4b4f      	ldr	r3, [pc, #316]	@ (8009c50 <xTaskIncrementTick+0x148>)
 8009b14:	681b      	ldr	r3, [r3, #0]
 8009b16:	2b00      	cmp	r3, #0
 8009b18:	f040 8090 	bne.w	8009c3c <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8009b1c:	4b4d      	ldr	r3, [pc, #308]	@ (8009c54 <xTaskIncrementTick+0x14c>)
 8009b1e:	681b      	ldr	r3, [r3, #0]
 8009b20:	3301      	adds	r3, #1
 8009b22:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8009b24:	4a4b      	ldr	r2, [pc, #300]	@ (8009c54 <xTaskIncrementTick+0x14c>)
 8009b26:	693b      	ldr	r3, [r7, #16]
 8009b28:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8009b2a:	693b      	ldr	r3, [r7, #16]
 8009b2c:	2b00      	cmp	r3, #0
 8009b2e:	d121      	bne.n	8009b74 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8009b30:	4b49      	ldr	r3, [pc, #292]	@ (8009c58 <xTaskIncrementTick+0x150>)
 8009b32:	681b      	ldr	r3, [r3, #0]
 8009b34:	681b      	ldr	r3, [r3, #0]
 8009b36:	2b00      	cmp	r3, #0
 8009b38:	d00b      	beq.n	8009b52 <xTaskIncrementTick+0x4a>
	__asm volatile
 8009b3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b3e:	f383 8811 	msr	BASEPRI, r3
 8009b42:	f3bf 8f6f 	isb	sy
 8009b46:	f3bf 8f4f 	dsb	sy
 8009b4a:	603b      	str	r3, [r7, #0]
}
 8009b4c:	bf00      	nop
 8009b4e:	bf00      	nop
 8009b50:	e7fd      	b.n	8009b4e <xTaskIncrementTick+0x46>
 8009b52:	4b41      	ldr	r3, [pc, #260]	@ (8009c58 <xTaskIncrementTick+0x150>)
 8009b54:	681b      	ldr	r3, [r3, #0]
 8009b56:	60fb      	str	r3, [r7, #12]
 8009b58:	4b40      	ldr	r3, [pc, #256]	@ (8009c5c <xTaskIncrementTick+0x154>)
 8009b5a:	681b      	ldr	r3, [r3, #0]
 8009b5c:	4a3e      	ldr	r2, [pc, #248]	@ (8009c58 <xTaskIncrementTick+0x150>)
 8009b5e:	6013      	str	r3, [r2, #0]
 8009b60:	4a3e      	ldr	r2, [pc, #248]	@ (8009c5c <xTaskIncrementTick+0x154>)
 8009b62:	68fb      	ldr	r3, [r7, #12]
 8009b64:	6013      	str	r3, [r2, #0]
 8009b66:	4b3e      	ldr	r3, [pc, #248]	@ (8009c60 <xTaskIncrementTick+0x158>)
 8009b68:	681b      	ldr	r3, [r3, #0]
 8009b6a:	3301      	adds	r3, #1
 8009b6c:	4a3c      	ldr	r2, [pc, #240]	@ (8009c60 <xTaskIncrementTick+0x158>)
 8009b6e:	6013      	str	r3, [r2, #0]
 8009b70:	f000 fae0 	bl	800a134 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8009b74:	4b3b      	ldr	r3, [pc, #236]	@ (8009c64 <xTaskIncrementTick+0x15c>)
 8009b76:	681b      	ldr	r3, [r3, #0]
 8009b78:	693a      	ldr	r2, [r7, #16]
 8009b7a:	429a      	cmp	r2, r3
 8009b7c:	d349      	bcc.n	8009c12 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009b7e:	4b36      	ldr	r3, [pc, #216]	@ (8009c58 <xTaskIncrementTick+0x150>)
 8009b80:	681b      	ldr	r3, [r3, #0]
 8009b82:	681b      	ldr	r3, [r3, #0]
 8009b84:	2b00      	cmp	r3, #0
 8009b86:	d104      	bne.n	8009b92 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009b88:	4b36      	ldr	r3, [pc, #216]	@ (8009c64 <xTaskIncrementTick+0x15c>)
 8009b8a:	f04f 32ff 	mov.w	r2, #4294967295
 8009b8e:	601a      	str	r2, [r3, #0]
					break;
 8009b90:	e03f      	b.n	8009c12 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009b92:	4b31      	ldr	r3, [pc, #196]	@ (8009c58 <xTaskIncrementTick+0x150>)
 8009b94:	681b      	ldr	r3, [r3, #0]
 8009b96:	68db      	ldr	r3, [r3, #12]
 8009b98:	68db      	ldr	r3, [r3, #12]
 8009b9a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8009b9c:	68bb      	ldr	r3, [r7, #8]
 8009b9e:	685b      	ldr	r3, [r3, #4]
 8009ba0:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8009ba2:	693a      	ldr	r2, [r7, #16]
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	429a      	cmp	r2, r3
 8009ba8:	d203      	bcs.n	8009bb2 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8009baa:	4a2e      	ldr	r2, [pc, #184]	@ (8009c64 <xTaskIncrementTick+0x15c>)
 8009bac:	687b      	ldr	r3, [r7, #4]
 8009bae:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8009bb0:	e02f      	b.n	8009c12 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009bb2:	68bb      	ldr	r3, [r7, #8]
 8009bb4:	3304      	adds	r3, #4
 8009bb6:	4618      	mov	r0, r3
 8009bb8:	f7fe fbae 	bl	8008318 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8009bbc:	68bb      	ldr	r3, [r7, #8]
 8009bbe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009bc0:	2b00      	cmp	r3, #0
 8009bc2:	d004      	beq.n	8009bce <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009bc4:	68bb      	ldr	r3, [r7, #8]
 8009bc6:	3318      	adds	r3, #24
 8009bc8:	4618      	mov	r0, r3
 8009bca:	f7fe fba5 	bl	8008318 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8009bce:	68bb      	ldr	r3, [r7, #8]
 8009bd0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009bd2:	4b25      	ldr	r3, [pc, #148]	@ (8009c68 <xTaskIncrementTick+0x160>)
 8009bd4:	681b      	ldr	r3, [r3, #0]
 8009bd6:	429a      	cmp	r2, r3
 8009bd8:	d903      	bls.n	8009be2 <xTaskIncrementTick+0xda>
 8009bda:	68bb      	ldr	r3, [r7, #8]
 8009bdc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009bde:	4a22      	ldr	r2, [pc, #136]	@ (8009c68 <xTaskIncrementTick+0x160>)
 8009be0:	6013      	str	r3, [r2, #0]
 8009be2:	68bb      	ldr	r3, [r7, #8]
 8009be4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009be6:	4613      	mov	r3, r2
 8009be8:	009b      	lsls	r3, r3, #2
 8009bea:	4413      	add	r3, r2
 8009bec:	009b      	lsls	r3, r3, #2
 8009bee:	4a1f      	ldr	r2, [pc, #124]	@ (8009c6c <xTaskIncrementTick+0x164>)
 8009bf0:	441a      	add	r2, r3
 8009bf2:	68bb      	ldr	r3, [r7, #8]
 8009bf4:	3304      	adds	r3, #4
 8009bf6:	4619      	mov	r1, r3
 8009bf8:	4610      	mov	r0, r2
 8009bfa:	f7fe fb32 	bl	8008262 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009bfe:	68bb      	ldr	r3, [r7, #8]
 8009c00:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009c02:	4b1b      	ldr	r3, [pc, #108]	@ (8009c70 <xTaskIncrementTick+0x168>)
 8009c04:	681b      	ldr	r3, [r3, #0]
 8009c06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009c08:	429a      	cmp	r2, r3
 8009c0a:	d3b8      	bcc.n	8009b7e <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8009c0c:	2301      	movs	r3, #1
 8009c0e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009c10:	e7b5      	b.n	8009b7e <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8009c12:	4b17      	ldr	r3, [pc, #92]	@ (8009c70 <xTaskIncrementTick+0x168>)
 8009c14:	681b      	ldr	r3, [r3, #0]
 8009c16:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009c18:	4914      	ldr	r1, [pc, #80]	@ (8009c6c <xTaskIncrementTick+0x164>)
 8009c1a:	4613      	mov	r3, r2
 8009c1c:	009b      	lsls	r3, r3, #2
 8009c1e:	4413      	add	r3, r2
 8009c20:	009b      	lsls	r3, r3, #2
 8009c22:	440b      	add	r3, r1
 8009c24:	681b      	ldr	r3, [r3, #0]
 8009c26:	2b01      	cmp	r3, #1
 8009c28:	d901      	bls.n	8009c2e <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8009c2a:	2301      	movs	r3, #1
 8009c2c:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8009c2e:	4b11      	ldr	r3, [pc, #68]	@ (8009c74 <xTaskIncrementTick+0x16c>)
 8009c30:	681b      	ldr	r3, [r3, #0]
 8009c32:	2b00      	cmp	r3, #0
 8009c34:	d007      	beq.n	8009c46 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8009c36:	2301      	movs	r3, #1
 8009c38:	617b      	str	r3, [r7, #20]
 8009c3a:	e004      	b.n	8009c46 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8009c3c:	4b0e      	ldr	r3, [pc, #56]	@ (8009c78 <xTaskIncrementTick+0x170>)
 8009c3e:	681b      	ldr	r3, [r3, #0]
 8009c40:	3301      	adds	r3, #1
 8009c42:	4a0d      	ldr	r2, [pc, #52]	@ (8009c78 <xTaskIncrementTick+0x170>)
 8009c44:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8009c46:	697b      	ldr	r3, [r7, #20]
}
 8009c48:	4618      	mov	r0, r3
 8009c4a:	3718      	adds	r7, #24
 8009c4c:	46bd      	mov	sp, r7
 8009c4e:	bd80      	pop	{r7, pc}
 8009c50:	2000139c 	.word	0x2000139c
 8009c54:	20001378 	.word	0x20001378
 8009c58:	2000132c 	.word	0x2000132c
 8009c5c:	20001330 	.word	0x20001330
 8009c60:	2000138c 	.word	0x2000138c
 8009c64:	20001394 	.word	0x20001394
 8009c68:	2000137c 	.word	0x2000137c
 8009c6c:	20000ea4 	.word	0x20000ea4
 8009c70:	20000ea0 	.word	0x20000ea0
 8009c74:	20001388 	.word	0x20001388
 8009c78:	20001384 	.word	0x20001384

08009c7c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8009c7c:	b480      	push	{r7}
 8009c7e:	b085      	sub	sp, #20
 8009c80:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8009c82:	4b2a      	ldr	r3, [pc, #168]	@ (8009d2c <vTaskSwitchContext+0xb0>)
 8009c84:	681b      	ldr	r3, [r3, #0]
 8009c86:	2b00      	cmp	r3, #0
 8009c88:	d003      	beq.n	8009c92 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8009c8a:	4b29      	ldr	r3, [pc, #164]	@ (8009d30 <vTaskSwitchContext+0xb4>)
 8009c8c:	2201      	movs	r2, #1
 8009c8e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8009c90:	e047      	b.n	8009d22 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8009c92:	4b27      	ldr	r3, [pc, #156]	@ (8009d30 <vTaskSwitchContext+0xb4>)
 8009c94:	2200      	movs	r2, #0
 8009c96:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009c98:	4b26      	ldr	r3, [pc, #152]	@ (8009d34 <vTaskSwitchContext+0xb8>)
 8009c9a:	681b      	ldr	r3, [r3, #0]
 8009c9c:	60fb      	str	r3, [r7, #12]
 8009c9e:	e011      	b.n	8009cc4 <vTaskSwitchContext+0x48>
 8009ca0:	68fb      	ldr	r3, [r7, #12]
 8009ca2:	2b00      	cmp	r3, #0
 8009ca4:	d10b      	bne.n	8009cbe <vTaskSwitchContext+0x42>
	__asm volatile
 8009ca6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009caa:	f383 8811 	msr	BASEPRI, r3
 8009cae:	f3bf 8f6f 	isb	sy
 8009cb2:	f3bf 8f4f 	dsb	sy
 8009cb6:	607b      	str	r3, [r7, #4]
}
 8009cb8:	bf00      	nop
 8009cba:	bf00      	nop
 8009cbc:	e7fd      	b.n	8009cba <vTaskSwitchContext+0x3e>
 8009cbe:	68fb      	ldr	r3, [r7, #12]
 8009cc0:	3b01      	subs	r3, #1
 8009cc2:	60fb      	str	r3, [r7, #12]
 8009cc4:	491c      	ldr	r1, [pc, #112]	@ (8009d38 <vTaskSwitchContext+0xbc>)
 8009cc6:	68fa      	ldr	r2, [r7, #12]
 8009cc8:	4613      	mov	r3, r2
 8009cca:	009b      	lsls	r3, r3, #2
 8009ccc:	4413      	add	r3, r2
 8009cce:	009b      	lsls	r3, r3, #2
 8009cd0:	440b      	add	r3, r1
 8009cd2:	681b      	ldr	r3, [r3, #0]
 8009cd4:	2b00      	cmp	r3, #0
 8009cd6:	d0e3      	beq.n	8009ca0 <vTaskSwitchContext+0x24>
 8009cd8:	68fa      	ldr	r2, [r7, #12]
 8009cda:	4613      	mov	r3, r2
 8009cdc:	009b      	lsls	r3, r3, #2
 8009cde:	4413      	add	r3, r2
 8009ce0:	009b      	lsls	r3, r3, #2
 8009ce2:	4a15      	ldr	r2, [pc, #84]	@ (8009d38 <vTaskSwitchContext+0xbc>)
 8009ce4:	4413      	add	r3, r2
 8009ce6:	60bb      	str	r3, [r7, #8]
 8009ce8:	68bb      	ldr	r3, [r7, #8]
 8009cea:	685b      	ldr	r3, [r3, #4]
 8009cec:	685a      	ldr	r2, [r3, #4]
 8009cee:	68bb      	ldr	r3, [r7, #8]
 8009cf0:	605a      	str	r2, [r3, #4]
 8009cf2:	68bb      	ldr	r3, [r7, #8]
 8009cf4:	685a      	ldr	r2, [r3, #4]
 8009cf6:	68bb      	ldr	r3, [r7, #8]
 8009cf8:	3308      	adds	r3, #8
 8009cfa:	429a      	cmp	r2, r3
 8009cfc:	d104      	bne.n	8009d08 <vTaskSwitchContext+0x8c>
 8009cfe:	68bb      	ldr	r3, [r7, #8]
 8009d00:	685b      	ldr	r3, [r3, #4]
 8009d02:	685a      	ldr	r2, [r3, #4]
 8009d04:	68bb      	ldr	r3, [r7, #8]
 8009d06:	605a      	str	r2, [r3, #4]
 8009d08:	68bb      	ldr	r3, [r7, #8]
 8009d0a:	685b      	ldr	r3, [r3, #4]
 8009d0c:	68db      	ldr	r3, [r3, #12]
 8009d0e:	4a0b      	ldr	r2, [pc, #44]	@ (8009d3c <vTaskSwitchContext+0xc0>)
 8009d10:	6013      	str	r3, [r2, #0]
 8009d12:	4a08      	ldr	r2, [pc, #32]	@ (8009d34 <vTaskSwitchContext+0xb8>)
 8009d14:	68fb      	ldr	r3, [r7, #12]
 8009d16:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8009d18:	4b08      	ldr	r3, [pc, #32]	@ (8009d3c <vTaskSwitchContext+0xc0>)
 8009d1a:	681b      	ldr	r3, [r3, #0]
 8009d1c:	3354      	adds	r3, #84	@ 0x54
 8009d1e:	4a08      	ldr	r2, [pc, #32]	@ (8009d40 <vTaskSwitchContext+0xc4>)
 8009d20:	6013      	str	r3, [r2, #0]
}
 8009d22:	bf00      	nop
 8009d24:	3714      	adds	r7, #20
 8009d26:	46bd      	mov	sp, r7
 8009d28:	bc80      	pop	{r7}
 8009d2a:	4770      	bx	lr
 8009d2c:	2000139c 	.word	0x2000139c
 8009d30:	20001388 	.word	0x20001388
 8009d34:	2000137c 	.word	0x2000137c
 8009d38:	20000ea4 	.word	0x20000ea4
 8009d3c:	20000ea0 	.word	0x20000ea0
 8009d40:	20000028 	.word	0x20000028

08009d44 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8009d44:	b580      	push	{r7, lr}
 8009d46:	b084      	sub	sp, #16
 8009d48:	af00      	add	r7, sp, #0
 8009d4a:	6078      	str	r0, [r7, #4]
 8009d4c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8009d4e:	687b      	ldr	r3, [r7, #4]
 8009d50:	2b00      	cmp	r3, #0
 8009d52:	d10b      	bne.n	8009d6c <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8009d54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d58:	f383 8811 	msr	BASEPRI, r3
 8009d5c:	f3bf 8f6f 	isb	sy
 8009d60:	f3bf 8f4f 	dsb	sy
 8009d64:	60fb      	str	r3, [r7, #12]
}
 8009d66:	bf00      	nop
 8009d68:	bf00      	nop
 8009d6a:	e7fd      	b.n	8009d68 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009d6c:	4b07      	ldr	r3, [pc, #28]	@ (8009d8c <vTaskPlaceOnEventList+0x48>)
 8009d6e:	681b      	ldr	r3, [r3, #0]
 8009d70:	3318      	adds	r3, #24
 8009d72:	4619      	mov	r1, r3
 8009d74:	6878      	ldr	r0, [r7, #4]
 8009d76:	f7fe fa97 	bl	80082a8 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8009d7a:	2101      	movs	r1, #1
 8009d7c:	6838      	ldr	r0, [r7, #0]
 8009d7e:	f000 fb87 	bl	800a490 <prvAddCurrentTaskToDelayedList>
}
 8009d82:	bf00      	nop
 8009d84:	3710      	adds	r7, #16
 8009d86:	46bd      	mov	sp, r7
 8009d88:	bd80      	pop	{r7, pc}
 8009d8a:	bf00      	nop
 8009d8c:	20000ea0 	.word	0x20000ea0

08009d90 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8009d90:	b580      	push	{r7, lr}
 8009d92:	b086      	sub	sp, #24
 8009d94:	af00      	add	r7, sp, #0
 8009d96:	60f8      	str	r0, [r7, #12]
 8009d98:	60b9      	str	r1, [r7, #8]
 8009d9a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8009d9c:	68fb      	ldr	r3, [r7, #12]
 8009d9e:	2b00      	cmp	r3, #0
 8009da0:	d10b      	bne.n	8009dba <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8009da2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009da6:	f383 8811 	msr	BASEPRI, r3
 8009daa:	f3bf 8f6f 	isb	sy
 8009dae:	f3bf 8f4f 	dsb	sy
 8009db2:	617b      	str	r3, [r7, #20]
}
 8009db4:	bf00      	nop
 8009db6:	bf00      	nop
 8009db8:	e7fd      	b.n	8009db6 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009dba:	4b0a      	ldr	r3, [pc, #40]	@ (8009de4 <vTaskPlaceOnEventListRestricted+0x54>)
 8009dbc:	681b      	ldr	r3, [r3, #0]
 8009dbe:	3318      	adds	r3, #24
 8009dc0:	4619      	mov	r1, r3
 8009dc2:	68f8      	ldr	r0, [r7, #12]
 8009dc4:	f7fe fa4d 	bl	8008262 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8009dc8:	687b      	ldr	r3, [r7, #4]
 8009dca:	2b00      	cmp	r3, #0
 8009dcc:	d002      	beq.n	8009dd4 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8009dce:	f04f 33ff 	mov.w	r3, #4294967295
 8009dd2:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8009dd4:	6879      	ldr	r1, [r7, #4]
 8009dd6:	68b8      	ldr	r0, [r7, #8]
 8009dd8:	f000 fb5a 	bl	800a490 <prvAddCurrentTaskToDelayedList>
	}
 8009ddc:	bf00      	nop
 8009dde:	3718      	adds	r7, #24
 8009de0:	46bd      	mov	sp, r7
 8009de2:	bd80      	pop	{r7, pc}
 8009de4:	20000ea0 	.word	0x20000ea0

08009de8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8009de8:	b580      	push	{r7, lr}
 8009dea:	b086      	sub	sp, #24
 8009dec:	af00      	add	r7, sp, #0
 8009dee:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009df0:	687b      	ldr	r3, [r7, #4]
 8009df2:	68db      	ldr	r3, [r3, #12]
 8009df4:	68db      	ldr	r3, [r3, #12]
 8009df6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8009df8:	693b      	ldr	r3, [r7, #16]
 8009dfa:	2b00      	cmp	r3, #0
 8009dfc:	d10b      	bne.n	8009e16 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8009dfe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e02:	f383 8811 	msr	BASEPRI, r3
 8009e06:	f3bf 8f6f 	isb	sy
 8009e0a:	f3bf 8f4f 	dsb	sy
 8009e0e:	60fb      	str	r3, [r7, #12]
}
 8009e10:	bf00      	nop
 8009e12:	bf00      	nop
 8009e14:	e7fd      	b.n	8009e12 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8009e16:	693b      	ldr	r3, [r7, #16]
 8009e18:	3318      	adds	r3, #24
 8009e1a:	4618      	mov	r0, r3
 8009e1c:	f7fe fa7c 	bl	8008318 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009e20:	4b1d      	ldr	r3, [pc, #116]	@ (8009e98 <xTaskRemoveFromEventList+0xb0>)
 8009e22:	681b      	ldr	r3, [r3, #0]
 8009e24:	2b00      	cmp	r3, #0
 8009e26:	d11d      	bne.n	8009e64 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8009e28:	693b      	ldr	r3, [r7, #16]
 8009e2a:	3304      	adds	r3, #4
 8009e2c:	4618      	mov	r0, r3
 8009e2e:	f7fe fa73 	bl	8008318 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8009e32:	693b      	ldr	r3, [r7, #16]
 8009e34:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009e36:	4b19      	ldr	r3, [pc, #100]	@ (8009e9c <xTaskRemoveFromEventList+0xb4>)
 8009e38:	681b      	ldr	r3, [r3, #0]
 8009e3a:	429a      	cmp	r2, r3
 8009e3c:	d903      	bls.n	8009e46 <xTaskRemoveFromEventList+0x5e>
 8009e3e:	693b      	ldr	r3, [r7, #16]
 8009e40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009e42:	4a16      	ldr	r2, [pc, #88]	@ (8009e9c <xTaskRemoveFromEventList+0xb4>)
 8009e44:	6013      	str	r3, [r2, #0]
 8009e46:	693b      	ldr	r3, [r7, #16]
 8009e48:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009e4a:	4613      	mov	r3, r2
 8009e4c:	009b      	lsls	r3, r3, #2
 8009e4e:	4413      	add	r3, r2
 8009e50:	009b      	lsls	r3, r3, #2
 8009e52:	4a13      	ldr	r2, [pc, #76]	@ (8009ea0 <xTaskRemoveFromEventList+0xb8>)
 8009e54:	441a      	add	r2, r3
 8009e56:	693b      	ldr	r3, [r7, #16]
 8009e58:	3304      	adds	r3, #4
 8009e5a:	4619      	mov	r1, r3
 8009e5c:	4610      	mov	r0, r2
 8009e5e:	f7fe fa00 	bl	8008262 <vListInsertEnd>
 8009e62:	e005      	b.n	8009e70 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8009e64:	693b      	ldr	r3, [r7, #16]
 8009e66:	3318      	adds	r3, #24
 8009e68:	4619      	mov	r1, r3
 8009e6a:	480e      	ldr	r0, [pc, #56]	@ (8009ea4 <xTaskRemoveFromEventList+0xbc>)
 8009e6c:	f7fe f9f9 	bl	8008262 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8009e70:	693b      	ldr	r3, [r7, #16]
 8009e72:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009e74:	4b0c      	ldr	r3, [pc, #48]	@ (8009ea8 <xTaskRemoveFromEventList+0xc0>)
 8009e76:	681b      	ldr	r3, [r3, #0]
 8009e78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009e7a:	429a      	cmp	r2, r3
 8009e7c:	d905      	bls.n	8009e8a <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8009e7e:	2301      	movs	r3, #1
 8009e80:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8009e82:	4b0a      	ldr	r3, [pc, #40]	@ (8009eac <xTaskRemoveFromEventList+0xc4>)
 8009e84:	2201      	movs	r2, #1
 8009e86:	601a      	str	r2, [r3, #0]
 8009e88:	e001      	b.n	8009e8e <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8009e8a:	2300      	movs	r3, #0
 8009e8c:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8009e8e:	697b      	ldr	r3, [r7, #20]
}
 8009e90:	4618      	mov	r0, r3
 8009e92:	3718      	adds	r7, #24
 8009e94:	46bd      	mov	sp, r7
 8009e96:	bd80      	pop	{r7, pc}
 8009e98:	2000139c 	.word	0x2000139c
 8009e9c:	2000137c 	.word	0x2000137c
 8009ea0:	20000ea4 	.word	0x20000ea4
 8009ea4:	20001334 	.word	0x20001334
 8009ea8:	20000ea0 	.word	0x20000ea0
 8009eac:	20001388 	.word	0x20001388

08009eb0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8009eb0:	b480      	push	{r7}
 8009eb2:	b083      	sub	sp, #12
 8009eb4:	af00      	add	r7, sp, #0
 8009eb6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8009eb8:	4b06      	ldr	r3, [pc, #24]	@ (8009ed4 <vTaskInternalSetTimeOutState+0x24>)
 8009eba:	681a      	ldr	r2, [r3, #0]
 8009ebc:	687b      	ldr	r3, [r7, #4]
 8009ebe:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8009ec0:	4b05      	ldr	r3, [pc, #20]	@ (8009ed8 <vTaskInternalSetTimeOutState+0x28>)
 8009ec2:	681a      	ldr	r2, [r3, #0]
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	605a      	str	r2, [r3, #4]
}
 8009ec8:	bf00      	nop
 8009eca:	370c      	adds	r7, #12
 8009ecc:	46bd      	mov	sp, r7
 8009ece:	bc80      	pop	{r7}
 8009ed0:	4770      	bx	lr
 8009ed2:	bf00      	nop
 8009ed4:	2000138c 	.word	0x2000138c
 8009ed8:	20001378 	.word	0x20001378

08009edc <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8009edc:	b580      	push	{r7, lr}
 8009ede:	b088      	sub	sp, #32
 8009ee0:	af00      	add	r7, sp, #0
 8009ee2:	6078      	str	r0, [r7, #4]
 8009ee4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8009ee6:	687b      	ldr	r3, [r7, #4]
 8009ee8:	2b00      	cmp	r3, #0
 8009eea:	d10b      	bne.n	8009f04 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8009eec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ef0:	f383 8811 	msr	BASEPRI, r3
 8009ef4:	f3bf 8f6f 	isb	sy
 8009ef8:	f3bf 8f4f 	dsb	sy
 8009efc:	613b      	str	r3, [r7, #16]
}
 8009efe:	bf00      	nop
 8009f00:	bf00      	nop
 8009f02:	e7fd      	b.n	8009f00 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8009f04:	683b      	ldr	r3, [r7, #0]
 8009f06:	2b00      	cmp	r3, #0
 8009f08:	d10b      	bne.n	8009f22 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8009f0a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f0e:	f383 8811 	msr	BASEPRI, r3
 8009f12:	f3bf 8f6f 	isb	sy
 8009f16:	f3bf 8f4f 	dsb	sy
 8009f1a:	60fb      	str	r3, [r7, #12]
}
 8009f1c:	bf00      	nop
 8009f1e:	bf00      	nop
 8009f20:	e7fd      	b.n	8009f1e <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8009f22:	f000 ff53 	bl	800adcc <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8009f26:	4b1d      	ldr	r3, [pc, #116]	@ (8009f9c <xTaskCheckForTimeOut+0xc0>)
 8009f28:	681b      	ldr	r3, [r3, #0]
 8009f2a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8009f2c:	687b      	ldr	r3, [r7, #4]
 8009f2e:	685b      	ldr	r3, [r3, #4]
 8009f30:	69ba      	ldr	r2, [r7, #24]
 8009f32:	1ad3      	subs	r3, r2, r3
 8009f34:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8009f36:	683b      	ldr	r3, [r7, #0]
 8009f38:	681b      	ldr	r3, [r3, #0]
 8009f3a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009f3e:	d102      	bne.n	8009f46 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8009f40:	2300      	movs	r3, #0
 8009f42:	61fb      	str	r3, [r7, #28]
 8009f44:	e023      	b.n	8009f8e <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8009f46:	687b      	ldr	r3, [r7, #4]
 8009f48:	681a      	ldr	r2, [r3, #0]
 8009f4a:	4b15      	ldr	r3, [pc, #84]	@ (8009fa0 <xTaskCheckForTimeOut+0xc4>)
 8009f4c:	681b      	ldr	r3, [r3, #0]
 8009f4e:	429a      	cmp	r2, r3
 8009f50:	d007      	beq.n	8009f62 <xTaskCheckForTimeOut+0x86>
 8009f52:	687b      	ldr	r3, [r7, #4]
 8009f54:	685b      	ldr	r3, [r3, #4]
 8009f56:	69ba      	ldr	r2, [r7, #24]
 8009f58:	429a      	cmp	r2, r3
 8009f5a:	d302      	bcc.n	8009f62 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8009f5c:	2301      	movs	r3, #1
 8009f5e:	61fb      	str	r3, [r7, #28]
 8009f60:	e015      	b.n	8009f8e <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8009f62:	683b      	ldr	r3, [r7, #0]
 8009f64:	681b      	ldr	r3, [r3, #0]
 8009f66:	697a      	ldr	r2, [r7, #20]
 8009f68:	429a      	cmp	r2, r3
 8009f6a:	d20b      	bcs.n	8009f84 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8009f6c:	683b      	ldr	r3, [r7, #0]
 8009f6e:	681a      	ldr	r2, [r3, #0]
 8009f70:	697b      	ldr	r3, [r7, #20]
 8009f72:	1ad2      	subs	r2, r2, r3
 8009f74:	683b      	ldr	r3, [r7, #0]
 8009f76:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8009f78:	6878      	ldr	r0, [r7, #4]
 8009f7a:	f7ff ff99 	bl	8009eb0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8009f7e:	2300      	movs	r3, #0
 8009f80:	61fb      	str	r3, [r7, #28]
 8009f82:	e004      	b.n	8009f8e <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8009f84:	683b      	ldr	r3, [r7, #0]
 8009f86:	2200      	movs	r2, #0
 8009f88:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8009f8a:	2301      	movs	r3, #1
 8009f8c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8009f8e:	f000 ff4d 	bl	800ae2c <vPortExitCritical>

	return xReturn;
 8009f92:	69fb      	ldr	r3, [r7, #28]
}
 8009f94:	4618      	mov	r0, r3
 8009f96:	3720      	adds	r7, #32
 8009f98:	46bd      	mov	sp, r7
 8009f9a:	bd80      	pop	{r7, pc}
 8009f9c:	20001378 	.word	0x20001378
 8009fa0:	2000138c 	.word	0x2000138c

08009fa4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8009fa4:	b480      	push	{r7}
 8009fa6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8009fa8:	4b03      	ldr	r3, [pc, #12]	@ (8009fb8 <vTaskMissedYield+0x14>)
 8009faa:	2201      	movs	r2, #1
 8009fac:	601a      	str	r2, [r3, #0]
}
 8009fae:	bf00      	nop
 8009fb0:	46bd      	mov	sp, r7
 8009fb2:	bc80      	pop	{r7}
 8009fb4:	4770      	bx	lr
 8009fb6:	bf00      	nop
 8009fb8:	20001388 	.word	0x20001388

08009fbc <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8009fbc:	b580      	push	{r7, lr}
 8009fbe:	b082      	sub	sp, #8
 8009fc0:	af00      	add	r7, sp, #0
 8009fc2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8009fc4:	f000 f852 	bl	800a06c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8009fc8:	4b06      	ldr	r3, [pc, #24]	@ (8009fe4 <prvIdleTask+0x28>)
 8009fca:	681b      	ldr	r3, [r3, #0]
 8009fcc:	2b01      	cmp	r3, #1
 8009fce:	d9f9      	bls.n	8009fc4 <prvIdleTask+0x8>
			{
				taskYIELD();
 8009fd0:	4b05      	ldr	r3, [pc, #20]	@ (8009fe8 <prvIdleTask+0x2c>)
 8009fd2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009fd6:	601a      	str	r2, [r3, #0]
 8009fd8:	f3bf 8f4f 	dsb	sy
 8009fdc:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8009fe0:	e7f0      	b.n	8009fc4 <prvIdleTask+0x8>
 8009fe2:	bf00      	nop
 8009fe4:	20000ea4 	.word	0x20000ea4
 8009fe8:	e000ed04 	.word	0xe000ed04

08009fec <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8009fec:	b580      	push	{r7, lr}
 8009fee:	b082      	sub	sp, #8
 8009ff0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009ff2:	2300      	movs	r3, #0
 8009ff4:	607b      	str	r3, [r7, #4]
 8009ff6:	e00c      	b.n	800a012 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8009ff8:	687a      	ldr	r2, [r7, #4]
 8009ffa:	4613      	mov	r3, r2
 8009ffc:	009b      	lsls	r3, r3, #2
 8009ffe:	4413      	add	r3, r2
 800a000:	009b      	lsls	r3, r3, #2
 800a002:	4a12      	ldr	r2, [pc, #72]	@ (800a04c <prvInitialiseTaskLists+0x60>)
 800a004:	4413      	add	r3, r2
 800a006:	4618      	mov	r0, r3
 800a008:	f7fe f900 	bl	800820c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a00c:	687b      	ldr	r3, [r7, #4]
 800a00e:	3301      	adds	r3, #1
 800a010:	607b      	str	r3, [r7, #4]
 800a012:	687b      	ldr	r3, [r7, #4]
 800a014:	2b37      	cmp	r3, #55	@ 0x37
 800a016:	d9ef      	bls.n	8009ff8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800a018:	480d      	ldr	r0, [pc, #52]	@ (800a050 <prvInitialiseTaskLists+0x64>)
 800a01a:	f7fe f8f7 	bl	800820c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800a01e:	480d      	ldr	r0, [pc, #52]	@ (800a054 <prvInitialiseTaskLists+0x68>)
 800a020:	f7fe f8f4 	bl	800820c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800a024:	480c      	ldr	r0, [pc, #48]	@ (800a058 <prvInitialiseTaskLists+0x6c>)
 800a026:	f7fe f8f1 	bl	800820c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800a02a:	480c      	ldr	r0, [pc, #48]	@ (800a05c <prvInitialiseTaskLists+0x70>)
 800a02c:	f7fe f8ee 	bl	800820c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800a030:	480b      	ldr	r0, [pc, #44]	@ (800a060 <prvInitialiseTaskLists+0x74>)
 800a032:	f7fe f8eb 	bl	800820c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800a036:	4b0b      	ldr	r3, [pc, #44]	@ (800a064 <prvInitialiseTaskLists+0x78>)
 800a038:	4a05      	ldr	r2, [pc, #20]	@ (800a050 <prvInitialiseTaskLists+0x64>)
 800a03a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800a03c:	4b0a      	ldr	r3, [pc, #40]	@ (800a068 <prvInitialiseTaskLists+0x7c>)
 800a03e:	4a05      	ldr	r2, [pc, #20]	@ (800a054 <prvInitialiseTaskLists+0x68>)
 800a040:	601a      	str	r2, [r3, #0]
}
 800a042:	bf00      	nop
 800a044:	3708      	adds	r7, #8
 800a046:	46bd      	mov	sp, r7
 800a048:	bd80      	pop	{r7, pc}
 800a04a:	bf00      	nop
 800a04c:	20000ea4 	.word	0x20000ea4
 800a050:	20001304 	.word	0x20001304
 800a054:	20001318 	.word	0x20001318
 800a058:	20001334 	.word	0x20001334
 800a05c:	20001348 	.word	0x20001348
 800a060:	20001360 	.word	0x20001360
 800a064:	2000132c 	.word	0x2000132c
 800a068:	20001330 	.word	0x20001330

0800a06c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800a06c:	b580      	push	{r7, lr}
 800a06e:	b082      	sub	sp, #8
 800a070:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a072:	e019      	b.n	800a0a8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800a074:	f000 feaa 	bl	800adcc <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a078:	4b10      	ldr	r3, [pc, #64]	@ (800a0bc <prvCheckTasksWaitingTermination+0x50>)
 800a07a:	68db      	ldr	r3, [r3, #12]
 800a07c:	68db      	ldr	r3, [r3, #12]
 800a07e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	3304      	adds	r3, #4
 800a084:	4618      	mov	r0, r3
 800a086:	f7fe f947 	bl	8008318 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800a08a:	4b0d      	ldr	r3, [pc, #52]	@ (800a0c0 <prvCheckTasksWaitingTermination+0x54>)
 800a08c:	681b      	ldr	r3, [r3, #0]
 800a08e:	3b01      	subs	r3, #1
 800a090:	4a0b      	ldr	r2, [pc, #44]	@ (800a0c0 <prvCheckTasksWaitingTermination+0x54>)
 800a092:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800a094:	4b0b      	ldr	r3, [pc, #44]	@ (800a0c4 <prvCheckTasksWaitingTermination+0x58>)
 800a096:	681b      	ldr	r3, [r3, #0]
 800a098:	3b01      	subs	r3, #1
 800a09a:	4a0a      	ldr	r2, [pc, #40]	@ (800a0c4 <prvCheckTasksWaitingTermination+0x58>)
 800a09c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800a09e:	f000 fec5 	bl	800ae2c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800a0a2:	6878      	ldr	r0, [r7, #4]
 800a0a4:	f000 f810 	bl	800a0c8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a0a8:	4b06      	ldr	r3, [pc, #24]	@ (800a0c4 <prvCheckTasksWaitingTermination+0x58>)
 800a0aa:	681b      	ldr	r3, [r3, #0]
 800a0ac:	2b00      	cmp	r3, #0
 800a0ae:	d1e1      	bne.n	800a074 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800a0b0:	bf00      	nop
 800a0b2:	bf00      	nop
 800a0b4:	3708      	adds	r7, #8
 800a0b6:	46bd      	mov	sp, r7
 800a0b8:	bd80      	pop	{r7, pc}
 800a0ba:	bf00      	nop
 800a0bc:	20001348 	.word	0x20001348
 800a0c0:	20001374 	.word	0x20001374
 800a0c4:	2000135c 	.word	0x2000135c

0800a0c8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800a0c8:	b580      	push	{r7, lr}
 800a0ca:	b084      	sub	sp, #16
 800a0cc:	af00      	add	r7, sp, #0
 800a0ce:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800a0d0:	687b      	ldr	r3, [r7, #4]
 800a0d2:	3354      	adds	r3, #84	@ 0x54
 800a0d4:	4618      	mov	r0, r3
 800a0d6:	f001 f9b9 	bl	800b44c <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800a0da:	687b      	ldr	r3, [r7, #4]
 800a0dc:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800a0e0:	2b00      	cmp	r3, #0
 800a0e2:	d108      	bne.n	800a0f6 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800a0e4:	687b      	ldr	r3, [r7, #4]
 800a0e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a0e8:	4618      	mov	r0, r3
 800a0ea:	f001 f83f 	bl	800b16c <vPortFree>
				vPortFree( pxTCB );
 800a0ee:	6878      	ldr	r0, [r7, #4]
 800a0f0:	f001 f83c 	bl	800b16c <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800a0f4:	e019      	b.n	800a12a <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800a0f6:	687b      	ldr	r3, [r7, #4]
 800a0f8:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800a0fc:	2b01      	cmp	r3, #1
 800a0fe:	d103      	bne.n	800a108 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800a100:	6878      	ldr	r0, [r7, #4]
 800a102:	f001 f833 	bl	800b16c <vPortFree>
	}
 800a106:	e010      	b.n	800a12a <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800a108:	687b      	ldr	r3, [r7, #4]
 800a10a:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800a10e:	2b02      	cmp	r3, #2
 800a110:	d00b      	beq.n	800a12a <prvDeleteTCB+0x62>
	__asm volatile
 800a112:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a116:	f383 8811 	msr	BASEPRI, r3
 800a11a:	f3bf 8f6f 	isb	sy
 800a11e:	f3bf 8f4f 	dsb	sy
 800a122:	60fb      	str	r3, [r7, #12]
}
 800a124:	bf00      	nop
 800a126:	bf00      	nop
 800a128:	e7fd      	b.n	800a126 <prvDeleteTCB+0x5e>
	}
 800a12a:	bf00      	nop
 800a12c:	3710      	adds	r7, #16
 800a12e:	46bd      	mov	sp, r7
 800a130:	bd80      	pop	{r7, pc}
	...

0800a134 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800a134:	b480      	push	{r7}
 800a136:	b083      	sub	sp, #12
 800a138:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a13a:	4b0c      	ldr	r3, [pc, #48]	@ (800a16c <prvResetNextTaskUnblockTime+0x38>)
 800a13c:	681b      	ldr	r3, [r3, #0]
 800a13e:	681b      	ldr	r3, [r3, #0]
 800a140:	2b00      	cmp	r3, #0
 800a142:	d104      	bne.n	800a14e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800a144:	4b0a      	ldr	r3, [pc, #40]	@ (800a170 <prvResetNextTaskUnblockTime+0x3c>)
 800a146:	f04f 32ff 	mov.w	r2, #4294967295
 800a14a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800a14c:	e008      	b.n	800a160 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a14e:	4b07      	ldr	r3, [pc, #28]	@ (800a16c <prvResetNextTaskUnblockTime+0x38>)
 800a150:	681b      	ldr	r3, [r3, #0]
 800a152:	68db      	ldr	r3, [r3, #12]
 800a154:	68db      	ldr	r3, [r3, #12]
 800a156:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	685b      	ldr	r3, [r3, #4]
 800a15c:	4a04      	ldr	r2, [pc, #16]	@ (800a170 <prvResetNextTaskUnblockTime+0x3c>)
 800a15e:	6013      	str	r3, [r2, #0]
}
 800a160:	bf00      	nop
 800a162:	370c      	adds	r7, #12
 800a164:	46bd      	mov	sp, r7
 800a166:	bc80      	pop	{r7}
 800a168:	4770      	bx	lr
 800a16a:	bf00      	nop
 800a16c:	2000132c 	.word	0x2000132c
 800a170:	20001394 	.word	0x20001394

0800a174 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800a174:	b480      	push	{r7}
 800a176:	b083      	sub	sp, #12
 800a178:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800a17a:	4b0b      	ldr	r3, [pc, #44]	@ (800a1a8 <xTaskGetSchedulerState+0x34>)
 800a17c:	681b      	ldr	r3, [r3, #0]
 800a17e:	2b00      	cmp	r3, #0
 800a180:	d102      	bne.n	800a188 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800a182:	2301      	movs	r3, #1
 800a184:	607b      	str	r3, [r7, #4]
 800a186:	e008      	b.n	800a19a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a188:	4b08      	ldr	r3, [pc, #32]	@ (800a1ac <xTaskGetSchedulerState+0x38>)
 800a18a:	681b      	ldr	r3, [r3, #0]
 800a18c:	2b00      	cmp	r3, #0
 800a18e:	d102      	bne.n	800a196 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800a190:	2302      	movs	r3, #2
 800a192:	607b      	str	r3, [r7, #4]
 800a194:	e001      	b.n	800a19a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800a196:	2300      	movs	r3, #0
 800a198:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800a19a:	687b      	ldr	r3, [r7, #4]
	}
 800a19c:	4618      	mov	r0, r3
 800a19e:	370c      	adds	r7, #12
 800a1a0:	46bd      	mov	sp, r7
 800a1a2:	bc80      	pop	{r7}
 800a1a4:	4770      	bx	lr
 800a1a6:	bf00      	nop
 800a1a8:	20001380 	.word	0x20001380
 800a1ac:	2000139c 	.word	0x2000139c

0800a1b0 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800a1b0:	b580      	push	{r7, lr}
 800a1b2:	b084      	sub	sp, #16
 800a1b4:	af00      	add	r7, sp, #0
 800a1b6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800a1b8:	687b      	ldr	r3, [r7, #4]
 800a1ba:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800a1bc:	2300      	movs	r3, #0
 800a1be:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800a1c0:	687b      	ldr	r3, [r7, #4]
 800a1c2:	2b00      	cmp	r3, #0
 800a1c4:	d051      	beq.n	800a26a <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800a1c6:	68bb      	ldr	r3, [r7, #8]
 800a1c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a1ca:	4b2a      	ldr	r3, [pc, #168]	@ (800a274 <xTaskPriorityInherit+0xc4>)
 800a1cc:	681b      	ldr	r3, [r3, #0]
 800a1ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a1d0:	429a      	cmp	r2, r3
 800a1d2:	d241      	bcs.n	800a258 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800a1d4:	68bb      	ldr	r3, [r7, #8]
 800a1d6:	699b      	ldr	r3, [r3, #24]
 800a1d8:	2b00      	cmp	r3, #0
 800a1da:	db06      	blt.n	800a1ea <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a1dc:	4b25      	ldr	r3, [pc, #148]	@ (800a274 <xTaskPriorityInherit+0xc4>)
 800a1de:	681b      	ldr	r3, [r3, #0]
 800a1e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a1e2:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800a1e6:	68bb      	ldr	r3, [r7, #8]
 800a1e8:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800a1ea:	68bb      	ldr	r3, [r7, #8]
 800a1ec:	6959      	ldr	r1, [r3, #20]
 800a1ee:	68bb      	ldr	r3, [r7, #8]
 800a1f0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a1f2:	4613      	mov	r3, r2
 800a1f4:	009b      	lsls	r3, r3, #2
 800a1f6:	4413      	add	r3, r2
 800a1f8:	009b      	lsls	r3, r3, #2
 800a1fa:	4a1f      	ldr	r2, [pc, #124]	@ (800a278 <xTaskPriorityInherit+0xc8>)
 800a1fc:	4413      	add	r3, r2
 800a1fe:	4299      	cmp	r1, r3
 800a200:	d122      	bne.n	800a248 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a202:	68bb      	ldr	r3, [r7, #8]
 800a204:	3304      	adds	r3, #4
 800a206:	4618      	mov	r0, r3
 800a208:	f7fe f886 	bl	8008318 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800a20c:	4b19      	ldr	r3, [pc, #100]	@ (800a274 <xTaskPriorityInherit+0xc4>)
 800a20e:	681b      	ldr	r3, [r3, #0]
 800a210:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a212:	68bb      	ldr	r3, [r7, #8]
 800a214:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800a216:	68bb      	ldr	r3, [r7, #8]
 800a218:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a21a:	4b18      	ldr	r3, [pc, #96]	@ (800a27c <xTaskPriorityInherit+0xcc>)
 800a21c:	681b      	ldr	r3, [r3, #0]
 800a21e:	429a      	cmp	r2, r3
 800a220:	d903      	bls.n	800a22a <xTaskPriorityInherit+0x7a>
 800a222:	68bb      	ldr	r3, [r7, #8]
 800a224:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a226:	4a15      	ldr	r2, [pc, #84]	@ (800a27c <xTaskPriorityInherit+0xcc>)
 800a228:	6013      	str	r3, [r2, #0]
 800a22a:	68bb      	ldr	r3, [r7, #8]
 800a22c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a22e:	4613      	mov	r3, r2
 800a230:	009b      	lsls	r3, r3, #2
 800a232:	4413      	add	r3, r2
 800a234:	009b      	lsls	r3, r3, #2
 800a236:	4a10      	ldr	r2, [pc, #64]	@ (800a278 <xTaskPriorityInherit+0xc8>)
 800a238:	441a      	add	r2, r3
 800a23a:	68bb      	ldr	r3, [r7, #8]
 800a23c:	3304      	adds	r3, #4
 800a23e:	4619      	mov	r1, r3
 800a240:	4610      	mov	r0, r2
 800a242:	f7fe f80e 	bl	8008262 <vListInsertEnd>
 800a246:	e004      	b.n	800a252 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800a248:	4b0a      	ldr	r3, [pc, #40]	@ (800a274 <xTaskPriorityInherit+0xc4>)
 800a24a:	681b      	ldr	r3, [r3, #0]
 800a24c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a24e:	68bb      	ldr	r3, [r7, #8]
 800a250:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800a252:	2301      	movs	r3, #1
 800a254:	60fb      	str	r3, [r7, #12]
 800a256:	e008      	b.n	800a26a <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800a258:	68bb      	ldr	r3, [r7, #8]
 800a25a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800a25c:	4b05      	ldr	r3, [pc, #20]	@ (800a274 <xTaskPriorityInherit+0xc4>)
 800a25e:	681b      	ldr	r3, [r3, #0]
 800a260:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a262:	429a      	cmp	r2, r3
 800a264:	d201      	bcs.n	800a26a <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800a266:	2301      	movs	r3, #1
 800a268:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800a26a:	68fb      	ldr	r3, [r7, #12]
	}
 800a26c:	4618      	mov	r0, r3
 800a26e:	3710      	adds	r7, #16
 800a270:	46bd      	mov	sp, r7
 800a272:	bd80      	pop	{r7, pc}
 800a274:	20000ea0 	.word	0x20000ea0
 800a278:	20000ea4 	.word	0x20000ea4
 800a27c:	2000137c 	.word	0x2000137c

0800a280 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800a280:	b580      	push	{r7, lr}
 800a282:	b086      	sub	sp, #24
 800a284:	af00      	add	r7, sp, #0
 800a286:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800a288:	687b      	ldr	r3, [r7, #4]
 800a28a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800a28c:	2300      	movs	r3, #0
 800a28e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800a290:	687b      	ldr	r3, [r7, #4]
 800a292:	2b00      	cmp	r3, #0
 800a294:	d058      	beq.n	800a348 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800a296:	4b2f      	ldr	r3, [pc, #188]	@ (800a354 <xTaskPriorityDisinherit+0xd4>)
 800a298:	681b      	ldr	r3, [r3, #0]
 800a29a:	693a      	ldr	r2, [r7, #16]
 800a29c:	429a      	cmp	r2, r3
 800a29e:	d00b      	beq.n	800a2b8 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800a2a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a2a4:	f383 8811 	msr	BASEPRI, r3
 800a2a8:	f3bf 8f6f 	isb	sy
 800a2ac:	f3bf 8f4f 	dsb	sy
 800a2b0:	60fb      	str	r3, [r7, #12]
}
 800a2b2:	bf00      	nop
 800a2b4:	bf00      	nop
 800a2b6:	e7fd      	b.n	800a2b4 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800a2b8:	693b      	ldr	r3, [r7, #16]
 800a2ba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a2bc:	2b00      	cmp	r3, #0
 800a2be:	d10b      	bne.n	800a2d8 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800a2c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a2c4:	f383 8811 	msr	BASEPRI, r3
 800a2c8:	f3bf 8f6f 	isb	sy
 800a2cc:	f3bf 8f4f 	dsb	sy
 800a2d0:	60bb      	str	r3, [r7, #8]
}
 800a2d2:	bf00      	nop
 800a2d4:	bf00      	nop
 800a2d6:	e7fd      	b.n	800a2d4 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800a2d8:	693b      	ldr	r3, [r7, #16]
 800a2da:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a2dc:	1e5a      	subs	r2, r3, #1
 800a2de:	693b      	ldr	r3, [r7, #16]
 800a2e0:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800a2e2:	693b      	ldr	r3, [r7, #16]
 800a2e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a2e6:	693b      	ldr	r3, [r7, #16]
 800a2e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a2ea:	429a      	cmp	r2, r3
 800a2ec:	d02c      	beq.n	800a348 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800a2ee:	693b      	ldr	r3, [r7, #16]
 800a2f0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a2f2:	2b00      	cmp	r3, #0
 800a2f4:	d128      	bne.n	800a348 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a2f6:	693b      	ldr	r3, [r7, #16]
 800a2f8:	3304      	adds	r3, #4
 800a2fa:	4618      	mov	r0, r3
 800a2fc:	f7fe f80c 	bl	8008318 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800a300:	693b      	ldr	r3, [r7, #16]
 800a302:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800a304:	693b      	ldr	r3, [r7, #16]
 800a306:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a308:	693b      	ldr	r3, [r7, #16]
 800a30a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a30c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800a310:	693b      	ldr	r3, [r7, #16]
 800a312:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800a314:	693b      	ldr	r3, [r7, #16]
 800a316:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a318:	4b0f      	ldr	r3, [pc, #60]	@ (800a358 <xTaskPriorityDisinherit+0xd8>)
 800a31a:	681b      	ldr	r3, [r3, #0]
 800a31c:	429a      	cmp	r2, r3
 800a31e:	d903      	bls.n	800a328 <xTaskPriorityDisinherit+0xa8>
 800a320:	693b      	ldr	r3, [r7, #16]
 800a322:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a324:	4a0c      	ldr	r2, [pc, #48]	@ (800a358 <xTaskPriorityDisinherit+0xd8>)
 800a326:	6013      	str	r3, [r2, #0]
 800a328:	693b      	ldr	r3, [r7, #16]
 800a32a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a32c:	4613      	mov	r3, r2
 800a32e:	009b      	lsls	r3, r3, #2
 800a330:	4413      	add	r3, r2
 800a332:	009b      	lsls	r3, r3, #2
 800a334:	4a09      	ldr	r2, [pc, #36]	@ (800a35c <xTaskPriorityDisinherit+0xdc>)
 800a336:	441a      	add	r2, r3
 800a338:	693b      	ldr	r3, [r7, #16]
 800a33a:	3304      	adds	r3, #4
 800a33c:	4619      	mov	r1, r3
 800a33e:	4610      	mov	r0, r2
 800a340:	f7fd ff8f 	bl	8008262 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800a344:	2301      	movs	r3, #1
 800a346:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800a348:	697b      	ldr	r3, [r7, #20]
	}
 800a34a:	4618      	mov	r0, r3
 800a34c:	3718      	adds	r7, #24
 800a34e:	46bd      	mov	sp, r7
 800a350:	bd80      	pop	{r7, pc}
 800a352:	bf00      	nop
 800a354:	20000ea0 	.word	0x20000ea0
 800a358:	2000137c 	.word	0x2000137c
 800a35c:	20000ea4 	.word	0x20000ea4

0800a360 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800a360:	b580      	push	{r7, lr}
 800a362:	b088      	sub	sp, #32
 800a364:	af00      	add	r7, sp, #0
 800a366:	6078      	str	r0, [r7, #4]
 800a368:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800a36e:	2301      	movs	r3, #1
 800a370:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800a372:	687b      	ldr	r3, [r7, #4]
 800a374:	2b00      	cmp	r3, #0
 800a376:	d06c      	beq.n	800a452 <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800a378:	69bb      	ldr	r3, [r7, #24]
 800a37a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a37c:	2b00      	cmp	r3, #0
 800a37e:	d10b      	bne.n	800a398 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 800a380:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a384:	f383 8811 	msr	BASEPRI, r3
 800a388:	f3bf 8f6f 	isb	sy
 800a38c:	f3bf 8f4f 	dsb	sy
 800a390:	60fb      	str	r3, [r7, #12]
}
 800a392:	bf00      	nop
 800a394:	bf00      	nop
 800a396:	e7fd      	b.n	800a394 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800a398:	69bb      	ldr	r3, [r7, #24]
 800a39a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a39c:	683a      	ldr	r2, [r7, #0]
 800a39e:	429a      	cmp	r2, r3
 800a3a0:	d902      	bls.n	800a3a8 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800a3a2:	683b      	ldr	r3, [r7, #0]
 800a3a4:	61fb      	str	r3, [r7, #28]
 800a3a6:	e002      	b.n	800a3ae <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800a3a8:	69bb      	ldr	r3, [r7, #24]
 800a3aa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a3ac:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800a3ae:	69bb      	ldr	r3, [r7, #24]
 800a3b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a3b2:	69fa      	ldr	r2, [r7, #28]
 800a3b4:	429a      	cmp	r2, r3
 800a3b6:	d04c      	beq.n	800a452 <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800a3b8:	69bb      	ldr	r3, [r7, #24]
 800a3ba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a3bc:	697a      	ldr	r2, [r7, #20]
 800a3be:	429a      	cmp	r2, r3
 800a3c0:	d147      	bne.n	800a452 <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800a3c2:	4b26      	ldr	r3, [pc, #152]	@ (800a45c <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800a3c4:	681b      	ldr	r3, [r3, #0]
 800a3c6:	69ba      	ldr	r2, [r7, #24]
 800a3c8:	429a      	cmp	r2, r3
 800a3ca:	d10b      	bne.n	800a3e4 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 800a3cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a3d0:	f383 8811 	msr	BASEPRI, r3
 800a3d4:	f3bf 8f6f 	isb	sy
 800a3d8:	f3bf 8f4f 	dsb	sy
 800a3dc:	60bb      	str	r3, [r7, #8]
}
 800a3de:	bf00      	nop
 800a3e0:	bf00      	nop
 800a3e2:	e7fd      	b.n	800a3e0 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800a3e4:	69bb      	ldr	r3, [r7, #24]
 800a3e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a3e8:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800a3ea:	69bb      	ldr	r3, [r7, #24]
 800a3ec:	69fa      	ldr	r2, [r7, #28]
 800a3ee:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800a3f0:	69bb      	ldr	r3, [r7, #24]
 800a3f2:	699b      	ldr	r3, [r3, #24]
 800a3f4:	2b00      	cmp	r3, #0
 800a3f6:	db04      	blt.n	800a402 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a3f8:	69fb      	ldr	r3, [r7, #28]
 800a3fa:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800a3fe:	69bb      	ldr	r3, [r7, #24]
 800a400:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800a402:	69bb      	ldr	r3, [r7, #24]
 800a404:	6959      	ldr	r1, [r3, #20]
 800a406:	693a      	ldr	r2, [r7, #16]
 800a408:	4613      	mov	r3, r2
 800a40a:	009b      	lsls	r3, r3, #2
 800a40c:	4413      	add	r3, r2
 800a40e:	009b      	lsls	r3, r3, #2
 800a410:	4a13      	ldr	r2, [pc, #76]	@ (800a460 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800a412:	4413      	add	r3, r2
 800a414:	4299      	cmp	r1, r3
 800a416:	d11c      	bne.n	800a452 <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a418:	69bb      	ldr	r3, [r7, #24]
 800a41a:	3304      	adds	r3, #4
 800a41c:	4618      	mov	r0, r3
 800a41e:	f7fd ff7b 	bl	8008318 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800a422:	69bb      	ldr	r3, [r7, #24]
 800a424:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a426:	4b0f      	ldr	r3, [pc, #60]	@ (800a464 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800a428:	681b      	ldr	r3, [r3, #0]
 800a42a:	429a      	cmp	r2, r3
 800a42c:	d903      	bls.n	800a436 <vTaskPriorityDisinheritAfterTimeout+0xd6>
 800a42e:	69bb      	ldr	r3, [r7, #24]
 800a430:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a432:	4a0c      	ldr	r2, [pc, #48]	@ (800a464 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800a434:	6013      	str	r3, [r2, #0]
 800a436:	69bb      	ldr	r3, [r7, #24]
 800a438:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a43a:	4613      	mov	r3, r2
 800a43c:	009b      	lsls	r3, r3, #2
 800a43e:	4413      	add	r3, r2
 800a440:	009b      	lsls	r3, r3, #2
 800a442:	4a07      	ldr	r2, [pc, #28]	@ (800a460 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800a444:	441a      	add	r2, r3
 800a446:	69bb      	ldr	r3, [r7, #24]
 800a448:	3304      	adds	r3, #4
 800a44a:	4619      	mov	r1, r3
 800a44c:	4610      	mov	r0, r2
 800a44e:	f7fd ff08 	bl	8008262 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800a452:	bf00      	nop
 800a454:	3720      	adds	r7, #32
 800a456:	46bd      	mov	sp, r7
 800a458:	bd80      	pop	{r7, pc}
 800a45a:	bf00      	nop
 800a45c:	20000ea0 	.word	0x20000ea0
 800a460:	20000ea4 	.word	0x20000ea4
 800a464:	2000137c 	.word	0x2000137c

0800a468 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800a468:	b480      	push	{r7}
 800a46a:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800a46c:	4b07      	ldr	r3, [pc, #28]	@ (800a48c <pvTaskIncrementMutexHeldCount+0x24>)
 800a46e:	681b      	ldr	r3, [r3, #0]
 800a470:	2b00      	cmp	r3, #0
 800a472:	d004      	beq.n	800a47e <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800a474:	4b05      	ldr	r3, [pc, #20]	@ (800a48c <pvTaskIncrementMutexHeldCount+0x24>)
 800a476:	681b      	ldr	r3, [r3, #0]
 800a478:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800a47a:	3201      	adds	r2, #1
 800a47c:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 800a47e:	4b03      	ldr	r3, [pc, #12]	@ (800a48c <pvTaskIncrementMutexHeldCount+0x24>)
 800a480:	681b      	ldr	r3, [r3, #0]
	}
 800a482:	4618      	mov	r0, r3
 800a484:	46bd      	mov	sp, r7
 800a486:	bc80      	pop	{r7}
 800a488:	4770      	bx	lr
 800a48a:	bf00      	nop
 800a48c:	20000ea0 	.word	0x20000ea0

0800a490 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800a490:	b580      	push	{r7, lr}
 800a492:	b084      	sub	sp, #16
 800a494:	af00      	add	r7, sp, #0
 800a496:	6078      	str	r0, [r7, #4]
 800a498:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800a49a:	4b21      	ldr	r3, [pc, #132]	@ (800a520 <prvAddCurrentTaskToDelayedList+0x90>)
 800a49c:	681b      	ldr	r3, [r3, #0]
 800a49e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a4a0:	4b20      	ldr	r3, [pc, #128]	@ (800a524 <prvAddCurrentTaskToDelayedList+0x94>)
 800a4a2:	681b      	ldr	r3, [r3, #0]
 800a4a4:	3304      	adds	r3, #4
 800a4a6:	4618      	mov	r0, r3
 800a4a8:	f7fd ff36 	bl	8008318 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800a4ac:	687b      	ldr	r3, [r7, #4]
 800a4ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a4b2:	d10a      	bne.n	800a4ca <prvAddCurrentTaskToDelayedList+0x3a>
 800a4b4:	683b      	ldr	r3, [r7, #0]
 800a4b6:	2b00      	cmp	r3, #0
 800a4b8:	d007      	beq.n	800a4ca <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a4ba:	4b1a      	ldr	r3, [pc, #104]	@ (800a524 <prvAddCurrentTaskToDelayedList+0x94>)
 800a4bc:	681b      	ldr	r3, [r3, #0]
 800a4be:	3304      	adds	r3, #4
 800a4c0:	4619      	mov	r1, r3
 800a4c2:	4819      	ldr	r0, [pc, #100]	@ (800a528 <prvAddCurrentTaskToDelayedList+0x98>)
 800a4c4:	f7fd fecd 	bl	8008262 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800a4c8:	e026      	b.n	800a518 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800a4ca:	68fa      	ldr	r2, [r7, #12]
 800a4cc:	687b      	ldr	r3, [r7, #4]
 800a4ce:	4413      	add	r3, r2
 800a4d0:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800a4d2:	4b14      	ldr	r3, [pc, #80]	@ (800a524 <prvAddCurrentTaskToDelayedList+0x94>)
 800a4d4:	681b      	ldr	r3, [r3, #0]
 800a4d6:	68ba      	ldr	r2, [r7, #8]
 800a4d8:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800a4da:	68ba      	ldr	r2, [r7, #8]
 800a4dc:	68fb      	ldr	r3, [r7, #12]
 800a4de:	429a      	cmp	r2, r3
 800a4e0:	d209      	bcs.n	800a4f6 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a4e2:	4b12      	ldr	r3, [pc, #72]	@ (800a52c <prvAddCurrentTaskToDelayedList+0x9c>)
 800a4e4:	681a      	ldr	r2, [r3, #0]
 800a4e6:	4b0f      	ldr	r3, [pc, #60]	@ (800a524 <prvAddCurrentTaskToDelayedList+0x94>)
 800a4e8:	681b      	ldr	r3, [r3, #0]
 800a4ea:	3304      	adds	r3, #4
 800a4ec:	4619      	mov	r1, r3
 800a4ee:	4610      	mov	r0, r2
 800a4f0:	f7fd feda 	bl	80082a8 <vListInsert>
}
 800a4f4:	e010      	b.n	800a518 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a4f6:	4b0e      	ldr	r3, [pc, #56]	@ (800a530 <prvAddCurrentTaskToDelayedList+0xa0>)
 800a4f8:	681a      	ldr	r2, [r3, #0]
 800a4fa:	4b0a      	ldr	r3, [pc, #40]	@ (800a524 <prvAddCurrentTaskToDelayedList+0x94>)
 800a4fc:	681b      	ldr	r3, [r3, #0]
 800a4fe:	3304      	adds	r3, #4
 800a500:	4619      	mov	r1, r3
 800a502:	4610      	mov	r0, r2
 800a504:	f7fd fed0 	bl	80082a8 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800a508:	4b0a      	ldr	r3, [pc, #40]	@ (800a534 <prvAddCurrentTaskToDelayedList+0xa4>)
 800a50a:	681b      	ldr	r3, [r3, #0]
 800a50c:	68ba      	ldr	r2, [r7, #8]
 800a50e:	429a      	cmp	r2, r3
 800a510:	d202      	bcs.n	800a518 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800a512:	4a08      	ldr	r2, [pc, #32]	@ (800a534 <prvAddCurrentTaskToDelayedList+0xa4>)
 800a514:	68bb      	ldr	r3, [r7, #8]
 800a516:	6013      	str	r3, [r2, #0]
}
 800a518:	bf00      	nop
 800a51a:	3710      	adds	r7, #16
 800a51c:	46bd      	mov	sp, r7
 800a51e:	bd80      	pop	{r7, pc}
 800a520:	20001378 	.word	0x20001378
 800a524:	20000ea0 	.word	0x20000ea0
 800a528:	20001360 	.word	0x20001360
 800a52c:	20001330 	.word	0x20001330
 800a530:	2000132c 	.word	0x2000132c
 800a534:	20001394 	.word	0x20001394

0800a538 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800a538:	b580      	push	{r7, lr}
 800a53a:	b08a      	sub	sp, #40	@ 0x28
 800a53c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800a53e:	2300      	movs	r3, #0
 800a540:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800a542:	f000 fb11 	bl	800ab68 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800a546:	4b1d      	ldr	r3, [pc, #116]	@ (800a5bc <xTimerCreateTimerTask+0x84>)
 800a548:	681b      	ldr	r3, [r3, #0]
 800a54a:	2b00      	cmp	r3, #0
 800a54c:	d021      	beq.n	800a592 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800a54e:	2300      	movs	r3, #0
 800a550:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800a552:	2300      	movs	r3, #0
 800a554:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800a556:	1d3a      	adds	r2, r7, #4
 800a558:	f107 0108 	add.w	r1, r7, #8
 800a55c:	f107 030c 	add.w	r3, r7, #12
 800a560:	4618      	mov	r0, r3
 800a562:	f7fd fe39 	bl	80081d8 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800a566:	6879      	ldr	r1, [r7, #4]
 800a568:	68bb      	ldr	r3, [r7, #8]
 800a56a:	68fa      	ldr	r2, [r7, #12]
 800a56c:	9202      	str	r2, [sp, #8]
 800a56e:	9301      	str	r3, [sp, #4]
 800a570:	2302      	movs	r3, #2
 800a572:	9300      	str	r3, [sp, #0]
 800a574:	2300      	movs	r3, #0
 800a576:	460a      	mov	r2, r1
 800a578:	4911      	ldr	r1, [pc, #68]	@ (800a5c0 <xTimerCreateTimerTask+0x88>)
 800a57a:	4812      	ldr	r0, [pc, #72]	@ (800a5c4 <xTimerCreateTimerTask+0x8c>)
 800a57c:	f7fe ff20 	bl	80093c0 <xTaskCreateStatic>
 800a580:	4603      	mov	r3, r0
 800a582:	4a11      	ldr	r2, [pc, #68]	@ (800a5c8 <xTimerCreateTimerTask+0x90>)
 800a584:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800a586:	4b10      	ldr	r3, [pc, #64]	@ (800a5c8 <xTimerCreateTimerTask+0x90>)
 800a588:	681b      	ldr	r3, [r3, #0]
 800a58a:	2b00      	cmp	r3, #0
 800a58c:	d001      	beq.n	800a592 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800a58e:	2301      	movs	r3, #1
 800a590:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800a592:	697b      	ldr	r3, [r7, #20]
 800a594:	2b00      	cmp	r3, #0
 800a596:	d10b      	bne.n	800a5b0 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800a598:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a59c:	f383 8811 	msr	BASEPRI, r3
 800a5a0:	f3bf 8f6f 	isb	sy
 800a5a4:	f3bf 8f4f 	dsb	sy
 800a5a8:	613b      	str	r3, [r7, #16]
}
 800a5aa:	bf00      	nop
 800a5ac:	bf00      	nop
 800a5ae:	e7fd      	b.n	800a5ac <xTimerCreateTimerTask+0x74>
	return xReturn;
 800a5b0:	697b      	ldr	r3, [r7, #20]
}
 800a5b2:	4618      	mov	r0, r3
 800a5b4:	3718      	adds	r7, #24
 800a5b6:	46bd      	mov	sp, r7
 800a5b8:	bd80      	pop	{r7, pc}
 800a5ba:	bf00      	nop
 800a5bc:	200013d0 	.word	0x200013d0
 800a5c0:	0800c140 	.word	0x0800c140
 800a5c4:	0800a705 	.word	0x0800a705
 800a5c8:	200013d4 	.word	0x200013d4

0800a5cc <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800a5cc:	b580      	push	{r7, lr}
 800a5ce:	b08a      	sub	sp, #40	@ 0x28
 800a5d0:	af00      	add	r7, sp, #0
 800a5d2:	60f8      	str	r0, [r7, #12]
 800a5d4:	60b9      	str	r1, [r7, #8]
 800a5d6:	607a      	str	r2, [r7, #4]
 800a5d8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800a5da:	2300      	movs	r3, #0
 800a5dc:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800a5de:	68fb      	ldr	r3, [r7, #12]
 800a5e0:	2b00      	cmp	r3, #0
 800a5e2:	d10b      	bne.n	800a5fc <xTimerGenericCommand+0x30>
	__asm volatile
 800a5e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a5e8:	f383 8811 	msr	BASEPRI, r3
 800a5ec:	f3bf 8f6f 	isb	sy
 800a5f0:	f3bf 8f4f 	dsb	sy
 800a5f4:	623b      	str	r3, [r7, #32]
}
 800a5f6:	bf00      	nop
 800a5f8:	bf00      	nop
 800a5fa:	e7fd      	b.n	800a5f8 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800a5fc:	4b19      	ldr	r3, [pc, #100]	@ (800a664 <xTimerGenericCommand+0x98>)
 800a5fe:	681b      	ldr	r3, [r3, #0]
 800a600:	2b00      	cmp	r3, #0
 800a602:	d02a      	beq.n	800a65a <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800a604:	68bb      	ldr	r3, [r7, #8]
 800a606:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800a608:	687b      	ldr	r3, [r7, #4]
 800a60a:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800a60c:	68fb      	ldr	r3, [r7, #12]
 800a60e:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800a610:	68bb      	ldr	r3, [r7, #8]
 800a612:	2b05      	cmp	r3, #5
 800a614:	dc18      	bgt.n	800a648 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800a616:	f7ff fdad 	bl	800a174 <xTaskGetSchedulerState>
 800a61a:	4603      	mov	r3, r0
 800a61c:	2b02      	cmp	r3, #2
 800a61e:	d109      	bne.n	800a634 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800a620:	4b10      	ldr	r3, [pc, #64]	@ (800a664 <xTimerGenericCommand+0x98>)
 800a622:	6818      	ldr	r0, [r3, #0]
 800a624:	f107 0110 	add.w	r1, r7, #16
 800a628:	2300      	movs	r3, #0
 800a62a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a62c:	f7fe f852 	bl	80086d4 <xQueueGenericSend>
 800a630:	6278      	str	r0, [r7, #36]	@ 0x24
 800a632:	e012      	b.n	800a65a <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800a634:	4b0b      	ldr	r3, [pc, #44]	@ (800a664 <xTimerGenericCommand+0x98>)
 800a636:	6818      	ldr	r0, [r3, #0]
 800a638:	f107 0110 	add.w	r1, r7, #16
 800a63c:	2300      	movs	r3, #0
 800a63e:	2200      	movs	r2, #0
 800a640:	f7fe f848 	bl	80086d4 <xQueueGenericSend>
 800a644:	6278      	str	r0, [r7, #36]	@ 0x24
 800a646:	e008      	b.n	800a65a <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800a648:	4b06      	ldr	r3, [pc, #24]	@ (800a664 <xTimerGenericCommand+0x98>)
 800a64a:	6818      	ldr	r0, [r3, #0]
 800a64c:	f107 0110 	add.w	r1, r7, #16
 800a650:	2300      	movs	r3, #0
 800a652:	683a      	ldr	r2, [r7, #0]
 800a654:	f7fe f940 	bl	80088d8 <xQueueGenericSendFromISR>
 800a658:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800a65a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800a65c:	4618      	mov	r0, r3
 800a65e:	3728      	adds	r7, #40	@ 0x28
 800a660:	46bd      	mov	sp, r7
 800a662:	bd80      	pop	{r7, pc}
 800a664:	200013d0 	.word	0x200013d0

0800a668 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800a668:	b580      	push	{r7, lr}
 800a66a:	b088      	sub	sp, #32
 800a66c:	af02      	add	r7, sp, #8
 800a66e:	6078      	str	r0, [r7, #4]
 800a670:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a672:	4b23      	ldr	r3, [pc, #140]	@ (800a700 <prvProcessExpiredTimer+0x98>)
 800a674:	681b      	ldr	r3, [r3, #0]
 800a676:	68db      	ldr	r3, [r3, #12]
 800a678:	68db      	ldr	r3, [r3, #12]
 800a67a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a67c:	697b      	ldr	r3, [r7, #20]
 800a67e:	3304      	adds	r3, #4
 800a680:	4618      	mov	r0, r3
 800a682:	f7fd fe49 	bl	8008318 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a686:	697b      	ldr	r3, [r7, #20]
 800a688:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a68c:	f003 0304 	and.w	r3, r3, #4
 800a690:	2b00      	cmp	r3, #0
 800a692:	d023      	beq.n	800a6dc <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800a694:	697b      	ldr	r3, [r7, #20]
 800a696:	699a      	ldr	r2, [r3, #24]
 800a698:	687b      	ldr	r3, [r7, #4]
 800a69a:	18d1      	adds	r1, r2, r3
 800a69c:	687b      	ldr	r3, [r7, #4]
 800a69e:	683a      	ldr	r2, [r7, #0]
 800a6a0:	6978      	ldr	r0, [r7, #20]
 800a6a2:	f000 f8d3 	bl	800a84c <prvInsertTimerInActiveList>
 800a6a6:	4603      	mov	r3, r0
 800a6a8:	2b00      	cmp	r3, #0
 800a6aa:	d020      	beq.n	800a6ee <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800a6ac:	2300      	movs	r3, #0
 800a6ae:	9300      	str	r3, [sp, #0]
 800a6b0:	2300      	movs	r3, #0
 800a6b2:	687a      	ldr	r2, [r7, #4]
 800a6b4:	2100      	movs	r1, #0
 800a6b6:	6978      	ldr	r0, [r7, #20]
 800a6b8:	f7ff ff88 	bl	800a5cc <xTimerGenericCommand>
 800a6bc:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800a6be:	693b      	ldr	r3, [r7, #16]
 800a6c0:	2b00      	cmp	r3, #0
 800a6c2:	d114      	bne.n	800a6ee <prvProcessExpiredTimer+0x86>
	__asm volatile
 800a6c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a6c8:	f383 8811 	msr	BASEPRI, r3
 800a6cc:	f3bf 8f6f 	isb	sy
 800a6d0:	f3bf 8f4f 	dsb	sy
 800a6d4:	60fb      	str	r3, [r7, #12]
}
 800a6d6:	bf00      	nop
 800a6d8:	bf00      	nop
 800a6da:	e7fd      	b.n	800a6d8 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a6dc:	697b      	ldr	r3, [r7, #20]
 800a6de:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a6e2:	f023 0301 	bic.w	r3, r3, #1
 800a6e6:	b2da      	uxtb	r2, r3
 800a6e8:	697b      	ldr	r3, [r7, #20]
 800a6ea:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a6ee:	697b      	ldr	r3, [r7, #20]
 800a6f0:	6a1b      	ldr	r3, [r3, #32]
 800a6f2:	6978      	ldr	r0, [r7, #20]
 800a6f4:	4798      	blx	r3
}
 800a6f6:	bf00      	nop
 800a6f8:	3718      	adds	r7, #24
 800a6fa:	46bd      	mov	sp, r7
 800a6fc:	bd80      	pop	{r7, pc}
 800a6fe:	bf00      	nop
 800a700:	200013c8 	.word	0x200013c8

0800a704 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800a704:	b580      	push	{r7, lr}
 800a706:	b084      	sub	sp, #16
 800a708:	af00      	add	r7, sp, #0
 800a70a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800a70c:	f107 0308 	add.w	r3, r7, #8
 800a710:	4618      	mov	r0, r3
 800a712:	f000 f859 	bl	800a7c8 <prvGetNextExpireTime>
 800a716:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800a718:	68bb      	ldr	r3, [r7, #8]
 800a71a:	4619      	mov	r1, r3
 800a71c:	68f8      	ldr	r0, [r7, #12]
 800a71e:	f000 f805 	bl	800a72c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800a722:	f000 f8d5 	bl	800a8d0 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800a726:	bf00      	nop
 800a728:	e7f0      	b.n	800a70c <prvTimerTask+0x8>
	...

0800a72c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800a72c:	b580      	push	{r7, lr}
 800a72e:	b084      	sub	sp, #16
 800a730:	af00      	add	r7, sp, #0
 800a732:	6078      	str	r0, [r7, #4]
 800a734:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800a736:	f7ff f91b 	bl	8009970 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800a73a:	f107 0308 	add.w	r3, r7, #8
 800a73e:	4618      	mov	r0, r3
 800a740:	f000 f864 	bl	800a80c <prvSampleTimeNow>
 800a744:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800a746:	68bb      	ldr	r3, [r7, #8]
 800a748:	2b00      	cmp	r3, #0
 800a74a:	d130      	bne.n	800a7ae <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800a74c:	683b      	ldr	r3, [r7, #0]
 800a74e:	2b00      	cmp	r3, #0
 800a750:	d10a      	bne.n	800a768 <prvProcessTimerOrBlockTask+0x3c>
 800a752:	687a      	ldr	r2, [r7, #4]
 800a754:	68fb      	ldr	r3, [r7, #12]
 800a756:	429a      	cmp	r2, r3
 800a758:	d806      	bhi.n	800a768 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800a75a:	f7ff f917 	bl	800998c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800a75e:	68f9      	ldr	r1, [r7, #12]
 800a760:	6878      	ldr	r0, [r7, #4]
 800a762:	f7ff ff81 	bl	800a668 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800a766:	e024      	b.n	800a7b2 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800a768:	683b      	ldr	r3, [r7, #0]
 800a76a:	2b00      	cmp	r3, #0
 800a76c:	d008      	beq.n	800a780 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800a76e:	4b13      	ldr	r3, [pc, #76]	@ (800a7bc <prvProcessTimerOrBlockTask+0x90>)
 800a770:	681b      	ldr	r3, [r3, #0]
 800a772:	681b      	ldr	r3, [r3, #0]
 800a774:	2b00      	cmp	r3, #0
 800a776:	d101      	bne.n	800a77c <prvProcessTimerOrBlockTask+0x50>
 800a778:	2301      	movs	r3, #1
 800a77a:	e000      	b.n	800a77e <prvProcessTimerOrBlockTask+0x52>
 800a77c:	2300      	movs	r3, #0
 800a77e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800a780:	4b0f      	ldr	r3, [pc, #60]	@ (800a7c0 <prvProcessTimerOrBlockTask+0x94>)
 800a782:	6818      	ldr	r0, [r3, #0]
 800a784:	687a      	ldr	r2, [r7, #4]
 800a786:	68fb      	ldr	r3, [r7, #12]
 800a788:	1ad3      	subs	r3, r2, r3
 800a78a:	683a      	ldr	r2, [r7, #0]
 800a78c:	4619      	mov	r1, r3
 800a78e:	f7fe fde3 	bl	8009358 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800a792:	f7ff f8fb 	bl	800998c <xTaskResumeAll>
 800a796:	4603      	mov	r3, r0
 800a798:	2b00      	cmp	r3, #0
 800a79a:	d10a      	bne.n	800a7b2 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800a79c:	4b09      	ldr	r3, [pc, #36]	@ (800a7c4 <prvProcessTimerOrBlockTask+0x98>)
 800a79e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a7a2:	601a      	str	r2, [r3, #0]
 800a7a4:	f3bf 8f4f 	dsb	sy
 800a7a8:	f3bf 8f6f 	isb	sy
}
 800a7ac:	e001      	b.n	800a7b2 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800a7ae:	f7ff f8ed 	bl	800998c <xTaskResumeAll>
}
 800a7b2:	bf00      	nop
 800a7b4:	3710      	adds	r7, #16
 800a7b6:	46bd      	mov	sp, r7
 800a7b8:	bd80      	pop	{r7, pc}
 800a7ba:	bf00      	nop
 800a7bc:	200013cc 	.word	0x200013cc
 800a7c0:	200013d0 	.word	0x200013d0
 800a7c4:	e000ed04 	.word	0xe000ed04

0800a7c8 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800a7c8:	b480      	push	{r7}
 800a7ca:	b085      	sub	sp, #20
 800a7cc:	af00      	add	r7, sp, #0
 800a7ce:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800a7d0:	4b0d      	ldr	r3, [pc, #52]	@ (800a808 <prvGetNextExpireTime+0x40>)
 800a7d2:	681b      	ldr	r3, [r3, #0]
 800a7d4:	681b      	ldr	r3, [r3, #0]
 800a7d6:	2b00      	cmp	r3, #0
 800a7d8:	d101      	bne.n	800a7de <prvGetNextExpireTime+0x16>
 800a7da:	2201      	movs	r2, #1
 800a7dc:	e000      	b.n	800a7e0 <prvGetNextExpireTime+0x18>
 800a7de:	2200      	movs	r2, #0
 800a7e0:	687b      	ldr	r3, [r7, #4]
 800a7e2:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800a7e4:	687b      	ldr	r3, [r7, #4]
 800a7e6:	681b      	ldr	r3, [r3, #0]
 800a7e8:	2b00      	cmp	r3, #0
 800a7ea:	d105      	bne.n	800a7f8 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a7ec:	4b06      	ldr	r3, [pc, #24]	@ (800a808 <prvGetNextExpireTime+0x40>)
 800a7ee:	681b      	ldr	r3, [r3, #0]
 800a7f0:	68db      	ldr	r3, [r3, #12]
 800a7f2:	681b      	ldr	r3, [r3, #0]
 800a7f4:	60fb      	str	r3, [r7, #12]
 800a7f6:	e001      	b.n	800a7fc <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800a7f8:	2300      	movs	r3, #0
 800a7fa:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800a7fc:	68fb      	ldr	r3, [r7, #12]
}
 800a7fe:	4618      	mov	r0, r3
 800a800:	3714      	adds	r7, #20
 800a802:	46bd      	mov	sp, r7
 800a804:	bc80      	pop	{r7}
 800a806:	4770      	bx	lr
 800a808:	200013c8 	.word	0x200013c8

0800a80c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800a80c:	b580      	push	{r7, lr}
 800a80e:	b084      	sub	sp, #16
 800a810:	af00      	add	r7, sp, #0
 800a812:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800a814:	f7ff f958 	bl	8009ac8 <xTaskGetTickCount>
 800a818:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800a81a:	4b0b      	ldr	r3, [pc, #44]	@ (800a848 <prvSampleTimeNow+0x3c>)
 800a81c:	681b      	ldr	r3, [r3, #0]
 800a81e:	68fa      	ldr	r2, [r7, #12]
 800a820:	429a      	cmp	r2, r3
 800a822:	d205      	bcs.n	800a830 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800a824:	f000 f93a 	bl	800aa9c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800a828:	687b      	ldr	r3, [r7, #4]
 800a82a:	2201      	movs	r2, #1
 800a82c:	601a      	str	r2, [r3, #0]
 800a82e:	e002      	b.n	800a836 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800a830:	687b      	ldr	r3, [r7, #4]
 800a832:	2200      	movs	r2, #0
 800a834:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800a836:	4a04      	ldr	r2, [pc, #16]	@ (800a848 <prvSampleTimeNow+0x3c>)
 800a838:	68fb      	ldr	r3, [r7, #12]
 800a83a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800a83c:	68fb      	ldr	r3, [r7, #12]
}
 800a83e:	4618      	mov	r0, r3
 800a840:	3710      	adds	r7, #16
 800a842:	46bd      	mov	sp, r7
 800a844:	bd80      	pop	{r7, pc}
 800a846:	bf00      	nop
 800a848:	200013d8 	.word	0x200013d8

0800a84c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800a84c:	b580      	push	{r7, lr}
 800a84e:	b086      	sub	sp, #24
 800a850:	af00      	add	r7, sp, #0
 800a852:	60f8      	str	r0, [r7, #12]
 800a854:	60b9      	str	r1, [r7, #8]
 800a856:	607a      	str	r2, [r7, #4]
 800a858:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800a85a:	2300      	movs	r3, #0
 800a85c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800a85e:	68fb      	ldr	r3, [r7, #12]
 800a860:	68ba      	ldr	r2, [r7, #8]
 800a862:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a864:	68fb      	ldr	r3, [r7, #12]
 800a866:	68fa      	ldr	r2, [r7, #12]
 800a868:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800a86a:	68ba      	ldr	r2, [r7, #8]
 800a86c:	687b      	ldr	r3, [r7, #4]
 800a86e:	429a      	cmp	r2, r3
 800a870:	d812      	bhi.n	800a898 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a872:	687a      	ldr	r2, [r7, #4]
 800a874:	683b      	ldr	r3, [r7, #0]
 800a876:	1ad2      	subs	r2, r2, r3
 800a878:	68fb      	ldr	r3, [r7, #12]
 800a87a:	699b      	ldr	r3, [r3, #24]
 800a87c:	429a      	cmp	r2, r3
 800a87e:	d302      	bcc.n	800a886 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800a880:	2301      	movs	r3, #1
 800a882:	617b      	str	r3, [r7, #20]
 800a884:	e01b      	b.n	800a8be <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800a886:	4b10      	ldr	r3, [pc, #64]	@ (800a8c8 <prvInsertTimerInActiveList+0x7c>)
 800a888:	681a      	ldr	r2, [r3, #0]
 800a88a:	68fb      	ldr	r3, [r7, #12]
 800a88c:	3304      	adds	r3, #4
 800a88e:	4619      	mov	r1, r3
 800a890:	4610      	mov	r0, r2
 800a892:	f7fd fd09 	bl	80082a8 <vListInsert>
 800a896:	e012      	b.n	800a8be <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800a898:	687a      	ldr	r2, [r7, #4]
 800a89a:	683b      	ldr	r3, [r7, #0]
 800a89c:	429a      	cmp	r2, r3
 800a89e:	d206      	bcs.n	800a8ae <prvInsertTimerInActiveList+0x62>
 800a8a0:	68ba      	ldr	r2, [r7, #8]
 800a8a2:	683b      	ldr	r3, [r7, #0]
 800a8a4:	429a      	cmp	r2, r3
 800a8a6:	d302      	bcc.n	800a8ae <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800a8a8:	2301      	movs	r3, #1
 800a8aa:	617b      	str	r3, [r7, #20]
 800a8ac:	e007      	b.n	800a8be <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a8ae:	4b07      	ldr	r3, [pc, #28]	@ (800a8cc <prvInsertTimerInActiveList+0x80>)
 800a8b0:	681a      	ldr	r2, [r3, #0]
 800a8b2:	68fb      	ldr	r3, [r7, #12]
 800a8b4:	3304      	adds	r3, #4
 800a8b6:	4619      	mov	r1, r3
 800a8b8:	4610      	mov	r0, r2
 800a8ba:	f7fd fcf5 	bl	80082a8 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800a8be:	697b      	ldr	r3, [r7, #20]
}
 800a8c0:	4618      	mov	r0, r3
 800a8c2:	3718      	adds	r7, #24
 800a8c4:	46bd      	mov	sp, r7
 800a8c6:	bd80      	pop	{r7, pc}
 800a8c8:	200013cc 	.word	0x200013cc
 800a8cc:	200013c8 	.word	0x200013c8

0800a8d0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800a8d0:	b580      	push	{r7, lr}
 800a8d2:	b08e      	sub	sp, #56	@ 0x38
 800a8d4:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800a8d6:	e0ce      	b.n	800aa76 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800a8d8:	687b      	ldr	r3, [r7, #4]
 800a8da:	2b00      	cmp	r3, #0
 800a8dc:	da19      	bge.n	800a912 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800a8de:	1d3b      	adds	r3, r7, #4
 800a8e0:	3304      	adds	r3, #4
 800a8e2:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800a8e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a8e6:	2b00      	cmp	r3, #0
 800a8e8:	d10b      	bne.n	800a902 <prvProcessReceivedCommands+0x32>
	__asm volatile
 800a8ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a8ee:	f383 8811 	msr	BASEPRI, r3
 800a8f2:	f3bf 8f6f 	isb	sy
 800a8f6:	f3bf 8f4f 	dsb	sy
 800a8fa:	61fb      	str	r3, [r7, #28]
}
 800a8fc:	bf00      	nop
 800a8fe:	bf00      	nop
 800a900:	e7fd      	b.n	800a8fe <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800a902:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a904:	681b      	ldr	r3, [r3, #0]
 800a906:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a908:	6850      	ldr	r0, [r2, #4]
 800a90a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a90c:	6892      	ldr	r2, [r2, #8]
 800a90e:	4611      	mov	r1, r2
 800a910:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800a912:	687b      	ldr	r3, [r7, #4]
 800a914:	2b00      	cmp	r3, #0
 800a916:	f2c0 80ae 	blt.w	800aa76 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800a91a:	68fb      	ldr	r3, [r7, #12]
 800a91c:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800a91e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a920:	695b      	ldr	r3, [r3, #20]
 800a922:	2b00      	cmp	r3, #0
 800a924:	d004      	beq.n	800a930 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a926:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a928:	3304      	adds	r3, #4
 800a92a:	4618      	mov	r0, r3
 800a92c:	f7fd fcf4 	bl	8008318 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800a930:	463b      	mov	r3, r7
 800a932:	4618      	mov	r0, r3
 800a934:	f7ff ff6a 	bl	800a80c <prvSampleTimeNow>
 800a938:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800a93a:	687b      	ldr	r3, [r7, #4]
 800a93c:	2b09      	cmp	r3, #9
 800a93e:	f200 8097 	bhi.w	800aa70 <prvProcessReceivedCommands+0x1a0>
 800a942:	a201      	add	r2, pc, #4	@ (adr r2, 800a948 <prvProcessReceivedCommands+0x78>)
 800a944:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a948:	0800a971 	.word	0x0800a971
 800a94c:	0800a971 	.word	0x0800a971
 800a950:	0800a971 	.word	0x0800a971
 800a954:	0800a9e7 	.word	0x0800a9e7
 800a958:	0800a9fb 	.word	0x0800a9fb
 800a95c:	0800aa47 	.word	0x0800aa47
 800a960:	0800a971 	.word	0x0800a971
 800a964:	0800a971 	.word	0x0800a971
 800a968:	0800a9e7 	.word	0x0800a9e7
 800a96c:	0800a9fb 	.word	0x0800a9fb
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a970:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a972:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a976:	f043 0301 	orr.w	r3, r3, #1
 800a97a:	b2da      	uxtb	r2, r3
 800a97c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a97e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800a982:	68ba      	ldr	r2, [r7, #8]
 800a984:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a986:	699b      	ldr	r3, [r3, #24]
 800a988:	18d1      	adds	r1, r2, r3
 800a98a:	68bb      	ldr	r3, [r7, #8]
 800a98c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a98e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a990:	f7ff ff5c 	bl	800a84c <prvInsertTimerInActiveList>
 800a994:	4603      	mov	r3, r0
 800a996:	2b00      	cmp	r3, #0
 800a998:	d06c      	beq.n	800aa74 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a99a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a99c:	6a1b      	ldr	r3, [r3, #32]
 800a99e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a9a0:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a9a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a9a4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a9a8:	f003 0304 	and.w	r3, r3, #4
 800a9ac:	2b00      	cmp	r3, #0
 800a9ae:	d061      	beq.n	800aa74 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800a9b0:	68ba      	ldr	r2, [r7, #8]
 800a9b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a9b4:	699b      	ldr	r3, [r3, #24]
 800a9b6:	441a      	add	r2, r3
 800a9b8:	2300      	movs	r3, #0
 800a9ba:	9300      	str	r3, [sp, #0]
 800a9bc:	2300      	movs	r3, #0
 800a9be:	2100      	movs	r1, #0
 800a9c0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a9c2:	f7ff fe03 	bl	800a5cc <xTimerGenericCommand>
 800a9c6:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800a9c8:	6a3b      	ldr	r3, [r7, #32]
 800a9ca:	2b00      	cmp	r3, #0
 800a9cc:	d152      	bne.n	800aa74 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800a9ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a9d2:	f383 8811 	msr	BASEPRI, r3
 800a9d6:	f3bf 8f6f 	isb	sy
 800a9da:	f3bf 8f4f 	dsb	sy
 800a9de:	61bb      	str	r3, [r7, #24]
}
 800a9e0:	bf00      	nop
 800a9e2:	bf00      	nop
 800a9e4:	e7fd      	b.n	800a9e2 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a9e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a9e8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a9ec:	f023 0301 	bic.w	r3, r3, #1
 800a9f0:	b2da      	uxtb	r2, r3
 800a9f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a9f4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800a9f8:	e03d      	b.n	800aa76 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a9fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a9fc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800aa00:	f043 0301 	orr.w	r3, r3, #1
 800aa04:	b2da      	uxtb	r2, r3
 800aa06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aa08:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800aa0c:	68ba      	ldr	r2, [r7, #8]
 800aa0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aa10:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800aa12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aa14:	699b      	ldr	r3, [r3, #24]
 800aa16:	2b00      	cmp	r3, #0
 800aa18:	d10b      	bne.n	800aa32 <prvProcessReceivedCommands+0x162>
	__asm volatile
 800aa1a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aa1e:	f383 8811 	msr	BASEPRI, r3
 800aa22:	f3bf 8f6f 	isb	sy
 800aa26:	f3bf 8f4f 	dsb	sy
 800aa2a:	617b      	str	r3, [r7, #20]
}
 800aa2c:	bf00      	nop
 800aa2e:	bf00      	nop
 800aa30:	e7fd      	b.n	800aa2e <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800aa32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aa34:	699a      	ldr	r2, [r3, #24]
 800aa36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aa38:	18d1      	adds	r1, r2, r3
 800aa3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aa3c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800aa3e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800aa40:	f7ff ff04 	bl	800a84c <prvInsertTimerInActiveList>
					break;
 800aa44:	e017      	b.n	800aa76 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800aa46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aa48:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800aa4c:	f003 0302 	and.w	r3, r3, #2
 800aa50:	2b00      	cmp	r3, #0
 800aa52:	d103      	bne.n	800aa5c <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800aa54:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800aa56:	f000 fb89 	bl	800b16c <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800aa5a:	e00c      	b.n	800aa76 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800aa5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aa5e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800aa62:	f023 0301 	bic.w	r3, r3, #1
 800aa66:	b2da      	uxtb	r2, r3
 800aa68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aa6a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800aa6e:	e002      	b.n	800aa76 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800aa70:	bf00      	nop
 800aa72:	e000      	b.n	800aa76 <prvProcessReceivedCommands+0x1a6>
					break;
 800aa74:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800aa76:	4b08      	ldr	r3, [pc, #32]	@ (800aa98 <prvProcessReceivedCommands+0x1c8>)
 800aa78:	681b      	ldr	r3, [r3, #0]
 800aa7a:	1d39      	adds	r1, r7, #4
 800aa7c:	2200      	movs	r2, #0
 800aa7e:	4618      	mov	r0, r3
 800aa80:	f7fe f858 	bl	8008b34 <xQueueReceive>
 800aa84:	4603      	mov	r3, r0
 800aa86:	2b00      	cmp	r3, #0
 800aa88:	f47f af26 	bne.w	800a8d8 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800aa8c:	bf00      	nop
 800aa8e:	bf00      	nop
 800aa90:	3730      	adds	r7, #48	@ 0x30
 800aa92:	46bd      	mov	sp, r7
 800aa94:	bd80      	pop	{r7, pc}
 800aa96:	bf00      	nop
 800aa98:	200013d0 	.word	0x200013d0

0800aa9c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800aa9c:	b580      	push	{r7, lr}
 800aa9e:	b088      	sub	sp, #32
 800aaa0:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800aaa2:	e049      	b.n	800ab38 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800aaa4:	4b2e      	ldr	r3, [pc, #184]	@ (800ab60 <prvSwitchTimerLists+0xc4>)
 800aaa6:	681b      	ldr	r3, [r3, #0]
 800aaa8:	68db      	ldr	r3, [r3, #12]
 800aaaa:	681b      	ldr	r3, [r3, #0]
 800aaac:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800aaae:	4b2c      	ldr	r3, [pc, #176]	@ (800ab60 <prvSwitchTimerLists+0xc4>)
 800aab0:	681b      	ldr	r3, [r3, #0]
 800aab2:	68db      	ldr	r3, [r3, #12]
 800aab4:	68db      	ldr	r3, [r3, #12]
 800aab6:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800aab8:	68fb      	ldr	r3, [r7, #12]
 800aaba:	3304      	adds	r3, #4
 800aabc:	4618      	mov	r0, r3
 800aabe:	f7fd fc2b 	bl	8008318 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800aac2:	68fb      	ldr	r3, [r7, #12]
 800aac4:	6a1b      	ldr	r3, [r3, #32]
 800aac6:	68f8      	ldr	r0, [r7, #12]
 800aac8:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800aaca:	68fb      	ldr	r3, [r7, #12]
 800aacc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800aad0:	f003 0304 	and.w	r3, r3, #4
 800aad4:	2b00      	cmp	r3, #0
 800aad6:	d02f      	beq.n	800ab38 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800aad8:	68fb      	ldr	r3, [r7, #12]
 800aada:	699b      	ldr	r3, [r3, #24]
 800aadc:	693a      	ldr	r2, [r7, #16]
 800aade:	4413      	add	r3, r2
 800aae0:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800aae2:	68ba      	ldr	r2, [r7, #8]
 800aae4:	693b      	ldr	r3, [r7, #16]
 800aae6:	429a      	cmp	r2, r3
 800aae8:	d90e      	bls.n	800ab08 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800aaea:	68fb      	ldr	r3, [r7, #12]
 800aaec:	68ba      	ldr	r2, [r7, #8]
 800aaee:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800aaf0:	68fb      	ldr	r3, [r7, #12]
 800aaf2:	68fa      	ldr	r2, [r7, #12]
 800aaf4:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800aaf6:	4b1a      	ldr	r3, [pc, #104]	@ (800ab60 <prvSwitchTimerLists+0xc4>)
 800aaf8:	681a      	ldr	r2, [r3, #0]
 800aafa:	68fb      	ldr	r3, [r7, #12]
 800aafc:	3304      	adds	r3, #4
 800aafe:	4619      	mov	r1, r3
 800ab00:	4610      	mov	r0, r2
 800ab02:	f7fd fbd1 	bl	80082a8 <vListInsert>
 800ab06:	e017      	b.n	800ab38 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800ab08:	2300      	movs	r3, #0
 800ab0a:	9300      	str	r3, [sp, #0]
 800ab0c:	2300      	movs	r3, #0
 800ab0e:	693a      	ldr	r2, [r7, #16]
 800ab10:	2100      	movs	r1, #0
 800ab12:	68f8      	ldr	r0, [r7, #12]
 800ab14:	f7ff fd5a 	bl	800a5cc <xTimerGenericCommand>
 800ab18:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800ab1a:	687b      	ldr	r3, [r7, #4]
 800ab1c:	2b00      	cmp	r3, #0
 800ab1e:	d10b      	bne.n	800ab38 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800ab20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ab24:	f383 8811 	msr	BASEPRI, r3
 800ab28:	f3bf 8f6f 	isb	sy
 800ab2c:	f3bf 8f4f 	dsb	sy
 800ab30:	603b      	str	r3, [r7, #0]
}
 800ab32:	bf00      	nop
 800ab34:	bf00      	nop
 800ab36:	e7fd      	b.n	800ab34 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800ab38:	4b09      	ldr	r3, [pc, #36]	@ (800ab60 <prvSwitchTimerLists+0xc4>)
 800ab3a:	681b      	ldr	r3, [r3, #0]
 800ab3c:	681b      	ldr	r3, [r3, #0]
 800ab3e:	2b00      	cmp	r3, #0
 800ab40:	d1b0      	bne.n	800aaa4 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800ab42:	4b07      	ldr	r3, [pc, #28]	@ (800ab60 <prvSwitchTimerLists+0xc4>)
 800ab44:	681b      	ldr	r3, [r3, #0]
 800ab46:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800ab48:	4b06      	ldr	r3, [pc, #24]	@ (800ab64 <prvSwitchTimerLists+0xc8>)
 800ab4a:	681b      	ldr	r3, [r3, #0]
 800ab4c:	4a04      	ldr	r2, [pc, #16]	@ (800ab60 <prvSwitchTimerLists+0xc4>)
 800ab4e:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800ab50:	4a04      	ldr	r2, [pc, #16]	@ (800ab64 <prvSwitchTimerLists+0xc8>)
 800ab52:	697b      	ldr	r3, [r7, #20]
 800ab54:	6013      	str	r3, [r2, #0]
}
 800ab56:	bf00      	nop
 800ab58:	3718      	adds	r7, #24
 800ab5a:	46bd      	mov	sp, r7
 800ab5c:	bd80      	pop	{r7, pc}
 800ab5e:	bf00      	nop
 800ab60:	200013c8 	.word	0x200013c8
 800ab64:	200013cc 	.word	0x200013cc

0800ab68 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800ab68:	b580      	push	{r7, lr}
 800ab6a:	b082      	sub	sp, #8
 800ab6c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800ab6e:	f000 f92d 	bl	800adcc <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800ab72:	4b15      	ldr	r3, [pc, #84]	@ (800abc8 <prvCheckForValidListAndQueue+0x60>)
 800ab74:	681b      	ldr	r3, [r3, #0]
 800ab76:	2b00      	cmp	r3, #0
 800ab78:	d120      	bne.n	800abbc <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800ab7a:	4814      	ldr	r0, [pc, #80]	@ (800abcc <prvCheckForValidListAndQueue+0x64>)
 800ab7c:	f7fd fb46 	bl	800820c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800ab80:	4813      	ldr	r0, [pc, #76]	@ (800abd0 <prvCheckForValidListAndQueue+0x68>)
 800ab82:	f7fd fb43 	bl	800820c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800ab86:	4b13      	ldr	r3, [pc, #76]	@ (800abd4 <prvCheckForValidListAndQueue+0x6c>)
 800ab88:	4a10      	ldr	r2, [pc, #64]	@ (800abcc <prvCheckForValidListAndQueue+0x64>)
 800ab8a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800ab8c:	4b12      	ldr	r3, [pc, #72]	@ (800abd8 <prvCheckForValidListAndQueue+0x70>)
 800ab8e:	4a10      	ldr	r2, [pc, #64]	@ (800abd0 <prvCheckForValidListAndQueue+0x68>)
 800ab90:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800ab92:	2300      	movs	r3, #0
 800ab94:	9300      	str	r3, [sp, #0]
 800ab96:	4b11      	ldr	r3, [pc, #68]	@ (800abdc <prvCheckForValidListAndQueue+0x74>)
 800ab98:	4a11      	ldr	r2, [pc, #68]	@ (800abe0 <prvCheckForValidListAndQueue+0x78>)
 800ab9a:	2110      	movs	r1, #16
 800ab9c:	200a      	movs	r0, #10
 800ab9e:	f7fd fc4f 	bl	8008440 <xQueueGenericCreateStatic>
 800aba2:	4603      	mov	r3, r0
 800aba4:	4a08      	ldr	r2, [pc, #32]	@ (800abc8 <prvCheckForValidListAndQueue+0x60>)
 800aba6:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800aba8:	4b07      	ldr	r3, [pc, #28]	@ (800abc8 <prvCheckForValidListAndQueue+0x60>)
 800abaa:	681b      	ldr	r3, [r3, #0]
 800abac:	2b00      	cmp	r3, #0
 800abae:	d005      	beq.n	800abbc <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800abb0:	4b05      	ldr	r3, [pc, #20]	@ (800abc8 <prvCheckForValidListAndQueue+0x60>)
 800abb2:	681b      	ldr	r3, [r3, #0]
 800abb4:	490b      	ldr	r1, [pc, #44]	@ (800abe4 <prvCheckForValidListAndQueue+0x7c>)
 800abb6:	4618      	mov	r0, r3
 800abb8:	f7fe fb7c 	bl	80092b4 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800abbc:	f000 f936 	bl	800ae2c <vPortExitCritical>
}
 800abc0:	bf00      	nop
 800abc2:	46bd      	mov	sp, r7
 800abc4:	bd80      	pop	{r7, pc}
 800abc6:	bf00      	nop
 800abc8:	200013d0 	.word	0x200013d0
 800abcc:	200013a0 	.word	0x200013a0
 800abd0:	200013b4 	.word	0x200013b4
 800abd4:	200013c8 	.word	0x200013c8
 800abd8:	200013cc 	.word	0x200013cc
 800abdc:	2000147c 	.word	0x2000147c
 800abe0:	200013dc 	.word	0x200013dc
 800abe4:	0800c148 	.word	0x0800c148

0800abe8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800abe8:	b480      	push	{r7}
 800abea:	b085      	sub	sp, #20
 800abec:	af00      	add	r7, sp, #0
 800abee:	60f8      	str	r0, [r7, #12]
 800abf0:	60b9      	str	r1, [r7, #8]
 800abf2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 800abf4:	68fb      	ldr	r3, [r7, #12]
 800abf6:	3b04      	subs	r3, #4
 800abf8:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800abfa:	68fb      	ldr	r3, [r7, #12]
 800abfc:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800ac00:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800ac02:	68fb      	ldr	r3, [r7, #12]
 800ac04:	3b04      	subs	r3, #4
 800ac06:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800ac08:	68bb      	ldr	r3, [r7, #8]
 800ac0a:	f023 0201 	bic.w	r2, r3, #1
 800ac0e:	68fb      	ldr	r3, [r7, #12]
 800ac10:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800ac12:	68fb      	ldr	r3, [r7, #12]
 800ac14:	3b04      	subs	r3, #4
 800ac16:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800ac18:	4a08      	ldr	r2, [pc, #32]	@ (800ac3c <pxPortInitialiseStack+0x54>)
 800ac1a:	68fb      	ldr	r3, [r7, #12]
 800ac1c:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800ac1e:	68fb      	ldr	r3, [r7, #12]
 800ac20:	3b14      	subs	r3, #20
 800ac22:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800ac24:	687a      	ldr	r2, [r7, #4]
 800ac26:	68fb      	ldr	r3, [r7, #12]
 800ac28:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800ac2a:	68fb      	ldr	r3, [r7, #12]
 800ac2c:	3b20      	subs	r3, #32
 800ac2e:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800ac30:	68fb      	ldr	r3, [r7, #12]
}
 800ac32:	4618      	mov	r0, r3
 800ac34:	3714      	adds	r7, #20
 800ac36:	46bd      	mov	sp, r7
 800ac38:	bc80      	pop	{r7}
 800ac3a:	4770      	bx	lr
 800ac3c:	0800ac41 	.word	0x0800ac41

0800ac40 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800ac40:	b480      	push	{r7}
 800ac42:	b085      	sub	sp, #20
 800ac44:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 800ac46:	2300      	movs	r3, #0
 800ac48:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800ac4a:	4b12      	ldr	r3, [pc, #72]	@ (800ac94 <prvTaskExitError+0x54>)
 800ac4c:	681b      	ldr	r3, [r3, #0]
 800ac4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ac52:	d00b      	beq.n	800ac6c <prvTaskExitError+0x2c>
	__asm volatile
 800ac54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ac58:	f383 8811 	msr	BASEPRI, r3
 800ac5c:	f3bf 8f6f 	isb	sy
 800ac60:	f3bf 8f4f 	dsb	sy
 800ac64:	60fb      	str	r3, [r7, #12]
}
 800ac66:	bf00      	nop
 800ac68:	bf00      	nop
 800ac6a:	e7fd      	b.n	800ac68 <prvTaskExitError+0x28>
	__asm volatile
 800ac6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ac70:	f383 8811 	msr	BASEPRI, r3
 800ac74:	f3bf 8f6f 	isb	sy
 800ac78:	f3bf 8f4f 	dsb	sy
 800ac7c:	60bb      	str	r3, [r7, #8]
}
 800ac7e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800ac80:	bf00      	nop
 800ac82:	687b      	ldr	r3, [r7, #4]
 800ac84:	2b00      	cmp	r3, #0
 800ac86:	d0fc      	beq.n	800ac82 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800ac88:	bf00      	nop
 800ac8a:	bf00      	nop
 800ac8c:	3714      	adds	r7, #20
 800ac8e:	46bd      	mov	sp, r7
 800ac90:	bc80      	pop	{r7}
 800ac92:	4770      	bx	lr
 800ac94:	20000024 	.word	0x20000024
	...

0800aca0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800aca0:	4b07      	ldr	r3, [pc, #28]	@ (800acc0 <pxCurrentTCBConst2>)
 800aca2:	6819      	ldr	r1, [r3, #0]
 800aca4:	6808      	ldr	r0, [r1, #0]
 800aca6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800acaa:	f380 8809 	msr	PSP, r0
 800acae:	f3bf 8f6f 	isb	sy
 800acb2:	f04f 0000 	mov.w	r0, #0
 800acb6:	f380 8811 	msr	BASEPRI, r0
 800acba:	f04e 0e0d 	orr.w	lr, lr, #13
 800acbe:	4770      	bx	lr

0800acc0 <pxCurrentTCBConst2>:
 800acc0:	20000ea0 	.word	0x20000ea0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800acc4:	bf00      	nop
 800acc6:	bf00      	nop

0800acc8 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 800acc8:	4806      	ldr	r0, [pc, #24]	@ (800ace4 <prvPortStartFirstTask+0x1c>)
 800acca:	6800      	ldr	r0, [r0, #0]
 800accc:	6800      	ldr	r0, [r0, #0]
 800acce:	f380 8808 	msr	MSP, r0
 800acd2:	b662      	cpsie	i
 800acd4:	b661      	cpsie	f
 800acd6:	f3bf 8f4f 	dsb	sy
 800acda:	f3bf 8f6f 	isb	sy
 800acde:	df00      	svc	0
 800ace0:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800ace2:	bf00      	nop
 800ace4:	e000ed08 	.word	0xe000ed08

0800ace8 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800ace8:	b580      	push	{r7, lr}
 800acea:	b084      	sub	sp, #16
 800acec:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800acee:	4b32      	ldr	r3, [pc, #200]	@ (800adb8 <xPortStartScheduler+0xd0>)
 800acf0:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800acf2:	68fb      	ldr	r3, [r7, #12]
 800acf4:	781b      	ldrb	r3, [r3, #0]
 800acf6:	b2db      	uxtb	r3, r3
 800acf8:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800acfa:	68fb      	ldr	r3, [r7, #12]
 800acfc:	22ff      	movs	r2, #255	@ 0xff
 800acfe:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800ad00:	68fb      	ldr	r3, [r7, #12]
 800ad02:	781b      	ldrb	r3, [r3, #0]
 800ad04:	b2db      	uxtb	r3, r3
 800ad06:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800ad08:	78fb      	ldrb	r3, [r7, #3]
 800ad0a:	b2db      	uxtb	r3, r3
 800ad0c:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800ad10:	b2da      	uxtb	r2, r3
 800ad12:	4b2a      	ldr	r3, [pc, #168]	@ (800adbc <xPortStartScheduler+0xd4>)
 800ad14:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800ad16:	4b2a      	ldr	r3, [pc, #168]	@ (800adc0 <xPortStartScheduler+0xd8>)
 800ad18:	2207      	movs	r2, #7
 800ad1a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800ad1c:	e009      	b.n	800ad32 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800ad1e:	4b28      	ldr	r3, [pc, #160]	@ (800adc0 <xPortStartScheduler+0xd8>)
 800ad20:	681b      	ldr	r3, [r3, #0]
 800ad22:	3b01      	subs	r3, #1
 800ad24:	4a26      	ldr	r2, [pc, #152]	@ (800adc0 <xPortStartScheduler+0xd8>)
 800ad26:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800ad28:	78fb      	ldrb	r3, [r7, #3]
 800ad2a:	b2db      	uxtb	r3, r3
 800ad2c:	005b      	lsls	r3, r3, #1
 800ad2e:	b2db      	uxtb	r3, r3
 800ad30:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800ad32:	78fb      	ldrb	r3, [r7, #3]
 800ad34:	b2db      	uxtb	r3, r3
 800ad36:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ad3a:	2b80      	cmp	r3, #128	@ 0x80
 800ad3c:	d0ef      	beq.n	800ad1e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800ad3e:	4b20      	ldr	r3, [pc, #128]	@ (800adc0 <xPortStartScheduler+0xd8>)
 800ad40:	681b      	ldr	r3, [r3, #0]
 800ad42:	f1c3 0307 	rsb	r3, r3, #7
 800ad46:	2b04      	cmp	r3, #4
 800ad48:	d00b      	beq.n	800ad62 <xPortStartScheduler+0x7a>
	__asm volatile
 800ad4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ad4e:	f383 8811 	msr	BASEPRI, r3
 800ad52:	f3bf 8f6f 	isb	sy
 800ad56:	f3bf 8f4f 	dsb	sy
 800ad5a:	60bb      	str	r3, [r7, #8]
}
 800ad5c:	bf00      	nop
 800ad5e:	bf00      	nop
 800ad60:	e7fd      	b.n	800ad5e <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800ad62:	4b17      	ldr	r3, [pc, #92]	@ (800adc0 <xPortStartScheduler+0xd8>)
 800ad64:	681b      	ldr	r3, [r3, #0]
 800ad66:	021b      	lsls	r3, r3, #8
 800ad68:	4a15      	ldr	r2, [pc, #84]	@ (800adc0 <xPortStartScheduler+0xd8>)
 800ad6a:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800ad6c:	4b14      	ldr	r3, [pc, #80]	@ (800adc0 <xPortStartScheduler+0xd8>)
 800ad6e:	681b      	ldr	r3, [r3, #0]
 800ad70:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800ad74:	4a12      	ldr	r2, [pc, #72]	@ (800adc0 <xPortStartScheduler+0xd8>)
 800ad76:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800ad78:	687b      	ldr	r3, [r7, #4]
 800ad7a:	b2da      	uxtb	r2, r3
 800ad7c:	68fb      	ldr	r3, [r7, #12]
 800ad7e:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800ad80:	4b10      	ldr	r3, [pc, #64]	@ (800adc4 <xPortStartScheduler+0xdc>)
 800ad82:	681b      	ldr	r3, [r3, #0]
 800ad84:	4a0f      	ldr	r2, [pc, #60]	@ (800adc4 <xPortStartScheduler+0xdc>)
 800ad86:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800ad8a:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800ad8c:	4b0d      	ldr	r3, [pc, #52]	@ (800adc4 <xPortStartScheduler+0xdc>)
 800ad8e:	681b      	ldr	r3, [r3, #0]
 800ad90:	4a0c      	ldr	r2, [pc, #48]	@ (800adc4 <xPortStartScheduler+0xdc>)
 800ad92:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800ad96:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800ad98:	f000 f8b8 	bl	800af0c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800ad9c:	4b0a      	ldr	r3, [pc, #40]	@ (800adc8 <xPortStartScheduler+0xe0>)
 800ad9e:	2200      	movs	r2, #0
 800ada0:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800ada2:	f7ff ff91 	bl	800acc8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800ada6:	f7fe ff69 	bl	8009c7c <vTaskSwitchContext>
	prvTaskExitError();
 800adaa:	f7ff ff49 	bl	800ac40 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800adae:	2300      	movs	r3, #0
}
 800adb0:	4618      	mov	r0, r3
 800adb2:	3710      	adds	r7, #16
 800adb4:	46bd      	mov	sp, r7
 800adb6:	bd80      	pop	{r7, pc}
 800adb8:	e000e400 	.word	0xe000e400
 800adbc:	200014cc 	.word	0x200014cc
 800adc0:	200014d0 	.word	0x200014d0
 800adc4:	e000ed20 	.word	0xe000ed20
 800adc8:	20000024 	.word	0x20000024

0800adcc <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800adcc:	b480      	push	{r7}
 800adce:	b083      	sub	sp, #12
 800add0:	af00      	add	r7, sp, #0
	__asm volatile
 800add2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800add6:	f383 8811 	msr	BASEPRI, r3
 800adda:	f3bf 8f6f 	isb	sy
 800adde:	f3bf 8f4f 	dsb	sy
 800ade2:	607b      	str	r3, [r7, #4]
}
 800ade4:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800ade6:	4b0f      	ldr	r3, [pc, #60]	@ (800ae24 <vPortEnterCritical+0x58>)
 800ade8:	681b      	ldr	r3, [r3, #0]
 800adea:	3301      	adds	r3, #1
 800adec:	4a0d      	ldr	r2, [pc, #52]	@ (800ae24 <vPortEnterCritical+0x58>)
 800adee:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800adf0:	4b0c      	ldr	r3, [pc, #48]	@ (800ae24 <vPortEnterCritical+0x58>)
 800adf2:	681b      	ldr	r3, [r3, #0]
 800adf4:	2b01      	cmp	r3, #1
 800adf6:	d110      	bne.n	800ae1a <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800adf8:	4b0b      	ldr	r3, [pc, #44]	@ (800ae28 <vPortEnterCritical+0x5c>)
 800adfa:	681b      	ldr	r3, [r3, #0]
 800adfc:	b2db      	uxtb	r3, r3
 800adfe:	2b00      	cmp	r3, #0
 800ae00:	d00b      	beq.n	800ae1a <vPortEnterCritical+0x4e>
	__asm volatile
 800ae02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ae06:	f383 8811 	msr	BASEPRI, r3
 800ae0a:	f3bf 8f6f 	isb	sy
 800ae0e:	f3bf 8f4f 	dsb	sy
 800ae12:	603b      	str	r3, [r7, #0]
}
 800ae14:	bf00      	nop
 800ae16:	bf00      	nop
 800ae18:	e7fd      	b.n	800ae16 <vPortEnterCritical+0x4a>
	}
}
 800ae1a:	bf00      	nop
 800ae1c:	370c      	adds	r7, #12
 800ae1e:	46bd      	mov	sp, r7
 800ae20:	bc80      	pop	{r7}
 800ae22:	4770      	bx	lr
 800ae24:	20000024 	.word	0x20000024
 800ae28:	e000ed04 	.word	0xe000ed04

0800ae2c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800ae2c:	b480      	push	{r7}
 800ae2e:	b083      	sub	sp, #12
 800ae30:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800ae32:	4b12      	ldr	r3, [pc, #72]	@ (800ae7c <vPortExitCritical+0x50>)
 800ae34:	681b      	ldr	r3, [r3, #0]
 800ae36:	2b00      	cmp	r3, #0
 800ae38:	d10b      	bne.n	800ae52 <vPortExitCritical+0x26>
	__asm volatile
 800ae3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ae3e:	f383 8811 	msr	BASEPRI, r3
 800ae42:	f3bf 8f6f 	isb	sy
 800ae46:	f3bf 8f4f 	dsb	sy
 800ae4a:	607b      	str	r3, [r7, #4]
}
 800ae4c:	bf00      	nop
 800ae4e:	bf00      	nop
 800ae50:	e7fd      	b.n	800ae4e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800ae52:	4b0a      	ldr	r3, [pc, #40]	@ (800ae7c <vPortExitCritical+0x50>)
 800ae54:	681b      	ldr	r3, [r3, #0]
 800ae56:	3b01      	subs	r3, #1
 800ae58:	4a08      	ldr	r2, [pc, #32]	@ (800ae7c <vPortExitCritical+0x50>)
 800ae5a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800ae5c:	4b07      	ldr	r3, [pc, #28]	@ (800ae7c <vPortExitCritical+0x50>)
 800ae5e:	681b      	ldr	r3, [r3, #0]
 800ae60:	2b00      	cmp	r3, #0
 800ae62:	d105      	bne.n	800ae70 <vPortExitCritical+0x44>
 800ae64:	2300      	movs	r3, #0
 800ae66:	603b      	str	r3, [r7, #0]
	__asm volatile
 800ae68:	683b      	ldr	r3, [r7, #0]
 800ae6a:	f383 8811 	msr	BASEPRI, r3
}
 800ae6e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800ae70:	bf00      	nop
 800ae72:	370c      	adds	r7, #12
 800ae74:	46bd      	mov	sp, r7
 800ae76:	bc80      	pop	{r7}
 800ae78:	4770      	bx	lr
 800ae7a:	bf00      	nop
 800ae7c:	20000024 	.word	0x20000024

0800ae80 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800ae80:	f3ef 8009 	mrs	r0, PSP
 800ae84:	f3bf 8f6f 	isb	sy
 800ae88:	4b0d      	ldr	r3, [pc, #52]	@ (800aec0 <pxCurrentTCBConst>)
 800ae8a:	681a      	ldr	r2, [r3, #0]
 800ae8c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800ae90:	6010      	str	r0, [r2, #0]
 800ae92:	e92d 4008 	stmdb	sp!, {r3, lr}
 800ae96:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800ae9a:	f380 8811 	msr	BASEPRI, r0
 800ae9e:	f7fe feed 	bl	8009c7c <vTaskSwitchContext>
 800aea2:	f04f 0000 	mov.w	r0, #0
 800aea6:	f380 8811 	msr	BASEPRI, r0
 800aeaa:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800aeae:	6819      	ldr	r1, [r3, #0]
 800aeb0:	6808      	ldr	r0, [r1, #0]
 800aeb2:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800aeb6:	f380 8809 	msr	PSP, r0
 800aeba:	f3bf 8f6f 	isb	sy
 800aebe:	4770      	bx	lr

0800aec0 <pxCurrentTCBConst>:
 800aec0:	20000ea0 	.word	0x20000ea0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800aec4:	bf00      	nop
 800aec6:	bf00      	nop

0800aec8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800aec8:	b580      	push	{r7, lr}
 800aeca:	b082      	sub	sp, #8
 800aecc:	af00      	add	r7, sp, #0
	__asm volatile
 800aece:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aed2:	f383 8811 	msr	BASEPRI, r3
 800aed6:	f3bf 8f6f 	isb	sy
 800aeda:	f3bf 8f4f 	dsb	sy
 800aede:	607b      	str	r3, [r7, #4]
}
 800aee0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800aee2:	f7fe fe11 	bl	8009b08 <xTaskIncrementTick>
 800aee6:	4603      	mov	r3, r0
 800aee8:	2b00      	cmp	r3, #0
 800aeea:	d003      	beq.n	800aef4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800aeec:	4b06      	ldr	r3, [pc, #24]	@ (800af08 <xPortSysTickHandler+0x40>)
 800aeee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800aef2:	601a      	str	r2, [r3, #0]
 800aef4:	2300      	movs	r3, #0
 800aef6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800aef8:	683b      	ldr	r3, [r7, #0]
 800aefa:	f383 8811 	msr	BASEPRI, r3
}
 800aefe:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800af00:	bf00      	nop
 800af02:	3708      	adds	r7, #8
 800af04:	46bd      	mov	sp, r7
 800af06:	bd80      	pop	{r7, pc}
 800af08:	e000ed04 	.word	0xe000ed04

0800af0c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800af0c:	b480      	push	{r7}
 800af0e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800af10:	4b0a      	ldr	r3, [pc, #40]	@ (800af3c <vPortSetupTimerInterrupt+0x30>)
 800af12:	2200      	movs	r2, #0
 800af14:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800af16:	4b0a      	ldr	r3, [pc, #40]	@ (800af40 <vPortSetupTimerInterrupt+0x34>)
 800af18:	2200      	movs	r2, #0
 800af1a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800af1c:	4b09      	ldr	r3, [pc, #36]	@ (800af44 <vPortSetupTimerInterrupt+0x38>)
 800af1e:	681b      	ldr	r3, [r3, #0]
 800af20:	4a09      	ldr	r2, [pc, #36]	@ (800af48 <vPortSetupTimerInterrupt+0x3c>)
 800af22:	fba2 2303 	umull	r2, r3, r2, r3
 800af26:	099b      	lsrs	r3, r3, #6
 800af28:	4a08      	ldr	r2, [pc, #32]	@ (800af4c <vPortSetupTimerInterrupt+0x40>)
 800af2a:	3b01      	subs	r3, #1
 800af2c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800af2e:	4b03      	ldr	r3, [pc, #12]	@ (800af3c <vPortSetupTimerInterrupt+0x30>)
 800af30:	2207      	movs	r2, #7
 800af32:	601a      	str	r2, [r3, #0]
}
 800af34:	bf00      	nop
 800af36:	46bd      	mov	sp, r7
 800af38:	bc80      	pop	{r7}
 800af3a:	4770      	bx	lr
 800af3c:	e000e010 	.word	0xe000e010
 800af40:	e000e018 	.word	0xe000e018
 800af44:	20000018 	.word	0x20000018
 800af48:	10624dd3 	.word	0x10624dd3
 800af4c:	e000e014 	.word	0xe000e014

0800af50 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800af50:	b480      	push	{r7}
 800af52:	b085      	sub	sp, #20
 800af54:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800af56:	f3ef 8305 	mrs	r3, IPSR
 800af5a:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800af5c:	68fb      	ldr	r3, [r7, #12]
 800af5e:	2b0f      	cmp	r3, #15
 800af60:	d915      	bls.n	800af8e <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800af62:	4a17      	ldr	r2, [pc, #92]	@ (800afc0 <vPortValidateInterruptPriority+0x70>)
 800af64:	68fb      	ldr	r3, [r7, #12]
 800af66:	4413      	add	r3, r2
 800af68:	781b      	ldrb	r3, [r3, #0]
 800af6a:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800af6c:	4b15      	ldr	r3, [pc, #84]	@ (800afc4 <vPortValidateInterruptPriority+0x74>)
 800af6e:	781b      	ldrb	r3, [r3, #0]
 800af70:	7afa      	ldrb	r2, [r7, #11]
 800af72:	429a      	cmp	r2, r3
 800af74:	d20b      	bcs.n	800af8e <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800af76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800af7a:	f383 8811 	msr	BASEPRI, r3
 800af7e:	f3bf 8f6f 	isb	sy
 800af82:	f3bf 8f4f 	dsb	sy
 800af86:	607b      	str	r3, [r7, #4]
}
 800af88:	bf00      	nop
 800af8a:	bf00      	nop
 800af8c:	e7fd      	b.n	800af8a <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800af8e:	4b0e      	ldr	r3, [pc, #56]	@ (800afc8 <vPortValidateInterruptPriority+0x78>)
 800af90:	681b      	ldr	r3, [r3, #0]
 800af92:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800af96:	4b0d      	ldr	r3, [pc, #52]	@ (800afcc <vPortValidateInterruptPriority+0x7c>)
 800af98:	681b      	ldr	r3, [r3, #0]
 800af9a:	429a      	cmp	r2, r3
 800af9c:	d90b      	bls.n	800afb6 <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800af9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800afa2:	f383 8811 	msr	BASEPRI, r3
 800afa6:	f3bf 8f6f 	isb	sy
 800afaa:	f3bf 8f4f 	dsb	sy
 800afae:	603b      	str	r3, [r7, #0]
}
 800afb0:	bf00      	nop
 800afb2:	bf00      	nop
 800afb4:	e7fd      	b.n	800afb2 <vPortValidateInterruptPriority+0x62>
	}
 800afb6:	bf00      	nop
 800afb8:	3714      	adds	r7, #20
 800afba:	46bd      	mov	sp, r7
 800afbc:	bc80      	pop	{r7}
 800afbe:	4770      	bx	lr
 800afc0:	e000e3f0 	.word	0xe000e3f0
 800afc4:	200014cc 	.word	0x200014cc
 800afc8:	e000ed0c 	.word	0xe000ed0c
 800afcc:	200014d0 	.word	0x200014d0

0800afd0 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800afd0:	b580      	push	{r7, lr}
 800afd2:	b08a      	sub	sp, #40	@ 0x28
 800afd4:	af00      	add	r7, sp, #0
 800afd6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800afd8:	2300      	movs	r3, #0
 800afda:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800afdc:	f7fe fcc8 	bl	8009970 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800afe0:	4b5c      	ldr	r3, [pc, #368]	@ (800b154 <pvPortMalloc+0x184>)
 800afe2:	681b      	ldr	r3, [r3, #0]
 800afe4:	2b00      	cmp	r3, #0
 800afe6:	d101      	bne.n	800afec <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800afe8:	f000 f924 	bl	800b234 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800afec:	4b5a      	ldr	r3, [pc, #360]	@ (800b158 <pvPortMalloc+0x188>)
 800afee:	681a      	ldr	r2, [r3, #0]
 800aff0:	687b      	ldr	r3, [r7, #4]
 800aff2:	4013      	ands	r3, r2
 800aff4:	2b00      	cmp	r3, #0
 800aff6:	f040 8095 	bne.w	800b124 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800affa:	687b      	ldr	r3, [r7, #4]
 800affc:	2b00      	cmp	r3, #0
 800affe:	d01e      	beq.n	800b03e <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800b000:	2208      	movs	r2, #8
 800b002:	687b      	ldr	r3, [r7, #4]
 800b004:	4413      	add	r3, r2
 800b006:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800b008:	687b      	ldr	r3, [r7, #4]
 800b00a:	f003 0307 	and.w	r3, r3, #7
 800b00e:	2b00      	cmp	r3, #0
 800b010:	d015      	beq.n	800b03e <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800b012:	687b      	ldr	r3, [r7, #4]
 800b014:	f023 0307 	bic.w	r3, r3, #7
 800b018:	3308      	adds	r3, #8
 800b01a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b01c:	687b      	ldr	r3, [r7, #4]
 800b01e:	f003 0307 	and.w	r3, r3, #7
 800b022:	2b00      	cmp	r3, #0
 800b024:	d00b      	beq.n	800b03e <pvPortMalloc+0x6e>
	__asm volatile
 800b026:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b02a:	f383 8811 	msr	BASEPRI, r3
 800b02e:	f3bf 8f6f 	isb	sy
 800b032:	f3bf 8f4f 	dsb	sy
 800b036:	617b      	str	r3, [r7, #20]
}
 800b038:	bf00      	nop
 800b03a:	bf00      	nop
 800b03c:	e7fd      	b.n	800b03a <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800b03e:	687b      	ldr	r3, [r7, #4]
 800b040:	2b00      	cmp	r3, #0
 800b042:	d06f      	beq.n	800b124 <pvPortMalloc+0x154>
 800b044:	4b45      	ldr	r3, [pc, #276]	@ (800b15c <pvPortMalloc+0x18c>)
 800b046:	681b      	ldr	r3, [r3, #0]
 800b048:	687a      	ldr	r2, [r7, #4]
 800b04a:	429a      	cmp	r2, r3
 800b04c:	d86a      	bhi.n	800b124 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800b04e:	4b44      	ldr	r3, [pc, #272]	@ (800b160 <pvPortMalloc+0x190>)
 800b050:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800b052:	4b43      	ldr	r3, [pc, #268]	@ (800b160 <pvPortMalloc+0x190>)
 800b054:	681b      	ldr	r3, [r3, #0]
 800b056:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b058:	e004      	b.n	800b064 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800b05a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b05c:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800b05e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b060:	681b      	ldr	r3, [r3, #0]
 800b062:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b064:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b066:	685b      	ldr	r3, [r3, #4]
 800b068:	687a      	ldr	r2, [r7, #4]
 800b06a:	429a      	cmp	r2, r3
 800b06c:	d903      	bls.n	800b076 <pvPortMalloc+0xa6>
 800b06e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b070:	681b      	ldr	r3, [r3, #0]
 800b072:	2b00      	cmp	r3, #0
 800b074:	d1f1      	bne.n	800b05a <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800b076:	4b37      	ldr	r3, [pc, #220]	@ (800b154 <pvPortMalloc+0x184>)
 800b078:	681b      	ldr	r3, [r3, #0]
 800b07a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b07c:	429a      	cmp	r2, r3
 800b07e:	d051      	beq.n	800b124 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800b080:	6a3b      	ldr	r3, [r7, #32]
 800b082:	681b      	ldr	r3, [r3, #0]
 800b084:	2208      	movs	r2, #8
 800b086:	4413      	add	r3, r2
 800b088:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800b08a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b08c:	681a      	ldr	r2, [r3, #0]
 800b08e:	6a3b      	ldr	r3, [r7, #32]
 800b090:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800b092:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b094:	685a      	ldr	r2, [r3, #4]
 800b096:	687b      	ldr	r3, [r7, #4]
 800b098:	1ad2      	subs	r2, r2, r3
 800b09a:	2308      	movs	r3, #8
 800b09c:	005b      	lsls	r3, r3, #1
 800b09e:	429a      	cmp	r2, r3
 800b0a0:	d920      	bls.n	800b0e4 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800b0a2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b0a4:	687b      	ldr	r3, [r7, #4]
 800b0a6:	4413      	add	r3, r2
 800b0a8:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800b0aa:	69bb      	ldr	r3, [r7, #24]
 800b0ac:	f003 0307 	and.w	r3, r3, #7
 800b0b0:	2b00      	cmp	r3, #0
 800b0b2:	d00b      	beq.n	800b0cc <pvPortMalloc+0xfc>
	__asm volatile
 800b0b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b0b8:	f383 8811 	msr	BASEPRI, r3
 800b0bc:	f3bf 8f6f 	isb	sy
 800b0c0:	f3bf 8f4f 	dsb	sy
 800b0c4:	613b      	str	r3, [r7, #16]
}
 800b0c6:	bf00      	nop
 800b0c8:	bf00      	nop
 800b0ca:	e7fd      	b.n	800b0c8 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800b0cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b0ce:	685a      	ldr	r2, [r3, #4]
 800b0d0:	687b      	ldr	r3, [r7, #4]
 800b0d2:	1ad2      	subs	r2, r2, r3
 800b0d4:	69bb      	ldr	r3, [r7, #24]
 800b0d6:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800b0d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b0da:	687a      	ldr	r2, [r7, #4]
 800b0dc:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800b0de:	69b8      	ldr	r0, [r7, #24]
 800b0e0:	f000 f90a 	bl	800b2f8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800b0e4:	4b1d      	ldr	r3, [pc, #116]	@ (800b15c <pvPortMalloc+0x18c>)
 800b0e6:	681a      	ldr	r2, [r3, #0]
 800b0e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b0ea:	685b      	ldr	r3, [r3, #4]
 800b0ec:	1ad3      	subs	r3, r2, r3
 800b0ee:	4a1b      	ldr	r2, [pc, #108]	@ (800b15c <pvPortMalloc+0x18c>)
 800b0f0:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800b0f2:	4b1a      	ldr	r3, [pc, #104]	@ (800b15c <pvPortMalloc+0x18c>)
 800b0f4:	681a      	ldr	r2, [r3, #0]
 800b0f6:	4b1b      	ldr	r3, [pc, #108]	@ (800b164 <pvPortMalloc+0x194>)
 800b0f8:	681b      	ldr	r3, [r3, #0]
 800b0fa:	429a      	cmp	r2, r3
 800b0fc:	d203      	bcs.n	800b106 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800b0fe:	4b17      	ldr	r3, [pc, #92]	@ (800b15c <pvPortMalloc+0x18c>)
 800b100:	681b      	ldr	r3, [r3, #0]
 800b102:	4a18      	ldr	r2, [pc, #96]	@ (800b164 <pvPortMalloc+0x194>)
 800b104:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800b106:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b108:	685a      	ldr	r2, [r3, #4]
 800b10a:	4b13      	ldr	r3, [pc, #76]	@ (800b158 <pvPortMalloc+0x188>)
 800b10c:	681b      	ldr	r3, [r3, #0]
 800b10e:	431a      	orrs	r2, r3
 800b110:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b112:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800b114:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b116:	2200      	movs	r2, #0
 800b118:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800b11a:	4b13      	ldr	r3, [pc, #76]	@ (800b168 <pvPortMalloc+0x198>)
 800b11c:	681b      	ldr	r3, [r3, #0]
 800b11e:	3301      	adds	r3, #1
 800b120:	4a11      	ldr	r2, [pc, #68]	@ (800b168 <pvPortMalloc+0x198>)
 800b122:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800b124:	f7fe fc32 	bl	800998c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800b128:	69fb      	ldr	r3, [r7, #28]
 800b12a:	f003 0307 	and.w	r3, r3, #7
 800b12e:	2b00      	cmp	r3, #0
 800b130:	d00b      	beq.n	800b14a <pvPortMalloc+0x17a>
	__asm volatile
 800b132:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b136:	f383 8811 	msr	BASEPRI, r3
 800b13a:	f3bf 8f6f 	isb	sy
 800b13e:	f3bf 8f4f 	dsb	sy
 800b142:	60fb      	str	r3, [r7, #12]
}
 800b144:	bf00      	nop
 800b146:	bf00      	nop
 800b148:	e7fd      	b.n	800b146 <pvPortMalloc+0x176>
	return pvReturn;
 800b14a:	69fb      	ldr	r3, [r7, #28]
}
 800b14c:	4618      	mov	r0, r3
 800b14e:	3728      	adds	r7, #40	@ 0x28
 800b150:	46bd      	mov	sp, r7
 800b152:	bd80      	pop	{r7, pc}
 800b154:	200034dc 	.word	0x200034dc
 800b158:	200034f0 	.word	0x200034f0
 800b15c:	200034e0 	.word	0x200034e0
 800b160:	200034d4 	.word	0x200034d4
 800b164:	200034e4 	.word	0x200034e4
 800b168:	200034e8 	.word	0x200034e8

0800b16c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800b16c:	b580      	push	{r7, lr}
 800b16e:	b086      	sub	sp, #24
 800b170:	af00      	add	r7, sp, #0
 800b172:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800b174:	687b      	ldr	r3, [r7, #4]
 800b176:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800b178:	687b      	ldr	r3, [r7, #4]
 800b17a:	2b00      	cmp	r3, #0
 800b17c:	d04f      	beq.n	800b21e <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800b17e:	2308      	movs	r3, #8
 800b180:	425b      	negs	r3, r3
 800b182:	697a      	ldr	r2, [r7, #20]
 800b184:	4413      	add	r3, r2
 800b186:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800b188:	697b      	ldr	r3, [r7, #20]
 800b18a:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800b18c:	693b      	ldr	r3, [r7, #16]
 800b18e:	685a      	ldr	r2, [r3, #4]
 800b190:	4b25      	ldr	r3, [pc, #148]	@ (800b228 <vPortFree+0xbc>)
 800b192:	681b      	ldr	r3, [r3, #0]
 800b194:	4013      	ands	r3, r2
 800b196:	2b00      	cmp	r3, #0
 800b198:	d10b      	bne.n	800b1b2 <vPortFree+0x46>
	__asm volatile
 800b19a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b19e:	f383 8811 	msr	BASEPRI, r3
 800b1a2:	f3bf 8f6f 	isb	sy
 800b1a6:	f3bf 8f4f 	dsb	sy
 800b1aa:	60fb      	str	r3, [r7, #12]
}
 800b1ac:	bf00      	nop
 800b1ae:	bf00      	nop
 800b1b0:	e7fd      	b.n	800b1ae <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800b1b2:	693b      	ldr	r3, [r7, #16]
 800b1b4:	681b      	ldr	r3, [r3, #0]
 800b1b6:	2b00      	cmp	r3, #0
 800b1b8:	d00b      	beq.n	800b1d2 <vPortFree+0x66>
	__asm volatile
 800b1ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b1be:	f383 8811 	msr	BASEPRI, r3
 800b1c2:	f3bf 8f6f 	isb	sy
 800b1c6:	f3bf 8f4f 	dsb	sy
 800b1ca:	60bb      	str	r3, [r7, #8]
}
 800b1cc:	bf00      	nop
 800b1ce:	bf00      	nop
 800b1d0:	e7fd      	b.n	800b1ce <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800b1d2:	693b      	ldr	r3, [r7, #16]
 800b1d4:	685a      	ldr	r2, [r3, #4]
 800b1d6:	4b14      	ldr	r3, [pc, #80]	@ (800b228 <vPortFree+0xbc>)
 800b1d8:	681b      	ldr	r3, [r3, #0]
 800b1da:	4013      	ands	r3, r2
 800b1dc:	2b00      	cmp	r3, #0
 800b1de:	d01e      	beq.n	800b21e <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800b1e0:	693b      	ldr	r3, [r7, #16]
 800b1e2:	681b      	ldr	r3, [r3, #0]
 800b1e4:	2b00      	cmp	r3, #0
 800b1e6:	d11a      	bne.n	800b21e <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800b1e8:	693b      	ldr	r3, [r7, #16]
 800b1ea:	685a      	ldr	r2, [r3, #4]
 800b1ec:	4b0e      	ldr	r3, [pc, #56]	@ (800b228 <vPortFree+0xbc>)
 800b1ee:	681b      	ldr	r3, [r3, #0]
 800b1f0:	43db      	mvns	r3, r3
 800b1f2:	401a      	ands	r2, r3
 800b1f4:	693b      	ldr	r3, [r7, #16]
 800b1f6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800b1f8:	f7fe fbba 	bl	8009970 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800b1fc:	693b      	ldr	r3, [r7, #16]
 800b1fe:	685a      	ldr	r2, [r3, #4]
 800b200:	4b0a      	ldr	r3, [pc, #40]	@ (800b22c <vPortFree+0xc0>)
 800b202:	681b      	ldr	r3, [r3, #0]
 800b204:	4413      	add	r3, r2
 800b206:	4a09      	ldr	r2, [pc, #36]	@ (800b22c <vPortFree+0xc0>)
 800b208:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800b20a:	6938      	ldr	r0, [r7, #16]
 800b20c:	f000 f874 	bl	800b2f8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800b210:	4b07      	ldr	r3, [pc, #28]	@ (800b230 <vPortFree+0xc4>)
 800b212:	681b      	ldr	r3, [r3, #0]
 800b214:	3301      	adds	r3, #1
 800b216:	4a06      	ldr	r2, [pc, #24]	@ (800b230 <vPortFree+0xc4>)
 800b218:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800b21a:	f7fe fbb7 	bl	800998c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800b21e:	bf00      	nop
 800b220:	3718      	adds	r7, #24
 800b222:	46bd      	mov	sp, r7
 800b224:	bd80      	pop	{r7, pc}
 800b226:	bf00      	nop
 800b228:	200034f0 	.word	0x200034f0
 800b22c:	200034e0 	.word	0x200034e0
 800b230:	200034ec 	.word	0x200034ec

0800b234 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800b234:	b480      	push	{r7}
 800b236:	b085      	sub	sp, #20
 800b238:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800b23a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800b23e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800b240:	4b27      	ldr	r3, [pc, #156]	@ (800b2e0 <prvHeapInit+0xac>)
 800b242:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800b244:	68fb      	ldr	r3, [r7, #12]
 800b246:	f003 0307 	and.w	r3, r3, #7
 800b24a:	2b00      	cmp	r3, #0
 800b24c:	d00c      	beq.n	800b268 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800b24e:	68fb      	ldr	r3, [r7, #12]
 800b250:	3307      	adds	r3, #7
 800b252:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b254:	68fb      	ldr	r3, [r7, #12]
 800b256:	f023 0307 	bic.w	r3, r3, #7
 800b25a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800b25c:	68ba      	ldr	r2, [r7, #8]
 800b25e:	68fb      	ldr	r3, [r7, #12]
 800b260:	1ad3      	subs	r3, r2, r3
 800b262:	4a1f      	ldr	r2, [pc, #124]	@ (800b2e0 <prvHeapInit+0xac>)
 800b264:	4413      	add	r3, r2
 800b266:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800b268:	68fb      	ldr	r3, [r7, #12]
 800b26a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800b26c:	4a1d      	ldr	r2, [pc, #116]	@ (800b2e4 <prvHeapInit+0xb0>)
 800b26e:	687b      	ldr	r3, [r7, #4]
 800b270:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800b272:	4b1c      	ldr	r3, [pc, #112]	@ (800b2e4 <prvHeapInit+0xb0>)
 800b274:	2200      	movs	r2, #0
 800b276:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800b278:	687b      	ldr	r3, [r7, #4]
 800b27a:	68ba      	ldr	r2, [r7, #8]
 800b27c:	4413      	add	r3, r2
 800b27e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800b280:	2208      	movs	r2, #8
 800b282:	68fb      	ldr	r3, [r7, #12]
 800b284:	1a9b      	subs	r3, r3, r2
 800b286:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b288:	68fb      	ldr	r3, [r7, #12]
 800b28a:	f023 0307 	bic.w	r3, r3, #7
 800b28e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800b290:	68fb      	ldr	r3, [r7, #12]
 800b292:	4a15      	ldr	r2, [pc, #84]	@ (800b2e8 <prvHeapInit+0xb4>)
 800b294:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800b296:	4b14      	ldr	r3, [pc, #80]	@ (800b2e8 <prvHeapInit+0xb4>)
 800b298:	681b      	ldr	r3, [r3, #0]
 800b29a:	2200      	movs	r2, #0
 800b29c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800b29e:	4b12      	ldr	r3, [pc, #72]	@ (800b2e8 <prvHeapInit+0xb4>)
 800b2a0:	681b      	ldr	r3, [r3, #0]
 800b2a2:	2200      	movs	r2, #0
 800b2a4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800b2a6:	687b      	ldr	r3, [r7, #4]
 800b2a8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800b2aa:	683b      	ldr	r3, [r7, #0]
 800b2ac:	68fa      	ldr	r2, [r7, #12]
 800b2ae:	1ad2      	subs	r2, r2, r3
 800b2b0:	683b      	ldr	r3, [r7, #0]
 800b2b2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800b2b4:	4b0c      	ldr	r3, [pc, #48]	@ (800b2e8 <prvHeapInit+0xb4>)
 800b2b6:	681a      	ldr	r2, [r3, #0]
 800b2b8:	683b      	ldr	r3, [r7, #0]
 800b2ba:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b2bc:	683b      	ldr	r3, [r7, #0]
 800b2be:	685b      	ldr	r3, [r3, #4]
 800b2c0:	4a0a      	ldr	r2, [pc, #40]	@ (800b2ec <prvHeapInit+0xb8>)
 800b2c2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b2c4:	683b      	ldr	r3, [r7, #0]
 800b2c6:	685b      	ldr	r3, [r3, #4]
 800b2c8:	4a09      	ldr	r2, [pc, #36]	@ (800b2f0 <prvHeapInit+0xbc>)
 800b2ca:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800b2cc:	4b09      	ldr	r3, [pc, #36]	@ (800b2f4 <prvHeapInit+0xc0>)
 800b2ce:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800b2d2:	601a      	str	r2, [r3, #0]
}
 800b2d4:	bf00      	nop
 800b2d6:	3714      	adds	r7, #20
 800b2d8:	46bd      	mov	sp, r7
 800b2da:	bc80      	pop	{r7}
 800b2dc:	4770      	bx	lr
 800b2de:	bf00      	nop
 800b2e0:	200014d4 	.word	0x200014d4
 800b2e4:	200034d4 	.word	0x200034d4
 800b2e8:	200034dc 	.word	0x200034dc
 800b2ec:	200034e4 	.word	0x200034e4
 800b2f0:	200034e0 	.word	0x200034e0
 800b2f4:	200034f0 	.word	0x200034f0

0800b2f8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800b2f8:	b480      	push	{r7}
 800b2fa:	b085      	sub	sp, #20
 800b2fc:	af00      	add	r7, sp, #0
 800b2fe:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800b300:	4b27      	ldr	r3, [pc, #156]	@ (800b3a0 <prvInsertBlockIntoFreeList+0xa8>)
 800b302:	60fb      	str	r3, [r7, #12]
 800b304:	e002      	b.n	800b30c <prvInsertBlockIntoFreeList+0x14>
 800b306:	68fb      	ldr	r3, [r7, #12]
 800b308:	681b      	ldr	r3, [r3, #0]
 800b30a:	60fb      	str	r3, [r7, #12]
 800b30c:	68fb      	ldr	r3, [r7, #12]
 800b30e:	681b      	ldr	r3, [r3, #0]
 800b310:	687a      	ldr	r2, [r7, #4]
 800b312:	429a      	cmp	r2, r3
 800b314:	d8f7      	bhi.n	800b306 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800b316:	68fb      	ldr	r3, [r7, #12]
 800b318:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800b31a:	68fb      	ldr	r3, [r7, #12]
 800b31c:	685b      	ldr	r3, [r3, #4]
 800b31e:	68ba      	ldr	r2, [r7, #8]
 800b320:	4413      	add	r3, r2
 800b322:	687a      	ldr	r2, [r7, #4]
 800b324:	429a      	cmp	r2, r3
 800b326:	d108      	bne.n	800b33a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800b328:	68fb      	ldr	r3, [r7, #12]
 800b32a:	685a      	ldr	r2, [r3, #4]
 800b32c:	687b      	ldr	r3, [r7, #4]
 800b32e:	685b      	ldr	r3, [r3, #4]
 800b330:	441a      	add	r2, r3
 800b332:	68fb      	ldr	r3, [r7, #12]
 800b334:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800b336:	68fb      	ldr	r3, [r7, #12]
 800b338:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800b33a:	687b      	ldr	r3, [r7, #4]
 800b33c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800b33e:	687b      	ldr	r3, [r7, #4]
 800b340:	685b      	ldr	r3, [r3, #4]
 800b342:	68ba      	ldr	r2, [r7, #8]
 800b344:	441a      	add	r2, r3
 800b346:	68fb      	ldr	r3, [r7, #12]
 800b348:	681b      	ldr	r3, [r3, #0]
 800b34a:	429a      	cmp	r2, r3
 800b34c:	d118      	bne.n	800b380 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800b34e:	68fb      	ldr	r3, [r7, #12]
 800b350:	681a      	ldr	r2, [r3, #0]
 800b352:	4b14      	ldr	r3, [pc, #80]	@ (800b3a4 <prvInsertBlockIntoFreeList+0xac>)
 800b354:	681b      	ldr	r3, [r3, #0]
 800b356:	429a      	cmp	r2, r3
 800b358:	d00d      	beq.n	800b376 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800b35a:	687b      	ldr	r3, [r7, #4]
 800b35c:	685a      	ldr	r2, [r3, #4]
 800b35e:	68fb      	ldr	r3, [r7, #12]
 800b360:	681b      	ldr	r3, [r3, #0]
 800b362:	685b      	ldr	r3, [r3, #4]
 800b364:	441a      	add	r2, r3
 800b366:	687b      	ldr	r3, [r7, #4]
 800b368:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800b36a:	68fb      	ldr	r3, [r7, #12]
 800b36c:	681b      	ldr	r3, [r3, #0]
 800b36e:	681a      	ldr	r2, [r3, #0]
 800b370:	687b      	ldr	r3, [r7, #4]
 800b372:	601a      	str	r2, [r3, #0]
 800b374:	e008      	b.n	800b388 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800b376:	4b0b      	ldr	r3, [pc, #44]	@ (800b3a4 <prvInsertBlockIntoFreeList+0xac>)
 800b378:	681a      	ldr	r2, [r3, #0]
 800b37a:	687b      	ldr	r3, [r7, #4]
 800b37c:	601a      	str	r2, [r3, #0]
 800b37e:	e003      	b.n	800b388 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800b380:	68fb      	ldr	r3, [r7, #12]
 800b382:	681a      	ldr	r2, [r3, #0]
 800b384:	687b      	ldr	r3, [r7, #4]
 800b386:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800b388:	68fa      	ldr	r2, [r7, #12]
 800b38a:	687b      	ldr	r3, [r7, #4]
 800b38c:	429a      	cmp	r2, r3
 800b38e:	d002      	beq.n	800b396 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800b390:	68fb      	ldr	r3, [r7, #12]
 800b392:	687a      	ldr	r2, [r7, #4]
 800b394:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b396:	bf00      	nop
 800b398:	3714      	adds	r7, #20
 800b39a:	46bd      	mov	sp, r7
 800b39c:	bc80      	pop	{r7}
 800b39e:	4770      	bx	lr
 800b3a0:	200034d4 	.word	0x200034d4
 800b3a4:	200034dc 	.word	0x200034dc

0800b3a8 <sniprintf>:
 800b3a8:	b40c      	push	{r2, r3}
 800b3aa:	b530      	push	{r4, r5, lr}
 800b3ac:	4b18      	ldr	r3, [pc, #96]	@ (800b410 <sniprintf+0x68>)
 800b3ae:	1e0c      	subs	r4, r1, #0
 800b3b0:	681d      	ldr	r5, [r3, #0]
 800b3b2:	b09d      	sub	sp, #116	@ 0x74
 800b3b4:	da08      	bge.n	800b3c8 <sniprintf+0x20>
 800b3b6:	238b      	movs	r3, #139	@ 0x8b
 800b3b8:	f04f 30ff 	mov.w	r0, #4294967295
 800b3bc:	602b      	str	r3, [r5, #0]
 800b3be:	b01d      	add	sp, #116	@ 0x74
 800b3c0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b3c4:	b002      	add	sp, #8
 800b3c6:	4770      	bx	lr
 800b3c8:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800b3cc:	f8ad 3014 	strh.w	r3, [sp, #20]
 800b3d0:	f04f 0300 	mov.w	r3, #0
 800b3d4:	931b      	str	r3, [sp, #108]	@ 0x6c
 800b3d6:	bf0c      	ite	eq
 800b3d8:	4623      	moveq	r3, r4
 800b3da:	f104 33ff 	addne.w	r3, r4, #4294967295
 800b3de:	9304      	str	r3, [sp, #16]
 800b3e0:	9307      	str	r3, [sp, #28]
 800b3e2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800b3e6:	9002      	str	r0, [sp, #8]
 800b3e8:	9006      	str	r0, [sp, #24]
 800b3ea:	f8ad 3016 	strh.w	r3, [sp, #22]
 800b3ee:	4628      	mov	r0, r5
 800b3f0:	ab21      	add	r3, sp, #132	@ 0x84
 800b3f2:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800b3f4:	a902      	add	r1, sp, #8
 800b3f6:	9301      	str	r3, [sp, #4]
 800b3f8:	f000 fa12 	bl	800b820 <_svfiprintf_r>
 800b3fc:	1c43      	adds	r3, r0, #1
 800b3fe:	bfbc      	itt	lt
 800b400:	238b      	movlt	r3, #139	@ 0x8b
 800b402:	602b      	strlt	r3, [r5, #0]
 800b404:	2c00      	cmp	r4, #0
 800b406:	d0da      	beq.n	800b3be <sniprintf+0x16>
 800b408:	2200      	movs	r2, #0
 800b40a:	9b02      	ldr	r3, [sp, #8]
 800b40c:	701a      	strb	r2, [r3, #0]
 800b40e:	e7d6      	b.n	800b3be <sniprintf+0x16>
 800b410:	20000028 	.word	0x20000028

0800b414 <memset>:
 800b414:	4603      	mov	r3, r0
 800b416:	4402      	add	r2, r0
 800b418:	4293      	cmp	r3, r2
 800b41a:	d100      	bne.n	800b41e <memset+0xa>
 800b41c:	4770      	bx	lr
 800b41e:	f803 1b01 	strb.w	r1, [r3], #1
 800b422:	e7f9      	b.n	800b418 <memset+0x4>

0800b424 <strncpy>:
 800b424:	4603      	mov	r3, r0
 800b426:	b510      	push	{r4, lr}
 800b428:	3901      	subs	r1, #1
 800b42a:	b132      	cbz	r2, 800b43a <strncpy+0x16>
 800b42c:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800b430:	3a01      	subs	r2, #1
 800b432:	f803 4b01 	strb.w	r4, [r3], #1
 800b436:	2c00      	cmp	r4, #0
 800b438:	d1f7      	bne.n	800b42a <strncpy+0x6>
 800b43a:	2100      	movs	r1, #0
 800b43c:	441a      	add	r2, r3
 800b43e:	4293      	cmp	r3, r2
 800b440:	d100      	bne.n	800b444 <strncpy+0x20>
 800b442:	bd10      	pop	{r4, pc}
 800b444:	f803 1b01 	strb.w	r1, [r3], #1
 800b448:	e7f9      	b.n	800b43e <strncpy+0x1a>
	...

0800b44c <_reclaim_reent>:
 800b44c:	4b2d      	ldr	r3, [pc, #180]	@ (800b504 <_reclaim_reent+0xb8>)
 800b44e:	b570      	push	{r4, r5, r6, lr}
 800b450:	681b      	ldr	r3, [r3, #0]
 800b452:	4604      	mov	r4, r0
 800b454:	4283      	cmp	r3, r0
 800b456:	d053      	beq.n	800b500 <_reclaim_reent+0xb4>
 800b458:	69c3      	ldr	r3, [r0, #28]
 800b45a:	b31b      	cbz	r3, 800b4a4 <_reclaim_reent+0x58>
 800b45c:	68db      	ldr	r3, [r3, #12]
 800b45e:	b163      	cbz	r3, 800b47a <_reclaim_reent+0x2e>
 800b460:	2500      	movs	r5, #0
 800b462:	69e3      	ldr	r3, [r4, #28]
 800b464:	68db      	ldr	r3, [r3, #12]
 800b466:	5959      	ldr	r1, [r3, r5]
 800b468:	b9b1      	cbnz	r1, 800b498 <_reclaim_reent+0x4c>
 800b46a:	3504      	adds	r5, #4
 800b46c:	2d80      	cmp	r5, #128	@ 0x80
 800b46e:	d1f8      	bne.n	800b462 <_reclaim_reent+0x16>
 800b470:	69e3      	ldr	r3, [r4, #28]
 800b472:	4620      	mov	r0, r4
 800b474:	68d9      	ldr	r1, [r3, #12]
 800b476:	f000 f881 	bl	800b57c <_free_r>
 800b47a:	69e3      	ldr	r3, [r4, #28]
 800b47c:	6819      	ldr	r1, [r3, #0]
 800b47e:	b111      	cbz	r1, 800b486 <_reclaim_reent+0x3a>
 800b480:	4620      	mov	r0, r4
 800b482:	f000 f87b 	bl	800b57c <_free_r>
 800b486:	69e3      	ldr	r3, [r4, #28]
 800b488:	689d      	ldr	r5, [r3, #8]
 800b48a:	b15d      	cbz	r5, 800b4a4 <_reclaim_reent+0x58>
 800b48c:	4629      	mov	r1, r5
 800b48e:	4620      	mov	r0, r4
 800b490:	682d      	ldr	r5, [r5, #0]
 800b492:	f000 f873 	bl	800b57c <_free_r>
 800b496:	e7f8      	b.n	800b48a <_reclaim_reent+0x3e>
 800b498:	680e      	ldr	r6, [r1, #0]
 800b49a:	4620      	mov	r0, r4
 800b49c:	f000 f86e 	bl	800b57c <_free_r>
 800b4a0:	4631      	mov	r1, r6
 800b4a2:	e7e1      	b.n	800b468 <_reclaim_reent+0x1c>
 800b4a4:	6961      	ldr	r1, [r4, #20]
 800b4a6:	b111      	cbz	r1, 800b4ae <_reclaim_reent+0x62>
 800b4a8:	4620      	mov	r0, r4
 800b4aa:	f000 f867 	bl	800b57c <_free_r>
 800b4ae:	69e1      	ldr	r1, [r4, #28]
 800b4b0:	b111      	cbz	r1, 800b4b8 <_reclaim_reent+0x6c>
 800b4b2:	4620      	mov	r0, r4
 800b4b4:	f000 f862 	bl	800b57c <_free_r>
 800b4b8:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800b4ba:	b111      	cbz	r1, 800b4c2 <_reclaim_reent+0x76>
 800b4bc:	4620      	mov	r0, r4
 800b4be:	f000 f85d 	bl	800b57c <_free_r>
 800b4c2:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b4c4:	b111      	cbz	r1, 800b4cc <_reclaim_reent+0x80>
 800b4c6:	4620      	mov	r0, r4
 800b4c8:	f000 f858 	bl	800b57c <_free_r>
 800b4cc:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800b4ce:	b111      	cbz	r1, 800b4d6 <_reclaim_reent+0x8a>
 800b4d0:	4620      	mov	r0, r4
 800b4d2:	f000 f853 	bl	800b57c <_free_r>
 800b4d6:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800b4d8:	b111      	cbz	r1, 800b4e0 <_reclaim_reent+0x94>
 800b4da:	4620      	mov	r0, r4
 800b4dc:	f000 f84e 	bl	800b57c <_free_r>
 800b4e0:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800b4e2:	b111      	cbz	r1, 800b4ea <_reclaim_reent+0x9e>
 800b4e4:	4620      	mov	r0, r4
 800b4e6:	f000 f849 	bl	800b57c <_free_r>
 800b4ea:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800b4ec:	b111      	cbz	r1, 800b4f4 <_reclaim_reent+0xa8>
 800b4ee:	4620      	mov	r0, r4
 800b4f0:	f000 f844 	bl	800b57c <_free_r>
 800b4f4:	6a23      	ldr	r3, [r4, #32]
 800b4f6:	b11b      	cbz	r3, 800b500 <_reclaim_reent+0xb4>
 800b4f8:	4620      	mov	r0, r4
 800b4fa:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800b4fe:	4718      	bx	r3
 800b500:	bd70      	pop	{r4, r5, r6, pc}
 800b502:	bf00      	nop
 800b504:	20000028 	.word	0x20000028

0800b508 <__errno>:
 800b508:	4b01      	ldr	r3, [pc, #4]	@ (800b510 <__errno+0x8>)
 800b50a:	6818      	ldr	r0, [r3, #0]
 800b50c:	4770      	bx	lr
 800b50e:	bf00      	nop
 800b510:	20000028 	.word	0x20000028

0800b514 <__libc_init_array>:
 800b514:	b570      	push	{r4, r5, r6, lr}
 800b516:	2600      	movs	r6, #0
 800b518:	4d0c      	ldr	r5, [pc, #48]	@ (800b54c <__libc_init_array+0x38>)
 800b51a:	4c0d      	ldr	r4, [pc, #52]	@ (800b550 <__libc_init_array+0x3c>)
 800b51c:	1b64      	subs	r4, r4, r5
 800b51e:	10a4      	asrs	r4, r4, #2
 800b520:	42a6      	cmp	r6, r4
 800b522:	d109      	bne.n	800b538 <__libc_init_array+0x24>
 800b524:	f000 fc76 	bl	800be14 <_init>
 800b528:	2600      	movs	r6, #0
 800b52a:	4d0a      	ldr	r5, [pc, #40]	@ (800b554 <__libc_init_array+0x40>)
 800b52c:	4c0a      	ldr	r4, [pc, #40]	@ (800b558 <__libc_init_array+0x44>)
 800b52e:	1b64      	subs	r4, r4, r5
 800b530:	10a4      	asrs	r4, r4, #2
 800b532:	42a6      	cmp	r6, r4
 800b534:	d105      	bne.n	800b542 <__libc_init_array+0x2e>
 800b536:	bd70      	pop	{r4, r5, r6, pc}
 800b538:	f855 3b04 	ldr.w	r3, [r5], #4
 800b53c:	4798      	blx	r3
 800b53e:	3601      	adds	r6, #1
 800b540:	e7ee      	b.n	800b520 <__libc_init_array+0xc>
 800b542:	f855 3b04 	ldr.w	r3, [r5], #4
 800b546:	4798      	blx	r3
 800b548:	3601      	adds	r6, #1
 800b54a:	e7f2      	b.n	800b532 <__libc_init_array+0x1e>
 800b54c:	0800d264 	.word	0x0800d264
 800b550:	0800d264 	.word	0x0800d264
 800b554:	0800d264 	.word	0x0800d264
 800b558:	0800d278 	.word	0x0800d278

0800b55c <__retarget_lock_acquire_recursive>:
 800b55c:	4770      	bx	lr

0800b55e <__retarget_lock_release_recursive>:
 800b55e:	4770      	bx	lr

0800b560 <memcpy>:
 800b560:	440a      	add	r2, r1
 800b562:	4291      	cmp	r1, r2
 800b564:	f100 33ff 	add.w	r3, r0, #4294967295
 800b568:	d100      	bne.n	800b56c <memcpy+0xc>
 800b56a:	4770      	bx	lr
 800b56c:	b510      	push	{r4, lr}
 800b56e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b572:	4291      	cmp	r1, r2
 800b574:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b578:	d1f9      	bne.n	800b56e <memcpy+0xe>
 800b57a:	bd10      	pop	{r4, pc}

0800b57c <_free_r>:
 800b57c:	b538      	push	{r3, r4, r5, lr}
 800b57e:	4605      	mov	r5, r0
 800b580:	2900      	cmp	r1, #0
 800b582:	d040      	beq.n	800b606 <_free_r+0x8a>
 800b584:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b588:	1f0c      	subs	r4, r1, #4
 800b58a:	2b00      	cmp	r3, #0
 800b58c:	bfb8      	it	lt
 800b58e:	18e4      	addlt	r4, r4, r3
 800b590:	f000 f8de 	bl	800b750 <__malloc_lock>
 800b594:	4a1c      	ldr	r2, [pc, #112]	@ (800b608 <_free_r+0x8c>)
 800b596:	6813      	ldr	r3, [r2, #0]
 800b598:	b933      	cbnz	r3, 800b5a8 <_free_r+0x2c>
 800b59a:	6063      	str	r3, [r4, #4]
 800b59c:	6014      	str	r4, [r2, #0]
 800b59e:	4628      	mov	r0, r5
 800b5a0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b5a4:	f000 b8da 	b.w	800b75c <__malloc_unlock>
 800b5a8:	42a3      	cmp	r3, r4
 800b5aa:	d908      	bls.n	800b5be <_free_r+0x42>
 800b5ac:	6820      	ldr	r0, [r4, #0]
 800b5ae:	1821      	adds	r1, r4, r0
 800b5b0:	428b      	cmp	r3, r1
 800b5b2:	bf01      	itttt	eq
 800b5b4:	6819      	ldreq	r1, [r3, #0]
 800b5b6:	685b      	ldreq	r3, [r3, #4]
 800b5b8:	1809      	addeq	r1, r1, r0
 800b5ba:	6021      	streq	r1, [r4, #0]
 800b5bc:	e7ed      	b.n	800b59a <_free_r+0x1e>
 800b5be:	461a      	mov	r2, r3
 800b5c0:	685b      	ldr	r3, [r3, #4]
 800b5c2:	b10b      	cbz	r3, 800b5c8 <_free_r+0x4c>
 800b5c4:	42a3      	cmp	r3, r4
 800b5c6:	d9fa      	bls.n	800b5be <_free_r+0x42>
 800b5c8:	6811      	ldr	r1, [r2, #0]
 800b5ca:	1850      	adds	r0, r2, r1
 800b5cc:	42a0      	cmp	r0, r4
 800b5ce:	d10b      	bne.n	800b5e8 <_free_r+0x6c>
 800b5d0:	6820      	ldr	r0, [r4, #0]
 800b5d2:	4401      	add	r1, r0
 800b5d4:	1850      	adds	r0, r2, r1
 800b5d6:	4283      	cmp	r3, r0
 800b5d8:	6011      	str	r1, [r2, #0]
 800b5da:	d1e0      	bne.n	800b59e <_free_r+0x22>
 800b5dc:	6818      	ldr	r0, [r3, #0]
 800b5de:	685b      	ldr	r3, [r3, #4]
 800b5e0:	4408      	add	r0, r1
 800b5e2:	6010      	str	r0, [r2, #0]
 800b5e4:	6053      	str	r3, [r2, #4]
 800b5e6:	e7da      	b.n	800b59e <_free_r+0x22>
 800b5e8:	d902      	bls.n	800b5f0 <_free_r+0x74>
 800b5ea:	230c      	movs	r3, #12
 800b5ec:	602b      	str	r3, [r5, #0]
 800b5ee:	e7d6      	b.n	800b59e <_free_r+0x22>
 800b5f0:	6820      	ldr	r0, [r4, #0]
 800b5f2:	1821      	adds	r1, r4, r0
 800b5f4:	428b      	cmp	r3, r1
 800b5f6:	bf01      	itttt	eq
 800b5f8:	6819      	ldreq	r1, [r3, #0]
 800b5fa:	685b      	ldreq	r3, [r3, #4]
 800b5fc:	1809      	addeq	r1, r1, r0
 800b5fe:	6021      	streq	r1, [r4, #0]
 800b600:	6063      	str	r3, [r4, #4]
 800b602:	6054      	str	r4, [r2, #4]
 800b604:	e7cb      	b.n	800b59e <_free_r+0x22>
 800b606:	bd38      	pop	{r3, r4, r5, pc}
 800b608:	20003638 	.word	0x20003638

0800b60c <sbrk_aligned>:
 800b60c:	b570      	push	{r4, r5, r6, lr}
 800b60e:	4e0f      	ldr	r6, [pc, #60]	@ (800b64c <sbrk_aligned+0x40>)
 800b610:	460c      	mov	r4, r1
 800b612:	6831      	ldr	r1, [r6, #0]
 800b614:	4605      	mov	r5, r0
 800b616:	b911      	cbnz	r1, 800b61e <sbrk_aligned+0x12>
 800b618:	f000 fba8 	bl	800bd6c <_sbrk_r>
 800b61c:	6030      	str	r0, [r6, #0]
 800b61e:	4621      	mov	r1, r4
 800b620:	4628      	mov	r0, r5
 800b622:	f000 fba3 	bl	800bd6c <_sbrk_r>
 800b626:	1c43      	adds	r3, r0, #1
 800b628:	d103      	bne.n	800b632 <sbrk_aligned+0x26>
 800b62a:	f04f 34ff 	mov.w	r4, #4294967295
 800b62e:	4620      	mov	r0, r4
 800b630:	bd70      	pop	{r4, r5, r6, pc}
 800b632:	1cc4      	adds	r4, r0, #3
 800b634:	f024 0403 	bic.w	r4, r4, #3
 800b638:	42a0      	cmp	r0, r4
 800b63a:	d0f8      	beq.n	800b62e <sbrk_aligned+0x22>
 800b63c:	1a21      	subs	r1, r4, r0
 800b63e:	4628      	mov	r0, r5
 800b640:	f000 fb94 	bl	800bd6c <_sbrk_r>
 800b644:	3001      	adds	r0, #1
 800b646:	d1f2      	bne.n	800b62e <sbrk_aligned+0x22>
 800b648:	e7ef      	b.n	800b62a <sbrk_aligned+0x1e>
 800b64a:	bf00      	nop
 800b64c:	20003634 	.word	0x20003634

0800b650 <_malloc_r>:
 800b650:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b654:	1ccd      	adds	r5, r1, #3
 800b656:	f025 0503 	bic.w	r5, r5, #3
 800b65a:	3508      	adds	r5, #8
 800b65c:	2d0c      	cmp	r5, #12
 800b65e:	bf38      	it	cc
 800b660:	250c      	movcc	r5, #12
 800b662:	2d00      	cmp	r5, #0
 800b664:	4606      	mov	r6, r0
 800b666:	db01      	blt.n	800b66c <_malloc_r+0x1c>
 800b668:	42a9      	cmp	r1, r5
 800b66a:	d904      	bls.n	800b676 <_malloc_r+0x26>
 800b66c:	230c      	movs	r3, #12
 800b66e:	6033      	str	r3, [r6, #0]
 800b670:	2000      	movs	r0, #0
 800b672:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b676:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800b74c <_malloc_r+0xfc>
 800b67a:	f000 f869 	bl	800b750 <__malloc_lock>
 800b67e:	f8d8 3000 	ldr.w	r3, [r8]
 800b682:	461c      	mov	r4, r3
 800b684:	bb44      	cbnz	r4, 800b6d8 <_malloc_r+0x88>
 800b686:	4629      	mov	r1, r5
 800b688:	4630      	mov	r0, r6
 800b68a:	f7ff ffbf 	bl	800b60c <sbrk_aligned>
 800b68e:	1c43      	adds	r3, r0, #1
 800b690:	4604      	mov	r4, r0
 800b692:	d158      	bne.n	800b746 <_malloc_r+0xf6>
 800b694:	f8d8 4000 	ldr.w	r4, [r8]
 800b698:	4627      	mov	r7, r4
 800b69a:	2f00      	cmp	r7, #0
 800b69c:	d143      	bne.n	800b726 <_malloc_r+0xd6>
 800b69e:	2c00      	cmp	r4, #0
 800b6a0:	d04b      	beq.n	800b73a <_malloc_r+0xea>
 800b6a2:	6823      	ldr	r3, [r4, #0]
 800b6a4:	4639      	mov	r1, r7
 800b6a6:	4630      	mov	r0, r6
 800b6a8:	eb04 0903 	add.w	r9, r4, r3
 800b6ac:	f000 fb5e 	bl	800bd6c <_sbrk_r>
 800b6b0:	4581      	cmp	r9, r0
 800b6b2:	d142      	bne.n	800b73a <_malloc_r+0xea>
 800b6b4:	6821      	ldr	r1, [r4, #0]
 800b6b6:	4630      	mov	r0, r6
 800b6b8:	1a6d      	subs	r5, r5, r1
 800b6ba:	4629      	mov	r1, r5
 800b6bc:	f7ff ffa6 	bl	800b60c <sbrk_aligned>
 800b6c0:	3001      	adds	r0, #1
 800b6c2:	d03a      	beq.n	800b73a <_malloc_r+0xea>
 800b6c4:	6823      	ldr	r3, [r4, #0]
 800b6c6:	442b      	add	r3, r5
 800b6c8:	6023      	str	r3, [r4, #0]
 800b6ca:	f8d8 3000 	ldr.w	r3, [r8]
 800b6ce:	685a      	ldr	r2, [r3, #4]
 800b6d0:	bb62      	cbnz	r2, 800b72c <_malloc_r+0xdc>
 800b6d2:	f8c8 7000 	str.w	r7, [r8]
 800b6d6:	e00f      	b.n	800b6f8 <_malloc_r+0xa8>
 800b6d8:	6822      	ldr	r2, [r4, #0]
 800b6da:	1b52      	subs	r2, r2, r5
 800b6dc:	d420      	bmi.n	800b720 <_malloc_r+0xd0>
 800b6de:	2a0b      	cmp	r2, #11
 800b6e0:	d917      	bls.n	800b712 <_malloc_r+0xc2>
 800b6e2:	1961      	adds	r1, r4, r5
 800b6e4:	42a3      	cmp	r3, r4
 800b6e6:	6025      	str	r5, [r4, #0]
 800b6e8:	bf18      	it	ne
 800b6ea:	6059      	strne	r1, [r3, #4]
 800b6ec:	6863      	ldr	r3, [r4, #4]
 800b6ee:	bf08      	it	eq
 800b6f0:	f8c8 1000 	streq.w	r1, [r8]
 800b6f4:	5162      	str	r2, [r4, r5]
 800b6f6:	604b      	str	r3, [r1, #4]
 800b6f8:	4630      	mov	r0, r6
 800b6fa:	f000 f82f 	bl	800b75c <__malloc_unlock>
 800b6fe:	f104 000b 	add.w	r0, r4, #11
 800b702:	1d23      	adds	r3, r4, #4
 800b704:	f020 0007 	bic.w	r0, r0, #7
 800b708:	1ac2      	subs	r2, r0, r3
 800b70a:	bf1c      	itt	ne
 800b70c:	1a1b      	subne	r3, r3, r0
 800b70e:	50a3      	strne	r3, [r4, r2]
 800b710:	e7af      	b.n	800b672 <_malloc_r+0x22>
 800b712:	6862      	ldr	r2, [r4, #4]
 800b714:	42a3      	cmp	r3, r4
 800b716:	bf0c      	ite	eq
 800b718:	f8c8 2000 	streq.w	r2, [r8]
 800b71c:	605a      	strne	r2, [r3, #4]
 800b71e:	e7eb      	b.n	800b6f8 <_malloc_r+0xa8>
 800b720:	4623      	mov	r3, r4
 800b722:	6864      	ldr	r4, [r4, #4]
 800b724:	e7ae      	b.n	800b684 <_malloc_r+0x34>
 800b726:	463c      	mov	r4, r7
 800b728:	687f      	ldr	r7, [r7, #4]
 800b72a:	e7b6      	b.n	800b69a <_malloc_r+0x4a>
 800b72c:	461a      	mov	r2, r3
 800b72e:	685b      	ldr	r3, [r3, #4]
 800b730:	42a3      	cmp	r3, r4
 800b732:	d1fb      	bne.n	800b72c <_malloc_r+0xdc>
 800b734:	2300      	movs	r3, #0
 800b736:	6053      	str	r3, [r2, #4]
 800b738:	e7de      	b.n	800b6f8 <_malloc_r+0xa8>
 800b73a:	230c      	movs	r3, #12
 800b73c:	4630      	mov	r0, r6
 800b73e:	6033      	str	r3, [r6, #0]
 800b740:	f000 f80c 	bl	800b75c <__malloc_unlock>
 800b744:	e794      	b.n	800b670 <_malloc_r+0x20>
 800b746:	6005      	str	r5, [r0, #0]
 800b748:	e7d6      	b.n	800b6f8 <_malloc_r+0xa8>
 800b74a:	bf00      	nop
 800b74c:	20003638 	.word	0x20003638

0800b750 <__malloc_lock>:
 800b750:	4801      	ldr	r0, [pc, #4]	@ (800b758 <__malloc_lock+0x8>)
 800b752:	f7ff bf03 	b.w	800b55c <__retarget_lock_acquire_recursive>
 800b756:	bf00      	nop
 800b758:	20003630 	.word	0x20003630

0800b75c <__malloc_unlock>:
 800b75c:	4801      	ldr	r0, [pc, #4]	@ (800b764 <__malloc_unlock+0x8>)
 800b75e:	f7ff befe 	b.w	800b55e <__retarget_lock_release_recursive>
 800b762:	bf00      	nop
 800b764:	20003630 	.word	0x20003630

0800b768 <__ssputs_r>:
 800b768:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b76c:	461f      	mov	r7, r3
 800b76e:	688e      	ldr	r6, [r1, #8]
 800b770:	4682      	mov	sl, r0
 800b772:	42be      	cmp	r6, r7
 800b774:	460c      	mov	r4, r1
 800b776:	4690      	mov	r8, r2
 800b778:	680b      	ldr	r3, [r1, #0]
 800b77a:	d82d      	bhi.n	800b7d8 <__ssputs_r+0x70>
 800b77c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b780:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800b784:	d026      	beq.n	800b7d4 <__ssputs_r+0x6c>
 800b786:	6965      	ldr	r5, [r4, #20]
 800b788:	6909      	ldr	r1, [r1, #16]
 800b78a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b78e:	eba3 0901 	sub.w	r9, r3, r1
 800b792:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b796:	1c7b      	adds	r3, r7, #1
 800b798:	444b      	add	r3, r9
 800b79a:	106d      	asrs	r5, r5, #1
 800b79c:	429d      	cmp	r5, r3
 800b79e:	bf38      	it	cc
 800b7a0:	461d      	movcc	r5, r3
 800b7a2:	0553      	lsls	r3, r2, #21
 800b7a4:	d527      	bpl.n	800b7f6 <__ssputs_r+0x8e>
 800b7a6:	4629      	mov	r1, r5
 800b7a8:	f7ff ff52 	bl	800b650 <_malloc_r>
 800b7ac:	4606      	mov	r6, r0
 800b7ae:	b360      	cbz	r0, 800b80a <__ssputs_r+0xa2>
 800b7b0:	464a      	mov	r2, r9
 800b7b2:	6921      	ldr	r1, [r4, #16]
 800b7b4:	f7ff fed4 	bl	800b560 <memcpy>
 800b7b8:	89a3      	ldrh	r3, [r4, #12]
 800b7ba:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800b7be:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b7c2:	81a3      	strh	r3, [r4, #12]
 800b7c4:	6126      	str	r6, [r4, #16]
 800b7c6:	444e      	add	r6, r9
 800b7c8:	6026      	str	r6, [r4, #0]
 800b7ca:	463e      	mov	r6, r7
 800b7cc:	6165      	str	r5, [r4, #20]
 800b7ce:	eba5 0509 	sub.w	r5, r5, r9
 800b7d2:	60a5      	str	r5, [r4, #8]
 800b7d4:	42be      	cmp	r6, r7
 800b7d6:	d900      	bls.n	800b7da <__ssputs_r+0x72>
 800b7d8:	463e      	mov	r6, r7
 800b7da:	4632      	mov	r2, r6
 800b7dc:	4641      	mov	r1, r8
 800b7de:	6820      	ldr	r0, [r4, #0]
 800b7e0:	f000 faaa 	bl	800bd38 <memmove>
 800b7e4:	2000      	movs	r0, #0
 800b7e6:	68a3      	ldr	r3, [r4, #8]
 800b7e8:	1b9b      	subs	r3, r3, r6
 800b7ea:	60a3      	str	r3, [r4, #8]
 800b7ec:	6823      	ldr	r3, [r4, #0]
 800b7ee:	4433      	add	r3, r6
 800b7f0:	6023      	str	r3, [r4, #0]
 800b7f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b7f6:	462a      	mov	r2, r5
 800b7f8:	f000 fad6 	bl	800bda8 <_realloc_r>
 800b7fc:	4606      	mov	r6, r0
 800b7fe:	2800      	cmp	r0, #0
 800b800:	d1e0      	bne.n	800b7c4 <__ssputs_r+0x5c>
 800b802:	4650      	mov	r0, sl
 800b804:	6921      	ldr	r1, [r4, #16]
 800b806:	f7ff feb9 	bl	800b57c <_free_r>
 800b80a:	230c      	movs	r3, #12
 800b80c:	f8ca 3000 	str.w	r3, [sl]
 800b810:	89a3      	ldrh	r3, [r4, #12]
 800b812:	f04f 30ff 	mov.w	r0, #4294967295
 800b816:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b81a:	81a3      	strh	r3, [r4, #12]
 800b81c:	e7e9      	b.n	800b7f2 <__ssputs_r+0x8a>
	...

0800b820 <_svfiprintf_r>:
 800b820:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b824:	4698      	mov	r8, r3
 800b826:	898b      	ldrh	r3, [r1, #12]
 800b828:	4607      	mov	r7, r0
 800b82a:	061b      	lsls	r3, r3, #24
 800b82c:	460d      	mov	r5, r1
 800b82e:	4614      	mov	r4, r2
 800b830:	b09d      	sub	sp, #116	@ 0x74
 800b832:	d510      	bpl.n	800b856 <_svfiprintf_r+0x36>
 800b834:	690b      	ldr	r3, [r1, #16]
 800b836:	b973      	cbnz	r3, 800b856 <_svfiprintf_r+0x36>
 800b838:	2140      	movs	r1, #64	@ 0x40
 800b83a:	f7ff ff09 	bl	800b650 <_malloc_r>
 800b83e:	6028      	str	r0, [r5, #0]
 800b840:	6128      	str	r0, [r5, #16]
 800b842:	b930      	cbnz	r0, 800b852 <_svfiprintf_r+0x32>
 800b844:	230c      	movs	r3, #12
 800b846:	603b      	str	r3, [r7, #0]
 800b848:	f04f 30ff 	mov.w	r0, #4294967295
 800b84c:	b01d      	add	sp, #116	@ 0x74
 800b84e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b852:	2340      	movs	r3, #64	@ 0x40
 800b854:	616b      	str	r3, [r5, #20]
 800b856:	2300      	movs	r3, #0
 800b858:	9309      	str	r3, [sp, #36]	@ 0x24
 800b85a:	2320      	movs	r3, #32
 800b85c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b860:	2330      	movs	r3, #48	@ 0x30
 800b862:	f04f 0901 	mov.w	r9, #1
 800b866:	f8cd 800c 	str.w	r8, [sp, #12]
 800b86a:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 800ba04 <_svfiprintf_r+0x1e4>
 800b86e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b872:	4623      	mov	r3, r4
 800b874:	469a      	mov	sl, r3
 800b876:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b87a:	b10a      	cbz	r2, 800b880 <_svfiprintf_r+0x60>
 800b87c:	2a25      	cmp	r2, #37	@ 0x25
 800b87e:	d1f9      	bne.n	800b874 <_svfiprintf_r+0x54>
 800b880:	ebba 0b04 	subs.w	fp, sl, r4
 800b884:	d00b      	beq.n	800b89e <_svfiprintf_r+0x7e>
 800b886:	465b      	mov	r3, fp
 800b888:	4622      	mov	r2, r4
 800b88a:	4629      	mov	r1, r5
 800b88c:	4638      	mov	r0, r7
 800b88e:	f7ff ff6b 	bl	800b768 <__ssputs_r>
 800b892:	3001      	adds	r0, #1
 800b894:	f000 80a7 	beq.w	800b9e6 <_svfiprintf_r+0x1c6>
 800b898:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b89a:	445a      	add	r2, fp
 800b89c:	9209      	str	r2, [sp, #36]	@ 0x24
 800b89e:	f89a 3000 	ldrb.w	r3, [sl]
 800b8a2:	2b00      	cmp	r3, #0
 800b8a4:	f000 809f 	beq.w	800b9e6 <_svfiprintf_r+0x1c6>
 800b8a8:	2300      	movs	r3, #0
 800b8aa:	f04f 32ff 	mov.w	r2, #4294967295
 800b8ae:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b8b2:	f10a 0a01 	add.w	sl, sl, #1
 800b8b6:	9304      	str	r3, [sp, #16]
 800b8b8:	9307      	str	r3, [sp, #28]
 800b8ba:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b8be:	931a      	str	r3, [sp, #104]	@ 0x68
 800b8c0:	4654      	mov	r4, sl
 800b8c2:	2205      	movs	r2, #5
 800b8c4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b8c8:	484e      	ldr	r0, [pc, #312]	@ (800ba04 <_svfiprintf_r+0x1e4>)
 800b8ca:	f000 fa5f 	bl	800bd8c <memchr>
 800b8ce:	9a04      	ldr	r2, [sp, #16]
 800b8d0:	b9d8      	cbnz	r0, 800b90a <_svfiprintf_r+0xea>
 800b8d2:	06d0      	lsls	r0, r2, #27
 800b8d4:	bf44      	itt	mi
 800b8d6:	2320      	movmi	r3, #32
 800b8d8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b8dc:	0711      	lsls	r1, r2, #28
 800b8de:	bf44      	itt	mi
 800b8e0:	232b      	movmi	r3, #43	@ 0x2b
 800b8e2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b8e6:	f89a 3000 	ldrb.w	r3, [sl]
 800b8ea:	2b2a      	cmp	r3, #42	@ 0x2a
 800b8ec:	d015      	beq.n	800b91a <_svfiprintf_r+0xfa>
 800b8ee:	4654      	mov	r4, sl
 800b8f0:	2000      	movs	r0, #0
 800b8f2:	f04f 0c0a 	mov.w	ip, #10
 800b8f6:	9a07      	ldr	r2, [sp, #28]
 800b8f8:	4621      	mov	r1, r4
 800b8fa:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b8fe:	3b30      	subs	r3, #48	@ 0x30
 800b900:	2b09      	cmp	r3, #9
 800b902:	d94b      	bls.n	800b99c <_svfiprintf_r+0x17c>
 800b904:	b1b0      	cbz	r0, 800b934 <_svfiprintf_r+0x114>
 800b906:	9207      	str	r2, [sp, #28]
 800b908:	e014      	b.n	800b934 <_svfiprintf_r+0x114>
 800b90a:	eba0 0308 	sub.w	r3, r0, r8
 800b90e:	fa09 f303 	lsl.w	r3, r9, r3
 800b912:	4313      	orrs	r3, r2
 800b914:	46a2      	mov	sl, r4
 800b916:	9304      	str	r3, [sp, #16]
 800b918:	e7d2      	b.n	800b8c0 <_svfiprintf_r+0xa0>
 800b91a:	9b03      	ldr	r3, [sp, #12]
 800b91c:	1d19      	adds	r1, r3, #4
 800b91e:	681b      	ldr	r3, [r3, #0]
 800b920:	9103      	str	r1, [sp, #12]
 800b922:	2b00      	cmp	r3, #0
 800b924:	bfbb      	ittet	lt
 800b926:	425b      	neglt	r3, r3
 800b928:	f042 0202 	orrlt.w	r2, r2, #2
 800b92c:	9307      	strge	r3, [sp, #28]
 800b92e:	9307      	strlt	r3, [sp, #28]
 800b930:	bfb8      	it	lt
 800b932:	9204      	strlt	r2, [sp, #16]
 800b934:	7823      	ldrb	r3, [r4, #0]
 800b936:	2b2e      	cmp	r3, #46	@ 0x2e
 800b938:	d10a      	bne.n	800b950 <_svfiprintf_r+0x130>
 800b93a:	7863      	ldrb	r3, [r4, #1]
 800b93c:	2b2a      	cmp	r3, #42	@ 0x2a
 800b93e:	d132      	bne.n	800b9a6 <_svfiprintf_r+0x186>
 800b940:	9b03      	ldr	r3, [sp, #12]
 800b942:	3402      	adds	r4, #2
 800b944:	1d1a      	adds	r2, r3, #4
 800b946:	681b      	ldr	r3, [r3, #0]
 800b948:	9203      	str	r2, [sp, #12]
 800b94a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b94e:	9305      	str	r3, [sp, #20]
 800b950:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 800ba08 <_svfiprintf_r+0x1e8>
 800b954:	2203      	movs	r2, #3
 800b956:	4650      	mov	r0, sl
 800b958:	7821      	ldrb	r1, [r4, #0]
 800b95a:	f000 fa17 	bl	800bd8c <memchr>
 800b95e:	b138      	cbz	r0, 800b970 <_svfiprintf_r+0x150>
 800b960:	2240      	movs	r2, #64	@ 0x40
 800b962:	9b04      	ldr	r3, [sp, #16]
 800b964:	eba0 000a 	sub.w	r0, r0, sl
 800b968:	4082      	lsls	r2, r0
 800b96a:	4313      	orrs	r3, r2
 800b96c:	3401      	adds	r4, #1
 800b96e:	9304      	str	r3, [sp, #16]
 800b970:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b974:	2206      	movs	r2, #6
 800b976:	4825      	ldr	r0, [pc, #148]	@ (800ba0c <_svfiprintf_r+0x1ec>)
 800b978:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b97c:	f000 fa06 	bl	800bd8c <memchr>
 800b980:	2800      	cmp	r0, #0
 800b982:	d036      	beq.n	800b9f2 <_svfiprintf_r+0x1d2>
 800b984:	4b22      	ldr	r3, [pc, #136]	@ (800ba10 <_svfiprintf_r+0x1f0>)
 800b986:	bb1b      	cbnz	r3, 800b9d0 <_svfiprintf_r+0x1b0>
 800b988:	9b03      	ldr	r3, [sp, #12]
 800b98a:	3307      	adds	r3, #7
 800b98c:	f023 0307 	bic.w	r3, r3, #7
 800b990:	3308      	adds	r3, #8
 800b992:	9303      	str	r3, [sp, #12]
 800b994:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b996:	4433      	add	r3, r6
 800b998:	9309      	str	r3, [sp, #36]	@ 0x24
 800b99a:	e76a      	b.n	800b872 <_svfiprintf_r+0x52>
 800b99c:	460c      	mov	r4, r1
 800b99e:	2001      	movs	r0, #1
 800b9a0:	fb0c 3202 	mla	r2, ip, r2, r3
 800b9a4:	e7a8      	b.n	800b8f8 <_svfiprintf_r+0xd8>
 800b9a6:	2300      	movs	r3, #0
 800b9a8:	f04f 0c0a 	mov.w	ip, #10
 800b9ac:	4619      	mov	r1, r3
 800b9ae:	3401      	adds	r4, #1
 800b9b0:	9305      	str	r3, [sp, #20]
 800b9b2:	4620      	mov	r0, r4
 800b9b4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b9b8:	3a30      	subs	r2, #48	@ 0x30
 800b9ba:	2a09      	cmp	r2, #9
 800b9bc:	d903      	bls.n	800b9c6 <_svfiprintf_r+0x1a6>
 800b9be:	2b00      	cmp	r3, #0
 800b9c0:	d0c6      	beq.n	800b950 <_svfiprintf_r+0x130>
 800b9c2:	9105      	str	r1, [sp, #20]
 800b9c4:	e7c4      	b.n	800b950 <_svfiprintf_r+0x130>
 800b9c6:	4604      	mov	r4, r0
 800b9c8:	2301      	movs	r3, #1
 800b9ca:	fb0c 2101 	mla	r1, ip, r1, r2
 800b9ce:	e7f0      	b.n	800b9b2 <_svfiprintf_r+0x192>
 800b9d0:	ab03      	add	r3, sp, #12
 800b9d2:	9300      	str	r3, [sp, #0]
 800b9d4:	462a      	mov	r2, r5
 800b9d6:	4638      	mov	r0, r7
 800b9d8:	4b0e      	ldr	r3, [pc, #56]	@ (800ba14 <_svfiprintf_r+0x1f4>)
 800b9da:	a904      	add	r1, sp, #16
 800b9dc:	f3af 8000 	nop.w
 800b9e0:	1c42      	adds	r2, r0, #1
 800b9e2:	4606      	mov	r6, r0
 800b9e4:	d1d6      	bne.n	800b994 <_svfiprintf_r+0x174>
 800b9e6:	89ab      	ldrh	r3, [r5, #12]
 800b9e8:	065b      	lsls	r3, r3, #25
 800b9ea:	f53f af2d 	bmi.w	800b848 <_svfiprintf_r+0x28>
 800b9ee:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b9f0:	e72c      	b.n	800b84c <_svfiprintf_r+0x2c>
 800b9f2:	ab03      	add	r3, sp, #12
 800b9f4:	9300      	str	r3, [sp, #0]
 800b9f6:	462a      	mov	r2, r5
 800b9f8:	4638      	mov	r0, r7
 800b9fa:	4b06      	ldr	r3, [pc, #24]	@ (800ba14 <_svfiprintf_r+0x1f4>)
 800b9fc:	a904      	add	r1, sp, #16
 800b9fe:	f000 f87d 	bl	800bafc <_printf_i>
 800ba02:	e7ed      	b.n	800b9e0 <_svfiprintf_r+0x1c0>
 800ba04:	0800d22e 	.word	0x0800d22e
 800ba08:	0800d234 	.word	0x0800d234
 800ba0c:	0800d238 	.word	0x0800d238
 800ba10:	00000000 	.word	0x00000000
 800ba14:	0800b769 	.word	0x0800b769

0800ba18 <_printf_common>:
 800ba18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ba1c:	4616      	mov	r6, r2
 800ba1e:	4698      	mov	r8, r3
 800ba20:	688a      	ldr	r2, [r1, #8]
 800ba22:	690b      	ldr	r3, [r1, #16]
 800ba24:	4607      	mov	r7, r0
 800ba26:	4293      	cmp	r3, r2
 800ba28:	bfb8      	it	lt
 800ba2a:	4613      	movlt	r3, r2
 800ba2c:	6033      	str	r3, [r6, #0]
 800ba2e:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800ba32:	460c      	mov	r4, r1
 800ba34:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800ba38:	b10a      	cbz	r2, 800ba3e <_printf_common+0x26>
 800ba3a:	3301      	adds	r3, #1
 800ba3c:	6033      	str	r3, [r6, #0]
 800ba3e:	6823      	ldr	r3, [r4, #0]
 800ba40:	0699      	lsls	r1, r3, #26
 800ba42:	bf42      	ittt	mi
 800ba44:	6833      	ldrmi	r3, [r6, #0]
 800ba46:	3302      	addmi	r3, #2
 800ba48:	6033      	strmi	r3, [r6, #0]
 800ba4a:	6825      	ldr	r5, [r4, #0]
 800ba4c:	f015 0506 	ands.w	r5, r5, #6
 800ba50:	d106      	bne.n	800ba60 <_printf_common+0x48>
 800ba52:	f104 0a19 	add.w	sl, r4, #25
 800ba56:	68e3      	ldr	r3, [r4, #12]
 800ba58:	6832      	ldr	r2, [r6, #0]
 800ba5a:	1a9b      	subs	r3, r3, r2
 800ba5c:	42ab      	cmp	r3, r5
 800ba5e:	dc2b      	bgt.n	800bab8 <_printf_common+0xa0>
 800ba60:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800ba64:	6822      	ldr	r2, [r4, #0]
 800ba66:	3b00      	subs	r3, #0
 800ba68:	bf18      	it	ne
 800ba6a:	2301      	movne	r3, #1
 800ba6c:	0692      	lsls	r2, r2, #26
 800ba6e:	d430      	bmi.n	800bad2 <_printf_common+0xba>
 800ba70:	4641      	mov	r1, r8
 800ba72:	4638      	mov	r0, r7
 800ba74:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800ba78:	47c8      	blx	r9
 800ba7a:	3001      	adds	r0, #1
 800ba7c:	d023      	beq.n	800bac6 <_printf_common+0xae>
 800ba7e:	6823      	ldr	r3, [r4, #0]
 800ba80:	6922      	ldr	r2, [r4, #16]
 800ba82:	f003 0306 	and.w	r3, r3, #6
 800ba86:	2b04      	cmp	r3, #4
 800ba88:	bf14      	ite	ne
 800ba8a:	2500      	movne	r5, #0
 800ba8c:	6833      	ldreq	r3, [r6, #0]
 800ba8e:	f04f 0600 	mov.w	r6, #0
 800ba92:	bf08      	it	eq
 800ba94:	68e5      	ldreq	r5, [r4, #12]
 800ba96:	f104 041a 	add.w	r4, r4, #26
 800ba9a:	bf08      	it	eq
 800ba9c:	1aed      	subeq	r5, r5, r3
 800ba9e:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800baa2:	bf08      	it	eq
 800baa4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800baa8:	4293      	cmp	r3, r2
 800baaa:	bfc4      	itt	gt
 800baac:	1a9b      	subgt	r3, r3, r2
 800baae:	18ed      	addgt	r5, r5, r3
 800bab0:	42b5      	cmp	r5, r6
 800bab2:	d11a      	bne.n	800baea <_printf_common+0xd2>
 800bab4:	2000      	movs	r0, #0
 800bab6:	e008      	b.n	800baca <_printf_common+0xb2>
 800bab8:	2301      	movs	r3, #1
 800baba:	4652      	mov	r2, sl
 800babc:	4641      	mov	r1, r8
 800babe:	4638      	mov	r0, r7
 800bac0:	47c8      	blx	r9
 800bac2:	3001      	adds	r0, #1
 800bac4:	d103      	bne.n	800bace <_printf_common+0xb6>
 800bac6:	f04f 30ff 	mov.w	r0, #4294967295
 800baca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bace:	3501      	adds	r5, #1
 800bad0:	e7c1      	b.n	800ba56 <_printf_common+0x3e>
 800bad2:	2030      	movs	r0, #48	@ 0x30
 800bad4:	18e1      	adds	r1, r4, r3
 800bad6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800bada:	1c5a      	adds	r2, r3, #1
 800badc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800bae0:	4422      	add	r2, r4
 800bae2:	3302      	adds	r3, #2
 800bae4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800bae8:	e7c2      	b.n	800ba70 <_printf_common+0x58>
 800baea:	2301      	movs	r3, #1
 800baec:	4622      	mov	r2, r4
 800baee:	4641      	mov	r1, r8
 800baf0:	4638      	mov	r0, r7
 800baf2:	47c8      	blx	r9
 800baf4:	3001      	adds	r0, #1
 800baf6:	d0e6      	beq.n	800bac6 <_printf_common+0xae>
 800baf8:	3601      	adds	r6, #1
 800bafa:	e7d9      	b.n	800bab0 <_printf_common+0x98>

0800bafc <_printf_i>:
 800bafc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800bb00:	7e0f      	ldrb	r7, [r1, #24]
 800bb02:	4691      	mov	r9, r2
 800bb04:	2f78      	cmp	r7, #120	@ 0x78
 800bb06:	4680      	mov	r8, r0
 800bb08:	460c      	mov	r4, r1
 800bb0a:	469a      	mov	sl, r3
 800bb0c:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800bb0e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800bb12:	d807      	bhi.n	800bb24 <_printf_i+0x28>
 800bb14:	2f62      	cmp	r7, #98	@ 0x62
 800bb16:	d80a      	bhi.n	800bb2e <_printf_i+0x32>
 800bb18:	2f00      	cmp	r7, #0
 800bb1a:	f000 80d1 	beq.w	800bcc0 <_printf_i+0x1c4>
 800bb1e:	2f58      	cmp	r7, #88	@ 0x58
 800bb20:	f000 80b8 	beq.w	800bc94 <_printf_i+0x198>
 800bb24:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800bb28:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800bb2c:	e03a      	b.n	800bba4 <_printf_i+0xa8>
 800bb2e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800bb32:	2b15      	cmp	r3, #21
 800bb34:	d8f6      	bhi.n	800bb24 <_printf_i+0x28>
 800bb36:	a101      	add	r1, pc, #4	@ (adr r1, 800bb3c <_printf_i+0x40>)
 800bb38:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800bb3c:	0800bb95 	.word	0x0800bb95
 800bb40:	0800bba9 	.word	0x0800bba9
 800bb44:	0800bb25 	.word	0x0800bb25
 800bb48:	0800bb25 	.word	0x0800bb25
 800bb4c:	0800bb25 	.word	0x0800bb25
 800bb50:	0800bb25 	.word	0x0800bb25
 800bb54:	0800bba9 	.word	0x0800bba9
 800bb58:	0800bb25 	.word	0x0800bb25
 800bb5c:	0800bb25 	.word	0x0800bb25
 800bb60:	0800bb25 	.word	0x0800bb25
 800bb64:	0800bb25 	.word	0x0800bb25
 800bb68:	0800bca7 	.word	0x0800bca7
 800bb6c:	0800bbd3 	.word	0x0800bbd3
 800bb70:	0800bc61 	.word	0x0800bc61
 800bb74:	0800bb25 	.word	0x0800bb25
 800bb78:	0800bb25 	.word	0x0800bb25
 800bb7c:	0800bcc9 	.word	0x0800bcc9
 800bb80:	0800bb25 	.word	0x0800bb25
 800bb84:	0800bbd3 	.word	0x0800bbd3
 800bb88:	0800bb25 	.word	0x0800bb25
 800bb8c:	0800bb25 	.word	0x0800bb25
 800bb90:	0800bc69 	.word	0x0800bc69
 800bb94:	6833      	ldr	r3, [r6, #0]
 800bb96:	1d1a      	adds	r2, r3, #4
 800bb98:	681b      	ldr	r3, [r3, #0]
 800bb9a:	6032      	str	r2, [r6, #0]
 800bb9c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800bba0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800bba4:	2301      	movs	r3, #1
 800bba6:	e09c      	b.n	800bce2 <_printf_i+0x1e6>
 800bba8:	6833      	ldr	r3, [r6, #0]
 800bbaa:	6820      	ldr	r0, [r4, #0]
 800bbac:	1d19      	adds	r1, r3, #4
 800bbae:	6031      	str	r1, [r6, #0]
 800bbb0:	0606      	lsls	r6, r0, #24
 800bbb2:	d501      	bpl.n	800bbb8 <_printf_i+0xbc>
 800bbb4:	681d      	ldr	r5, [r3, #0]
 800bbb6:	e003      	b.n	800bbc0 <_printf_i+0xc4>
 800bbb8:	0645      	lsls	r5, r0, #25
 800bbba:	d5fb      	bpl.n	800bbb4 <_printf_i+0xb8>
 800bbbc:	f9b3 5000 	ldrsh.w	r5, [r3]
 800bbc0:	2d00      	cmp	r5, #0
 800bbc2:	da03      	bge.n	800bbcc <_printf_i+0xd0>
 800bbc4:	232d      	movs	r3, #45	@ 0x2d
 800bbc6:	426d      	negs	r5, r5
 800bbc8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800bbcc:	230a      	movs	r3, #10
 800bbce:	4858      	ldr	r0, [pc, #352]	@ (800bd30 <_printf_i+0x234>)
 800bbd0:	e011      	b.n	800bbf6 <_printf_i+0xfa>
 800bbd2:	6821      	ldr	r1, [r4, #0]
 800bbd4:	6833      	ldr	r3, [r6, #0]
 800bbd6:	0608      	lsls	r0, r1, #24
 800bbd8:	f853 5b04 	ldr.w	r5, [r3], #4
 800bbdc:	d402      	bmi.n	800bbe4 <_printf_i+0xe8>
 800bbde:	0649      	lsls	r1, r1, #25
 800bbe0:	bf48      	it	mi
 800bbe2:	b2ad      	uxthmi	r5, r5
 800bbe4:	2f6f      	cmp	r7, #111	@ 0x6f
 800bbe6:	6033      	str	r3, [r6, #0]
 800bbe8:	bf14      	ite	ne
 800bbea:	230a      	movne	r3, #10
 800bbec:	2308      	moveq	r3, #8
 800bbee:	4850      	ldr	r0, [pc, #320]	@ (800bd30 <_printf_i+0x234>)
 800bbf0:	2100      	movs	r1, #0
 800bbf2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800bbf6:	6866      	ldr	r6, [r4, #4]
 800bbf8:	2e00      	cmp	r6, #0
 800bbfa:	60a6      	str	r6, [r4, #8]
 800bbfc:	db05      	blt.n	800bc0a <_printf_i+0x10e>
 800bbfe:	6821      	ldr	r1, [r4, #0]
 800bc00:	432e      	orrs	r6, r5
 800bc02:	f021 0104 	bic.w	r1, r1, #4
 800bc06:	6021      	str	r1, [r4, #0]
 800bc08:	d04b      	beq.n	800bca2 <_printf_i+0x1a6>
 800bc0a:	4616      	mov	r6, r2
 800bc0c:	fbb5 f1f3 	udiv	r1, r5, r3
 800bc10:	fb03 5711 	mls	r7, r3, r1, r5
 800bc14:	5dc7      	ldrb	r7, [r0, r7]
 800bc16:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800bc1a:	462f      	mov	r7, r5
 800bc1c:	42bb      	cmp	r3, r7
 800bc1e:	460d      	mov	r5, r1
 800bc20:	d9f4      	bls.n	800bc0c <_printf_i+0x110>
 800bc22:	2b08      	cmp	r3, #8
 800bc24:	d10b      	bne.n	800bc3e <_printf_i+0x142>
 800bc26:	6823      	ldr	r3, [r4, #0]
 800bc28:	07df      	lsls	r7, r3, #31
 800bc2a:	d508      	bpl.n	800bc3e <_printf_i+0x142>
 800bc2c:	6923      	ldr	r3, [r4, #16]
 800bc2e:	6861      	ldr	r1, [r4, #4]
 800bc30:	4299      	cmp	r1, r3
 800bc32:	bfde      	ittt	le
 800bc34:	2330      	movle	r3, #48	@ 0x30
 800bc36:	f806 3c01 	strble.w	r3, [r6, #-1]
 800bc3a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800bc3e:	1b92      	subs	r2, r2, r6
 800bc40:	6122      	str	r2, [r4, #16]
 800bc42:	464b      	mov	r3, r9
 800bc44:	4621      	mov	r1, r4
 800bc46:	4640      	mov	r0, r8
 800bc48:	f8cd a000 	str.w	sl, [sp]
 800bc4c:	aa03      	add	r2, sp, #12
 800bc4e:	f7ff fee3 	bl	800ba18 <_printf_common>
 800bc52:	3001      	adds	r0, #1
 800bc54:	d14a      	bne.n	800bcec <_printf_i+0x1f0>
 800bc56:	f04f 30ff 	mov.w	r0, #4294967295
 800bc5a:	b004      	add	sp, #16
 800bc5c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bc60:	6823      	ldr	r3, [r4, #0]
 800bc62:	f043 0320 	orr.w	r3, r3, #32
 800bc66:	6023      	str	r3, [r4, #0]
 800bc68:	2778      	movs	r7, #120	@ 0x78
 800bc6a:	4832      	ldr	r0, [pc, #200]	@ (800bd34 <_printf_i+0x238>)
 800bc6c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800bc70:	6823      	ldr	r3, [r4, #0]
 800bc72:	6831      	ldr	r1, [r6, #0]
 800bc74:	061f      	lsls	r7, r3, #24
 800bc76:	f851 5b04 	ldr.w	r5, [r1], #4
 800bc7a:	d402      	bmi.n	800bc82 <_printf_i+0x186>
 800bc7c:	065f      	lsls	r7, r3, #25
 800bc7e:	bf48      	it	mi
 800bc80:	b2ad      	uxthmi	r5, r5
 800bc82:	6031      	str	r1, [r6, #0]
 800bc84:	07d9      	lsls	r1, r3, #31
 800bc86:	bf44      	itt	mi
 800bc88:	f043 0320 	orrmi.w	r3, r3, #32
 800bc8c:	6023      	strmi	r3, [r4, #0]
 800bc8e:	b11d      	cbz	r5, 800bc98 <_printf_i+0x19c>
 800bc90:	2310      	movs	r3, #16
 800bc92:	e7ad      	b.n	800bbf0 <_printf_i+0xf4>
 800bc94:	4826      	ldr	r0, [pc, #152]	@ (800bd30 <_printf_i+0x234>)
 800bc96:	e7e9      	b.n	800bc6c <_printf_i+0x170>
 800bc98:	6823      	ldr	r3, [r4, #0]
 800bc9a:	f023 0320 	bic.w	r3, r3, #32
 800bc9e:	6023      	str	r3, [r4, #0]
 800bca0:	e7f6      	b.n	800bc90 <_printf_i+0x194>
 800bca2:	4616      	mov	r6, r2
 800bca4:	e7bd      	b.n	800bc22 <_printf_i+0x126>
 800bca6:	6833      	ldr	r3, [r6, #0]
 800bca8:	6825      	ldr	r5, [r4, #0]
 800bcaa:	1d18      	adds	r0, r3, #4
 800bcac:	6961      	ldr	r1, [r4, #20]
 800bcae:	6030      	str	r0, [r6, #0]
 800bcb0:	062e      	lsls	r6, r5, #24
 800bcb2:	681b      	ldr	r3, [r3, #0]
 800bcb4:	d501      	bpl.n	800bcba <_printf_i+0x1be>
 800bcb6:	6019      	str	r1, [r3, #0]
 800bcb8:	e002      	b.n	800bcc0 <_printf_i+0x1c4>
 800bcba:	0668      	lsls	r0, r5, #25
 800bcbc:	d5fb      	bpl.n	800bcb6 <_printf_i+0x1ba>
 800bcbe:	8019      	strh	r1, [r3, #0]
 800bcc0:	2300      	movs	r3, #0
 800bcc2:	4616      	mov	r6, r2
 800bcc4:	6123      	str	r3, [r4, #16]
 800bcc6:	e7bc      	b.n	800bc42 <_printf_i+0x146>
 800bcc8:	6833      	ldr	r3, [r6, #0]
 800bcca:	2100      	movs	r1, #0
 800bccc:	1d1a      	adds	r2, r3, #4
 800bcce:	6032      	str	r2, [r6, #0]
 800bcd0:	681e      	ldr	r6, [r3, #0]
 800bcd2:	6862      	ldr	r2, [r4, #4]
 800bcd4:	4630      	mov	r0, r6
 800bcd6:	f000 f859 	bl	800bd8c <memchr>
 800bcda:	b108      	cbz	r0, 800bce0 <_printf_i+0x1e4>
 800bcdc:	1b80      	subs	r0, r0, r6
 800bcde:	6060      	str	r0, [r4, #4]
 800bce0:	6863      	ldr	r3, [r4, #4]
 800bce2:	6123      	str	r3, [r4, #16]
 800bce4:	2300      	movs	r3, #0
 800bce6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800bcea:	e7aa      	b.n	800bc42 <_printf_i+0x146>
 800bcec:	4632      	mov	r2, r6
 800bcee:	4649      	mov	r1, r9
 800bcf0:	4640      	mov	r0, r8
 800bcf2:	6923      	ldr	r3, [r4, #16]
 800bcf4:	47d0      	blx	sl
 800bcf6:	3001      	adds	r0, #1
 800bcf8:	d0ad      	beq.n	800bc56 <_printf_i+0x15a>
 800bcfa:	6823      	ldr	r3, [r4, #0]
 800bcfc:	079b      	lsls	r3, r3, #30
 800bcfe:	d413      	bmi.n	800bd28 <_printf_i+0x22c>
 800bd00:	68e0      	ldr	r0, [r4, #12]
 800bd02:	9b03      	ldr	r3, [sp, #12]
 800bd04:	4298      	cmp	r0, r3
 800bd06:	bfb8      	it	lt
 800bd08:	4618      	movlt	r0, r3
 800bd0a:	e7a6      	b.n	800bc5a <_printf_i+0x15e>
 800bd0c:	2301      	movs	r3, #1
 800bd0e:	4632      	mov	r2, r6
 800bd10:	4649      	mov	r1, r9
 800bd12:	4640      	mov	r0, r8
 800bd14:	47d0      	blx	sl
 800bd16:	3001      	adds	r0, #1
 800bd18:	d09d      	beq.n	800bc56 <_printf_i+0x15a>
 800bd1a:	3501      	adds	r5, #1
 800bd1c:	68e3      	ldr	r3, [r4, #12]
 800bd1e:	9903      	ldr	r1, [sp, #12]
 800bd20:	1a5b      	subs	r3, r3, r1
 800bd22:	42ab      	cmp	r3, r5
 800bd24:	dcf2      	bgt.n	800bd0c <_printf_i+0x210>
 800bd26:	e7eb      	b.n	800bd00 <_printf_i+0x204>
 800bd28:	2500      	movs	r5, #0
 800bd2a:	f104 0619 	add.w	r6, r4, #25
 800bd2e:	e7f5      	b.n	800bd1c <_printf_i+0x220>
 800bd30:	0800d23f 	.word	0x0800d23f
 800bd34:	0800d250 	.word	0x0800d250

0800bd38 <memmove>:
 800bd38:	4288      	cmp	r0, r1
 800bd3a:	b510      	push	{r4, lr}
 800bd3c:	eb01 0402 	add.w	r4, r1, r2
 800bd40:	d902      	bls.n	800bd48 <memmove+0x10>
 800bd42:	4284      	cmp	r4, r0
 800bd44:	4623      	mov	r3, r4
 800bd46:	d807      	bhi.n	800bd58 <memmove+0x20>
 800bd48:	1e43      	subs	r3, r0, #1
 800bd4a:	42a1      	cmp	r1, r4
 800bd4c:	d008      	beq.n	800bd60 <memmove+0x28>
 800bd4e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800bd52:	f803 2f01 	strb.w	r2, [r3, #1]!
 800bd56:	e7f8      	b.n	800bd4a <memmove+0x12>
 800bd58:	4601      	mov	r1, r0
 800bd5a:	4402      	add	r2, r0
 800bd5c:	428a      	cmp	r2, r1
 800bd5e:	d100      	bne.n	800bd62 <memmove+0x2a>
 800bd60:	bd10      	pop	{r4, pc}
 800bd62:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800bd66:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800bd6a:	e7f7      	b.n	800bd5c <memmove+0x24>

0800bd6c <_sbrk_r>:
 800bd6c:	b538      	push	{r3, r4, r5, lr}
 800bd6e:	2300      	movs	r3, #0
 800bd70:	4d05      	ldr	r5, [pc, #20]	@ (800bd88 <_sbrk_r+0x1c>)
 800bd72:	4604      	mov	r4, r0
 800bd74:	4608      	mov	r0, r1
 800bd76:	602b      	str	r3, [r5, #0]
 800bd78:	f7f6 fa94 	bl	80022a4 <_sbrk>
 800bd7c:	1c43      	adds	r3, r0, #1
 800bd7e:	d102      	bne.n	800bd86 <_sbrk_r+0x1a>
 800bd80:	682b      	ldr	r3, [r5, #0]
 800bd82:	b103      	cbz	r3, 800bd86 <_sbrk_r+0x1a>
 800bd84:	6023      	str	r3, [r4, #0]
 800bd86:	bd38      	pop	{r3, r4, r5, pc}
 800bd88:	2000362c 	.word	0x2000362c

0800bd8c <memchr>:
 800bd8c:	4603      	mov	r3, r0
 800bd8e:	b510      	push	{r4, lr}
 800bd90:	b2c9      	uxtb	r1, r1
 800bd92:	4402      	add	r2, r0
 800bd94:	4293      	cmp	r3, r2
 800bd96:	4618      	mov	r0, r3
 800bd98:	d101      	bne.n	800bd9e <memchr+0x12>
 800bd9a:	2000      	movs	r0, #0
 800bd9c:	e003      	b.n	800bda6 <memchr+0x1a>
 800bd9e:	7804      	ldrb	r4, [r0, #0]
 800bda0:	3301      	adds	r3, #1
 800bda2:	428c      	cmp	r4, r1
 800bda4:	d1f6      	bne.n	800bd94 <memchr+0x8>
 800bda6:	bd10      	pop	{r4, pc}

0800bda8 <_realloc_r>:
 800bda8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bdac:	4607      	mov	r7, r0
 800bdae:	4614      	mov	r4, r2
 800bdb0:	460d      	mov	r5, r1
 800bdb2:	b921      	cbnz	r1, 800bdbe <_realloc_r+0x16>
 800bdb4:	4611      	mov	r1, r2
 800bdb6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bdba:	f7ff bc49 	b.w	800b650 <_malloc_r>
 800bdbe:	b92a      	cbnz	r2, 800bdcc <_realloc_r+0x24>
 800bdc0:	f7ff fbdc 	bl	800b57c <_free_r>
 800bdc4:	4625      	mov	r5, r4
 800bdc6:	4628      	mov	r0, r5
 800bdc8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bdcc:	f000 f81a 	bl	800be04 <_malloc_usable_size_r>
 800bdd0:	4284      	cmp	r4, r0
 800bdd2:	4606      	mov	r6, r0
 800bdd4:	d802      	bhi.n	800bddc <_realloc_r+0x34>
 800bdd6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800bdda:	d8f4      	bhi.n	800bdc6 <_realloc_r+0x1e>
 800bddc:	4621      	mov	r1, r4
 800bdde:	4638      	mov	r0, r7
 800bde0:	f7ff fc36 	bl	800b650 <_malloc_r>
 800bde4:	4680      	mov	r8, r0
 800bde6:	b908      	cbnz	r0, 800bdec <_realloc_r+0x44>
 800bde8:	4645      	mov	r5, r8
 800bdea:	e7ec      	b.n	800bdc6 <_realloc_r+0x1e>
 800bdec:	42b4      	cmp	r4, r6
 800bdee:	4622      	mov	r2, r4
 800bdf0:	4629      	mov	r1, r5
 800bdf2:	bf28      	it	cs
 800bdf4:	4632      	movcs	r2, r6
 800bdf6:	f7ff fbb3 	bl	800b560 <memcpy>
 800bdfa:	4629      	mov	r1, r5
 800bdfc:	4638      	mov	r0, r7
 800bdfe:	f7ff fbbd 	bl	800b57c <_free_r>
 800be02:	e7f1      	b.n	800bde8 <_realloc_r+0x40>

0800be04 <_malloc_usable_size_r>:
 800be04:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800be08:	1f18      	subs	r0, r3, #4
 800be0a:	2b00      	cmp	r3, #0
 800be0c:	bfbc      	itt	lt
 800be0e:	580b      	ldrlt	r3, [r1, r0]
 800be10:	18c0      	addlt	r0, r0, r3
 800be12:	4770      	bx	lr

0800be14 <_init>:
 800be14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800be16:	bf00      	nop
 800be18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800be1a:	bc08      	pop	{r3}
 800be1c:	469e      	mov	lr, r3
 800be1e:	4770      	bx	lr

0800be20 <_fini>:
 800be20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800be22:	bf00      	nop
 800be24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800be26:	bc08      	pop	{r3}
 800be28:	469e      	mov	lr, r3
 800be2a:	4770      	bx	lr
