 
****************************************
Report : area
Design : CPU_8bit_top
Version: V-2023.12-SP5
Date   : Fri Dec 20 18:26:00 2024
****************************************

Library(s) Used:

    tcbn40lpbwptc (File: /cae/apps/data/tsmclibs-2013/digital/Front_End/timing_power_noise/NLDM/tcbn40lpbwp_120b/tcbn40lpbwptc.db)

Number of ports:                           41
Number of nets:                          1580
Number of cells:                         1519
Number of combinational cells:           1434
Number of sequential cells:                85
Number of macros/black boxes:               0
Number of buf/inv:                        481
Number of references:                     214

Combinational area:               2991.744030
Buf/Inv area:                      801.738007
Noncombinational area:             416.304000
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                  3408.048029
Total area:                 undefined
1
