{
    "Project Name": "basic1_wire_assign",
    "Passed C-SIM": false,
    "C-SIM Failure Reason": "Compilation error",
    "C-SIM Failure Details": [
        "INFO: [SIM 211-4] CSIM will launch GCC as the compiler.\n",
        "   Compiling ../../../../test_wire_assign.cpp in debug mode\n",
        "   Compiling ../../../../wire_assign.cpp in debug mode\n",
        "csim.mk:83: recipe for target 'obj/wire_assign.o' failed\n",
        "E:/Vitis/Vitis_HLS/2022.1/include/gmp.h:63:0: warning: \"__GMP_LIBGMP_DLL\" redefined\n",
        " #define __GMP_LIBGMP_DLL  0\n",
        " \n",
        "E:/Vitis/Vitis_HLS/2022.1/include/floating_point_v7_0_bitacc_cmodel.h:136:0: note: this is the location of the previous definition\n",
        " #define __GMP_LIBGMP_DLL 1\n",
        " \n",
        "E:/Vitis/Vitis_HLS/2022.1/include/gmp.h:63:0: warning: \"__GMP_LIBGMP_DLL\" redefined\n",
        " #define __GMP_LIBGMP_DLL  0\n",
        " \n",
        "E:/Vitis/Vitis_HLS/2022.1/include/floating_point_v7_0_bitacc_cmodel.h:136:0: note: this is the location of the previous definition\n",
        " #define __GMP_LIBGMP_DLL 1\n",
        " \n",
        "../../../../wire_assign.cpp: In function 'void wire_assign(input_t, output_t*)':\n",
        "../../../../wire_assign.cpp:6:22: error: 'processOutput' was not declared in this scope\n",
        "     processOutput(out);\n",
        "                      ^\n",
        "make: *** [obj/wire_assign.o] Error 1\n",
        "ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).\n",
        "INFO: [SIM 211-3] *************** CSIM finish ***************\n"
    ],
    "Passed C-synth": null,
    "C-SYNTH Failure Reason": null,
    "C-SYNTH Failure Details": [],
    "Passed Co-SIM": null,
    "Co-SIM Failure Reason": null,
    "Co-SIM Failure Details": []
}