TRACE::2024-07-18.17:04:35::SCWPlatform::Trying to open the hw design at C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:35::SCWPlatform::DSA given C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:35::SCWPlatform::DSA absoulate path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:35::SCWPlatform::DSA directory C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw
TRACE::2024-07-18.17:04:35::SCWPlatform:: Platform Path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:35::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-07-18.17:04:35::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-07-18.17:04:41::SCWPlatform::Opened new HwDB with name design_1_wrapper_0
TRACE::2024-07-18.17:04:41::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vivado_bd/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2024-07-18.17:04:41::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vivado_bd/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper"
		}]
}
TRACE::2024-07-18.17:04:41::SCWPlatform::Boot application domains not present, creating them
TRACE::2024-07-18.17:04:41::SCWDomain::checking for install qemu data   : 
TRACE::2024-07-18.17:04:41::SCWDomain:: Using the QEMU Data from install at  : G:/TOOLS/Xilinx/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-07-18.17:04:41::SCWDomain:: Using the QEMU args  from install at  : G:/TOOLS/Xilinx/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-07-18.17:04:41::SCWPlatform::Trying to open the hw design at C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:41::SCWPlatform::DSA given C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:41::SCWPlatform::DSA absoulate path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:41::SCWPlatform::DSA directory C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw
TRACE::2024-07-18.17:04:41::SCWPlatform:: Platform Path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-07-18.17:04:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-07-18.17:04:41::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-07-18.17:04:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-18.17:04:41::SCWPlatform::Trying to open the hw design at C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:41::SCWPlatform::DSA given C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:41::SCWPlatform::DSA absoulate path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:41::SCWPlatform::DSA directory C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw
TRACE::2024-07-18.17:04:41::SCWPlatform:: Platform Path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-07-18.17:04:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-07-18.17:04:41::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-07-18.17:04:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-18.17:04:41::SCWPlatform::Trying to open the hw design at C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:41::SCWPlatform::DSA given C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:41::SCWPlatform::DSA absoulate path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:41::SCWPlatform::DSA directory C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw
TRACE::2024-07-18.17:04:41::SCWPlatform:: Platform Path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-07-18.17:04:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-07-18.17:04:41::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-07-18.17:04:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-18.17:04:41::SCWPlatform::Boot application domain added for zynq_fsbl
TRACE::2024-07-18.17:04:41::SCWPlatform::Generating the sources  .
TRACE::2024-07-18.17:04:41::SCWBDomain::Generating boot domain sources.
TRACE::2024-07-18.17:04:41::SCWBDomain:: Generating the zynq_fsbl Application.
TRACE::2024-07-18.17:04:41::SCWPlatform::Trying to open the hw design at C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:41::SCWPlatform::DSA given C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:41::SCWPlatform::DSA absoulate path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:41::SCWPlatform::DSA directory C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw
TRACE::2024-07-18.17:04:41::SCWPlatform:: Platform Path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:41::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-07-18.17:04:41::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-07-18.17:04:41::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-07-18.17:04:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-18.17:04:41::SCWMssOS::Checking the sw design at  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-18.17:04:41::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-07-18.17:04:41::SCWMssOS::No sw design opened at  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-18.17:04:41::SCWMssOS::mss does not exists at C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-18.17:04:41::SCWMssOS::Creating sw design at  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-18.17:04:41::SCWMssOS::Adding the swdes entry, created swdb C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-18.17:04:41::SCWMssOS::updating the scw layer changes to swdes at   C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-18.17:04:41::SCWMssOS::Writing mss at C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-18.17:04:41::SCWMssOS::Completed writing the mss file at C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2024-07-18.17:04:41::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2024-07-18.17:04:41::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2024-07-18.17:04:41::SCWBDomain::Completed writing the mss file at C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2024-07-18.17:04:54::SCWPlatform::Generating sources Done.
TRACE::2024-07-18.17:04:54::SCWPlatform::Trying to open the hw design at C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:54::SCWPlatform::DSA given C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:54::SCWPlatform::DSA absoulate path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:54::SCWPlatform::DSA directory C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw
TRACE::2024-07-18.17:04:54::SCWPlatform:: Platform Path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-07-18.17:04:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-07-18.17:04:54::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-07-18.17:04:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-18.17:04:54::SCWMssOS::Checking the sw design at  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-18.17:04:54::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-07-18.17:04:54::SCWMssOS::No sw design opened at  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-18.17:04:54::SCWMssOS::mss exists loading the mss file  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-18.17:04:54::SCWMssOS::Opened the sw design from mss  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-18.17:04:54::SCWMssOS::Adding the swdes entry C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-07-18.17:04:54::SCWMssOS::updating the scw layer about changes
TRACE::2024-07-18.17:04:54::SCWMssOS::Opened the sw design.  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-18.17:04:54::SCWMssOS::Saving the mss changes C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-18.17:04:54::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-18.17:04:54::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-18.17:04:54::SCWMssOS::Commit changes completed.
TRACE::2024-07-18.17:04:54::SCWPlatform::Trying to open the hw design at C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:54::SCWPlatform::DSA given C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:54::SCWPlatform::DSA absoulate path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:54::SCWPlatform::DSA directory C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw
TRACE::2024-07-18.17:04:54::SCWPlatform:: Platform Path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-07-18.17:04:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-07-18.17:04:54::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-07-18.17:04:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-18.17:04:54::SCWMssOS::Checking the sw design at  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-18.17:04:54::SCWMssOS::DEBUG:  swdes dump  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-18.17:04:54::SCWMssOS::Sw design exists and opened at  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-18.17:04:54::SCWPlatform::Trying to open the hw design at C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:54::SCWPlatform::DSA given C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:54::SCWPlatform::DSA absoulate path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:54::SCWPlatform::DSA directory C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw
TRACE::2024-07-18.17:04:54::SCWPlatform:: Platform Path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-07-18.17:04:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-07-18.17:04:54::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-07-18.17:04:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-18.17:04:54::SCWMssOS::Checking the sw design at  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-18.17:04:54::SCWMssOS::DEBUG:  swdes dump  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-18.17:04:54::SCWMssOS::Sw design exists and opened at  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-18.17:04:54::SCWPlatform::Trying to open the hw design at C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:54::SCWPlatform::DSA given C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:54::SCWPlatform::DSA absoulate path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:54::SCWPlatform::DSA directory C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw
TRACE::2024-07-18.17:04:54::SCWPlatform:: Platform Path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-07-18.17:04:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-07-18.17:04:54::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-07-18.17:04:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-18.17:04:54::SCWMssOS::Checking the sw design at  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-18.17:04:54::SCWMssOS::DEBUG:  swdes dump  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-18.17:04:54::SCWMssOS::Sw design exists and opened at  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-18.17:04:54::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vivado_bd/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"78b692e0bce852dc796621cc7f8b7b78",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1", "xilrsa:1.7"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-07-18.17:04:54::SCWMssOS::Saving the mss changes C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-18.17:04:54::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-18.17:04:54::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-18.17:04:54::SCWMssOS::Commit changes completed.
TRACE::2024-07-18.17:04:54::SCWPlatform::Trying to open the hw design at C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:54::SCWPlatform::DSA given C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:54::SCWPlatform::DSA absoulate path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:54::SCWPlatform::DSA directory C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw
TRACE::2024-07-18.17:04:54::SCWPlatform:: Platform Path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-07-18.17:04:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-07-18.17:04:54::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-07-18.17:04:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-18.17:04:54::SCWMssOS::Checking the sw design at  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-18.17:04:54::SCWMssOS::DEBUG:  swdes dump  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-18.17:04:54::SCWMssOS::Sw design exists and opened at  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-18.17:04:54::SCWPlatform::Trying to open the hw design at C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:54::SCWPlatform::DSA given C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:54::SCWPlatform::DSA absoulate path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:54::SCWPlatform::DSA directory C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw
TRACE::2024-07-18.17:04:54::SCWPlatform:: Platform Path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-07-18.17:04:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-07-18.17:04:54::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-07-18.17:04:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-18.17:04:54::SCWMssOS::Checking the sw design at  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-18.17:04:54::SCWMssOS::DEBUG:  swdes dump  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-18.17:04:54::SCWMssOS::Sw design exists and opened at  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-18.17:04:54::SCWPlatform::Trying to open the hw design at C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:54::SCWPlatform::DSA given C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:54::SCWPlatform::DSA absoulate path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:54::SCWPlatform::DSA directory C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw
TRACE::2024-07-18.17:04:54::SCWPlatform:: Platform Path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-07-18.17:04:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-07-18.17:04:54::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-07-18.17:04:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-18.17:04:54::SCWMssOS::Checking the sw design at  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-18.17:04:54::SCWMssOS::DEBUG:  swdes dump  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-18.17:04:54::SCWMssOS::Sw design exists and opened at  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-18.17:04:54::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vivado_bd/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"78b692e0bce852dc796621cc7f8b7b78",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1", "xilrsa:1.7"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-07-18.17:04:54::SCWPlatform::Trying to open the hw design at C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:54::SCWPlatform::DSA given C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:54::SCWPlatform::DSA absoulate path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:54::SCWPlatform::DSA directory C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw
TRACE::2024-07-18.17:04:54::SCWPlatform:: Platform Path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-07-18.17:04:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-07-18.17:04:54::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-07-18.17:04:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-18.17:04:54::SCWDomain::checking for install qemu data   : 
TRACE::2024-07-18.17:04:54::SCWDomain:: Using the QEMU Data from install at  : G:/TOOLS/Xilinx/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-07-18.17:04:54::SCWDomain:: Using the QEMU args  from install at  : G:/TOOLS/Xilinx/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-07-18.17:04:54::SCWPlatform::Trying to open the hw design at C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:54::SCWPlatform::DSA given C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:54::SCWPlatform::DSA absoulate path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:54::SCWPlatform::DSA directory C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw
TRACE::2024-07-18.17:04:54::SCWPlatform:: Platform Path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-07-18.17:04:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-07-18.17:04:54::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-07-18.17:04:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-18.17:04:54::SCWPlatform::Trying to open the hw design at C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:54::SCWPlatform::DSA given C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:54::SCWPlatform::DSA absoulate path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:54::SCWPlatform::DSA directory C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw
TRACE::2024-07-18.17:04:54::SCWPlatform:: Platform Path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-07-18.17:04:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-07-18.17:04:54::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-07-18.17:04:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-18.17:04:54::SCWDomain::Qemu Directory name is changed from "" to "qemu"
TRACE::2024-07-18.17:04:54::SCWPlatform::Trying to open the hw design at C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:54::SCWPlatform::DSA given C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:54::SCWPlatform::DSA absoulate path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:54::SCWPlatform::DSA directory C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw
TRACE::2024-07-18.17:04:54::SCWPlatform:: Platform Path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:54::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-07-18.17:04:54::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-07-18.17:04:54::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-07-18.17:04:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-18.17:04:54::SCWMssOS::Checking the sw design at  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-07-18.17:04:54::SCWMssOS::DEBUG:  swdes dump  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-18.17:04:54::SCWMssOS::No sw design opened at  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-07-18.17:04:54::SCWMssOS::mss does not exists at C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-07-18.17:04:54::SCWMssOS::Creating sw design at  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-07-18.17:04:54::SCWMssOS::Adding the swdes entry, created swdb C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-07-18.17:04:54::SCWMssOS::updating the scw layer changes to swdes at   C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-07-18.17:04:54::SCWMssOS::Writing mss at C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-07-18.17:04:54::SCWMssOS::Completed writing the mss file at C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2024-07-18.17:04:54::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2024-07-18.17:04:54::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2024-07-18.17:04:54::SCWMssOS::Completed writing the mss file at C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2024-07-18.17:04:54::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2024-07-18.17:04:56::SCWMssOS::Saving the mss changes C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-18.17:04:56::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-18.17:04:56::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-18.17:04:56::SCWMssOS::Commit changes completed.
TRACE::2024-07-18.17:04:56::SCWMssOS::Saving the mss changes C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-07-18.17:04:56::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-07-18.17:04:56::SCWMssOS::Writing the mss file completed C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-07-18.17:04:56::SCWMssOS::Commit changes completed.
TRACE::2024-07-18.17:04:56::SCWPlatform::Trying to open the hw design at C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:56::SCWPlatform::DSA given C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:56::SCWPlatform::DSA absoulate path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:56::SCWPlatform::DSA directory C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw
TRACE::2024-07-18.17:04:56::SCWPlatform:: Platform Path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-07-18.17:04:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-07-18.17:04:56::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-07-18.17:04:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-18.17:04:56::SCWMssOS::Checking the sw design at  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-18.17:04:56::SCWMssOS::DEBUG:  swdes dump  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-18.17:04:56::SCWMssOS::Sw design exists and opened at  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-18.17:04:56::SCWPlatform::Trying to open the hw design at C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:56::SCWPlatform::DSA given C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:56::SCWPlatform::DSA absoulate path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:56::SCWPlatform::DSA directory C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw
TRACE::2024-07-18.17:04:56::SCWPlatform:: Platform Path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-07-18.17:04:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-07-18.17:04:56::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-07-18.17:04:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-18.17:04:56::SCWMssOS::Checking the sw design at  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-18.17:04:56::SCWMssOS::DEBUG:  swdes dump  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-18.17:04:56::SCWMssOS::Sw design exists and opened at  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-18.17:04:56::SCWPlatform::Trying to open the hw design at C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:56::SCWPlatform::DSA given C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:56::SCWPlatform::DSA absoulate path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:56::SCWPlatform::DSA directory C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw
TRACE::2024-07-18.17:04:56::SCWPlatform:: Platform Path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-07-18.17:04:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-07-18.17:04:56::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-07-18.17:04:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-18.17:04:56::SCWMssOS::Checking the sw design at  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-18.17:04:56::SCWMssOS::DEBUG:  swdes dump  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-18.17:04:56::SCWMssOS::Sw design exists and opened at  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-18.17:04:56::SCWPlatform::Trying to open the hw design at C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:56::SCWPlatform::DSA given C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:56::SCWPlatform::DSA absoulate path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:56::SCWPlatform::DSA directory C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw
TRACE::2024-07-18.17:04:56::SCWPlatform:: Platform Path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-07-18.17:04:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-07-18.17:04:56::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-07-18.17:04:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-18.17:04:56::SCWMssOS::Checking the sw design at  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-07-18.17:04:56::SCWMssOS::DEBUG:  swdes dump  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-18.17:04:56::SCWMssOS::Sw design exists and opened at  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-07-18.17:04:56::SCWPlatform::Trying to open the hw design at C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:56::SCWPlatform::DSA given C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:56::SCWPlatform::DSA absoulate path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:56::SCWPlatform::DSA directory C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw
TRACE::2024-07-18.17:04:56::SCWPlatform:: Platform Path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-07-18.17:04:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-07-18.17:04:56::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-07-18.17:04:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-18.17:04:56::SCWMssOS::Checking the sw design at  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-07-18.17:04:56::SCWMssOS::DEBUG:  swdes dump  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-18.17:04:56::SCWMssOS::Sw design exists and opened at  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-07-18.17:04:56::SCWPlatform::Trying to open the hw design at C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:56::SCWPlatform::DSA given C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:56::SCWPlatform::DSA absoulate path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:56::SCWPlatform::DSA directory C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw
TRACE::2024-07-18.17:04:56::SCWPlatform:: Platform Path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:56::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-07-18.17:04:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-07-18.17:04:56::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-07-18.17:04:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-18.17:04:56::SCWMssOS::Checking the sw design at  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-07-18.17:04:56::SCWMssOS::DEBUG:  swdes dump  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-18.17:04:56::SCWMssOS::Sw design exists and opened at  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-07-18.17:04:56::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vivado_bd/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"78b692e0bce852dc796621cc7f8b7b78",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1", "xilrsa:1.7"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/design_1_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/design_1_wrapper/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"fecd8e708ec79d0241bc0a3b429486ce",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-07-18.17:04:56::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2024-07-18.17:04:56::SCWPlatform::Sanity checking of platform is completed
LOG::2024-07-18.17:04:56::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2024-07-18.17:04:56::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-07-18.17:04:56::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-07-18.17:04:57::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-07-18.17:04:57::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2024-07-18.17:04:57::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2024-07-18.17:04:57::SCWSystem::Not a boot domain 
LOG::2024-07-18.17:04:57::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2024-07-18.17:04:57::SCWDomain::Generating domain artifcats
TRACE::2024-07-18.17:04:57::SCWMssOS::Generating standalone artifcats
TRACE::2024-07-18.17:04:57::SCWMssOS::Copying the qemu file from  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/resources/design_1_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt To C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2024-07-18.17:04:57::SCWMssOS::Copying the qemu file from  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/resources/design_1_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt To C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2024-07-18.17:04:57::SCWMssOS:: Copying the user libraries. 
TRACE::2024-07-18.17:04:57::SCWPlatform::Trying to open the hw design at C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:57::SCWPlatform::DSA given C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:57::SCWPlatform::DSA absoulate path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:57::SCWPlatform::DSA directory C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw
TRACE::2024-07-18.17:04:57::SCWPlatform:: Platform Path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-07-18.17:04:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-07-18.17:04:57::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-07-18.17:04:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-18.17:04:57::SCWMssOS::Checking the sw design at  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-07-18.17:04:57::SCWMssOS::DEBUG:  swdes dump  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-18.17:04:57::SCWMssOS::Sw design exists and opened at  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-07-18.17:04:57::SCWMssOS::Completed writing the mss file at C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2024-07-18.17:04:57::SCWMssOS::Mss edits present, copying mssfile into export location C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-07-18.17:04:57::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-07-18.17:04:57::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-07-18.17:04:57::SCWDomain::Skipping the build for domain :  standalone_ps7_cortexa9_0
TRACE::2024-07-18.17:04:57::SCWMssOS::skipping the bsp build ... 
TRACE::2024-07-18.17:04:57::SCWMssOS::Copying to export directory.
TRACE::2024-07-18.17:04:57::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-07-18.17:04:57::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2024-07-18.17:04:57::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2024-07-18.17:04:57::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2024-07-18.17:04:57::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2024-07-18.17:04:57::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2024-07-18.17:04:57::SCWPlatform::Started preparing the platform 
TRACE::2024-07-18.17:04:57::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2024-07-18.17:04:57::SCWSystem::dir created 
TRACE::2024-07-18.17:04:57::SCWSystem::Writing the bif 
TRACE::2024-07-18.17:04:57::SCWPlatform::Started writing the spfm file 
TRACE::2024-07-18.17:04:57::SCWPlatform::Started writing the xpfm file 
TRACE::2024-07-18.17:04:57::SCWPlatform::Completed generating the platform
TRACE::2024-07-18.17:04:57::SCWMssOS::Saving the mss changes C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-18.17:04:57::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-18.17:04:57::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-18.17:04:57::SCWMssOS::Commit changes completed.
TRACE::2024-07-18.17:04:57::SCWMssOS::Saving the mss changes C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-07-18.17:04:57::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-18.17:04:57::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-18.17:04:57::SCWMssOS::Commit changes completed.
TRACE::2024-07-18.17:04:57::SCWPlatform::Trying to open the hw design at C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:57::SCWPlatform::DSA given C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:57::SCWPlatform::DSA absoulate path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:57::SCWPlatform::DSA directory C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw
TRACE::2024-07-18.17:04:57::SCWPlatform:: Platform Path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-07-18.17:04:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-07-18.17:04:57::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-07-18.17:04:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-18.17:04:57::SCWMssOS::Checking the sw design at  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-18.17:04:57::SCWMssOS::DEBUG:  swdes dump  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-18.17:04:57::SCWMssOS::Sw design exists and opened at  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-18.17:04:57::SCWPlatform::Trying to open the hw design at C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:57::SCWPlatform::DSA given C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:57::SCWPlatform::DSA absoulate path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:57::SCWPlatform::DSA directory C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw
TRACE::2024-07-18.17:04:57::SCWPlatform:: Platform Path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-07-18.17:04:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-07-18.17:04:57::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-07-18.17:04:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-18.17:04:57::SCWMssOS::Checking the sw design at  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-18.17:04:57::SCWMssOS::DEBUG:  swdes dump  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-18.17:04:57::SCWMssOS::Sw design exists and opened at  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-18.17:04:57::SCWPlatform::Trying to open the hw design at C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:57::SCWPlatform::DSA given C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:57::SCWPlatform::DSA absoulate path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:57::SCWPlatform::DSA directory C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw
TRACE::2024-07-18.17:04:57::SCWPlatform:: Platform Path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-07-18.17:04:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-07-18.17:04:57::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-07-18.17:04:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-18.17:04:57::SCWMssOS::Checking the sw design at  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-18.17:04:57::SCWMssOS::DEBUG:  swdes dump  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-18.17:04:57::SCWMssOS::Sw design exists and opened at  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-18.17:04:57::SCWPlatform::Trying to open the hw design at C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:57::SCWPlatform::DSA given C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:57::SCWPlatform::DSA absoulate path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:57::SCWPlatform::DSA directory C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw
TRACE::2024-07-18.17:04:57::SCWPlatform:: Platform Path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-07-18.17:04:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-07-18.17:04:57::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-07-18.17:04:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-18.17:04:57::SCWMssOS::Checking the sw design at  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-07-18.17:04:57::SCWMssOS::DEBUG:  swdes dump  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-18.17:04:57::SCWMssOS::Sw design exists and opened at  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-07-18.17:04:57::SCWPlatform::Trying to open the hw design at C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:57::SCWPlatform::DSA given C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:57::SCWPlatform::DSA absoulate path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:57::SCWPlatform::DSA directory C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw
TRACE::2024-07-18.17:04:57::SCWPlatform:: Platform Path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-07-18.17:04:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-07-18.17:04:57::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-07-18.17:04:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-18.17:04:57::SCWMssOS::Checking the sw design at  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-07-18.17:04:57::SCWMssOS::DEBUG:  swdes dump  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-18.17:04:57::SCWMssOS::Sw design exists and opened at  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-07-18.17:04:57::SCWPlatform::Trying to open the hw design at C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:57::SCWPlatform::DSA given C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:57::SCWPlatform::DSA absoulate path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:57::SCWPlatform::DSA directory C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw
TRACE::2024-07-18.17:04:57::SCWPlatform:: Platform Path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-07-18.17:04:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-07-18.17:04:57::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-07-18.17:04:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-18.17:04:57::SCWMssOS::Checking the sw design at  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-07-18.17:04:57::SCWMssOS::DEBUG:  swdes dump  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-18.17:04:57::SCWMssOS::Sw design exists and opened at  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-07-18.17:04:57::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vivado_bd/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"78b692e0bce852dc796621cc7f8b7b78",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1", "xilrsa:1.7"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/design_1_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/design_1_wrapper/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"fecd8e708ec79d0241bc0a3b429486ce",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-07-18.17:04:57::SCWPlatform::updated the xpfm file.
TRACE::2024-07-18.17:04:57::SCWPlatform::Trying to open the hw design at C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:57::SCWPlatform::DSA given C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:57::SCWPlatform::DSA absoulate path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:57::SCWPlatform::DSA directory C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw
TRACE::2024-07-18.17:04:57::SCWPlatform:: Platform Path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-07-18.17:04:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-07-18.17:04:57::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-07-18.17:04:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-18.17:04:57::SCWMssOS::Checking the sw design at  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-07-18.17:04:57::SCWMssOS::DEBUG:  swdes dump  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-18.17:04:57::SCWMssOS::Sw design exists and opened at  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-07-18.17:04:57::SCWMssOS::Saving the mss changes C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-18.17:04:57::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-18.17:04:57::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-18.17:04:57::SCWMssOS::Commit changes completed.
TRACE::2024-07-18.17:04:57::SCWMssOS::Saving the mss changes C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-07-18.17:04:57::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-18.17:04:57::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-18.17:04:57::SCWMssOS::Commit changes completed.
TRACE::2024-07-18.17:04:57::SCWPlatform::Trying to open the hw design at C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:57::SCWPlatform::DSA given C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:57::SCWPlatform::DSA absoulate path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:57::SCWPlatform::DSA directory C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw
TRACE::2024-07-18.17:04:57::SCWPlatform:: Platform Path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-07-18.17:04:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-07-18.17:04:57::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-07-18.17:04:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-18.17:04:57::SCWMssOS::Checking the sw design at  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-18.17:04:57::SCWMssOS::DEBUG:  swdes dump  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-18.17:04:57::SCWMssOS::Sw design exists and opened at  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-18.17:04:57::SCWPlatform::Trying to open the hw design at C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:57::SCWPlatform::DSA given C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:57::SCWPlatform::DSA absoulate path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:57::SCWPlatform::DSA directory C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw
TRACE::2024-07-18.17:04:57::SCWPlatform:: Platform Path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-07-18.17:04:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-07-18.17:04:57::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-07-18.17:04:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-18.17:04:57::SCWMssOS::Checking the sw design at  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-18.17:04:57::SCWMssOS::DEBUG:  swdes dump  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-18.17:04:57::SCWMssOS::Sw design exists and opened at  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-18.17:04:57::SCWPlatform::Trying to open the hw design at C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:57::SCWPlatform::DSA given C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:57::SCWPlatform::DSA absoulate path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:57::SCWPlatform::DSA directory C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw
TRACE::2024-07-18.17:04:57::SCWPlatform:: Platform Path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-07-18.17:04:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-07-18.17:04:57::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-07-18.17:04:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-18.17:04:57::SCWMssOS::Checking the sw design at  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-18.17:04:57::SCWMssOS::DEBUG:  swdes dump  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-18.17:04:57::SCWMssOS::Sw design exists and opened at  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-18.17:04:57::SCWPlatform::Trying to open the hw design at C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:57::SCWPlatform::DSA given C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:57::SCWPlatform::DSA absoulate path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:57::SCWPlatform::DSA directory C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw
TRACE::2024-07-18.17:04:57::SCWPlatform:: Platform Path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-07-18.17:04:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-07-18.17:04:57::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-07-18.17:04:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-18.17:04:57::SCWMssOS::Checking the sw design at  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-07-18.17:04:57::SCWMssOS::DEBUG:  swdes dump  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-18.17:04:57::SCWMssOS::Sw design exists and opened at  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-07-18.17:04:57::SCWPlatform::Trying to open the hw design at C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:57::SCWPlatform::DSA given C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:57::SCWPlatform::DSA absoulate path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:57::SCWPlatform::DSA directory C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw
TRACE::2024-07-18.17:04:57::SCWPlatform:: Platform Path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-07-18.17:04:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-07-18.17:04:57::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-07-18.17:04:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-18.17:04:57::SCWMssOS::Checking the sw design at  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-07-18.17:04:57::SCWMssOS::DEBUG:  swdes dump  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-18.17:04:57::SCWMssOS::Sw design exists and opened at  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-07-18.17:04:57::SCWPlatform::Trying to open the hw design at C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:57::SCWPlatform::DSA given C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:57::SCWPlatform::DSA absoulate path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:57::SCWPlatform::DSA directory C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw
TRACE::2024-07-18.17:04:57::SCWPlatform:: Platform Path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-07-18.17:04:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-07-18.17:04:57::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-07-18.17:04:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-18.17:04:57::SCWMssOS::Checking the sw design at  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-07-18.17:04:57::SCWMssOS::DEBUG:  swdes dump  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-18.17:04:57::SCWMssOS::Sw design exists and opened at  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-07-18.17:04:57::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vivado_bd/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"78b692e0bce852dc796621cc7f8b7b78",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1", "xilrsa:1.7"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/design_1_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/design_1_wrapper/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"fecd8e708ec79d0241bc0a3b429486ce",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2024-07-18.17:04:57::SCWPlatform::Trying to open the hw design at C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:57::SCWPlatform::DSA given C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:57::SCWPlatform::DSA absoulate path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:57::SCWPlatform::DSA directory C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw
TRACE::2024-07-18.17:04:57::SCWPlatform:: Platform Path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-07-18.17:04:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-07-18.17:04:57::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-07-18.17:04:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-18.17:04:57::SCWMssOS::Checking the sw design at  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-07-18.17:04:57::SCWMssOS::DEBUG:  swdes dump  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-18.17:04:57::SCWMssOS::Sw design exists and opened at  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-07-18.17:04:57::SCWPlatform::Trying to open the hw design at C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:57::SCWPlatform::DSA given C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:57::SCWPlatform::DSA absoulate path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:57::SCWPlatform::DSA directory C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw
TRACE::2024-07-18.17:04:57::SCWPlatform:: Platform Path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-07-18.17:04:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-07-18.17:04:57::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-07-18.17:04:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-18.17:04:57::SCWMssOS::Checking the sw design at  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-07-18.17:04:57::SCWMssOS::DEBUG:  swdes dump  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-18.17:04:57::SCWMssOS::Sw design exists and opened at  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-07-18.17:04:57::SCWMssOS::Saving the mss changes C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-18.17:04:57::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-18.17:04:57::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-18.17:04:57::SCWMssOS::Commit changes completed.
TRACE::2024-07-18.17:04:57::SCWMssOS::Saving the mss changes C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-07-18.17:04:57::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-18.17:04:57::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-18.17:04:57::SCWMssOS::Commit changes completed.
TRACE::2024-07-18.17:04:57::SCWPlatform::Trying to open the hw design at C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:57::SCWPlatform::DSA given C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:57::SCWPlatform::DSA absoulate path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:57::SCWPlatform::DSA directory C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw
TRACE::2024-07-18.17:04:57::SCWPlatform:: Platform Path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-07-18.17:04:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-07-18.17:04:57::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-07-18.17:04:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-18.17:04:57::SCWMssOS::Checking the sw design at  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-18.17:04:57::SCWMssOS::DEBUG:  swdes dump  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-18.17:04:57::SCWMssOS::Sw design exists and opened at  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-18.17:04:57::SCWPlatform::Trying to open the hw design at C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:57::SCWPlatform::DSA given C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:57::SCWPlatform::DSA absoulate path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:57::SCWPlatform::DSA directory C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw
TRACE::2024-07-18.17:04:57::SCWPlatform:: Platform Path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-07-18.17:04:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-07-18.17:04:57::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-07-18.17:04:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-18.17:04:57::SCWMssOS::Checking the sw design at  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-18.17:04:57::SCWMssOS::DEBUG:  swdes dump  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-18.17:04:57::SCWMssOS::Sw design exists and opened at  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-18.17:04:57::SCWPlatform::Trying to open the hw design at C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:57::SCWPlatform::DSA given C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:57::SCWPlatform::DSA absoulate path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:57::SCWPlatform::DSA directory C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw
TRACE::2024-07-18.17:04:57::SCWPlatform:: Platform Path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-07-18.17:04:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-07-18.17:04:57::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-07-18.17:04:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-18.17:04:57::SCWMssOS::Checking the sw design at  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-18.17:04:57::SCWMssOS::DEBUG:  swdes dump  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-18.17:04:57::SCWMssOS::Sw design exists and opened at  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-18.17:04:57::SCWPlatform::Trying to open the hw design at C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:57::SCWPlatform::DSA given C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:57::SCWPlatform::DSA absoulate path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:57::SCWPlatform::DSA directory C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw
TRACE::2024-07-18.17:04:57::SCWPlatform:: Platform Path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-07-18.17:04:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-07-18.17:04:57::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-07-18.17:04:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-18.17:04:57::SCWMssOS::Checking the sw design at  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-07-18.17:04:57::SCWMssOS::DEBUG:  swdes dump  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-18.17:04:57::SCWMssOS::Sw design exists and opened at  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-07-18.17:04:57::SCWPlatform::Trying to open the hw design at C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:57::SCWPlatform::DSA given C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:57::SCWPlatform::DSA absoulate path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:57::SCWPlatform::DSA directory C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw
TRACE::2024-07-18.17:04:57::SCWPlatform:: Platform Path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-07-18.17:04:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-07-18.17:04:57::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-07-18.17:04:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-18.17:04:57::SCWMssOS::Checking the sw design at  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-07-18.17:04:57::SCWMssOS::DEBUG:  swdes dump  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-18.17:04:57::SCWMssOS::Sw design exists and opened at  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-07-18.17:04:57::SCWPlatform::Trying to open the hw design at C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:57::SCWPlatform::DSA given C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:57::SCWPlatform::DSA absoulate path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:57::SCWPlatform::DSA directory C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw
TRACE::2024-07-18.17:04:57::SCWPlatform:: Platform Path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-07-18.17:04:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-07-18.17:04:57::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-07-18.17:04:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-18.17:04:57::SCWMssOS::Checking the sw design at  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-07-18.17:04:57::SCWMssOS::DEBUG:  swdes dump  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-18.17:04:57::SCWMssOS::Sw design exists and opened at  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-07-18.17:04:57::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vivado_bd/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"78b692e0bce852dc796621cc7f8b7b78",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1", "xilrsa:1.7"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/design_1_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/design_1_wrapper/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"fecd8e708ec79d0241bc0a3b429486ce",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2024-07-18.17:04:57::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2024-07-18.17:04:57::SCWPlatform::Sanity checking of platform is completed
LOG::2024-07-18.17:04:57::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2024-07-18.17:04:57::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2024-07-18.17:04:57::SCWDomain::Generating domain artifcats
TRACE::2024-07-18.17:04:57::SCWMssOS::Generating standalone artifcats
TRACE::2024-07-18.17:04:57::SCWMssOS::Copying the qemu file from  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/resources/design_1_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt To C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2024-07-18.17:04:57::SCWMssOS::Copying the qemu file from  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/resources/design_1_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt To C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2024-07-18.17:04:57::SCWMssOS:: Copying the user libraries. 
TRACE::2024-07-18.17:04:57::SCWPlatform::Trying to open the hw design at C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:57::SCWPlatform::DSA given C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:57::SCWPlatform::DSA absoulate path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:57::SCWPlatform::DSA directory C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw
TRACE::2024-07-18.17:04:57::SCWPlatform:: Platform Path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-07-18.17:04:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-07-18.17:04:57::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-07-18.17:04:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-18.17:04:57::SCWMssOS::Checking the sw design at  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-07-18.17:04:57::SCWMssOS::DEBUG:  swdes dump  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-18.17:04:57::SCWMssOS::Sw design exists and opened at  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-07-18.17:04:57::SCWMssOS::Completed writing the mss file at C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2024-07-18.17:04:57::SCWMssOS::Mss edits present, copying mssfile into export location C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-07-18.17:04:57::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-07-18.17:04:57::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-07-18.17:04:57::SCWDomain::Building the domain as part of full build :  standalone_ps7_cortexa9_0
TRACE::2024-07-18.17:04:57::SCWMssOS::skipping the bsp build ... 
TRACE::2024-07-18.17:04:57::SCWMssOS::Copying to export directory.
TRACE::2024-07-18.17:04:57::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-07-18.17:04:57::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2024-07-18.17:04:57::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2024-07-18.17:04:57::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2024-07-18.17:04:57::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2024-07-18.17:04:57::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2024-07-18.17:04:57::SCWPlatform::Started preparing the platform 
TRACE::2024-07-18.17:04:57::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2024-07-18.17:04:57::SCWSystem::dir created 
TRACE::2024-07-18.17:04:57::SCWSystem::Writing the bif 
TRACE::2024-07-18.17:04:57::SCWPlatform::Started writing the spfm file 
TRACE::2024-07-18.17:04:57::SCWPlatform::Started writing the xpfm file 
TRACE::2024-07-18.17:04:57::SCWPlatform::Completed generating the platform
TRACE::2024-07-18.17:04:57::SCWMssOS::Saving the mss changes C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-18.17:04:57::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-18.17:04:57::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-18.17:04:57::SCWMssOS::Commit changes completed.
TRACE::2024-07-18.17:04:57::SCWMssOS::Saving the mss changes C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-07-18.17:04:57::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-18.17:04:57::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-18.17:04:57::SCWMssOS::Commit changes completed.
TRACE::2024-07-18.17:04:57::SCWPlatform::Trying to open the hw design at C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:57::SCWPlatform::DSA given C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:57::SCWPlatform::DSA absoulate path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:57::SCWPlatform::DSA directory C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw
TRACE::2024-07-18.17:04:57::SCWPlatform:: Platform Path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-07-18.17:04:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-07-18.17:04:57::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-07-18.17:04:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-18.17:04:57::SCWMssOS::Checking the sw design at  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-18.17:04:57::SCWMssOS::DEBUG:  swdes dump  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-18.17:04:57::SCWMssOS::Sw design exists and opened at  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-18.17:04:57::SCWPlatform::Trying to open the hw design at C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:57::SCWPlatform::DSA given C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:57::SCWPlatform::DSA absoulate path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:57::SCWPlatform::DSA directory C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw
TRACE::2024-07-18.17:04:57::SCWPlatform:: Platform Path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-07-18.17:04:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-07-18.17:04:57::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-07-18.17:04:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-18.17:04:57::SCWMssOS::Checking the sw design at  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-18.17:04:57::SCWMssOS::DEBUG:  swdes dump  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-18.17:04:57::SCWMssOS::Sw design exists and opened at  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-18.17:04:57::SCWPlatform::Trying to open the hw design at C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:57::SCWPlatform::DSA given C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:57::SCWPlatform::DSA absoulate path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:57::SCWPlatform::DSA directory C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw
TRACE::2024-07-18.17:04:57::SCWPlatform:: Platform Path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-07-18.17:04:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-07-18.17:04:57::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-07-18.17:04:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-18.17:04:57::SCWMssOS::Checking the sw design at  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-18.17:04:57::SCWMssOS::DEBUG:  swdes dump  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-18.17:04:57::SCWMssOS::Sw design exists and opened at  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-18.17:04:57::SCWPlatform::Trying to open the hw design at C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:57::SCWPlatform::DSA given C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:57::SCWPlatform::DSA absoulate path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:57::SCWPlatform::DSA directory C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw
TRACE::2024-07-18.17:04:57::SCWPlatform:: Platform Path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-07-18.17:04:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-07-18.17:04:57::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-07-18.17:04:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-18.17:04:57::SCWMssOS::Checking the sw design at  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-07-18.17:04:57::SCWMssOS::DEBUG:  swdes dump  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-18.17:04:57::SCWMssOS::Sw design exists and opened at  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-07-18.17:04:57::SCWPlatform::Trying to open the hw design at C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:57::SCWPlatform::DSA given C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:57::SCWPlatform::DSA absoulate path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:57::SCWPlatform::DSA directory C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw
TRACE::2024-07-18.17:04:57::SCWPlatform:: Platform Path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-07-18.17:04:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-07-18.17:04:57::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-07-18.17:04:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-18.17:04:57::SCWMssOS::Checking the sw design at  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-07-18.17:04:57::SCWMssOS::DEBUG:  swdes dump  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-18.17:04:57::SCWMssOS::Sw design exists and opened at  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-07-18.17:04:57::SCWPlatform::Trying to open the hw design at C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:57::SCWPlatform::DSA given C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:57::SCWPlatform::DSA absoulate path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:57::SCWPlatform::DSA directory C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw
TRACE::2024-07-18.17:04:57::SCWPlatform:: Platform Path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:04:57::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-07-18.17:04:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-07-18.17:04:57::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-07-18.17:04:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-18.17:04:57::SCWMssOS::Checking the sw design at  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-07-18.17:04:57::SCWMssOS::DEBUG:  swdes dump  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-18.17:04:57::SCWMssOS::Sw design exists and opened at  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-07-18.17:04:57::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vivado_bd/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"78b692e0bce852dc796621cc7f8b7b78",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1", "xilrsa:1.7"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/design_1_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/design_1_wrapper/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"fecd8e708ec79d0241bc0a3b429486ce",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-07-18.17:04:57::SCWPlatform::updated the xpfm file.
LOG::2024-07-18.17:07:27::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2024-07-18.17:07:27::SCWPlatform::Sanity checking of platform is completed
LOG::2024-07-18.17:07:27::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2024-07-18.17:07:27::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-07-18.17:07:27::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-07-18.17:07:27::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-07-18.17:07:27::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2024-07-18.17:07:27::SCWPlatform::Trying to open the hw design at C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:07:27::SCWPlatform::DSA given C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:07:27::SCWPlatform::DSA absoulate path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:07:27::SCWPlatform::DSA directory C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw
TRACE::2024-07-18.17:07:27::SCWPlatform:: Platform Path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:07:27::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-07-18.17:07:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-07-18.17:07:27::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-07-18.17:07:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-18.17:07:27::SCWMssOS::Checking the sw design at  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-18.17:07:27::SCWMssOS::DEBUG:  swdes dump  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-18.17:07:27::SCWMssOS::Sw design exists and opened at  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-18.17:07:27::SCWBDomain::Completed writing the mss file at C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2024-07-18.17:07:27::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-07-18.17:07:27::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-07-18.17:07:27::SCWBDomain::System Command Ran  C:&  cd  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl& make -C  zynq_fsbl_bsp & make 
TRACE::2024-07-18.17:07:27::SCWBDomain::make: Entering directory 'C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_
TRACE::2024-07-18.17:07:27::SCWBDomain::bsp'

TRACE::2024-07-18.17:07:27::SCWBDomain::make --no-print-directory seq_libs

TRACE::2024-07-18.17:07:27::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src"

TRACE::2024-07-18.17:07:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-07-18.17:07:27::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-07-18.17:07:27::SCWBDomain::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.17:07:28::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src"

TRACE::2024-07-18.17:07:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2024-07-18.17:07:28::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2024-07-18.17:07:28::SCWBDomain::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.17:07:28::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-07-18.17:07:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-07-18.17:07:28::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-07-18.17:07:28::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.17:07:28::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_8/src"

TRACE::2024-07-18.17:07:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-07-18.17:07:28::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-07-18.17:07:28::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.17:07:28::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_9/src"

TRACE::2024-07-18.17:07:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-07-18.17:07:28::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-07-18.17:07:28::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.17:07:28::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_19/src"

TRACE::2024-07-18.17:07:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_19/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-07-18.17:07:28::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-07-18.17:07:28::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.17:07:28::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_12/src"

TRACE::2024-07-18.17:07:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-07-18.17:07:29::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-07-18.17:07:29::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.17:07:29::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_11/src"

TRACE::2024-07-18.17:07:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-07-18.17:07:29::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-07-18.17:07:29::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.17:07:29::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_2/src"

TRACE::2024-07-18.17:07:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v5_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-07-18.17:07:29::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-07-18.17:07:29::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.17:07:29::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_5/src"

TRACE::2024-07-18.17:07:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-07-18.17:07:29::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-07-18.17:07:29::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.17:07:29::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_5/src"

TRACE::2024-07-18.17:07:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-07-18.17:07:29::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-07-18.17:07:29::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.17:07:29::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v4_2/src"

TRACE::2024-07-18.17:07:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-07-18.17:07:29::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-07-18.17:07:29::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.17:07:29::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/spips_v3_9/src"

TRACE::2024-07-18.17:07:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/spips_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-07-18.17:07:29::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-07-18.17:07:29::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.17:07:30::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v9_0/src"

TRACE::2024-07-18.17:07:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v9_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-07-18.17:07:30::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-07-18.17:07:30::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.17:07:31::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_13/src"

TRACE::2024-07-18.17:07:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_13/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-07-18.17:07:31::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-07-18.17:07:31::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.17:07:31::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_8/src"

TRACE::2024-07-18.17:07:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-07-18.17:07:31::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-07-18.17:07:31::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.17:07:31::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_7/src"

TRACE::2024-07-18.17:07:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-07-18.17:07:31::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-07-18.17:07:31::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.17:07:32::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v5_1/src"

TRACE::2024-07-18.17:07:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v5_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-07-18.17:07:32::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-07-18.17:07:32::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.17:07:32::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_7/src"

TRACE::2024-07-18.17:07:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-07-18.17:07:32::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-07-18.17:07:32::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.17:07:32::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_7/src"

TRACE::2024-07-18.17:07:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-07-18.17:07:32::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-07-18.17:07:32::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.17:07:32::SCWBDomain::'Finished building libraries sequentially.'

TRACE::2024-07-18.17:07:32::SCWBDomain::make -j 10 --no-print-directory par_libs

TRACE::2024-07-18.17:07:32::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src"

TRACE::2024-07-18.17:07:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-07-18.17:07:32::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-07-18.17:07:32::SCWBDomain::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.17:07:32::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src"

TRACE::2024-07-18.17:07:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2024-07-18.17:07:32::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2024-07-18.17:07:32::SCWBDomain::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.17:07:32::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-07-18.17:07:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-07-18.17:07:32::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-07-18.17:07:32::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.17:07:32::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_8/src"

TRACE::2024-07-18.17:07:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-07-18.17:07:32::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-07-18.17:07:32::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.17:07:32::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_9/src"

TRACE::2024-07-18.17:07:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-07-18.17:07:32::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-07-18.17:07:32::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.17:07:32::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_19/src"

TRACE::2024-07-18.17:07:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_19/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-07-18.17:07:32::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-07-18.17:07:32::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.17:07:32::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_12/src"

TRACE::2024-07-18.17:07:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-07-18.17:07:32::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-07-18.17:07:32::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.17:07:32::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_11/src"

TRACE::2024-07-18.17:07:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-07-18.17:07:32::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-07-18.17:07:32::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.17:07:32::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_2/src"

TRACE::2024-07-18.17:07:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v5_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-07-18.17:07:32::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-07-18.17:07:32::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.17:07:32::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_5/src"

TRACE::2024-07-18.17:07:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-07-18.17:07:32::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-07-18.17:07:32::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.17:07:32::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_5/src"

TRACE::2024-07-18.17:07:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-07-18.17:07:32::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-07-18.17:07:32::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.17:07:32::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v4_2/src"

TRACE::2024-07-18.17:07:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-07-18.17:07:32::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-07-18.17:07:32::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.17:07:32::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/spips_v3_9/src"

TRACE::2024-07-18.17:07:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/spips_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-07-18.17:07:32::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-07-18.17:07:32::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.17:07:32::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v9_0/src"

TRACE::2024-07-18.17:07:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v9_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-07-18.17:07:32::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-07-18.17:07:32::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.17:07:33::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_13/src"

TRACE::2024-07-18.17:07:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_13/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-07-18.17:07:33::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-07-18.17:07:33::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.17:07:33::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_8/src"

TRACE::2024-07-18.17:07:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-07-18.17:07:33::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-07-18.17:07:33::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.17:07:33::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_7/src"

TRACE::2024-07-18.17:07:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-07-18.17:07:33::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-07-18.17:07:33::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.17:07:33::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v5_1/src"

TRACE::2024-07-18.17:07:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v5_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-07-18.17:07:33::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-07-18.17:07:33::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.17:07:33::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_7/src"

TRACE::2024-07-18.17:07:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-07-18.17:07:33::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-07-18.17:07:33::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.17:07:33::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src"

TRACE::2024-07-18.17:07:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-07-18.17:07:33::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-07-18.17:07:33::SCWBDomain:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.17:07:33::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src"

TRACE::2024-07-18.17:07:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-07-18.17:07:33::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-07-18.17:07:33::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.17:07:33::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-07-18.17:07:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-07-18.17:07:33::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-07-18.17:07:33::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.17:07:33::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_8/src"

TRACE::2024-07-18.17:07:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-07-18.17:07:33::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-07-18.17:07:33::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.17:07:33::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_9/src"

TRACE::2024-07-18.17:07:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-07-18.17:07:33::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-07-18.17:07:33::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.17:07:33::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_19/src"

TRACE::2024-07-18.17:07:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_19/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-07-18.17:07:33::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-07-18.17:07:33::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.17:07:33::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_12/src"

TRACE::2024-07-18.17:07:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-07-18.17:07:33::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-07-18.17:07:33::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.17:07:33::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_11/src"

TRACE::2024-07-18.17:07:33::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-07-18.17:07:33::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-07-18.17:07:33::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.17:07:34::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v5_2/src"

TRACE::2024-07-18.17:07:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v5_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-07-18.17:07:34::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-07-18.17:07:34::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.17:07:34::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_5/src"

TRACE::2024-07-18.17:07:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-07-18.17:07:34::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-07-18.17:07:34::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.17:07:35::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_5/src"

TRACE::2024-07-18.17:07:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-07-18.17:07:35::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-07-18.17:07:35::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.17:07:35::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v4_2/src"

TRACE::2024-07-18.17:07:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2024-07-18.17:07:35::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2024-07-18.17:07:35::SCWBDomain::les -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.17:07:35::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/spips_v3_9/src"

TRACE::2024-07-18.17:07:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/spips_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-07-18.17:07:35::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-07-18.17:07:35::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.17:07:36::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v9_0/src"

TRACE::2024-07-18.17:07:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v9_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-07-18.17:07:36::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-07-18.17:07:36::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.17:07:36::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_13/src"

TRACE::2024-07-18.17:07:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_13/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-07-18.17:07:36::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-07-18.17:07:36::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.17:07:36::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_8/src"

TRACE::2024-07-18.17:07:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-07-18.17:07:36::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-07-18.17:07:36::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.17:07:36::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_7/src"

TRACE::2024-07-18.17:07:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-07-18.17:07:36::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-07-18.17:07:36::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.17:07:36::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v5_1/src"

TRACE::2024-07-18.17:07:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v5_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-07-18.17:07:36::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-07-18.17:07:36::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.17:07:39::SCWBDomain::'Finished building libraries parallelly.'

TRACE::2024-07-18.17:07:39::SCWBDomain::make --no-print-directory archive

TRACE::2024-07-18.17:07:39::SCWBDomain::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/_sbrk
TRACE::2024-07-18.17:07:39::SCWBDomain::.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/close.o ps7_cortexa
TRACE::2024-07-18.17:07:39::SCWBDomain::9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/
TRACE::2024-07-18.17:07:39::SCWBDomain::fstat.o ps7_cortexa9_0/lib/getentropy.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/isatty.o ps7
TRACE::2024-07-18.17:07:39::SCWBDomain::_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/pri
TRACE::2024-07-18.17:07:39::SCWBDomain::nt.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/
TRACE::2024-07-18.17:07:39::SCWBDomain::lib/time.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/ve
TRACE::2024-07-18.17:07:39::SCWBDomain::ctors.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xadcps_intr.o p
TRACE::2024-07-18.17:07:39::SCWBDomain::s7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/x
TRACE::2024-07-18.17:07:39::SCWBDomain::devcfg.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xd
TRACE::2024-07-18.17:07:39::SCWBDomain::evcfg_selftest.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/li
TRACE::2024-07-18.17:07:39::SCWBDomain::b/xdmaps_hw.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_
TRACE::2024-07-18.17:07:39::SCWBDomain::0/lib/xemacps_bdring.o ps7_cortexa9_0/lib/xemacps_control.o ps7_cortexa9_0/lib/xemacps_g.o ps7_cortexa9_0/lib/xemacps_hw.o ps7_
TRACE::2024-07-18.17:07:39::SCWBDomain::cortexa9_0/lib/xemacps_intr.o ps7_cortexa9_0/lib/xemacps_sinit.o ps7_cortexa9_0/lib/xgpiops.o ps7_cortexa9_0/lib/xgpiops_g.o ps
TRACE::2024-07-18.17:07:39::SCWBDomain::7_cortexa9_0/lib/xgpiops_hw.o ps7_cortexa9_0/lib/xgpiops_intr.o ps7_cortexa9_0/lib/xgpiops_selftest.o ps7_cortexa9_0/lib/xgpiop
TRACE::2024-07-18.17:07:39::SCWBDomain::s_sinit.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xil_cache.o ps7_cortexa9_0/lib/xil_c
TRACE::2024-07-18.17:07:39::SCWBDomain::locking.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa
TRACE::2024-07-18.17:07:39::SCWBDomain::9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xil_sleeptimer.o ps7_
TRACE::2024-07-18.17:07:39::SCWBDomain::cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/xil_testmem
TRACE::2024-07-18.17:07:39::SCWBDomain::.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xinterrupt_wrap.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/xpl
TRACE::2024-07-18.17:07:39::SCWBDomain::atform_info.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xpm_init.o ps7_cortexa9_0/lib/xqspips.o ps7_cortexa9_0/lib/xq
TRACE::2024-07-18.17:07:39::SCWBDomain::spips_g.o ps7_cortexa9_0/lib/xqspips_hw.o ps7_cortexa9_0/lib/xqspips_options.o ps7_cortexa9_0/lib/xqspips_selftest.o ps7_cortex
TRACE::2024-07-18.17:07:39::SCWBDomain::a9_0/lib/xqspips_sinit.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortex
TRACE::2024-07-18.17:07:39::SCWBDomain::a9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xscutimer.o
TRACE::2024-07-18.17:07:39::SCWBDomain:: ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/l
TRACE::2024-07-18.17:07:39::SCWBDomain::ib/xscuwdt.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortex
TRACE::2024-07-18.17:07:39::SCWBDomain::a9_0/lib/xsdps.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0/lib/xsdps_g.o ps7_cortexa9_0/lib/xsdps_host.o ps7_cortexa9_0/li
TRACE::2024-07-18.17:07:39::SCWBDomain::b/xsdps_options.o ps7_cortexa9_0/lib/xsdps_sinit.o ps7_cortexa9_0/lib/xspips.o ps7_cortexa9_0/lib/xspips_g.o ps7_cortexa9_0/lib
TRACE::2024-07-18.17:07:39::SCWBDomain::/xspips_hw.o ps7_cortexa9_0/lib/xspips_options.o ps7_cortexa9_0/lib/xspips_selftest.o ps7_cortexa9_0/lib/xspips_sinit.o ps7_cor
TRACE::2024-07-18.17:07:39::SCWBDomain::texa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_
TRACE::2024-07-18.17:07:39::SCWBDomain::0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/lib/xuartps_sini
TRACE::2024-07-18.17:07:39::SCWBDomain::t.o ps7_cortexa9_0/lib/xusbps.o ps7_cortexa9_0/lib/xusbps_endpoint.o ps7_cortexa9_0/lib/xusbps_g.o ps7_cortexa9_0/lib/xusbps_hw
TRACE::2024-07-18.17:07:39::SCWBDomain::.o ps7_cortexa9_0/lib/xusbps_intr.o ps7_cortexa9_0/lib/xusbps_sinit.o

TRACE::2024-07-18.17:07:40::SCWBDomain::'Finished building libraries'

TRACE::2024-07-18.17:07:40::SCWBDomain::make: Leaving directory 'C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_b
TRACE::2024-07-18.17:07:40::SCWBDomain::sp'

TRACE::2024-07-18.17:07:40::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2024-07-18.17:07:40::SCWBDomain::exa9_0/include -I.

TRACE::2024-07-18.17:07:40::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2024-07-18.17:07:40::SCWBDomain::cortexa9_0/include -I.

TRACE::2024-07-18.17:07:40::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2024-07-18.17:07:40::SCWBDomain::rtexa9_0/include -I.

TRACE::2024-07-18.17:07:40::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c image_mover.c -o image_mover.o -Izynq
TRACE::2024-07-18.17:07:40::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2024-07-18.17:07:41::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_co
TRACE::2024-07-18.17:07:41::SCWBDomain::rtexa9_0/include -I.

TRACE::2024-07-18.17:07:41::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2024-07-18.17:07:41::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2024-07-18.17:07:41::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2024-07-18.17:07:41::SCWBDomain::cortexa9_0/include -I.

TRACE::2024-07-18.17:07:41::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_co
TRACE::2024-07-18.17:07:41::SCWBDomain::rtexa9_0/include -I.

TRACE::2024-07-18.17:07:41::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2024-07-18.17:07:41::SCWBDomain::cortexa9_0/include -I.

TRACE::2024-07-18.17:07:42::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2024-07-18.17:07:42::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2024-07-18.17:07:42::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2024-07-18.17:07:42::SCWBDomain::cortexa9_0/include -I.

TRACE::2024-07-18.17:07:42::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c fsbl_handoff.S -o fsbl_handoff.o -Izy
TRACE::2024-07-18.17:07:42::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2024-07-18.17:07:42::SCWBDomain::arm-none-eabi-gcc -o fsbl.elf fsbl_handoff.o fsbl_hooks.o image_mover.o main.o md5.o nand.o nor.o pcap.o ps7_init.o qspi.o rsa.
TRACE::2024-07-18.17:07:42::SCWBDomain::o sd.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -Wl,-build-id
TRACE::2024-07-18.17:07:42::SCWBDomain::=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgcc,-lc,--end-
TRACE::2024-07-18.17:07:42::SCWBDomain::group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                     -Wl,--gc-sections -Lzynq_fsbl_bsp
TRACE::2024-07-18.17:07:42::SCWBDomain::/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2024-07-18.17:07:42::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2024-07-18.17:07:42::SCWSystem::Not a boot domain 
LOG::2024-07-18.17:07:42::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2024-07-18.17:07:42::SCWDomain::Generating domain artifcats
TRACE::2024-07-18.17:07:42::SCWMssOS::Generating standalone artifcats
TRACE::2024-07-18.17:07:42::SCWMssOS::Copying the qemu file from  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/resources/design_1_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt To C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2024-07-18.17:07:42::SCWMssOS::Copying the qemu file from  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/resources/design_1_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt To C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2024-07-18.17:07:42::SCWMssOS:: Copying the user libraries. 
TRACE::2024-07-18.17:07:42::SCWPlatform::Trying to open the hw design at C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:07:42::SCWPlatform::DSA given C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:07:42::SCWPlatform::DSA absoulate path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:07:42::SCWPlatform::DSA directory C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw
TRACE::2024-07-18.17:07:42::SCWPlatform:: Platform Path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:07:42::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-07-18.17:07:42::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-07-18.17:07:42::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-07-18.17:07:42::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-18.17:07:42::SCWMssOS::Checking the sw design at  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-07-18.17:07:42::SCWMssOS::DEBUG:  swdes dump  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-18.17:07:42::SCWMssOS::Sw design exists and opened at  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-07-18.17:07:42::SCWMssOS::Completed writing the mss file at C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2024-07-18.17:07:42::SCWMssOS::Mss edits present, copying mssfile into export location C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-07-18.17:07:42::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-07-18.17:07:42::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-07-18.17:07:42::SCWDomain::Building the domain as part of full build :  standalone_ps7_cortexa9_0
TRACE::2024-07-18.17:07:42::SCWMssOS::doing bsp build ... 
TRACE::2024-07-18.17:07:42::SCWMssOS::System Command Ran  C: & cd  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp & make 
TRACE::2024-07-18.17:07:42::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-07-18.17:07:43::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2024-07-18.17:07:43::SCWMssOS::make -j 10 --no-print-directory par_libs

TRACE::2024-07-18.17:07:43::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src"

TRACE::2024-07-18.17:07:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-07-18.17:07:43::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-07-18.17:07:43::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.17:07:43::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src"

TRACE::2024-07-18.17:07:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2024-07-18.17:07:43::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2024-07-18.17:07:43::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.17:07:43::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-07-18.17:07:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-07-18.17:07:43::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-07-18.17:07:43::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.17:07:43::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_8/src"

TRACE::2024-07-18.17:07:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-07-18.17:07:43::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-07-18.17:07:43::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.17:07:43::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_9/src"

TRACE::2024-07-18.17:07:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-07-18.17:07:43::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-07-18.17:07:43::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.17:07:43::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_19/src"

TRACE::2024-07-18.17:07:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_19/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-07-18.17:07:43::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-07-18.17:07:43::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.17:07:43::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_12/src"

TRACE::2024-07-18.17:07:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-07-18.17:07:43::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-07-18.17:07:43::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.17:07:43::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_11/src"

TRACE::2024-07-18.17:07:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-07-18.17:07:43::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-07-18.17:07:43::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.17:07:43::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_2/src"

TRACE::2024-07-18.17:07:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-07-18.17:07:43::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-07-18.17:07:43::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.17:07:43::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_5/src"

TRACE::2024-07-18.17:07:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-07-18.17:07:43::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-07-18.17:07:43::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.17:07:43::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_5/src"

TRACE::2024-07-18.17:07:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-07-18.17:07:43::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-07-18.17:07:43::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.17:07:43::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v4_2/src"

TRACE::2024-07-18.17:07:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-07-18.17:07:43::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-07-18.17:07:43::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.17:07:43::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/spips_v3_9/src"

TRACE::2024-07-18.17:07:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/spips_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-07-18.17:07:43::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-07-18.17:07:43::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.17:07:43::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v9_0/src"

TRACE::2024-07-18.17:07:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v9_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-07-18.17:07:43::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-07-18.17:07:43::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.17:07:43::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_13/src"

TRACE::2024-07-18.17:07:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_13/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-07-18.17:07:43::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-07-18.17:07:43::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.17:07:43::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_8/src"

TRACE::2024-07-18.17:07:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-07-18.17:07:43::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-07-18.17:07:43::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.17:07:43::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_7/src"

TRACE::2024-07-18.17:07:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-07-18.17:07:44::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-07-18.17:07:44::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.17:07:44::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src"

TRACE::2024-07-18.17:07:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-07-18.17:07:44::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-07-18.17:07:44::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.17:07:44::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src"

TRACE::2024-07-18.17:07:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-07-18.17:07:44::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-07-18.17:07:44::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.17:07:44::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-07-18.17:07:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-07-18.17:07:44::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-07-18.17:07:44::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.17:07:44::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_8/src"

TRACE::2024-07-18.17:07:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-07-18.17:07:44::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-07-18.17:07:44::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.17:07:44::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_9/src"

TRACE::2024-07-18.17:07:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-07-18.17:07:44::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-07-18.17:07:44::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.17:07:44::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_19/src"

TRACE::2024-07-18.17:07:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_19/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-07-18.17:07:45::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-07-18.17:07:45::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.17:07:45::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_12/src"

TRACE::2024-07-18.17:07:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-07-18.17:07:45::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-07-18.17:07:45::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.17:07:45::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_11/src"

TRACE::2024-07-18.17:07:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-07-18.17:07:45::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-07-18.17:07:45::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.17:07:45::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v5_2/src"

TRACE::2024-07-18.17:07:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-07-18.17:07:45::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-07-18.17:07:45::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.17:07:45::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_5/src"

TRACE::2024-07-18.17:07:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-07-18.17:07:45::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-07-18.17:07:45::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.17:07:46::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_5/src"

TRACE::2024-07-18.17:07:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-07-18.17:07:46::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-07-18.17:07:46::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.17:07:46::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v4_2/src"

TRACE::2024-07-18.17:07:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2024-07-18.17:07:46::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2024-07-18.17:07:46::SCWMssOS::les -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.17:07:46::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/spips_v3_9/src"

TRACE::2024-07-18.17:07:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/spips_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-07-18.17:07:46::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-07-18.17:07:46::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.17:07:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v9_0/src"

TRACE::2024-07-18.17:07:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v9_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-07-18.17:07:47::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-07-18.17:07:47::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.17:07:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_13/src"

TRACE::2024-07-18.17:07:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_13/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-07-18.17:07:47::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-07-18.17:07:47::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.17:07:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_8/src"

TRACE::2024-07-18.17:07:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-07-18.17:07:47::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-07-18.17:07:47::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.17:07:48::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_7/src"

TRACE::2024-07-18.17:07:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-07-18.17:07:48::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-07-18.17:07:48::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.17:07:50::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2024-07-18.17:07:50::SCWMssOS::make --no-print-directory archive

TRACE::2024-07-18.17:07:51::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/_sbrk
TRACE::2024-07-18.17:07:51::SCWMssOS::.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/close.o ps7_cortexa
TRACE::2024-07-18.17:07:51::SCWMssOS::9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/
TRACE::2024-07-18.17:07:51::SCWMssOS::fstat.o ps7_cortexa9_0/lib/getentropy.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/isatty.o ps7
TRACE::2024-07-18.17:07:51::SCWMssOS::_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/pri
TRACE::2024-07-18.17:07:51::SCWMssOS::nt.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/
TRACE::2024-07-18.17:07:51::SCWMssOS::lib/time.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/ve
TRACE::2024-07-18.17:07:51::SCWMssOS::ctors.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xadcps_intr.o p
TRACE::2024-07-18.17:07:51::SCWMssOS::s7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/x
TRACE::2024-07-18.17:07:51::SCWMssOS::devcfg.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xd
TRACE::2024-07-18.17:07:51::SCWMssOS::evcfg_selftest.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/li
TRACE::2024-07-18.17:07:51::SCWMssOS::b/xdmaps_hw.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_
TRACE::2024-07-18.17:07:51::SCWMssOS::0/lib/xemacps_bdring.o ps7_cortexa9_0/lib/xemacps_control.o ps7_cortexa9_0/lib/xemacps_g.o ps7_cortexa9_0/lib/xemacps_hw.o ps7_
TRACE::2024-07-18.17:07:51::SCWMssOS::cortexa9_0/lib/xemacps_intr.o ps7_cortexa9_0/lib/xemacps_sinit.o ps7_cortexa9_0/lib/xgpiops.o ps7_cortexa9_0/lib/xgpiops_g.o ps
TRACE::2024-07-18.17:07:51::SCWMssOS::7_cortexa9_0/lib/xgpiops_hw.o ps7_cortexa9_0/lib/xgpiops_intr.o ps7_cortexa9_0/lib/xgpiops_selftest.o ps7_cortexa9_0/lib/xgpiop
TRACE::2024-07-18.17:07:51::SCWMssOS::s_sinit.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xil_cache.o ps7_cortexa9_0/lib/xil_c
TRACE::2024-07-18.17:07:51::SCWMssOS::locking.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa
TRACE::2024-07-18.17:07:51::SCWMssOS::9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xil_sleeptimer.o ps7_
TRACE::2024-07-18.17:07:51::SCWMssOS::cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/xil_testmem
TRACE::2024-07-18.17:07:51::SCWMssOS::.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xinterrupt_wrap.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/xpl
TRACE::2024-07-18.17:07:51::SCWMssOS::atform_info.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xpm_init.o ps7_cortexa9_0/lib/xqspips.o ps7_cortexa9_0/lib/xq
TRACE::2024-07-18.17:07:51::SCWMssOS::spips_g.o ps7_cortexa9_0/lib/xqspips_hw.o ps7_cortexa9_0/lib/xqspips_options.o ps7_cortexa9_0/lib/xqspips_selftest.o ps7_cortex
TRACE::2024-07-18.17:07:51::SCWMssOS::a9_0/lib/xqspips_sinit.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortex
TRACE::2024-07-18.17:07:51::SCWMssOS::a9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xscutimer.o
TRACE::2024-07-18.17:07:51::SCWMssOS:: ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/l
TRACE::2024-07-18.17:07:51::SCWMssOS::ib/xscuwdt.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortex
TRACE::2024-07-18.17:07:51::SCWMssOS::a9_0/lib/xsdps.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0/lib/xsdps_g.o ps7_cortexa9_0/lib/xsdps_host.o ps7_cortexa9_0/li
TRACE::2024-07-18.17:07:51::SCWMssOS::b/xsdps_options.o ps7_cortexa9_0/lib/xsdps_sinit.o ps7_cortexa9_0/lib/xspips.o ps7_cortexa9_0/lib/xspips_g.o ps7_cortexa9_0/lib
TRACE::2024-07-18.17:07:51::SCWMssOS::/xspips_hw.o ps7_cortexa9_0/lib/xspips_options.o ps7_cortexa9_0/lib/xspips_selftest.o ps7_cortexa9_0/lib/xspips_sinit.o ps7_cor
TRACE::2024-07-18.17:07:51::SCWMssOS::texa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_
TRACE::2024-07-18.17:07:51::SCWMssOS::0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/lib/xuartps_sini
TRACE::2024-07-18.17:07:51::SCWMssOS::t.o ps7_cortexa9_0/lib/xusbps.o ps7_cortexa9_0/lib/xusbps_endpoint.o ps7_cortexa9_0/lib/xusbps_g.o ps7_cortexa9_0/lib/xusbps_hw
TRACE::2024-07-18.17:07:51::SCWMssOS::.o ps7_cortexa9_0/lib/xusbps_intr.o ps7_cortexa9_0/lib/xusbps_sinit.o

TRACE::2024-07-18.17:07:51::SCWMssOS::'Finished building libraries'

TRACE::2024-07-18.17:07:51::SCWMssOS::Copying to export directory.
TRACE::2024-07-18.17:07:52::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-07-18.17:07:52::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-07-18.17:07:52::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2024-07-18.17:07:52::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2024-07-18.17:07:52::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2024-07-18.17:07:52::SCWPlatform::Started preparing the platform 
TRACE::2024-07-18.17:07:52::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2024-07-18.17:07:52::SCWSystem::dir created 
TRACE::2024-07-18.17:07:52::SCWSystem::Writing the bif 
TRACE::2024-07-18.17:07:52::SCWPlatform::Started writing the spfm file 
TRACE::2024-07-18.17:07:52::SCWPlatform::Started writing the xpfm file 
TRACE::2024-07-18.17:07:52::SCWPlatform::Completed generating the platform
TRACE::2024-07-18.17:07:52::SCWMssOS::Saving the mss changes C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-18.17:07:52::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-18.17:07:52::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-18.17:07:52::SCWMssOS::Commit changes completed.
TRACE::2024-07-18.17:07:52::SCWMssOS::Saving the mss changes C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-07-18.17:07:52::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-18.17:07:52::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-18.17:07:52::SCWMssOS::Commit changes completed.
TRACE::2024-07-18.17:07:52::SCWPlatform::Trying to open the hw design at C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:07:52::SCWPlatform::DSA given C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:07:52::SCWPlatform::DSA absoulate path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:07:52::SCWPlatform::DSA directory C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw
TRACE::2024-07-18.17:07:52::SCWPlatform:: Platform Path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:07:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-07-18.17:07:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-07-18.17:07:52::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-07-18.17:07:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-18.17:07:52::SCWMssOS::Checking the sw design at  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-18.17:07:52::SCWMssOS::DEBUG:  swdes dump  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-18.17:07:52::SCWMssOS::Sw design exists and opened at  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-18.17:07:52::SCWPlatform::Trying to open the hw design at C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:07:52::SCWPlatform::DSA given C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:07:52::SCWPlatform::DSA absoulate path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:07:52::SCWPlatform::DSA directory C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw
TRACE::2024-07-18.17:07:52::SCWPlatform:: Platform Path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:07:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-07-18.17:07:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-07-18.17:07:52::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-07-18.17:07:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-18.17:07:52::SCWMssOS::Checking the sw design at  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-18.17:07:52::SCWMssOS::DEBUG:  swdes dump  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-18.17:07:52::SCWMssOS::Sw design exists and opened at  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-18.17:07:52::SCWPlatform::Trying to open the hw design at C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:07:52::SCWPlatform::DSA given C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:07:52::SCWPlatform::DSA absoulate path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:07:52::SCWPlatform::DSA directory C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw
TRACE::2024-07-18.17:07:52::SCWPlatform:: Platform Path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:07:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-07-18.17:07:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-07-18.17:07:52::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-07-18.17:07:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-18.17:07:52::SCWMssOS::Checking the sw design at  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-18.17:07:52::SCWMssOS::DEBUG:  swdes dump  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-18.17:07:52::SCWMssOS::Sw design exists and opened at  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-18.17:07:52::SCWPlatform::Trying to open the hw design at C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:07:52::SCWPlatform::DSA given C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:07:52::SCWPlatform::DSA absoulate path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:07:52::SCWPlatform::DSA directory C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw
TRACE::2024-07-18.17:07:52::SCWPlatform:: Platform Path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:07:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-07-18.17:07:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-07-18.17:07:52::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-07-18.17:07:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-18.17:07:52::SCWMssOS::Checking the sw design at  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-07-18.17:07:52::SCWMssOS::DEBUG:  swdes dump  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-18.17:07:52::SCWMssOS::Sw design exists and opened at  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-07-18.17:07:52::SCWPlatform::Trying to open the hw design at C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:07:52::SCWPlatform::DSA given C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:07:52::SCWPlatform::DSA absoulate path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:07:52::SCWPlatform::DSA directory C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw
TRACE::2024-07-18.17:07:52::SCWPlatform:: Platform Path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:07:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-07-18.17:07:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-07-18.17:07:52::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-07-18.17:07:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-18.17:07:52::SCWMssOS::Checking the sw design at  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-07-18.17:07:52::SCWMssOS::DEBUG:  swdes dump  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-18.17:07:52::SCWMssOS::Sw design exists and opened at  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-07-18.17:07:52::SCWPlatform::Trying to open the hw design at C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:07:52::SCWPlatform::DSA given C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:07:52::SCWPlatform::DSA absoulate path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:07:52::SCWPlatform::DSA directory C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw
TRACE::2024-07-18.17:07:52::SCWPlatform:: Platform Path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:07:52::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-07-18.17:07:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-07-18.17:07:52::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-07-18.17:07:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-18.17:07:52::SCWMssOS::Checking the sw design at  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-07-18.17:07:52::SCWMssOS::DEBUG:  swdes dump  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-18.17:07:52::SCWMssOS::Sw design exists and opened at  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-07-18.17:07:52::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vivado_bd/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"78b692e0bce852dc796621cc7f8b7b78",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1", "xilrsa:1.7"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/design_1_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/design_1_wrapper/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"fecd8e708ec79d0241bc0a3b429486ce",
					"compatibleApp":	"empty_application",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-07-18.17:07:52::SCWPlatform::updated the xpfm file.
TRACE::2024-07-18.17:07:53::SCWPlatform::Trying to open the hw design at C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:07:53::SCWPlatform::DSA given C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:07:53::SCWPlatform::DSA absoulate path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:07:53::SCWPlatform::DSA directory C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw
TRACE::2024-07-18.17:07:53::SCWPlatform:: Platform Path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.17:07:53::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-07-18.17:07:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2024-07-18.17:07:53::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2024-07-18.17:07:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-18.17:07:53::SCWMssOS::Checking the sw design at  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-07-18.17:07:53::SCWMssOS::DEBUG:  swdes dump  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-18.17:07:53::SCWMssOS::Sw design exists and opened at  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-07-18.18:05:07::SCWPlatform::Trying to open the hw design at C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.18:05:07::SCWPlatform::DSA given C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.18:05:07::SCWPlatform::DSA absoulate path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.18:05:07::SCWPlatform::DSA directory C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw
TRACE::2024-07-18.18:05:07::SCWPlatform:: Platform Path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.18:05:07::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-07-18.18:05:07::SCWPlatform::Do not have an existing db opened. 
TRACE::2024-07-18.18:05:12::SCWPlatform::Opened new HwDB with name design_1_wrapper
TRACE::2024-07-18.18:05:12::SCWReader::Active system found as  design_1_wrapper
TRACE::2024-07-18.18:05:12::SCWReader::Handling sysconfig design_1_wrapper
TRACE::2024-07-18.18:05:12::SCWDomain::checking for install qemu data   : 
TRACE::2024-07-18.18:05:12::SCWDomain:: Using the QEMU Data from install at  : G:/TOOLS/Xilinx/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-07-18.18:05:12::SCWDomain:: Using the QEMU args  from install at  : G:/TOOLS/Xilinx/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-07-18.18:05:12::SCWPlatform::Trying to open the hw design at C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.18:05:12::SCWPlatform::DSA given C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.18:05:12::SCWPlatform::DSA absoulate path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.18:05:12::SCWPlatform::DSA directory C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw
TRACE::2024-07-18.18:05:12::SCWPlatform:: Platform Path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.18:05:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-07-18.18:05:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-07-18.18:05:12::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-07-18.18:05:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-18.18:05:12::SCWPlatform::Trying to open the hw design at C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.18:05:12::SCWPlatform::DSA given C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.18:05:12::SCWPlatform::DSA absoulate path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.18:05:12::SCWPlatform::DSA directory C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw
TRACE::2024-07-18.18:05:12::SCWPlatform:: Platform Path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.18:05:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-07-18.18:05:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-07-18.18:05:12::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-07-18.18:05:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-18.18:05:12::SCWPlatform::Trying to open the hw design at C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.18:05:12::SCWPlatform::DSA given C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.18:05:12::SCWPlatform::DSA absoulate path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.18:05:12::SCWPlatform::DSA directory C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw
TRACE::2024-07-18.18:05:12::SCWPlatform:: Platform Path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.18:05:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-07-18.18:05:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-07-18.18:05:12::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-07-18.18:05:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-18.18:05:12::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2024-07-18.18:05:12::SCWPlatform::Trying to open the hw design at C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.18:05:12::SCWPlatform::DSA given C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.18:05:12::SCWPlatform::DSA absoulate path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.18:05:12::SCWPlatform::DSA directory C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw
TRACE::2024-07-18.18:05:12::SCWPlatform:: Platform Path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.18:05:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-07-18.18:05:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-07-18.18:05:12::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-07-18.18:05:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-18.18:05:12::SCWMssOS::Checking the sw design at  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-18.18:05:12::SCWMssOS::DEBUG:  swdes dump  
TRACE::2024-07-18.18:05:12::SCWMssOS::No sw design opened at  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-18.18:05:12::SCWMssOS::mss exists loading the mss file  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-18.18:05:12::SCWMssOS::Opened the sw design from mss  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-18.18:05:12::SCWMssOS::Adding the swdes entry C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2024-07-18.18:05:12::SCWMssOS::updating the scw layer about changes
TRACE::2024-07-18.18:05:12::SCWMssOS::Opened the sw design.  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-18.18:05:12::SCWPlatform::Trying to open the hw design at C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.18:05:12::SCWPlatform::DSA given C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.18:05:12::SCWPlatform::DSA absoulate path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.18:05:12::SCWPlatform::DSA directory C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw
TRACE::2024-07-18.18:05:12::SCWPlatform:: Platform Path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.18:05:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-07-18.18:05:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-07-18.18:05:12::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-07-18.18:05:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-18.18:05:12::SCWMssOS::Checking the sw design at  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-18.18:05:12::SCWMssOS::DEBUG:  swdes dump  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-18.18:05:12::SCWMssOS::Sw design exists and opened at  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-18.18:05:12::SCWMssOS:: library already available in sw design:  xilffs:5.1
TRACE::2024-07-18.18:05:12::SCWPlatform::Trying to open the hw design at C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.18:05:12::SCWPlatform::DSA given C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.18:05:12::SCWPlatform::DSA absoulate path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.18:05:12::SCWPlatform::DSA directory C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw
TRACE::2024-07-18.18:05:12::SCWPlatform:: Platform Path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.18:05:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-07-18.18:05:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-07-18.18:05:12::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-07-18.18:05:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-18.18:05:12::SCWMssOS::Checking the sw design at  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-18.18:05:12::SCWMssOS::DEBUG:  swdes dump  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-18.18:05:12::SCWMssOS::Sw design exists and opened at  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-18.18:05:12::SCWMssOS:: library already available in sw design:  xilrsa:1.7
TRACE::2024-07-18.18:05:12::SCWMssOS::Saving the mss changes C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-18.18:05:12::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-18.18:05:12::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-18.18:05:12::SCWMssOS::Commit changes completed.
TRACE::2024-07-18.18:05:12::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-07-18.18:05:12::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-07-18.18:05:12::SCWPlatform::Trying to open the hw design at C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.18:05:12::SCWPlatform::DSA given C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.18:05:12::SCWPlatform::DSA absoulate path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.18:05:12::SCWPlatform::DSA directory C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw
TRACE::2024-07-18.18:05:12::SCWPlatform:: Platform Path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.18:05:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-07-18.18:05:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-07-18.18:05:12::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-07-18.18:05:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-18.18:05:12::SCWMssOS::Checking the sw design at  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-18.18:05:12::SCWMssOS::DEBUG:  swdes dump  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-18.18:05:12::SCWMssOS::Sw design exists and opened at  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-18.18:05:12::SCWReader::No isolation master present  
TRACE::2024-07-18.18:05:12::SCWDomain::checking for install qemu data   : 
TRACE::2024-07-18.18:05:12::SCWDomain:: Using the QEMU Data from install at  : G:/TOOLS/Xilinx/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2024-07-18.18:05:12::SCWDomain:: Using the QEMU args  from install at  : G:/TOOLS/Xilinx/Vitis/2023.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2024-07-18.18:05:12::SCWPlatform::Trying to open the hw design at C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.18:05:12::SCWPlatform::DSA given C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.18:05:12::SCWPlatform::DSA absoulate path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.18:05:12::SCWPlatform::DSA directory C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw
TRACE::2024-07-18.18:05:12::SCWPlatform:: Platform Path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.18:05:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-07-18.18:05:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-07-18.18:05:12::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-07-18.18:05:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-18.18:05:12::SCWPlatform::Trying to open the hw design at C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.18:05:12::SCWPlatform::DSA given C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.18:05:12::SCWPlatform::DSA absoulate path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.18:05:12::SCWPlatform::DSA directory C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw
TRACE::2024-07-18.18:05:12::SCWPlatform:: Platform Path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.18:05:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-07-18.18:05:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-07-18.18:05:12::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-07-18.18:05:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-18.18:05:12::SCWPlatform::Trying to open the hw design at C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.18:05:12::SCWPlatform::DSA given C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.18:05:12::SCWPlatform::DSA absoulate path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.18:05:12::SCWPlatform::DSA directory C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw
TRACE::2024-07-18.18:05:12::SCWPlatform:: Platform Path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.18:05:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-07-18.18:05:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-07-18.18:05:12::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-07-18.18:05:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-18.18:05:12::SCWMssOS::Checking the sw design at  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-07-18.18:05:12::SCWMssOS::DEBUG:  swdes dump  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-18.18:05:12::SCWMssOS::No sw design opened at  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-07-18.18:05:12::SCWMssOS::mss exists loading the mss file  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-07-18.18:05:12::SCWMssOS::Opened the sw design from mss  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-07-18.18:05:12::SCWMssOS::Adding the swdes entry C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss with des name system_0
TRACE::2024-07-18.18:05:12::SCWMssOS::updating the scw layer about changes
TRACE::2024-07-18.18:05:12::SCWMssOS::Opened the sw design.  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-07-18.18:05:12::SCWMssOS::Saving the mss changes C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-07-18.18:05:12::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-18.18:05:12::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-18.18:05:12::SCWMssOS::Commit changes completed.
TRACE::2024-07-18.18:05:12::SCWReader::Adding prebuilt librarypaths as   
TRACE::2024-07-18.18:05:12::SCWReader::Adding prebuilt incpaths  as   
TRACE::2024-07-18.18:05:12::SCWPlatform::Trying to open the hw design at C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.18:05:12::SCWPlatform::DSA given C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.18:05:12::SCWPlatform::DSA absoulate path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.18:05:12::SCWPlatform::DSA directory C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw
TRACE::2024-07-18.18:05:12::SCWPlatform:: Platform Path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.18:05:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-07-18.18:05:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-07-18.18:05:12::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-07-18.18:05:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-18.18:05:12::SCWMssOS::Checking the sw design at  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-07-18.18:05:12::SCWMssOS::DEBUG:  swdes dump  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-18.18:05:12::SCWMssOS::Sw design exists and opened at  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-07-18.18:05:12::SCWReader::No isolation master present  
LOG::2024-07-18.18:05:12::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2024-07-18.18:05:12::SCWPlatform::Sanity checking of platform is completed
LOG::2024-07-18.18:05:12::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2024-07-18.18:05:12::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-07-18.18:05:12::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-07-18.18:05:12::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-07-18.18:05:12::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2024-07-18.18:05:12::SCWPlatform::Trying to open the hw design at C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.18:05:12::SCWPlatform::DSA given C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.18:05:12::SCWPlatform::DSA absoulate path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.18:05:12::SCWPlatform::DSA directory C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw
TRACE::2024-07-18.18:05:12::SCWPlatform:: Platform Path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.18:05:12::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-07-18.18:05:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-07-18.18:05:12::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-07-18.18:05:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-18.18:05:12::SCWMssOS::Checking the sw design at  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-18.18:05:12::SCWMssOS::DEBUG:  swdes dump  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-18.18:05:12::SCWMssOS::Sw design exists and opened at  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-18.18:05:12::SCWBDomain::Completed writing the mss file at C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2024-07-18.18:05:12::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-07-18.18:05:12::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-07-18.18:05:12::SCWBDomain::System Command Ran  C:&  cd  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl& make -C  zynq_fsbl_bsp & make 
TRACE::2024-07-18.18:05:13::SCWBDomain::make: Entering directory 'C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_
TRACE::2024-07-18.18:05:13::SCWBDomain::bsp'

TRACE::2024-07-18.18:05:13::SCWBDomain::make --no-print-directory seq_libs

TRACE::2024-07-18.18:05:13::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src"

TRACE::2024-07-18.18:05:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-07-18.18:05:13::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-07-18.18:05:13::SCWBDomain::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:05:13::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src"

TRACE::2024-07-18.18:05:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2024-07-18.18:05:13::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2024-07-18.18:05:13::SCWBDomain::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:05:13::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-07-18.18:05:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-07-18.18:05:13::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-07-18.18:05:13::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:05:13::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_8/src"

TRACE::2024-07-18.18:05:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-07-18.18:05:13::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-07-18.18:05:13::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:05:13::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_9/src"

TRACE::2024-07-18.18:05:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-07-18.18:05:13::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-07-18.18:05:13::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:05:13::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_19/src"

TRACE::2024-07-18.18:05:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_19/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-07-18.18:05:13::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-07-18.18:05:13::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:05:13::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_12/src"

TRACE::2024-07-18.18:05:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-07-18.18:05:13::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-07-18.18:05:13::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:05:13::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_11/src"

TRACE::2024-07-18.18:05:13::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-07-18.18:05:13::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-07-18.18:05:13::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:05:14::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_2/src"

TRACE::2024-07-18.18:05:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v5_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-07-18.18:05:14::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-07-18.18:05:14::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:05:14::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_5/src"

TRACE::2024-07-18.18:05:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-07-18.18:05:14::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-07-18.18:05:14::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:05:14::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_5/src"

TRACE::2024-07-18.18:05:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-07-18.18:05:14::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-07-18.18:05:14::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:05:14::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v4_2/src"

TRACE::2024-07-18.18:05:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-07-18.18:05:14::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-07-18.18:05:14::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:05:14::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/spips_v3_9/src"

TRACE::2024-07-18.18:05:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/spips_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-07-18.18:05:14::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-07-18.18:05:14::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:05:14::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v9_0/src"

TRACE::2024-07-18.18:05:14::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v9_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-07-18.18:05:14::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-07-18.18:05:14::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:05:15::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_13/src"

TRACE::2024-07-18.18:05:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_13/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-07-18.18:05:15::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-07-18.18:05:15::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:05:15::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_8/src"

TRACE::2024-07-18.18:05:15::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-07-18.18:05:15::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-07-18.18:05:15::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:05:16::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_7/src"

TRACE::2024-07-18.18:05:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-07-18.18:05:16::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-07-18.18:05:16::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:05:16::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v5_1/src"

TRACE::2024-07-18.18:05:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v5_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-07-18.18:05:16::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-07-18.18:05:16::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:05:16::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_7/src"

TRACE::2024-07-18.18:05:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-07-18.18:05:16::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-07-18.18:05:16::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:05:16::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_7/src"

TRACE::2024-07-18.18:05:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-07-18.18:05:16::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-07-18.18:05:16::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:05:16::SCWBDomain::'Finished building libraries sequentially.'

TRACE::2024-07-18.18:05:16::SCWBDomain::make -j 10 --no-print-directory par_libs

TRACE::2024-07-18.18:05:16::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src"

TRACE::2024-07-18.18:05:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-07-18.18:05:16::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-07-18.18:05:16::SCWBDomain::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:05:16::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src"

TRACE::2024-07-18.18:05:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2024-07-18.18:05:16::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2024-07-18.18:05:16::SCWBDomain::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:05:16::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-07-18.18:05:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-07-18.18:05:16::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-07-18.18:05:16::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:05:16::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_8/src"

TRACE::2024-07-18.18:05:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-07-18.18:05:16::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-07-18.18:05:16::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:05:16::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_9/src"

TRACE::2024-07-18.18:05:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-07-18.18:05:16::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-07-18.18:05:16::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:05:16::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_19/src"

TRACE::2024-07-18.18:05:16::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_19/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-07-18.18:05:16::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-07-18.18:05:16::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:05:17::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_12/src"

TRACE::2024-07-18.18:05:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-07-18.18:05:17::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-07-18.18:05:17::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:05:17::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_11/src"

TRACE::2024-07-18.18:05:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-07-18.18:05:17::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-07-18.18:05:17::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:05:17::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_2/src"

TRACE::2024-07-18.18:05:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v5_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-07-18.18:05:17::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-07-18.18:05:17::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:05:17::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_5/src"

TRACE::2024-07-18.18:05:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-07-18.18:05:17::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-07-18.18:05:17::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:05:17::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_5/src"

TRACE::2024-07-18.18:05:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-07-18.18:05:17::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-07-18.18:05:17::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:05:17::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v4_2/src"

TRACE::2024-07-18.18:05:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-07-18.18:05:17::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-07-18.18:05:17::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:05:17::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/spips_v3_9/src"

TRACE::2024-07-18.18:05:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/spips_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-07-18.18:05:17::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-07-18.18:05:17::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:05:17::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v9_0/src"

TRACE::2024-07-18.18:05:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v9_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-07-18.18:05:17::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-07-18.18:05:17::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:05:17::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_13/src"

TRACE::2024-07-18.18:05:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_13/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-07-18.18:05:17::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-07-18.18:05:17::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:05:17::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_8/src"

TRACE::2024-07-18.18:05:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-07-18.18:05:17::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-07-18.18:05:17::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:05:17::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_7/src"

TRACE::2024-07-18.18:05:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-07-18.18:05:17::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-07-18.18:05:17::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:05:17::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v5_1/src"

TRACE::2024-07-18.18:05:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v5_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-07-18.18:05:17::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-07-18.18:05:17::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:05:17::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_7/src"

TRACE::2024-07-18.18:05:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-07-18.18:05:17::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-07-18.18:05:17::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:05:17::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src"

TRACE::2024-07-18.18:05:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-07-18.18:05:17::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-07-18.18:05:17::SCWBDomain:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:05:17::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src"

TRACE::2024-07-18.18:05:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-07-18.18:05:17::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-07-18.18:05:17::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:05:17::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-07-18.18:05:17::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-07-18.18:05:17::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-07-18.18:05:17::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:05:18::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_8/src"

TRACE::2024-07-18.18:05:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-07-18.18:05:18::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-07-18.18:05:18::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:05:18::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_9/src"

TRACE::2024-07-18.18:05:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-07-18.18:05:18::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-07-18.18:05:18::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:05:18::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_19/src"

TRACE::2024-07-18.18:05:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_19/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-07-18.18:05:18::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-07-18.18:05:18::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:05:18::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_12/src"

TRACE::2024-07-18.18:05:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-07-18.18:05:18::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-07-18.18:05:18::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:05:18::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_11/src"

TRACE::2024-07-18.18:05:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-07-18.18:05:18::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-07-18.18:05:18::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:05:18::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v5_2/src"

TRACE::2024-07-18.18:05:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v5_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-07-18.18:05:18::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-07-18.18:05:18::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:05:18::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_5/src"

TRACE::2024-07-18.18:05:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-07-18.18:05:18::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-07-18.18:05:18::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:05:18::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_5/src"

TRACE::2024-07-18.18:05:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-07-18.18:05:18::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-07-18.18:05:18::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:05:18::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v4_2/src"

TRACE::2024-07-18.18:05:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2024-07-18.18:05:18::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2024-07-18.18:05:18::SCWBDomain::les -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:05:18::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/spips_v3_9/src"

TRACE::2024-07-18.18:05:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/spips_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-07-18.18:05:18::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-07-18.18:05:18::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:05:18::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v9_0/src"

TRACE::2024-07-18.18:05:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v9_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-07-18.18:05:18::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-07-18.18:05:18::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:05:18::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_13/src"

TRACE::2024-07-18.18:05:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_13/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-07-18.18:05:18::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-07-18.18:05:18::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:05:18::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_8/src"

TRACE::2024-07-18.18:05:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-07-18.18:05:18::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-07-18.18:05:18::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:05:18::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_7/src"

TRACE::2024-07-18.18:05:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-07-18.18:05:18::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-07-18.18:05:18::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:05:18::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v5_1/src"

TRACE::2024-07-18.18:05:18::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v5_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-07-18.18:05:18::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-07-18.18:05:18::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:05:19::SCWBDomain::'Finished building libraries parallelly.'

TRACE::2024-07-18.18:05:19::SCWBDomain::make --no-print-directory archive

TRACE::2024-07-18.18:05:19::SCWBDomain::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/_sbrk
TRACE::2024-07-18.18:05:19::SCWBDomain::.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/close.o ps7_cortexa
TRACE::2024-07-18.18:05:19::SCWBDomain::9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/
TRACE::2024-07-18.18:05:19::SCWBDomain::fstat.o ps7_cortexa9_0/lib/getentropy.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/isatty.o ps7
TRACE::2024-07-18.18:05:19::SCWBDomain::_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/pri
TRACE::2024-07-18.18:05:19::SCWBDomain::nt.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/
TRACE::2024-07-18.18:05:19::SCWBDomain::lib/time.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/ve
TRACE::2024-07-18.18:05:19::SCWBDomain::ctors.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xadcps_intr.o p
TRACE::2024-07-18.18:05:19::SCWBDomain::s7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/x
TRACE::2024-07-18.18:05:19::SCWBDomain::devcfg.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xd
TRACE::2024-07-18.18:05:19::SCWBDomain::evcfg_selftest.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/li
TRACE::2024-07-18.18:05:19::SCWBDomain::b/xdmaps_hw.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_
TRACE::2024-07-18.18:05:19::SCWBDomain::0/lib/xemacps_bdring.o ps7_cortexa9_0/lib/xemacps_control.o ps7_cortexa9_0/lib/xemacps_g.o ps7_cortexa9_0/lib/xemacps_hw.o ps7_
TRACE::2024-07-18.18:05:19::SCWBDomain::cortexa9_0/lib/xemacps_intr.o ps7_cortexa9_0/lib/xemacps_sinit.o ps7_cortexa9_0/lib/xgpiops.o ps7_cortexa9_0/lib/xgpiops_g.o ps
TRACE::2024-07-18.18:05:19::SCWBDomain::7_cortexa9_0/lib/xgpiops_hw.o ps7_cortexa9_0/lib/xgpiops_intr.o ps7_cortexa9_0/lib/xgpiops_selftest.o ps7_cortexa9_0/lib/xgpiop
TRACE::2024-07-18.18:05:19::SCWBDomain::s_sinit.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xil_cache.o ps7_cortexa9_0/lib/xil_c
TRACE::2024-07-18.18:05:19::SCWBDomain::locking.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa
TRACE::2024-07-18.18:05:19::SCWBDomain::9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xil_sleeptimer.o ps7_
TRACE::2024-07-18.18:05:19::SCWBDomain::cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/xil_testmem
TRACE::2024-07-18.18:05:19::SCWBDomain::.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xinterrupt_wrap.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/xpl
TRACE::2024-07-18.18:05:19::SCWBDomain::atform_info.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xpm_init.o ps7_cortexa9_0/lib/xqspips.o ps7_cortexa9_0/lib/xq
TRACE::2024-07-18.18:05:19::SCWBDomain::spips_g.o ps7_cortexa9_0/lib/xqspips_hw.o ps7_cortexa9_0/lib/xqspips_options.o ps7_cortexa9_0/lib/xqspips_selftest.o ps7_cortex
TRACE::2024-07-18.18:05:19::SCWBDomain::a9_0/lib/xqspips_sinit.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortex
TRACE::2024-07-18.18:05:19::SCWBDomain::a9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xscutimer.o
TRACE::2024-07-18.18:05:19::SCWBDomain:: ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/l
TRACE::2024-07-18.18:05:19::SCWBDomain::ib/xscuwdt.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortex
TRACE::2024-07-18.18:05:19::SCWBDomain::a9_0/lib/xsdps.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0/lib/xsdps_g.o ps7_cortexa9_0/lib/xsdps_host.o ps7_cortexa9_0/li
TRACE::2024-07-18.18:05:19::SCWBDomain::b/xsdps_options.o ps7_cortexa9_0/lib/xsdps_sinit.o ps7_cortexa9_0/lib/xspips.o ps7_cortexa9_0/lib/xspips_g.o ps7_cortexa9_0/lib
TRACE::2024-07-18.18:05:19::SCWBDomain::/xspips_hw.o ps7_cortexa9_0/lib/xspips_options.o ps7_cortexa9_0/lib/xspips_selftest.o ps7_cortexa9_0/lib/xspips_sinit.o ps7_cor
TRACE::2024-07-18.18:05:19::SCWBDomain::texa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_
TRACE::2024-07-18.18:05:19::SCWBDomain::0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/lib/xuartps_sini
TRACE::2024-07-18.18:05:19::SCWBDomain::t.o ps7_cortexa9_0/lib/xusbps.o ps7_cortexa9_0/lib/xusbps_endpoint.o ps7_cortexa9_0/lib/xusbps_g.o ps7_cortexa9_0/lib/xusbps_hw
TRACE::2024-07-18.18:05:19::SCWBDomain::.o ps7_cortexa9_0/lib/xusbps_intr.o ps7_cortexa9_0/lib/xusbps_sinit.o

TRACE::2024-07-18.18:05:20::SCWBDomain::'Finished building libraries'

TRACE::2024-07-18.18:05:20::SCWBDomain::make: Leaving directory 'C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_b
TRACE::2024-07-18.18:05:20::SCWBDomain::sp'

TRACE::2024-07-18.18:05:20::SCWBDomain::arm-none-eabi-gcc -o fsbl.elf fsbl_handoff.o fsbl_hooks.o image_mover.o main.o md5.o nand.o nor.o pcap.o ps7_init.o qspi.o rsa.
TRACE::2024-07-18.18:05:20::SCWBDomain::o sd.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -Wl,-build-id
TRACE::2024-07-18.18:05:20::SCWBDomain::=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgcc,-lc,--end-
TRACE::2024-07-18.18:05:20::SCWBDomain::group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                     -Wl,--gc-sections -Lzynq_fsbl_bsp
TRACE::2024-07-18.18:05:20::SCWBDomain::/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2024-07-18.18:05:20::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2024-07-18.18:05:20::SCWSystem::Not a boot domain 
LOG::2024-07-18.18:05:20::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2024-07-18.18:05:20::SCWDomain::Generating domain artifcats
TRACE::2024-07-18.18:05:20::SCWMssOS::Generating standalone artifcats
TRACE::2024-07-18.18:05:20::SCWMssOS::Copying the qemu file from  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/resources/design_1_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt To C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2024-07-18.18:05:20::SCWMssOS::Copying the qemu file from  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/resources/design_1_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt To C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2024-07-18.18:05:20::SCWMssOS:: Copying the user libraries. 
TRACE::2024-07-18.18:05:20::SCWPlatform::Trying to open the hw design at C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.18:05:20::SCWPlatform::DSA given C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.18:05:20::SCWPlatform::DSA absoulate path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.18:05:20::SCWPlatform::DSA directory C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw
TRACE::2024-07-18.18:05:20::SCWPlatform:: Platform Path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.18:05:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-07-18.18:05:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-07-18.18:05:20::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-07-18.18:05:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-18.18:05:20::SCWMssOS::Checking the sw design at  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-07-18.18:05:20::SCWMssOS::DEBUG:  swdes dump  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-18.18:05:20::SCWMssOS::Sw design exists and opened at  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-07-18.18:05:20::SCWMssOS::Completed writing the mss file at C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2024-07-18.18:05:20::SCWMssOS::Mss edits present, copying mssfile into export location C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-07-18.18:05:20::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-07-18.18:05:21::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-07-18.18:05:21::SCWDomain::Building the domain as part of full build :  standalone_ps7_cortexa9_0
TRACE::2024-07-18.18:05:21::SCWMssOS::doing bsp build ... 
TRACE::2024-07-18.18:05:21::SCWMssOS::System Command Ran  C: & cd  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp & make 
TRACE::2024-07-18.18:05:21::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-07-18.18:05:21::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2024-07-18.18:05:21::SCWMssOS::make -j 10 --no-print-directory par_libs

TRACE::2024-07-18.18:05:21::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src"

TRACE::2024-07-18.18:05:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-07-18.18:05:21::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-07-18.18:05:21::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:05:21::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src"

TRACE::2024-07-18.18:05:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2024-07-18.18:05:21::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2024-07-18.18:05:21::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:05:21::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-07-18.18:05:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-07-18.18:05:21::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-07-18.18:05:21::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:05:21::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_8/src"

TRACE::2024-07-18.18:05:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-07-18.18:05:21::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-07-18.18:05:21::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:05:21::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_9/src"

TRACE::2024-07-18.18:05:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-07-18.18:05:21::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-07-18.18:05:21::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:05:21::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_19/src"

TRACE::2024-07-18.18:05:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_19/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-07-18.18:05:21::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-07-18.18:05:21::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:05:21::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_12/src"

TRACE::2024-07-18.18:05:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-07-18.18:05:21::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-07-18.18:05:21::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:05:21::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_11/src"

TRACE::2024-07-18.18:05:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-07-18.18:05:21::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-07-18.18:05:21::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:05:21::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_2/src"

TRACE::2024-07-18.18:05:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-07-18.18:05:21::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-07-18.18:05:21::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:05:21::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_5/src"

TRACE::2024-07-18.18:05:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-07-18.18:05:21::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-07-18.18:05:21::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:05:21::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_5/src"

TRACE::2024-07-18.18:05:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-07-18.18:05:21::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-07-18.18:05:21::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:05:21::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v4_2/src"

TRACE::2024-07-18.18:05:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-07-18.18:05:21::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-07-18.18:05:21::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:05:21::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/spips_v3_9/src"

TRACE::2024-07-18.18:05:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/spips_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-07-18.18:05:21::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-07-18.18:05:21::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:05:21::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v9_0/src"

TRACE::2024-07-18.18:05:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v9_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-07-18.18:05:21::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-07-18.18:05:21::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:05:21::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_13/src"

TRACE::2024-07-18.18:05:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_13/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-07-18.18:05:21::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-07-18.18:05:21::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:05:21::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_8/src"

TRACE::2024-07-18.18:05:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-07-18.18:05:21::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-07-18.18:05:21::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:05:21::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_7/src"

TRACE::2024-07-18.18:05:21::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-07-18.18:05:21::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-07-18.18:05:21::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:05:22::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src"

TRACE::2024-07-18.18:05:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-07-18.18:05:22::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-07-18.18:05:22::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:05:22::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src"

TRACE::2024-07-18.18:05:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-07-18.18:05:22::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-07-18.18:05:22::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:05:22::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-07-18.18:05:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-07-18.18:05:22::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-07-18.18:05:22::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:05:22::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_8/src"

TRACE::2024-07-18.18:05:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-07-18.18:05:22::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-07-18.18:05:22::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:05:22::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_9/src"

TRACE::2024-07-18.18:05:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-07-18.18:05:22::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-07-18.18:05:22::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:05:22::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_19/src"

TRACE::2024-07-18.18:05:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_19/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-07-18.18:05:22::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-07-18.18:05:22::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:05:22::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_12/src"

TRACE::2024-07-18.18:05:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-07-18.18:05:22::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-07-18.18:05:22::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:05:22::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_11/src"

TRACE::2024-07-18.18:05:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-07-18.18:05:22::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-07-18.18:05:22::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:05:22::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v5_2/src"

TRACE::2024-07-18.18:05:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-07-18.18:05:22::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-07-18.18:05:22::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:05:22::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_5/src"

TRACE::2024-07-18.18:05:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-07-18.18:05:22::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-07-18.18:05:22::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:05:22::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_5/src"

TRACE::2024-07-18.18:05:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-07-18.18:05:22::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-07-18.18:05:22::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:05:22::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v4_2/src"

TRACE::2024-07-18.18:05:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2024-07-18.18:05:22::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2024-07-18.18:05:22::SCWMssOS::les -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:05:22::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/spips_v3_9/src"

TRACE::2024-07-18.18:05:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/spips_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-07-18.18:05:22::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-07-18.18:05:22::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:05:22::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v9_0/src"

TRACE::2024-07-18.18:05:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v9_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-07-18.18:05:22::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-07-18.18:05:22::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:05:22::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_13/src"

TRACE::2024-07-18.18:05:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_13/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-07-18.18:05:22::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-07-18.18:05:22::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:05:22::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_8/src"

TRACE::2024-07-18.18:05:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-07-18.18:05:22::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-07-18.18:05:22::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:05:22::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_7/src"

TRACE::2024-07-18.18:05:22::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-07-18.18:05:22::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-07-18.18:05:22::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:05:23::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2024-07-18.18:05:23::SCWMssOS::make --no-print-directory archive

TRACE::2024-07-18.18:05:23::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/_sbrk
TRACE::2024-07-18.18:05:23::SCWMssOS::.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/close.o ps7_cortexa
TRACE::2024-07-18.18:05:23::SCWMssOS::9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/
TRACE::2024-07-18.18:05:23::SCWMssOS::fstat.o ps7_cortexa9_0/lib/getentropy.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/isatty.o ps7
TRACE::2024-07-18.18:05:23::SCWMssOS::_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/pri
TRACE::2024-07-18.18:05:23::SCWMssOS::nt.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/
TRACE::2024-07-18.18:05:23::SCWMssOS::lib/time.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/ve
TRACE::2024-07-18.18:05:23::SCWMssOS::ctors.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xadcps_intr.o p
TRACE::2024-07-18.18:05:23::SCWMssOS::s7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/x
TRACE::2024-07-18.18:05:23::SCWMssOS::devcfg.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xd
TRACE::2024-07-18.18:05:23::SCWMssOS::evcfg_selftest.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/li
TRACE::2024-07-18.18:05:23::SCWMssOS::b/xdmaps_hw.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_
TRACE::2024-07-18.18:05:23::SCWMssOS::0/lib/xemacps_bdring.o ps7_cortexa9_0/lib/xemacps_control.o ps7_cortexa9_0/lib/xemacps_g.o ps7_cortexa9_0/lib/xemacps_hw.o ps7_
TRACE::2024-07-18.18:05:23::SCWMssOS::cortexa9_0/lib/xemacps_intr.o ps7_cortexa9_0/lib/xemacps_sinit.o ps7_cortexa9_0/lib/xgpiops.o ps7_cortexa9_0/lib/xgpiops_g.o ps
TRACE::2024-07-18.18:05:23::SCWMssOS::7_cortexa9_0/lib/xgpiops_hw.o ps7_cortexa9_0/lib/xgpiops_intr.o ps7_cortexa9_0/lib/xgpiops_selftest.o ps7_cortexa9_0/lib/xgpiop
TRACE::2024-07-18.18:05:23::SCWMssOS::s_sinit.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xil_cache.o ps7_cortexa9_0/lib/xil_c
TRACE::2024-07-18.18:05:23::SCWMssOS::locking.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa
TRACE::2024-07-18.18:05:23::SCWMssOS::9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xil_sleeptimer.o ps7_
TRACE::2024-07-18.18:05:23::SCWMssOS::cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/xil_testmem
TRACE::2024-07-18.18:05:23::SCWMssOS::.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xinterrupt_wrap.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/xpl
TRACE::2024-07-18.18:05:23::SCWMssOS::atform_info.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xpm_init.o ps7_cortexa9_0/lib/xqspips.o ps7_cortexa9_0/lib/xq
TRACE::2024-07-18.18:05:23::SCWMssOS::spips_g.o ps7_cortexa9_0/lib/xqspips_hw.o ps7_cortexa9_0/lib/xqspips_options.o ps7_cortexa9_0/lib/xqspips_selftest.o ps7_cortex
TRACE::2024-07-18.18:05:23::SCWMssOS::a9_0/lib/xqspips_sinit.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortex
TRACE::2024-07-18.18:05:23::SCWMssOS::a9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xscutimer.o
TRACE::2024-07-18.18:05:23::SCWMssOS:: ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/l
TRACE::2024-07-18.18:05:23::SCWMssOS::ib/xscuwdt.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortex
TRACE::2024-07-18.18:05:23::SCWMssOS::a9_0/lib/xsdps.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0/lib/xsdps_g.o ps7_cortexa9_0/lib/xsdps_host.o ps7_cortexa9_0/li
TRACE::2024-07-18.18:05:23::SCWMssOS::b/xsdps_options.o ps7_cortexa9_0/lib/xsdps_sinit.o ps7_cortexa9_0/lib/xspips.o ps7_cortexa9_0/lib/xspips_g.o ps7_cortexa9_0/lib
TRACE::2024-07-18.18:05:23::SCWMssOS::/xspips_hw.o ps7_cortexa9_0/lib/xspips_options.o ps7_cortexa9_0/lib/xspips_selftest.o ps7_cortexa9_0/lib/xspips_sinit.o ps7_cor
TRACE::2024-07-18.18:05:23::SCWMssOS::texa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_
TRACE::2024-07-18.18:05:23::SCWMssOS::0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/lib/xuartps_sini
TRACE::2024-07-18.18:05:23::SCWMssOS::t.o ps7_cortexa9_0/lib/xusbps.o ps7_cortexa9_0/lib/xusbps_endpoint.o ps7_cortexa9_0/lib/xusbps_g.o ps7_cortexa9_0/lib/xusbps_hw
TRACE::2024-07-18.18:05:23::SCWMssOS::.o ps7_cortexa9_0/lib/xusbps_intr.o ps7_cortexa9_0/lib/xusbps_sinit.o

TRACE::2024-07-18.18:05:24::SCWMssOS::'Finished building libraries'

TRACE::2024-07-18.18:05:24::SCWMssOS::Copying to export directory.
TRACE::2024-07-18.18:05:24::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-07-18.18:05:24::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-07-18.18:05:24::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2024-07-18.18:05:24::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2024-07-18.18:05:24::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2024-07-18.18:05:24::SCWPlatform::Started preparing the platform 
TRACE::2024-07-18.18:05:24::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2024-07-18.18:05:24::SCWSystem::dir created 
TRACE::2024-07-18.18:05:24::SCWSystem::Writing the bif 
TRACE::2024-07-18.18:05:24::SCWPlatform::Started writing the spfm file 
TRACE::2024-07-18.18:05:24::SCWPlatform::Started writing the xpfm file 
TRACE::2024-07-18.18:05:24::SCWPlatform::Completed generating the platform
TRACE::2024-07-18.18:05:24::SCWMssOS::Saving the mss changes C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-18.18:05:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-18.18:05:24::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-18.18:05:24::SCWMssOS::Commit changes completed.
TRACE::2024-07-18.18:05:24::SCWMssOS::Saving the mss changes C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-07-18.18:05:24::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-18.18:05:24::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-18.18:05:24::SCWMssOS::Commit changes completed.
TRACE::2024-07-18.18:05:24::SCWPlatform::Trying to open the hw design at C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.18:05:24::SCWPlatform::DSA given C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.18:05:24::SCWPlatform::DSA absoulate path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.18:05:24::SCWPlatform::DSA directory C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw
TRACE::2024-07-18.18:05:24::SCWPlatform:: Platform Path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.18:05:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-07-18.18:05:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-07-18.18:05:24::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-07-18.18:05:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-18.18:05:24::SCWMssOS::Checking the sw design at  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-18.18:05:24::SCWMssOS::DEBUG:  swdes dump  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-18.18:05:24::SCWMssOS::Sw design exists and opened at  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-18.18:05:24::SCWPlatform::Trying to open the hw design at C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.18:05:24::SCWPlatform::DSA given C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.18:05:24::SCWPlatform::DSA absoulate path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.18:05:24::SCWPlatform::DSA directory C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw
TRACE::2024-07-18.18:05:24::SCWPlatform:: Platform Path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.18:05:24::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-07-18.18:05:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-07-18.18:05:24::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-07-18.18:05:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-18.18:05:24::SCWMssOS::Checking the sw design at  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-07-18.18:05:24::SCWMssOS::DEBUG:  swdes dump  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-18.18:05:24::SCWMssOS::Sw design exists and opened at  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-07-18.18:05:24::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vivado_bd/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"78b692e0bce852dc796621cc7f8b7b78",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1", "xilrsa:1.7"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/design_1_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/design_1_wrapper/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"fecd8e708ec79d0241bc0a3b429486ce",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-07-18.18:05:24::SCWPlatform::updated the xpfm file.
TRACE::2024-07-18.18:05:25::SCWPlatform::Trying to open the hw design at C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.18:05:25::SCWPlatform::DSA given C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.18:05:25::SCWPlatform::DSA absoulate path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.18:05:25::SCWPlatform::DSA directory C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw
TRACE::2024-07-18.18:05:25::SCWPlatform:: Platform Path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.18:05:25::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-07-18.18:05:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-07-18.18:05:25::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-07-18.18:05:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-18.18:05:25::SCWMssOS::Checking the sw design at  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-07-18.18:05:25::SCWMssOS::DEBUG:  swdes dump  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-18.18:05:25::SCWMssOS::Sw design exists and opened at  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-07-18.18:51:51::SCWBDomain::System Command Ran  C:&  cd  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl & make clean
TRACE::2024-07-18.18:51:51::SCWBDomain::rm -rf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  nor.o  qspi.o  rsa.o  ps7_init.o  pcap.o  fsbl_handoff.o zynq
TRACE::2024-07-18.18:51:51::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/lib/libxil.a fsbl.elf *.o

TRACE::2024-07-18.18:51:52::SCWBDomain::System Command Ran  C:&  cd  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp & make clean
TRACE::2024-07-18.18:51:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src -s clean 

TRACE::2024-07-18.18:51:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src -s clean 

TRACE::2024-07-18.18:51:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s clean 

TRACE::2024-07-18.18:51:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_8/src -s clean 

TRACE::2024-07-18.18:51:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_9/src -s clean 

TRACE::2024-07-18.18:51:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_19/src -s clean 

TRACE::2024-07-18.18:51:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_12/src -s clean 

TRACE::2024-07-18.18:51:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_11/src -s clean 

TRACE::2024-07-18.18:51:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v5_2/src -s clean 

TRACE::2024-07-18.18:51:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_5/src -s clean 

TRACE::2024-07-18.18:51:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_5/src -s clean 

TRACE::2024-07-18.18:51:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v4_2/src -s clean 

TRACE::2024-07-18.18:51:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/spips_v3_9/src -s clean 

TRACE::2024-07-18.18:51:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v9_0/src -s clean 

TRACE::2024-07-18.18:51:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_13/src -s clean 

TRACE::2024-07-18.18:51:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_8/src -s clean 

TRACE::2024-07-18.18:51:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_7/src -s clean 

TRACE::2024-07-18.18:51:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v5_1/src -s clean 

TRACE::2024-07-18.18:51:55::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_7/src -s clean 

TRACE::2024-07-18.18:51:55::SCWBDomain::rm -f ps7_cortexa9_0/lib/libxil.a

TRACE::2024-07-18.18:51:55::SCWMssOS::cleaning the bsp 
TRACE::2024-07-18.18:51:55::SCWMssOS::System Command Ran  C: & cd  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp & make clean 
TRACE::2024-07-18.18:51:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src -s clean 

TRACE::2024-07-18.18:51:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src -s clean 

TRACE::2024-07-18.18:51:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s clean 

TRACE::2024-07-18.18:51:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_8/src -s clean 

TRACE::2024-07-18.18:51:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_9/src -s clean 

TRACE::2024-07-18.18:51:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_19/src -s clean 

TRACE::2024-07-18.18:51:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_12/src -s clean 

TRACE::2024-07-18.18:51:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_11/src -s clean 

TRACE::2024-07-18.18:51:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_2/src -s clean 

TRACE::2024-07-18.18:51:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_5/src -s clean 

TRACE::2024-07-18.18:51:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_5/src -s clean 

TRACE::2024-07-18.18:51:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v4_2/src -s clean 

TRACE::2024-07-18.18:51:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/spips_v3_9/src -s clean 

TRACE::2024-07-18.18:51:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v9_0/src -s clean 

TRACE::2024-07-18.18:51:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_13/src -s clean 

TRACE::2024-07-18.18:51:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_8/src -s clean 

TRACE::2024-07-18.18:51:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_7/src -s clean 

TRACE::2024-07-18.18:51:57::SCWMssOS::rm -f ps7_cortexa9_0/lib/libxil.a

LOG::2024-07-18.18:52:04::SCWPlatform::Started generating the artifacts platform design_1_wrapper
TRACE::2024-07-18.18:52:04::SCWPlatform::Sanity checking of platform is completed
LOG::2024-07-18.18:52:04::SCWPlatform::Started generating the artifacts for system configuration design_1_wrapper
LOG::2024-07-18.18:52:04::SCWSystem::Checking the domain zynq_fsbl
LOG::2024-07-18.18:52:04::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2024-07-18.18:52:04::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-07-18.18:52:04::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2024-07-18.18:52:04::SCWPlatform::Trying to open the hw design at C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.18:52:04::SCWPlatform::DSA given C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.18:52:04::SCWPlatform::DSA absoulate path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.18:52:04::SCWPlatform::DSA directory C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw
TRACE::2024-07-18.18:52:04::SCWPlatform:: Platform Path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.18:52:04::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-07-18.18:52:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-07-18.18:52:04::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-07-18.18:52:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-18.18:52:04::SCWMssOS::Checking the sw design at  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-18.18:52:04::SCWMssOS::DEBUG:  swdes dump  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-18.18:52:04::SCWMssOS::Sw design exists and opened at  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-18.18:52:04::SCWBDomain::Completed writing the mss file at C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp
TRACE::2024-07-18.18:52:04::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-07-18.18:52:04::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2024-07-18.18:52:04::SCWBDomain::System Command Ran  C:&  cd  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl& make -C  zynq_fsbl_bsp & make 
TRACE::2024-07-18.18:52:04::SCWBDomain::make: Entering directory 'C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_
TRACE::2024-07-18.18:52:04::SCWBDomain::bsp'

TRACE::2024-07-18.18:52:04::SCWBDomain::make --no-print-directory seq_libs

TRACE::2024-07-18.18:52:04::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src"

TRACE::2024-07-18.18:52:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-07-18.18:52:04::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-07-18.18:52:04::SCWBDomain::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:52:04::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src"

TRACE::2024-07-18.18:52:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2024-07-18.18:52:04::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2024-07-18.18:52:04::SCWBDomain::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:52:04::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-07-18.18:52:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-07-18.18:52:04::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-07-18.18:52:04::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:52:04::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_8/src"

TRACE::2024-07-18.18:52:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-07-18.18:52:04::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-07-18.18:52:04::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:52:04::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_9/src"

TRACE::2024-07-18.18:52:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-07-18.18:52:04::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-07-18.18:52:04::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:52:04::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_19/src"

TRACE::2024-07-18.18:52:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_19/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-07-18.18:52:04::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-07-18.18:52:04::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:52:04::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_12/src"

TRACE::2024-07-18.18:52:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-07-18.18:52:04::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-07-18.18:52:04::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:52:04::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_11/src"

TRACE::2024-07-18.18:52:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-07-18.18:52:04::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-07-18.18:52:04::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:52:04::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_2/src"

TRACE::2024-07-18.18:52:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v5_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-07-18.18:52:04::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-07-18.18:52:04::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:52:04::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_5/src"

TRACE::2024-07-18.18:52:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-07-18.18:52:04::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-07-18.18:52:04::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:52:04::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_5/src"

TRACE::2024-07-18.18:52:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-07-18.18:52:04::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-07-18.18:52:04::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:52:04::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v4_2/src"

TRACE::2024-07-18.18:52:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-07-18.18:52:04::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-07-18.18:52:04::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:52:04::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/spips_v3_9/src"

TRACE::2024-07-18.18:52:04::SCWBDomain::make -C ps7_cortexa9_0/libsrc/spips_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-07-18.18:52:04::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-07-18.18:52:04::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:52:05::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v9_0/src"

TRACE::2024-07-18.18:52:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v9_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-07-18.18:52:05::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-07-18.18:52:05::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:52:05::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_13/src"

TRACE::2024-07-18.18:52:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_13/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-07-18.18:52:05::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-07-18.18:52:05::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:52:05::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_8/src"

TRACE::2024-07-18.18:52:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-07-18.18:52:05::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-07-18.18:52:05::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:52:05::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_7/src"

TRACE::2024-07-18.18:52:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-07-18.18:52:05::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-07-18.18:52:05::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:52:05::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v5_1/src"

TRACE::2024-07-18.18:52:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v5_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-07-18.18:52:05::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-07-18.18:52:05::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:52:05::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_7/src"

TRACE::2024-07-18.18:52:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-07-18.18:52:05::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-07-18.18:52:05::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:52:05::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_7/src"

TRACE::2024-07-18.18:52:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-07-18.18:52:05::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-07-18.18:52:05::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:52:05::SCWBDomain::'Finished building libraries sequentially.'

TRACE::2024-07-18.18:52:05::SCWBDomain::make -j 10 --no-print-directory par_libs

TRACE::2024-07-18.18:52:05::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src"

TRACE::2024-07-18.18:52:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-07-18.18:52:05::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-07-18.18:52:05::SCWBDomain::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:52:05::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src"

TRACE::2024-07-18.18:52:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2024-07-18.18:52:05::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2024-07-18.18:52:05::SCWBDomain::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:52:05::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-07-18.18:52:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-07-18.18:52:05::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-07-18.18:52:05::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:52:05::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_8/src"

TRACE::2024-07-18.18:52:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-07-18.18:52:05::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-07-18.18:52:05::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:52:05::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_9/src"

TRACE::2024-07-18.18:52:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-07-18.18:52:05::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-07-18.18:52:05::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:52:05::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_19/src"

TRACE::2024-07-18.18:52:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_19/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-07-18.18:52:05::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-07-18.18:52:05::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:52:05::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_12/src"

TRACE::2024-07-18.18:52:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-07-18.18:52:05::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-07-18.18:52:05::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:52:05::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_11/src"

TRACE::2024-07-18.18:52:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-07-18.18:52:05::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-07-18.18:52:05::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:52:05::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_2/src"

TRACE::2024-07-18.18:52:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v5_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-07-18.18:52:05::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-07-18.18:52:05::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:52:05::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_5/src"

TRACE::2024-07-18.18:52:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-07-18.18:52:05::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-07-18.18:52:05::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:52:05::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_5/src"

TRACE::2024-07-18.18:52:05::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-07-18.18:52:05::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-07-18.18:52:06::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:52:06::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v4_2/src"

TRACE::2024-07-18.18:52:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-07-18.18:52:06::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-07-18.18:52:06::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:52:06::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/spips_v3_9/src"

TRACE::2024-07-18.18:52:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/spips_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-07-18.18:52:06::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-07-18.18:52:06::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:52:06::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v9_0/src"

TRACE::2024-07-18.18:52:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v9_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-07-18.18:52:06::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-07-18.18:52:06::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:52:06::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_13/src"

TRACE::2024-07-18.18:52:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_13/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-07-18.18:52:06::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-07-18.18:52:06::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:52:06::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_8/src"

TRACE::2024-07-18.18:52:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-07-18.18:52:06::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-07-18.18:52:06::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:52:06::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_7/src"

TRACE::2024-07-18.18:52:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-07-18.18:52:06::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-07-18.18:52:06::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:52:06::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v5_1/src"

TRACE::2024-07-18.18:52:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v5_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-07-18.18:52:06::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-07-18.18:52:06::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:52:06::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_7/src"

TRACE::2024-07-18.18:52:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-07-18.18:52:06::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-07-18.18:52:06::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:52:06::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src"

TRACE::2024-07-18.18:52:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-07-18.18:52:06::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-07-18.18:52:06::SCWBDomain:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:52:06::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src"

TRACE::2024-07-18.18:52:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-07-18.18:52:06::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-07-18.18:52:06::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:52:06::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-07-18.18:52:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-07-18.18:52:06::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-07-18.18:52:06::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:52:06::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_8/src"

TRACE::2024-07-18.18:52:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-07-18.18:52:06::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-07-18.18:52:06::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:52:06::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_9/src"

TRACE::2024-07-18.18:52:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-07-18.18:52:06::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-07-18.18:52:06::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:52:06::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_19/src"

TRACE::2024-07-18.18:52:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_19/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-07-18.18:52:06::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-07-18.18:52:06::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:52:06::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_12/src"

TRACE::2024-07-18.18:52:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-07-18.18:52:06::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-07-18.18:52:06::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:52:06::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_11/src"

TRACE::2024-07-18.18:52:06::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-07-18.18:52:06::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-07-18.18:52:06::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:52:07::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v5_2/src"

TRACE::2024-07-18.18:52:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v5_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-07-18.18:52:07::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-07-18.18:52:07::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:52:07::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_5/src"

TRACE::2024-07-18.18:52:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-07-18.18:52:07::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-07-18.18:52:07::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:52:07::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_5/src"

TRACE::2024-07-18.18:52:07::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-07-18.18:52:07::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-07-18.18:52:07::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:52:07::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v4_2/src"

TRACE::2024-07-18.18:52:08::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2024-07-18.18:52:08::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2024-07-18.18:52:08::SCWBDomain::les -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:52:08::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/spips_v3_9/src"

TRACE::2024-07-18.18:52:08::SCWBDomain::make -C ps7_cortexa9_0/libsrc/spips_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-07-18.18:52:08::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-07-18.18:52:08::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:52:08::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v9_0/src"

TRACE::2024-07-18.18:52:08::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v9_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-07-18.18:52:08::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-07-18.18:52:08::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:52:08::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_13/src"

TRACE::2024-07-18.18:52:08::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_13/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-07-18.18:52:08::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-07-18.18:52:08::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:52:09::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_8/src"

TRACE::2024-07-18.18:52:09::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-07-18.18:52:09::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-07-18.18:52:09::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:52:09::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_7/src"

TRACE::2024-07-18.18:52:09::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-07-18.18:52:09::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-07-18.18:52:09::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:52:09::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v5_1/src"

TRACE::2024-07-18.18:52:09::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v5_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-07-18.18:52:09::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-07-18.18:52:09::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:52:11::SCWBDomain::'Finished building libraries parallelly.'

TRACE::2024-07-18.18:52:11::SCWBDomain::make --no-print-directory archive

TRACE::2024-07-18.18:52:11::SCWBDomain::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/_sbrk
TRACE::2024-07-18.18:52:11::SCWBDomain::.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/close.o ps7_cortexa
TRACE::2024-07-18.18:52:11::SCWBDomain::9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/
TRACE::2024-07-18.18:52:11::SCWBDomain::fstat.o ps7_cortexa9_0/lib/getentropy.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/isatty.o ps7
TRACE::2024-07-18.18:52:11::SCWBDomain::_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/pri
TRACE::2024-07-18.18:52:11::SCWBDomain::nt.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/
TRACE::2024-07-18.18:52:11::SCWBDomain::lib/time.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/ve
TRACE::2024-07-18.18:52:11::SCWBDomain::ctors.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xadcps_intr.o p
TRACE::2024-07-18.18:52:11::SCWBDomain::s7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/x
TRACE::2024-07-18.18:52:11::SCWBDomain::devcfg.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xd
TRACE::2024-07-18.18:52:11::SCWBDomain::evcfg_selftest.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/li
TRACE::2024-07-18.18:52:11::SCWBDomain::b/xdmaps_hw.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_
TRACE::2024-07-18.18:52:11::SCWBDomain::0/lib/xemacps_bdring.o ps7_cortexa9_0/lib/xemacps_control.o ps7_cortexa9_0/lib/xemacps_g.o ps7_cortexa9_0/lib/xemacps_hw.o ps7_
TRACE::2024-07-18.18:52:11::SCWBDomain::cortexa9_0/lib/xemacps_intr.o ps7_cortexa9_0/lib/xemacps_sinit.o ps7_cortexa9_0/lib/xgpiops.o ps7_cortexa9_0/lib/xgpiops_g.o ps
TRACE::2024-07-18.18:52:11::SCWBDomain::7_cortexa9_0/lib/xgpiops_hw.o ps7_cortexa9_0/lib/xgpiops_intr.o ps7_cortexa9_0/lib/xgpiops_selftest.o ps7_cortexa9_0/lib/xgpiop
TRACE::2024-07-18.18:52:11::SCWBDomain::s_sinit.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xil_cache.o ps7_cortexa9_0/lib/xil_c
TRACE::2024-07-18.18:52:11::SCWBDomain::locking.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa
TRACE::2024-07-18.18:52:11::SCWBDomain::9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xil_sleeptimer.o ps7_
TRACE::2024-07-18.18:52:11::SCWBDomain::cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/xil_testmem
TRACE::2024-07-18.18:52:11::SCWBDomain::.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xinterrupt_wrap.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/xpl
TRACE::2024-07-18.18:52:11::SCWBDomain::atform_info.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xpm_init.o ps7_cortexa9_0/lib/xqspips.o ps7_cortexa9_0/lib/xq
TRACE::2024-07-18.18:52:11::SCWBDomain::spips_g.o ps7_cortexa9_0/lib/xqspips_hw.o ps7_cortexa9_0/lib/xqspips_options.o ps7_cortexa9_0/lib/xqspips_selftest.o ps7_cortex
TRACE::2024-07-18.18:52:11::SCWBDomain::a9_0/lib/xqspips_sinit.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortex
TRACE::2024-07-18.18:52:11::SCWBDomain::a9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xscutimer.o
TRACE::2024-07-18.18:52:11::SCWBDomain:: ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/l
TRACE::2024-07-18.18:52:11::SCWBDomain::ib/xscuwdt.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortex
TRACE::2024-07-18.18:52:11::SCWBDomain::a9_0/lib/xsdps.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0/lib/xsdps_g.o ps7_cortexa9_0/lib/xsdps_host.o ps7_cortexa9_0/li
TRACE::2024-07-18.18:52:11::SCWBDomain::b/xsdps_options.o ps7_cortexa9_0/lib/xsdps_sinit.o ps7_cortexa9_0/lib/xspips.o ps7_cortexa9_0/lib/xspips_g.o ps7_cortexa9_0/lib
TRACE::2024-07-18.18:52:11::SCWBDomain::/xspips_hw.o ps7_cortexa9_0/lib/xspips_options.o ps7_cortexa9_0/lib/xspips_selftest.o ps7_cortexa9_0/lib/xspips_sinit.o ps7_cor
TRACE::2024-07-18.18:52:11::SCWBDomain::texa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_
TRACE::2024-07-18.18:52:11::SCWBDomain::0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/lib/xuartps_sini
TRACE::2024-07-18.18:52:11::SCWBDomain::t.o ps7_cortexa9_0/lib/xusbps.o ps7_cortexa9_0/lib/xusbps_endpoint.o ps7_cortexa9_0/lib/xusbps_g.o ps7_cortexa9_0/lib/xusbps_hw
TRACE::2024-07-18.18:52:11::SCWBDomain::.o ps7_cortexa9_0/lib/xusbps_intr.o ps7_cortexa9_0/lib/xusbps_sinit.o

TRACE::2024-07-18.18:52:12::SCWBDomain::'Finished building libraries'

TRACE::2024-07-18.18:52:12::SCWBDomain::make: Leaving directory 'C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_b
TRACE::2024-07-18.18:52:12::SCWBDomain::sp'

TRACE::2024-07-18.18:52:12::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2024-07-18.18:52:12::SCWBDomain::exa9_0/include -I.

TRACE::2024-07-18.18:52:12::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2024-07-18.18:52:12::SCWBDomain::cortexa9_0/include -I.

TRACE::2024-07-18.18:52:12::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c image_mover.c -o image_mover.o -Izynq
TRACE::2024-07-18.18:52:12::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2024-07-18.18:52:12::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_co
TRACE::2024-07-18.18:52:12::SCWBDomain::rtexa9_0/include -I.

TRACE::2024-07-18.18:52:12::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2024-07-18.18:52:12::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2024-07-18.18:52:13::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2024-07-18.18:52:13::SCWBDomain::cortexa9_0/include -I.

TRACE::2024-07-18.18:52:13::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_co
TRACE::2024-07-18.18:52:13::SCWBDomain::rtexa9_0/include -I.

TRACE::2024-07-18.18:52:13::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2024-07-18.18:52:13::SCWBDomain::rtexa9_0/include -I.

TRACE::2024-07-18.18:52:13::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2024-07-18.18:52:13::SCWBDomain::cortexa9_0/include -I.

TRACE::2024-07-18.18:52:13::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2024-07-18.18:52:13::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2024-07-18.18:52:13::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2024-07-18.18:52:13::SCWBDomain::cortexa9_0/include -I.

TRACE::2024-07-18.18:52:13::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c fsbl_handoff.S -o fsbl_handoff.o -Izy
TRACE::2024-07-18.18:52:13::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2024-07-18.18:52:13::SCWBDomain::arm-none-eabi-gcc -o fsbl.elf fsbl_handoff.o fsbl_hooks.o image_mover.o main.o md5.o nand.o nor.o pcap.o ps7_init.o qspi.o rsa.
TRACE::2024-07-18.18:52:13::SCWBDomain::o sd.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -Wl,-build-id
TRACE::2024-07-18.18:52:13::SCWBDomain::=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgcc,-lc,--end-
TRACE::2024-07-18.18:52:13::SCWBDomain::group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                     -Wl,--gc-sections -Lzynq_fsbl_bsp
TRACE::2024-07-18.18:52:13::SCWBDomain::/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2024-07-18.18:52:14::SCWSystem::Checking the domain standalone_ps7_cortexa9_0
LOG::2024-07-18.18:52:14::SCWSystem::Not a boot domain 
LOG::2024-07-18.18:52:14::SCWSystem::Started Processing the domain standalone_ps7_cortexa9_0
TRACE::2024-07-18.18:52:14::SCWDomain::Generating domain artifcats
TRACE::2024-07-18.18:52:14::SCWMssOS::Generating standalone artifcats
TRACE::2024-07-18.18:52:14::SCWMssOS::Copying the qemu file from  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/resources/design_1_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt To C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/qemu/
TRACE::2024-07-18.18:52:14::SCWMssOS::Copying the qemu file from  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/resources/design_1_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt To C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/export/design_1_wrapper/sw/design_1_wrapper/standalone_ps7_cortexa9_0/qemu/
TRACE::2024-07-18.18:52:14::SCWMssOS:: Copying the user libraries. 
TRACE::2024-07-18.18:52:14::SCWPlatform::Trying to open the hw design at C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.18:52:14::SCWPlatform::DSA given C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.18:52:14::SCWPlatform::DSA absoulate path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.18:52:14::SCWPlatform::DSA directory C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw
TRACE::2024-07-18.18:52:14::SCWPlatform:: Platform Path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.18:52:14::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-07-18.18:52:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-07-18.18:52:14::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-07-18.18:52:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-18.18:52:14::SCWMssOS::Checking the sw design at  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-07-18.18:52:14::SCWMssOS::DEBUG:  swdes dump  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-18.18:52:14::SCWMssOS::Sw design exists and opened at  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-07-18.18:52:14::SCWMssOS::Completed writing the mss file at C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp
TRACE::2024-07-18.18:52:14::SCWMssOS::Mss edits present, copying mssfile into export location C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-07-18.18:52:14::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2024-07-18.18:52:14::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2024-07-18.18:52:14::SCWDomain::Building the domain as part of full build :  standalone_ps7_cortexa9_0
TRACE::2024-07-18.18:52:14::SCWMssOS::doing bsp build ... 
TRACE::2024-07-18.18:52:14::SCWMssOS::System Command Ran  C: & cd  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp & make 
TRACE::2024-07-18.18:52:14::SCWMssOS::make --no-print-directory seq_libs

TRACE::2024-07-18.18:52:14::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2024-07-18.18:52:14::SCWMssOS::make -j 10 --no-print-directory par_libs

TRACE::2024-07-18.18:52:14::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src"

TRACE::2024-07-18.18:52:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2024-07-18.18:52:14::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2024-07-18.18:52:14::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:52:14::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src"

TRACE::2024-07-18.18:52:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2024-07-18.18:52:14::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2024-07-18.18:52:14::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:52:14::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-07-18.18:52:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-07-18.18:52:14::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-07-18.18:52:14::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:52:14::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_8/src"

TRACE::2024-07-18.18:52:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-07-18.18:52:14::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-07-18.18:52:14::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:52:14::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_9/src"

TRACE::2024-07-18.18:52:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-07-18.18:52:14::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-07-18.18:52:14::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:52:14::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_19/src"

TRACE::2024-07-18.18:52:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_19/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-07-18.18:52:14::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-07-18.18:52:14::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:52:14::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_12/src"

TRACE::2024-07-18.18:52:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_12/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-07-18.18:52:14::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-07-18.18:52:14::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:52:14::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_11/src"

TRACE::2024-07-18.18:52:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-07-18.18:52:14::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-07-18.18:52:14::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:52:14::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_2/src"

TRACE::2024-07-18.18:52:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-07-18.18:52:14::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-07-18.18:52:14::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:52:14::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_5/src"

TRACE::2024-07-18.18:52:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2024-07-18.18:52:14::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2024-07-18.18:52:14::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:52:14::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_5/src"

TRACE::2024-07-18.18:52:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-07-18.18:52:14::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-07-18.18:52:14::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:52:14::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v4_2/src"

TRACE::2024-07-18.18:52:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-07-18.18:52:14::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-07-18.18:52:14::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:52:14::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/spips_v3_9/src"

TRACE::2024-07-18.18:52:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/spips_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-07-18.18:52:14::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-07-18.18:52:14::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:52:14::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v9_0/src"

TRACE::2024-07-18.18:52:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v9_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-07-18.18:52:14::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-07-18.18:52:14::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:52:14::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_13/src"

TRACE::2024-07-18.18:52:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_13/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-07-18.18:52:14::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-07-18.18:52:14::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:52:14::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_8/src"

TRACE::2024-07-18.18:52:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-07-18.18:52:14::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-07-18.18:52:14::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:52:14::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_7/src"

TRACE::2024-07-18.18:52:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2024-07-18.18:52:14::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2024-07-18.18:52:14::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:52:14::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src"

TRACE::2024-07-18.18:52:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2024-07-18.18:52:14::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2024-07-18.18:52:14::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:52:14::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src"

TRACE::2024-07-18.18:52:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2024-07-18.18:52:14::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2024-07-18.18:52:14::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:52:14::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2024-07-18.18:52:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-07-18.18:52:14::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-07-18.18:52:14::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:52:14::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_8/src"

TRACE::2024-07-18.18:52:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-07-18.18:52:14::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-07-18.18:52:14::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:52:14::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_9/src"

TRACE::2024-07-18.18:52:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-07-18.18:52:14::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-07-18.18:52:14::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:52:14::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_19/src"

TRACE::2024-07-18.18:52:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_19/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-07-18.18:52:15::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-07-18.18:52:15::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:52:15::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_12/src"

TRACE::2024-07-18.18:52:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_12/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-07-18.18:52:15::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-07-18.18:52:15::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:52:15::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_11/src"

TRACE::2024-07-18.18:52:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-07-18.18:52:15::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-07-18.18:52:15::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:52:15::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v5_2/src"

TRACE::2024-07-18.18:52:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-07-18.18:52:15::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-07-18.18:52:15::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:52:15::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_5/src"

TRACE::2024-07-18.18:52:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2024-07-18.18:52:15::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2024-07-18.18:52:15::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:52:15::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_5/src"

TRACE::2024-07-18.18:52:15::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-07-18.18:52:15::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-07-18.18:52:15::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:52:16::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v4_2/src"

TRACE::2024-07-18.18:52:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2024-07-18.18:52:16::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2024-07-18.18:52:16::SCWMssOS::les -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:52:16::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/spips_v3_9/src"

TRACE::2024-07-18.18:52:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/spips_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-07-18.18:52:16::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-07-18.18:52:16::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:52:16::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v9_0/src"

TRACE::2024-07-18.18:52:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v9_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2024-07-18.18:52:16::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2024-07-18.18:52:16::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:52:16::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_13/src"

TRACE::2024-07-18.18:52:16::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_13/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2024-07-18.18:52:16::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2024-07-18.18:52:16::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:52:17::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_8/src"

TRACE::2024-07-18.18:52:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2024-07-18.18:52:17::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2024-07-18.18:52:17::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:52:17::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_7/src"

TRACE::2024-07-18.18:52:17::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2024-07-18.18:52:17::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2024-07-18.18:52:17::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2024-07-18.18:52:19::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2024-07-18.18:52:19::SCWMssOS::make --no-print-directory archive

TRACE::2024-07-18.18:52:19::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/_sbrk
TRACE::2024-07-18.18:52:19::SCWMssOS::.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/close.o ps7_cortexa
TRACE::2024-07-18.18:52:19::SCWMssOS::9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/
TRACE::2024-07-18.18:52:19::SCWMssOS::fstat.o ps7_cortexa9_0/lib/getentropy.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/isatty.o ps7
TRACE::2024-07-18.18:52:19::SCWMssOS::_cortexa9_0/lib/kill.o ps7_cortexa9_0/lib/lseek.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/pri
TRACE::2024-07-18.18:52:19::SCWMssOS::nt.o ps7_cortexa9_0/lib/putnum.o ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/
TRACE::2024-07-18.18:52:19::SCWMssOS::lib/time.o ps7_cortexa9_0/lib/translation_table.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/ve
TRACE::2024-07-18.18:52:19::SCWMssOS::ctors.o ps7_cortexa9_0/lib/write.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xadcps_intr.o p
TRACE::2024-07-18.18:52:19::SCWMssOS::s7_cortexa9_0/lib/xadcps_selftest.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/x
TRACE::2024-07-18.18:52:19::SCWMssOS::devcfg.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xd
TRACE::2024-07-18.18:52:19::SCWMssOS::evcfg_selftest.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xdmaps.o ps7_cortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/li
TRACE::2024-07-18.18:52:19::SCWMssOS::b/xdmaps_hw.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xdmaps_sinit.o ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_
TRACE::2024-07-18.18:52:19::SCWMssOS::0/lib/xemacps_bdring.o ps7_cortexa9_0/lib/xemacps_control.o ps7_cortexa9_0/lib/xemacps_g.o ps7_cortexa9_0/lib/xemacps_hw.o ps7_
TRACE::2024-07-18.18:52:19::SCWMssOS::cortexa9_0/lib/xemacps_intr.o ps7_cortexa9_0/lib/xemacps_sinit.o ps7_cortexa9_0/lib/xgpiops.o ps7_cortexa9_0/lib/xgpiops_g.o ps
TRACE::2024-07-18.18:52:19::SCWMssOS::7_cortexa9_0/lib/xgpiops_hw.o ps7_cortexa9_0/lib/xgpiops_intr.o ps7_cortexa9_0/lib/xgpiops_selftest.o ps7_cortexa9_0/lib/xgpiop
TRACE::2024-07-18.18:52:19::SCWMssOS::s_sinit.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_0/lib/xil_cache.o ps7_cortexa9_0/lib/xil_c
TRACE::2024-07-18.18:52:19::SCWMssOS::locking.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa9_0/lib/xil_misc_psreset_api.o ps7_cortexa
TRACE::2024-07-18.18:52:19::SCWMssOS::9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/xil_sleepcommon.o ps7_cortexa9_0/lib/xil_sleeptimer.o ps7_
TRACE::2024-07-18.18:52:19::SCWMssOS::cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/xil_testio.o ps7_cortexa9_0/lib/xil_testmem
TRACE::2024-07-18.18:52:19::SCWMssOS::.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xinterrupt_wrap.o ps7_cortexa9_0/lib/xl2cc_counter.o ps7_cortexa9_0/lib/xpl
TRACE::2024-07-18.18:52:19::SCWMssOS::atform_info.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xpm_init.o ps7_cortexa9_0/lib/xqspips.o ps7_cortexa9_0/lib/xq
TRACE::2024-07-18.18:52:19::SCWMssOS::spips_g.o ps7_cortexa9_0/lib/xqspips_hw.o ps7_cortexa9_0/lib/xqspips_options.o ps7_cortexa9_0/lib/xqspips_selftest.o ps7_cortex
TRACE::2024-07-18.18:52:19::SCWMssOS::a9_0/lib/xqspips_sinit.o ps7_cortexa9_0/lib/xscugic.o ps7_cortexa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortex
TRACE::2024-07-18.18:52:19::SCWMssOS::a9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xscugic_selftest.o ps7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xscutimer.o
TRACE::2024-07-18.18:52:19::SCWMssOS:: ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xscutimer_selftest.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/l
TRACE::2024-07-18.18:52:19::SCWMssOS::ib/xscuwdt.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/xscuwdt_selftest.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortex
TRACE::2024-07-18.18:52:19::SCWMssOS::a9_0/lib/xsdps.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0/lib/xsdps_g.o ps7_cortexa9_0/lib/xsdps_host.o ps7_cortexa9_0/li
TRACE::2024-07-18.18:52:19::SCWMssOS::b/xsdps_options.o ps7_cortexa9_0/lib/xsdps_sinit.o ps7_cortexa9_0/lib/xspips.o ps7_cortexa9_0/lib/xspips_g.o ps7_cortexa9_0/lib
TRACE::2024-07-18.18:52:19::SCWMssOS::/xspips_hw.o ps7_cortexa9_0/lib/xspips_options.o ps7_cortexa9_0/lib/xspips_selftest.o ps7_cortexa9_0/lib/xspips_sinit.o ps7_cor
TRACE::2024-07-18.18:52:19::SCWMssOS::texa9_0/lib/xtime_l.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_
TRACE::2024-07-18.18:52:19::SCWMssOS::0/lib/xuartps_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/lib/xuartps_sini
TRACE::2024-07-18.18:52:19::SCWMssOS::t.o ps7_cortexa9_0/lib/xusbps.o ps7_cortexa9_0/lib/xusbps_endpoint.o ps7_cortexa9_0/lib/xusbps_g.o ps7_cortexa9_0/lib/xusbps_hw
TRACE::2024-07-18.18:52:19::SCWMssOS::.o ps7_cortexa9_0/lib/xusbps_intr.o ps7_cortexa9_0/lib/xusbps_sinit.o

TRACE::2024-07-18.18:52:19::SCWMssOS::'Finished building libraries'

TRACE::2024-07-18.18:52:20::SCWMssOS::Copying to export directory.
TRACE::2024-07-18.18:52:20::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2024-07-18.18:52:20::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2024-07-18.18:52:20::SCWSystem::Completed Processing the domain standalone_ps7_cortexa9_0
LOG::2024-07-18.18:52:20::SCWSystem::Completed Processing the sysconfig design_1_wrapper
LOG::2024-07-18.18:52:20::SCWPlatform::Completed generating the artifacts for system configuration design_1_wrapper
TRACE::2024-07-18.18:52:20::SCWPlatform::Started preparing the platform 
TRACE::2024-07-18.18:52:20::SCWSystem::Writing the bif file for system config design_1_wrapper
TRACE::2024-07-18.18:52:20::SCWSystem::dir created 
TRACE::2024-07-18.18:52:20::SCWSystem::Writing the bif 
TRACE::2024-07-18.18:52:20::SCWPlatform::Started writing the spfm file 
TRACE::2024-07-18.18:52:20::SCWPlatform::Started writing the xpfm file 
TRACE::2024-07-18.18:52:20::SCWPlatform::Completed generating the platform
TRACE::2024-07-18.18:52:20::SCWMssOS::Saving the mss changes C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-18.18:52:20::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-18.18:52:20::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-18.18:52:20::SCWMssOS::Commit changes completed.
TRACE::2024-07-18.18:52:20::SCWMssOS::Saving the mss changes C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-07-18.18:52:20::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2024-07-18.18:52:20::SCWMssOS::Completed writemss as part of save.
TRACE::2024-07-18.18:52:20::SCWMssOS::Commit changes completed.
TRACE::2024-07-18.18:52:20::SCWPlatform::Trying to open the hw design at C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.18:52:20::SCWPlatform::DSA given C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.18:52:20::SCWPlatform::DSA absoulate path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.18:52:20::SCWPlatform::DSA directory C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw
TRACE::2024-07-18.18:52:20::SCWPlatform:: Platform Path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.18:52:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-07-18.18:52:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-07-18.18:52:20::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-07-18.18:52:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-18.18:52:20::SCWMssOS::Checking the sw design at  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-18.18:52:20::SCWMssOS::DEBUG:  swdes dump  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-18.18:52:20::SCWMssOS::Sw design exists and opened at  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2024-07-18.18:52:20::SCWPlatform::Trying to open the hw design at C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.18:52:20::SCWPlatform::DSA given C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.18:52:20::SCWPlatform::DSA absoulate path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.18:52:20::SCWPlatform::DSA directory C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw
TRACE::2024-07-18.18:52:20::SCWPlatform:: Platform Path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.18:52:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-07-18.18:52:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-07-18.18:52:20::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-07-18.18:52:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-18.18:52:20::SCWMssOS::Checking the sw design at  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-07-18.18:52:20::SCWMssOS::DEBUG:  swdes dump  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-18.18:52:20::SCWMssOS::Sw design exists and opened at  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-07-18.18:52:20::SCWWriter::formatted JSON is {
	"platformName":	"design_1_wrapper",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"design_1_wrapper",
	"platHandOff":	"C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vivado_bd/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"design_1_wrapper",
	"systems":	[{
			"systemName":	"design_1_wrapper",
			"systemDesc":	"design_1_wrapper",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"design_1_wrapper",
			"sysActiveDom":	"standalone_ps7_cortexa9_0",
			"sysDefaultDom":	"standalone_ps7_cortexa9_0",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"78b692e0bce852dc796621cc7f8b7b78",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:5.1", "xilrsa:1.7"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_ps7_cortexa9_0",
					"domainDispName":	"standalone_ps7_cortexa9_0",
					"domainDesc":	"standalone_ps7_cortexa9_0",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/design_1_wrapper/standalone_ps7_cortexa9_0/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/design_1_wrapper/standalone_ps7_cortexa9_0/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"9.0",
					"mssFile":	"",
					"md5Digest":	"fecd8e708ec79d0241bc0a3b429486ce",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2024-07-18.18:52:20::SCWPlatform::updated the xpfm file.
TRACE::2024-07-18.18:52:20::SCWPlatform::Trying to open the hw design at C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.18:52:20::SCWPlatform::DSA given C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.18:52:20::SCWPlatform::DSA absoulate path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.18:52:20::SCWPlatform::DSA directory C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw
TRACE::2024-07-18.18:52:20::SCWPlatform:: Platform Path C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/hw/design_1_wrapper.xsa
TRACE::2024-07-18.18:52:20::SCWPlatform:: Unique name xilinx:::0.0
TRACE::2024-07-18.18:52:20::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper
TRACE::2024-07-18.18:52:20::SCWPlatform::Opened existing hwdb design_1_wrapper
TRACE::2024-07-18.18:52:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2024-07-18.18:52:20::SCWMssOS::Checking the sw design at  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
TRACE::2024-07-18.18:52:20::SCWMssOS::DEBUG:  swdes dump  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2024-07-18.18:52:20::SCWMssOS::Sw design exists and opened at  C:/works/verilog/starlite_prj/spi_divide_sum_baremetal/vitis_ps/design_1_wrapper/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss
