# Computer_Architecture_project
 Implemented Single cycle 32-bit MIPS like processor in Xilinx Vivado using Verilog HDL. Further implemented full fledged 5-stage Pipelined processor(RISC-5) capable of resolving the Data Hazards and minimum CPI possible in J-type instructions. 
