// Seed: 2690333761
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wor id_3;
  inout wire id_2;
  input wire id_1;
  logic id_4;
  ;
  assign id_3 = 1'b0;
  assign id_3 = -1;
endmodule
module module_1 (
    id_1["" :-1'd0],
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wor id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input logic [7:0] id_1;
  assign id_7 = 1'b0;
  module_0 modCall_1 (
      id_4,
      id_5,
      id_5
  );
endmodule
