 
****************************************
Report : qor
Design : CarryBypassAdder
Version: U-2022.12-SP7
Date   : Tue Dec 12 13:57:34 2023
****************************************


  Timing Path Group 'vsysclk'
  -----------------------------------
  Levels of Logic:              41.00
  Critical Path Length:          7.33
  Critical Path Slack:          11.17
  Critical Path Clk Period:     20.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         56
  Hierarchical Port Count:        424
  Leaf Cell Count:                152
  Buf/Inv Cell Count:               8
  Buf Cell Count:                   0
  Inv Cell Count:                   8
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       152
  Sequential Cell Count:            0
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     1924.300819
  Noncombinational Area:     0.000000
  Buf/Inv Area:             44.236801
  Total Buffer Area:             0.00
  Total Inverter Area:          44.24
  Macro/Black Box Area:      0.000000
  Net Area:                 64.093774
  -----------------------------------
  Cell Area:              1924.300819
  Design Area:            1988.394593


  Design Rules
  -----------------------------------
  Total Number of Nets:           217
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: ip-172-31-17-209.ec2.internal

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.04
  Mapping Optimization:                0.11
  -----------------------------------------
  Overall Compile Time:                0.52
  Overall Compile Wall Clock Time:     0.75

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
