\textbf{Pipelined RISC-V CPU} \hfill 2024 \par
\begin{itemize}
\item Created a RISC-V CPU in Verilog optimized for FPGA with a 3 stage pipeline (fetch/decode, execution, writeback) and branch prediction.
\end{itemize} \par
