#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Fri Apr  3 12:24:49 2020
# Process ID: 9824
# Current directory: C:/Users/Will/Desktop/ECE532 Project/prj/IP/camera_vga/IP/hdrvga
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent30372 C:\Users\Will\Desktop\ECE532 Project\prj\IP\camera_vga\IP\hdrvga\hdrvga.xpr
# Log file: C:/Users/Will/Desktop/ECE532 Project/prj/IP/camera_vga/IP/hdrvga/vivado.log
# Journal file: C:/Users/Will/Desktop/ECE532 Project/prj/IP/camera_vga/IP/hdrvga\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Will/Desktop/ECE532 Project/prj/IP/camera_vga/IP/hdrvga/hdrvga.xpr}
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/Users/Will/Desktop/ECE532 Project/prj/IP/camera_vga/IP/ip_repo/vga_hdr_1.0'.
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'C:/Users/Will/Desktop/ECE532 Project/prj/IP/camera_vga/IP/hdrvga/hdrvga.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Will/Desktop/ECE532 Project/prj/IP/camera_vga/IP/hdrvga/hdrvga.srcs'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/Will/Desktop/ECE532 Project/prj/IP/camera_vga/IP/ip_repo/vga_hdr_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.1/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 864.469 ; gain = 95.801
update_compile_order -fileset sources_1
ipx::package_project -root_dir {c:/users/will/desktop/ece532 project/prj/ip/camera_vga/ip/hdrvga/hdrvga.srcs} -vendor xilinx.com -library user -taxonomy /UserIP -force
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path {c:/Users/Will/Desktop/ECE532 Project/prj/IP/camera_vga/IP/hdrvga/hdrvga.srcs}
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/Will/Desktop/ECE532 Project/prj/IP/camera_vga/IP/hdrvga/hdrvga.srcs'
launch_runs synth_1 -jobs 8
[Fri Apr  3 13:02:44 2020] Launched synth_1...
Run output will be captured here: C:/Users/Will/Desktop/ECE532 Project/prj/IP/camera_vga/IP/hdrvga/hdrvga.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 955.207 ; gain = 8.648
launch_runs impl_1 -jobs 8
[Fri Apr  3 13:04:07 2020] Launched impl_1...
Run output will be captured here: C:/Users/Will/Desktop/ECE532 Project/prj/IP/camera_vga/IP/hdrvga/hdrvga.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 961.824 ; gain = 4.387
open_run impl_1
INFO: [Netlist 29-17] Analyzing 71 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.140 . Memory (MB): peak = 1812.934 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.141 . Memory (MB): peak = 1812.934 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:59 ; elapsed = 00:01:01 . Memory (MB): peak = 1891.809 ; gain = 929.906
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
ipx::package_project -root_dir {C:/Users/Will/Desktop/ECE532 Project/prj/IP/camera_vga/IP/hdrvga/hdrvga.srcs} -vendor xilinx.com -library user -taxonomy /UserIP -import_files -set_current false -force
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::unload_core {c:/Users/Will/Desktop/ECE532 Project/prj/IP/camera_vga/IP/hdrvga/hdrvga.srcs/component.xml}
ipx::edit_ip_in_project -upgrade true -name tmp_edit_project -directory {C:/Users/Will/Desktop/ECE532\ Project/prj/IP/camera_vga/IP/hdrvga/hdrvga.srcs} {c:/Users/Will/Desktop/ECE532 Project/prj/IP/camera_vga/IP/hdrvga/hdrvga.srcs/component.xml}
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.1/data/ip'.
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1915.098 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Will/Desktop/ECE532 Project/prj/IP/camera_vga/IP/hdrvga/hdrvga.srcs'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/Will/Desktop/ECE532 Project/prj/IP/camera_vga/IP/ip_repo/vga_hdr_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1915.098 ; gain = 0.000
current_project hdrvga
current_project tmp_edit_project
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property previous_version_for_upgrade xilinx.com:user:vga444_v2:1.0 [ipx::current_core]
set_property core_revision 1 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path {c:/Users/Will/Desktop/ECE532 Project/prj/IP/camera_vga/IP/hdrvga/hdrvga.srcs}
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/Will/Desktop/ECE532 Project/prj/IP/camera_vga/IP/hdrvga/hdrvga.srcs'
exit
INFO: [Common 17-206] Exiting Vivado at Fri Apr  3 13:21:11 2020...
