

================================================================
== Vitis HLS Report for 'Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP'
================================================================
* Date:           Fri Apr  4 16:47:44 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        Crypto
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx485t-ffg1761-3


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.00 ns|  3.765 ns|     1.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+-----------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                   |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                     |
    +---------+---------+-----------+-----------+------+------+-----------------------------------------------+
    |     4099|     4099|  24.594 us|  24.594 us|  4097|  4097|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                 Loop Name                 |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP  |     4097|     4097|         3|          1|          1|  4096|       yes|
        +-------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.87>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%k = alloca i32 1" [HLS/src/Crypto1.cpp:78]   --->   Operation 6 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [HLS/src/Crypto1.cpp:76]   --->   Operation 7 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %DataInStream_V_data_V, i4 %DataInStream_V_keep_V, i4 %DataInStream_V_strb_V, i1 0, i1 %DataInStream_V_last_V, i1 0, i1 0, void @empty_3"   --->   Operation 9 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %DataInStream_V_last_V, void @empty_25, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %DataInStream_V_strb_V, void @empty_25, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %DataInStream_V_keep_V, void @empty_25, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %DataInStream_V_data_V, void @empty_25, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%mul_ln80_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %mul_ln80"   --->   Operation 14 'read' 'mul_ln80_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.80ns)   --->   "%store_ln0 = store i13 0, i13 %indvar_flatten"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.80>
ST_1 : Operation 16 [1/1] (0.80ns)   --->   "%store_ln76 = store i7 0, i7 %j" [HLS/src/Crypto1.cpp:76]   --->   Operation 16 'store' 'store_ln76' <Predicate = true> <Delay = 0.80>
ST_1 : Operation 17 [1/1] (0.80ns)   --->   "%store_ln78 = store i7 0, i7 %k" [HLS/src/Crypto1.cpp:78]   --->   Operation 17 'store' 'store_ln78' <Predicate = true> <Delay = 0.80>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln76 = br void %for.inc" [HLS/src/Crypto1.cpp:76]   --->   Operation 18 'br' 'br_ln76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i13 %indvar_flatten" [HLS/src/Crypto1.cpp:76]   --->   Operation 19 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.26ns)   --->   "%icmp_ln76 = icmp_eq  i13 %indvar_flatten_load, i13 4096" [HLS/src/Crypto1.cpp:76]   --->   Operation 20 'icmp' 'icmp_ln76' <Predicate = true> <Delay = 1.26> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (1.26ns)   --->   "%add_ln76_2 = add i13 %indvar_flatten_load, i13 1" [HLS/src/Crypto1.cpp:76]   --->   Operation 21 'add' 'add_ln76_2' <Predicate = true> <Delay = 1.26> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.26> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %icmp_ln76, void %for.inc15, void %for.inc.1.preheader.exitStub" [HLS/src/Crypto1.cpp:76]   --->   Operation 22 'br' 'br_ln76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.25ns)   --->   "%empty = read i41 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %DataInStream_V_data_V, i4 %DataInStream_V_keep_V, i4 %DataInStream_V_strb_V, i1 %DataInStream_V_last_V" [HLS/src/Crypto1.cpp:79]   --->   Operation 23 'read' 'empty' <Predicate = (!icmp_ln76)> <Delay = 0.25> <CoreInst = "regslice">   --->   Core 136 'regslice' <Latency = 0> <II = 1> <Delay = 1.15> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%DataStreamReg_data = extractvalue i41 %empty" [HLS/src/Crypto1.cpp:79]   --->   Operation 24 'extractvalue' 'DataStreamReg_data' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.80ns)   --->   "%store_ln76 = store i13 %add_ln76_2, i13 %indvar_flatten" [HLS/src/Crypto1.cpp:76]   --->   Operation 25 'store' 'store_ln76' <Predicate = (!icmp_ln76)> <Delay = 0.80>

State 2 <SV = 1> <Delay = 3.76>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%k_load = load i7 %k" [HLS/src/Crypto1.cpp:78]   --->   Operation 26 'load' 'k_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%j_load = load i7 %j" [HLS/src/Crypto1.cpp:76]   --->   Operation 27 'load' 'j_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.23ns)   --->   "%add_ln76 = add i7 %j_load, i7 1" [HLS/src/Crypto1.cpp:76]   --->   Operation 28 'add' 'add_ln76' <Predicate = true> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (1.23ns)   --->   "%icmp_ln78 = icmp_eq  i7 %k_load, i7 64" [HLS/src/Crypto1.cpp:78]   --->   Operation 29 'icmp' 'icmp_ln78' <Predicate = true> <Delay = 1.23> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.48ns)   --->   "%select_ln76 = select i1 %icmp_ln78, i7 0, i7 %k_load" [HLS/src/Crypto1.cpp:76]   --->   Operation 30 'select' 'select_ln76' <Predicate = true> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.48ns)   --->   "%select_ln76_1 = select i1 %icmp_ln78, i7 %add_ln76, i7 %j_load" [HLS/src/Crypto1.cpp:76]   --->   Operation 31 'select' 'select_ln76_1' <Predicate = true> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln78 = trunc i7 %select_ln76" [HLS/src/Crypto1.cpp:78]   --->   Operation 32 'trunc' 'trunc_ln78' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i3 @_ssdm_op_PartSelect.i3.i7.i32.i32, i7 %select_ln76, i32 3, i32 5" [HLS/src/Crypto1.cpp:79]   --->   Operation 33 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.21ns)   --->   "%switch_ln80 = switch i3 %trunc_ln, void %arrayidx1467.case.7, i3 0, void %arrayidx1467.case.0, i3 1, void %arrayidx1467.case.1, i3 2, void %arrayidx1467.case.2, i3 3, void %arrayidx1467.case.3, i3 4, void %arrayidx1467.case.4, i3 5, void %arrayidx1467.case.5, i3 6, void %arrayidx1467.case.6" [HLS/src/Crypto1.cpp:80]   --->   Operation 34 'switch' 'switch_ln80' <Predicate = true> <Delay = 1.21>
ST_2 : Operation 35 [1/1] (1.23ns)   --->   "%add_ln78 = add i7 %select_ln76, i7 1" [HLS/src/Crypto1.cpp:78]   --->   Operation 35 'add' 'add_ln78' <Predicate = true> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.80ns)   --->   "%store_ln76 = store i7 %select_ln76_1, i7 %j" [HLS/src/Crypto1.cpp:76]   --->   Operation 36 'store' 'store_ln76' <Predicate = true> <Delay = 0.80>
ST_2 : Operation 37 [1/1] (0.80ns)   --->   "%store_ln78 = store i7 %add_ln78, i7 %k" [HLS/src/Crypto1.cpp:78]   --->   Operation 37 'store' 'store_ln78' <Predicate = true> <Delay = 0.80>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln78 = br void %for.inc" [HLS/src/Crypto1.cpp:78]   --->   Operation 38 'br' 'br_ln78' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.80ns)   --->   "%ret_ln0 = ret"   --->   Operation 70 'ret' 'ret_ln0' <Predicate = (icmp_ln76)> <Delay = 0.80>

State 3 <SV = 2> <Delay = 3.27>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_str"   --->   Operation 39 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096"   --->   Operation 40 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln80 = zext i7 %select_ln76_1" [HLS/src/Crypto1.cpp:80]   --->   Operation 41 'zext' 'zext_ln80' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (1.27ns)   --->   "%add_ln78_2 = add i10 %mul_ln80_read, i10 %zext_ln80" [HLS/src/Crypto1.cpp:78]   --->   Operation 42 'add' 'add_ln78_2' <Predicate = true> <Delay = 1.27> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%specpipeline_ln79 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_5" [HLS/src/Crypto1.cpp:79]   --->   Operation 43 'specpipeline' 'specpipeline_ln79' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %add_ln78_2, i3 %trunc_ln78" [HLS/src/Crypto1.cpp:80]   --->   Operation 44 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln80_3 = zext i13 %tmp_s" [HLS/src/Crypto1.cpp:80]   --->   Operation 45 'zext' 'zext_ln80_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%DataRAM_addr = getelementptr i32 %DataRAM, i64 0, i64 %zext_ln80_3" [HLS/src/Crypto1.cpp:80]   --->   Operation 46 'getelementptr' 'DataRAM_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%DataRAM_1_addr = getelementptr i32 %DataRAM_1, i64 0, i64 %zext_ln80_3" [HLS/src/Crypto1.cpp:80]   --->   Operation 47 'getelementptr' 'DataRAM_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%DataRAM_2_addr = getelementptr i32 %DataRAM_2, i64 0, i64 %zext_ln80_3" [HLS/src/Crypto1.cpp:80]   --->   Operation 48 'getelementptr' 'DataRAM_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%DataRAM_3_addr = getelementptr i32 %DataRAM_3, i64 0, i64 %zext_ln80_3" [HLS/src/Crypto1.cpp:80]   --->   Operation 49 'getelementptr' 'DataRAM_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%DataRAM_4_addr = getelementptr i32 %DataRAM_4, i64 0, i64 %zext_ln80_3" [HLS/src/Crypto1.cpp:80]   --->   Operation 50 'getelementptr' 'DataRAM_4_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%DataRAM_5_addr = getelementptr i32 %DataRAM_5, i64 0, i64 %zext_ln80_3" [HLS/src/Crypto1.cpp:80]   --->   Operation 51 'getelementptr' 'DataRAM_5_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%DataRAM_6_addr = getelementptr i32 %DataRAM_6, i64 0, i64 %zext_ln80_3" [HLS/src/Crypto1.cpp:80]   --->   Operation 52 'getelementptr' 'DataRAM_6_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%DataRAM_7_addr = getelementptr i32 %DataRAM_7, i64 0, i64 %zext_ln80_3" [HLS/src/Crypto1.cpp:80]   --->   Operation 53 'getelementptr' 'DataRAM_7_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (1.99ns)   --->   "%store_ln80 = store i32 %DataStreamReg_data, i13 %DataRAM_6_addr" [HLS/src/Crypto1.cpp:80]   --->   Operation 54 'store' 'store_ln80' <Predicate = (trunc_ln == 6)> <Delay = 1.99> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln80 = br void %arrayidx1467.exit" [HLS/src/Crypto1.cpp:80]   --->   Operation 55 'br' 'br_ln80' <Predicate = (trunc_ln == 6)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (1.99ns)   --->   "%store_ln80 = store i32 %DataStreamReg_data, i13 %DataRAM_5_addr" [HLS/src/Crypto1.cpp:80]   --->   Operation 56 'store' 'store_ln80' <Predicate = (trunc_ln == 5)> <Delay = 1.99> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln80 = br void %arrayidx1467.exit" [HLS/src/Crypto1.cpp:80]   --->   Operation 57 'br' 'br_ln80' <Predicate = (trunc_ln == 5)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (1.99ns)   --->   "%store_ln80 = store i32 %DataStreamReg_data, i13 %DataRAM_4_addr" [HLS/src/Crypto1.cpp:80]   --->   Operation 58 'store' 'store_ln80' <Predicate = (trunc_ln == 4)> <Delay = 1.99> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln80 = br void %arrayidx1467.exit" [HLS/src/Crypto1.cpp:80]   --->   Operation 59 'br' 'br_ln80' <Predicate = (trunc_ln == 4)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (1.99ns)   --->   "%store_ln80 = store i32 %DataStreamReg_data, i13 %DataRAM_3_addr" [HLS/src/Crypto1.cpp:80]   --->   Operation 60 'store' 'store_ln80' <Predicate = (trunc_ln == 3)> <Delay = 1.99> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln80 = br void %arrayidx1467.exit" [HLS/src/Crypto1.cpp:80]   --->   Operation 61 'br' 'br_ln80' <Predicate = (trunc_ln == 3)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (1.99ns)   --->   "%store_ln80 = store i32 %DataStreamReg_data, i13 %DataRAM_2_addr" [HLS/src/Crypto1.cpp:80]   --->   Operation 62 'store' 'store_ln80' <Predicate = (trunc_ln == 2)> <Delay = 1.99> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln80 = br void %arrayidx1467.exit" [HLS/src/Crypto1.cpp:80]   --->   Operation 63 'br' 'br_ln80' <Predicate = (trunc_ln == 2)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (1.99ns)   --->   "%store_ln80 = store i32 %DataStreamReg_data, i13 %DataRAM_1_addr" [HLS/src/Crypto1.cpp:80]   --->   Operation 64 'store' 'store_ln80' <Predicate = (trunc_ln == 1)> <Delay = 1.99> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln80 = br void %arrayidx1467.exit" [HLS/src/Crypto1.cpp:80]   --->   Operation 65 'br' 'br_ln80' <Predicate = (trunc_ln == 1)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (1.99ns)   --->   "%store_ln80 = store i32 %DataStreamReg_data, i13 %DataRAM_addr" [HLS/src/Crypto1.cpp:80]   --->   Operation 66 'store' 'store_ln80' <Predicate = (trunc_ln == 0)> <Delay = 1.99> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln80 = br void %arrayidx1467.exit" [HLS/src/Crypto1.cpp:80]   --->   Operation 67 'br' 'br_ln80' <Predicate = (trunc_ln == 0)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (1.99ns)   --->   "%store_ln80 = store i32 %DataStreamReg_data, i13 %DataRAM_7_addr" [HLS/src/Crypto1.cpp:80]   --->   Operation 68 'store' 'store_ln80' <Predicate = (trunc_ln == 7)> <Delay = 1.99> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6144> <RAM>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln80 = br void %arrayidx1467.exit" [HLS/src/Crypto1.cpp:80]   --->   Operation 69 'br' 'br_ln80' <Predicate = (trunc_ln == 7)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ mul_ln80]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ DataRAM]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ DataRAM_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ DataRAM_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ DataRAM_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ DataRAM_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ DataRAM_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ DataRAM_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ DataRAM_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ DataInStream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ DataInStream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ DataInStream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ DataInStream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
k                       (alloca             ) [ 0110]
j                       (alloca             ) [ 0110]
indvar_flatten          (alloca             ) [ 0100]
specaxissidechannel_ln0 (specaxissidechannel) [ 0000]
specinterface_ln0       (specinterface      ) [ 0000]
specinterface_ln0       (specinterface      ) [ 0000]
specinterface_ln0       (specinterface      ) [ 0000]
specinterface_ln0       (specinterface      ) [ 0000]
mul_ln80_read           (read               ) [ 0111]
store_ln0               (store              ) [ 0000]
store_ln76              (store              ) [ 0000]
store_ln78              (store              ) [ 0000]
br_ln76                 (br                 ) [ 0000]
indvar_flatten_load     (load               ) [ 0000]
icmp_ln76               (icmp               ) [ 0110]
add_ln76_2              (add                ) [ 0000]
br_ln76                 (br                 ) [ 0000]
empty                   (read               ) [ 0000]
DataStreamReg_data      (extractvalue       ) [ 0111]
store_ln76              (store              ) [ 0000]
k_load                  (load               ) [ 0000]
j_load                  (load               ) [ 0000]
add_ln76                (add                ) [ 0000]
icmp_ln78               (icmp               ) [ 0000]
select_ln76             (select             ) [ 0000]
select_ln76_1           (select             ) [ 0101]
trunc_ln78              (trunc              ) [ 0101]
trunc_ln                (partselect         ) [ 0101]
switch_ln80             (switch             ) [ 0000]
add_ln78                (add                ) [ 0000]
store_ln76              (store              ) [ 0000]
store_ln78              (store              ) [ 0000]
br_ln78                 (br                 ) [ 0000]
specloopname_ln0        (specloopname       ) [ 0000]
speclooptripcount_ln0   (speclooptripcount  ) [ 0000]
zext_ln80               (zext               ) [ 0000]
add_ln78_2              (add                ) [ 0000]
specpipeline_ln79       (specpipeline       ) [ 0000]
tmp_s                   (bitconcatenate     ) [ 0000]
zext_ln80_3             (zext               ) [ 0000]
DataRAM_addr            (getelementptr      ) [ 0000]
DataRAM_1_addr          (getelementptr      ) [ 0000]
DataRAM_2_addr          (getelementptr      ) [ 0000]
DataRAM_3_addr          (getelementptr      ) [ 0000]
DataRAM_4_addr          (getelementptr      ) [ 0000]
DataRAM_5_addr          (getelementptr      ) [ 0000]
DataRAM_6_addr          (getelementptr      ) [ 0000]
DataRAM_7_addr          (getelementptr      ) [ 0000]
store_ln80              (store              ) [ 0000]
br_ln80                 (br                 ) [ 0000]
store_ln80              (store              ) [ 0000]
br_ln80                 (br                 ) [ 0000]
store_ln80              (store              ) [ 0000]
br_ln80                 (br                 ) [ 0000]
store_ln80              (store              ) [ 0000]
br_ln80                 (br                 ) [ 0000]
store_ln80              (store              ) [ 0000]
br_ln80                 (br                 ) [ 0000]
store_ln80              (store              ) [ 0000]
br_ln80                 (br                 ) [ 0000]
store_ln80              (store              ) [ 0000]
br_ln80                 (br                 ) [ 0000]
store_ln80              (store              ) [ 0000]
br_ln80                 (br                 ) [ 0000]
ret_ln0                 (ret                ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mul_ln80">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_ln80"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="DataRAM">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataRAM"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="DataRAM_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataRAM_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="DataRAM_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataRAM_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="DataRAM_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataRAM_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="DataRAM_4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataRAM_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="DataRAM_5">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataRAM_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="DataRAM_6">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataRAM_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="DataRAM_7">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataRAM_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="DataInStream_V_data_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataInStream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="DataInStream_V_keep_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataInStream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="DataInStream_V_strb_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataInStream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="DataInStream_V_last_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="DataInStream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i10"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP_str"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i10.i3"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1004" name="k_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="j_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="indvar_flatten_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="mul_ln80_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="10" slack="0"/>
<pin id="110" dir="0" index="1" bw="10" slack="0"/>
<pin id="111" dir="1" index="2" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_ln80_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="empty_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="41" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="0" index="2" bw="4" slack="0"/>
<pin id="118" dir="0" index="3" bw="4" slack="0"/>
<pin id="119" dir="0" index="4" bw="1" slack="0"/>
<pin id="120" dir="1" index="5" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="DataRAM_addr_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="13" slack="0"/>
<pin id="130" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_addr/3 "/>
</bind>
</comp>

<comp id="133" class="1004" name="DataRAM_1_addr_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="13" slack="0"/>
<pin id="137" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_1_addr/3 "/>
</bind>
</comp>

<comp id="140" class="1004" name="DataRAM_2_addr_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="13" slack="0"/>
<pin id="144" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_2_addr/3 "/>
</bind>
</comp>

<comp id="147" class="1004" name="DataRAM_3_addr_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="13" slack="0"/>
<pin id="151" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_3_addr/3 "/>
</bind>
</comp>

<comp id="154" class="1004" name="DataRAM_4_addr_gep_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="0" index="2" bw="13" slack="0"/>
<pin id="158" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_4_addr/3 "/>
</bind>
</comp>

<comp id="161" class="1004" name="DataRAM_5_addr_gep_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="13" slack="0"/>
<pin id="165" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_5_addr/3 "/>
</bind>
</comp>

<comp id="168" class="1004" name="DataRAM_6_addr_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="13" slack="0"/>
<pin id="172" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_6_addr/3 "/>
</bind>
</comp>

<comp id="175" class="1004" name="DataRAM_7_addr_gep_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="0" index="2" bw="13" slack="0"/>
<pin id="179" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="DataRAM_7_addr/3 "/>
</bind>
</comp>

<comp id="182" class="1004" name="store_ln80_access_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="13" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="2"/>
<pin id="185" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln80/3 "/>
</bind>
</comp>

<comp id="188" class="1004" name="store_ln80_access_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="13" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="2"/>
<pin id="191" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="192" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln80/3 "/>
</bind>
</comp>

<comp id="194" class="1004" name="store_ln80_access_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="13" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="2"/>
<pin id="197" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="198" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln80/3 "/>
</bind>
</comp>

<comp id="200" class="1004" name="store_ln80_access_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="13" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="2"/>
<pin id="203" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln80/3 "/>
</bind>
</comp>

<comp id="206" class="1004" name="store_ln80_access_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="13" slack="0"/>
<pin id="208" dir="0" index="1" bw="32" slack="2"/>
<pin id="209" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="210" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln80/3 "/>
</bind>
</comp>

<comp id="212" class="1004" name="store_ln80_access_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="13" slack="0"/>
<pin id="214" dir="0" index="1" bw="32" slack="2"/>
<pin id="215" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln80/3 "/>
</bind>
</comp>

<comp id="218" class="1004" name="store_ln80_access_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="13" slack="0"/>
<pin id="220" dir="0" index="1" bw="32" slack="2"/>
<pin id="221" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="222" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln80/3 "/>
</bind>
</comp>

<comp id="224" class="1004" name="store_ln80_access_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="13" slack="0"/>
<pin id="226" dir="0" index="1" bw="32" slack="2"/>
<pin id="227" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="228" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln80/3 "/>
</bind>
</comp>

<comp id="230" class="1004" name="store_ln0_store_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="0" index="1" bw="13" slack="0"/>
<pin id="233" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="store_ln76_store_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="0"/>
<pin id="237" dir="0" index="1" bw="7" slack="0"/>
<pin id="238" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln76/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="store_ln78_store_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="0" index="1" bw="7" slack="0"/>
<pin id="243" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln78/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="indvar_flatten_load_load_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="13" slack="0"/>
<pin id="247" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="icmp_ln76_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="13" slack="0"/>
<pin id="250" dir="0" index="1" bw="13" slack="0"/>
<pin id="251" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln76/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="add_ln76_2_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="13" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln76_2/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="DataStreamReg_data_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="41" slack="0"/>
<pin id="262" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="DataStreamReg_data/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="store_ln76_store_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="13" slack="0"/>
<pin id="266" dir="0" index="1" bw="13" slack="0"/>
<pin id="267" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln76/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="k_load_load_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="7" slack="1"/>
<pin id="271" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_load/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="j_load_load_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="7" slack="1"/>
<pin id="274" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="add_ln76_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="7" slack="0"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln76/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="icmp_ln78_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="7" slack="0"/>
<pin id="283" dir="0" index="1" bw="7" slack="0"/>
<pin id="284" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln78/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="select_ln76_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="0"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="0" index="2" bw="7" slack="0"/>
<pin id="291" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln76/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="select_ln76_1_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="0"/>
<pin id="297" dir="0" index="1" bw="7" slack="0"/>
<pin id="298" dir="0" index="2" bw="7" slack="0"/>
<pin id="299" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln76_1/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="trunc_ln78_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="7" slack="0"/>
<pin id="305" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln78/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="trunc_ln_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="3" slack="0"/>
<pin id="309" dir="0" index="1" bw="7" slack="0"/>
<pin id="310" dir="0" index="2" bw="3" slack="0"/>
<pin id="311" dir="0" index="3" bw="4" slack="0"/>
<pin id="312" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="add_ln78_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="7" slack="0"/>
<pin id="319" dir="0" index="1" bw="1" slack="0"/>
<pin id="320" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln78/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="store_ln76_store_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="7" slack="0"/>
<pin id="325" dir="0" index="1" bw="7" slack="1"/>
<pin id="326" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln76/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="store_ln78_store_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="7" slack="0"/>
<pin id="330" dir="0" index="1" bw="7" slack="1"/>
<pin id="331" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln78/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="zext_ln80_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="7" slack="1"/>
<pin id="335" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln80/3 "/>
</bind>
</comp>

<comp id="336" class="1004" name="add_ln78_2_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="10" slack="2"/>
<pin id="338" dir="0" index="1" bw="7" slack="0"/>
<pin id="339" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln78_2/3 "/>
</bind>
</comp>

<comp id="341" class="1004" name="tmp_s_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="13" slack="0"/>
<pin id="343" dir="0" index="1" bw="10" slack="0"/>
<pin id="344" dir="0" index="2" bw="3" slack="1"/>
<pin id="345" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="348" class="1004" name="zext_ln80_3_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="13" slack="0"/>
<pin id="350" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln80_3/3 "/>
</bind>
</comp>

<comp id="360" class="1005" name="k_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="7" slack="0"/>
<pin id="362" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="367" class="1005" name="j_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="7" slack="0"/>
<pin id="369" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="374" class="1005" name="indvar_flatten_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="13" slack="0"/>
<pin id="376" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="381" class="1005" name="mul_ln80_read_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="10" slack="2"/>
<pin id="383" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln80_read "/>
</bind>
</comp>

<comp id="386" class="1005" name="icmp_ln76_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="1"/>
<pin id="388" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln76 "/>
</bind>
</comp>

<comp id="390" class="1005" name="DataStreamReg_data_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="2"/>
<pin id="392" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="DataStreamReg_data "/>
</bind>
</comp>

<comp id="402" class="1005" name="select_ln76_1_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="7" slack="1"/>
<pin id="404" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="select_ln76_1 "/>
</bind>
</comp>

<comp id="407" class="1005" name="trunc_ln78_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="3" slack="1"/>
<pin id="409" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln78 "/>
</bind>
</comp>

<comp id="412" class="1005" name="trunc_ln_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="3" slack="1"/>
<pin id="414" dir="1" index="1" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="99"><net_src comp="26" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="26" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="26" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="112"><net_src comp="46" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="0" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="121"><net_src comp="56" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="122"><net_src comp="18" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="123"><net_src comp="20" pin="0"/><net_sink comp="114" pin=2"/></net>

<net id="124"><net_src comp="22" pin="0"/><net_sink comp="114" pin=3"/></net>

<net id="125"><net_src comp="24" pin="0"/><net_sink comp="114" pin=4"/></net>

<net id="131"><net_src comp="2" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="94" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="138"><net_src comp="4" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="94" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="145"><net_src comp="6" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="94" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="152"><net_src comp="8" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="94" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="159"><net_src comp="10" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="94" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="166"><net_src comp="12" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="94" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="173"><net_src comp="14" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="94" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="180"><net_src comp="16" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="94" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="187"><net_src comp="168" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="193"><net_src comp="161" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="199"><net_src comp="154" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="205"><net_src comp="147" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="211"><net_src comp="140" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="217"><net_src comp="133" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="223"><net_src comp="126" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="229"><net_src comp="175" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="234"><net_src comp="48" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="239"><net_src comp="50" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="244"><net_src comp="50" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="252"><net_src comp="245" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="52" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="245" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="54" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="263"><net_src comp="114" pin="5"/><net_sink comp="260" pin=0"/></net>

<net id="268"><net_src comp="254" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="279"><net_src comp="272" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="58" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="285"><net_src comp="269" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="60" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="292"><net_src comp="281" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="293"><net_src comp="50" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="294"><net_src comp="269" pin="1"/><net_sink comp="287" pin=2"/></net>

<net id="300"><net_src comp="281" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="301"><net_src comp="275" pin="2"/><net_sink comp="295" pin=1"/></net>

<net id="302"><net_src comp="272" pin="1"/><net_sink comp="295" pin=2"/></net>

<net id="306"><net_src comp="287" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="313"><net_src comp="62" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="314"><net_src comp="287" pin="3"/><net_sink comp="307" pin=1"/></net>

<net id="315"><net_src comp="64" pin="0"/><net_sink comp="307" pin=2"/></net>

<net id="316"><net_src comp="66" pin="0"/><net_sink comp="307" pin=3"/></net>

<net id="321"><net_src comp="287" pin="3"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="58" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="327"><net_src comp="295" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="332"><net_src comp="317" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="340"><net_src comp="333" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="346"><net_src comp="92" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="347"><net_src comp="336" pin="2"/><net_sink comp="341" pin=1"/></net>

<net id="351"><net_src comp="341" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="353"><net_src comp="348" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="354"><net_src comp="348" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="355"><net_src comp="348" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="356"><net_src comp="348" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="357"><net_src comp="348" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="358"><net_src comp="348" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="359"><net_src comp="348" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="363"><net_src comp="96" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="365"><net_src comp="360" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="366"><net_src comp="360" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="370"><net_src comp="100" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="235" pin=1"/></net>

<net id="372"><net_src comp="367" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="373"><net_src comp="367" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="377"><net_src comp="104" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="379"><net_src comp="374" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="380"><net_src comp="374" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="384"><net_src comp="108" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="389"><net_src comp="248" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="393"><net_src comp="260" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="395"><net_src comp="390" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="396"><net_src comp="390" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="397"><net_src comp="390" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="398"><net_src comp="390" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="399"><net_src comp="390" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="400"><net_src comp="390" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="401"><net_src comp="390" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="405"><net_src comp="295" pin="3"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="410"><net_src comp="303" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="341" pin=2"/></net>

<net id="415"><net_src comp="307" pin="4"/><net_sink comp="412" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: DataRAM | {3 }
	Port: DataRAM_1 | {3 }
	Port: DataRAM_2 | {3 }
	Port: DataRAM_3 | {3 }
	Port: DataRAM_4 | {3 }
	Port: DataRAM_5 | {3 }
	Port: DataRAM_6 | {3 }
	Port: DataRAM_7 | {3 }
 - Input state : 
	Port: Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP : mul_ln80 | {1 }
	Port: Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP : DataInStream_V_data_V | {1 }
	Port: Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP : DataInStream_V_keep_V | {1 }
	Port: Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP : DataInStream_V_strb_V | {1 }
	Port: Crypto1_Pipeline_WRITE_DATA_ROW_LOOP_WRITE_DATA_COL_LOOP : DataInStream_V_last_V | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln76 : 1
		store_ln78 : 1
		indvar_flatten_load : 1
		icmp_ln76 : 2
		add_ln76_2 : 2
		br_ln76 : 3
		store_ln76 : 3
	State 2
		add_ln76 : 1
		icmp_ln78 : 1
		select_ln76 : 2
		select_ln76_1 : 2
		trunc_ln78 : 3
		trunc_ln : 3
		switch_ln80 : 4
		add_ln78 : 3
		store_ln76 : 3
		store_ln78 : 4
	State 3
		add_ln78_2 : 1
		tmp_s : 2
		zext_ln80_3 : 3
		DataRAM_addr : 4
		DataRAM_1_addr : 4
		DataRAM_2_addr : 4
		DataRAM_3_addr : 4
		DataRAM_4_addr : 4
		DataRAM_5_addr : 4
		DataRAM_6_addr : 4
		DataRAM_7_addr : 4
		store_ln80 : 5
		store_ln80 : 5
		store_ln80 : 5
		store_ln80 : 5
		store_ln80 : 5
		store_ln80 : 5
		store_ln80 : 5
		store_ln80 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          |     add_ln76_2_fu_254     |    0    |    20   |
|    add   |      add_ln76_fu_275      |    0    |    14   |
|          |      add_ln78_fu_317      |    0    |    14   |
|          |     add_ln78_2_fu_336     |    0    |    17   |
|----------|---------------------------|---------|---------|
|   icmp   |      icmp_ln76_fu_248     |    0    |    20   |
|          |      icmp_ln78_fu_281     |    0    |    14   |
|----------|---------------------------|---------|---------|
|  select  |     select_ln76_fu_287    |    0    |    7    |
|          |    select_ln76_1_fu_295   |    0    |    7    |
|----------|---------------------------|---------|---------|
|   read   | mul_ln80_read_read_fu_108 |    0    |    0    |
|          |     empty_read_fu_114     |    0    |    0    |
|----------|---------------------------|---------|---------|
|extractvalue| DataStreamReg_data_fu_260 |    0    |    0    |
|----------|---------------------------|---------|---------|
|   trunc  |     trunc_ln78_fu_303     |    0    |    0    |
|----------|---------------------------|---------|---------|
|partselect|      trunc_ln_fu_307      |    0    |    0    |
|----------|---------------------------|---------|---------|
|   zext   |      zext_ln80_fu_333     |    0    |    0    |
|          |     zext_ln80_3_fu_348    |    0    |    0    |
|----------|---------------------------|---------|---------|
|bitconcatenate|        tmp_s_fu_341       |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |   113   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|DataStreamReg_data_reg_390|   32   |
|     icmp_ln76_reg_386    |    1   |
|  indvar_flatten_reg_374  |   13   |
|         j_reg_367        |    7   |
|         k_reg_360        |    7   |
|   mul_ln80_read_reg_381  |   10   |
|   select_ln76_1_reg_402  |    7   |
|    trunc_ln78_reg_407    |    3   |
|     trunc_ln_reg_412     |    3   |
+--------------------------+--------+
|           Total          |   83   |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   113  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   83   |    -   |
+-----------+--------+--------+
|   Total   |   83   |   113  |
+-----------+--------+--------+
