

================================================================
== Vivado HLS Report for 'dense_latency_ap_fixed_ap_fixed_config2_1_0_0_0_0'
================================================================
* Date:           Fri Jan 13 14:29:34 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.166 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        4|        4| 20.000 ns | 20.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    591|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|     27|    1809|     54|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     27|    -|
|Register         |        -|      -|    1052|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|     27|    2861|    672|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|     12|       2|      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+-------------------------------+---------+-------+----+----+-----+
    |              Instance             |             Module            | BRAM_18K| DSP48E| FF | LUT| URAM|
    +-----------------------------------+-------------------------------+---------+-------+----+----+-----+
    |myproject_mul_16s_10ns_26_2_0_U4   |myproject_mul_16s_10ns_26_2_0  |        0|      1|  67|   2|    0|
    |myproject_mul_16s_10ns_26_2_0_U10  |myproject_mul_16s_10ns_26_2_0  |        0|      1|  67|   2|    0|
    |myproject_mul_16s_10ns_26_2_0_U11  |myproject_mul_16s_10ns_26_2_0  |        0|      1|  67|   2|    0|
    |myproject_mul_16s_10ns_26_2_0_U12  |myproject_mul_16s_10ns_26_2_0  |        0|      1|  67|   2|    0|
    |myproject_mul_16s_10ns_26_2_0_U16  |myproject_mul_16s_10ns_26_2_0  |        0|      1|  67|   2|    0|
    |myproject_mul_16s_10ns_26_2_0_U19  |myproject_mul_16s_10ns_26_2_0  |        0|      1|  67|   2|    0|
    |myproject_mul_16s_10ns_26_2_0_U26  |myproject_mul_16s_10ns_26_2_0  |        0|      1|  67|   2|    0|
    |myproject_mul_16s_10ns_26_2_0_U27  |myproject_mul_16s_10ns_26_2_0  |        0|      1|  67|   2|    0|
    |myproject_mul_16s_10s_26_2_0_U6    |myproject_mul_16s_10s_26_2_0   |        0|      1|  67|   2|    0|
    |myproject_mul_16s_10s_26_2_0_U7    |myproject_mul_16s_10s_26_2_0   |        0|      1|  67|   2|    0|
    |myproject_mul_16s_10s_26_2_0_U8    |myproject_mul_16s_10s_26_2_0   |        0|      1|  67|   2|    0|
    |myproject_mul_16s_10s_26_2_0_U21   |myproject_mul_16s_10s_26_2_0   |        0|      1|  67|   2|    0|
    |myproject_mul_16s_10s_26_2_0_U22   |myproject_mul_16s_10s_26_2_0   |        0|      1|  67|   2|    0|
    |myproject_mul_16s_11ns_26_2_0_U2   |myproject_mul_16s_11ns_26_2_0  |        0|      1|  67|   2|    0|
    |myproject_mul_16s_11ns_26_2_0_U18  |myproject_mul_16s_11ns_26_2_0  |        0|      1|  67|   2|    0|
    |myproject_mul_16s_11ns_26_2_0_U24  |myproject_mul_16s_11ns_26_2_0  |        0|      1|  67|   2|    0|
    |myproject_mul_16s_11s_26_2_0_U3    |myproject_mul_16s_11s_26_2_0   |        0|      1|  67|   2|    0|
    |myproject_mul_16s_11s_26_2_0_U5    |myproject_mul_16s_11s_26_2_0   |        0|      1|  67|   2|    0|
    |myproject_mul_16s_11s_26_2_0_U17   |myproject_mul_16s_11s_26_2_0   |        0|      1|  67|   2|    0|
    |myproject_mul_16s_11s_26_2_0_U23   |myproject_mul_16s_11s_26_2_0   |        0|      1|  67|   2|    0|
    |myproject_mul_16s_7ns_23_2_0_U25   |myproject_mul_16s_7ns_23_2_0   |        0|      1|  67|   2|    0|
    |myproject_mul_16s_7s_23_2_0_U13    |myproject_mul_16s_7s_23_2_0    |        0|      1|  67|   2|    0|
    |myproject_mul_16s_7s_23_2_0_U14    |myproject_mul_16s_7s_23_2_0    |        0|      1|  67|   2|    0|
    |myproject_mul_16s_8ns_24_2_0_U1    |myproject_mul_16s_8ns_24_2_0   |        0|      1|  67|   2|    0|
    |myproject_mul_16s_8s_24_2_0_U15    |myproject_mul_16s_8s_24_2_0    |        0|      1|  67|   2|    0|
    |myproject_mul_16s_9ns_25_2_0_U9    |myproject_mul_16s_9ns_25_2_0   |        0|      1|  67|   2|    0|
    |myproject_mul_16s_9s_25_2_0_U20    |myproject_mul_16s_9s_25_2_0    |        0|      1|  67|   2|    0|
    +-----------------------------------+-------------------------------+---------+-------+----+----+-----+
    |Total                              |                               |        0|     27|1809|  54|    0|
    +-----------------------------------+-------------------------------+---------+-------+----+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |acc_1_V_fu_3542_p2       |     +    |      0|  0|  16|          16|          16|
    |acc_2_V_fu_3551_p2       |     +    |      0|  0|  16|          16|          16|
    |add_ln703_10_fu_3422_p2  |     +    |      0|  0|  23|          16|          16|
    |add_ln703_11_fu_3481_p2  |     +    |      0|  0|  16|          16|          16|
    |add_ln703_12_fu_3485_p2  |     +    |      0|  0|  16|          16|          16|
    |add_ln703_13_fu_3490_p2  |     +    |      0|  0|  23|          16|          16|
    |add_ln703_14_fu_3495_p2  |     +    |      0|  0|  16|          16|          16|
    |add_ln703_15_fu_3500_p2  |     +    |      0|  0|  16|          16|          16|
    |add_ln703_16_fu_3538_p2  |     +    |      0|  0|  16|          16|          16|
    |add_ln703_18_fu_3427_p2  |     +    |      0|  0|  23|          16|          16|
    |add_ln703_19_fu_3431_p2  |     +    |      0|  0|  23|          16|          16|
    |add_ln703_1_fu_3412_p2   |     +    |      0|  0|  23|          16|          16|
    |add_ln703_20_fu_3505_p2  |     +    |      0|  0|  16|          16|          16|
    |add_ln703_21_fu_3510_p2  |     +    |      0|  0|  16|          16|          16|
    |add_ln703_22_fu_3515_p2  |     +    |      0|  0|  23|          16|          16|
    |add_ln703_23_fu_3520_p2  |     +    |      0|  0|  16|          16|          16|
    |add_ln703_24_fu_3524_p2  |     +    |      0|  0|  16|          16|          16|
    |add_ln703_25_fu_3547_p2  |     +    |      0|  0|  16|          16|          16|
    |add_ln703_2_fu_3456_p2   |     +    |      0|  0|  16|          16|          16|
    |add_ln703_3_fu_3461_p2   |     +    |      0|  0|  16|          16|          16|
    |add_ln703_4_fu_3466_p2   |     +    |      0|  0|  23|          16|          16|
    |add_ln703_5_fu_3471_p2   |     +    |      0|  0|  16|          16|          16|
    |add_ln703_6_fu_3475_p2   |     +    |      0|  0|  16|          16|          16|
    |add_ln703_7_fu_3529_p2   |     +    |      0|  0|  16|          16|          16|
    |add_ln703_8_fu_3533_p2   |     +    |      0|  0|  16|          16|          16|
    |add_ln703_9_fu_3417_p2   |     +    |      0|  0|  23|          16|          16|
    |add_ln703_fu_3408_p2     |     +    |      0|  0|  23|          16|          16|
    |sub_ln1118_1_fu_3060_p2  |     -    |      0|  0|  16|          25|          25|
    |sub_ln1118_2_fu_3175_p2  |     -    |      0|  0|  32|          25|          25|
    |sub_ln1118_3_fu_3218_p2  |     -    |      0|  0|  32|          25|          25|
    |sub_ln1118_fu_3043_p2    |     -    |      0|  0|  16|           1|          25|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 591|         508|         532|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_return_0  |   9|          2|   16|         32|
    |ap_return_1  |   9|          2|   16|         32|
    |ap_return_2  |   9|          2|   16|         32|
    +-------------+----+-----------+-----+-----------+
    |Total        |  27|          6|   48|         96|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |add_ln703_10_reg_3874                  |  16|   0|   16|          0|
    |add_ln703_12_reg_3904                  |  16|   0|   16|          0|
    |add_ln703_13_reg_3909                  |  16|   0|   16|          0|
    |add_ln703_15_reg_3914                  |  16|   0|   16|          0|
    |add_ln703_18_reg_3879                  |  16|   0|   16|          0|
    |add_ln703_19_reg_3884                  |  16|   0|   16|          0|
    |add_ln703_1_reg_3864                   |  16|   0|   16|          0|
    |add_ln703_21_reg_3919                  |  16|   0|   16|          0|
    |add_ln703_22_reg_3924                  |  16|   0|   16|          0|
    |add_ln703_24_reg_3929                  |  16|   0|   16|          0|
    |add_ln703_3_reg_3889                   |  16|   0|   16|          0|
    |add_ln703_4_reg_3894                   |  16|   0|   16|          0|
    |add_ln703_6_reg_3899                   |  16|   0|   16|          0|
    |add_ln703_9_reg_3869                   |  16|   0|   16|          0|
    |add_ln703_reg_3859                     |  16|   0|   16|          0|
    |ap_ce_reg                              |   1|   0|    1|          0|
    |ap_return_0_int_reg                    |  16|   0|   16|          0|
    |ap_return_1_int_reg                    |  16|   0|   16|          0|
    |ap_return_2_int_reg                    |  16|   0|   16|          0|
    |data_0_V_read_int_reg                  |  16|   0|   16|          0|
    |data_1_V_read_int_reg                  |  16|   0|   16|          0|
    |data_2_V_read_2_reg_3606               |  16|   0|   16|          0|
    |data_2_V_read_int_reg                  |  16|   0|   16|          0|
    |data_3_V_read_int_reg                  |  16|   0|   16|          0|
    |data_4_V_read_int_reg                  |  16|   0|   16|          0|
    |data_5_V_read_2_reg_3600               |  16|   0|   16|          0|
    |data_5_V_read_int_reg                  |  16|   0|   16|          0|
    |data_6_V_read_2_reg_3592               |  16|   0|   16|          0|
    |data_6_V_read_int_reg                  |  16|   0|   16|          0|
    |data_7_V_read_2_reg_3585               |  16|   0|   16|          0|
    |data_7_V_read_int_reg                  |  16|   0|   16|          0|
    |data_8_V_read_2_reg_3579               |  16|   0|   16|          0|
    |data_8_V_read_int_reg                  |  16|   0|   16|          0|
    |data_9_V_read_2_reg_3574               |  16|   0|   16|          0|
    |data_9_V_read_int_reg                  |  16|   0|   16|          0|
    |trunc_ln708_10_reg_3709                |  16|   0|   16|          0|
    |trunc_ln708_11_reg_3714                |  16|   0|   16|          0|
    |trunc_ln708_12_reg_3719                |  13|   0|   13|          0|
    |trunc_ln708_13_reg_3724                |  16|   0|   16|          0|
    |trunc_ln708_14_reg_3794                |  16|   0|   16|          0|
    |trunc_ln708_15_reg_3799                |  13|   0|   13|          0|
    |trunc_ln708_16_reg_3804                |  16|   0|   16|          0|
    |trunc_ln708_17_reg_3809                |  14|   0|   14|          0|
    |trunc_ln708_18_reg_3814                |  16|   0|   16|          0|
    |trunc_ln708_19_reg_3750                |  15|   0|   15|          0|
    |trunc_ln708_19_reg_3750_pp0_iter2_reg  |  15|   0|   15|          0|
    |trunc_ln708_1_reg_3699                 |  15|   0|   15|          0|
    |trunc_ln708_20_reg_3761                |  15|   0|   15|          0|
    |trunc_ln708_20_reg_3761_pp0_iter2_reg  |  15|   0|   15|          0|
    |trunc_ln708_21_reg_3819                |  16|   0|   16|          0|
    |trunc_ln708_22_reg_3824                |  16|   0|   16|          0|
    |trunc_ln708_23_reg_3829                |  16|   0|   16|          0|
    |trunc_ln708_24_reg_3834                |  15|   0|   15|          0|
    |trunc_ln708_25_reg_3839                |  16|   0|   16|          0|
    |trunc_ln708_26_reg_3844                |  16|   0|   16|          0|
    |trunc_ln708_27_reg_3849                |  16|   0|   16|          0|
    |trunc_ln708_28_reg_3854                |  16|   0|   16|          0|
    |trunc_ln708_2_reg_3704                 |  16|   0|   16|          0|
    |trunc_ln708_3_reg_3659                 |  16|   0|   16|          0|
    |trunc_ln708_4_reg_3664                 |  16|   0|   16|          0|
    |trunc_ln708_5_reg_3669                 |  16|   0|   16|          0|
    |trunc_ln708_6_reg_3674                 |  13|   0|   13|          0|
    |trunc_ln708_7_reg_3679                 |  16|   0|   16|          0|
    |trunc_ln708_8_reg_3784                 |  14|   0|   14|          0|
    |trunc_ln708_9_reg_3789                 |  16|   0|   16|          0|
    |trunc_ln708_s_reg_3694                 |  15|   0|   15|          0|
    |trunc_ln708_s_reg_3694_pp0_iter2_reg   |  15|   0|   15|          0|
    |trunc_ln_reg_3654                      |  16|   0|   16|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  |1052|   0| 1052|          0|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+----------------------------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |                    Source Object                   |    C Type    |
+---------------+-----+-----+------------+----------------------------------------------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed,config2_1>.0.0.0.0 | return value |
|ap_rst         |  in |    1| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed,config2_1>.0.0.0.0 | return value |
|ap_return_0    | out |   16| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed,config2_1>.0.0.0.0 | return value |
|ap_return_1    | out |   16| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed,config2_1>.0.0.0.0 | return value |
|ap_return_2    | out |   16| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed,config2_1>.0.0.0.0 | return value |
|ap_ce          |  in |    1| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed,config2_1>.0.0.0.0 | return value |
|data_0_V_read  |  in |   16|   ap_none  |                    data_0_V_read                   |    scalar    |
|data_1_V_read  |  in |   16|   ap_none  |                    data_1_V_read                   |    scalar    |
|data_2_V_read  |  in |   16|   ap_none  |                    data_2_V_read                   |    scalar    |
|data_3_V_read  |  in |   16|   ap_none  |                    data_3_V_read                   |    scalar    |
|data_4_V_read  |  in |   16|   ap_none  |                    data_4_V_read                   |    scalar    |
|data_5_V_read  |  in |   16|   ap_none  |                    data_5_V_read                   |    scalar    |
|data_6_V_read  |  in |   16|   ap_none  |                    data_6_V_read                   |    scalar    |
|data_7_V_read  |  in |   16|   ap_none  |                    data_7_V_read                   |    scalar    |
|data_8_V_read  |  in |   16|   ap_none  |                    data_8_V_read                   |    scalar    |
|data_9_V_read  |  in |   16|   ap_none  |                    data_9_V_read                   |    scalar    |
+---------------+-----+-----+------------+----------------------------------------------------+--------------+

