(declare-fun temp512_1 () (_ BitVec 64))
(declare-fun var75937 () (_ BitVec 64))
(declare-fun ARGNAME_input_NAMEEND_DIM () (_ BitVec 64))
(declare-fun temp512_2 () (_ BitVec 64))
(declare-fun var141643 () (_ BitVec 64))
(declare-fun ARGNAME_offset_NAMEEND () (_ BitVec 64))
(declare-fun temp512_3 () (_ BitVec 64))
(declare-fun var71509 () (_ BitVec 64))
(declare-fun temp512_4 () (_ BitVec 64))
(declare-fun temp512_5 () (_ BitVec 64))
(declare-fun temp512_6 () (_ BitVec 64))
(declare-fun ARGNAME_input_NAMEEND_DIMSIZE
             ()
             (Array (_ BitVec 64) (_ BitVec 64)))
(declare-fun temp512_7 () (_ BitVec 64))
(declare-fun temp512_8 () (_ BitVec 64))
(declare-fun temp512_9 () (_ BitVec 64))
(declare-fun temp512_10 () (_ BitVec 64))
(declare-fun temp512_11 () (_ BitVec 64))
(declare-fun temp512_12 () (_ BitVec 64))
(declare-fun temp512_13 () (_ BitVec 64))
(declare-fun temp512_14 () (_ BitVec 64))
(declare-fun temp512_15 () (_ BitVec 64))
(declare-fun temp512_16 () (_ BitVec 64))
(declare-fun temp512_17 () (_ BitVec 64))
(declare-fun temp512_18 () (_ BitVec 64))
(declare-fun temp512_19 () (_ BitVec 64))
(declare-fun temp512_20 () (_ BitVec 64))
(declare-fun temp512_21 () (_ BitVec 64))
(declare-fun temp512_22 () (_ BitVec 64))
(declare-fun temp512_23 () (_ BitVec 64))
(declare-fun temp512_24 () (_ BitVec 64))
(declare-fun var75972 () (_ BitVec 64))
(declare-fun temp512_25 () (_ BitVec 64))
(declare-fun var2692541 () (_ BitVec 64))
(declare-fun var2692553 () (_ BitVec 64))
(assert (= temp512_1 #x0000000000000001))
(assert (= var75937 (bvadd ARGNAME_input_NAMEEND_DIM temp512_1)))
(assert (= temp512_2 #x0000000000000000))
(assert (= var141643
   (ite (bvslt ARGNAME_offset_NAMEEND temp512_2)
        #x0000000000000001
        #x0000000000000000)))
(assert (= temp512_3 #xffffffffffffffff))
(assert (= var71509 temp512_3))
(assert (= temp512_4 #x0000000000000000))
(assert (= temp512_5 temp512_4))
(assert (= temp512_6 (select ARGNAME_input_NAMEEND_DIMSIZE temp512_5)))
(assert (= temp512_7 #x0000000000000001))
(assert (= temp512_8 temp512_7))
(assert (= temp512_9 (select ARGNAME_input_NAMEEND_DIMSIZE temp512_8)))
(assert (= temp512_10 #x0000000000000002))
(assert (= temp512_11 temp512_10))
(assert (= temp512_12 (select ARGNAME_input_NAMEEND_DIMSIZE temp512_11)))
(assert (= temp512_13 #x0000000000000003))
(assert (= temp512_14 temp512_13))
(assert (= temp512_15 (select ARGNAME_input_NAMEEND_DIMSIZE temp512_14)))
(assert (= temp512_16 #x0000000000000004))
(assert (= temp512_17 temp512_16))
(assert (= temp512_18 (select ARGNAME_input_NAMEEND_DIMSIZE temp512_17)))
(assert (= temp512_19 #x0000000000000005))
(assert (= temp512_20 temp512_19))
(assert (= temp512_21 (select ARGNAME_input_NAMEEND_DIMSIZE temp512_20)))
(assert (= temp512_22 #x0000000000000000))
(assert (= temp512_23
   (ite (bvslt var71509 temp512_22)
        (bvadd ARGNAME_input_NAMEEND_DIM var71509)
        var71509)))
(assert (= temp512_24 (select ARGNAME_input_NAMEEND_DIMSIZE temp512_23)))
(assert (= var75972 temp512_24))
(assert (bvslt (ite (bvslt var71509 temp512_22)
            (bvadd ARGNAME_input_NAMEEND_DIM var71509)
            var71509)
       ARGNAME_input_NAMEEND_DIM))
(assert (= temp512_25 #x0000000000000001))
(assert (= var2692541 temp512_25))
(assert (= var2692553 var2692541))
(model-add temp512_1 () (_ BitVec 64) #x0000000000000001)
(model-add var75937
           ()
           (_ BitVec 64)
           (bvadd #x0000000000000001 ARGNAME_input_NAMEEND_DIM))
(model-add temp512_2 () (_ BitVec 64) #x0000000000000000)
(model-add var141643
           ()
           (_ BitVec 64)
           (ite (bvsle #x0000000000000000 ARGNAME_offset_NAMEEND)
                #x0000000000000000
                #x0000000000000001))
(model-add temp512_3 () (_ BitVec 64) #xffffffffffffffff)
(model-add var71509 () (_ BitVec 64) #xffffffffffffffff)
(model-add temp512_4 () (_ BitVec 64) #x0000000000000000)
(model-add temp512_5 () (_ BitVec 64) #x0000000000000000)
(model-add temp512_6
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000000))
(model-add temp512_7 () (_ BitVec 64) #x0000000000000001)
(model-add temp512_8 () (_ BitVec 64) #x0000000000000001)
(model-add temp512_9
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000001))
(model-add temp512_10 () (_ BitVec 64) #x0000000000000002)
(model-add temp512_11 () (_ BitVec 64) #x0000000000000002)
(model-add temp512_12
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000002))
(model-add temp512_13 () (_ BitVec 64) #x0000000000000003)
(model-add temp512_14 () (_ BitVec 64) #x0000000000000003)
(model-add temp512_15
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000003))
(model-add temp512_16 () (_ BitVec 64) #x0000000000000004)
(model-add temp512_17 () (_ BitVec 64) #x0000000000000004)
(model-add temp512_18
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000004))
(model-add temp512_19 () (_ BitVec 64) #x0000000000000005)
(model-add temp512_20 () (_ BitVec 64) #x0000000000000005)
(model-add temp512_21
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE #x0000000000000005))
(model-add temp512_22 () (_ BitVec 64) #x0000000000000000)
(model-add temp512_23
           ()
           (_ BitVec 64)
           (bvadd #xffffffffffffffff ARGNAME_input_NAMEEND_DIM))
(model-add temp512_24
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE
                   (bvadd #xffffffffffffffff ARGNAME_input_NAMEEND_DIM)))
(model-add var75972
           ()
           (_ BitVec 64)
           (select ARGNAME_input_NAMEEND_DIMSIZE
                   (bvadd #xffffffffffffffff ARGNAME_input_NAMEEND_DIM)))
(model-add temp512_25 () (_ BitVec 64) #x0000000000000001)
(model-add var2692541 () (_ BitVec 64) #x0000000000000001)
(model-add var2692553 () (_ BitVec 64) #x0000000000000001)






