# UART-Design
Digital design and verification of a full-duplex 8-bit UART protocol with support for parity bit and error flags in SystemVerilog using Xilinx Vivado and Mentor QuestaSim. The repository contains the UART RTL design and testbench. Additionally, a do file is provided for execution using QuestaSim.
