Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Mar  9 16:43:27 2025
| Host         : BOOK-CTJOQLMG70 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_Upcounter_timing_summary_routed.rpt -pb Top_Upcounter_timing_summary_routed.pb -rpx Top_Upcounter_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Upcounter
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    18          
TIMING-18  Warning           Missing input or output delay  9           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (18)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (36)
5. checking no_input_delay (3)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (18)
-------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: U_BTN_Debounce_CLEAR/r_1khz_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_BTN_Debounce_RUN_STOP/r_1khz_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U_fnd_cntl/U_Clk_Divider/r_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (36)
-------------------------------------------------
 There are 36 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.688        0.000                      0                  129        0.212        0.000                      0                  129        4.500        0.000                       0                    97  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.688        0.000                      0                  129        0.212        0.000                      0                  129        4.500        0.000                       0                    97  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.688ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.212ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.688ns  (required time - arrival time)
  Source:                 U_Tick_100hz/r_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Tick_100hz/r_counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.283ns  (logic 1.087ns (25.381%)  route 3.196ns (74.619%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.620     5.141    U_Tick_100hz/CLK
    SLICE_X59Y22         FDCE                                         r  U_Tick_100hz/r_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDCE (Prop_fdce_C_Q)         0.419     5.560 f  U_Tick_100hz/r_counter_reg[9]/Q
                         net (fo=2, routed)           0.860     6.420    U_Tick_100hz/r_counter[9]
    SLICE_X59Y22         LUT4 (Prop_lut4_I0_O)        0.296     6.716 r  U_Tick_100hz/r_counter[19]_i_6/O
                         net (fo=1, routed)           0.431     7.147    U_Tick_100hz/r_counter[19]_i_6_n_0
    SLICE_X59Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.271 r  U_Tick_100hz/r_counter[19]_i_4/O
                         net (fo=1, routed)           0.436     7.707    U_Tick_100hz/r_counter[19]_i_4_n_0
    SLICE_X59Y20         LUT6 (Prop_lut6_I5_O)        0.124     7.831 f  U_Tick_100hz/r_counter[19]_i_2/O
                         net (fo=20, routed)          1.469     9.300    U_Tick_100hz/r_tick_100hz
    SLICE_X59Y24         LUT2 (Prop_lut2_I0_O)        0.124     9.424 r  U_Tick_100hz/r_counter[18]_i_1/O
                         net (fo=1, routed)           0.000     9.424    U_Tick_100hz/r_counter_0[18]
    SLICE_X59Y24         FDCE                                         r  U_Tick_100hz/r_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.501    14.842    U_Tick_100hz/CLK
    SLICE_X59Y24         FDCE                                         r  U_Tick_100hz/r_counter_reg[18]/C
                         clock pessimism              0.274    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X59Y24         FDCE (Setup_fdce_C_D)        0.031    15.112    U_Tick_100hz/r_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                          -9.424    
  -------------------------------------------------------------------
                         slack                                  5.688    

Slack (MET) :             5.704ns  (required time - arrival time)
  Source:                 U_Tick_100hz/r_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Tick_100hz/r_counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.311ns  (logic 1.115ns (25.865%)  route 3.196ns (74.135%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.620     5.141    U_Tick_100hz/CLK
    SLICE_X59Y22         FDCE                                         r  U_Tick_100hz/r_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDCE (Prop_fdce_C_Q)         0.419     5.560 f  U_Tick_100hz/r_counter_reg[9]/Q
                         net (fo=2, routed)           0.860     6.420    U_Tick_100hz/r_counter[9]
    SLICE_X59Y22         LUT4 (Prop_lut4_I0_O)        0.296     6.716 r  U_Tick_100hz/r_counter[19]_i_6/O
                         net (fo=1, routed)           0.431     7.147    U_Tick_100hz/r_counter[19]_i_6_n_0
    SLICE_X59Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.271 r  U_Tick_100hz/r_counter[19]_i_4/O
                         net (fo=1, routed)           0.436     7.707    U_Tick_100hz/r_counter[19]_i_4_n_0
    SLICE_X59Y20         LUT6 (Prop_lut6_I5_O)        0.124     7.831 f  U_Tick_100hz/r_counter[19]_i_2/O
                         net (fo=20, routed)          1.469     9.300    U_Tick_100hz/r_tick_100hz
    SLICE_X59Y24         LUT2 (Prop_lut2_I0_O)        0.152     9.452 r  U_Tick_100hz/r_counter[19]_i_1/O
                         net (fo=1, routed)           0.000     9.452    U_Tick_100hz/r_counter_0[19]
    SLICE_X59Y24         FDCE                                         r  U_Tick_100hz/r_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.501    14.842    U_Tick_100hz/CLK
    SLICE_X59Y24         FDCE                                         r  U_Tick_100hz/r_counter_reg[19]/C
                         clock pessimism              0.274    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X59Y24         FDCE (Setup_fdce_C_D)        0.075    15.156    U_Tick_100hz/r_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                          -9.452    
  -------------------------------------------------------------------
                         slack                                  5.704    

Slack (MET) :             5.850ns  (required time - arrival time)
  Source:                 U_Tick_100hz/r_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Tick_100hz/r_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.123ns  (logic 1.087ns (26.365%)  route 3.036ns (73.635%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.620     5.141    U_Tick_100hz/CLK
    SLICE_X59Y22         FDCE                                         r  U_Tick_100hz/r_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDCE (Prop_fdce_C_Q)         0.419     5.560 f  U_Tick_100hz/r_counter_reg[9]/Q
                         net (fo=2, routed)           0.860     6.420    U_Tick_100hz/r_counter[9]
    SLICE_X59Y22         LUT4 (Prop_lut4_I0_O)        0.296     6.716 r  U_Tick_100hz/r_counter[19]_i_6/O
                         net (fo=1, routed)           0.431     7.147    U_Tick_100hz/r_counter[19]_i_6_n_0
    SLICE_X59Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.271 r  U_Tick_100hz/r_counter[19]_i_4/O
                         net (fo=1, routed)           0.436     7.707    U_Tick_100hz/r_counter[19]_i_4_n_0
    SLICE_X59Y20         LUT6 (Prop_lut6_I5_O)        0.124     7.831 f  U_Tick_100hz/r_counter[19]_i_2/O
                         net (fo=20, routed)          1.310     9.140    U_Tick_100hz/r_tick_100hz
    SLICE_X59Y23         LUT2 (Prop_lut2_I0_O)        0.124     9.264 r  U_Tick_100hz/r_counter[15]_i_1/O
                         net (fo=1, routed)           0.000     9.264    U_Tick_100hz/r_counter_0[15]
    SLICE_X59Y23         FDCE                                         r  U_Tick_100hz/r_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.503    14.844    U_Tick_100hz/CLK
    SLICE_X59Y23         FDCE                                         r  U_Tick_100hz/r_counter_reg[15]/C
                         clock pessimism              0.274    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X59Y23         FDCE (Setup_fdce_C_D)        0.031    15.114    U_Tick_100hz/r_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                          -9.264    
  -------------------------------------------------------------------
                         slack                                  5.850    

Slack (MET) :             5.866ns  (required time - arrival time)
  Source:                 U_Tick_100hz/r_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Tick_100hz/r_counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.151ns  (logic 1.115ns (26.862%)  route 3.036ns (73.138%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.620     5.141    U_Tick_100hz/CLK
    SLICE_X59Y22         FDCE                                         r  U_Tick_100hz/r_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDCE (Prop_fdce_C_Q)         0.419     5.560 f  U_Tick_100hz/r_counter_reg[9]/Q
                         net (fo=2, routed)           0.860     6.420    U_Tick_100hz/r_counter[9]
    SLICE_X59Y22         LUT4 (Prop_lut4_I0_O)        0.296     6.716 r  U_Tick_100hz/r_counter[19]_i_6/O
                         net (fo=1, routed)           0.431     7.147    U_Tick_100hz/r_counter[19]_i_6_n_0
    SLICE_X59Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.271 r  U_Tick_100hz/r_counter[19]_i_4/O
                         net (fo=1, routed)           0.436     7.707    U_Tick_100hz/r_counter[19]_i_4_n_0
    SLICE_X59Y20         LUT6 (Prop_lut6_I5_O)        0.124     7.831 f  U_Tick_100hz/r_counter[19]_i_2/O
                         net (fo=20, routed)          1.310     9.140    U_Tick_100hz/r_tick_100hz
    SLICE_X59Y23         LUT2 (Prop_lut2_I0_O)        0.152     9.292 r  U_Tick_100hz/r_counter[16]_i_1/O
                         net (fo=1, routed)           0.000     9.292    U_Tick_100hz/r_counter_0[16]
    SLICE_X59Y23         FDCE                                         r  U_Tick_100hz/r_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.503    14.844    U_Tick_100hz/CLK
    SLICE_X59Y23         FDCE                                         r  U_Tick_100hz/r_counter_reg[16]/C
                         clock pessimism              0.274    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X59Y23         FDCE (Setup_fdce_C_D)        0.075    15.158    U_Tick_100hz/r_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.158    
                         arrival time                          -9.292    
  -------------------------------------------------------------------
                         slack                                  5.866    

Slack (MET) :             5.952ns  (required time - arrival time)
  Source:                 U_BTN_Debounce_RUN_STOP/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_BTN_Debounce_RUN_STOP/r_1khz_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.885ns  (logic 1.124ns (28.930%)  route 2.761ns (71.070%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.558     5.079    U_BTN_Debounce_RUN_STOP/CLK
    SLICE_X54Y20         FDCE                                         r  U_BTN_Debounce_RUN_STOP/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y20         FDCE (Prop_fdce_C_Q)         0.478     5.557 r  U_BTN_Debounce_RUN_STOP/counter_reg[16]/Q
                         net (fo=2, routed)           1.006     6.564    U_BTN_Debounce_RUN_STOP/counter[16]
    SLICE_X54Y20         LUT5 (Prop_lut5_I2_O)        0.318     6.882 f  U_BTN_Debounce_RUN_STOP/counter[16]_i_3/O
                         net (fo=1, routed)           0.662     7.544    U_BTN_Debounce_RUN_STOP/counter[16]_i_3_n_0
    SLICE_X54Y18         LUT6 (Prop_lut6_I4_O)        0.328     7.872 r  U_BTN_Debounce_RUN_STOP/counter[16]_i_2/O
                         net (fo=17, routed)          1.093     8.964    U_BTN_Debounce_RUN_STOP/r_1khz_0
    SLICE_X55Y20         FDCE                                         r  U_BTN_Debounce_RUN_STOP/r_1khz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.441    14.782    U_BTN_Debounce_RUN_STOP/CLK
    SLICE_X55Y20         FDCE                                         r  U_BTN_Debounce_RUN_STOP/r_1khz_reg/C
                         clock pessimism              0.275    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X55Y20         FDCE (Setup_fdce_C_D)       -0.105    14.917    U_BTN_Debounce_RUN_STOP/r_1khz_reg
  -------------------------------------------------------------------
                         required time                         14.917    
                         arrival time                          -8.964    
  -------------------------------------------------------------------
                         slack                                  5.952    

Slack (MET) :             5.979ns  (required time - arrival time)
  Source:                 U_Tick_100hz/r_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Tick_100hz/r_tick_100hz_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.858ns  (logic 0.963ns (24.963%)  route 2.895ns (75.037%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.620     5.141    U_Tick_100hz/CLK
    SLICE_X59Y22         FDCE                                         r  U_Tick_100hz/r_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDCE (Prop_fdce_C_Q)         0.419     5.560 r  U_Tick_100hz/r_counter_reg[9]/Q
                         net (fo=2, routed)           0.860     6.420    U_Tick_100hz/r_counter[9]
    SLICE_X59Y22         LUT4 (Prop_lut4_I0_O)        0.296     6.716 f  U_Tick_100hz/r_counter[19]_i_6/O
                         net (fo=1, routed)           0.431     7.147    U_Tick_100hz/r_counter[19]_i_6_n_0
    SLICE_X59Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.271 f  U_Tick_100hz/r_counter[19]_i_4/O
                         net (fo=1, routed)           0.436     7.707    U_Tick_100hz/r_counter[19]_i_4_n_0
    SLICE_X59Y20         LUT6 (Prop_lut6_I5_O)        0.124     7.831 r  U_Tick_100hz/r_counter[19]_i_2/O
                         net (fo=20, routed)          1.168     8.999    U_Tick_100hz/r_tick_100hz
    SLICE_X58Y24         FDCE                                         r  U_Tick_100hz/r_tick_100hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.501    14.842    U_Tick_100hz/CLK
    SLICE_X58Y24         FDCE                                         r  U_Tick_100hz/r_tick_100hz_reg/C
                         clock pessimism              0.274    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X58Y24         FDCE (Setup_fdce_C_D)       -0.103    14.978    U_Tick_100hz/r_tick_100hz_reg
  -------------------------------------------------------------------
                         required time                         14.978    
                         arrival time                          -8.999    
  -------------------------------------------------------------------
                         slack                                  5.979    

Slack (MET) :             6.000ns  (required time - arrival time)
  Source:                 U_Tick_100hz/r_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Tick_100hz/r_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.969ns  (logic 1.087ns (27.389%)  route 2.882ns (72.611%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.620     5.141    U_Tick_100hz/CLK
    SLICE_X59Y22         FDCE                                         r  U_Tick_100hz/r_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDCE (Prop_fdce_C_Q)         0.419     5.560 f  U_Tick_100hz/r_counter_reg[9]/Q
                         net (fo=2, routed)           0.860     6.420    U_Tick_100hz/r_counter[9]
    SLICE_X59Y22         LUT4 (Prop_lut4_I0_O)        0.296     6.716 r  U_Tick_100hz/r_counter[19]_i_6/O
                         net (fo=1, routed)           0.431     7.147    U_Tick_100hz/r_counter[19]_i_6_n_0
    SLICE_X59Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.271 r  U_Tick_100hz/r_counter[19]_i_4/O
                         net (fo=1, routed)           0.436     7.707    U_Tick_100hz/r_counter[19]_i_4_n_0
    SLICE_X59Y20         LUT6 (Prop_lut6_I5_O)        0.124     7.831 f  U_Tick_100hz/r_counter[19]_i_2/O
                         net (fo=20, routed)          1.155     8.986    U_Tick_100hz/r_tick_100hz
    SLICE_X59Y24         LUT2 (Prop_lut2_I0_O)        0.124     9.110 r  U_Tick_100hz/r_counter[14]_i_1/O
                         net (fo=1, routed)           0.000     9.110    U_Tick_100hz/r_counter_0[14]
    SLICE_X59Y24         FDCE                                         r  U_Tick_100hz/r_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.501    14.842    U_Tick_100hz/CLK
    SLICE_X59Y24         FDCE                                         r  U_Tick_100hz/r_counter_reg[14]/C
                         clock pessimism              0.274    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X59Y24         FDCE (Setup_fdce_C_D)        0.029    15.110    U_Tick_100hz/r_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.110    
                         arrival time                          -9.110    
  -------------------------------------------------------------------
                         slack                                  6.000    

Slack (MET) :             6.020ns  (required time - arrival time)
  Source:                 U_Tick_100hz/r_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Tick_100hz/r_counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.995ns  (logic 1.113ns (27.862%)  route 2.882ns (72.138%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.620     5.141    U_Tick_100hz/CLK
    SLICE_X59Y22         FDCE                                         r  U_Tick_100hz/r_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDCE (Prop_fdce_C_Q)         0.419     5.560 f  U_Tick_100hz/r_counter_reg[9]/Q
                         net (fo=2, routed)           0.860     6.420    U_Tick_100hz/r_counter[9]
    SLICE_X59Y22         LUT4 (Prop_lut4_I0_O)        0.296     6.716 r  U_Tick_100hz/r_counter[19]_i_6/O
                         net (fo=1, routed)           0.431     7.147    U_Tick_100hz/r_counter[19]_i_6_n_0
    SLICE_X59Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.271 r  U_Tick_100hz/r_counter[19]_i_4/O
                         net (fo=1, routed)           0.436     7.707    U_Tick_100hz/r_counter[19]_i_4_n_0
    SLICE_X59Y20         LUT6 (Prop_lut6_I5_O)        0.124     7.831 f  U_Tick_100hz/r_counter[19]_i_2/O
                         net (fo=20, routed)          1.155     8.986    U_Tick_100hz/r_tick_100hz
    SLICE_X59Y24         LUT2 (Prop_lut2_I0_O)        0.150     9.136 r  U_Tick_100hz/r_counter[17]_i_1/O
                         net (fo=1, routed)           0.000     9.136    U_Tick_100hz/r_counter_0[17]
    SLICE_X59Y24         FDCE                                         r  U_Tick_100hz/r_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.501    14.842    U_Tick_100hz/CLK
    SLICE_X59Y24         FDCE                                         r  U_Tick_100hz/r_counter_reg[17]/C
                         clock pessimism              0.274    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X59Y24         FDCE (Setup_fdce_C_D)        0.075    15.156    U_Tick_100hz/r_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                          -9.136    
  -------------------------------------------------------------------
                         slack                                  6.020    

Slack (MET) :             6.031ns  (required time - arrival time)
  Source:                 U_BTN_Debounce_RUN_STOP/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_BTN_Debounce_RUN_STOP/counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.012ns  (logic 1.248ns (31.103%)  route 2.764ns (68.897%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.558     5.079    U_BTN_Debounce_RUN_STOP/CLK
    SLICE_X54Y20         FDCE                                         r  U_BTN_Debounce_RUN_STOP/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y20         FDCE (Prop_fdce_C_Q)         0.478     5.557 f  U_BTN_Debounce_RUN_STOP/counter_reg[16]/Q
                         net (fo=2, routed)           1.006     6.564    U_BTN_Debounce_RUN_STOP/counter[16]
    SLICE_X54Y20         LUT5 (Prop_lut5_I2_O)        0.318     6.882 r  U_BTN_Debounce_RUN_STOP/counter[16]_i_3/O
                         net (fo=1, routed)           0.662     7.544    U_BTN_Debounce_RUN_STOP/counter[16]_i_3_n_0
    SLICE_X54Y18         LUT6 (Prop_lut6_I4_O)        0.328     7.872 f  U_BTN_Debounce_RUN_STOP/counter[16]_i_2/O
                         net (fo=17, routed)          1.096     8.968    U_BTN_Debounce_RUN_STOP/r_1khz_0
    SLICE_X54Y20         LUT2 (Prop_lut2_I0_O)        0.124     9.092 r  U_BTN_Debounce_RUN_STOP/counter[14]_i_1/O
                         net (fo=1, routed)           0.000     9.092    U_BTN_Debounce_RUN_STOP/counter_1[14]
    SLICE_X54Y20         FDCE                                         r  U_BTN_Debounce_RUN_STOP/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.441    14.782    U_BTN_Debounce_RUN_STOP/CLK
    SLICE_X54Y20         FDCE                                         r  U_BTN_Debounce_RUN_STOP/counter_reg[14]/C
                         clock pessimism              0.297    15.079    
                         clock uncertainty           -0.035    15.044    
    SLICE_X54Y20         FDCE (Setup_fdce_C_D)        0.079    15.123    U_BTN_Debounce_RUN_STOP/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.123    
                         arrival time                          -9.092    
  -------------------------------------------------------------------
                         slack                                  6.031    

Slack (MET) :             6.041ns  (required time - arrival time)
  Source:                 U_BTN_Debounce_RUN_STOP/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_BTN_Debounce_RUN_STOP/counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.041ns  (logic 1.277ns (31.598%)  route 2.764ns (68.402%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.558     5.079    U_BTN_Debounce_RUN_STOP/CLK
    SLICE_X54Y20         FDCE                                         r  U_BTN_Debounce_RUN_STOP/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y20         FDCE (Prop_fdce_C_Q)         0.478     5.557 f  U_BTN_Debounce_RUN_STOP/counter_reg[16]/Q
                         net (fo=2, routed)           1.006     6.564    U_BTN_Debounce_RUN_STOP/counter[16]
    SLICE_X54Y20         LUT5 (Prop_lut5_I2_O)        0.318     6.882 r  U_BTN_Debounce_RUN_STOP/counter[16]_i_3/O
                         net (fo=1, routed)           0.662     7.544    U_BTN_Debounce_RUN_STOP/counter[16]_i_3_n_0
    SLICE_X54Y18         LUT6 (Prop_lut6_I4_O)        0.328     7.872 f  U_BTN_Debounce_RUN_STOP/counter[16]_i_2/O
                         net (fo=17, routed)          1.096     8.968    U_BTN_Debounce_RUN_STOP/r_1khz_0
    SLICE_X54Y20         LUT2 (Prop_lut2_I0_O)        0.153     9.121 r  U_BTN_Debounce_RUN_STOP/counter[16]_i_1/O
                         net (fo=1, routed)           0.000     9.121    U_BTN_Debounce_RUN_STOP/counter_1[16]
    SLICE_X54Y20         FDCE                                         r  U_BTN_Debounce_RUN_STOP/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.441    14.782    U_BTN_Debounce_RUN_STOP/CLK
    SLICE_X54Y20         FDCE                                         r  U_BTN_Debounce_RUN_STOP/counter_reg[16]/C
                         clock pessimism              0.297    15.079    
                         clock uncertainty           -0.035    15.044    
    SLICE_X54Y20         FDCE (Setup_fdce_C_D)        0.118    15.162    U_BTN_Debounce_RUN_STOP/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                          -9.121    
  -------------------------------------------------------------------
                         slack                                  6.041    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 U_Control_unit/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Control_unit/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.246ns (73.912%)  route 0.087ns (26.088%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.555     1.438    U_Control_unit/CLK
    SLICE_X56Y24         FDCE                                         r  U_Control_unit/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y24         FDCE (Prop_fdce_C_Q)         0.148     1.586 r  U_Control_unit/FSM_onehot_state_reg[2]/Q
                         net (fo=17, routed)          0.087     1.673    U_Control_unit/w_clear
    SLICE_X56Y24         LUT5 (Prop_lut5_I2_O)        0.098     1.771 r  U_Control_unit/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.771    U_Control_unit/FSM_onehot_state[0]_i_1_n_0
    SLICE_X56Y24         FDPE                                         r  U_Control_unit/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.821     1.948    U_Control_unit/CLK
    SLICE_X56Y24         FDPE                                         r  U_Control_unit/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.510     1.438    
    SLICE_X56Y24         FDPE (Hold_fdpe_C_D)         0.121     1.559    U_Control_unit/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 U_Control_unit/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Control_unit/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.212ns (57.164%)  route 0.159ns (42.836%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.555     1.438    U_Control_unit/CLK
    SLICE_X56Y24         FDPE                                         r  U_Control_unit/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y24         FDPE (Prop_fdpe_C_Q)         0.164     1.602 r  U_Control_unit/FSM_onehot_state_reg[0]/Q
                         net (fo=3, routed)           0.159     1.761    U_Control_unit/state[0]
    SLICE_X56Y24         LUT5 (Prop_lut5_I3_O)        0.048     1.809 r  U_Control_unit/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.809    U_Control_unit/FSM_onehot_state[2]_i_1_n_0
    SLICE_X56Y24         FDCE                                         r  U_Control_unit/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.821     1.948    U_Control_unit/CLK
    SLICE_X56Y24         FDCE                                         r  U_Control_unit/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.510     1.438    
    SLICE_X56Y24         FDCE (Hold_fdce_C_D)         0.131     1.569    U_Control_unit/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 U_Control_unit/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Control_unit/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.209ns (56.815%)  route 0.159ns (43.185%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.555     1.438    U_Control_unit/CLK
    SLICE_X56Y24         FDPE                                         r  U_Control_unit/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y24         FDPE (Prop_fdpe_C_Q)         0.164     1.602 r  U_Control_unit/FSM_onehot_state_reg[0]/Q
                         net (fo=3, routed)           0.159     1.761    U_Control_unit/state[0]
    SLICE_X56Y24         LUT3 (Prop_lut3_I0_O)        0.045     1.806 r  U_Control_unit/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.806    U_Control_unit/FSM_onehot_state[1]_i_1_n_0
    SLICE_X56Y24         FDCE                                         r  U_Control_unit/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.821     1.948    U_Control_unit/CLK
    SLICE_X56Y24         FDCE                                         r  U_Control_unit/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.510     1.438    
    SLICE_X56Y24         FDCE (Hold_fdce_C_D)         0.120     1.558    U_Control_unit/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 U_Counter_tick/counter_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter_tick/counter_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.720%)  route 0.187ns (47.280%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.555     1.438    U_Counter_tick/CLK
    SLICE_X56Y25         FDCE                                         r  U_Counter_tick/counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDCE (Prop_fdce_C_Q)         0.164     1.602 f  U_Counter_tick/counter_reg_reg[0]/Q
                         net (fo=4, routed)           0.187     1.790    U_Control_unit/Q[0]
    SLICE_X56Y25         LUT2 (Prop_lut2_I1_O)        0.045     1.835 r  U_Control_unit/counter_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.835    U_Counter_tick/D[0]
    SLICE_X56Y25         FDCE                                         r  U_Counter_tick/counter_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.821     1.948    U_Counter_tick/CLK
    SLICE_X56Y25         FDCE                                         r  U_Counter_tick/counter_reg_reg[0]/C
                         clock pessimism             -0.510     1.438    
    SLICE_X56Y25         FDCE (Hold_fdce_C_D)         0.120     1.558    U_Counter_tick/counter_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 U_fnd_cntl/U_Clk_Divider/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_cntl/U_Clk_Divider/r_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.587     1.470    U_fnd_cntl/U_Clk_Divider/r_counter_reg[18]_0
    SLICE_X62Y19         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDCE (Prop_fdce_C_Q)         0.141     1.611 f  U_fnd_cntl/U_Clk_Divider/r_counter_reg[0]/Q
                         net (fo=3, routed)           0.185     1.796    U_fnd_cntl/U_Clk_Divider/r_counter_reg_n_0_[0]
    SLICE_X62Y19         LUT1 (Prop_lut1_I0_O)        0.045     1.841 r  U_fnd_cntl/U_Clk_Divider/r_counter[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.841    U_fnd_cntl/U_Clk_Divider/r_counter[0]
    SLICE_X62Y19         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.856     1.983    U_fnd_cntl/U_Clk_Divider/r_counter_reg[18]_0
    SLICE_X62Y19         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[0]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X62Y19         FDCE (Hold_fdce_C_D)         0.091     1.561    U_fnd_cntl/U_Clk_Divider/r_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 U_BTN_Debounce_CLEAR/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_BTN_Debounce_CLEAR/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.184ns (44.199%)  route 0.232ns (55.801%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.556     1.439    U_BTN_Debounce_CLEAR/CLK
    SLICE_X53Y22         FDCE                                         r  U_BTN_Debounce_CLEAR/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y22         FDCE (Prop_fdce_C_Q)         0.141     1.580 f  U_BTN_Debounce_CLEAR/counter_reg[0]/Q
                         net (fo=3, routed)           0.232     1.812    U_BTN_Debounce_CLEAR/counter_reg_n_0_[0]
    SLICE_X53Y22         LUT1 (Prop_lut1_I0_O)        0.043     1.855 r  U_BTN_Debounce_CLEAR/counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.855    U_BTN_Debounce_CLEAR/counter[0]
    SLICE_X53Y22         FDCE                                         r  U_BTN_Debounce_CLEAR/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.824     1.951    U_BTN_Debounce_CLEAR/CLK
    SLICE_X53Y22         FDCE                                         r  U_BTN_Debounce_CLEAR/counter_reg[0]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X53Y22         FDCE (Hold_fdce_C_D)         0.102     1.541    U_BTN_Debounce_CLEAR/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 U_Tick_100hz/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Tick_100hz/r_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.186ns (43.438%)  route 0.242ns (56.562%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.585     1.468    U_Tick_100hz/CLK
    SLICE_X59Y20         FDCE                                         r  U_Tick_100hz/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y20         FDCE (Prop_fdce_C_Q)         0.141     1.609 f  U_Tick_100hz/r_counter_reg[0]/Q
                         net (fo=3, routed)           0.242     1.851    U_Tick_100hz/r_counter[0]
    SLICE_X59Y20         LUT1 (Prop_lut1_I0_O)        0.045     1.896 r  U_Tick_100hz/r_counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.896    U_Tick_100hz/r_counter_0[0]
    SLICE_X59Y20         FDCE                                         r  U_Tick_100hz/r_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.853     1.980    U_Tick_100hz/CLK
    SLICE_X59Y20         FDCE                                         r  U_Tick_100hz/r_counter_reg[0]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X59Y20         FDCE (Hold_fdce_C_D)         0.092     1.560    U_Tick_100hz/r_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 U_BTN_Debounce_CLEAR/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_BTN_Debounce_CLEAR/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.237ns (48.962%)  route 0.247ns (51.038%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.557     1.440    U_BTN_Debounce_CLEAR/CLK
    SLICE_X53Y20         FDCE                                         r  U_BTN_Debounce_CLEAR/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y20         FDCE (Prop_fdce_C_Q)         0.141     1.581 f  U_BTN_Debounce_CLEAR/counter_reg[3]/Q
                         net (fo=2, routed)           0.119     1.700    U_BTN_Debounce_CLEAR/counter_reg_n_0_[3]
    SLICE_X53Y21         LUT6 (Prop_lut6_I1_O)        0.045     1.745 f  U_BTN_Debounce_CLEAR/counter[16]_i_2__0/O
                         net (fo=17, routed)          0.128     1.873    U_BTN_Debounce_CLEAR/r_1khz
    SLICE_X53Y21         LUT2 (Prop_lut2_I0_O)        0.051     1.924 r  U_BTN_Debounce_CLEAR/counter[8]_i_1__0/O
                         net (fo=1, routed)           0.000     1.924    U_BTN_Debounce_CLEAR/counter[8]
    SLICE_X53Y21         FDCE                                         r  U_BTN_Debounce_CLEAR/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.825     1.952    U_BTN_Debounce_CLEAR/CLK
    SLICE_X53Y21         FDCE                                         r  U_BTN_Debounce_CLEAR/counter_reg[8]/C
                         clock pessimism             -0.499     1.453    
    SLICE_X53Y21         FDCE (Hold_fdce_C_D)         0.107     1.560    U_BTN_Debounce_CLEAR/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.373ns  (arrival time - required time)
  Source:                 U_BTN_Debounce_CLEAR/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_BTN_Debounce_CLEAR/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.231ns (48.321%)  route 0.247ns (51.679%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.557     1.440    U_BTN_Debounce_CLEAR/CLK
    SLICE_X53Y20         FDCE                                         r  U_BTN_Debounce_CLEAR/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y20         FDCE (Prop_fdce_C_Q)         0.141     1.581 f  U_BTN_Debounce_CLEAR/counter_reg[3]/Q
                         net (fo=2, routed)           0.119     1.700    U_BTN_Debounce_CLEAR/counter_reg_n_0_[3]
    SLICE_X53Y21         LUT6 (Prop_lut6_I1_O)        0.045     1.745 f  U_BTN_Debounce_CLEAR/counter[16]_i_2__0/O
                         net (fo=17, routed)          0.128     1.873    U_BTN_Debounce_CLEAR/r_1khz
    SLICE_X53Y21         LUT2 (Prop_lut2_I0_O)        0.045     1.918 r  U_BTN_Debounce_CLEAR/counter[6]_i_1__0/O
                         net (fo=1, routed)           0.000     1.918    U_BTN_Debounce_CLEAR/counter[6]
    SLICE_X53Y21         FDCE                                         r  U_BTN_Debounce_CLEAR/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.825     1.952    U_BTN_Debounce_CLEAR/CLK
    SLICE_X53Y21         FDCE                                         r  U_BTN_Debounce_CLEAR/counter_reg[6]/C
                         clock pessimism             -0.499     1.453    
    SLICE_X53Y21         FDCE (Hold_fdce_C_D)         0.092     1.545    U_BTN_Debounce_CLEAR/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.379ns  (arrival time - required time)
  Source:                 U_BTN_Debounce_RUN_STOP/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_BTN_Debounce_RUN_STOP/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.186ns (42.118%)  route 0.256ns (57.882%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.557     1.440    U_BTN_Debounce_RUN_STOP/CLK
    SLICE_X55Y20         FDCE                                         r  U_BTN_Debounce_RUN_STOP/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y20         FDCE (Prop_fdce_C_Q)         0.141     1.581 f  U_BTN_Debounce_RUN_STOP/counter_reg[0]/Q
                         net (fo=3, routed)           0.099     1.680    U_BTN_Debounce_RUN_STOP/counter[0]
    SLICE_X54Y20         LUT1 (Prop_lut1_I0_O)        0.045     1.725 r  U_BTN_Debounce_RUN_STOP/counter[0]_i_1/O
                         net (fo=1, routed)           0.156     1.882    U_BTN_Debounce_RUN_STOP/counter_1[0]
    SLICE_X55Y20         FDCE                                         r  U_BTN_Debounce_RUN_STOP/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.826     1.953    U_BTN_Debounce_RUN_STOP/CLK
    SLICE_X55Y20         FDCE                                         r  U_BTN_Debounce_RUN_STOP/counter_reg[0]/C
                         clock pessimism             -0.513     1.440    
    SLICE_X55Y20         FDCE (Hold_fdce_C_D)         0.063     1.503    U_BTN_Debounce_RUN_STOP/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.503    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.379    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y22   U_BTN_Debounce_CLEAR/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y22   U_BTN_Debounce_CLEAR/counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y22   U_BTN_Debounce_CLEAR/counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y22   U_BTN_Debounce_CLEAR/counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y23   U_BTN_Debounce_CLEAR/counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y23   U_BTN_Debounce_CLEAR/counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y23   U_BTN_Debounce_CLEAR/counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y23   U_BTN_Debounce_CLEAR/counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y20   U_BTN_Debounce_CLEAR/counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y22   U_BTN_Debounce_CLEAR/counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y22   U_BTN_Debounce_CLEAR/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y22   U_BTN_Debounce_CLEAR/counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y22   U_BTN_Debounce_CLEAR/counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y22   U_BTN_Debounce_CLEAR/counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y22   U_BTN_Debounce_CLEAR/counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y22   U_BTN_Debounce_CLEAR/counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y22   U_BTN_Debounce_CLEAR/counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y23   U_BTN_Debounce_CLEAR/counter_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y23   U_BTN_Debounce_CLEAR/counter_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y22   U_BTN_Debounce_CLEAR/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y22   U_BTN_Debounce_CLEAR/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y22   U_BTN_Debounce_CLEAR/counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y22   U_BTN_Debounce_CLEAR/counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y22   U_BTN_Debounce_CLEAR/counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y22   U_BTN_Debounce_CLEAR/counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y22   U_BTN_Debounce_CLEAR/counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y22   U_BTN_Debounce_CLEAR/counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y23   U_BTN_Debounce_CLEAR/counter_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y23   U_BTN_Debounce_CLEAR/counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            47 Endpoints
Min Delay            47 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_fnd_cntl/U_Counter_4/r_counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.527ns  (logic 4.662ns (48.931%)  route 4.865ns (51.069%))
  Logic Levels:           5  (FDCE=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDCE                         0.000     0.000 r  U_fnd_cntl/U_Counter_4/r_counter_reg[1]/C
    SLICE_X60Y25         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  U_fnd_cntl/U_Counter_4/r_counter_reg[1]/Q
                         net (fo=13, routed)          1.086     1.604    U_Counter_tick/seg_OBUF[6]_inst_i_2_0[1]
    SLICE_X56Y26         LUT6 (Prop_lut6_I5_O)        0.124     1.728 f  U_Counter_tick/seg_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.813     2.542    U_Counter_tick/seg_OBUF[6]_inst_i_9_n_0
    SLICE_X57Y27         LUT5 (Prop_lut5_I3_O)        0.124     2.666 r  U_Counter_tick/seg_OBUF[6]_inst_i_2/O
                         net (fo=4, routed)           0.905     3.571    U_Counter_tick/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X58Y27         LUT5 (Prop_lut5_I0_O)        0.152     3.723 r  U_Counter_tick/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.061     5.783    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.744     9.527 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.527    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_fnd_cntl/U_Counter_4/r_counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.374ns  (logic 4.421ns (47.166%)  route 4.953ns (52.834%))
  Logic Levels:           5  (FDCE=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDCE                         0.000     0.000 r  U_fnd_cntl/U_Counter_4/r_counter_reg[1]/C
    SLICE_X60Y25         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  U_fnd_cntl/U_Counter_4/r_counter_reg[1]/Q
                         net (fo=13, routed)          1.086     1.604    U_Counter_tick/seg_OBUF[6]_inst_i_2_0[1]
    SLICE_X56Y26         LUT6 (Prop_lut6_I5_O)        0.124     1.728 f  U_Counter_tick/seg_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.813     2.542    U_Counter_tick/seg_OBUF[6]_inst_i_9_n_0
    SLICE_X57Y27         LUT5 (Prop_lut5_I3_O)        0.124     2.666 r  U_Counter_tick/seg_OBUF[6]_inst_i_2/O
                         net (fo=4, routed)           0.905     3.571    U_Counter_tick/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X58Y27         LUT5 (Prop_lut5_I0_O)        0.124     3.695 r  U_Counter_tick/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.148     5.843    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531     9.374 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.374    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_fnd_cntl/U_Counter_4/r_counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.364ns  (logic 4.631ns (49.451%)  route 4.734ns (50.549%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDCE                         0.000     0.000 r  U_fnd_cntl/U_Counter_4/r_counter_reg[1]/C
    SLICE_X60Y25         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  U_fnd_cntl/U_Counter_4/r_counter_reg[1]/Q
                         net (fo=13, routed)          1.086     1.604    U_Counter_tick/seg_OBUF[6]_inst_i_2_0[1]
    SLICE_X56Y26         LUT6 (Prop_lut6_I5_O)        0.124     1.728 f  U_Counter_tick/seg_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.813     2.542    U_Counter_tick/seg_OBUF[6]_inst_i_9_n_0
    SLICE_X57Y27         LUT5 (Prop_lut5_I3_O)        0.124     2.666 r  U_Counter_tick/seg_OBUF[6]_inst_i_2/O
                         net (fo=4, routed)           0.912     3.578    U_Counter_tick/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X58Y27         LUT4 (Prop_lut4_I0_O)        0.152     3.730 r  U_Counter_tick/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.922     5.652    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.713     9.364 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.364    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_fnd_cntl/U_Counter_4/r_counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.301ns  (logic 4.394ns (47.249%)  route 4.906ns (52.751%))
  Logic Levels:           5  (FDCE=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDCE                         0.000     0.000 r  U_fnd_cntl/U_Counter_4/r_counter_reg[1]/C
    SLICE_X60Y25         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  U_fnd_cntl/U_Counter_4/r_counter_reg[1]/Q
                         net (fo=13, routed)          1.086     1.604    U_Counter_tick/seg_OBUF[6]_inst_i_2_0[1]
    SLICE_X56Y26         LUT6 (Prop_lut6_I5_O)        0.124     1.728 f  U_Counter_tick/seg_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.813     2.542    U_Counter_tick/seg_OBUF[6]_inst_i_9_n_0
    SLICE_X57Y27         LUT5 (Prop_lut5_I3_O)        0.124     2.666 r  U_Counter_tick/seg_OBUF[6]_inst_i_2/O
                         net (fo=4, routed)           0.912     3.578    U_Counter_tick/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X58Y27         LUT4 (Prop_lut4_I1_O)        0.124     3.702 r  U_Counter_tick/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.094     5.796    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504     9.301 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.301    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_fnd_cntl/U_Counter_4/r_counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.079ns  (logic 4.649ns (51.207%)  route 4.430ns (48.793%))
  Logic Levels:           5  (FDCE=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDCE                         0.000     0.000 r  U_fnd_cntl/U_Counter_4/r_counter_reg[1]/C
    SLICE_X60Y25         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  U_fnd_cntl/U_Counter_4/r_counter_reg[1]/Q
                         net (fo=13, routed)          0.947     1.465    U_Counter_tick/seg_OBUF[6]_inst_i_2_0[1]
    SLICE_X57Y27         LUT6 (Prop_lut6_I5_O)        0.124     1.589 r  U_Counter_tick/seg_OBUF[6]_inst_i_12/O
                         net (fo=2, routed)           0.401     1.990    U_Counter_tick/seg_OBUF[6]_inst_i_12_n_0
    SLICE_X58Y27         LUT6 (Prop_lut6_I0_O)        0.124     2.114 r  U_Counter_tick/seg_OBUF[6]_inst_i_4/O
                         net (fo=6, routed)           1.260     3.374    U_Counter_tick/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X60Y24         LUT3 (Prop_lut3_I1_O)        0.150     3.524 r  U_Counter_tick/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.822     5.346    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.733     9.079 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.079    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_fnd_cntl/U_Counter_4/r_counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.887ns  (logic 4.410ns (49.623%)  route 4.477ns (50.377%))
  Logic Levels:           5  (FDCE=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDCE                         0.000     0.000 r  U_fnd_cntl/U_Counter_4/r_counter_reg[1]/C
    SLICE_X60Y25         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  U_fnd_cntl/U_Counter_4/r_counter_reg[1]/Q
                         net (fo=13, routed)          0.947     1.465    U_Counter_tick/seg_OBUF[6]_inst_i_2_0[1]
    SLICE_X57Y27         LUT6 (Prop_lut6_I5_O)        0.124     1.589 r  U_Counter_tick/seg_OBUF[6]_inst_i_12/O
                         net (fo=2, routed)           0.401     1.990    U_Counter_tick/seg_OBUF[6]_inst_i_12_n_0
    SLICE_X58Y27         LUT6 (Prop_lut6_I0_O)        0.124     2.114 r  U_Counter_tick/seg_OBUF[6]_inst_i_4/O
                         net (fo=6, routed)           1.250     3.364    U_Counter_tick/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X60Y24         LUT3 (Prop_lut3_I1_O)        0.124     3.488 r  U_Counter_tick/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.879     5.367    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520     8.887 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.887    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_fnd_cntl/U_Counter_4/r_counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.861ns  (logic 4.425ns (49.940%)  route 4.436ns (50.060%))
  Logic Levels:           5  (FDCE=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDCE                         0.000     0.000 r  U_fnd_cntl/U_Counter_4/r_counter_reg[1]/C
    SLICE_X60Y25         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  U_fnd_cntl/U_Counter_4/r_counter_reg[1]/Q
                         net (fo=13, routed)          0.947     1.465    U_Counter_tick/seg_OBUF[6]_inst_i_2_0[1]
    SLICE_X57Y27         LUT6 (Prop_lut6_I5_O)        0.124     1.589 f  U_Counter_tick/seg_OBUF[6]_inst_i_12/O
                         net (fo=2, routed)           0.401     1.990    U_Counter_tick/seg_OBUF[6]_inst_i_12_n_0
    SLICE_X58Y27         LUT6 (Prop_lut6_I0_O)        0.124     2.114 f  U_Counter_tick/seg_OBUF[6]_inst_i_4/O
                         net (fo=6, routed)           1.260     3.374    U_Counter_tick/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X60Y24         LUT3 (Prop_lut3_I2_O)        0.124     3.498 r  U_Counter_tick/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.828     5.326    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     8.861 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.861    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_fnd_cntl/U_Counter_4/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_comm[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.777ns  (logic 4.415ns (65.150%)  route 2.362ns (34.850%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y27         FDCE                         0.000     0.000 r  U_fnd_cntl/U_Counter_4/r_counter_reg[0]/C
    SLICE_X60Y27         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  U_fnd_cntl/U_Counter_4/r_counter_reg[0]/Q
                         net (fo=11, routed)          0.555     1.073    U_fnd_cntl/U_Counter_4/Q[0]
    SLICE_X60Y27         LUT2 (Prop_lut2_I0_O)        0.150     1.223 r  U_fnd_cntl/U_Counter_4/seg_comm_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.807     3.030    seg_comm_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.747     6.777 r  seg_comm_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.777    seg_comm[2]
    V4                                                                r  seg_comm[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_fnd_cntl/U_Counter_4/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_comm[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.676ns  (logic 4.152ns (62.202%)  route 2.523ns (37.798%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y27         FDCE                         0.000     0.000 r  U_fnd_cntl/U_Counter_4/r_counter_reg[0]/C
    SLICE_X60Y27         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  U_fnd_cntl/U_Counter_4/r_counter_reg[0]/Q
                         net (fo=11, routed)          0.840     1.358    U_fnd_cntl/U_Counter_4/Q[0]
    SLICE_X60Y25         LUT2 (Prop_lut2_I1_O)        0.124     1.482 r  U_fnd_cntl/U_Counter_4/seg_comm_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.684     3.165    seg_comm_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.510     6.676 r  seg_comm_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.676    seg_comm[3]
    W4                                                                r  seg_comm[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_fnd_cntl/U_Counter_4/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            seg_comm[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.559ns  (logic 4.145ns (63.196%)  route 2.414ns (36.804%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y27         FDCE                         0.000     0.000 r  U_fnd_cntl/U_Counter_4/r_counter_reg[0]/C
    SLICE_X60Y27         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  U_fnd_cntl/U_Counter_4/r_counter_reg[0]/Q
                         net (fo=11, routed)          0.557     1.075    U_fnd_cntl/U_Counter_4/Q[0]
    SLICE_X60Y27         LUT2 (Prop_lut2_I1_O)        0.124     1.199 r  U_fnd_cntl/U_Counter_4/seg_comm_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.857     3.056    seg_comm_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503     6.559 r  seg_comm_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.559    seg_comm[0]
    U2                                                                r  seg_comm[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_BTN_Debounce_RUN_STOP/q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_BTN_Debounce_RUN_STOP/q_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.141ns (55.249%)  route 0.114ns (44.751%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y22         FDCE                         0.000     0.000 r  U_BTN_Debounce_RUN_STOP/q_reg_reg[3]/C
    SLICE_X57Y22         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U_BTN_Debounce_RUN_STOP/q_reg_reg[3]/Q
                         net (fo=2, routed)           0.114     0.255    U_BTN_Debounce_RUN_STOP/q_next[2]
    SLICE_X57Y22         FDCE                                         r  U_BTN_Debounce_RUN_STOP/q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_BTN_Debounce_RUN_STOP/q_reg_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_BTN_Debounce_RUN_STOP/q_reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.328ns  (logic 0.128ns (39.050%)  route 0.200ns (60.950%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y22         FDCE                         0.000     0.000 r  U_BTN_Debounce_RUN_STOP/q_reg_reg[5]/C
    SLICE_X57Y22         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  U_BTN_Debounce_RUN_STOP/q_reg_reg[5]/Q
                         net (fo=3, routed)           0.200     0.328    U_BTN_Debounce_RUN_STOP/q_next[4]
    SLICE_X57Y22         FDCE                                         r  U_BTN_Debounce_RUN_STOP/q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_BTN_Debounce_CLEAR/q_reg_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_BTN_Debounce_CLEAR/q_reg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.338ns  (logic 0.164ns (48.486%)  route 0.174ns (51.514%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y23         FDCE                         0.000     0.000 r  U_BTN_Debounce_CLEAR/q_reg_reg[6]/C
    SLICE_X52Y23         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U_BTN_Debounce_CLEAR/q_reg_reg[6]/Q
                         net (fo=2, routed)           0.174     0.338    U_BTN_Debounce_CLEAR/q_next__0[5]
    SLICE_X52Y23         FDCE                                         r  U_BTN_Debounce_CLEAR/q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_BTN_Debounce_CLEAR/q_reg_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_BTN_Debounce_CLEAR/q_reg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.352ns  (logic 0.164ns (46.542%)  route 0.188ns (53.458%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y22         FDCE                         0.000     0.000 r  U_BTN_Debounce_CLEAR/q_reg_reg[7]/C
    SLICE_X52Y22         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U_BTN_Debounce_CLEAR/q_reg_reg[7]/Q
                         net (fo=3, routed)           0.188     0.352    U_BTN_Debounce_CLEAR/q_next__0[6]
    SLICE_X52Y23         FDCE                                         r  U_BTN_Debounce_CLEAR/q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_BTN_Debounce_RUN_STOP/q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_BTN_Debounce_RUN_STOP/q_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.360ns  (logic 0.141ns (39.155%)  route 0.219ns (60.845%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y22         FDCE                         0.000     0.000 r  U_BTN_Debounce_RUN_STOP/q_reg_reg[1]/C
    SLICE_X57Y22         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U_BTN_Debounce_RUN_STOP/q_reg_reg[1]/Q
                         net (fo=2, routed)           0.219     0.360    U_BTN_Debounce_RUN_STOP/q_next[0]
    SLICE_X57Y22         FDCE                                         r  U_BTN_Debounce_RUN_STOP/q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_BTN_Debounce_RUN_STOP/q_reg_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_BTN_Debounce_RUN_STOP/q_reg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.128ns (33.898%)  route 0.250ns (66.102%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y22         FDCE                         0.000     0.000 r  U_BTN_Debounce_RUN_STOP/q_reg_reg[6]/C
    SLICE_X57Y22         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  U_BTN_Debounce_RUN_STOP/q_reg_reg[6]/Q
                         net (fo=2, routed)           0.250     0.378    U_BTN_Debounce_RUN_STOP/q_next[5]
    SLICE_X57Y22         FDCE                                         r  U_BTN_Debounce_RUN_STOP/q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_BTN_Debounce_RUN_STOP/q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_BTN_Debounce_RUN_STOP/q_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.141ns (36.681%)  route 0.243ns (63.319%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y22         FDCE                         0.000     0.000 r  U_BTN_Debounce_RUN_STOP/q_reg_reg[2]/C
    SLICE_X57Y22         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U_BTN_Debounce_RUN_STOP/q_reg_reg[2]/Q
                         net (fo=3, routed)           0.243     0.384    U_BTN_Debounce_RUN_STOP/q_next[1]
    SLICE_X57Y22         FDCE                                         r  U_BTN_Debounce_RUN_STOP/q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_BTN_Debounce_RUN_STOP/q_reg_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_BTN_Debounce_RUN_STOP/q_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.392ns  (logic 0.128ns (32.663%)  route 0.264ns (67.337%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y22         FDCE                         0.000     0.000 r  U_BTN_Debounce_RUN_STOP/q_reg_reg[4]/C
    SLICE_X57Y22         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  U_BTN_Debounce_RUN_STOP/q_reg_reg[4]/Q
                         net (fo=2, routed)           0.264     0.392    U_BTN_Debounce_RUN_STOP/q_next[3]
    SLICE_X57Y22         FDCE                                         r  U_BTN_Debounce_RUN_STOP/q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_BTN_Debounce_CLEAR/q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_BTN_Debounce_CLEAR/q_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.164ns (41.725%)  route 0.229ns (58.275%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y22         FDCE                         0.000     0.000 r  U_BTN_Debounce_CLEAR/q_reg_reg[1]/C
    SLICE_X52Y22         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U_BTN_Debounce_CLEAR/q_reg_reg[1]/Q
                         net (fo=2, routed)           0.229     0.393    U_BTN_Debounce_CLEAR/q_next__0[0]
    SLICE_X52Y23         FDCE                                         r  U_BTN_Debounce_CLEAR/q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_fnd_cntl/U_Counter_4/r_counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_fnd_cntl/U_Counter_4/r_counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.207ns (52.471%)  route 0.188ns (47.529%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDCE                         0.000     0.000 r  U_fnd_cntl/U_Counter_4/r_counter_reg[1]/C
    SLICE_X60Y25         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U_fnd_cntl/U_Counter_4/r_counter_reg[1]/Q
                         net (fo=13, routed)          0.188     0.352    U_fnd_cntl/U_Counter_4/Q[1]
    SLICE_X60Y25         LUT2 (Prop_lut2_I1_O)        0.043     0.395 r  U_fnd_cntl/U_Counter_4/r_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.395    U_fnd_cntl/U_Counter_4/p_0_in[1]
    SLICE_X60Y25         FDCE                                         r  U_fnd_cntl/U_Counter_4/r_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_Counter_tick/counter_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.035ns  (logic 5.012ns (45.417%)  route 6.023ns (54.583%))
  Logic Levels:           5  (LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.557     5.078    U_Counter_tick/CLK
    SLICE_X54Y28         FDCE                                         r  U_Counter_tick/counter_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y28         FDCE (Prop_fdce_C_Q)         0.518     5.596 r  U_Counter_tick/counter_reg_reg[11]/Q
                         net (fo=11, routed)          1.033     6.629    U_Counter_tick/counter_reg[11]
    SLICE_X56Y27         LUT5 (Prop_lut5_I3_O)        0.146     6.775 r  U_Counter_tick/seg_OBUF[6]_inst_i_22/O
                         net (fo=3, routed)           0.880     7.655    U_Counter_tick/seg_OBUF[6]_inst_i_22_n_0
    SLICE_X57Y27         LUT6 (Prop_lut6_I3_O)        0.328     7.983 f  U_Counter_tick/seg_OBUF[6]_inst_i_10/O
                         net (fo=3, routed)           0.997     8.980    U_Counter_tick/seg_OBUF[6]_inst_i_10_n_0
    SLICE_X57Y26         LUT6 (Prop_lut6_I0_O)        0.124     9.104 r  U_Counter_tick/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.052    10.157    U_Counter_tick/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X58Y27         LUT5 (Prop_lut5_I1_O)        0.152    10.309 r  U_Counter_tick/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.061    12.369    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.744    16.113 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.113    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Counter_tick/counter_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.917ns  (logic 4.999ns (45.790%)  route 5.918ns (54.210%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.557     5.078    U_Counter_tick/CLK
    SLICE_X54Y28         FDCE                                         r  U_Counter_tick/counter_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y28         FDCE (Prop_fdce_C_Q)         0.518     5.596 r  U_Counter_tick/counter_reg_reg[11]/Q
                         net (fo=11, routed)          1.033     6.629    U_Counter_tick/counter_reg[11]
    SLICE_X56Y27         LUT5 (Prop_lut5_I3_O)        0.146     6.775 r  U_Counter_tick/seg_OBUF[6]_inst_i_22/O
                         net (fo=3, routed)           0.880     7.655    U_Counter_tick/seg_OBUF[6]_inst_i_22_n_0
    SLICE_X57Y27         LUT6 (Prop_lut6_I3_O)        0.328     7.983 r  U_Counter_tick/seg_OBUF[6]_inst_i_10/O
                         net (fo=3, routed)           0.923     8.906    U_Counter_tick/seg_OBUF[6]_inst_i_10_n_0
    SLICE_X58Y27         LUT6 (Prop_lut6_I3_O)        0.124     9.030 r  U_Counter_tick/seg_OBUF[6]_inst_i_4/O
                         net (fo=6, routed)           1.260    10.291    U_Counter_tick/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X60Y24         LUT3 (Prop_lut3_I1_O)        0.150    10.441 r  U_Counter_tick/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.822    12.263    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.733    15.996 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.996    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Counter_tick/counter_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.882ns  (logic 4.771ns (43.848%)  route 6.110ns (56.152%))
  Logic Levels:           5  (LUT5=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.557     5.078    U_Counter_tick/CLK
    SLICE_X54Y28         FDCE                                         r  U_Counter_tick/counter_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y28         FDCE (Prop_fdce_C_Q)         0.518     5.596 r  U_Counter_tick/counter_reg_reg[11]/Q
                         net (fo=11, routed)          1.033     6.629    U_Counter_tick/counter_reg[11]
    SLICE_X56Y27         LUT5 (Prop_lut5_I3_O)        0.146     6.775 r  U_Counter_tick/seg_OBUF[6]_inst_i_22/O
                         net (fo=3, routed)           0.880     7.655    U_Counter_tick/seg_OBUF[6]_inst_i_22_n_0
    SLICE_X57Y27         LUT6 (Prop_lut6_I3_O)        0.328     7.983 r  U_Counter_tick/seg_OBUF[6]_inst_i_10/O
                         net (fo=3, routed)           0.997     8.980    U_Counter_tick/seg_OBUF[6]_inst_i_10_n_0
    SLICE_X57Y26         LUT6 (Prop_lut6_I0_O)        0.124     9.104 f  U_Counter_tick/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.052    10.157    U_Counter_tick/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X58Y27         LUT5 (Prop_lut5_I1_O)        0.124    10.281 r  U_Counter_tick/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.148    12.429    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    15.960 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.960    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Counter_tick/counter_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.862ns  (logic 4.981ns (45.854%)  route 5.881ns (54.146%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.557     5.078    U_Counter_tick/CLK
    SLICE_X54Y28         FDCE                                         r  U_Counter_tick/counter_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y28         FDCE (Prop_fdce_C_Q)         0.518     5.596 r  U_Counter_tick/counter_reg_reg[11]/Q
                         net (fo=11, routed)          1.033     6.629    U_Counter_tick/counter_reg[11]
    SLICE_X56Y27         LUT5 (Prop_lut5_I3_O)        0.146     6.775 r  U_Counter_tick/seg_OBUF[6]_inst_i_22/O
                         net (fo=3, routed)           0.880     7.655    U_Counter_tick/seg_OBUF[6]_inst_i_22_n_0
    SLICE_X57Y27         LUT6 (Prop_lut6_I3_O)        0.328     7.983 f  U_Counter_tick/seg_OBUF[6]_inst_i_10/O
                         net (fo=3, routed)           0.997     8.980    U_Counter_tick/seg_OBUF[6]_inst_i_10_n_0
    SLICE_X57Y26         LUT6 (Prop_lut6_I0_O)        0.124     9.104 r  U_Counter_tick/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.050    10.154    U_Counter_tick/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X58Y27         LUT4 (Prop_lut4_I1_O)        0.152    10.306 r  U_Counter_tick/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.922    12.228    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.713    15.940 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.940    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Counter_tick/counter_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.798ns  (logic 4.744ns (43.937%)  route 6.054ns (56.063%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.557     5.078    U_Counter_tick/CLK
    SLICE_X54Y28         FDCE                                         r  U_Counter_tick/counter_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y28         FDCE (Prop_fdce_C_Q)         0.518     5.596 r  U_Counter_tick/counter_reg_reg[11]/Q
                         net (fo=11, routed)          1.033     6.629    U_Counter_tick/counter_reg[11]
    SLICE_X56Y27         LUT5 (Prop_lut5_I3_O)        0.146     6.775 r  U_Counter_tick/seg_OBUF[6]_inst_i_22/O
                         net (fo=3, routed)           0.880     7.655    U_Counter_tick/seg_OBUF[6]_inst_i_22_n_0
    SLICE_X57Y27         LUT6 (Prop_lut6_I3_O)        0.328     7.983 r  U_Counter_tick/seg_OBUF[6]_inst_i_10/O
                         net (fo=3, routed)           0.997     8.980    U_Counter_tick/seg_OBUF[6]_inst_i_10_n_0
    SLICE_X57Y26         LUT6 (Prop_lut6_I0_O)        0.124     9.104 f  U_Counter_tick/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.050    10.154    U_Counter_tick/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X58Y27         LUT4 (Prop_lut4_I0_O)        0.124    10.278 r  U_Counter_tick/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.094    12.372    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    15.877 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.877    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Counter_tick/counter_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.725ns  (logic 4.760ns (44.380%)  route 5.965ns (55.620%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.557     5.078    U_Counter_tick/CLK
    SLICE_X54Y28         FDCE                                         r  U_Counter_tick/counter_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y28         FDCE (Prop_fdce_C_Q)         0.518     5.596 r  U_Counter_tick/counter_reg_reg[11]/Q
                         net (fo=11, routed)          1.033     6.629    U_Counter_tick/counter_reg[11]
    SLICE_X56Y27         LUT5 (Prop_lut5_I3_O)        0.146     6.775 r  U_Counter_tick/seg_OBUF[6]_inst_i_22/O
                         net (fo=3, routed)           0.880     7.655    U_Counter_tick/seg_OBUF[6]_inst_i_22_n_0
    SLICE_X57Y27         LUT6 (Prop_lut6_I3_O)        0.328     7.983 r  U_Counter_tick/seg_OBUF[6]_inst_i_10/O
                         net (fo=3, routed)           0.923     8.906    U_Counter_tick/seg_OBUF[6]_inst_i_10_n_0
    SLICE_X58Y27         LUT6 (Prop_lut6_I3_O)        0.124     9.030 r  U_Counter_tick/seg_OBUF[6]_inst_i_4/O
                         net (fo=6, routed)           1.250    10.281    U_Counter_tick/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X60Y24         LUT3 (Prop_lut3_I1_O)        0.124    10.405 r  U_Counter_tick/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.879    12.284    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    15.803 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.803    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Counter_tick/counter_reg_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.699ns  (logic 4.775ns (44.630%)  route 5.924ns (55.370%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.557     5.078    U_Counter_tick/CLK
    SLICE_X54Y28         FDCE                                         r  U_Counter_tick/counter_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y28         FDCE (Prop_fdce_C_Q)         0.518     5.596 r  U_Counter_tick/counter_reg_reg[11]/Q
                         net (fo=11, routed)          1.033     6.629    U_Counter_tick/counter_reg[11]
    SLICE_X56Y27         LUT5 (Prop_lut5_I3_O)        0.146     6.775 r  U_Counter_tick/seg_OBUF[6]_inst_i_22/O
                         net (fo=3, routed)           0.880     7.655    U_Counter_tick/seg_OBUF[6]_inst_i_22_n_0
    SLICE_X57Y27         LUT6 (Prop_lut6_I3_O)        0.328     7.983 r  U_Counter_tick/seg_OBUF[6]_inst_i_10/O
                         net (fo=3, routed)           0.923     8.906    U_Counter_tick/seg_OBUF[6]_inst_i_10_n_0
    SLICE_X58Y27         LUT6 (Prop_lut6_I3_O)        0.124     9.030 f  U_Counter_tick/seg_OBUF[6]_inst_i_4/O
                         net (fo=6, routed)           1.260    10.291    U_Counter_tick/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X60Y24         LUT3 (Prop_lut3_I2_O)        0.124    10.415 r  U_Counter_tick/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.828    12.242    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    15.778 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.778    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_Counter_tick/counter_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.575ns  (logic 1.490ns (57.853%)  route 1.085ns (42.147%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.554     1.437    U_Counter_tick/CLK
    SLICE_X54Y26         FDCE                                         r  U_Counter_tick/counter_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDCE (Prop_fdce_C_Q)         0.164     1.601 f  U_Counter_tick/counter_reg_reg[6]/Q
                         net (fo=3, routed)           0.208     1.809    U_Counter_tick/counter_reg[6]
    SLICE_X57Y26         LUT6 (Prop_lut6_I3_O)        0.045     1.854 r  U_Counter_tick/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.486     2.340    U_Counter_tick/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X60Y24         LUT3 (Prop_lut3_I0_O)        0.045     2.385 r  U_Counter_tick/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.392     2.777    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     4.013 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.013    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Counter_tick/counter_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.588ns  (logic 1.460ns (56.398%)  route 1.128ns (43.602%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.554     1.437    U_Counter_tick/CLK
    SLICE_X54Y26         FDCE                                         r  U_Counter_tick/counter_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDCE (Prop_fdce_C_Q)         0.164     1.601 r  U_Counter_tick/counter_reg_reg[7]/Q
                         net (fo=7, routed)           0.401     2.003    U_Counter_tick/counter_reg[7]
    SLICE_X58Y27         LUT6 (Prop_lut6_I2_O)        0.045     2.048 f  U_Counter_tick/seg_OBUF[6]_inst_i_4/O
                         net (fo=6, routed)           0.199     2.246    U_Counter_tick/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X58Y27         LUT4 (Prop_lut4_I2_O)        0.045     2.291 r  U_Counter_tick/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.528     2.819    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     4.025 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.025    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Counter_tick/counter_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.594ns  (logic 1.475ns (56.868%)  route 1.119ns (43.132%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.554     1.437    U_Counter_tick/CLK
    SLICE_X54Y26         FDCE                                         r  U_Counter_tick/counter_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDCE (Prop_fdce_C_Q)         0.164     1.601 r  U_Counter_tick/counter_reg_reg[6]/Q
                         net (fo=3, routed)           0.208     1.809    U_Counter_tick/counter_reg[6]
    SLICE_X57Y26         LUT6 (Prop_lut6_I3_O)        0.045     1.854 f  U_Counter_tick/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.485     2.339    U_Counter_tick/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X60Y24         LUT3 (Prop_lut3_I2_O)        0.045     2.384 r  U_Counter_tick/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.426     2.810    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     4.031 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.031    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Counter_tick/counter_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.610ns  (logic 1.525ns (58.411%)  route 1.086ns (41.589%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.554     1.437    U_Counter_tick/CLK
    SLICE_X54Y26         FDCE                                         r  U_Counter_tick/counter_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDCE (Prop_fdce_C_Q)         0.164     1.601 r  U_Counter_tick/counter_reg_reg[7]/Q
                         net (fo=7, routed)           0.395     1.996    U_Counter_tick/counter_reg[7]
    SLICE_X58Y27         LUT6 (Prop_lut6_I3_O)        0.045     2.041 f  U_Counter_tick/seg_OBUF[6]_inst_i_6/O
                         net (fo=3, routed)           0.234     2.275    U_Counter_tick/seg_OBUF[6]_inst_i_6_n_0
    SLICE_X58Y27         LUT4 (Prop_lut4_I2_O)        0.042     2.317 r  U_Counter_tick/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.457     2.774    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.274     4.048 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.048    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Counter_tick/counter_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.627ns  (logic 1.486ns (56.569%)  route 1.141ns (43.431%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.554     1.437    U_Counter_tick/CLK
    SLICE_X54Y26         FDCE                                         r  U_Counter_tick/counter_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDCE (Prop_fdce_C_Q)         0.164     1.601 r  U_Counter_tick/counter_reg_reg[7]/Q
                         net (fo=7, routed)           0.401     2.003    U_Counter_tick/counter_reg[7]
    SLICE_X58Y27         LUT6 (Prop_lut6_I2_O)        0.045     2.048 f  U_Counter_tick/seg_OBUF[6]_inst_i_4/O
                         net (fo=6, routed)           0.200     2.247    U_Counter_tick/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X58Y27         LUT5 (Prop_lut5_I2_O)        0.045     2.292 r  U_Counter_tick/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.540     2.832    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     4.065 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.065    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Counter_tick/counter_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.633ns  (logic 1.551ns (58.915%)  route 1.082ns (41.085%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.554     1.437    U_Counter_tick/CLK
    SLICE_X54Y26         FDCE                                         r  U_Counter_tick/counter_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDCE (Prop_fdce_C_Q)         0.164     1.601 f  U_Counter_tick/counter_reg_reg[6]/Q
                         net (fo=3, routed)           0.208     1.809    U_Counter_tick/counter_reg[6]
    SLICE_X57Y26         LUT6 (Prop_lut6_I3_O)        0.045     1.854 r  U_Counter_tick/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.486     2.340    U_Counter_tick/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X60Y24         LUT3 (Prop_lut3_I0_O)        0.046     2.386 r  U_Counter_tick/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.388     2.774    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.296     4.070 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.070    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_Counter_tick/counter_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.664ns  (logic 1.561ns (58.608%)  route 1.103ns (41.392%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.554     1.437    U_Counter_tick/CLK
    SLICE_X54Y26         FDCE                                         r  U_Counter_tick/counter_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y26         FDCE (Prop_fdce_C_Q)         0.164     1.601 r  U_Counter_tick/counter_reg_reg[7]/Q
                         net (fo=7, routed)           0.401     2.003    U_Counter_tick/counter_reg[7]
    SLICE_X58Y27         LUT6 (Prop_lut6_I2_O)        0.045     2.048 r  U_Counter_tick/seg_OBUF[6]_inst_i_4/O
                         net (fo=6, routed)           0.200     2.247    U_Counter_tick/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X58Y27         LUT5 (Prop_lut5_I2_O)        0.049     2.296 r  U_Counter_tick/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.502     2.798    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.303     4.101 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.101    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           101 Endpoints
Min Delay           101 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_fnd_cntl/U_Clk_Divider/r_counter_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.152ns  (logic 1.441ns (23.429%)  route 4.711ns (76.571%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=114, routed)         4.711     6.152    U_fnd_cntl/U_Clk_Divider/reset_IBUF
    SLICE_X62Y19         FDCE                                         f  U_fnd_cntl/U_Clk_Divider/r_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.508     4.849    U_fnd_cntl/U_Clk_Divider/r_counter_reg[18]_0
    SLICE_X62Y19         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_fnd_cntl/U_Clk_Divider/r_counter_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.011ns  (logic 1.441ns (23.978%)  route 4.570ns (76.022%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=114, routed)         4.570     6.011    U_fnd_cntl/U_Clk_Divider/reset_IBUF
    SLICE_X62Y20         FDCE                                         f  U_fnd_cntl/U_Clk_Divider/r_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.508     4.849    U_fnd_cntl/U_Clk_Divider/r_counter_reg[18]_0
    SLICE_X62Y20         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_fnd_cntl/U_Clk_Divider/r_counter_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.011ns  (logic 1.441ns (23.978%)  route 4.570ns (76.022%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=114, routed)         4.570     6.011    U_fnd_cntl/U_Clk_Divider/reset_IBUF
    SLICE_X62Y20         FDCE                                         f  U_fnd_cntl/U_Clk_Divider/r_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.508     4.849    U_fnd_cntl/U_Clk_Divider/r_counter_reg[18]_0
    SLICE_X62Y20         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_fnd_cntl/U_Clk_Divider/r_counter_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.011ns  (logic 1.441ns (23.978%)  route 4.570ns (76.022%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=114, routed)         4.570     6.011    U_fnd_cntl/U_Clk_Divider/reset_IBUF
    SLICE_X62Y20         FDCE                                         f  U_fnd_cntl/U_Clk_Divider/r_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.508     4.849    U_fnd_cntl/U_Clk_Divider/r_counter_reg[18]_0
    SLICE_X62Y20         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_fnd_cntl/U_Clk_Divider/r_counter_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.011ns  (logic 1.441ns (23.978%)  route 4.570ns (76.022%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=114, routed)         4.570     6.011    U_fnd_cntl/U_Clk_Divider/reset_IBUF
    SLICE_X62Y20         FDCE                                         f  U_fnd_cntl/U_Clk_Divider/r_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.508     4.849    U_fnd_cntl/U_Clk_Divider/r_counter_reg[18]_0
    SLICE_X62Y20         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_fnd_cntl/U_Clk_Divider/r_counter_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.860ns  (logic 1.441ns (24.595%)  route 4.419ns (75.405%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=114, routed)         4.419     5.860    U_fnd_cntl/U_Clk_Divider/reset_IBUF
    SLICE_X62Y21         FDCE                                         f  U_fnd_cntl/U_Clk_Divider/r_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.507     4.848    U_fnd_cntl/U_Clk_Divider/r_counter_reg[18]_0
    SLICE_X62Y21         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_fnd_cntl/U_Clk_Divider/r_counter_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.860ns  (logic 1.441ns (24.595%)  route 4.419ns (75.405%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=114, routed)         4.419     5.860    U_fnd_cntl/U_Clk_Divider/reset_IBUF
    SLICE_X62Y21         FDCE                                         f  U_fnd_cntl/U_Clk_Divider/r_counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.507     4.848    U_fnd_cntl/U_Clk_Divider/r_counter_reg[18]_0
    SLICE_X62Y21         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_fnd_cntl/U_Clk_Divider/r_counter_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.860ns  (logic 1.441ns (24.595%)  route 4.419ns (75.405%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=114, routed)         4.419     5.860    U_fnd_cntl/U_Clk_Divider/reset_IBUF
    SLICE_X62Y21         FDCE                                         f  U_fnd_cntl/U_Clk_Divider/r_counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.507     4.848    U_fnd_cntl/U_Clk_Divider/r_counter_reg[18]_0
    SLICE_X62Y21         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_fnd_cntl/U_Clk_Divider/r_counter_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.860ns  (logic 1.441ns (24.595%)  route 4.419ns (75.405%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=114, routed)         4.419     5.860    U_fnd_cntl/U_Clk_Divider/reset_IBUF
    SLICE_X62Y21         FDCE                                         f  U_fnd_cntl/U_Clk_Divider/r_counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.507     4.848    U_fnd_cntl/U_Clk_Divider/r_counter_reg[18]_0
    SLICE_X62Y21         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_counter_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_fnd_cntl/U_Clk_Divider/r_clk_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.741ns  (logic 1.441ns (25.103%)  route 4.300ns (74.897%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=114, routed)         4.300     5.741    U_fnd_cntl/U_Clk_Divider/reset_IBUF
    SLICE_X61Y24         FDCE                                         f  U_fnd_cntl/U_Clk_Divider/r_clk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.501     4.842    U_fnd_cntl/U_Clk_Divider/r_counter_reg[18]_0
    SLICE_X61Y24         FDCE                                         r  U_fnd_cntl/U_Clk_Divider/r_clk_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_BTN_Debounce_RUN_STOP/q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_BTN_Debounce_RUN_STOP/edge_detect_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.265ns  (logic 0.186ns (70.081%)  route 0.079ns (29.919%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y22         FDCE                         0.000     0.000 r  U_BTN_Debounce_RUN_STOP/q_reg_reg[2]/C
    SLICE_X57Y22         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U_BTN_Debounce_RUN_STOP/q_reg_reg[2]/Q
                         net (fo=3, routed)           0.079     0.220    U_BTN_Debounce_RUN_STOP/q_next[1]
    SLICE_X56Y22         LUT5 (Prop_lut5_I2_O)        0.045     0.265 r  U_BTN_Debounce_RUN_STOP/edge_detect_i_1/O
                         net (fo=1, routed)           0.000     0.265    U_BTN_Debounce_RUN_STOP/btn_debounce
    SLICE_X56Y22         FDCE                                         r  U_BTN_Debounce_RUN_STOP/edge_detect_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.824     1.951    U_BTN_Debounce_RUN_STOP/CLK
    SLICE_X56Y22         FDCE                                         r  U_BTN_Debounce_RUN_STOP/edge_detect_reg/C

Slack:                    inf
  Source:                 U_BTN_Debounce_CLEAR/q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_BTN_Debounce_CLEAR/edge_detect_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.382ns  (logic 0.209ns (54.758%)  route 0.173ns (45.242%))
  Logic Levels:           2  (FDCE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y23         FDCE                         0.000     0.000 r  U_BTN_Debounce_CLEAR/q_reg_reg[0]/C
    SLICE_X52Y23         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  U_BTN_Debounce_CLEAR/q_reg_reg[0]/Q
                         net (fo=2, routed)           0.173     0.337    U_BTN_Debounce_CLEAR/q_reg_reg_n_0_[0]
    SLICE_X54Y23         LUT5 (Prop_lut5_I3_O)        0.045     0.382 r  U_BTN_Debounce_CLEAR/edge_detect_i_1__0/O
                         net (fo=1, routed)           0.000     0.382    U_BTN_Debounce_CLEAR/btn_debounce
    SLICE_X54Y23         FDCE                                         r  U_BTN_Debounce_CLEAR/edge_detect_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.822     1.949    U_BTN_Debounce_CLEAR/CLK
    SLICE_X54Y23         FDCE                                         r  U_BTN_Debounce_CLEAR/edge_detect_reg/C

Slack:                    inf
  Source:                 U_BTN_Debounce_RUN_STOP/q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_Control_unit/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.518ns  (logic 0.231ns (44.606%)  route 0.287ns (55.394%))
  Logic Levels:           3  (FDCE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y22         FDCE                         0.000     0.000 r  U_BTN_Debounce_RUN_STOP/q_reg_reg[2]/C
    SLICE_X57Y22         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  U_BTN_Debounce_RUN_STOP/q_reg_reg[2]/Q
                         net (fo=3, routed)           0.077     0.218    U_BTN_Debounce_RUN_STOP/q_next[1]
    SLICE_X56Y22         LUT6 (Prop_lut6_I3_O)        0.045     0.263 r  U_BTN_Debounce_RUN_STOP/FSM_onehot_state[2]_i_2/O
                         net (fo=3, routed)           0.209     0.473    U_Control_unit/FSM_onehot_state_reg[2]_0
    SLICE_X56Y24         LUT3 (Prop_lut3_I2_O)        0.045     0.518 r  U_Control_unit/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.518    U_Control_unit/FSM_onehot_state[1]_i_1_n_0
    SLICE_X56Y24         FDCE                                         r  U_Control_unit/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.821     1.948    U_Control_unit/CLK
    SLICE_X56Y24         FDCE                                         r  U_Control_unit/FSM_onehot_state_reg[1]/C

Slack:                    inf
  Source:                 U_BTN_Debounce_RUN_STOP/q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_Control_unit/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.519ns  (logic 0.232ns (44.713%)  route 0.287ns (55.287%))
  Logic Levels:           3  (FDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y22         FDCE                         0.000     0.000 r  U_BTN_Debounce_RUN_STOP/q_reg_reg[2]/C
    SLICE_X57Y22         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  U_BTN_Debounce_RUN_STOP/q_reg_reg[2]/Q
                         net (fo=3, routed)           0.077     0.218    U_BTN_Debounce_RUN_STOP/q_next[1]
    SLICE_X56Y22         LUT6 (Prop_lut6_I3_O)        0.045     0.263 r  U_BTN_Debounce_RUN_STOP/FSM_onehot_state[2]_i_2/O
                         net (fo=3, routed)           0.209     0.473    U_Control_unit/FSM_onehot_state_reg[2]_0
    SLICE_X56Y24         LUT5 (Prop_lut5_I0_O)        0.046     0.519 r  U_Control_unit/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.519    U_Control_unit/FSM_onehot_state[2]_i_1_n_0
    SLICE_X56Y24         FDCE                                         r  U_Control_unit/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.821     1.948    U_Control_unit/CLK
    SLICE_X56Y24         FDCE                                         r  U_Control_unit/FSM_onehot_state_reg[2]/C

Slack:                    inf
  Source:                 U_BTN_Debounce_RUN_STOP/q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U_Control_unit/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.599ns  (logic 0.231ns (38.573%)  route 0.368ns (61.427%))
  Logic Levels:           3  (FDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y22         FDCE                         0.000     0.000 r  U_BTN_Debounce_RUN_STOP/q_reg_reg[2]/C
    SLICE_X57Y22         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  U_BTN_Debounce_RUN_STOP/q_reg_reg[2]/Q
                         net (fo=3, routed)           0.077     0.218    U_BTN_Debounce_RUN_STOP/q_next[1]
    SLICE_X56Y22         LUT6 (Prop_lut6_I3_O)        0.045     0.263 r  U_BTN_Debounce_RUN_STOP/FSM_onehot_state[2]_i_2/O
                         net (fo=3, routed)           0.290     0.554    U_Control_unit/FSM_onehot_state_reg[2]_0
    SLICE_X56Y24         LUT5 (Prop_lut5_I0_O)        0.045     0.599 r  U_Control_unit/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.599    U_Control_unit/FSM_onehot_state[0]_i_1_n_0
    SLICE_X56Y24         FDPE                                         r  U_Control_unit/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.821     1.948    U_Control_unit/CLK
    SLICE_X56Y24         FDPE                                         r  U_Control_unit/FSM_onehot_state_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_BTN_Debounce_CLEAR/counter_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.410ns  (logic 0.210ns (14.861%)  route 1.200ns (85.139%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=114, routed)         1.200     1.410    U_BTN_Debounce_CLEAR/reset_IBUF
    SLICE_X53Y20         FDCE                                         f  U_BTN_Debounce_CLEAR/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.826     1.953    U_BTN_Debounce_CLEAR/CLK
    SLICE_X53Y20         FDCE                                         r  U_BTN_Debounce_CLEAR/counter_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_BTN_Debounce_CLEAR/counter_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.410ns  (logic 0.210ns (14.861%)  route 1.200ns (85.139%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=114, routed)         1.200     1.410    U_BTN_Debounce_CLEAR/reset_IBUF
    SLICE_X53Y20         FDCE                                         f  U_BTN_Debounce_CLEAR/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.826     1.953    U_BTN_Debounce_CLEAR/CLK
    SLICE_X53Y20         FDCE                                         r  U_BTN_Debounce_CLEAR/counter_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_BTN_Debounce_CLEAR/counter_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.481ns  (logic 0.210ns (14.151%)  route 1.271ns (85.849%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=114, routed)         1.271     1.481    U_BTN_Debounce_CLEAR/reset_IBUF
    SLICE_X53Y21         FDCE                                         f  U_BTN_Debounce_CLEAR/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.825     1.952    U_BTN_Debounce_CLEAR/CLK
    SLICE_X53Y21         FDCE                                         r  U_BTN_Debounce_CLEAR/counter_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_BTN_Debounce_CLEAR/counter_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.481ns  (logic 0.210ns (14.151%)  route 1.271ns (85.849%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=114, routed)         1.271     1.481    U_BTN_Debounce_CLEAR/reset_IBUF
    SLICE_X53Y21         FDCE                                         f  U_BTN_Debounce_CLEAR/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.825     1.952    U_BTN_Debounce_CLEAR/CLK
    SLICE_X53Y21         FDCE                                         r  U_BTN_Debounce_CLEAR/counter_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            U_BTN_Debounce_CLEAR/counter_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.481ns  (logic 0.210ns (14.151%)  route 1.271ns (85.849%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=114, routed)         1.271     1.481    U_BTN_Debounce_CLEAR/reset_IBUF
    SLICE_X53Y21         FDCE                                         f  U_BTN_Debounce_CLEAR/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.825     1.952    U_BTN_Debounce_CLEAR/CLK
    SLICE_X53Y21         FDCE                                         r  U_BTN_Debounce_CLEAR/counter_reg[5]/C





