# ðŸ‡®ðŸ‡³ India_RISC-V_Chip_Tapeout

Welcome to my personal repository for the **RISC-V Tapeout Program by VSDIAT**, Indiaâ€™s largest open-source silicon design initiative.  
This space documents my journey into silicon design.

---

## ðŸ™ Gratitude

Iâ€™m deeply thankful to:

- **VSDIAT** for launching this visionary program and making high-impact chip design education accessible to students across India.
- **Mentors and Organizers** for their clarity, guidance, and commitment to democratizing hardware innovation.
- **The Community** for fostering collaboration, reproducible learning, and public documentation.

> Thank you for creating a space where learning, innovation, and contribution thrive.

---

## ðŸŽ¯ Program Vision

This program empowers students to take a processor from **RTL to GDSII** using fully open-source tools.  
Itâ€™s not just a course â€” itâ€™s a movement to build Indiaâ€™s semiconductor future through hands-on learning and community-driven growth.

---

## ðŸ“š What Iâ€™m Learning

Each week, I explore key stages of the SoC design flow:

- âœï¸ Writing modular Verilog for processor-grade IP  
- ðŸ” Simulating with GTKWave and building waveform-based testbenches  
- ðŸ§  Synthesizing RTL using Yosys  
- ðŸ—ï¸ Performing physical design with OpenLane and layout visualization in Magic  
- ðŸ“ˆ Documenting progress for public sharing and reproducible workflows

Even as a beginner, the structured milestones and open-source tooling make it possible to build real silicon-grade designs.

## ðŸŒ± Why This Matters

This repository is my contribution to Indiaâ€™s open hardware movement.  
It reflects my commitment to:

- ðŸ” Reproducible learning and workflow automation  
- ðŸ“¢ Public documentation and community empowerment  
- ðŸ§­ Strategic thinking toward scalable hardware innovation

---


> â€œFrom RTL to GDSII â€” every step I take is a step toward Indiaâ€™s silicon future.â€  
> â€” Roopesh

