# 
# Synthesis run script generated by Vivado
# 

set TIME_start [clock seconds] 
namespace eval ::optrace {
  variable script "C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.runs/synth_1/cpm_qdma_ep_part_wrapper.tcl"
  variable category "vivado_synth"
}

# Try to connect to running dispatch if we haven't done so already.
# This code assumes that the Tcl interpreter is not using threads,
# since the ::dispatch::connected variable isn't mutex protected.
if {![info exists ::dispatch::connected]} {
  namespace eval ::dispatch {
    variable connected false
    if {[llength [array get env XILINX_CD_CONNECT_ID]] > 0} {
      set result "true"
      if {[catch {
        if {[lsearch -exact [package names] DispatchTcl] < 0} {
          set result [load librdi_cd_clienttcl[info sharedlibextension]] 
        }
        if {$result eq "false"} {
          puts "WARNING: Could not load dispatch client library"
        }
        set connect_id [ ::dispatch::init_client -mode EXISTING_SERVER ]
        if { $connect_id eq "" } {
          puts "WARNING: Could not initialize dispatch client"
        } else {
          puts "INFO: Dispatch client connection id - $connect_id"
          set connected true
        }
      } catch_res]} {
        puts "WARNING: failed to connect to dispatch server - $catch_res"
      }
    }
  }
}
if {$::dispatch::connected} {
  # Remove the dummy proc if it exists.
  if { [expr {[llength [info procs ::OPTRACE]] > 0}] } {
    rename ::OPTRACE ""
  }
  proc ::OPTRACE { task action {tags {} } } {
    ::vitis_log::op_trace "$task" $action -tags $tags -script $::optrace::script -category $::optrace::category
  }
  # dispatch is generic. We specifically want to attach logging.
  ::vitis_log::connect_client
} else {
  # Add dummy proc if it doesn't exist.
  if { [expr {[llength [info procs ::OPTRACE]] == 0}] } {
    proc ::OPTRACE {{arg1 \"\" } {arg2 \"\"} {arg3 \"\" } {arg4 \"\"} {arg5 \"\" } {arg6 \"\"}} {
        # Do nothing
    }
  }
}

proc create_report { reportName command } {
  set status "."
  append status $reportName ".fail"
  if { [file exists $status] } {
    eval file delete [glob $status]
  }
  send_msg_id runtcl-4 info "Executing : $command"
  set retval [eval catch { $command } msg]
  if { $retval != 0 } {
    set fp [open $status w]
    close $fp
    send_msg_id runtcl-5 warning "$msg"
  }
}
OPTRACE "synth_1" START { ROLLUP_AUTO }
set_param chipscope.maxJobs 6
set_param chipscope.flow 0
OPTRACE "Creating in-memory project" START { }
create_project -in_memory -part xcvp1202-vsva2785-3HP-e-S

set_param project.singleFileAddWarning.threshold 0
set_param project.compositeFile.enableAutoGeneration 0
set_param synth.vivado.isSynthRun true
set_msg_config -source 4 -id {IP_Flow 19-2162} -severity warning -new_severity info
set_property webtalk.parent_dir C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.cache/wt [current_project]
set_property parent.project_path C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.xpr [current_project]
set_property XPM_LIBRARIES {XPM_CDC XPM_FIFO XPM_MEMORY} [current_project]
set_property default_lib xil_defaultlib [current_project]
set_property target_language Verilog [current_project]
set_property ip_output_repo c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.cache/ip [current_project]
set_property ip_cache_permissions {read write} [current_project]
OPTRACE "Creating in-memory project" END { }
OPTRACE "Adding files" START { }
read_verilog C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/qdma_stm_defines.svh
set_property file_type "Verilog Header" [get_files C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/qdma_stm_defines.svh]
read_mem C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/common/nsln/nocattrs.dat
read_verilog -library xil_defaultlib -sv {
  C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/ST_c2h.sv
  C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/ST_c2h_cmpt.sv
  C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/ST_h2c.sv
  C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/ST_h2c_crdt.sv
  C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/axi_st_module.sv
  C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/crc32_gen.sv
  C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/desc_cnt.sv
  C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/dsc_byp_c2h.sv
  C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/dsc_byp_h2c.sv
  C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/dsc_crdt.sv
  C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/dsc_crdt_mux.sv
  C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/dsc_crdt_wrapper.sv
  C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/l3fwd_cntr.sv
  C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/next_queue_fifo.sv
  C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/perf_cntr.sv
  C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/qdma_app.sv
  C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/queue_cnts.sv
  C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/user_control.sv
  C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/imports/exdes/design_1_wrapper.sv
}
add_files C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.srcs/sources_1/bd/cpm_qdma_ep_part/cpm_qdma_ep_part.bd
set_property used_in_implementation false [get_files -all c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_bram_ctrl_0_bram1_0/cpm_qdma_ep_part_axi_bram_ctrl_0_bram1_0_waivers.xdc]
set_property used_in_implementation false [get_files -all c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_bram_ctrl_0_bram1_0/cpm_qdma_ep_part_axi_bram_ctrl_0_bram1_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_bram_ctrl_0_bram_0/cpm_qdma_ep_part_axi_bram_ctrl_0_bram_0_waivers.xdc]
set_property used_in_implementation false [get_files -all c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_bram_ctrl_0_bram_0/cpm_qdma_ep_part_axi_bram_ctrl_0_bram_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_0/xdc/bd_8dca_S00_AXI_nmu_0.xdc]
set_property used_in_implementation false [get_files -all c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_2/xdc/bd_8dca_S01_AXI_nmu_0.xdc]
set_property used_in_implementation false [get_files -all c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_3/xdc/bd_8dca_M01_AXI_nsu_0.xdc]
set_property used_in_implementation false [get_files -all c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_4/xdc/bd_8dca_M02_AXI_nsu_0.xdc]
set_property used_in_implementation false [get_files -all c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_5/xdc/bd_8dca_M00_AXI_nsu_0.xdc]
set_property used_in_implementation false [get_files -all c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/hdl/par/bd_8dca_MC0_ddrc_0_ip.xdc]
set_property used_in_implementation false [get_files -all c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/cpm_qdma_ep_part_axi_noc_0_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/cpm_qdma_ep_part_axi_noc_0_0_board.xdc]
set_property used_in_implementation false [get_files -all c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/cpm_qdma_ep_part_axi_noc_0_0.xdc]
set_property used_in_implementation false [get_files -all c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_1/bd_0679_psr_aclk_0_board.xdc]
set_property used_in_implementation false [get_files -all c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_1/bd_0679_psr_aclk_0.xdc]
set_property used_in_implementation false [get_files -all c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_5/bd_0679_s00a2s_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_6/bd_0679_sarn_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_6/bd_0679_sarn_0_clocks.xdc]
set_property used_in_implementation false [get_files -all c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_7/bd_0679_srn_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_7/bd_0679_srn_0_clocks.xdc]
set_property used_in_implementation false [get_files -all c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_8/bd_0679_sawn_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_8/bd_0679_sawn_0_clocks.xdc]
set_property used_in_implementation false [get_files -all c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_9/bd_0679_swn_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_9/bd_0679_swn_0_clocks.xdc]
set_property used_in_implementation false [get_files -all c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_10/bd_0679_sbn_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_10/bd_0679_sbn_0_clocks.xdc]
set_property used_in_implementation false [get_files -all c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/bd_0/ip/ip_11/bd_0679_m00s2a_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_0_0/smartconnect.xdc]
set_property used_in_implementation false [get_files -all c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/ip/ip_1/bd_c628_psr0_0_board.xdc]
set_property used_in_implementation false [get_files -all c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/ip/ip_1/bd_c628_psr0_0.xdc]
set_property used_in_implementation false [get_files -all c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/ip/ip_2/bd_c628_psr_aclk_0_board.xdc]
set_property used_in_implementation false [get_files -all c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/ip/ip_2/bd_c628_psr_aclk_0.xdc]
set_property used_in_implementation false [get_files -all c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/ip/ip_3/bd_c628_psr_aclk1_0_board.xdc]
set_property used_in_implementation false [get_files -all c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/ip/ip_3/bd_c628_psr_aclk1_0.xdc]
set_property used_in_implementation false [get_files -all c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/ip/ip_7/bd_c628_s00a2s_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/ip/ip_8/bd_c628_sarn_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/ip/ip_8/bd_c628_sarn_0_clocks.xdc]
set_property used_in_implementation false [get_files -all c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/ip/ip_9/bd_c628_srn_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/ip/ip_9/bd_c628_srn_0_clocks.xdc]
set_property used_in_implementation false [get_files -all c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/ip/ip_10/bd_c628_sawn_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/ip/ip_10/bd_c628_sawn_0_clocks.xdc]
set_property used_in_implementation false [get_files -all c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/ip/ip_11/bd_c628_swn_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/ip/ip_11/bd_c628_swn_0_clocks.xdc]
set_property used_in_implementation false [get_files -all c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/ip/ip_12/bd_c628_sbn_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/ip/ip_12/bd_c628_sbn_0_clocks.xdc]
set_property used_in_implementation false [get_files -all c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/bd_0/ip/ip_13/bd_c628_m00s2a_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_smartconnect_1_0/smartconnect.xdc]
set_property used_in_implementation false [get_files -all c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_proc_sys_reset_0_0/cpm_qdma_ep_part_proc_sys_reset_0_0_board.xdc]
set_property used_in_implementation false [get_files -all c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_proc_sys_reset_0_0/cpm_qdma_ep_part_proc_sys_reset_0_0.xdc]
set_property used_in_implementation false [get_files -all c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_0/bd_a532_pspmc_0_0.xdc]
set_property used_in_synthesis false [get_files -all c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_0/pspmc_v1_4/constraints/usr_constraints.xdc]
set_property used_in_implementation false [get_files -all c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_0/pspmc_v1_4/constraints/usr_constraints.xdc]
set_property used_in_implementation false [get_files -all c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/ip_0/synth/bd_a532_cpm_0_0_gt_quad_2_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/ip_0/bd_a532_cpm_0_0_gt_quad_2.xdc]
set_property used_in_implementation false [get_files -all c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/ip_1/synth/bd_a532_cpm_0_0_gt_quad_3_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/ip_1/bd_a532_cpm_0_0_gt_quad_3.xdc]
set_property used_in_implementation false [get_files -all c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/ip_cpm5.xdc]
set_property used_in_implementation false [get_files -all c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/synth/bd_a532_cpm_0_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/bd_a532_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_pcie_qdma_mailbox_0_0/cpm_qdma_ep_part_pcie_qdma_mailbox_0_0_ooc.xdc]
set_property used_in_implementation false [get_files -all c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/cpm_qdma_ep_part_ooc.xdc]
set_property used_in_synthesis false [get_files -all C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/nsln/cpm_qdma_ep_part.nts]
set_property used_in_implementation false [get_files -all C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/nsln/cpm_qdma_ep_part.nts]
set_property used_in_synthesis false [get_files -all C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/nsln/cpm_qdma_ep_part.ncr]
set_property used_in_implementation false [get_files -all C:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/nsln/cpm_qdma_ep_part.ncr]
set_property used_in_implementation false [get_files -all c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_axi_noc_0_0/bd_0/ip/ip_6/ip_0/bd_8dca_MC0_ddrc_0_phy_ddrmc.elf]
set_property used_in_synthesis false [get_files -all c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/ip_0/bd_a532_cpm_0_0_gt_quad_2.mem]
set_property used_in_implementation false [get_files -all c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/ip_0/bd_a532_cpm_0_0_gt_quad_2.mem]
set_property used_in_synthesis false [get_files -all c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/ip_1/bd_a532_cpm_0_0_gt_quad_3.mem]
set_property used_in_implementation false [get_files -all c:/Vulcan/Protocol/PCie/versal_pcie_gen5/versal_pcie_gen5.gen/sources_1/bd/cpm_qdma_ep_part/ip/cpm_qdma_ep_part_versal_cips_0_0/bd_0/ip/ip_1/ip_1/bd_a532_cpm_0_0_gt_quad_3.mem]

OPTRACE "Adding files" END { }
# Mark all dcp files as not used in implementation to prevent them from being
# stitched into the results of this synthesis run. Any black boxes in the
# design are intentionally left as such for best results. Dcp files will be
# stitched into the design at a later time, either when this synthesis run is
# opened, or when it is stitched into a dependent implementation run.
foreach dcp [get_files -quiet -all -filter file_type=="Design\ Checkpoint"] {
  set_property used_in_implementation false $dcp
}
read_xdc C:/Xilinx/Vivado/2023.2/data/xhub/ced/XilinxCEDStore/ced/Xilinx/IPI/Versal_CPM_QDMA_EP_Design_PartBased/constraints/config_v_bs_compress.xdc
set_property used_in_implementation false [get_files C:/Xilinx/Vivado/2023.2/data/xhub/ced/XilinxCEDStore/ced/Xilinx/IPI/Versal_CPM_QDMA_EP_Design_PartBased/constraints/config_v_bs_compress.xdc]

read_xdc C:/Xilinx/Vivado/2023.2/data/xhub/ced/XilinxCEDStore/ced/Xilinx/IPI/Versal_CPM_QDMA_EP_Design_PartBased/constraints/vpk120_schematic.xdc
set_property used_in_implementation false [get_files C:/Xilinx/Vivado/2023.2/data/xhub/ced/XilinxCEDStore/ced/Xilinx/IPI/Versal_CPM_QDMA_EP_Design_PartBased/constraints/vpk120_schematic.xdc]

read_xdc dont_touch.xdc
set_property used_in_implementation false [get_files dont_touch.xdc]
set_param ips.enableIPCacheLiteLoad 1
close [open __synthesis_is_running__ w]

OPTRACE "synth_design" START { }
synth_design -top cpm_qdma_ep_part_wrapper -part xcvp1202-vsva2785-3HP-e-S
OPTRACE "synth_design" END { }
if { [get_msg_config -count -severity {CRITICAL WARNING}] > 0 } {
 send_msg_id runtcl-6 info "Synthesis results are not added to the cache due to CRITICAL_WARNING"
}


OPTRACE "write_checkpoint" START { CHECKPOINT }
# disable binary constraint mode for synth run checkpoints
set_param constraints.enableBinaryConstraints false
write_checkpoint -force -noxdef cpm_qdma_ep_part_wrapper.dcp
OPTRACE "write_checkpoint" END { }
OPTRACE "synth reports" START { REPORT }
create_report "synth_1_synth_report_utilization_0" "report_utilization -file cpm_qdma_ep_part_wrapper_utilization_synth.rpt -pb cpm_qdma_ep_part_wrapper_utilization_synth.pb"
OPTRACE "synth reports" END { }
file delete __synthesis_is_running__
close [open __synthesis_is_complete__ w]
OPTRACE "synth_1" END { }
