Determining compilation order of HDL files.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/subir/Desktop/VHDL Projects/carry_save/carry_save.srcs/sources_1/new/carry_save.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity carry_save_adder
