{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 13 21:35:42 2018 " "Info: Processing started: Tue Nov 13 21:35:42 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DDS -c DDS " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DDS -c DDS" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA_Controller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file VGA_Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Info: Found entity 1: VGA_Controller" {  } { { "VGA_Controller.v" "" { Text "F:/nuaa_homework/DDS/VGA_Controller.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA_Audio_PLL.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file VGA_Audio_PLL.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Audio_PLL " "Info: Found entity 1: VGA_Audio_PLL" {  } { { "VGA_Audio_PLL.v" "" { Text "F:/nuaa_homework/DDS/VGA_Audio_PLL.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SEG7_LUT.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file SEG7_LUT.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Info: Found entity 1: SEG7_LUT" {  } { { "SEG7_LUT.v" "" { Text "F:/nuaa_homework/DDS/SEG7_LUT.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LCD_Controller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file LCD_Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Controller " "Info: Found entity 1: LCD_Controller" {  } { { "LCD_Controller.v" "" { Text "F:/nuaa_homework/DDS/LCD_Controller.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DDS.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file DDS.v" { { "Info" "ISGN_ENTITY_NAME" "1 DDS " "Info: Found entity 1: DDS" {  } { { "DDS.v" "" { Text "F:/nuaa_homework/DDS/DDS.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 f2M " "Info: Found entity 2: f2M" {  } { { "DDS.v" "" { Text "F:/nuaa_homework/DDS/DDS.v" 118 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LCD.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file LCD.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD " "Info: Found entity 1: LCD" {  } { { "LCD.v" "" { Text "F:/nuaa_homework/DDS/LCD.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singleRST.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file singleRST.v" { { "Info" "ISGN_ENTITY_NAME" "1 singleRST " "Info: Found entity 1: singleRST" {  } { { "singleRST.v" "" { Text "F:/nuaa_homework/DDS/singleRST.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "f_display.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file f_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 f_display " "Info: Found entity 1: f_display" {  } { { "f_display.v" "" { Text "F:/nuaa_homework/DDS/f_display.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DDS_ROM.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file DDS_ROM.v" { { "Info" "ISGN_ENTITY_NAME" "1 DDS_ROM " "Info: Found entity 1: DDS_ROM" {  } { { "DDS_ROM.v" "" { Text "F:/nuaa_homework/DDS/DDS_ROM.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "DDS " "Info: Elaborating entity \"DDS\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 DDS.v(107) " "Warning (10230): Verilog HDL assignment warning at DDS.v(107): truncated value with size 32 to match size of target (30)" {  } { { "DDS.v" "" { Text "F:/nuaa_homework/DDS/DDS.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS DDS.v(16) " "Warning (10034): Output port \"VGA_HS\" at DDS.v(16) has no driver" {  } { { "DDS.v" "" { Text "F:/nuaa_homework/DDS/DDS.v" 16 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS DDS.v(17) " "Warning (10034): Output port \"VGA_VS\" at DDS.v(17) has no driver" {  } { { "DDS.v" "" { Text "F:/nuaa_homework/DDS/DDS.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC DDS.v(20) " "Warning (10034): Output port \"VGA_SYNC\" at DDS.v(20) has no driver" {  } { { "DDS.v" "" { Text "F:/nuaa_homework/DDS/DDS.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f2M f2M:dds_f2M " "Info: Elaborating entity \"f2M\" for hierarchy \"f2M:dds_f2M\"" {  } { { "DDS.v" "dds_f2M" { Text "F:/nuaa_homework/DDS/DDS.v" 37 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 DDS.v(120) " "Warning (10230): Verilog HDL assignment warning at DDS.v(120): truncated value with size 32 to match size of target (30)" {  } { { "DDS.v" "" { Text "F:/nuaa_homework/DDS/DDS.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 DDS.v(122) " "Warning (10230): Verilog HDL assignment warning at DDS.v(122): truncated value with size 32 to match size of target (30)" {  } { { "DDS.v" "" { Text "F:/nuaa_homework/DDS/DDS.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "singleRST singleRST:dds_sRST " "Info: Elaborating entity \"singleRST\" for hierarchy \"singleRST:dds_sRST\"" {  } { { "DDS.v" "dds_sRST" { Text "F:/nuaa_homework/DDS/DDS.v" 38 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD LCD:dds_LCD " "Info: Elaborating entity \"LCD\" for hierarchy \"LCD:dds_LCD\"" {  } { { "DDS.v" "dds_LCD" { Text "F:/nuaa_homework/DDS/DDS.v" 46 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 LCD.v(58) " "Warning (10230): Verilog HDL assignment warning at LCD.v(58): truncated value with size 32 to match size of target (18)" {  } { { "LCD.v" "" { Text "F:/nuaa_homework/DDS/LCD.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 LCD.v(66) " "Warning (10230): Verilog HDL assignment warning at LCD.v(66): truncated value with size 32 to match size of target (6)" {  } { { "LCD.v" "" { Text "F:/nuaa_homework/DDS/LCD.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "LCD.v(76) " "Warning (10270): Verilog HDL Case Statement warning at LCD.v(76): incomplete case statement has no default case item" {  } { { "LCD.v" "" { Text "F:/nuaa_homework/DDS/LCD.v" 76 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LUT_DATA LCD.v(76) " "Warning (10240): Verilog HDL Always Construct warning at LCD.v(76): inferring latch(es) for variable \"LUT_DATA\", which holds its previous value in one or more paths through the always construct" {  } { { "LCD.v" "" { Text "F:/nuaa_homework/DDS/LCD.v" 76 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[0\] LCD.v(76) " "Info (10041): Inferred latch for \"LUT_DATA\[0\]\" at LCD.v(76)" {  } { { "LCD.v" "" { Text "F:/nuaa_homework/DDS/LCD.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[1\] LCD.v(76) " "Info (10041): Inferred latch for \"LUT_DATA\[1\]\" at LCD.v(76)" {  } { { "LCD.v" "" { Text "F:/nuaa_homework/DDS/LCD.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[2\] LCD.v(76) " "Info (10041): Inferred latch for \"LUT_DATA\[2\]\" at LCD.v(76)" {  } { { "LCD.v" "" { Text "F:/nuaa_homework/DDS/LCD.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[3\] LCD.v(76) " "Info (10041): Inferred latch for \"LUT_DATA\[3\]\" at LCD.v(76)" {  } { { "LCD.v" "" { Text "F:/nuaa_homework/DDS/LCD.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[4\] LCD.v(76) " "Info (10041): Inferred latch for \"LUT_DATA\[4\]\" at LCD.v(76)" {  } { { "LCD.v" "" { Text "F:/nuaa_homework/DDS/LCD.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[5\] LCD.v(76) " "Info (10041): Inferred latch for \"LUT_DATA\[5\]\" at LCD.v(76)" {  } { { "LCD.v" "" { Text "F:/nuaa_homework/DDS/LCD.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[6\] LCD.v(76) " "Info (10041): Inferred latch for \"LUT_DATA\[6\]\" at LCD.v(76)" {  } { { "LCD.v" "" { Text "F:/nuaa_homework/DDS/LCD.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[7\] LCD.v(76) " "Info (10041): Inferred latch for \"LUT_DATA\[7\]\" at LCD.v(76)" {  } { { "LCD.v" "" { Text "F:/nuaa_homework/DDS/LCD.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[8\] LCD.v(76) " "Info (10041): Inferred latch for \"LUT_DATA\[8\]\" at LCD.v(76)" {  } { { "LCD.v" "" { Text "F:/nuaa_homework/DDS/LCD.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Controller LCD:dds_LCD\|LCD_Controller:u0 " "Info: Elaborating entity \"LCD_Controller\" for hierarchy \"LCD:dds_LCD\|LCD_Controller:u0\"" {  } { { "LCD.v" "u0" { Text "F:/nuaa_homework/DDS/LCD.v" 133 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 LCD_Controller.v(66) " "Warning (10230): Verilog HDL assignment warning at LCD_Controller.v(66): truncated value with size 32 to match size of target (5)" {  } { { "LCD_Controller.v" "" { Text "F:/nuaa_homework/DDS/LCD_Controller.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f_display f_display:dds_f_display " "Info: Elaborating entity \"f_display\" for hierarchy \"f_display:dds_f_display\"" {  } { { "DDS.v" "dds_f_display" { Text "F:/nuaa_homework/DDS/DDS.v" 57 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 f_display.v(17) " "Warning (10230): Verilog HDL assignment warning at f_display.v(17): truncated value with size 32 to match size of target (4)" {  } { { "f_display.v" "" { Text "F:/nuaa_homework/DDS/f_display.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 f_display.v(18) " "Warning (10230): Verilog HDL assignment warning at f_display.v(18): truncated value with size 32 to match size of target (4)" {  } { { "f_display.v" "" { Text "F:/nuaa_homework/DDS/f_display.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 f_display.v(19) " "Warning (10230): Verilog HDL assignment warning at f_display.v(19): truncated value with size 32 to match size of target (4)" {  } { { "f_display.v" "" { Text "F:/nuaa_homework/DDS/f_display.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 f_display.v(20) " "Warning (10230): Verilog HDL assignment warning at f_display.v(20): truncated value with size 32 to match size of target (4)" {  } { { "f_display.v" "" { Text "F:/nuaa_homework/DDS/f_display.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 f_display.v(21) " "Warning (10230): Verilog HDL assignment warning at f_display.v(21): truncated value with size 32 to match size of target (4)" {  } { { "f_display.v" "" { Text "F:/nuaa_homework/DDS/f_display.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT f_display:dds_f_display\|SEG7_LUT:S0 " "Info: Elaborating entity \"SEG7_LUT\" for hierarchy \"f_display:dds_f_display\|SEG7_LUT:S0\"" {  } { { "f_display.v" "S0" { Text "F:/nuaa_homework/DDS/f_display.v" 43 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DDS_ROM DDS_ROM:dds_sin_table " "Info: Elaborating entity \"DDS_ROM\" for hierarchy \"DDS_ROM:dds_sin_table\"" {  } { { "DDS.v" "dds_sin_table" { Text "F:/nuaa_homework/DDS/DDS.v" 63 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DDS_ROM:dds_sin_table\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"DDS_ROM:dds_sin_table\|altsyncram:altsyncram_component\"" {  } { { "DDS_ROM.v" "altsyncram_component" { Text "F:/nuaa_homework/DDS/DDS_ROM.v" 81 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DDS_ROM:dds_sin_table\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"DDS_ROM:dds_sin_table\|altsyncram:altsyncram_component\"" {  } { { "DDS_ROM.v" "" { Text "F:/nuaa_homework/DDS/DDS_ROM.v" 81 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DDS_ROM:dds_sin_table\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"DDS_ROM:dds_sin_table\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../QUARTUS_TMP/10b_sin_13b_x.mif " "Info: Parameter \"init_file\" = \"../QUARTUS_TMP/10b_sin_13b_x.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Info: Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Info: Parameter \"widthad_a\" = \"13\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Info: Parameter \"width_a\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "DDS_ROM.v" "" { Text "F:/nuaa_homework/DDS/DDS_ROM.v" 81 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_oqb1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_oqb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_oqb1 " "Info: Found entity 1: altsyncram_oqb1" {  } { { "db/altsyncram_oqb1.tdf" "" { Text "F:/nuaa_homework/DDS/db/altsyncram_oqb1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_oqb1 DDS_ROM:dds_sin_table\|altsyncram:altsyncram_component\|altsyncram_oqb1:auto_generated " "Info: Elaborating entity \"altsyncram_oqb1\" for hierarchy \"DDS_ROM:dds_sin_table\|altsyncram:altsyncram_component\|altsyncram_oqb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_44b2.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_44b2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_44b2 " "Info: Found entity 1: altsyncram_44b2" {  } { { "db/altsyncram_44b2.tdf" "" { Text "F:/nuaa_homework/DDS/db/altsyncram_44b2.tdf" 31 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_44b2 DDS_ROM:dds_sin_table\|altsyncram:altsyncram_component\|altsyncram_oqb1:auto_generated\|altsyncram_44b2:altsyncram1 " "Info: Elaborating entity \"altsyncram_44b2\" for hierarchy \"DDS_ROM:dds_sin_table\|altsyncram:altsyncram_component\|altsyncram_oqb1:auto_generated\|altsyncram_44b2:altsyncram1\"" {  } { { "db/altsyncram_oqb1.tdf" "altsyncram1" { Text "F:/nuaa_homework/DDS/db/altsyncram_oqb1.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_1oa.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_1oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_1oa " "Info: Found entity 1: decode_1oa" {  } { { "db/decode_1oa.tdf" "" { Text "F:/nuaa_homework/DDS/db/decode_1oa.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_1oa DDS_ROM:dds_sin_table\|altsyncram:altsyncram_component\|altsyncram_oqb1:auto_generated\|altsyncram_44b2:altsyncram1\|decode_1oa:decode4 " "Info: Elaborating entity \"decode_1oa\" for hierarchy \"DDS_ROM:dds_sin_table\|altsyncram:altsyncram_component\|altsyncram_oqb1:auto_generated\|altsyncram_44b2:altsyncram1\|decode_1oa:decode4\"" {  } { { "db/altsyncram_44b2.tdf" "decode4" { Text "F:/nuaa_homework/DDS/db/altsyncram_44b2.tdf" 45 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_1oa DDS_ROM:dds_sin_table\|altsyncram:altsyncram_component\|altsyncram_oqb1:auto_generated\|altsyncram_44b2:altsyncram1\|decode_1oa:decode_a " "Info: Elaborating entity \"decode_1oa\" for hierarchy \"DDS_ROM:dds_sin_table\|altsyncram:altsyncram_component\|altsyncram_oqb1:auto_generated\|altsyncram_44b2:altsyncram1\|decode_1oa:decode_a\"" {  } { { "db/altsyncram_44b2.tdf" "decode_a" { Text "F:/nuaa_homework/DDS/db/altsyncram_44b2.tdf" 47 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_qjb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_qjb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_qjb " "Info: Found entity 1: mux_qjb" {  } { { "db/mux_qjb.tdf" "" { Text "F:/nuaa_homework/DDS/db/mux_qjb.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_qjb DDS_ROM:dds_sin_table\|altsyncram:altsyncram_component\|altsyncram_oqb1:auto_generated\|altsyncram_44b2:altsyncram1\|mux_qjb:mux6 " "Info: Elaborating entity \"mux_qjb\" for hierarchy \"DDS_ROM:dds_sin_table\|altsyncram:altsyncram_component\|altsyncram_oqb1:auto_generated\|altsyncram_44b2:altsyncram1\|mux_qjb:mux6\"" {  } { { "db/altsyncram_44b2.tdf" "mux6" { Text "F:/nuaa_homework/DDS/db/altsyncram_44b2.tdf" 49 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom DDS_ROM:dds_sin_table\|altsyncram:altsyncram_component\|altsyncram_oqb1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Info: Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"DDS_ROM:dds_sin_table\|altsyncram:altsyncram_component\|altsyncram_oqb1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_oqb1.tdf" "mgl_prim2" { Text "F:/nuaa_homework/DDS/db/altsyncram_oqb1.tdf" 35 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "DDS_ROM:dds_sin_table\|altsyncram:altsyncram_component\|altsyncram_oqb1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Info: Elaborated megafunction instantiation \"DDS_ROM:dds_sin_table\|altsyncram:altsyncram_component\|altsyncram_oqb1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_oqb1.tdf" "" { Text "F:/nuaa_homework/DDS/db/altsyncram_oqb1.tdf" 35 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DDS_ROM:dds_sin_table\|altsyncram:altsyncram_component\|altsyncram_oqb1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Info: Instantiated megafunction \"DDS_ROM:dds_sin_table\|altsyncram:altsyncram_component\|altsyncram_oqb1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000000000 " "Info: Parameter \"CVALUE\" = \"0000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Info: Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Info: Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 0 " "Info: Parameter \"NODE_NAME\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 8192 " "Info: Parameter \"NUMWORDS\" = \"8192\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Info: Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 10 " "Info: Parameter \"WIDTH_WORD\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 13 " "Info: Parameter \"WIDTHAD\" = \"13\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "db/altsyncram_oqb1.tdf" "" { Text "F:/nuaa_homework/DDS/db/altsyncram_oqb1.tdf" 35 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr DDS_ROM:dds_sin_table\|altsyncram:altsyncram_component\|altsyncram_oqb1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:no_name_gen:info_rom_sr " "Info: Elaborating entity \"sld_rom_sr\" for hierarchy \"DDS_ROM:dds_sin_table\|altsyncram:altsyncram_component\|altsyncram_oqb1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:no_name_gen:info_rom_sr\"" {  } { { "../../altera/90sp2/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:no_name_gen:info_rom_sr" { Text "F:/altera/90sp2/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 603 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "f2M:dds_f2M\|Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"f2M:dds_f2M\|Mult0\"" {  } { { "DDS.v" "Mult0" { Text "F:/nuaa_homework/DDS/DDS.v" 122 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "f2M:dds_f2M\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"f2M:dds_f2M\|lpm_mult:Mult0\"" {  } { { "DDS.v" "" { Text "F:/nuaa_homework/DDS/DDS.v" 122 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "f2M:dds_f2M\|lpm_mult:Mult0 " "Info: Instantiated megafunction \"f2M:dds_f2M\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 6 " "Info: Parameter \"LPM_WIDTHA\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 18 " "Info: Parameter \"LPM_WIDTHB\" = \"18\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 24 " "Info: Parameter \"LPM_WIDTHP\" = \"24\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 24 " "Info: Parameter \"LPM_WIDTHR\" = \"24\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY AUTO " "Info: Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "DDS.v" "" { Text "F:/nuaa_homework/DDS/DDS.v" 122 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_e111.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_e111.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_e111 " "Info: Found entity 1: mult_e111" {  } { { "db/mult_e111.tdf" "" { Text "F:/nuaa_homework/DDS/db/mult_e111.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "Warning: 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LCD:dds_LCD\|LUT_DATA\[0\] " "Warning: Latch LCD:dds_LCD\|LUT_DATA\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LCD:dds_LCD\|LUT_INDEX\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal LCD:dds_LCD\|LUT_INDEX\[5\]" {  } { { "LCD.v" "" { Text "F:/nuaa_homework/DDS/LCD.v" 40 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "LCD.v" "" { Text "F:/nuaa_homework/DDS/LCD.v" 76 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LCD:dds_LCD\|LUT_DATA\[1\] " "Warning: Latch LCD:dds_LCD\|LUT_DATA\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LCD:dds_LCD\|LUT_INDEX\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal LCD:dds_LCD\|LUT_INDEX\[5\]" {  } { { "LCD.v" "" { Text "F:/nuaa_homework/DDS/LCD.v" 40 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "LCD.v" "" { Text "F:/nuaa_homework/DDS/LCD.v" 76 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LCD:dds_LCD\|LUT_DATA\[2\] " "Warning: Latch LCD:dds_LCD\|LUT_DATA\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LCD:dds_LCD\|LUT_INDEX\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal LCD:dds_LCD\|LUT_INDEX\[5\]" {  } { { "LCD.v" "" { Text "F:/nuaa_homework/DDS/LCD.v" 40 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "LCD.v" "" { Text "F:/nuaa_homework/DDS/LCD.v" 76 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LCD:dds_LCD\|LUT_DATA\[3\] " "Warning: Latch LCD:dds_LCD\|LUT_DATA\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LCD:dds_LCD\|LUT_INDEX\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal LCD:dds_LCD\|LUT_INDEX\[5\]" {  } { { "LCD.v" "" { Text "F:/nuaa_homework/DDS/LCD.v" 40 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "LCD.v" "" { Text "F:/nuaa_homework/DDS/LCD.v" 76 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LCD:dds_LCD\|LUT_DATA\[4\] " "Warning: Latch LCD:dds_LCD\|LUT_DATA\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LCD:dds_LCD\|LUT_INDEX\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal LCD:dds_LCD\|LUT_INDEX\[5\]" {  } { { "LCD.v" "" { Text "F:/nuaa_homework/DDS/LCD.v" 40 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "LCD.v" "" { Text "F:/nuaa_homework/DDS/LCD.v" 76 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LCD:dds_LCD\|LUT_DATA\[5\] " "Warning: Latch LCD:dds_LCD\|LUT_DATA\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LCD:dds_LCD\|LUT_INDEX\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal LCD:dds_LCD\|LUT_INDEX\[5\]" {  } { { "LCD.v" "" { Text "F:/nuaa_homework/DDS/LCD.v" 40 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "LCD.v" "" { Text "F:/nuaa_homework/DDS/LCD.v" 76 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LCD:dds_LCD\|LUT_DATA\[6\] " "Warning: Latch LCD:dds_LCD\|LUT_DATA\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LCD:dds_LCD\|LUT_INDEX\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal LCD:dds_LCD\|LUT_INDEX\[5\]" {  } { { "LCD.v" "" { Text "F:/nuaa_homework/DDS/LCD.v" 40 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "LCD.v" "" { Text "F:/nuaa_homework/DDS/LCD.v" 76 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LCD:dds_LCD\|LUT_DATA\[7\] " "Warning: Latch LCD:dds_LCD\|LUT_DATA\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LCD:dds_LCD\|LUT_INDEX\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal LCD:dds_LCD\|LUT_INDEX\[5\]" {  } { { "LCD.v" "" { Text "F:/nuaa_homework/DDS/LCD.v" 40 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "LCD.v" "" { Text "F:/nuaa_homework/DDS/LCD.v" 76 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "LCD:dds_LCD\|LUT_DATA\[8\] " "Warning: Latch LCD:dds_LCD\|LUT_DATA\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA LCD:dds_LCD\|LUT_INDEX\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal LCD:dds_LCD\|LUT_INDEX\[5\]" {  } { { "LCD.v" "" { Text "F:/nuaa_homework/DDS/LCD.v" 40 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "LCD.v" "" { Text "F:/nuaa_homework/DDS/LCD.v" 76 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "LCD_RW GND " "Warning (13410): Pin \"LCD_RW\" is stuck at GND" {  } { { "DDS.v" "" { Text "F:/nuaa_homework/DDS/DDS.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LCD_ON VCC " "Warning (13410): Pin \"LCD_ON\" is stuck at VCC" {  } { { "DDS.v" "" { Text "F:/nuaa_homework/DDS/DDS.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LCD_BLON VCC " "Warning (13410): Pin \"LCD_BLON\" is stuck at VCC" {  } { { "DDS.v" "" { Text "F:/nuaa_homework/DDS/DDS.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX6\[0\] GND " "Warning (13410): Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "DDS.v" "" { Text "F:/nuaa_homework/DDS/DDS.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX6\[1\] GND " "Warning (13410): Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "DDS.v" "" { Text "F:/nuaa_homework/DDS/DDS.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX6\[2\] GND " "Warning (13410): Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "DDS.v" "" { Text "F:/nuaa_homework/DDS/DDS.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX6\[3\] GND " "Warning (13410): Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "DDS.v" "" { Text "F:/nuaa_homework/DDS/DDS.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX6\[4\] GND " "Warning (13410): Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "DDS.v" "" { Text "F:/nuaa_homework/DDS/DDS.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX6\[5\] GND " "Warning (13410): Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "DDS.v" "" { Text "F:/nuaa_homework/DDS/DDS.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX6\[6\] VCC " "Warning (13410): Pin \"HEX6\[6\]\" is stuck at VCC" {  } { { "DDS.v" "" { Text "F:/nuaa_homework/DDS/DDS.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX7\[0\] GND " "Warning (13410): Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "DDS.v" "" { Text "F:/nuaa_homework/DDS/DDS.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX7\[1\] GND " "Warning (13410): Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "DDS.v" "" { Text "F:/nuaa_homework/DDS/DDS.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX7\[2\] GND " "Warning (13410): Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "DDS.v" "" { Text "F:/nuaa_homework/DDS/DDS.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX7\[3\] GND " "Warning (13410): Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "DDS.v" "" { Text "F:/nuaa_homework/DDS/DDS.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX7\[4\] GND " "Warning (13410): Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "DDS.v" "" { Text "F:/nuaa_homework/DDS/DDS.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX7\[5\] GND " "Warning (13410): Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "DDS.v" "" { Text "F:/nuaa_homework/DDS/DDS.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX7\[6\] VCC " "Warning (13410): Pin \"HEX7\[6\]\" is stuck at VCC" {  } { { "DDS.v" "" { Text "F:/nuaa_homework/DDS/DDS.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_HS GND " "Warning (13410): Pin \"VGA_HS\" is stuck at GND" {  } { { "DDS.v" "" { Text "F:/nuaa_homework/DDS/DDS.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_VS GND " "Warning (13410): Pin \"VGA_VS\" is stuck at GND" {  } { { "DDS.v" "" { Text "F:/nuaa_homework/DDS/DDS.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_BLANK VCC " "Warning (13410): Pin \"VGA_BLANK\" is stuck at VCC" {  } { { "DDS.v" "" { Text "F:/nuaa_homework/DDS/DDS.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_SYNC GND " "Warning (13410): Pin \"VGA_SYNC\" is stuck at GND" {  } { { "DDS.v" "" { Text "F:/nuaa_homework/DDS/DDS.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 8 " "Info: 8 registers lost all their fanouts during netlist optimizations. The first 8 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD:dds_LCD\|mLCD_ST~31 " "Info: Register \"LCD:dds_LCD\|mLCD_ST~31\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD:dds_LCD\|mLCD_ST~32 " "Info: Register \"LCD:dds_LCD\|mLCD_ST~32\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD:dds_LCD\|mLCD_ST~33 " "Info: Register \"LCD:dds_LCD\|mLCD_ST~33\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD:dds_LCD\|mLCD_ST~34 " "Info: Register \"LCD:dds_LCD\|mLCD_ST~34\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD:dds_LCD\|mLCD_ST~35 " "Info: Register \"LCD:dds_LCD\|mLCD_ST~35\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD:dds_LCD\|mLCD_ST~36 " "Info: Register \"LCD:dds_LCD\|mLCD_ST~36\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD:dds_LCD\|LCD_Controller:u0\|ST~29 " "Info: Register \"LCD:dds_LCD\|LCD_Controller:u0\|ST~29\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "LCD:dds_LCD\|LCD_Controller:u0\|ST~30 " "Info: Register \"LCD:dds_LCD\|LCD_Controller:u0\|ST~30\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "../../altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" "" { Text "F:/altera/90sp2/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning: Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK_27M " "Warning (15610): No output dependent on input pin \"CLK_27M\"" {  } { { "DDS.v" "" { Text "F:/nuaa_homework/DDS/DDS.v" 7 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "694 " "Info: Implemented 694 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "25 " "Info: Implemented 25 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "85 " "Info: Implemented 85 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "561 " "Info: Implemented 561 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "20 " "Info: Implemented 20 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Info: Implemented 2 DSP elements" {  } {  } 0 0 "Implemented %1!d! DSP elements" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 59 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 59 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "315 " "Info: Peak virtual memory: 315 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 13 21:35:53 2018 " "Info: Processing ended: Tue Nov 13 21:35:53 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Info: Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Info: Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
