
---------- Begin Simulation Statistics ----------
final_tick                                  182784500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 136538                       # Simulator instruction rate (inst/s)
host_mem_usage                                 854052                       # Number of bytes of host memory used
host_op_rate                                   152863                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     2.97                       # Real time elapsed on the host
host_tick_rate                               61620506                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      404970                       # Number of instructions simulated
sim_ops                                        453431                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000183                       # Number of seconds simulated
sim_ticks                                   182784500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.009202                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   69695                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                72592                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  8                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              4076                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            102227                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                418                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            1049                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              631                       # Number of indirect misses.
system.cpu.branchPred.lookups                  136457                       # Number of BP lookups
system.cpu.branchPred.loop_predictor.loopPredictorCorrect        66625                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loop_predictor.loopPredictorWrong        18738                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.branchPred.statistical_corrector.scPredictorCorrect        44665                       # Number of time the SC predictor is the provider and the prediction is correct
system.cpu.branchPred.statistical_corrector.scPredictorWrong        40698                       # Number of time the SC predictor is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect          236                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong           57                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageAltMatchProvider::0         9904                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::1            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::2         1003                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::3            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::4          714                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::5            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::6          662                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::7         2209                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::8          654                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::9          708                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::10         1893                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::11         4799                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::12         1351                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::13         1081                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::14         1832                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::15          825                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::16         1857                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::17         1058                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::18         1044                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::19          424                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::20          757                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::21            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::22         1046                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::23            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::24          773                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::25            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::26          950                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::27            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::28         1657                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::29            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::30            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProviderCorrect         1011                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageAltMatchProviderWouldHaveHit          156                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.tageAltMatchProviderWrong          335                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageBimodalProviderCorrect        46618                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.tageBimodalProviderWrong          786                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.tageLongestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::1            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::2         3277                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::3            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::4          416                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::5            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::6          539                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::7         6416                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::8         1210                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::9          599                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::10         2356                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::11          888                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::12          887                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::13         1797                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::14         4845                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::15         1705                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::16         1412                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::17         1913                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::18          912                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::19         1087                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::20          920                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::21            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::22         1393                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::23            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::24         1055                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::25            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::26          775                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::27            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::28         1090                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::29            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::30         1709                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProviderCorrect        34908                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageLongestMatchProviderWouldHaveHit          168                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.tageLongestMatchProviderWrong          947                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.usedRAS                    8368                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          121                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    188694                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   181404                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              3081                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     113779                       # Number of branches committed
system.cpu.commit.bw_lim_events                  9761                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             267                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           47211                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               405226                       # Number of instructions committed
system.cpu.commit.committedOps                 453687                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       282466                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.606165                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.996099                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       108243     38.32%     38.32% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        63776     22.58%     60.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        49902     17.67%     78.57% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        20051      7.10%     85.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        13675      4.84%     90.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        10042      3.56%     94.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         2156      0.76%     94.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         4860      1.72%     96.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8         9761      3.46%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       282466                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 7544                       # Number of function calls committed.
system.cpu.commit.int_insts                    391118                       # Number of committed integer instructions.
system.cpu.commit.loads                         53629                       # Number of loads committed
system.cpu.commit.membars                         246                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           11      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           373891     82.41%     82.41% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             128      0.03%     82.44% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                4      0.00%     82.44% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              9      0.00%     82.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              9      0.00%     82.45% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            375      0.08%     82.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     82.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     82.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     82.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             1      0.00%     82.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     82.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              33      0.01%     82.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     82.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              43      0.01%     82.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              44      0.01%     82.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     82.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             42      0.01%     82.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     82.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     82.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     82.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     82.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     82.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     82.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     82.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     82.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     82.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     82.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     82.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     82.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     82.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     82.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     82.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     82.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     82.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     82.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     82.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     82.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     82.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     82.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     82.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     82.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     82.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     82.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     82.57% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           53629     11.82%     94.39% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          25468      5.61%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            453687                       # Class of committed instruction
system.cpu.commit.refs                          79097                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                      2794                       # Number of committed Vector instructions.
system.cpu.committedInsts                      404970                       # Number of Instructions Simulated
system.cpu.committedOps                        453431                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.902709                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.902709                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                 46298                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                  1088                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved                68885                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                 519819                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   122615                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    115377                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   3133                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  3602                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                  2711                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      136457                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     92422                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        152260                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  2267                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           46                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                         485690                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  232                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           489                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    8418                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.373272                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             132898                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              78481                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.328583                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             290134                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.872717                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.680965                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   166227     57.29%     57.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    18234      6.28%     63.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    23702      8.17%     71.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     4941      1.70%     73.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    13532      4.66%     78.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    24530      8.45%     86.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     3154      1.09%     87.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    19336      6.66%     94.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    16478      5.68%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               290134                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           75436                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 3352                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   119652                       # Number of branches executed
system.cpu.iew.exec_nop                           412                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.331813                       # Inst execution rate
system.cpu.iew.exec_refs                        90712                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      27232                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   15288                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 61281                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                404                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               578                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                28437                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              500946                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 63480                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              4379                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                486871                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    120                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  6948                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   3133                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  7222                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           480                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              655                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           32                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads         1208                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         7652                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         2969                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             32                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         2195                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           1157                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    456972                       # num instructions consuming a value
system.cpu.iew.wb_count                        479571                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.549522                       # average fanout of values written-back
system.cpu.iew.wb_producers                    251116                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.311845                       # insts written-back per cycle
system.cpu.iew.wb_sent                         480595                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   518416                       # number of integer regfile reads
system.cpu.int_regfile_writes                  336713                       # number of integer regfile writes
system.cpu.ipc                               1.107777                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.107777                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                92      0.02%      0.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                397903     81.00%     81.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  141      0.03%     81.05% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    12      0.00%     81.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  15      0.00%     81.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   9      0.00%     81.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 504      0.10%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  5      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   35      0.01%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     81.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   45      0.01%     81.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   44      0.01%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     81.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  51      0.01%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                64796     13.19%     94.38% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               27598      5.62%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 491250                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                        5758                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.011721                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    3005     52.19%     52.19% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     52.19% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     52.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     52.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     52.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     52.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     52.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     52.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     52.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     52.19% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     52.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     52.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     52.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.02%     52.21% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.03%     52.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     52.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     52.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     52.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     52.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     52.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     52.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     52.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     52.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     52.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     52.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     52.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     52.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     52.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     52.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     52.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     52.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     52.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     52.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     52.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     52.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     52.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     52.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     52.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     52.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     52.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     52.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     52.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     52.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     52.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     52.24% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     52.24% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1119     19.43%     71.67% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  1631     28.33%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 492538                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            1270488                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       476500                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            543000                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     500130                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    491250                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 404                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           47102                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               391                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            137                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        34927                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        290134                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.693183                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.849936                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               99883     34.43%     34.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               70212     24.20%     58.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               46683     16.09%     74.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               19052      6.57%     81.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               19950      6.88%     88.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               19386      6.68%     94.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               11922      4.11%     98.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                2114      0.73%     99.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                 932      0.32%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          290134                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.343792                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                   4378                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads               8295                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses         3071                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes              4664                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads               207                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              153                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                61281                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               28437                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  337755                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   1378                       # number of misc regfile writes
system.cpu.numCycles                           365570                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                   23496                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                489437                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   1748                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   125297                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    653                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    32                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                769495                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 512551                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              560059                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    115036                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   4963                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   3133                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  8520                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    70622                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups           542232                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          14652                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                836                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     13164                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            401                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups             3314                       # Number of vector rename lookups
system.cpu.rob.rob_reads                       773252                       # The number of ROB reads
system.cpu.rob.rob_writes                     1009500                       # The number of ROB writes
system.cpu.timesIdled                            1222                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                     2634                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     765                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    20                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1886                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         2788                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         6575                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               1461                       # Transaction distribution
system.membus.trans_dist::ReadExReq               363                       # Transaction distribution
system.membus.trans_dist::ReadExResp              363                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1461                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            62                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         3710                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   3710                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       116736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  116736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1886                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1886    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1886                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2371500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy            9628750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    182784500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              3293                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          641                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1526                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             621                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              426                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             426                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2024                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         1270                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           67                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           67                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         5573                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         4788                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 10361                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       227136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       149568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 376704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             3787                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000264                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.016250                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   3786     99.97%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      1      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               3787                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            5454500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           2577500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3034500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.7                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    182784500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                 1103                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  792                       # number of demand (read+write) hits
system.l2.demand_hits::total                     1895                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                1103                       # number of overall hits
system.l2.overall_hits::.cpu.data                 792                       # number of overall hits
system.l2.overall_hits::total                    1895                       # number of overall hits
system.l2.demand_misses::.cpu.inst                921                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                904                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1825                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               921                       # number of overall misses
system.l2.overall_misses::.cpu.data               904                       # number of overall misses
system.l2.overall_misses::total                  1825                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     72634500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     71937500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        144572000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     72634500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     71937500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       144572000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2024                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             1696                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 3720                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2024                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            1696                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                3720                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.455040                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.533019                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.490591                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.455040                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.533019                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.490591                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78864.820847                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 79576.880531                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79217.534247                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78864.820847                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 79576.880531                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79217.534247                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           921                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           904                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1825                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          921                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          904                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1825                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     63434500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     62897500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    126332000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     63434500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     62897500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    126332000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.455040                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.533019                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.490591                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.455040                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.533019                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.490591                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68875.678610                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 69576.880531                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69223.013699                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68875.678610                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 69576.880531                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69223.013699                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks          641                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              641                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks          641                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          641                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1526                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1526                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         1526                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1526                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                63                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    63                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             363                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 363                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     28112500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      28112500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           426                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               426                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.852113                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.852113                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 77444.903581                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77444.903581                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          363                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            363                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     24482500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     24482500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.852113                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.852113                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 67444.903581                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67444.903581                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           1103                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1103                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          921                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              921                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     72634500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     72634500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2024                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2024                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.455040                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.455040                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78864.820847                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78864.820847                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          921                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          921                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     63434500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     63434500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.455040                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.455040                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68875.678610                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68875.678610                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           729                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               729                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          541                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             541                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     43825000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     43825000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         1270                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          1270                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.425984                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.425984                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 81007.393715                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81007.393715                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          541                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          541                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     38415000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     38415000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.425984                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.425984                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 71007.393715                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71007.393715                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data             5                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 5                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data           62                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              62                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data           67                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            67                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.925373                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.925373                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data           62                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           62                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data      1179500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1179500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.925373                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.925373                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19024.193548                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19024.193548                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    182784500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1322.433314                       # Cycle average of tags in use
system.l2.tags.total_refs                        6511                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1877                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.468833                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      39.648283                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       630.978547                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       651.806484                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001210                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.019256                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.019892                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.040357                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1872                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          181                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1499                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.057129                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     54469                       # Number of tag accesses
system.l2.tags.data_accesses                    54469                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    182784500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          58880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          57856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             116736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        58880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         58880                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             920                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             904                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1824                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         322127970                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         316525745                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             638653715                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    322127970                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        322127970                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        322127970                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        316525745                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            638653715                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       920.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       904.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000580000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                3628                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1824                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1824                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               103                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               197                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                95                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               170                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               192                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               155                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               101                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 9                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                70                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              127                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               80                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               47                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               60                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               89                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.37                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     17018000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    9120000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                51218000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9330.04                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28080.04                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     1498                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.13                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1824                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     952                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     538                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     224                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      91                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          316                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    362.531646                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   212.877483                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   353.211294                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          106     33.54%     33.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           61     19.30%     52.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           35     11.08%     63.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           24      7.59%     71.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           13      4.11%     75.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           12      3.80%     79.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           11      3.48%     82.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            5      1.58%     84.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           49     15.51%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          316                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 116736                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  116736                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       638.65                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    638.65                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.99                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.99                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     182676500                       # Total gap between requests
system.mem_ctrls.avgGap                     100151.59                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        58880                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        57856                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 322127970.369478821754                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 316525744.797835707664                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          920                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          904                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     25584250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     25633750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27808.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     28355.92                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    82.13                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               792540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               402270                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             4441080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     14136720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         50495160                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         27667200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy           97934970                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        535.794720                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     71508750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      5980000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    105295750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              1535100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               796950                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             8582280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     14136720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         41640780                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         35123520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          101815350                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        557.023982                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     90912250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      5980000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     85892250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    182784500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst        90131                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            90131                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        90131                       # number of overall hits
system.cpu.icache.overall_hits::total           90131                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2289                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2289                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2289                       # number of overall misses
system.cpu.icache.overall_misses::total          2289                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    103808498                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    103808498                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    103808498                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    103808498                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        92420                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        92420                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        92420                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        92420                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.024767                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.024767                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.024767                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.024767                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 45351.025775                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 45351.025775                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 45351.025775                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 45351.025775                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1564                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                23                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           68                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1526                       # number of writebacks
system.cpu.icache.writebacks::total              1526                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          265                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          265                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          265                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          265                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2024                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2024                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2024                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2024                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     87359998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     87359998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     87359998                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     87359998                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.021900                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.021900                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.021900                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.021900                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 43162.054348                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 43162.054348                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 43162.054348                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 43162.054348                       # average overall mshr miss latency
system.cpu.icache.replacements                   1526                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        90131                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           90131                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2289                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2289                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    103808498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    103808498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        92420                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        92420                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.024767                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.024767                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 45351.025775                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 45351.025775                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          265                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          265                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2024                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2024                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     87359998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     87359998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.021900                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.021900                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 43162.054348                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 43162.054348                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    182784500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           423.494175                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               92154                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2023                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             45.553139                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   423.494175                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.827137                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.827137                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          497                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          160                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           83                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          254                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.970703                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            186863                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           186863                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    182784500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    182784500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    182784500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    182784500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    182784500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        78413                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            78413                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        78433                       # number of overall hits
system.cpu.dcache.overall_hits::total           78433                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         5469                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           5469                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         5471                       # number of overall misses
system.cpu.dcache.overall_misses::total          5471                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    256552675                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    256552675                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    256552675                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    256552675                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        83882                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        83882                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        83904                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        83904                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.065199                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.065199                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.065205                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.065205                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 46910.344670                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 46910.344670                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 46893.195942                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 46893.195942                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        18048                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               516                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    34.976744                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          641                       # number of writebacks
system.cpu.dcache.writebacks::total               641                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         3710                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         3710                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         3710                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         3710                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1759                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1759                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1761                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1761                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     84641943                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     84641943                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     84826943                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     84826943                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.020970                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.020970                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.020988                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.020988                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 48119.353610                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 48119.353610                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 48169.757524                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48169.757524                       # average overall mshr miss latency
system.cpu.dcache.replacements                   1262                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        55579                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           55579                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         3076                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          3076                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    130689500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    130689500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        58655                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        58655                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.052442                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.052442                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 42486.833550                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 42486.833550                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1810                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1810                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1266                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1266                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     53189500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     53189500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.021584                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.021584                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 42013.823065                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 42013.823065                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        22834                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          22834                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2333                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2333                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    123942720                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    123942720                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        25167                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        25167                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.092701                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.092701                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 53125.897985                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 53125.897985                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1900                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1900                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          433                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          433                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     29591988                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     29591988                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.017205                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.017205                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 68341.773672                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 68341.773672                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           20                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            20                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           22                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           22                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.090909                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.090909                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       185000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       185000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.090909                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.090909                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        92500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        92500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data           60                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total           60                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data      1920455                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total      1920455                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data           60                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total           60                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 32007.583333                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 32007.583333                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data           60                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total           60                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data      1860455                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total      1860455                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 31007.583333                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 31007.583333                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          258                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          258                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            5                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       214000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       214000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          263                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          263                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.019011                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.019011                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        42800                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        42800                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       111500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       111500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.007605                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.007605                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        55750                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        55750                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          246                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          246                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          246                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          246                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    182784500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           433.592808                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               80700                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1763                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             45.774248                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   433.592808                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.846861                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.846861                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          501                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          121                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          207                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          173                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.978516                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            170589                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           170589                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    182784500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    182784500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
