/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [2:0] celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [11:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  reg [2:0] celloutsig_0_3z;
  wire celloutsig_0_5z;
  wire [4:0] celloutsig_0_6z;
  wire [4:0] celloutsig_0_7z;
  wire celloutsig_1_0z;
  wire [4:0] celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  reg [3:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [6:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [3:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [12:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_16z = ~(in_data[54] & celloutsig_0_6z[4]);
  assign celloutsig_0_15z = ~(celloutsig_0_11z | in_data[22]);
  assign celloutsig_0_5z = celloutsig_0_0z[1] | ~(in_data[86]);
  assign celloutsig_1_7z = { celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z } / { 1'h1, in_data[177:175] };
  assign celloutsig_1_3z = in_data[133:118] || in_data[135:120];
  assign celloutsig_1_19z = celloutsig_1_12z[4:2] % { 1'h1, celloutsig_1_18z, celloutsig_1_0z };
  assign celloutsig_1_8z = { celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z } != in_data[151:142];
  assign celloutsig_1_4z = ~ in_data[136:130];
  assign celloutsig_1_9z = ~ { in_data[185:175], celloutsig_1_0z, celloutsig_1_5z };
  assign celloutsig_0_2z = celloutsig_0_1z[7] & in_data[30];
  assign celloutsig_1_18z = | { celloutsig_1_14z, celloutsig_1_12z, celloutsig_1_8z, celloutsig_1_4z[6:1] };
  assign celloutsig_0_11z = ^ { celloutsig_0_1z, celloutsig_0_7z };
  assign celloutsig_1_0z = ^ in_data[121:119];
  assign celloutsig_1_14z = ^ { celloutsig_1_2z[2:0], celloutsig_1_7z };
  assign celloutsig_0_6z = { celloutsig_0_3z[2:1], celloutsig_0_0z } >> { celloutsig_0_3z[2:1], celloutsig_0_3z };
  assign celloutsig_0_7z = { celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_2z } >> { celloutsig_0_1z[10:9], celloutsig_0_0z };
  assign celloutsig_0_0z = in_data[70:68] <<< in_data[45:43];
  assign celloutsig_0_1z = { in_data[39:37], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } <<< { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_12z = { celloutsig_1_4z[3:0], celloutsig_1_0z } ~^ { celloutsig_1_9z[9:7], celloutsig_1_3z, celloutsig_1_8z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_3z = 3'h0;
    else if (celloutsig_1_19z[0]) celloutsig_0_3z = { celloutsig_0_0z[2:1], celloutsig_0_2z };
  always_latch
    if (clkin_data[64]) celloutsig_1_2z = 4'h0;
    else if (clkin_data[0]) celloutsig_1_2z = in_data[123:120];
  assign celloutsig_1_1z = ~((celloutsig_1_0z & celloutsig_1_0z) | (in_data[99] & celloutsig_1_0z));
  assign celloutsig_1_5z = ~((celloutsig_1_3z & celloutsig_1_4z[4]) | (celloutsig_1_1z & celloutsig_1_3z));
  assign { out_data[128], out_data[98:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_15z, celloutsig_0_16z };
endmodule
