pp	,	V_21
dw_handle_msi_irq	,	F_29
PCIE_PHY_CTRL_RD_LOC	,	V_16
imx6_pcie_wait_for_link	,	F_24
PCIE_PHY_CTRL_CAP_DAT_LOC	,	V_18
tx_swing_full	,	V_73
exp_val	,	V_2
msleep	,	F_21
PCIE_PL_PFLR_FORCE_LINK	,	V_47
IMX6SX	,	V_33
IMX6Q_GPR12_PCIE_CTL_2	,	V_44
"pcie_bus clock source missing or invalid\n"	,	L_26
dev	,	V_50
IMX6Q_GPR1_PCIE_REF_CLK_EN	,	V_43
imx6_pcie_reset_phy	,	F_8
gpio_is_valid	,	F_19
max_iterations	,	V_4
IMX6Q_GPR12_LOS_LEVEL	,	V_64
imx6_pcie_link_up	,	F_36
tx_deemph_gen1	,	V_67
regmap_read	,	F_14
imx6_pcie_wait_for_speed_change	,	F_27
"fsl,imx6q-iomuxc-gpr"	,	L_31
retries	,	V_78
node	,	V_106
"PHY DEBUG_R0=0x%08x DEBUG_R1=0x%08x\n"	,	L_12
"msi"	,	L_13
wait_counter	,	V_5
IMX6SX_GPR5_PCIE_BTNRST_RESET	,	V_38
IMX6Q_GPR8_TX_DEEMPH_GEN2_3P5DB	,	V_68
of_node	,	V_104
PCIE_PL_PFLR	,	V_45
GFP_KERNEL	,	V_107
err_ref_clk	,	V_57
imx6_pcie_host_init	,	F_32
"pcie_bus"	,	L_25
dbi_base	,	V_1
imx6_pcie_probe	,	F_41
usleep_range	,	F_9
"unable to enable pcie_axi clock\n"	,	L_1
GPIOF_OUT_INIT_LOW	,	V_113
imx6_add_pcie_port	,	F_37
pcie_port	,	V_20
"Link up, Gen%i\n"	,	L_11
device_node	,	V_102
pcie_inbound_axi	,	V_49
of_property_read_u32	,	F_54
hook_fault_code	,	F_44
IMX6QP	,	V_39
err_pcie_phy	,	V_52
arg	,	V_83
IMX6Q_GPR8_TX_SWING_FULL	,	V_72
"mx6-pcie-msi"	,	L_15
devm_ioremap_resource	,	F_46
"pcie_inbound_axi"	,	L_29
IMX6Q_GPR1_PCIE_SW_RST	,	V_41
iomuxc_gpr	,	V_34
irq	,	V_82
PHY_RX_OVRD_IN_LO_RX_DATA_EN	,	V_24
regs	,	V_28
regmap_update_bits	,	F_13
syscon_regmap_lookup_by_compatible	,	F_53
"fsl,tx-deemph-gen1"	,	L_33
imx6_pcie_init_phy	,	F_23
PCI_EXP_TYPE_ROOT_PORT	,	V_63
gpio_active_high	,	V_59
of_property_read_bool	,	F_50
pcie	,	V_55
dw_pcie_setup_rc	,	F_33
"pcie_incbound_axi clock missing or invalid\n"	,	L_30
platform_device	,	V_93
imx6_pcie_msi_handler	,	F_28
__iomem	,	T_1
"Speed change timeout\n"	,	L_7
"unable to find iomuxc registers\n"	,	L_32
dev_dbg	,	F_26
imx6_pcie_driver	,	V_114
"pcie"	,	L_27
devm_gpio_request_one	,	F_51
imx6_pcie_shutdown	,	F_56
pcie_phy_wait_ack	,	F_4
"PCIe reset"	,	L_21
gpr1	,	V_30
variant	,	V_32
imx6_pcie_deassert_core_reset	,	F_18
ret	,	V_10
pcie_phy_read	,	F_6
"fsl,tx-swing-full"	,	L_36
ETIMEDOUT	,	V_8
reset_gpio	,	V_58
IMX6SX_GPR12_PCIE_RX_EQ_MASK	,	V_60
ops	,	V_100
"fsl,tx-swing-low"	,	L_37
link_gen	,	V_88
IMX6Q_GPR1_PCIE_TEST_PD	,	V_48
platform_get_resource	,	F_45
err_reset_phy	,	V_87
err_pcie	,	V_56
PCIE_LINK_WIDTH_SPEED_CONTROL	,	V_79
"DEBUG_R0: 0x%08x, DEBUG_R1: 0x%08x\n"	,	L_6
dw_pcie_msi_init	,	F_35
dev_err	,	F_17
"fsl,tx-deemph-gen2-3p5db"	,	L_34
imx6_pcie_establish_link	,	F_30
PCIE_PHY_DEBUG_R1_XMLH_LINK_UP	,	V_92
devm_clk_get	,	F_52
pcie_bus	,	V_53
"unable to enable pcie clock\n"	,	L_4
dw_pcie_wait_for_link	,	F_25
clk_disable_unprepare	,	F_22
gpio_set_value_cansleep	,	F_20
PCIE_PHY_STAT_ACK_LOC	,	V_7
imx6_pcie_enable_ref_clk	,	F_15
"unable to enable pcie ref clock\n"	,	L_5
IMX6Q_GPR8_TX_DEEMPH_GEN2_6DB	,	V_70
ENOMEM	,	V_108
"unable to enable pcie_phy clock\n"	,	L_2
"pcie_phy clock source missing or invalid\n"	,	L_24
dev_info	,	F_31
PCIE_PHY_CTRL_DATA_LOC	,	V_11
tmp	,	V_22
PCIE_RC_LCR_MAX_LINK_SPEEDS_MASK	,	V_85
val	,	V_3
var	,	V_17
"unable to get reset gpio\n"	,	L_22
"reset-gpio-active-high"	,	L_20
"reset-gpio"	,	L_19
PCIE_PHY_CTRL_WR_LOC	,	V_19
of_device_get_match_data	,	F_43
"pcie_phy"	,	L_23
IRQF_NO_THREAD	,	V_98
imx6_pcie_variants	,	V_109
PCIE_PHY_CTRL_CAP_ADR_LOC	,	V_13
ENODEV	,	V_96
fsr	,	V_26
CONFIG_PCI_MSI	,	V_91
PCIE_PHY_CTRL	,	V_12
imx6q_pcie_abort_handler	,	F_10
IMX6Q_GPR12_DEVICE_TYPE	,	V_62
IMX6Q_GPR8_TX_DEEMPH_GEN1	,	V_66
"fsl,tx-deemph-gen2-6db"	,	L_35
PCIE_PHY_STAT	,	V_6
root_bus_nr	,	V_99
err_pcie_bus	,	V_54
dw_pcie_host_init	,	F_40
"unable to enable pcie_bus clock\n"	,	L_3
phy_ctl	,	V_15
imx6_pcie_init	,	F_58
clk_prepare_enable	,	F_16
platform_get_irq_byname	,	F_38
IMX6SX_GPR12_PCIE_RX_EQ_2	,	V_61
platform_driver_probe	,	F_59
gpr12	,	V_31
EINVAL	,	V_81
GPIOF_OUT_INIT_HIGH	,	V_112
"failed to initialize host\n"	,	L_17
__init	,	T_4
udelay	,	F_3
IMX6SX_GPR12_PCIE_TEST_POWERDOWN	,	V_36
PHY_RX_OVRD_IN_LO	,	V_23
"failed to get MSI irq\n"	,	L_14
IOMUXC_GPR1	,	V_40
tx_deemph_gen2_3p5db	,	V_69
PCIE_RC_LCR	,	V_84
imx6_pcie_host_ops	,	V_101
data	,	V_14
"Failed to bring link up!\n"	,	L_10
IS_ENABLED	,	F_34
pdev	,	V_94
to_imx6_pcie	,	F_12
msi_irq	,	V_95
u32	,	T_2
pcie_phy_write	,	F_7
IOMUXC_GPR8	,	V_65
"failed to request MSI irq\n"	,	L_16
"pcie clock source missing or invalid\n"	,	L_28
IOMUXC_GPR5	,	V_37
pcie_phy_poll_ack	,	F_1
resource	,	V_105
pt_regs	,	V_27
IMX6Q	,	V_42
imx6_pcie_assert_core_reset	,	F_11
PTR_ERR	,	F_48
PCIE_RC_LCSR	,	V_90
of_get_named_gpio	,	F_49
IOMUXC_GPR12	,	V_35
tx_deemph_gen2_6db	,	V_71
"Link never came up\n"	,	L_8
platform_set_drvdata	,	F_55
devm_kzalloc	,	F_42
tx_swing_low	,	V_75
np	,	V_103
platform_get_drvdata	,	F_57
"fsl,max-link-speed"	,	L_38
"Link: Gen2 disabled\n"	,	L_9
SIGBUS	,	V_110
PHY_RX_OVRD_IN_LO_RX_PLL_EN	,	V_25
IRQF_SHARED	,	V_97
addr	,	V_9
PORT_LOGIC_SPEED_CHANGE	,	V_80
IORESOURCE_MEM	,	V_111
readl	,	F_2
pcie_phy	,	V_51
writel	,	F_5
PCIE_RC_LCR_MAX_LINK_SPEEDS_GEN1	,	V_86
irqreturn_t	,	T_3
PCIE_RC_LCR_MAX_LINK_SPEEDS_GEN2	,	V_89
PCIE_PL_PFLR_LINK_STATE_MASK	,	V_46
IMX6Q_GPR8_TX_SWING_LOW	,	V_74
PCIE_PHY_DEBUG_R1	,	V_77
PCIE_PHY_DEBUG_R0	,	V_76
"imprecise external abort"	,	L_18
imx6_pcie	,	V_29
devm_request_irq	,	F_39
IS_ERR	,	F_47
