Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/vivado/Vivado/2017.3/bin/unwrapped/lnx64.o/xelab -wto 5600bfe3825145c0b9a191f8bb43f8cc --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot TB_WIFI_DECRYPT_behav xil_defaultlib.TB_WIFI_DECRYPT -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling package xil_defaultlib.sha1_pkt
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_signed
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.de0_nano_const_pkg
Compiling package xil_defaultlib.sd_const_pkg
Compiling architecture mmcme2_adv_v of entity unisim.MMCME2_ADV [\MMCME2_ADV(clkfbout_mult_f=8.0,...]
Compiling architecture mmcme2_base_v of entity unisim.MMCME2_BASE [\MMCME2_BASE(clkfbout_mult_f=8.0...]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture behavor of entity xil_defaultlib.MMCM_BASE_CLK [mmcm_base_clk_default]
Compiling architecture count_bin_a of entity xil_defaultlib.count_bin [\count_bin(bits=32)\]
Compiling architecture sd_v3_a of entity xil_defaultlib.sd_virtual [sd_virtual_default]
Compiling architecture behavor of entity xil_defaultlib.SYNC_PULSE [sync_pulse_default]
Compiling architecture behavor of entity xil_defaultlib.SIMPLE_DUAL_TWO_CLOCKS [\SIMPLE_DUAL_TWO_CLOCKS(data_wid...]
Compiling architecture behavor of entity xil_defaultlib.BIN2GRAY [\BIN2GRAY(data_width=6)\]
Compiling architecture behavor of entity xil_defaultlib.SYNC_CROSSCLK [\SYNC_CROSSCLK(data_width=6)\]
Compiling architecture behavor of entity xil_defaultlib.FIFO_ASYNC [\FIFO_ASYNC(data_width=512,addr_...]
Compiling architecture behavor of entity xil_defaultlib.KEY_SCHEDULE [key_schedule_default]
Compiling architecture behavior of entity xil_defaultlib.SHA1_IBUFFER [sha1_ibuffer_default]
Compiling architecture behavior of entity xil_defaultlib.SHA1_SCHEDULE [sha1_schedule_default]
Compiling architecture behavior of entity xil_defaultlib.SHA1_CALC [sha1_calc_default]
Compiling architecture behavior of entity xil_defaultlib.SHA1_CORE [sha1_core_default]
Compiling architecture behavior of entity xil_defaultlib.HMAC_SHA1_VECTOR [\HMAC_SHA1_VECTOR(items=1)\]
Compiling architecture behavior of entity xil_defaultlib.PBKDF2_SHA1_F [pbkdf2_sha1_f_default]
Compiling architecture behavior of entity xil_defaultlib.PBKDF2_SHA1 [pbkdf2_sha1_default]
Compiling architecture behavor of entity xil_defaultlib.PMK_PUT_TO_FIFO [pmk_put_to_fifo_default]
Compiling architecture behavor of entity xil_defaultlib.SIMPLE_DUAL_ONE_CLOCK [\SIMPLE_DUAL_ONE_CLOCK(data_widt...]
Compiling architecture behavor of entity xil_defaultlib.FIFO_SYNC [\FIFO_SYNC(data_width=768)\]
Compiling architecture behavor of entity xil_defaultlib.PMK_GET_FROM_FIFO [pmk_get_from_fifo_default]
Compiling architecture behavior of entity xil_defaultlib.HMAC_SHA1_VECTOR [\HMAC_SHA1_VECTOR(items=2)\]
Compiling architecture behavor of entity xil_defaultlib.PMK_VERIFY [pmk_verify_default]
Compiling architecture behavior of entity xil_defaultlib.CLKDIV [clkdiv_default]
Compiling architecture behavior of entity xil_defaultlib.UART_TX [uart_tx_default]
Compiling architecture behavior of entity xil_defaultlib.WIFI_DECRYPT [wifi_decrypt_default]
Compiling architecture behavior of entity xil_defaultlib.tb_wifi_decrypt
Built simulation snapshot TB_WIFI_DECRYPT_behav
