

================================================================
== Vitis HLS Report for 'SCIG_CIF_0_2'
================================================================
* Date:           Mon Oct 28 13:47:08 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        SCIG_CIF_0_2
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  12.592 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                   |                                        |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                      Instance                     |                 Module                 |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_SCIG_CIF_0_2_Pipeline_VITIS_LOOP_242_6_fu_94   |SCIG_CIF_0_2_Pipeline_VITIS_LOOP_242_6  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_SCIG_CIF_0_2_Pipeline_VITIS_LOOP_155_1_fu_103  |SCIG_CIF_0_2_Pipeline_VITIS_LOOP_155_1  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +---------------------------------------------------+----------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     45|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |       16|    2|     858|   6518|    0|
|Memory           |        -|    -|      32|     64|    -|
|Multiplexer      |        -|    -|       -|    165|    -|
|Register         |        -|    -|     292|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       16|    2|    1182|   6792|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        5|   ~0|       1|     12|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------+----------------------------------------+---------+----+-----+------+-----+
    |                      Instance                     |                 Module                 | BRAM_18K| DSP|  FF |  LUT | URAM|
    +---------------------------------------------------+----------------------------------------+---------+----+-----+------+-----+
    |grp_SCIG_CIF_0_2_Pipeline_VITIS_LOOP_155_1_fu_103  |SCIG_CIF_0_2_Pipeline_VITIS_LOOP_155_1  |       16|   0|  594|  3202|    0|
    |grp_SCIG_CIF_0_2_Pipeline_VITIS_LOOP_242_6_fu_94   |SCIG_CIF_0_2_Pipeline_VITIS_LOOP_242_6  |        0|   0|   99|   140|    0|
    |mul_32s_14ns_32_2_1_U10                            |mul_32s_14ns_32_2_1                     |        0|   2|  165|    50|    0|
    |mul_32s_32s_32_1_1_U11                             |mul_32s_32s_32_1_1                      |        0|   0|    0|  1042|    0|
    |mul_32s_32s_32_1_1_U12                             |mul_32s_32s_32_1_1                      |        0|   0|    0|  1042|    0|
    |mul_32s_32s_32_1_1_U13                             |mul_32s_32s_32_1_1                      |        0|   0|    0|  1042|    0|
    +---------------------------------------------------+----------------------------------------+---------+----+-----+------+-----+
    |Total                                              |                                        |       16|   2|  858|  6518|    0|
    +---------------------------------------------------+----------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------+----------------------------+---------+----+----+-----+------+-----+------+-------------+
    |  Memory  |           Module           | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+----------------------------+---------+----+----+-----+------+-----+------+-------------+
    |inElem_U  |inElem_RAM_S2P_LUTRAM_1R1W  |        0|  32|  64|    0|   256|   16|     1|         4096|
    +----------+----------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total     |                            |        0|  32|  64|    0|   256|   16|     1|         4096|
    +----------+----------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                          Variable Name                         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------------------------------------+----------+----+---+----+------------+------------+
    |grp_SCIG_CIF_0_2_Pipeline_VITIS_LOOP_155_1_fu_103_out_r_TREADY  |       and|   0|  0|   2|           1|           1|
    |grp_SCIG_CIF_0_2_Pipeline_VITIS_LOOP_242_6_fu_94_out_r_TREADY   |       and|   0|  0|   2|           1|           1|
    |icmp_ln131_fu_128_p2                                            |      icmp|   0|  0|  39|          32|           1|
    |ap_block_state1                                                 |        or|   0|  0|   2|           1|           1|
    +----------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                           |          |   0|  0|  45|          35|           4|
    +----------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  87|         18|    1|         18|
    |in_r_TDATA_blk_n           |   9|          2|    1|          2|
    |in_r_TREADY_int_regslice   |  20|          4|    1|          4|
    |out_r_TDATA_blk_n          |   9|          2|    1|          2|
    |out_r_TDATA_int_regslice   |  20|          4|   64|        256|
    |out_r_TVALID_int_regslice  |  20|          4|    1|          4|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 165|         34|   69|        286|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------+----+----+-----+-----------+
    |                              Name                              | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |KER_bound_reg_206                                               |  32|   0|   32|          0|
    |KER_size_0_reg_191                                              |  32|   0|   32|          0|
    |KER_size_1_reg_201                                              |  32|   0|   32|          0|
    |ap_CS_fsm                                                       |  17|   0|   17|          0|
    |empty_reg_196                                                   |  16|   0|   16|          0|
    |grp_SCIG_CIF_0_2_Pipeline_VITIS_LOOP_155_1_fu_103_ap_start_reg  |   1|   0|    1|          0|
    |grp_SCIG_CIF_0_2_Pipeline_VITIS_LOOP_242_6_fu_94_ap_start_reg   |   1|   0|    1|          0|
    |icmp_ln131_reg_166                                              |   1|   0|    1|          0|
    |mul44_reg_211                                                   |  32|   0|   32|          0|
    |valIn_data_1_reg_170                                            |  32|   0|   32|          0|
    |valIn_data_2_reg_175                                            |  32|   0|   32|          0|
    |valIn_data_3_reg_181                                            |  32|   0|   32|          0|
    |valIn_data_4_reg_186                                            |  32|   0|   32|          0|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                           | 292|   0|  292|          0|
    +----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+--------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|   Protocol   | Source Object|    C Type    |
+--------------+-----+-----+--------------+--------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_none|  SCIG_CIF_0_2|  return value|
|ap_rst_n      |   in|    1|  ap_ctrl_none|  SCIG_CIF_0_2|  return value|
|in_r_TDATA    |   in|   64|          axis|          in_r|       pointer|
|in_r_TVALID   |   in|    1|          axis|          in_r|       pointer|
|in_r_TREADY   |  out|    1|          axis|          in_r|       pointer|
|out_r_TDATA   |  out|   64|          axis|         out_r|       pointer|
|out_r_TVALID  |  out|    1|          axis|         out_r|       pointer|
|out_r_TREADY  |   in|    1|          axis|         out_r|       pointer|
|padValue      |   in|   32|       ap_none|      padValue|        scalar|
+--------------+-----+-----+--------------+--------------+--------------+

