category: sci-electronics
conflicts: []
description: A Verilog simulation and synthesis tool
id: 0
license: LGPL-2.1
name: iverilog
requires:
  
  category: sys-libs
  id: 0
  name: readline
  
  version: ""
  
  category: sys-libs
  id: 0
  name: zlib
  
  version: ""
use_flags:
- examples
version: "9999"
