LISTING FOR LOGIC DESCRIPTION FILE: EJERCICIO19.pld                  Page 1

CUPL(WM): Universal Compiler for Programmable Logic
Version 5.0a Serial# 60008009
Copyright (c) 1983, 1998 Logical Devices, Inc.
Created Wed Mar 29 22:11:23 2023

  1:Name     EJERCICIO19 ;
  2:PartNo   00 ;
  3:Date     29/03/2023 ;
  4:Revision 01 ;
  5:Designer Engineer ;
  6:Company  University of Tulsa ;
  7:Assembly None ;
  8:Location  ;
  9:Device   g22v10 ;
 10:
 11:
 12:
 13:/* *************** INPUT PINS *********************/
 14:PIN   1  = CLK                        ; /*                                 */ 
 15:PIN   2  = J                          ; /*                                 */
 16:PIN   4  = K                               ; /*                                 */
 17:
 18:/* *************** OUTPUT PINS *********************/
 19:PIN  14   = Salida_Q    ;  /*                                 */ 
 20:
 21:
 22:/* ************** REPRESENTACION FFD *****************/
 23:
 24:Salida_Q.d = ((Salida_Q)&(!K)) # ((!Salida_Q)&J);
 25:
 26:
 27:
 28:

[0016cb] Please note: no expression assigned to:  Salida_Q.ar
[0016cb] Please note: no expression assigned to:  Salida_Q.sp


Jedec Fuse Checksum       (1169)
Jedec Transmit Checksum   (846c)
[0007cc] Please note: invalid download format:  ascii-hex
[0007cc] Please note: invalid download format:  hl
