Running: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/proyectoTD/lcdOWN/tb_lcd_top_isim_beh.exe -prj C:/proyectoTD/lcdOWN/tb_lcd_top_beh.prj work.tb_lcd_top 
ISim P.49d (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "C:/proyectoTD/lcdOWN/timer.vhd" into library work
Parsing VHDL file "C:/proyectoTD/lcdOWN/lcd.vhd" into library work
Parsing VHDL file "C:/proyectoTD/lcdOWN/lcd_top.vhd" into library work
Parsing VHDL file "C:/proyectoTD/lcdOWN/tb_lcd_top.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture data_flow of entity timer [timer_default]
Compiling architecture behavioral of entity lcd [lcd_default]
Compiling architecture behavioral of entity lcd_top [lcd_top_default]
Compiling architecture behavior of entity tb_lcd_top
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 10 VHDL Units
Built simulation executable C:/proyectoTD/lcdOWN/tb_lcd_top_isim_beh.exe
Fuse Memory Usage: 37536 KB
Fuse CPU Usage: 529 ms
