// Seed: 1547569207
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_9 = id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout reg id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wor id_4;
  output tri1 id_3;
  output wire id_2;
  input wire id_1;
  wire id_10;
  assign id_4 = "" + -1;
  module_0 modCall_1 (
      id_7,
      id_6,
      id_10,
      id_10,
      id_6,
      id_6,
      id_7,
      id_10,
      id_2
  );
  always_latch @(posedge id_5 or posedge {id_5, 1}) id_9 <= 1;
  assign id_3 = -1;
  wire id_11;
endmodule
