//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused__native_batch_norm_legit_no_training_leaky_relu_5 // -- Begin function triton_poi_fused__native_batch_norm_legit_no_training_leaky_relu_5
.global .align 1 .b8 _$_str[11] = {95, 95, 67, 85, 68, 65, 95, 70, 84, 90};
.global .align 1 .b8 _$_str_$_2[17] = {95, 95, 67, 85, 68, 65, 95, 80, 82, 69, 67, 95, 83, 81, 82, 84};
                                        // @triton_poi_fused__native_batch_norm_legit_no_training_leaky_relu_5
.visible .entry triton_poi_fused__native_batch_norm_legit_no_training_leaky_relu_5(
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_leaky_relu_5_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_leaky_relu_5_param_1,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_leaky_relu_5_param_2,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_leaky_relu_5_param_3,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_leaky_relu_5_param_4,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_leaky_relu_5_param_5,
	.param .u32 triton_poi_fused__native_batch_norm_legit_no_training_leaky_relu_5_param_6
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<23>;
	.reg .b32 	%r<82>;
	.reg .f32 	%f<53>;
	.reg .b64 	%rd<30>;
	.loc	1 19 0                          // cxn6vgxexe3sasz2v6pkzayeydvzks5akjdgfsozlqa64j5jhkzj.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // cxn6vgxexe3sasz2v6pkzayeydvzks5akjdgfsozlqa64j5jhkzj.py:19:0

// %bb.0:                               // %__nv_sqrtf.exit
	ld.param.u64 	%rd19, [triton_poi_fused__native_batch_norm_legit_no_training_leaky_relu_5_param_0];
	ld.param.u64 	%rd20, [triton_poi_fused__native_batch_norm_legit_no_training_leaky_relu_5_param_1];
$L__tmp0:
	.loc	1 21 28                         // cxn6vgxexe3sasz2v6pkzayeydvzks5akjdgfsozlqa64j5jhkzj.py:21:28
	// begin inline asm
	mov.u32 %r1, %ctaid.x;
	// end inline asm
	.loc	1 21 33                         // cxn6vgxexe3sasz2v6pkzayeydvzks5akjdgfsozlqa64j5jhkzj.py:21:33
	shl.b32 	%r38, %r1, 9;
	ld.param.u64 	%rd21, [triton_poi_fused__native_batch_norm_legit_no_training_leaky_relu_5_param_2];
	ld.param.u64 	%rd22, [triton_poi_fused__native_batch_norm_legit_no_training_leaky_relu_5_param_3];
	.loc	1 22 36                         // cxn6vgxexe3sasz2v6pkzayeydvzks5akjdgfsozlqa64j5jhkzj.py:22:36
	mov.u32 	%r39, %tid.x;
	shl.b32 	%r40, %r39, 2;
	ld.param.u64 	%rd23, [triton_poi_fused__native_batch_norm_legit_no_training_leaky_relu_5_param_4];
	and.b32  	%r41, %r40, 508;
	ld.param.u64 	%rd24, [triton_poi_fused__native_batch_norm_legit_no_training_leaky_relu_5_param_5];
	.loc	1 22 23                         // cxn6vgxexe3sasz2v6pkzayeydvzks5akjdgfsozlqa64j5jhkzj.py:22:23
	or.b32  	%r42, %r38, %r41;
	or.b32  	%r43, %r42, 1;
	or.b32  	%r44, %r42, 2;
	or.b32  	%r45, %r42, 3;
	.loc	1 23 21                         // cxn6vgxexe3sasz2v6pkzayeydvzks5akjdgfsozlqa64j5jhkzj.py:23:21
	setp.lt.s32 	%p1, %r42, 51200;
	.loc	1 25 21                         // cxn6vgxexe3sasz2v6pkzayeydvzks5akjdgfsozlqa64j5jhkzj.py:25:21
	mul.hi.s32 	%r46, %r42, 1374389535;
	shr.u32 	%r47, %r46, 31;
	shr.s32 	%r48, %r46, 3;
	add.s32 	%r49, %r48, %r47;
	mul.hi.s32 	%r50, %r43, 1374389535;
	shr.u32 	%r51, %r50, 31;
	shr.s32 	%r52, %r50, 3;
	add.s32 	%r53, %r52, %r51;
	mul.hi.s32 	%r54, %r44, 1374389535;
	shr.u32 	%r55, %r54, 31;
	shr.s32 	%r56, %r54, 3;
	add.s32 	%r57, %r56, %r55;
	mul.hi.s32 	%r58, %r45, 1374389535;
	shr.u32 	%r59, %r58, 31;
	shr.s32 	%r60, %r58, 3;
	add.s32 	%r61, %r60, %r59;
	.loc	1 25 27                         // cxn6vgxexe3sasz2v6pkzayeydvzks5akjdgfsozlqa64j5jhkzj.py:25:27
	shr.s32 	%r62, %r49, 31;
	shr.u32 	%r63, %r62, 23;
	add.s32 	%r64, %r49, %r63;
	and.b32  	%r65, %r64, -512;
	sub.s32 	%r66, %r49, %r65;
	shr.s32 	%r67, %r53, 31;
	shr.u32 	%r68, %r67, 23;
	add.s32 	%r69, %r53, %r68;
	and.b32  	%r70, %r69, -512;
	sub.s32 	%r71, %r53, %r70;
	shr.s32 	%r72, %r57, 31;
	shr.u32 	%r73, %r72, 23;
	add.s32 	%r74, %r57, %r73;
	and.b32  	%r75, %r74, -512;
	sub.s32 	%r76, %r57, %r75;
	shr.s32 	%r77, %r61, 31;
	shr.u32 	%r78, %r77, 23;
	add.s32 	%r79, %r61, %r78;
	and.b32  	%r80, %r79, -512;
	sub.s32 	%r81, %r61, %r80;
	.loc	1 26 30                         // cxn6vgxexe3sasz2v6pkzayeydvzks5akjdgfsozlqa64j5jhkzj.py:26:30
	mul.wide.s32 	%rd25, %r42, 4;
	add.s64 	%rd1, %rd20, %rd25;
	.loc	1 26 35                         // cxn6vgxexe3sasz2v6pkzayeydvzks5akjdgfsozlqa64j5jhkzj.py:26:35
	// begin inline asm
	mov.u32 %r2, 0x0;
	mov.u32 %r3, 0x0;
	mov.u32 %r4, 0x0;
	mov.u32 %r5, 0x0;
	@%p1 ld.global.v4.b32 { %r2, %r3, %r4, %r5 }, [ %rd1 + 0 ];
	// end inline asm
	.loc	1 27 30                         // cxn6vgxexe3sasz2v6pkzayeydvzks5akjdgfsozlqa64j5jhkzj.py:27:30
	mul.wide.s32 	%rd26, %r66, 4;
	add.s64 	%rd2, %rd21, %rd26;
	mul.wide.s32 	%rd27, %r71, 4;
	add.s64 	%rd3, %rd21, %rd27;
	mul.wide.s32 	%rd28, %r76, 4;
	add.s64 	%rd4, %rd21, %rd28;
	mul.wide.s32 	%rd29, %r81, 4;
	add.s64 	%rd5, %rd21, %rd29;
	.loc	1 27 35                         // cxn6vgxexe3sasz2v6pkzayeydvzks5akjdgfsozlqa64j5jhkzj.py:27:35
	// begin inline asm
	mov.u32 %r6, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r6 }, [ %rd2 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r7, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r7 }, [ %rd3 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r8, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r8 }, [ %rd4 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r9, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r9 }, [ %rd5 + 0 ];
	// end inline asm
	.loc	1 28 30                         // cxn6vgxexe3sasz2v6pkzayeydvzks5akjdgfsozlqa64j5jhkzj.py:28:30
	add.s64 	%rd6, %rd22, %rd26;
	add.s64 	%rd7, %rd22, %rd27;
	add.s64 	%rd8, %rd22, %rd28;
	add.s64 	%rd9, %rd22, %rd29;
	.loc	1 28 35                         // cxn6vgxexe3sasz2v6pkzayeydvzks5akjdgfsozlqa64j5jhkzj.py:28:35
	// begin inline asm
	mov.u32 %r10, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r10 }, [ %rd6 + 0 ];
	// end inline asm
	mov.b32 	%f1, %r10;
	// begin inline asm
	mov.u32 %r11, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r11 }, [ %rd7 + 0 ];
	// end inline asm
	mov.b32 	%f2, %r11;
	// begin inline asm
	mov.u32 %r12, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r12 }, [ %rd8 + 0 ];
	// end inline asm
	mov.b32 	%f3, %r12;
	// begin inline asm
	mov.u32 %r13, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r13 }, [ %rd9 + 0 ];
	// end inline asm
	mov.b32 	%f4, %r13;
	.loc	1 29 31                         // cxn6vgxexe3sasz2v6pkzayeydvzks5akjdgfsozlqa64j5jhkzj.py:29:31
	add.s64 	%rd10, %rd23, %rd26;
	add.s64 	%rd11, %rd23, %rd27;
	add.s64 	%rd12, %rd23, %rd28;
	add.s64 	%rd13, %rd23, %rd29;
	.loc	1 29 36                         // cxn6vgxexe3sasz2v6pkzayeydvzks5akjdgfsozlqa64j5jhkzj.py:29:36
	// begin inline asm
	mov.u32 %r14, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r14 }, [ %rd10 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r15, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r15 }, [ %rd11 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r16, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r16 }, [ %rd12 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r17, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r17 }, [ %rd13 + 0 ];
	// end inline asm
	.loc	1 30 31                         // cxn6vgxexe3sasz2v6pkzayeydvzks5akjdgfsozlqa64j5jhkzj.py:30:31
	add.s64 	%rd14, %rd24, %rd26;
	add.s64 	%rd15, %rd24, %rd27;
	add.s64 	%rd16, %rd24, %rd28;
	add.s64 	%rd17, %rd24, %rd29;
	.loc	1 30 36                         // cxn6vgxexe3sasz2v6pkzayeydvzks5akjdgfsozlqa64j5jhkzj.py:30:36
	// begin inline asm
	mov.u32 %r18, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r18 }, [ %rd14 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r19, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r19 }, [ %rd15 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r20, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r20 }, [ %rd16 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r21, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r21 }, [ %rd17 + 0 ];
	// end inline asm
	.loc	1 33 18                         // cxn6vgxexe3sasz2v6pkzayeydvzks5akjdgfsozlqa64j5jhkzj.py:33:18
	add.f32 	%f5, %f1, 0f3727C5AC;
	add.f32 	%f6, %f2, 0f3727C5AC;
	add.f32 	%f7, %f3, 0f3727C5AC;
	add.f32 	%f8, %f4, 0f3727C5AC;
	.loc	1 34 26                         // cxn6vgxexe3sasz2v6pkzayeydvzks5akjdgfsozlqa64j5jhkzj.py:34:26
	sqrt.approx.ftz.f32 	%f9, %f5;
	sqrt.approx.ftz.f32 	%f10, %f6;
	sqrt.approx.ftz.f32 	%f11, %f7;
	sqrt.approx.ftz.f32 	%f12, %f8;
	.loc	1 27 35                         // cxn6vgxexe3sasz2v6pkzayeydvzks5akjdgfsozlqa64j5jhkzj.py:27:35
	mov.b32 	%f13, %r9;
	mov.b32 	%f14, %r8;
	mov.b32 	%f15, %r7;
	mov.b32 	%f16, %r6;
	.loc	1 30 36                         // cxn6vgxexe3sasz2v6pkzayeydvzks5akjdgfsozlqa64j5jhkzj.py:30:36
	mov.b32 	%f17, %r21;
	mov.b32 	%f18, %r20;
	mov.b32 	%f19, %r19;
	mov.b32 	%f20, %r18;
	.loc	1 29 36                         // cxn6vgxexe3sasz2v6pkzayeydvzks5akjdgfsozlqa64j5jhkzj.py:29:36
	mov.b32 	%f21, %r17;
	mov.b32 	%f22, %r16;
	mov.b32 	%f23, %r15;
	mov.b32 	%f24, %r14;
	.loc	1 36 18                         // cxn6vgxexe3sasz2v6pkzayeydvzks5akjdgfsozlqa64j5jhkzj.py:36:18
	mov.b32 	%r24, %f9;
	mov.b32 	%r23, 1065353216;
	// begin inline asm
	div.full.f32 %r22, %r23, %r24;
	// end inline asm
	mov.b32 	%f25, %r22;
	mov.b32 	%r27, %f10;
	// begin inline asm
	div.full.f32 %r25, %r23, %r27;
	// end inline asm
	mov.b32 	%f26, %r25;
	mov.b32 	%r30, %f11;
	// begin inline asm
	div.full.f32 %r28, %r23, %r30;
	// end inline asm
	mov.b32 	%f27, %r28;
	mov.b32 	%r33, %f12;
	// begin inline asm
	div.full.f32 %r31, %r23, %r33;
	// end inline asm
	mov.b32 	%f28, %r31;
	.loc	1 26 35                         // cxn6vgxexe3sasz2v6pkzayeydvzks5akjdgfsozlqa64j5jhkzj.py:26:35
	mov.b32 	%f29, %r5;
	mov.b32 	%f30, %r4;
	mov.b32 	%f31, %r3;
	mov.b32 	%f32, %r2;
	.loc	1 31 18                         // cxn6vgxexe3sasz2v6pkzayeydvzks5akjdgfsozlqa64j5jhkzj.py:31:18
	sub.f32 	%f33, %f32, %f16;
	sub.f32 	%f34, %f31, %f15;
	sub.f32 	%f35, %f30, %f14;
	sub.f32 	%f36, %f29, %f13;
	.loc	1 39 19                         // cxn6vgxexe3sasz2v6pkzayeydvzks5akjdgfsozlqa64j5jhkzj.py:39:19
	mul.f32 	%f37, %f36, %f28;
	mul.f32 	%f38, %f35, %f27;
	mul.f32 	%f39, %f34, %f26;
	mul.f32 	%f40, %f33, %f25;
	.loc	1 41 20                         // cxn6vgxexe3sasz2v6pkzayeydvzks5akjdgfsozlqa64j5jhkzj.py:41:20
	fma.rn.f32 	%f41, %f40, %f24, %f20;
	fma.rn.f32 	%f42, %f39, %f23, %f19;
	fma.rn.f32 	%f43, %f38, %f22, %f18;
	fma.rn.f32 	%f44, %f37, %f21, %f17;
	.loc	1 43 20                         // cxn6vgxexe3sasz2v6pkzayeydvzks5akjdgfsozlqa64j5jhkzj.py:43:20
	setp.gt.f32 	%p19, %f44, 0f00000000;
	setp.gt.f32 	%p20, %f43, 0f00000000;
	setp.gt.f32 	%p21, %f42, 0f00000000;
	setp.gt.f32 	%p22, %f41, 0f00000000;
	.loc	1 45 20                         // cxn6vgxexe3sasz2v6pkzayeydvzks5akjdgfsozlqa64j5jhkzj.py:45:20
	mul.f32 	%f45, %f41, 0f3E4CCCCD;
	mul.f32 	%f46, %f42, 0f3E4CCCCD;
	mul.f32 	%f47, %f43, 0f3E4CCCCD;
	mul.f32 	%f48, %f44, 0f3E4CCCCD;
	.loc	1 46 35                         // cxn6vgxexe3sasz2v6pkzayeydvzks5akjdgfsozlqa64j5jhkzj.py:46:35
	selp.f32 	%f49, %f41, %f45, %p22;
	selp.f32 	%f50, %f42, %f46, %p21;
	selp.f32 	%f51, %f43, %f47, %p20;
	selp.f32 	%f52, %f44, %f48, %p19;
	.loc	1 47 28                         // cxn6vgxexe3sasz2v6pkzayeydvzks5akjdgfsozlqa64j5jhkzj.py:47:28
	add.s64 	%rd18, %rd19, %rd25;
	.loc	1 47 40                         // cxn6vgxexe3sasz2v6pkzayeydvzks5akjdgfsozlqa64j5jhkzj.py:47:40
	mov.b32 	%r34, %f49;
	mov.b32 	%r35, %f50;
	mov.b32 	%r36, %f51;
	mov.b32 	%r37, %f52;
	// begin inline asm
	@%p1 st.global.v4.b32 [ %rd18 + 0 ], { %r34, %r35, %r36, %r37 };
	// end inline asm
	.loc	1 47 4                          // cxn6vgxexe3sasz2v6pkzayeydvzks5akjdgfsozlqa64j5jhkzj.py:47:4
	ret;
$L__tmp1:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/xn/cxn6vgxexe3sasz2v6pkzayeydvzks5akjdgfsozlqa64j5jhkzj.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 0                                   // DW_CHILDREN_no
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 95                                 // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0x58 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 120
.b8 110
.b8 54
.b8 118
.b8 103
.b8 120
.b8 101
.b8 120
.b8 101
.b8 51
.b8 115
.b8 97
.b8 115
.b8 122
.b8 50
.b8 118
.b8 54
.b8 112
.b8 107
.b8 122
.b8 97
.b8 121
.b8 101
.b8 121
.b8 100
.b8 118
.b8 122
.b8 107
.b8 115
.b8 53
.b8 97
.b8 107
.b8 106
.b8 100
.b8 103
.b8 102
.b8 115
.b8 111
.b8 122
.b8 108
.b8 113
.b8 97
.b8 54
.b8 52
.b8 106
.b8 53
.b8 106
.b8 104
.b8 107
.b8 122
.b8 106
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 120
.b8 110
.b8 0
	}
	.section	.debug_macinfo	{	}
