$comment
	File created using the following command:
		vcd file Decoder.msim.vcd -direction
$end
$date
	Sat Apr 12 11:52:31 2025
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module Decoder_vlg_vec_tst $end
$var reg 3 ! A [2:0] $end
$var wire 1 " S [7] $end
$var wire 1 # S [6] $end
$var wire 1 $ S [5] $end
$var wire 1 % S [4] $end
$var wire 1 & S [3] $end
$var wire 1 ' S [2] $end
$var wire 1 ( S [1] $end
$var wire 1 ) S [0] $end
$var wire 1 * sampler $end
$scope module i1 $end
$var wire 1 + gnd $end
$var wire 1 , vcc $end
$var wire 1 - unknown $end
$var tri1 1 . devclrn $end
$var tri1 1 / devpor $end
$var tri1 1 0 devoe $end
$var wire 1 1 S[7]~output_o $end
$var wire 1 2 S[6]~output_o $end
$var wire 1 3 S[5]~output_o $end
$var wire 1 4 S[4]~output_o $end
$var wire 1 5 S[3]~output_o $end
$var wire 1 6 S[2]~output_o $end
$var wire 1 7 S[1]~output_o $end
$var wire 1 8 S[0]~output_o $end
$var wire 1 9 A[0]~input_o $end
$var wire 1 : A[1]~input_o $end
$var wire 1 ; A[2]~input_o $end
$var wire 1 < inst1~0_combout $end
$var wire 1 = inst1~1_combout $end
$var wire 1 > inst1~2_combout $end
$var wire 1 ? inst1~3_combout $end
$var wire 1 @ inst1~4_combout $end
$var wire 1 A inst1~5_combout $end
$var wire 1 B inst1~6_combout $end
$var wire 1 C inst1~7_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
x)
x(
x'
x&
x%
x$
x#
x"
x*
0+
1,
x-
1.
1/
10
x1
x2
x3
x4
x5
x6
x7
x8
09
0:
0;
x<
x=
x>
x?
x@
xA
xB
xC
$end
#1892
0<
0=
0>
#1893
0?
#2115
0A
#2122
0@
#3796
0B
#3798
1C
#4900
03
0$
#5094
06
0'
#5198
02
0#
#5488
05
0&
#5687
01
0"
#6269
04
0%
#6961
07
0(
#7334
18
1)
#50000
b100 !
0*
#50515
1;
#52488
0C
#52504
1?
#55886
08
0)
#56972
14
1%
#120000
b110 !
b111 !
1*
#120517
19
#120525
1:
#122741
0?
#122742
1=
#123965
1<
#123990
0=
#127117
04
0%
#127822
11
1"
#200000
b11 !
b1 !
b0 !
0*
#200688
0;
#200691
09
#200698
0:
#202580
0<
#202814
1B
#204487
0B
#204489
1C
#206375
01
0"
#208025
18
1)
#1000000
