Reading timing models for corner nom_fast_1p32V_m40C…
Reading timing library for the 'nom_fast_1p32V_m40C' corner at '/opt/pdks/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_fast_1p32V_m40C.lib'…
Reading timing library for the 'nom_fast_1p32V_m40C' corner at '/opt/pdks/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/lib/sg13g2_io_fast_1p32V_3p6V_m40C.lib'…
Reading timing models for corner nom_slow_1p08V_125C…
Reading timing library for the 'nom_slow_1p08V_125C' corner at '/opt/pdks/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_slow_1p08V_125C.lib'…
Reading timing library for the 'nom_slow_1p08V_125C' corner at '/opt/pdks/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/lib/sg13g2_io_slow_1p08V_3p0V_125C.lib'…
Reading timing models for corner nom_typ_1p20V_25C…
Reading timing library for the 'nom_typ_1p20V_25C' corner at '/opt/pdks/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_typ_1p20V_25C.lib'…
Reading timing library for the 'nom_typ_1p20V_25C' corner at '/opt/pdks/ciel/ihp-sg13g2/versions/c4b8b4e5e7a05f375cca3815d51b3a37721fbf5c/ihp-sg13g2/libs.ref/sg13g2_io/lib/sg13g2_io_typ_1p2V_3p3V_25C.lib'…
Reading OpenROAD database at '/home/designer/shared/hdl_projects/capa_clasificacion/libreline/classifier_top/runs/RUN_2026-02-08_21-25-15/35-openroad-cts/classifier_top.odb'…
Reading design constraints file at '/nix/store/8h87vsa3wlidvqi062p0312chxkh8ihd-python3.13-librelane-3.0.0.dev47/lib/python3.13/site-packages/librelane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 2
[INFO] Setting input delay to: 2
[INFO] Setting load to: 0.006
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.15
[INFO] Setting timing derate to: 5%
+ repair_timing -verbose -setup -setup_margin 0.05000000000000000277555756156289135105907917022705078125 -max_buffer_percent 50
[INFO RSZ-0100] Repair move sequence: UnbufferMove SizeUpMove SwapPinsMove BufferMove CloneMove SplitLoadMove 
[INFO RSZ-0098] No setup violations found
+ repair_timing -verbose -hold -setup_margin 0.05000000000000000277555756156289135105907917022705078125 -hold_margin 0.1000000000000000055511151231257827021181583404541015625 -max_buffer_percent 50
[INFO RSZ-0046] Found 43 endpoints with hold violations.
Iteration | Resized | Buffers | Cloned Gates |   Area   |   WNS   |   TNS   | Endpoint
--------------------------------------------------------------------------------------
        0 |       0 |       0 |            0 |    +0.0% |  -0.048 |  -0.971 | _1030_/D
       10 |       0 |      15 |            0 |    +3.0% |  -0.041 |  -0.564 | _1022_/D
       20 |       0 |      35 |            0 |    +7.0% |  -0.028 |  -0.216 | _1023_/D
       30 |       0 |      50 |            0 |   +10.0% |  -0.005 |  -0.007 | _1001_/D
       40 |       0 |      60 |            0 |   +12.0% |   0.006 |   0.000 | _0997_/D
    final |       0 |      64 |            0 |   +12.8% |   0.103 |   0.000 | _1007_/D
--------------------------------------------------------------------------------------
[INFO RSZ-0032] Inserted 64 hold buffers.
+ detailed_placement -max_displacement  500 100 
Placement Analysis
---------------------------------
total displacement       1180.1 u
average displacement        1.7 u
max displacement           30.5 u
original HPWL           12330.0 u
legalized HPWL          13457.7 u
delta HPWL                    9 %

[INFO DPL-0020] Mirrored 267 instances
[INFO DPL-0021] HPWL before           13457.7 u
[INFO DPL-0022] HPWL after            13045.4 u
[INFO DPL-0023] HPWL delta               -3.1 %
Setting global connections for newly added cells…
[INFO] Setting global connections...
[INFO ODB-0403] 128 connections made, 0 conflicts skipped.
Updating metrics…
Cell type report:                       Count       Area
  Clock buffer                              9     408.24
  Timing Repair Buffer                    156    1712.79
  Inverter                                 36     195.96
  Clock inverter                            5      27.22
  Sequential cell                          43    2106.52
  Multi-Input combinational cell          458    4741.03
  Total                                   707    9191.75
Writing OpenROAD database to '/home/designer/shared/hdl_projects/capa_clasificacion/libreline/classifier_top/runs/RUN_2026-02-08_21-25-15/37-openroad-resizertimingpostcts/classifier_top.odb'…
Writing netlist to '/home/designer/shared/hdl_projects/capa_clasificacion/libreline/classifier_top/runs/RUN_2026-02-08_21-25-15/37-openroad-resizertimingpostcts/classifier_top.nl.v'…
Writing powered netlist to '/home/designer/shared/hdl_projects/capa_clasificacion/libreline/classifier_top/runs/RUN_2026-02-08_21-25-15/37-openroad-resizertimingpostcts/classifier_top.pnl.v'…
Writing layout to '/home/designer/shared/hdl_projects/capa_clasificacion/libreline/classifier_top/runs/RUN_2026-02-08_21-25-15/37-openroad-resizertimingpostcts/classifier_top.def'…
Writing timing constraints to '/home/designer/shared/hdl_projects/capa_clasificacion/libreline/classifier_top/runs/RUN_2026-02-08_21-25-15/37-openroad-resizertimingpostcts/classifier_top.sdc'…
