`timescale 1ns / 1ps
/*
Copyright
All right reserved.
Module Name: rom_syn
Author  : Zichuan Liu, Yixing Li and Wenye Liu.
Description:
A synthesized ROM: ROM_DEP x ROM_WID
*/
module AD_W_ROM_25(
// inputs
clk,
en,
addr,
// outputs
dout
);
localparam ROM_WID = 153;
localparam ROM_DEP = 4;
localparam ROM_ADDR = 2;
// input definition
input clk;
input en;
input [ROM_ADDR-1:0] addr;
// output definition
output [ROM_WID-1:0] dout;
reg [ROM_WID-1:0] data;
always @(posedge clk)
begin
if (en) begin
case(addr)
		2'd0: data <= 153'b111111111100011101111111111011100011111111111000001111111111101010011111111111110101111111111111001110111111111100010011111111111011011011111111110111000;
		2'd1: data <= 153'b000000001101010010000000111100000111111110101000111000000010010001101111101110001101100000001001110001111111111100011101111111100011010100000001111000001;
		2'd2: data <= 153'b111111110110001110000001001010101011111110111111001111111100011111110000000111011111000000010110100100111111111101000111111111001000100011111110010100110;
		2'd3: data <= 153'b000000011011001010000000000111100111111110011101101000000010100111101111111011010110011111100101000111000000101100000110000000011111100011111111000010111;
		endcase
		end
	end
	assign dout = data;
endmodule
