INFO: Preparing lowrisc:dv:crypto_prince_ref:0.1
INFO: Preparing lowrisc:dv:dv_fcov_macros:0
INFO: Preparing lowrisc:dv:secded_enc:0
INFO: Preparing lowrisc:prim:primgen:0.1
INFO: Preparing lowrisc:prim:ram_1p_pkg:0
INFO: Preparing lowrisc:prim:secded:0.1
INFO: Preparing lowrisc:prim:util:0.1
INFO: Preparing lowrisc:prim:util_get_scramble_params:0
INFO: Preparing lowrisc:tool:check_tool_requirements:0.1
INFO: Preparing openhwgroup:cve2:vcve2_pkg:0.1
INFO: Preparing lowrisc:dv:scramble_model:0
INFO: Preparing lowrisc:dv_verilator:memutil_dpi:0
INFO: Preparing lowrisc:lint:common:0.1
INFO: Preparing lowrisc:prim:prim_pkg:0.1
INFO: Preparing lowrisc:dv_verilator:memutil_dpi_scrambled:0
INFO: Preparing lowrisc:prim:assert:0.1
INFO: Preparing lowrisc:prim:buf:0
INFO: Preparing lowrisc:prim:cipher_pkg:0.1
INFO: Preparing lowrisc:prim:clock_mux2:0
INFO: Preparing lowrisc:prim:flop:0
INFO: Preparing lowrisc:prim:ram_1p:0
INFO: Preparing lowrisc:cve2:cve2_tracer:0.1
INFO: Preparing lowrisc:prim:cipher:0
INFO: Preparing lowrisc:prim:lfsr:0.1
INFO: Preparing lowrisc:prim:ram_1p_adv:0.1
INFO: Preparing openhwgroup:cve2:vcve2_core:0.1
INFO: Preparing lowrisc:prim:ram_1p_scr:0.1
INFO: Preparing openhwgroup:cve2:cve2_top:0.1
INFO: Preparing lowrisc:cve2:cve2_top_tracing:0.1
INFO: Preparing openhwgroup:cve2:cve2_sim:0.1
INFO: Generating lowrisc:prim:prim_pkg-impl:0.1
Creating prim_pkg.sv
Core file written to prim_pkg.core.
INFO: Generating lowrisc:prim:buf-impl:0
Implementations for primitive buf: generic, xilinx
Inspecting generic module /home/alessio99/tristan/cve2/vendor/lowrisc_ip/ip/prim_generic/rtl/prim_generic_buf.sv
No module named 'anytree'
Verible parser failed, using regex fallback instead.
Creating SystemVerilog module for abstract primitive
Abstract primitive written to /home/alessio99/tristan/cve2/build/openhwgroup_cve2_cve2_sim_0.1/default-verilator/generated/lowrisc_prim_buf-impl_0/prim_buf.sv
Creating core file for primitive buf.
Core file written to /home/alessio99/tristan/cve2/build/openhwgroup_cve2_cve2_sim_0.1/default-verilator/generated/lowrisc_prim_buf-impl_0/prim_buf.core
INFO: Generating lowrisc:prim:clock_mux2-impl:0
Implementations for primitive clock_mux2: xilinx, generic
Inspecting generic module /home/alessio99/tristan/cve2/vendor/lowrisc_ip/ip/prim_generic/rtl/prim_generic_clock_mux2.sv
No module named 'anytree'
Verible parser failed, using regex fallback instead.
Creating SystemVerilog module for abstract primitive
Abstract primitive written to /home/alessio99/tristan/cve2/build/openhwgroup_cve2_cve2_sim_0.1/default-verilator/generated/lowrisc_prim_clock_mux2-impl_0/prim_clock_mux2.sv
Creating core file for primitive clock_mux2.
Core file written to /home/alessio99/tristan/cve2/build/openhwgroup_cve2_cve2_sim_0.1/default-verilator/generated/lowrisc_prim_clock_mux2-impl_0/prim_clock_mux2.core
INFO: Generating lowrisc:prim:flop-impl:0
Implementations for primitive flop: generic, xilinx
Inspecting generic module /home/alessio99/tristan/cve2/vendor/lowrisc_ip/ip/prim_generic/rtl/prim_generic_flop.sv
No module named 'anytree'
Verible parser failed, using regex fallback instead.
Creating SystemVerilog module for abstract primitive
Abstract primitive written to /home/alessio99/tristan/cve2/build/openhwgroup_cve2_cve2_sim_0.1/default-verilator/generated/lowrisc_prim_flop-impl_0/prim_flop.sv
Creating core file for primitive flop.
Core file written to /home/alessio99/tristan/cve2/build/openhwgroup_cve2_cve2_sim_0.1/default-verilator/generated/lowrisc_prim_flop-impl_0/prim_flop.core
INFO: Generating lowrisc:prim:ram_1p-impl:0
Implementations for primitive ram_1p: generic
Inspecting generic module /home/alessio99/tristan/cve2/vendor/lowrisc_ip/ip/prim_generic/rtl/prim_generic_ram_1p.sv
No module named 'anytree'
Verible parser failed, using regex fallback instead.
Creating SystemVerilog module for abstract primitive
Abstract primitive written to /home/alessio99/tristan/cve2/build/openhwgroup_cve2_cve2_sim_0.1/default-verilator/generated/lowrisc_prim_ram_1p-impl_0/prim_ram_1p.sv
Creating core file for primitive ram_1p.
Core file written to /home/alessio99/tristan/cve2/build/openhwgroup_cve2_cve2_sim_0.1/default-verilator/generated/lowrisc_prim_ram_1p-impl_0/prim_ram_1p.core
INFO: Wrote dependency graph to /home/alessio99/tristan/cve2/build/openhwgroup_cve2_cve2_sim_0.1/default-verilator/openhwgroup_cve2_cve2_sim_0.1.deps-after-generators.dot
INFO: Wrote Makefile fragment to /home/alessio99/tristan/cve2/build/openhwgroup_cve2_cve2_sim_0.1/default-verilator/core-deps.mk
INFO: Setting up project
INFO: Running pre_build script check_tool_requirements
INFO: Building simulation model
INFO: make[1]: Entering directory '/home/alessio99/tristan/cve2/build/openhwgroup_cve2_cve2_sim_0.1/default-verilator'
verilator -f openhwgroup_cve2_cve2_sim_0.1.vc --trace --trace-fst --trace-structs --trace-params --trace-max-array 1024 -CFLAGS "-std=c++11 -Wall -DVM_TRACE_FMT_FST -DTOPLEVEL_NAME=cve2_simple_system -g" -LDFLAGS "-pthread -lutil -lelf" -Wall -Wwarn-IMPERFECTSCH --unroll-count 72
make  -f Vcve2_core.mk
make[2]: Entering directory '/home/alessio99/tristan/cve2/build/openhwgroup_cve2_cve2_sim_0.1/default-verilator'
g++  -I.  -MMD -I/home/alessio99/tools/verilator/4.210/share/verilator/include -I/home/alessio99/tools/verilator/4.210/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -I../../../vendor/lowrisc_ip/ip/prim/dv/prim_prince/crypto_dpi_prince -I../../../vendor/lowrisc_ip/dv/sv/dv_utils -I../../../vendor/lowrisc_ip/ip/prim/dv/prim_secded -I../../../vendor/lowrisc_ip/ip/prim/rtl -I../../../vendor/lowrisc_ip/ip/prim/dv/prim_ram_scr/cpp -I../../../vendor/lowrisc_ip/dv/verilator/cpp -I../../../rtl -std=c++11 -Wall -DVM_TRACE_FMT_FST -DTOPLEVEL_NAME=cve2_simple_system -g  -std=gnu++14 -Os -c -o tb.o ../../../tb/vcve2_core/tb.cpp
g++  -I.  -MMD -I/home/alessio99/tools/verilator/4.210/share/verilator/include -I/home/alessio99/tools/verilator/4.210/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -I../../../vendor/lowrisc_ip/ip/prim/dv/prim_prince/crypto_dpi_prince -I../../../vendor/lowrisc_ip/dv/sv/dv_utils -I../../../vendor/lowrisc_ip/ip/prim/dv/prim_secded -I../../../vendor/lowrisc_ip/ip/prim/rtl -I../../../vendor/lowrisc_ip/ip/prim/dv/prim_ram_scr/cpp -I../../../vendor/lowrisc_ip/dv/verilator/cpp -I../../../rtl -std=c++11 -Wall -DVM_TRACE_FMT_FST -DTOPLEVEL_NAME=cve2_simple_system -g  -std=gnu++14 -Os -c -o dpi_memutil.o ../../../vendor/lowrisc_ip/dv/verilator/cpp/dpi_memutil.cc
g++  -I.  -MMD -I/home/alessio99/tools/verilator/4.210/share/verilator/include -I/home/alessio99/tools/verilator/4.210/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -I../../../vendor/lowrisc_ip/ip/prim/dv/prim_prince/crypto_dpi_prince -I../../../vendor/lowrisc_ip/dv/sv/dv_utils -I../../../vendor/lowrisc_ip/ip/prim/dv/prim_secded -I../../../vendor/lowrisc_ip/ip/prim/rtl -I../../../vendor/lowrisc_ip/ip/prim/dv/prim_ram_scr/cpp -I../../../vendor/lowrisc_ip/dv/verilator/cpp -I../../../rtl -std=c++11 -Wall -DVM_TRACE_FMT_FST -DTOPLEVEL_NAME=cve2_simple_system -g  -std=gnu++14 -Os -c -o ecc32_mem_area.o ../../../vendor/lowrisc_ip/dv/verilator/cpp/ecc32_mem_area.cc
g++  -I.  -MMD -I/home/alessio99/tools/verilator/4.210/share/verilator/include -I/home/alessio99/tools/verilator/4.210/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -I../../../vendor/lowrisc_ip/ip/prim/dv/prim_prince/crypto_dpi_prince -I../../../vendor/lowrisc_ip/dv/sv/dv_utils -I../../../vendor/lowrisc_ip/ip/prim/dv/prim_secded -I../../../vendor/lowrisc_ip/ip/prim/rtl -I../../../vendor/lowrisc_ip/ip/prim/dv/prim_ram_scr/cpp -I../../../vendor/lowrisc_ip/dv/verilator/cpp -I../../../rtl -std=c++11 -Wall -DVM_TRACE_FMT_FST -DTOPLEVEL_NAME=cve2_simple_system -g  -std=gnu++14 -Os -c -o mem_area.o ../../../vendor/lowrisc_ip/dv/verilator/cpp/mem_area.cc
g++  -I.  -MMD -I/home/alessio99/tools/verilator/4.210/share/verilator/include -I/home/alessio99/tools/verilator/4.210/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -I../../../vendor/lowrisc_ip/ip/prim/dv/prim_prince/crypto_dpi_prince -I../../../vendor/lowrisc_ip/dv/sv/dv_utils -I../../../vendor/lowrisc_ip/ip/prim/dv/prim_secded -I../../../vendor/lowrisc_ip/ip/prim/rtl -I../../../vendor/lowrisc_ip/ip/prim/dv/prim_ram_scr/cpp -I../../../vendor/lowrisc_ip/dv/verilator/cpp -I../../../rtl -std=c++11 -Wall -DVM_TRACE_FMT_FST -DTOPLEVEL_NAME=cve2_simple_system -g  -std=gnu++14 -Os -c -o scrambled_ecc32_mem_area.o ../../../vendor/lowrisc_ip/dv/verilator/cpp/scrambled_ecc32_mem_area.cc
g++  -I.  -MMD -I/home/alessio99/tools/verilator/4.210/share/verilator/include -I/home/alessio99/tools/verilator/4.210/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -I../../../vendor/lowrisc_ip/ip/prim/dv/prim_prince/crypto_dpi_prince -I../../../vendor/lowrisc_ip/dv/sv/dv_utils -I../../../vendor/lowrisc_ip/ip/prim/dv/prim_secded -I../../../vendor/lowrisc_ip/ip/prim/rtl -I../../../vendor/lowrisc_ip/ip/prim/dv/prim_ram_scr/cpp -I../../../vendor/lowrisc_ip/dv/verilator/cpp -I../../../rtl -std=c++11 -Wall -DVM_TRACE_FMT_FST -DTOPLEVEL_NAME=cve2_simple_system -g  -std=gnu++14 -Os -c -o sv_scoped.o ../../../vendor/lowrisc_ip/dv/verilator/cpp/sv_scoped.cc
g++  -I.  -MMD -I/home/alessio99/tools/verilator/4.210/share/verilator/include -I/home/alessio99/tools/verilator/4.210/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -I../../../vendor/lowrisc_ip/ip/prim/dv/prim_prince/crypto_dpi_prince -I../../../vendor/lowrisc_ip/dv/sv/dv_utils -I../../../vendor/lowrisc_ip/ip/prim/dv/prim_secded -I../../../vendor/lowrisc_ip/ip/prim/rtl -I../../../vendor/lowrisc_ip/ip/prim/dv/prim_ram_scr/cpp -I../../../vendor/lowrisc_ip/dv/verilator/cpp -I../../../rtl -std=c++11 -Wall -DVM_TRACE_FMT_FST -DTOPLEVEL_NAME=cve2_simple_system -g  -std=gnu++14 -Os -c -o scramble_model.o ../../../vendor/lowrisc_ip/ip/prim/dv/prim_ram_scr/cpp/scramble_model.cc
g++  -I.  -MMD -I/home/alessio99/tools/verilator/4.210/share/verilator/include -I/home/alessio99/tools/verilator/4.210/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -I../../../vendor/lowrisc_ip/ip/prim/dv/prim_prince/crypto_dpi_prince -I../../../vendor/lowrisc_ip/dv/sv/dv_utils -I../../../vendor/lowrisc_ip/ip/prim/dv/prim_secded -I../../../vendor/lowrisc_ip/ip/prim/rtl -I../../../vendor/lowrisc_ip/ip/prim/dv/prim_ram_scr/cpp -I../../../vendor/lowrisc_ip/dv/verilator/cpp -I../../../rtl -std=c++11 -Wall -DVM_TRACE_FMT_FST -DTOPLEVEL_NAME=cve2_simple_system -g  -std=gnu++14 -Os -c -o secded_enc.o ../../../vendor/lowrisc_ip/ip/prim/dv/prim_secded/secded_enc.c
g++  -I.  -MMD -I/home/alessio99/tools/verilator/4.210/share/verilator/include -I/home/alessio99/tools/verilator/4.210/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -I../../../vendor/lowrisc_ip/ip/prim/dv/prim_prince/crypto_dpi_prince -I../../../vendor/lowrisc_ip/dv/sv/dv_utils -I../../../vendor/lowrisc_ip/ip/prim/dv/prim_secded -I../../../vendor/lowrisc_ip/ip/prim/rtl -I../../../vendor/lowrisc_ip/ip/prim/dv/prim_ram_scr/cpp -I../../../vendor/lowrisc_ip/dv/verilator/cpp -I../../../rtl -std=c++11 -Wall -DVM_TRACE_FMT_FST -DTOPLEVEL_NAME=cve2_simple_system -g  -std=gnu++14 -Os -c -o verilated.o /home/alessio99/tools/verilator/4.210/share/verilator/include/verilated.cpp
g++  -I.  -MMD -I/home/alessio99/tools/verilator/4.210/share/verilator/include -I/home/alessio99/tools/verilator/4.210/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -I../../../vendor/lowrisc_ip/ip/prim/dv/prim_prince/crypto_dpi_prince -I../../../vendor/lowrisc_ip/dv/sv/dv_utils -I../../../vendor/lowrisc_ip/ip/prim/dv/prim_secded -I../../../vendor/lowrisc_ip/ip/prim/rtl -I../../../vendor/lowrisc_ip/ip/prim/dv/prim_ram_scr/cpp -I../../../vendor/lowrisc_ip/dv/verilator/cpp -I../../../rtl -std=c++11 -Wall -DVM_TRACE_FMT_FST -DTOPLEVEL_NAME=cve2_simple_system -g  -std=gnu++14 -Os -c -o verilated_dpi.o /home/alessio99/tools/verilator/4.210/share/verilator/include/verilated_dpi.cpp
g++  -I.  -MMD -I/home/alessio99/tools/verilator/4.210/share/verilator/include -I/home/alessio99/tools/verilator/4.210/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -I../../../vendor/lowrisc_ip/ip/prim/dv/prim_prince/crypto_dpi_prince -I../../../vendor/lowrisc_ip/dv/sv/dv_utils -I../../../vendor/lowrisc_ip/ip/prim/dv/prim_secded -I../../../vendor/lowrisc_ip/ip/prim/rtl -I../../../vendor/lowrisc_ip/ip/prim/dv/prim_ram_scr/cpp -I../../../vendor/lowrisc_ip/dv/verilator/cpp -I../../../rtl -std=c++11 -Wall -DVM_TRACE_FMT_FST -DTOPLEVEL_NAME=cve2_simple_system -g  -std=gnu++14 -Os -c -o verilated_fst_c.o /home/alessio99/tools/verilator/4.210/share/verilator/include/verilated_fst_c.cpp
/usr/bin/perl /home/alessio99/tools/verilator/4.210/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vcve2_core.cpp Vcve2_core___024root.cpp Vcve2_core__Dpi.cpp Vcve2_core__Trace.cpp Vcve2_core__ConstPool_0.cpp Vcve2_core___024root__Slow.cpp Vcve2_core__Syms.cpp Vcve2_core__Trace__Slow.cpp > Vcve2_core__ALL.cpp
echo "" > Vcve2_core__ALL.verilator_deplist.tmp
g++  -I.  -MMD -I/home/alessio99/tools/verilator/4.210/share/verilator/include -I/home/alessio99/tools/verilator/4.210/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=1 -DVM_TRACE_FST=1 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     -I../../../vendor/lowrisc_ip/ip/prim/dv/prim_prince/crypto_dpi_prince -I../../../vendor/lowrisc_ip/dv/sv/dv_utils -I../../../vendor/lowrisc_ip/ip/prim/dv/prim_secded -I../../../vendor/lowrisc_ip/ip/prim/rtl -I../../../vendor/lowrisc_ip/ip/prim/dv/prim_ram_scr/cpp -I../../../vendor/lowrisc_ip/dv/verilator/cpp -I../../../rtl -std=c++11 -Wall -DVM_TRACE_FMT_FST -DTOPLEVEL_NAME=cve2_simple_system -g  -std=gnu++14 -Os -c -o Vcve2_core__ALL.o Vcve2_core__ALL.cpp
Archive ar -rcs Vcve2_core__ALL.a Vcve2_core__ALL.o
g++    tb.o dpi_memutil.o ecc32_mem_area.o mem_area.o scrambled_ecc32_mem_area.o sv_scoped.o scramble_model.o secded_enc.o verilated.o verilated_dpi.o verilated_fst_c.o Vcve2_core__ALL.a   -lz -pthread -lutil -lelf    -o Vcve2_core
rm Vcve2_core__ALL.verilator_deplist.tmp
make[2]: Leaving directory '/home/alessio99/tristan/cve2/build/openhwgroup_cve2_cve2_sim_0.1/default-verilator'
make[1]: Leaving directory '/home/alessio99/tristan/cve2/build/openhwgroup_cve2_cve2_sim_0.1/default-verilator'

ERROR: In file included from Vcve2_core__ALL.cpp:4:
Vcve2_core___024root.cpp: In function ‘void Vcve2_core___024root___sequent__TOP__2(Vcve2_core___024root*)’:
Vcve2_core___024root.cpp:1293:13: warning: ‘__Vdlyvval__cve2_core__DOT__id_stage_i__DOT__imd_val_q__v0’ may be used uninitialized in this function [-Wmaybe-uninitialized]
 1293 |             = __Vdlyvval__cve2_core__DOT__id_stage_i__DOT__imd_val_q__v0;
Vcve2_core___024root.cpp:1286:13: warning: ‘__Vdlyvval__cve2_core__DOT__rvfi_ext_stage_mip__v2’ may be used uninitialized in this function [-Wmaybe-uninitialized]
 1286 |             = __Vdlyvval__cve2_core__DOT__rvfi_ext_stage_mip__v2;
Vcve2_core___024root.cpp:1279:13: warning: ‘__Vdlyvval__cve2_core__DOT__rvfi_ext_stage_mip__v0’ may be used uninitialized in this function [-Wmaybe-uninitialized]
 1279 |             = __Vdlyvval__cve2_core__DOT__rvfi_ext_stage_mip__v0;
Vcve2_core___024root.cpp:1272:13: warning: ‘__Vdlyvval__cve2_core__DOT__rvfi_ext_stage_nmi__v2’ may be used uninitialized in this function [-Wmaybe-uninitialized]
 1272 |             = __Vdlyvval__cve2_core__DOT__rvfi_ext_stage_nmi__v2;
Vcve2_core___024root.cpp:1258:13: warning: ‘__Vdlyvval__cve2_core__DOT__rvfi_ext_stage_debug_req__v2’ may be used uninitialized in this function [-Wmaybe-uninitialized]
 1258 |             = __Vdlyvval__cve2_core__DOT__rvfi_ext_stage_debug_req__v2;
Vcve2_core___024root.cpp:1251:13: warning: ‘__Vdlyvval__cve2_core__DOT__rvfi_ext_stage_debug_req__v0’ may be used uninitialized in this function [-Wmaybe-uninitialized]
 1251 |             = __Vdlyvval__cve2_core__DOT__rvfi_ext_stage_debug_req__v0;
Vcve2_core___024root.cpp:1265:13: warning: ‘__Vdlyvval__cve2_core__DOT__rvfi_ext_stage_nmi__v0’ may be used uninitialized in this function [-Wmaybe-uninitialized]
 1265 |             = __Vdlyvval__cve2_core__DOT__rvfi_ext_stage_nmi__v0;
Vcve2_core___024root.cpp:1300:13: warning: ‘__Vdlyvval__cve2_core__DOT__id_stage_i__DOT__imd_val_q__v2’ may be used uninitialized in this function [-Wmaybe-uninitialized]
 1300 |             = __Vdlyvval__cve2_core__DOT__id_stage_i__DOT__imd_val_q__v2;
Vcve2_core___024root.cpp:1188:13: warning: ‘__Vdlyvval__cve2_core__DOT__rvfi_stage_order__v0’ may be used uninitialized in this function [-Wmaybe-uninitialized]
 1188 |             = __Vdlyvval__cve2_core__DOT__rvfi_stage_order__v0;
Vcve2_core___024root.cpp:1111:13: warning: ‘__Vdlyvval__cve2_core__DOT__rvfi_stage_mem_addr__v0’ may be used uninitialized in this function [-Wmaybe-uninitialized]
 1111 |             = __Vdlyvval__cve2_core__DOT__rvfi_stage_mem_addr__v0;
Vcve2_core___024root.cpp:1118:13: warning: ‘__Vdlyvval__cve2_core__DOT__rvfi_stage_mem_wdata__v0’ may be used uninitialized in this function [-Wmaybe-uninitialized]
 1118 |             = __Vdlyvval__cve2_core__DOT__rvfi_stage_mem_wdata__v0;
Vcve2_core___024root.cpp:1132:13: warning: ‘__Vdlyvval__cve2_core__DOT__rvfi_stage_mem_rdata__v0’ may be used uninitialized in this function [-Wmaybe-uninitialized]
 1132 |             = __Vdlyvval__cve2_core__DOT__rvfi_stage_mem_rdata__v0;
Vcve2_core___024root.cpp:1153:13: warning: ‘__Vdlyvval__cve2_core__DOT__rvfi_stage_rs1_rdata__v0’ may be used uninitialized in this function [-Wmaybe-uninitialized]
 1153 |             = __Vdlyvval__cve2_core__DOT__rvfi_stage_rs1_rdata__v0;
Vcve2_core___024root.cpp:1160:13: warning: ‘__Vdlyvval__cve2_core__DOT__rvfi_stage_rs2_rdata__v0’ may be used uninitialized in this function [-Wmaybe-uninitialized]
 1160 |             = __Vdlyvval__cve2_core__DOT__rvfi_stage_rs2_rdata__v0;
Vcve2_core___024root.cpp:1139:13: warning: ‘__Vdlyvval__cve2_core__DOT__rvfi_stage_rs1_addr__v0’ may be used uninitialized in this function [-Wmaybe-uninitialized]
 1139 |             = __Vdlyvval__cve2_core__DOT__rvfi_stage_rs1_addr__v0;
Vcve2_core___024root.cpp:1125:13: warning: ‘__Vdlyvval__cve2_core__DOT__rvfi_stage_intr__v0’ may be used uninitialized in this function [-Wmaybe-uninitialized]
 1125 |             = __Vdlyvval__cve2_core__DOT__rvfi_stage_intr__v0;
Vcve2_core___024root.cpp:1146:13: warning: ‘__Vdlyvval__cve2_core__DOT__rvfi_stage_rs2_addr__v0’ may be used uninitialized in this function [-Wmaybe-uninitialized]
 1146 |             = __Vdlyvval__cve2_core__DOT__rvfi_stage_rs2_addr__v0;
Vcve2_core___024root.cpp:1104:13: warning: ‘__Vdlyvval__cve2_core__DOT__rvfi_stage_mem_rmask__v0’ may be used uninitialized in this function [-Wmaybe-uninitialized]
 1104 |             = __Vdlyvval__cve2_core__DOT__rvfi_stage_mem_rmask__v0;
Vcve2_core___024root.cpp:1167:13: warning: ‘__Vdlyvval__cve2_core__DOT__rvfi_stage_rd_addr__v0’ may be used uninitialized in this function [-Wmaybe-uninitialized]
 1167 |             = __Vdlyvval__cve2_core__DOT__rvfi_stage_rd_addr__v0;
/usr/bin/ld: scrambled_ecc32_mem_area.o: in function `ScrambledEcc32MemArea::GetScrambleKey() const':
/home/alessio99/tristan/cve2/build/openhwgroup_cve2_cve2_sim_0.1/default-verilator/../../../vendor/lowrisc_ip/dv/verilator/cpp/scrambled_ecc32_mem_area.cc:93: undefined reference to `simutil_get_scramble_key'
/usr/bin/ld: scrambled_ecc32_mem_area.o: in function `ScrambledEcc32MemArea::GetScrambleNonce() const':
/home/alessio99/tristan/cve2/build/openhwgroup_cve2_cve2_sim_0.1/default-verilator/../../../vendor/lowrisc_ip/dv/verilator/cpp/scrambled_ecc32_mem_area.cc:108: undefined reference to `simutil_get_scramble_nonce'
/usr/bin/ld: mem_area.o: in function `MemArea::LoadVmem(std::__cxx11::basic_string<char, std::char_traits<char>, std::allocator<char> > const&) const':
/home/alessio99/tristan/cve2/build/openhwgroup_cve2_cve2_sim_0.1/default-verilator/../../../vendor/lowrisc_ip/dv/verilator/cpp/mem_area.cc:82: undefined reference to `simutil_memload'
/usr/bin/ld: mem_area.o: in function `MemArea::ReadToMinibuf(unsigned char*, unsigned int) const':
/home/alessio99/tristan/cve2/build/openhwgroup_cve2_cve2_sim_0.1/default-verilator/../../../vendor/lowrisc_ip/dv/verilator/cpp/mem_area.cc:106: undefined reference to `simutil_get_mem'
/usr/bin/ld: mem_area.o: in function `MemArea::WriteFromMinibuf(unsigned int, unsigned char const*, unsigned int) const':
/home/alessio99/tristan/cve2/build/openhwgroup_cve2_cve2_sim_0.1/default-verilator/../../../vendor/lowrisc_ip/dv/verilator/cpp/mem_area.cc:117: undefined reference to `simutil_set_mem'
collect2: error: ld returned 1 exit status
make[2]: *** [Vcve2_core.mk:99: Vcve2_core] Error 1
make[1]: *** [Makefile:13: Vcve2_core] Error 2

ERROR: Failed to build openhwgroup:cve2:cve2_sim:0.1 : '['make', '-j', '4']' exited with an error: 2

