{
    "type": "module_graph",
    "edge_attrs": [],
    "has_edge_features": false,
    "nodes": [
        {
            "id": 0,
            "content": "clk",
            "type": "input port"
        },
        {
            "id": 1,
            "content": "rst",
            "type": "input port"
        },
        {
            "id": 2,
            "content": "load0",
            "type": "input port"
        },
        {
            "id": 3,
            "content": "load1",
            "type": "input port"
        },
        {
            "id": 4,
            "content": "data0",
            "type": "input port"
        },
        {
            "id": 5,
            "content": "data1",
            "type": "input port"
        },
        {
            "id": 6,
            "content": "shift0",
            "type": "input port"
        },
        {
            "id": 7,
            "content": "shift1",
            "type": "input port"
        },
        {
            "id": 8,
            "content": "out0",
            "type": "output port"
        },
        {
            "id": 9,
            "content": "out1",
            "type": "output port"
        },
        {
            "id": 10,
            "content": "sr0",
            "type": "submodule"
        },
        {
            "id": 11,
            "content": "sr1",
            "type": "submodule"
        }
    ],
    "connectivity": [
        [
            0,
            1,
            6,
            2,
            4,
            7,
            0,
            1,
            3,
            5,
            10,
            11
        ],
        [
            10,
            10,
            10,
            10,
            10,
            11,
            11,
            11,
            11,
            11,
            8,
            9
        ]
    ]
}