From 55530bda5fd6f0a097e32749af3a2d9af792bd11 Mon Sep 17 00:00:00 2001
From: Rebecca Chang Swee Fun <rebecca.chang@starfivetech.com>
Date: Fri, 14 Jan 2022 07:19:01 +0000
Subject: [PATCH 15/21] base: add riscv64 support

Signed-off-by: Rebecca Chang Swee Fun <rebecca.chang@starfivetech.com>
---
 base/BUILD.gn                                 |  3 ++
 .../stack/asm/riscv64/push_registers_asm.cc   | 51 +++++++++++++++++++
 2 files changed, 54 insertions(+)
 create mode 100644 base/allocator/partition_allocator/starscan/stack/asm/riscv64/push_registers_asm.cc

diff --git a/base/BUILD.gn b/base/BUILD.gn
index 4b4eb78065434..a079370d93dbd 100644
--- a/base/BUILD.gn
+++ b/base/BUILD.gn
@@ -2119,6 +2119,9 @@ mixed_component("base") {
       } else if (current_cpu == "arm64") {
         defines += [ "PA_PCSCAN_STACK_SUPPORTED" ]
         sources += [ "allocator/partition_allocator/starscan/stack/asm/arm64/push_registers_asm.cc" ]
+      } else if (current_cpu == "riscv64") {
+        defines += [ "PA_PCSCAN_STACK_SUPPORTED" ]
+        sources += [ "allocator/partition_allocator/starscan/stack/asm/riscv64/push_registers_asm.cc" ]
       } else {
         # To support a trampoline for another arch, please refer to v8/src/heap/base.
       }
diff --git a/base/allocator/partition_allocator/starscan/stack/asm/riscv64/push_registers_asm.cc b/base/allocator/partition_allocator/starscan/stack/asm/riscv64/push_registers_asm.cc
new file mode 100644
index 0000000000000..2d90aab182988
--- /dev/null
+++ b/base/allocator/partition_allocator/starscan/stack/asm/riscv64/push_registers_asm.cc
@@ -0,0 +1,51 @@
+// Copyright 2020 the V8 project authors. All rights reserved.
+// Use of this source code is governed by a BSD-style license that can be
+// found in the LICENSE file.
+
+// Push all callee-saved registers to get them on the stack for conservative
+// stack scanning.
+//
+// See asm/x64/push_registers_asm.cc for why the function is not generated
+// using clang.
+//
+// Calling convention source:
+// https://riscv.org/wp-content/uploads/2015/01/riscv-calling.pdf Table 18.2
+asm(".global PushAllRegistersAndIterateStack             \n"
+    ".type PushAllRegistersAndIterateStack, %function    \n"
+    ".hidden PushAllRegistersAndIterateStack             \n"
+    "PushAllRegistersAndIterateStack:                    \n"
+    // Push all callee-saved registers and save return address.
+    "  addi sp, sp, -112                                 \n"
+    // Save return address.
+    "  sd ra, 104(sp)                                    \n"
+    // sp is callee-saved.
+    "  sd sp, 96(sp)                                     \n"
+    // s0-s11 are callee-saved.
+    "  sd s11, 88(sp)                                    \n"
+    "  sd s10, 80(sp)                                    \n"
+    "  sd s9, 72(sp)                                     \n"
+    "  sd s8, 64(sp)                                     \n"
+    "  sd s7, 56(sp)                                     \n"
+    "  sd s6, 48(sp)                                     \n"
+    "  sd s5, 40(sp)                                     \n"
+    "  sd s4, 32(sp)                                     \n"
+    "  sd s3, 24(sp)                                     \n"
+    "  sd s2, 16(sp)                                     \n"
+    "  sd s1,  8(sp)                                     \n"
+    "  sd s0,  0(sp)                                     \n"
+    // Maintain frame pointer(fp is s0).
+    "  mv s0, sp                                         \n"
+    // Pass 1st parameter (a0) unchanged (Stack*).
+    // Pass 2nd parameter (a1) unchanged (StackVisitor*).
+    // Save 3rd parameter (a2; IterateStackCallback) to a3.
+    "  mv a3, a2                                         \n"
+    // Pass 3rd parameter as sp (stack pointer).
+    "  mv a2, sp                                         \n"
+    // Call the callback.
+    "  jalr a3                                           \n"
+    // Load return address.
+    "  ld ra, 104(sp)                                    \n"
+    // Restore frame pointer.
+    "  ld s0, 0(sp)                                      \n"
+    "  addi sp, sp, 112                                  \n"
+    "  jr ra                                             \n");
-- 
2.25.1

