IDRViewer.config = {"pagecount":155,"title":"","author":"","subject":"","keywords":"","creator":"LaTeX with hyperref","producer":"pdfTeX-1.40.20","creationdate":"D:20211204035101Z","moddate":"D:20211204035101Z","trapped":"False","fileName":"RISCV-Privileged Specification version 20211203.pdf","bounds":[[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210],[935,1210]],"bookmarks":[{"title":"Preface","page":3,"zoom":"XYZ 110 1106 null"},{"title":"Introduction","page":15,"zoom":"XYZ 110 1106 null","children":[{"title":"RISC-V Privileged Software Stack Terminology","page":15,"zoom":"XYZ 110 487 null"},{"title":"Privilege Levels","page":16,"zoom":"XYZ 110 339 null"},{"title":"Debug Mode","page":18,"zoom":"XYZ 110 817 null"}]},{"title":"Control and Status Registers (CSRs)","page":19,"zoom":"XYZ 110 1106 null","children":[{"title":"CSR Address Mapping Conventions","page":19,"zoom":"XYZ 110 463 null"},{"title":"CSR Listing","page":20,"zoom":"XYZ 110 690 null"},{"title":"CSR Field Specifications","page":26,"zoom":"XYZ 110 1106 null"},{"title":"CSR Field Modulation","page":27,"zoom":"XYZ 110 1002 null"},{"title":"Implicit Reads of CSRs","page":27,"zoom":"XYZ 110 560 null"},{"title":"CSR Width Modulation","page":27,"zoom":"XYZ 110 378 null"}]},{"title":"Machine-Level ISA, Version 1.12","page":29,"zoom":"XYZ 110 1106 null","children":[{"title":"Machine-Level CSRs","page":29,"zoom":"XYZ 110 640 null","children":[{"title":"Machine ISA Register misa","page":29,"zoom":"XYZ 110 501 null"},{"title":"Machine Vendor ID Register mvendorid","page":32,"zoom":"XYZ 110 733 null"},{"title":"Machine Architecture ID Register marchid","page":33,"zoom":"XYZ 110 1106 null"},{"title":"Machine Implementation ID Register mimpid","page":33,"zoom":"XYZ 110 497 null"},{"title":"Hart ID Register mhartid","page":34,"zoom":"XYZ 110 1106 null"},{"title":"Machine Status Registers (mstatus and mstatush)","page":34,"zoom":"XYZ 110 741 null","children":[{"title":"Privilege and Global Interrupt-Enable Stack in mstatus register","page":35,"zoom":"XYZ 110 967 null"},{"title":"Base ISA Control in mstatus Register","page":36,"zoom":"XYZ 110 942 null"},{"title":"Memory Privilege in mstatus Register","page":36,"zoom":"XYZ 110 275 null"},{"title":"Endianness Control in mstatus and mstatush Registers","page":37,"zoom":"XYZ 110 498 null"},{"title":"Virtualization Support in mstatus Register","page":38,"zoom":"XYZ 110 339 null"},{"title":"Extension Context Status in mstatus Register","page":39,"zoom":"XYZ 110 488 null"}]},{"title":"Machine Trap-Vector Base-Address Register (mtvec)","page":43,"zoom":"XYZ 110 690 null"},{"title":"Machine Trap Delegation Registers (medeleg and mideleg)","page":44,"zoom":"XYZ 110 694 null"},{"title":"Machine Interrupt Registers (mip and mie)","page":45,"zoom":"XYZ 110 216 null"},{"title":"Hardware Performance Monitor","page":48,"zoom":"XYZ 110 470 null"},{"title":"Machine Counter-Enable Register (mcounteren)","page":49,"zoom":"XYZ 110 362 null"},{"title":"Machine Counter-Inhibit CSR (mcountinhibit)","page":50,"zoom":"XYZ 110 525 null"},{"title":"Machine Scratch Register (mscratch)","page":51,"zoom":"XYZ 110 927 null"},{"title":"Machine Exception Program Counter (mepc)","page":51,"zoom":"XYZ 110 455 null"},{"title":"Machine Cause Register (mcause)","page":52,"zoom":"XYZ 110 819 null"},{"title":"Machine Trap Value Register (mtval)","page":55,"zoom":"XYZ 110 1106 null"},{"title":"Machine Configuration Pointer Register (mconfigptr)","page":56,"zoom":"XYZ 110 742 null"},{"title":"Machine Environment Configuration Registers (menvcfg and menvcfgh)","page":57,"zoom":"XYZ 110 1106 null"},{"title":"Machine Security Configuration Register (mseccfg)","page":58,"zoom":"XYZ 110 908 null"}]},{"title":"Machine-Level Memory-Mapped Registers","page":58,"zoom":"XYZ 110 458 null","children":[{"title":"Machine Timer Registers (mtime and mtimecmp)","page":58,"zoom":"XYZ 110 394 null"}]},{"title":"Machine-Mode Privileged Instructions","page":60,"zoom":"XYZ 110 846 null","children":[{"title":"Environment Call and Breakpoint","page":60,"zoom":"XYZ 110 808 null"},{"title":"Trap-Return Instructions","page":60,"zoom":"XYZ 110 209 null"},{"title":"Wait for Interrupt","page":61,"zoom":"XYZ 110 642 null"},{"title":"Custom SYSTEM Instructions","page":62,"zoom":"XYZ 110 481 null"}]},{"title":"Reset","page":62,"zoom":"XYZ 110 332 null"},{"title":"Non-Maskable Interrupts","page":63,"zoom":"XYZ 110 498 null"},{"title":"Physical Memory Attributes","page":64,"zoom":"XYZ 110 1106 null","children":[{"title":"Main Memory versus I/O versus Vacant Regions","page":65,"zoom":"XYZ 110 820 null"},{"title":"Supported Access Type PMAs","page":65,"zoom":"XYZ 110 610 null"},{"title":"Atomicity PMAs","page":66,"zoom":"XYZ 110 1029 null","children":[{"title":"AMO PMA","page":66,"zoom":"XYZ 110 836 null"},{"title":"Reservability PMA","page":66,"zoom":"XYZ 110 360 null"},{"title":"Alignment","page":67,"zoom":"XYZ 110 945 null"}]},{"title":"Memory-Ordering PMAs","page":67,"zoom":"XYZ 110 427 null"},{"title":"Coherence and Cacheability PMAs","page":68,"zoom":"XYZ 110 500 null"},{"title":"Idempotency PMAs","page":69,"zoom":"XYZ 110 340 null"}]},{"title":"Physical Memory Protection","page":70,"zoom":"XYZ 110 684 null","children":[{"title":"Physical Memory Protection CSRs","page":71,"zoom":"XYZ 110 1106 null"},{"title":"Physical Memory Protection and Paging","page":75,"zoom":"XYZ 110 1021 null"}]}]},{"title":"Supervisor-Level ISA, Version 1.12","page":77,"zoom":"XYZ 110 1106 null","children":[{"title":"Supervisor CSRs","page":77,"zoom":"XYZ 110 568 null","children":[{"title":"Supervisor Status Register (sstatus)","page":77,"zoom":"XYZ 110 331 null","children":[{"title":"Base ISA Control in sstatus Register","page":78,"zoom":"XYZ 110 362 null"},{"title":"Memory Privilege in sstatus Register","page":79,"zoom":"XYZ 110 944 null"},{"title":"Endianness Control in sstatus Register","page":79,"zoom":"XYZ 110 357 null"}]},{"title":"Supervisor Trap Vector Base Address Register (stvec)","page":80,"zoom":"XYZ 110 960 null"},{"title":"Supervisor Interrupt Registers (sip and sie)","page":80,"zoom":"XYZ 110 309 null"},{"title":"Supervisor Timers and Performance Counters","page":82,"zoom":"XYZ 110 589 null"},{"title":"Counter-Enable Register (scounteren)","page":82,"zoom":"XYZ 110 385 null"},{"title":"Supervisor Scratch Register (sscratch)","page":83,"zoom":"XYZ 110 865 null"},{"title":"Supervisor Exception Program Counter (sepc)","page":83,"zoom":"XYZ 110 582 null"},{"title":"Supervisor Cause Register (scause)","page":84,"zoom":"XYZ 110 985 null"},{"title":"Supervisor Trap Value (stval) Register","page":84,"zoom":"XYZ 110 603 null"},{"title":"Supervisor Environment Configuration Register (senvcfg)","page":86,"zoom":"XYZ 110 923 null"},{"title":"Supervisor Address Translation and Protection (satp) Register","page":87,"zoom":"XYZ 110 712 null"}]},{"title":"Supervisor Instructions","page":89,"zoom":"XYZ 110 287 null","children":[{"title":"Supervisor Memory-Management Fence Instruction","page":90,"zoom":"XYZ 110 1106 null"}]},{"title":"Sv32: Page-Based 32-bit Virtual-Memory Systems","page":93,"zoom":"XYZ 110 1106 null","children":[{"title":"Addressing and Memory Protection","page":93,"zoom":"XYZ 110 691 null"},{"title":"Virtual Address Translation Process","page":96,"zoom":"XYZ 110 796 null"}]},{"title":"Sv39: Page-Based 39-bit Virtual-Memory System","page":98,"zoom":"XYZ 110 651 null","children":[{"title":"Addressing and Memory Protection","page":98,"zoom":"XYZ 110 336 null"}]},{"title":"Sv48: Page-Based 48-bit Virtual-Memory System","page":100,"zoom":"XYZ 110 1106 null","children":[{"title":"Addressing and Memory Protection","page":100,"zoom":"XYZ 110 849 null"}]},{"title":"Sv57: Page-Based 57-bit Virtual-Memory System","page":101,"zoom":"XYZ 110 1106 null","children":[{"title":"Addressing and Memory Protection","page":101,"zoom":"XYZ 110 849 null"}]}]},{"title":"``Svnapot'' Standard Extension for NAPOT Translation Contiguity, Version 1.0","page":103,"zoom":"XYZ 110 1106 null"},{"title":"``Svpbmt'' Standard Extension for Page-Based Memory Types, Version 1.0","page":107,"zoom":"XYZ 110 1106 null"},{"title":"``Svinval'' Standard Extension for Fine-Grained Address-Translation Cache Invalidation, Version 1.0","page":109,"zoom":"XYZ 110 1106 null"},{"title":"Hypervisor Extension, Version 1.0","page":113,"zoom":"XYZ 110 1106 null","children":[{"title":"Privilege Modes","page":114,"zoom":"XYZ 110 1106 null"},{"title":"Hypervisor and Virtual Supervisor CSRs","page":114,"zoom":"XYZ 110 508 null","children":[{"title":"Hypervisor Status Register (hstatus)","page":115,"zoom":"XYZ 110 728 null"},{"title":"Hypervisor Trap Delegation Registers (hedeleg and hideleg)","page":117,"zoom":"XYZ 110 889 null"},{"title":"Hypervisor Interrupt Registers (hvip, hip, and hie)","page":118,"zoom":"XYZ 110 544 null"},{"title":"Hypervisor Guest External Interrupt Registers (hgeip and hgeie)","page":120,"zoom":"XYZ 110 652 null"},{"title":"Hypervisor Environment Configuration Registers (henvcfg and henvcfgh)","page":121,"zoom":"XYZ 110 575 null"},{"title":"Hypervisor Counter-Enable Register (hcounteren)","page":122,"zoom":"XYZ 110 543 null"},{"title":"Hypervisor Time Delta Registers (htimedelta, htimedeltah)","page":123,"zoom":"XYZ 110 1106 null"},{"title":"Hypervisor Trap Value Register (htval)","page":123,"zoom":"XYZ 110 621 null"},{"title":"Hypervisor Trap Instruction Register (htinst)","page":124,"zoom":"XYZ 110 692 null"},{"title":"Hypervisor Guest Address Translation and Protection Register (hgatp)","page":124,"zoom":"XYZ 110 353 null"},{"title":"Virtual Supervisor Status Register (vsstatus)","page":126,"zoom":"XYZ 110 663 null"},{"title":"Virtual Supervisor Interrupt Registers (vsip and vsie)","page":127,"zoom":"XYZ 110 426 null"},{"title":"Virtual Supervisor Trap Vector Base Address Register (vstvec)","page":128,"zoom":"XYZ 110 535 null"},{"title":"Virtual Supervisor Scratch Register (vsscratch)","page":128,"zoom":"XYZ 110 258 null"},{"title":"Virtual Supervisor Exception Program Counter (vsepc)","page":129,"zoom":"XYZ 110 983 null"},{"title":"Virtual Supervisor Cause Register (vscause)","page":129,"zoom":"XYZ 110 682 null"},{"title":"Virtual Supervisor Trap Value Register (vstval)","page":129,"zoom":"XYZ 110 347 null"},{"title":"Virtual Supervisor Address Translation and Protection Register (vsatp)","page":130,"zoom":"XYZ 110 983 null"}]},{"title":"Hypervisor Instructions","page":130,"zoom":"XYZ 110 251 null","children":[{"title":"Hypervisor Virtual-Machine Load and Store Instructions","page":131,"zoom":"XYZ 110 1106 null"},{"title":"Hypervisor Memory-Management Fence Instructions","page":132,"zoom":"XYZ 110 1106 null"}]},{"title":"Machine-Level CSRs","page":133,"zoom":"XYZ 110 669 null","children":[{"title":"Machine Status Registers (mstatus and mstatush)","page":133,"zoom":"XYZ 110 530 null"},{"title":"Machine Interrupt Delegation Register (mideleg)","page":135,"zoom":"XYZ 110 559 null"},{"title":"Machine Interrupt Registers (mip and mie)","page":135,"zoom":"XYZ 110 317 null"},{"title":"Machine Second Trap Value Register (mtval2)","page":136,"zoom":"XYZ 110 873 null"},{"title":"Machine Trap Instruction Register (mtinst)","page":136,"zoom":"XYZ 110 298 null"}]},{"title":"Two-Stage Address Translation","page":137,"zoom":"XYZ 110 918 null","children":[{"title":"Guest Physical Address Translation","page":137,"zoom":"XYZ 110 443 null"},{"title":"Guest-Page Faults","page":139,"zoom":"XYZ 110 349 null"},{"title":"Memory-Management Fences","page":140,"zoom":"XYZ 110 881 null"}]},{"title":"Traps","page":141,"zoom":"XYZ 110 1106 null","children":[{"title":"Trap Cause Codes","page":141,"zoom":"XYZ 110 1068 null"},{"title":"Trap Entry","page":144,"zoom":"XYZ 110 606 null"},{"title":"Transformed Instruction or Pseudoinstruction for mtinst or htinst","page":145,"zoom":"XYZ 110 573 null"},{"title":"Trap Return","page":150,"zoom":"XYZ 110 1106 null"}]}]},{"title":"RISC-V Privileged Instruction Set Listings","page":151,"zoom":"XYZ 110 1106 null"},{"title":"History","page":153,"zoom":"XYZ 110 1106 null","children":[{"title":"Research Funding at UC Berkeley","page":153,"zoom":"XYZ 110 800 null"}]}],"thumbnailType":"jpg","pageType":"html","pageLabels":["1","2","i","ii","iii","iv","v","vi","vii","viii","ix","x","xi","xii","1","2","3","4","5","6","7","8","9","10","11","12","13","14","15","16","17","18","19","20","21","22","23","24","25","26","27","28","29","30","31","32","33","34","35","36","37","38","39","40","41","42","43","44","45","46","47","48","49","50","51","52","53","54","55","56","57","58","59","60","61","62","63","64","65","66","67","68","69","70","71","72","73","74","75","76","77","78","79","80","81","82","83","84","85","86","87","88","89","90","91","92","93","94","95","96","97","98","99","100","101","102","103","104","105","106","107","108","109","110","111","112","113","114","115","116","117","118","119","120","121","122","123","124","125","126","127","128","129","130","131","132","133","134","135","136","137","138","139","140","141"]};