verilog xil_defaultlib  \
"../../../bd/INVERTER_BD/ip/INVERTER_BD_xlslice_0_0/sim/INVERTER_BD_xlslice_0_0.v" \
"../../../bd/INVERTER_BD/ip/INVERTER_BD_xlslice_1_0/sim/INVERTER_BD_xlslice_1_0.v" \
"../../../bd/INVERTER_BD/ip/INVERTER_BD_xlslice_2_0/sim/INVERTER_BD_xlslice_2_0.v" \
"../../../bd/INVERTER_BD/ip/INVERTER_BD_xlslice_2_1/sim/INVERTER_BD_xlslice_2_1.v" \
"../../../bd/INVERTER_BD/ip/INVERTER_BD_xlslice_0_1/sim/INVERTER_BD_xlslice_0_1.v" \
"../../../bd/INVERTER_BD/ip/INVERTER_BD_xlslice_4_0/sim/INVERTER_BD_xlslice_4_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
