<HTML>
<HEAD>
<link type="text/css" rel="stylesheet" href="resources/imc.css"></link>
<script type="text/javascript" src="resources/sortable.js"></script>
<TITLE>IMC Report: coverage-full.wr15339</TITLE></HEAD>
<BODY>
<A NAME="_topcov"></A>
<P class="summary_title">Coverage   Summary Report, Type-Based</P>

<P class="fs"><A STYLE="float: left" class="namet" HREF="./index.html">Top Level Summary</A><A STYLE="float: right" class="namet" HREF="./resources/legend.html">Legend and Help</A></P>
<BR>
<TABLE class="detail_header"><TR class="detail"><TD>

<B>Type name: </B>calc1_sn<BR>

<B>File name: </B><A HREF="/home/fe15/wr15339/linux/DV_A1/coms31700-a2-e-code/calc1_sn.v" TARGET="_blank">/home/fe15/wr15339/linux/DV_A1/coms31700-a2-e-code/calc1_sn.v</A><BR>

</TD></TR></TABLE>

<BR>
<P class="subtitle">Coverage Summary Report, Type-Based</P>
<TABLE class="sortable sml summary_table" id="totalTable">


<TR><TH class="wht">Overall</TH>
<TH class="wht">Overall Covered</TH>
<TH class="wht">Block</TH>
<TH class="wht">Expression</TH>
<TH class="wht">Toggle</TH>
<TH class="wht">FSM&nbsp;State</TH>
<TH class="wht">FSM&nbsp;Transition</TH>
<TH class="wht">Assertion</TH>
<TH class="wht">CoverGroup</TH>
<TH class="wht">CoverGroup Covered</TH>
<TH class="wht">name</TH>

</TR>

<TR><TD class="range75to79"><A HREF="">79.90%</A></TD>
<TD class="range60to64"><A HREF="">60.20%&nbsp;(180/299)</A></TD>
<TD class="range100"><A HREF="#_Blockcov">100.00%&nbsp;(3/3)</A></TD>
<TD class="rangenone">n/a</TD>
<TD class="range55to59"><A HREF="#_Togglecov">59.80%&nbsp;(177/296)</A></TD>
<TD class="rangenone">n/a</TD>
<TD class="rangenone">n/a</TD>
<TD class="rangenone">n/a</TD>
<TD class="rangenone">n/a</TD>
<TD class="rangenone">n/a</TD>
<TD class="namecell">calc1_sn</TD>

</TR>


</TABLE>
<A NAME="_Blockcov"></A>
<P class="detail_title">     Uncovered Block Detail Report, Type Based</P>
<P class="fs"><A STYLE="float: right" class="namet" HREF="#_topcov">To Top</A></P><BR>

<TABLE class="detail_header"><TR class="detail"><TD>
<B>Type name: </B>calc1_sn<BR>
<B>File name: </B><A HREF="/home/fe15/wr15339/linux/DV_A1/coms31700-a2-e-code/calc1_sn.v" TARGET="_blank">/home/fe15/wr15339/linux/DV_A1/coms31700-a2-e-code/calc1_sn.v</A><BR><B>Number of uncovered blocks: </B>0 of 3<BR>
<B>Number of unreachable blocks: </B>0<BR>


</TD></TR></TABLE>

<PRE class="detail_report_text">
Count  Block Line  Kind                 Origin Source Code                    
------------------------------------------------------------------------------

0 items found

</PRE>
<A NAME="_Expressioncov"></A>
<P class="detail_title">     Uncovered Expression Detail Report, Type Based</P>
<P class="fs"><A STYLE="float: right" class="namet" HREF="#_topcov">To Top</A></P><BR>

<TABLE class="detail_header"><TR class="detail"><TD>
<B>Type name: </B>calc1_sn<BR>
<B>File name: </B><A HREF="/home/fe15/wr15339/linux/DV_A1/coms31700-a2-e-code/calc1_sn.v" TARGET="_blank">/home/fe15/wr15339/linux/DV_A1/coms31700-a2-e-code/calc1_sn.v</A><BR><B>Number of uncovered expressions: </B>0 of 0<BR>
<B>Number of unreachable expressions: </B>0<BR>


</TD></TR></TABLE>

<PRE class="detail_report_text">
index  | grade         | line   | expression                                         
-------------------------------------------------------------------------------------


0 items found

</PRE>
<A NAME="_Togglecov"></A>
<P class="detail_title">     Uncovered Toggle Detail Report, Type Based</P>
<P class="fs"><A STYLE="float: right" class="namet" HREF="#_topcov">To Top</A></P><BR>

<TABLE class="detail_header"><TR class="detail"><TD>
<B>Type name: </B>calc1_sn<BR>
<B>File name: </B><A HREF="/home/fe15/wr15339/linux/DV_A1/coms31700-a2-e-code/calc1_sn.v" TARGET="_blank">/home/fe15/wr15339/linux/DV_A1/coms31700-a2-e-code/calc1_sn.v</A><BR><B>Number of uncovered signal bits: </B>119 of 296<BR>
<B>Number of unreachable signal bits: </B>0<BR>
<B>Number of signal bits partially toggled(rise): </B>0 of 296<BR>
<B>Number of signal bits partially toggled(fall): </B>4 of 296<BR>


</TD></TR></TABLE>

<PRE class="detail_report_text">
Hit(Full)  Hit(Rise)  Hit(Fall)  Signal                    
-----------------------------------------------------------
0          0          0          out_data4[0]              
0          0          0          out_data4[5]              
0          0          0          out_data4[8]              
0          0          0          out_data4[10]             
0          0          0          out_data4[11]             
0          0          0          out_data4[12]             
0          0          0          out_data4[13]             
0          0          0          out_data4[29]             
0          0          0          out_resp1[0]              
0          0          0          out_resp2[0]              
0          0          0          out_resp3[0]              
0          0          0          out_resp4[0]              
0          0          0          req1_cmd_in[0]            
0          0          0          req2_cmd_in[0]            
0          0          0          req3_cmd_in[0]            
0          0          0          req4_cmd_in[0]            
0          0          0          req1_data_in[0]           
0          0          0          req1_data_in[1]           
0          0          0          req1_data_in[2]           
0          0          0          req1_data_in[3]           
0          0          0          req1_data_in[4]           
0          0          0          req1_data_in[5]           
0          0          0          req1_data_in[6]           
0          0          0          req1_data_in[7]           
0          0          0          req1_data_in[8]           
0          0          0          req1_data_in[9]           
0          0          0          req1_data_in[10]          
0          0          0          req1_data_in[11]          
0          0          0          req1_data_in[12]          
0          0          0          req1_data_in[13]          
0          0          0          req1_data_in[14]          
0          0          0          req1_data_in[15]          
0          0          0          req1_data_in[16]          
0          0          0          req1_data_in[17]          
0          0          0          req1_data_in[18]          
0          0          0          req1_data_in[19]          
0          0          0          req1_data_in[20]          
0          0          0          req1_data_in[21]          
0          0          0          req2_data_in[0]           
0          0          0          req2_data_in[1]           
0          0          0          req2_data_in[2]           
0          0          0          req2_data_in[3]           
0          0          0          req2_data_in[4]           
0          0          0          req2_data_in[5]           
0          0          0          req2_data_in[6]           
0          0          0          req2_data_in[7]           
0          0          0          req2_data_in[8]           
0          0          0          req2_data_in[9]           
0          0          0          req2_data_in[10]          
0          0          0          req2_data_in[11]          
0          0          0          req2_data_in[12]          
0          0          0          req2_data_in[13]          
0          0          0          req2_data_in[14]          
0          0          0          req2_data_in[15]          
0          0          0          req2_data_in[16]          
0          0          0          req2_data_in[17]          
0          0          0          req2_data_in[18]          
0          0          0          req2_data_in[19]          
0          0          0          req2_data_in[20]          
0          0          0          req2_data_in[21]          
0          0          0          req3_data_in[0]           
0          0          0          req3_data_in[1]           
0          0          0          req3_data_in[2]           
0          0          0          req3_data_in[3]           
0          0          0          req3_data_in[4]           
0          0          0          req3_data_in[5]           
0          0          0          req3_data_in[6]           
0          0          0          req3_data_in[7]           
0          0          0          req3_data_in[8]           
0          0          0          req3_data_in[9]           
0          0          0          req3_data_in[10]          
0          0          0          req3_data_in[11]          
0          0          0          req3_data_in[12]          
0          0          0          req3_data_in[13]          
0          0          0          req3_data_in[14]          
0          0          0          req3_data_in[15]          
0          0          0          req3_data_in[16]          
0          0          0          req3_data_in[17]          
0          0          0          req3_data_in[18]          
0          0          0          req3_data_in[19]          
0          0          0          req3_data_in[20]          
0          0          0          req3_data_in[21]          
0          0          0          req4_data_in[0]           
0          0          0          req4_data_in[1]           
0          0          0          req4_data_in[2]           
0          0          0          req4_data_in[3]           
0          0          0          req4_data_in[4]           
0          0          0          req4_data_in[5]           
0          0          0          req4_data_in[6]           
0          0          0          req4_data_in[7]           
0          0          0          req4_data_in[8]           
0          0          0          req4_data_in[9]           
0          0          0          req4_data_in[10]          
0          0          0          req4_data_in[11]          
0          0          0          req4_data_in[12]          
0          0          0          req4_data_in[13]          
0          0          0          req4_data_in[14]          
0          0          0          req4_data_in[15]          
0          0          0          req4_data_in[16]          
0          0          0          req4_data_in[17]          
0          0          0          req4_data_in[18]          
0          0          0          req4_data_in[19]          
0          0          0          req4_data_in[20]          
0          0          0          req4_data_in[21]          
0          0          1          reset[1]                  
0          0          0          reset[2]                  
0          0          0          reset[3]                  
0          0          0          reset[4]                  
0          0          1          reset[5]                  
0          0          1          reset[6]                  
0          0          1          reset[7]                  
0          0          0          scan_in                   
0          0          0          scan_out                  
0          0          0          error_found[0]            
0          0          0          error_found[1]            
0          0          0          error_found[2]            
0          0          0          error_found[3]            
0          0          0          a_clk                     
0          0          0          b_clk                     

</PRE>
<A NAME="_Fsmcov"></A>
<P class="detail_title">     Uncovered Fsm Detail Report, Type Based</P>
<P class="fs"><A STYLE="float: right" class="namet" HREF="#_topcov">To Top</A></P><BR>

<TABLE class="detail_header"><TR class="detail"><TD>
<B>Type name: </B>calc1_sn<BR>
<B>File name: </B><A HREF="/home/fe15/wr15339/linux/DV_A1/coms31700-a2-e-code/calc1_sn.v" TARGET="_blank">/home/fe15/wr15339/linux/DV_A1/coms31700-a2-e-code/calc1_sn.v</A><BR>

</TD></TR></TABLE>

<PRE class="detail_report_text">

0 items found

</PRE>
<A NAME="_Assertioncov"></A>
<P class="detail_title">     Uncovered Assertion Detail Report, Type Based</P>
<P class="fs"><A STYLE="float: right" class="namet" HREF="#_topcov">To Top</A></P><BR>

<TABLE class="detail_header"><TR class="detail"><TD>
<B>Type name: </B>calc1_sn<BR>
<B>File name: </B><A HREF="/home/fe15/wr15339/linux/DV_A1/coms31700-a2-e-code/calc1_sn.v" TARGET="_blank">/home/fe15/wr15339/linux/DV_A1/coms31700-a2-e-code/calc1_sn.v</A><BR><B>Number of uncovered assertions: </B>0 of 0<BR>


</TD></TR></TABLE>

<PRE class="detail_report_text">
Finished Failed Assertion                      Line  Source Code                    
------------------------------------------------------------------------------------

0 items found

</PRE>
<A NAME="_CoverGroupcov"></A>
<P class="detail_title">     Uncovered CoverGroup Detail Report, Type Based</P>
<P class="fs"><A STYLE="float: right" class="namet" HREF="#_topcov">To Top</A></P><BR>

<TABLE class="detail_header"><TR class="detail"><TD>
<B>Type name: </B>calc1_sn<BR>
<B>File name: </B><A HREF="/home/fe15/wr15339/linux/DV_A1/coms31700-a2-e-code/calc1_sn.v" TARGET="_blank">/home/fe15/wr15339/linux/DV_A1/coms31700-a2-e-code/calc1_sn.v</A><BR><B>Number of uncovered cover bins: </B>0 of 0<BR>


</TD></TR></TABLE>

</TD></TR></TABLE>

<PRE class="detail_report_text">

0 items found

</PRE>
