INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/Verilog/Basic_UART/Basic_UART.srcs/sources_1/new/UART.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/Verilog/Basic_UART/Basic_UART.srcs/sources_1/new/baudRateGenerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module baudRateGenerator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/Verilog/Basic_UART/Basic_UART.srcs/sources_1/new/receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/Verilog/Basic_UART/Basic_UART.srcs/sources_1/new/transmitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/Verilog/Basic_UART/Basic_UART.srcs/sim_1/new/UART_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UART_tb
