// Seed: 2585166475
module module_0 (
    output tri0 id_0,
    input tri0 id_1,
    input supply0 id_2,
    input tri1 id_3,
    input wor id_4,
    output tri id_5,
    output wire id_6,
    output wand id_7,
    output tri1 id_8
);
  wire id_10;
  wire [1 : -1 'b0] id_11;
  wire id_12;
  ;
  always @(posedge 1 ^ id_2) if (1) @(negedge id_1) disable id_13;
endmodule
module module_1 #(
    parameter id_19 = 32'd51,
    parameter id_2  = 32'd54,
    parameter id_4  = 32'd99
) (
    input wire id_0,
    output wire id_1,
    input tri _id_2,
    input tri1 id_3,
    input wand _id_4,
    output tri id_5,
    input tri id_6,
    output wire id_7,
    input uwire id_8,
    input tri0 id_9,
    input wor id_10,
    output wor id_11,
    output tri0 id_12,
    input tri id_13,
    input uwire id_14,
    input tri1 id_15,
    output supply1 id_16,
    input tri0 id_17,
    input wor id_18,
    input wire _id_19,
    output wand id_20,
    input tri0 id_21,
    output wand id_22,
    input tri0 id_23,
    input uwire id_24,
    output tri id_25,
    input wor id_26,
    input supply1 id_27
);
  wire [1 : ~  id_19] id_29;
  assign id_5 = -1'b0 ? id_15 : 1;
  wire id_30;
  ;
  wire [id_4  *  id_2  +  -1 : 1 'b0] id_31;
  parameter id_32 = -1;
  assign id_20 = id_26 & id_2 + id_27;
  wire  id_33 = id_33;
  logic id_34;
  ;
  module_0 modCall_1 (
      id_20,
      id_26,
      id_13,
      id_15,
      id_13,
      id_5,
      id_11,
      id_1,
      id_25
  );
  assign modCall_1.id_2 = 0;
  always assign id_7 = 1;
  wire id_35;
  wire id_36;
endmodule
