#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Mar 14 15:21:31 2024
# Process ID: 26224
# Current directory: D:/special/pj5_temp
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent39520 D:\special\pj5_temp\pj5_temp.xpr
# Log file: D:/special/pj5_temp/vivado.log
# Journal file: D:/special/pj5_temp\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/special/pj5_temp/pj5_temp.xpr
update_compile_order -fileset sources_1
open_bd_design {D:/special/pj5_temp/pj5_temp.srcs/sources_1/bd/ctrl_storage/ctrl_storage.bd}
save_project_as pj6 D:/special/pj6 -force
delete_bd_objs [get_bd_cells pretender_1]
delete_bd_objs [get_bd_nets pretender_0_data_o]
delete_bd_objs [get_bd_ports pretender_data_o]
startgroup
set_property -dict [list CONFIG.FIFO_DEPTH {32768}] [get_bd_cells axis_data_fifo_0]
endgroup
regenerate_bd_layout
validate_bd_design
update_ip_catalog -rebuild
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:ctrl_mod3:1.0 ctrl_mod3_0
endgroup
set_property location {7.5 3198 2219} [get_bd_cells ctrl_mod3_0]
set_property location {6 2539 1403} [get_bd_cells ctrl_mod3_0]
set_property location {6 2564 2921} [get_bd_cells ctrl_mod3_0]
set_property location {6 2397 2743} [get_bd_cells ctrl_mod3_0]
connect_bd_net [get_bd_pins ctrl_mod3_0/rst_n_i] [get_bd_pins axi_gpio_0/gpio_io_o]
connect_bd_net [get_bd_pins ctrl_mod3_0/clk_i] [get_bd_pins freq_div_0/clk_o]
connect_bd_net [get_bd_pins ctrl_mod3_0/launch_i] [get_bd_pins axi_gpio_1/gpio_io_o]
connect_bd_net [get_bd_pins ctrl_mod3_0/c2_i] [get_bd_pins axi_gpio_2/gpio_io_o]
undo
connect_bd_net [get_bd_pins ctrl_mod3_0/num_of_frames_i] [get_bd_pins axi_gpio_2/gpio_io_o]
connect_bd_net [get_bd_pins ctrl_mod3_0/c2_i] [get_bd_pins axi_gpio_3/gpio_io_o]
connect_bd_net [get_bd_pins ctrl_mod3_0/c3_i] [get_bd_pins axi_gpio_4/gpio_io_o]
connect_bd_net [get_bd_pins ctrl_mod3_0/c4_i] [get_bd_pins axi_gpio_5/gpio_io_o]
connect_bd_net [get_bd_pins ctrl_mod3_0/num_of_clk_cycles_for_integration_i] [get_bd_pins axi_gpio_6/gpio_io_o]
connect_bd_net [get_bd_pins ctrl_mod3_0/num_of_clk_cycles_between_rst_o_and_sh1_o_i] [get_bd_pins axi_gpio_7/gpio_io_o]
delete_bd_objs [get_bd_nets ctrl_mod2_0_trig_2_o] [get_bd_nets ctrl_mod2_0_trig_4_o] [get_bd_nets ctrl_mod2_0_c2_o] [get_bd_nets ctrl_mod2_0_c3_o] [get_bd_nets ctrl_mod2_0_sh2_o] [get_bd_nets ctrl_mod2_0_adc_ch2_en_not] [get_bd_nets ctrl_mod2_0_adc_ch1_en_not] [get_bd_nets ctrl_mod2_0_c4_o] [get_bd_nets ctrl_mod2_0_sh1_o] [get_bd_nets ctrl_mod2_0_trig_3_o] [get_bd_nets ctrl_mod2_0_trig_5_o] [get_bd_cells ctrl_mod2_0]
set_property location {6.5 3224 2508} [get_bd_cells ctrl_mod3_0]
connect_bd_net [get_bd_ports rst_o] [get_bd_pins ctrl_mod3_0/rst_o]
connect_bd_net [get_bd_ports row_clk_o] [get_bd_pins ctrl_mod3_0/row_clk_o]
connect_bd_net [get_bd_ports col_clk_o] [get_bd_pins ctrl_mod3_0/col_clk_o]
connect_bd_net [get_bd_ports row_sel_o] [get_bd_pins ctrl_mod3_0/row_sel_o]
connect_bd_net [get_bd_ports col_sel_o] [get_bd_pins ctrl_mod3_0/col_sel_o]
connect_bd_net [get_bd_ports c2_o] [get_bd_pins ctrl_mod3_0/c2_o]
connect_bd_net [get_bd_ports c3_o] [get_bd_pins ctrl_mod3_0/c3_o]
connect_bd_net [get_bd_ports c4_o] [get_bd_pins ctrl_mod3_0/c4_o]
connect_bd_net [get_bd_ports sh1_o] [get_bd_pins ctrl_mod3_0/sh1_o]
connect_bd_net [get_bd_ports sh2_o] [get_bd_pins ctrl_mod3_0/sh2_o]
connect_bd_net [get_bd_ports amp2_en_o] [get_bd_pins ctrl_mod3_0/amp2_en_o]
update_ip_catalog -rebuild
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:ctrl_mod3:1.0 ctrl_mod3_1
endgroup
set_property location {7 3252 3073} [get_bd_cells ctrl_mod3_1]
connect_bd_net [get_bd_pins ctrl_mod3_1/rst_n_i] [get_bd_pins axi_gpio_0/gpio_io_o]
connect_bd_net [get_bd_pins ctrl_mod3_1/clk_i] [get_bd_pins freq_div_0/clk_o]
connect_bd_net [get_bd_pins ctrl_mod3_1/launch_i] [get_bd_pins axi_gpio_1/gpio_io_o]
connect_bd_net [get_bd_pins ctrl_mod3_1/c2_i] [get_bd_pins axi_gpio_3/gpio_io_o]
connect_bd_net [get_bd_pins ctrl_mod3_1/c3_i] [get_bd_pins axi_gpio_4/gpio_io_o]
connect_bd_net [get_bd_pins ctrl_mod3_1/c4_i] [get_bd_pins axi_gpio_5/gpio_io_o]
connect_bd_net [get_bd_pins ctrl_mod3_1/num_of_frames_i] [get_bd_pins axi_gpio_2/gpio_io_o]
connect_bd_net [get_bd_pins ctrl_mod3_1/num_of_clk_cycles_for_integration_i] [get_bd_pins axi_gpio_6/gpio_io_o]
connect_bd_net [get_bd_pins ctrl_mod3_1/num_of_clk_cycles_between_rst_o_and_sh1_o_i] [get_bd_pins axi_gpio_7/gpio_io_o]
delete_bd_objs [get_bd_nets ctrl_mod3_0_c4_o] [get_bd_nets ctrl_mod3_0_c2_o] [get_bd_nets ctrl_mod3_0_c3_o] [get_bd_nets ctrl_mod3_0_sh1_o] [get_bd_nets ctrl_mod3_0_sh2_o] [get_bd_cells ctrl_mod3_0]
set_property location {7 3252 2469} [get_bd_cells ctrl_mod3_1]
connect_bd_net [get_bd_ports rst_o] [get_bd_pins ctrl_mod3_1/rst_o]
connect_bd_net [get_bd_ports row_clk_o] [get_bd_pins ctrl_mod3_1/row_clk_o]
connect_bd_net [get_bd_ports col_clk_o] [get_bd_pins ctrl_mod3_1/col_clk_o]
connect_bd_net [get_bd_ports row_sel_o] [get_bd_pins ctrl_mod3_1/row_sel_o]
connect_bd_net [get_bd_ports col_sel_o] [get_bd_pins ctrl_mod3_1/col_sel_o]
connect_bd_net [get_bd_ports c2_o] [get_bd_pins ctrl_mod3_1/c2_o]
connect_bd_net [get_bd_ports c3_o] [get_bd_pins ctrl_mod3_1/c3_o]
connect_bd_net [get_bd_ports c4_o] [get_bd_pins ctrl_mod3_1/c4_o]
connect_bd_net [get_bd_ports sh1_o] [get_bd_pins ctrl_mod3_1/sh1_o]
connect_bd_net [get_bd_ports sh2_o] [get_bd_pins ctrl_mod3_1/sh2_o]
connect_bd_net [get_bd_ports amp2_en_o] [get_bd_pins ctrl_mod3_1/amp2_en_o]
connect_bd_net [get_bd_ports trig_2_o] [get_bd_pins ctrl_mod3_1/trig_2_o]
connect_bd_net [get_bd_ports trig_3_o] [get_bd_pins ctrl_mod3_1/trig_3_o]
connect_bd_net [get_bd_ports trig_4_o] [get_bd_pins ctrl_mod3_1/trig_4_o]
connect_bd_net [get_bd_ports trig_5_o] [get_bd_pins ctrl_mod3_1/trig_5_o]
connect_bd_net [get_bd_ports adc_ch1_en_not] [get_bd_pins ctrl_mod3_1/c3_o]
connect_bd_net [get_bd_ports adc_ch2_en_not] [get_bd_pins ctrl_mod3_1/c4_o]
startgroup
endgroup
regenerate_bd_layout
validate_bd_design
connect_bd_net [get_bd_pins ctrl_mod3_1/tvalid_o] [get_bd_pins axis_data_fifo_0/s_axis_tvalid]
connect_bd_net [get_bd_pins ctrl_mod3_1/tlast_o] [get_bd_pins axis_data_fifo_0/s_axis_tlast]
regenerate_bd_layout
validate_bd_design
generate_target all [get_files  D:/special/pj6/pj6.srcs/sources_1/bd/ctrl_storage/ctrl_storage.bd]
catch { config_ip_cache -export [get_ips -all ctrl_storage_axis_data_fifo_0_0] }
catch { config_ip_cache -export [get_ips -all ctrl_storage_system_ila_0_1] }
catch { config_ip_cache -export [get_ips -all ctrl_storage_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all ctrl_storage_auto_pc_1] }
catch { config_ip_cache -export [get_ips -all ctrl_storage_auto_us_0] }
catch { config_ip_cache -export [get_ips -all ctrl_storage_ctrl_mod3_1_0] }
export_ip_user_files -of_objects [get_files D:/special/pj6/pj6.srcs/sources_1/bd/ctrl_storage/ctrl_storage.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/special/pj6/pj6.srcs/sources_1/bd/ctrl_storage/ctrl_storage.bd]
launch_runs -jobs 8 {ctrl_storage_axis_data_fifo_0_0_synth_1 ctrl_storage_system_ila_0_1_synth_1 ctrl_storage_auto_pc_0_synth_1 ctrl_storage_auto_pc_1_synth_1 ctrl_storage_auto_us_0_synth_1 ctrl_storage_ctrl_mod3_1_0_synth_1}
export_simulation -of_objects [get_files D:/special/pj6/pj6.srcs/sources_1/bd/ctrl_storage/ctrl_storage.bd] -directory D:/special/pj6/pj6.ip_user_files/sim_scripts -ip_user_files_dir D:/special/pj6/pj6.ip_user_files -ipstatic_source_dir D:/special/pj6/pj6.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/special/pj6/pj6.cache/compile_simlib/modelsim} {questa=D:/special/pj6/pj6.cache/compile_simlib/questa} {riviera=D:/special/pj6/pj6.cache/compile_simlib/riviera} {activehdl=D:/special/pj6/pj6.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
regenerate_bd_layout
validate_bd_design -force
delete_bd_objs [get_bd_ports c4_o]
undo
generate_target all [get_files  D:/special/pj6/pj6.srcs/sources_1/bd/ctrl_storage/ctrl_storage.bd]
catch { config_ip_cache -export [get_ips -all ctrl_storage_axis_data_fifo_0_0] }
catch { config_ip_cache -export [get_ips -all ctrl_storage_system_ila_0_1] }
catch { config_ip_cache -export [get_ips -all ctrl_storage_ctrl_mod3_1_0] }
catch { config_ip_cache -export [get_ips -all ctrl_storage_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all ctrl_storage_auto_pc_1] }
catch { config_ip_cache -export [get_ips -all ctrl_storage_auto_us_0] }
export_ip_user_files -of_objects [get_files D:/special/pj6/pj6.srcs/sources_1/bd/ctrl_storage/ctrl_storage.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/special/pj6/pj6.srcs/sources_1/bd/ctrl_storage/ctrl_storage.bd]
launch_runs -jobs 8 {ctrl_storage_axis_data_fifo_0_0_synth_1 ctrl_storage_system_ila_0_1_synth_1 ctrl_storage_ctrl_mod3_1_0_synth_1 ctrl_storage_auto_pc_0_synth_1 ctrl_storage_auto_pc_1_synth_1 ctrl_storage_auto_us_0_synth_1}
export_simulation -of_objects [get_files D:/special/pj6/pj6.srcs/sources_1/bd/ctrl_storage/ctrl_storage.bd] -directory D:/special/pj6/pj6.ip_user_files/sim_scripts -ip_user_files_dir D:/special/pj6/pj6.ip_user_files -ipstatic_source_dir D:/special/pj6/pj6.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/special/pj6/pj6.cache/compile_simlib/modelsim} {questa=D:/special/pj6/pj6.cache/compile_simlib/questa} {riviera=D:/special/pj6/pj6.cache/compile_simlib/riviera} {activehdl=D:/special/pj6/pj6.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
generate_target all [get_files  D:/special/pj6/pj6.srcs/sources_1/bd/ctrl_storage/ctrl_storage.bd]
catch { config_ip_cache -export [get_ips -all ctrl_storage_auto_pc_1] }
export_ip_user_files -of_objects [get_files D:/special/pj6/pj6.srcs/sources_1/bd/ctrl_storage/ctrl_storage.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/special/pj6/pj6.srcs/sources_1/bd/ctrl_storage/ctrl_storage.bd]
launch_runs -jobs 8 ctrl_storage_auto_pc_1_synth_1
export_simulation -of_objects [get_files D:/special/pj6/pj6.srcs/sources_1/bd/ctrl_storage/ctrl_storage.bd] -directory D:/special/pj6/pj6.ip_user_files/sim_scripts -ip_user_files_dir D:/special/pj6/pj6.ip_user_files -ipstatic_source_dir D:/special/pj6/pj6.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/special/pj6/pj6.cache/compile_simlib/modelsim} {questa=D:/special/pj6/pj6.cache/compile_simlib/questa} {riviera=D:/special/pj6/pj6.cache/compile_simlib/riviera} {activehdl=D:/special/pj6/pj6.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
reset_run impl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
