Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto 654f904318c5484e8c4cd3bde082c2a9 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/jack/Documents/Git/riscvsoc_final/riscvsoc/board/clock_divider.v" Line 4. Module clock_divider(DIVISOR=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/jack/Documents/Git/riscvsoc_final/riscvsoc/cpu/cpu.v" Line 6. Module cpu(VECTOR=32'b0100000,INSTRUCTION_MEM="program.mem") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/jack/Documents/Git/riscvsoc_final/riscvsoc/cpu/instruction_memory.v" Line 4. Module instruction_memory(MEMFILE="program.mem") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/jack/Documents/Git/riscvsoc_final/riscvsoc/cpu/privilege.v" Line 6. Module privilege(VECTOR=32'b0100000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/jack/Documents/Git/riscvsoc_final/riscvsoc/cpu/control.v" Line 6. Module control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/jack/Documents/Git/riscvsoc_final/riscvsoc/cpu/pc.v" Line 4. Module pc doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/jack/Documents/Git/riscvsoc_final/riscvsoc/cpu/decode.v" Line 6. Module decode doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/jack/Documents/Git/riscvsoc_final/riscvsoc/cpu/registers.v" Line 6. Module registers doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/jack/Documents/Git/riscvsoc_final/riscvsoc/cpu/branch_comparator.v" Line 4. Module branch_comparator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/jack/Documents/Git/riscvsoc_final/riscvsoc/cpu/alu.v" Line 6. Module alu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/jack/Documents/Git/riscvsoc_final/riscvsoc/cpu/immediate_generator.v" Line 6. Module immediate_generator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/jack/Documents/Git/riscvsoc_final/riscvsoc/cpu/load_generator.v" Line 6. Module load_generator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/jack/Documents/Git/riscvsoc_final/riscvsoc/cpu/store_generator.v" Line 6. Module store_generator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/jack/Documents/Git/riscvsoc_final/riscvsoc/cpu/add.v" Line 4. Module add doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/jack/Documents/Git/riscvsoc_final/riscvsoc/cpu/mux2.v" Line 4. Module mux2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/jack/Documents/Git/riscvsoc_final/riscvsoc/cpu/mux2.v" Line 4. Module mux2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/jack/Documents/Git/riscvsoc_final/riscvsoc/cpu/mux2.v" Line 4. Module mux2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/jack/Documents/Git/riscvsoc_final/riscvsoc/cpu/mux3.v" Line 4. Module mux3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/jack/Documents/Git/riscvsoc_final/riscvsoc/cpu/mux_privilege.v" Line 4. Module mux_privilege doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/jack/Documents/Git/riscvsoc_final/riscvsoc/cpu/mux2.v" Line 4. Module mux2 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/jack/Documents/Git/riscvsoc_final/riscvsoc/ram/ram_wishbone.v" Line 4. Module ram_wishbone doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/jack/Documents/Git/riscvsoc_final/riscvsoc/led/led_wishbone.v" Line 4. Module led_wishbone doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/jack/Documents/Git/riscvsoc_final/riscvsoc/seg/seg_wishbone.v" Line 1. Module seg_wishbone doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/jack/Documents/Git/riscvsoc_final/riscvsoc/vga/text_pixel.v" Line 1. Module text_pixel doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock_divider(DIVISOR=4)
Compiling module xil_defaultlib.instruction_memory(MEMFILE="prog...
Compiling module xil_defaultlib.privilege(VECTOR=32'b0100000)
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.branch_comparator
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.immediate_generator
Compiling module xil_defaultlib.load_generator
Compiling module xil_defaultlib.store_generator
Compiling module xil_defaultlib.add
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.mux3
Compiling module xil_defaultlib.mux_privilege
Compiling module xil_defaultlib.cpu(VECTOR=32'b0100000,INSTRUCTI...
Compiling module xil_defaultlib.ram_wishbone
Compiling module xil_defaultlib.led_wishbone
Compiling module xil_defaultlib.seg_wishbone
Compiling module xil_defaultlib.vga_generator
Compiling module xil_defaultlib.text_pixel
Compiling module xil_defaultlib.vga_wishbone(TEXT_DATA_MEMFILE="...
Compiling module xil_defaultlib.top(DIV=4)
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
