--------------- Build Started: 04/16/2022 18:22:13 Project: VOLTCANPERIPH, Configuration: ARM GCC 5.4-2016-q2-update Debug ---------------
cydsfit.exe -.appdatapath "C:\Users\UniPrograms\AppData\Local\Cypress Semiconductor\PSoC Creator\4.4" -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p "C:\Users\UniPrograms\Documents\PSoC Creator\MUR\VOLTCANPERIPH.cydsn\VOLTCANPERIPH.cyprj" -d CY8C5888LTI-LP097 -s "C:\Users\UniPrograms\Documents\PSoC Creator\MUR\VOLTCANPERIPH.cydsn\Generated_Source\PSoC5" -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
Elaborating Design...
ADD: sdb.M0065: information: Analog terminal "Pin_2.analog_0" on TopDesign is unconnected.
 * C:\Users\UniPrograms\Documents\PSoC Creator\MUR\VOLTCANPERIPH.cydsn\TopDesign\TopDesign.cysch (Signal: Net_45)
 * C:\Users\UniPrograms\Documents\PSoC Creator\MUR\VOLTCANPERIPH.cydsn\TopDesign\TopDesign.cysch (Shape_20.1)
 * C:\Users\UniPrograms\Documents\PSoC Creator\MUR\VOLTCANPERIPH.cydsn\TopDesign\TopDesign.cysch (Shape_23)
 * C:\Users\UniPrograms\Documents\PSoC Creator\MUR\VOLTCANPERIPH.cydsn\TopDesign\TopDesign.cysch (Shape_24)
ADD: sdb.M0060: warning: Warning in component: CAN_1. The BUS_CLK clock accuracy should be 0.5% or better. Please, use an external XTAL or external clock source to meet the CAN accurate clocking requirements.
 * C:\Users\UniPrograms\Documents\PSoC Creator\MUR\VOLTCANPERIPH.cydsn\TopDesign\TopDesign.cysch (Instance:CAN_1)
HDL Generation...
Synthesis...
Tech Mapping...
Analog Placement...
Info: apr.M0002: Analog signal "\ADC_DelSig_1:Net_35\" is connected to one terminal only. (App=cydsfit)
Analog Routing...
Analog Code Generation...
Digital Placement...
Digital Routing...
Bitstream Generation...
Bitstream Verification...
Static timing analysis...
API Generation...
Dependency Generation...
Cleanup...
--------------- Build Skipped: 04/16/2022 18:22:26 ---------------
