// Seed: 2283323510
`resetall
module module_0 (
    input id_1,
    input logic id_2,
    output logic id_3,
    output logic id_4,
    input id_5
);
  always id_1 = id_1;
endmodule
`define pp_1 0
`define pp_2 0
module module_1 #(
    parameter id_4 = 32'd81
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output id_9;
  input id_8;
  output id_7;
  input id_6;
  output id_5;
  input _id_4;
  output id_3;
  output id_2;
  input id_1;
  always id_1 <= id_9[id_4[id_4 : 1]];
  logic id_10;
  logic id_11;
  assign id_6 = 1 !== 1 | 1'b0;
endmodule
`define pp_3 0
`define pp_4 0
`define pp_5 0
