Reading netlist file: "C:\git programing projects\SysVerilog\Uart_FSM\impl\gwsynthesis\Uart_FSM.vg"
Parsing netlist file "C:\git programing projects\SysVerilog\Uart_FSM\impl\gwsynthesis\Uart_FSM.vg" completed
Processing netlist completed
Reading constraint file: "C:\git programing projects\SysVerilog\Uart_FSM\src\Uart_FSM.cst"
Physical Constraint parsed completed
Running placement......
[10%] Placement Phase 0 completed
[20%] Placement Phase 1 completed
[30%] Placement Phase 2 completed
[50%] Placement Phase 3 completed
Running routing......
[60%] Routing Phase 0 completed
[70%] Routing Phase 1 completed
[80%] Routing Phase 2 completed
[90%] Routing Phase 3 completed
Running timing analysis......
[95%] Timing analysis completed
Placement and routing completed
Bitstream generation in progress......
Bitstream generation completed
Running power analysis......
[100%] Power analysis completed
Generate file "C:\git programing projects\SysVerilog\Uart_FSM\impl\pnr\Uart_FSM.power.html" completed
Generate file "C:\git programing projects\SysVerilog\Uart_FSM\impl\pnr\Uart_FSM.pin.html" completed
Generate file "C:\git programing projects\SysVerilog\Uart_FSM\impl\pnr\Uart_FSM.rpt.html" completed
Generate file "C:\git programing projects\SysVerilog\Uart_FSM\impl\pnr\Uart_FSM.rpt.txt" completed
Generate file "C:\git programing projects\SysVerilog\Uart_FSM\impl\pnr\Uart_FSM.tr.html" completed
Thu Apr 18 21:45:11 2024

