
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

                Version O-2018.06-SP4 for linux64 - Nov 27, 2018

                    Copyright (c) 1988 - 2018 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
set currentDesign b2a
b2a
set sourceFolder  {rtl}
rtl
#Need not touch from here
set tmpStr ./saed32hvt_ff0p95v125c.db
./saed32hvt_ff0p95v125c.db
set target_library $tmpStr
./saed32hvt_ff0p95v125c.db
set link_library "* $target_library"
* ./saed32hvt_ff0p95v125c.db
analyze $sourceFolder -autoread -recursive -top $currentDesign
== ANALYZE autoread for top design 'b2a' ==

Starting ANALYZE autoread mode...
Information: Adding '/home/KNUEEhdd1/comp311/comp9/work_dir/proj1/dc/rtl'.  (AUTOREAD-100)
Warning: Adding missing directory to search_path - '/home/KNUEEhdd1/comp311/comp9/work_dir/proj1/dc/rtl'. (AUTOREAD-105)
Information: Adding '/home/KNUEEhdd1/comp311/comp9/work_dir/proj1/dc/rtl/b2a.v'.  (AUTOREAD-100)
Information: Scanning file { b2a.v }. (AUTOREAD-303)
Compiling source file /home/KNUEEhdd1/comp311/comp9/work_dir/proj1/dc/rtl/b2a.v
Presto compilation completed successfully.
Autoread command completed successfully.
1
elaborate     $currentDesign
Loading db file '/home/KNUEEhdd1/comp311/comp9/work_dir/proj1/dc/saed32hvt_ff0p95v125c.db'
Loading db file '/usr/synopsys/syn/O-2018.06-SP4/libraries/syn/gtech.db'
Loading db file '/usr/synopsys/syn/O-2018.06-SP4/libraries/syn/standard.sldb'
  Loading link library 'saed32hvt_ff0p95v125c'
  Loading link library 'gtech'
Running PRESTO HDLC

Inferred memory devices in process
	in routine b2a line 6 in file
		'/home/KNUEEhdd1/comp311/comp9/work_dir/proj1/dc/rtl/b2a.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       cnt_reg       | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|     out4260_reg     | Flip-flop |   7   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'b2a'.
1
current_design $currentDesign
Current design is 'b2a'.
{b2a}
#setting clock
set clockPorts {clk}
clk
create_clock -name myCLK $clockPorts -period 2.0 -waveform {0 1.0}
1
#Common options
set_max_area 0
1
set_host_options -max_cores 4
1
#uniquify
compile
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | O-2018.06-DWBB_201806.4 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 1 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'b2a'
Information: The register 'cnt_reg[3]' is a constant and will be removed. (OPT-1206)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00     174.3      0.00       0.0       0.0                          
    0:00:00     174.3      0.00       0.0       0.0                          
    0:00:00     174.3      0.00       0.0       0.0                          
    0:00:00     174.3      0.00       0.0       0.0                          
    0:00:00     174.3      0.00       0.0       0.0                          
    0:00:00     130.1      0.00       0.0       0.0                          
    0:00:00     130.1      0.00       0.0       0.0                          
    0:00:00     130.1      0.00       0.0       0.0                          
    0:00:00     130.1      0.00       0.0       0.0                          
    0:00:00     130.1      0.00       0.0       0.0                          
    0:00:00     130.1      0.00       0.0       0.0                          
    0:00:00     130.1      0.00       0.0       0.0                          
    0:00:00     130.1      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00     130.1      0.00       0.0       0.0                          
    0:00:00     130.1      0.00       0.0       0.0                          
    0:00:00     130.1      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:00     130.1      0.00       0.0       0.0                          
    0:00:00     130.1      0.00       0.0       0.0                          
    0:00:00     128.9      0.00       0.0       0.0                          
    0:00:00     127.6      0.00       0.0       0.0                          
    0:00:00     127.6      0.00       0.0       0.0                          
    0:00:00     127.6      0.00       0.0       0.0                          
    0:00:00     127.6      0.00       0.0       0.0                          
    0:00:00     127.6      0.00       0.0       0.0                          
    0:00:00     127.6      0.00       0.0       0.0                          
    0:00:00     127.6      0.00       0.0       0.0                          
    0:00:00     127.6      0.00       0.0       0.0                          
    0:00:00     127.6      0.00       0.0       0.0                          
    0:00:00     127.6      0.00       0.0       0.0                          
    0:00:00     127.6      0.00       0.0       0.0                          
    0:00:00     127.6      0.00       0.0       0.0                          
    0:00:00     127.6      0.00       0.0       0.0                          
    0:00:00     127.6      0.00       0.0       0.0                          
    0:00:00     127.6      0.00       0.0       0.0                          
    0:00:00     127.6      0.00       0.0       0.0                          
    0:00:00     127.6      0.00       0.0       0.0                          
Loading db file '/home/KNUEEhdd1/comp311/comp9/work_dir/proj1/dc/saed32hvt_ff0p95v125c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
write -f verilog $currentDesign -hierarchy -output $currentDesign.syn.v
Writing verilog file '/home/KNUEEhdd1/comp311/comp9/work_dir/proj1/dc/b2a.syn.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
write_sdc $currentDesign.sdc
1
report_qor
Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : b2a
Version: O-2018.06-SP4
Date   : Fri May 20 18:36:35 2022
****************************************


  Timing Path Group 'myCLK'
  -----------------------------------
  Levels of Logic:               5.00
  Critical Path Length:          1.51
  Critical Path Slack:           0.46
  Critical Path Clk Period:      2.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:                 39
  Buf/Inv Cell Count:               7
  Buf Cell Count:                   0
  Inv Cell Count:                   7
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:        29
  Sequential Cell Count:           10
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:       59.977984
  Noncombinational Area:    67.602305
  Buf/Inv Area:              8.895040
  Total Buffer Area:             0.00
  Total Inverter Area:           8.90
  Macro/Black Box Area:      0.000000
  Net Area:                 10.254323
  -----------------------------------
  Cell Area:               127.580290
  Design Area:             137.834613


  Design Rules
  -----------------------------------
  Total Number of Nets:            47
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: knuee-srv2

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.01
  Logic Optimization:                  0.09
  Mapping Optimization:                0.11
  -----------------------------------------
  Overall Compile Time:                1.21
  Overall Compile Wall Clock Time:     1.34

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
exit

Thank you...
