Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri May 30 14:44:37 2025
| Host         : LAPTOP-IMI5H5SA running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file micro_core_v0_wrapper_control_sets_placed.rpt
| Design       : micro_core_v0_wrapper
| Device       : xc7a35t
--------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   401 |
|    Minimum number of control sets                        |   401 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1308 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   401 |
| >= 0 to < 4        |    69 |
| >= 4 to < 6        |    67 |
| >= 6 to < 8        |    42 |
| >= 8 to < 10       |    46 |
| >= 10 to < 12      |     8 |
| >= 12 to < 14      |    15 |
| >= 14 to < 16      |     1 |
| >= 16              |   153 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             646 |          247 |
| No           | No                    | Yes                    |              80 |           27 |
| No           | Yes                   | No                     |             752 |          317 |
| Yes          | No                    | No                     |            1787 |          494 |
| Yes          | No                    | Yes                    |              15 |            8 |
| Yes          | Yes                   | No                     |            3244 |         1309 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                           Clock Signal                          |                                                                                                   Enable Signal                                                                                                  |                                                                                  Set/Reset Signal                                                                                 | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                  | micro_core_v0_i/axi_smc/inst/s01_nodes/s01_r_node/inst/mi_handler_m_sc_areset                                                                                                     |                1 |              1 |         1.00 |
|  micro_core_v0_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                          | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_rst_i_i_1_n_0                            |                1 |              1 |         1.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                  | micro_core_v0_i/axi_smc/inst/m00_nodes/m00_b_node/inst/mi_handler_m_sc_areset                                                                                                     |                1 |              1 |         1.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_len_qq                                                                                | micro_core_v0_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                      |                1 |              1 |         1.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                  | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.New_Carry_MUXCY/Use_Async_Reset.sync_reset_reg                                                    |                1 |              1 |         1.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                  | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/capture_1                                                                |                1 |              1 |         1.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                  | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.take_Intr_2nd_Phase_reg_0                                                                         |                1 |              1 |         1.00 |
| ~micro_core_v0_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      |                                                                                                                                                                                                                  | micro_core_v0_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                         |                1 |              1 |         1.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                  | micro_core_v0_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                           |                1 |              1 |         1.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Area_Debug_Control.force_stop_cmd_hold_reg                    | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_i_1__137_n_0   |                1 |              1 |         1.00 |
|  micro_core_v0_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | micro_core_v0_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[0]                                                                                                                                           | micro_core_v0_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Functional_Reset                                                                                                              |                1 |              1 |         1.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Area_Debug_Control.force_stop_cmd_hold_reg                    | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_i_1__138_n_0         |                1 |              1 |         1.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Area_Debug_Control.force_stop_cmd_hold_reg                    | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_i_1__139_n_0 |                1 |              1 |         1.00 |
| ~micro_core_v0_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | micro_core_v0_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                           | micro_core_v0_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D                                                                                                             |                1 |              1 |         1.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                  | micro_core_v0_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                          |                1 |              1 |         1.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                  | micro_core_v0_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/mi_handler_m_sc_areset                                                                                                    |                1 |              1 |         1.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                  | micro_core_v0_i/axi_smc/inst/s00_nodes/s00_w_node/inst/mi_handler_m_sc_areset                                                                                                     |                1 |              1 |         1.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                  | micro_core_v0_i/axi_smc/inst/s00_nodes/s00_b_node/inst/mi_handler_m_sc_areset                                                                                                     |                1 |              1 |         1.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                  | micro_core_v0_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                           |                1 |              1 |         1.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_FPGA_FSL_2.Cache_hit_MUXCY/lopt_4                                                                    | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Use_Async_Reset.sync_reset_reg_0                                               |                1 |              1 |         1.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                  | micro_core_v0_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                          |                1 |              1 |         1.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                  | micro_core_v0_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/mi_handler_m_sc_areset                                                                                                    |                1 |              1 |         1.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                  | micro_core_v0_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                          |                1 |              1 |         1.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                  | micro_core_v0_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                           |                1 |              1 |         1.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                  | micro_core_v0_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                           |                1 |              1 |         1.00 |
|  micro_core_v0_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                          | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Functional_Reset                                                         |                1 |              1 |         1.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                  | micro_core_v0_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                           |                1 |              1 |         1.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                  | micro_core_v0_i/axi_smc/inst/s00_nodes/s00_r_node/inst/mi_handler_m_sc_areset                                                                                                     |                1 |              1 |         1.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                  | micro_core_v0_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                          |                1 |              1 |         1.00 |
|  micro_core_v0_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                          | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg_n_0                                |                1 |              1 |         1.00 |
|  micro_core_v0_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                          | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_rst_i_i_1_n_0                             |                1 |              1 |         1.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                  | micro_core_v0_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                           |                1 |              1 |         1.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                  | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Native_15                                                                                         |                1 |              1 |         1.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                  | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Native_14                                                                                         |                1 |              1 |         1.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                  | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Native_16                                                                                         |                1 |              1 |         1.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                  | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Native_13                                                                                         |                1 |              1 |         1.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                  | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Use_Async_Reset.sync_reset_reg                                                 |                1 |              1 |         1.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                  | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/MSR_Rst                                                                                                      |                1 |              1 |         1.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[0].srl_nx1/shift                                                                         |                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                  | micro_core_v0_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/mi_handler_m_sc_areset                                                                                                    |                1 |              1 |         1.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                  | micro_core_v0_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/s_sc_areset_pipe                                                                                                          |                1 |              1 |         1.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                  | micro_core_v0_i/axi_smc/inst/m00_nodes/m00_r_node/inst/mi_handler_m_sc_areset                                                                                                     |                1 |              1 |         1.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                  | micro_core_v0_i/axi_smc/inst/s01_nodes/s01_r_node/inst/s_sc_areset_pipe                                                                                                           |                1 |              1 |         1.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[2].srl_nx1/shift_qual                                                                                  |                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/CE                                                                                                                                                   | micro_core_v0_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_reset                                                                                                              |                1 |              2 |         2.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                       |                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  micro_core_v0_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Command_Reg_En                                                                                          | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear                                                        |                1 |              2 |         2.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                  | micro_core_v0_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDRESS_DECODE_INSTANCE_I/active_high_rst_reg                                                                     |                1 |              2 |         2.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                  | micro_core_v0_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                      |                1 |              3 |         3.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg                                                                               |                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                  | micro_core_v0_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                      |                1 |              3 |         3.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                      |                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                  | micro_core_v0_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                            |                1 |              3 |         3.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                  | micro_core_v0_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                     |                1 |              3 |         3.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                  | micro_core_v0_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                      |                1 |              3 |         3.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                  | micro_core_v0_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                     |                1 |              3 |         3.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                  | micro_core_v0_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                      |                1 |              3 |         3.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                  | micro_core_v0_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                      |                1 |              3 |         3.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                  | micro_core_v0_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                     |                1 |              3 |         3.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                  | micro_core_v0_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                      |                1 |              3 |         3.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                  | micro_core_v0_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                            |                1 |              3 |         3.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                  | micro_core_v0_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                     |                1 |              3 |         3.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/derived_size_reg                                                                                                                                         |                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                  | micro_core_v0_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                     |                1 |              3 |         3.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                  | micro_core_v0_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                     |                1 |              3 |         3.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                  | micro_core_v0_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                     |                1 |              3 |         3.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                  | micro_core_v0_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                     |                1 |              3 |         3.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                  | micro_core_v0_i/axi_smc/inst/s01_nodes/s01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                      |                1 |              3 |         3.00 |
|  micro_core_v0_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      |                                                                                                                                                                                                                  |                                                                                                                                                                                   |                2 |              3 |         1.50 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr[4]_i_2_n_0                                                                                                                                  | micro_core_v0_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr[4]_i_1_n_0                                                                                                   |                1 |              4 |         4.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                                      |                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d                                                                                 | micro_core_v0_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                      |                1 |              4 |         4.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                                   |                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                  | micro_core_v0_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                              |                3 |              4 |         1.33 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                  | micro_core_v0_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                              |                2 |              4 |         2.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                 | micro_core_v0_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                      |                1 |              4 |         4.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                  | micro_core_v0_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                              |                4 |              4 |         1.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                  | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/S_0                                                                             |                2 |              4 |         2.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                               | micro_core_v0_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                      |                1 |              4 |         4.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                  | micro_core_v0_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                             |                2 |              4 |         2.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                  | micro_core_v0_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                             |                2 |              4 |         2.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/E[0]                                                                                               | micro_core_v0_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                      |                2 |              4 |         2.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                  | micro_core_v0_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/SR[0]                                                                                                                 |                1 |              4 |         4.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                  | micro_core_v0_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                            |                1 |              4 |         4.00 |
| ~micro_core_v0_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      |                                                                                                                                                                                                                  | micro_core_v0_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                     |                1 |              4 |         4.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                  | micro_core_v0_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                  |                1 |              4 |         4.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                  | micro_core_v0_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                            |                1 |              4 |         4.00 |
|  micro_core_v0_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | micro_core_v0_i/mdm_1/U0/MDM_Core_I1/MDM_SEL                                                                                                                                                                     | micro_core_v0_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                     |                1 |              4 |         4.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                  | micro_core_v0_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                              |                2 |              4 |         2.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                        | micro_core_v0_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                            |                1 |              4 |         4.00 |
|  micro_core_v0_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                          |                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  micro_core_v0_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | micro_core_v0_i/mdm_1/U0/MDM_Core_I1/TDI_Shifter0                                                                                                                                                                | micro_core_v0_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                     |                1 |              4 |         4.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                   | micro_core_v0_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                              |                2 |              4 |         2.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[16].srl_nx1/shift_qual                                                                                 |                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                          | micro_core_v0_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                              |                1 |              4 |         4.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/FSM_sequential_emc_addr_ps_reg[0][0]                                                                                                        | micro_core_v0_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/s_axi_aresetn_0                                                                               |                2 |              4 |         2.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                             | micro_core_v0_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                               |                1 |              4 |         4.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                          |                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/state_count[4]_i_2_n_0                                                                                                                               | micro_core_v0_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/state_count[4]_i_1_n_0                                                                                                |                1 |              4 |         4.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/M_AXI_DC_RVALID_0[0]                                   | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/SR[0]                   |                2 |              4 |         2.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                      | micro_core_v0_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                          |                1 |              4 |         4.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                        |                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                               | micro_core_v0_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                      |                1 |              4 |         4.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.r_read_fifo_addr[0]_i_1_n_0                  | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                      |                1 |              4 |         4.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Read_Req_Granted                                       |                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.aw_read_fifo_addr[0]_i_1_n_0   | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                      |                2 |              4 |         2.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.exist_bit_FDRE/E[0]            | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                      |                2 |              4 |         2.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_read_fifo_addr[0]_i_1__0_n_0                                                                   | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                      |                2 |              4 |         2.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/E[0]                                                                                               | micro_core_v0_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                      |                2 |              4 |         2.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                        |                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                 | micro_core_v0_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                      |                1 |              4 |         4.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                 |                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                                   |                                                                                                                                                                                   |                3 |              4 |         1.33 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr                                                                        | micro_core_v0_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                      |                2 |              5 |         2.50 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr[4]_i_1__0_n_0                                                                               | micro_core_v0_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                      |                1 |              5 |         5.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/CE_1                                                                                                                                                 | micro_core_v0_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_reset                                                                                                              |                2 |              5 |         2.50 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/CE_10                                                                                                                                                | micro_core_v0_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_reset                                                                                                              |                2 |              5 |         2.50 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/CE_0                                                                                                                                                 | micro_core_v0_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_reset                                                                                                              |                2 |              5 |         2.50 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                | micro_core_v0_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[38][5]_i_1_n_0                                                                                                    |                2 |              5 |         2.50 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg_0        |                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_emc_0/U0/EMC_CTRL_I/ADDR_COUNTER_MUX_I/DATAWIDTH_MATCH_GEN.CYCLE_END_CNTR_I/CE                                                                                                               | micro_core_v0_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_reset                                                                                                              |                2 |              5 |         2.50 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr                                                                                           | micro_core_v0_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                      |                2 |              5 |         2.50 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[4]_i_1_n_0                                                                               | micro_core_v0_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r_0                                                                                                |                2 |              5 |         2.50 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/CE_6                                                                                                                                                 | micro_core_v0_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_reset                                                                                                              |                2 |              5 |         2.50 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[20].srl_nx1/shift_qual                                                   |                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[4]_i_1_n_0                                                                                             | micro_core_v0_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                               |                2 |              5 |         2.50 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/CE_18                                                                                                                                                | micro_core_v0_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_reset                                                                                                              |                2 |              5 |         2.50 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr                                                                        | micro_core_v0_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                      |                2 |              5 |         2.50 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_pipelined.state_reg[0][0]                                                                      | micro_core_v0_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                      |                2 |              5 |         2.50 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                        | micro_core_v0_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                               |                1 |              5 |         5.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/E[0]                                                                                                                                        | micro_core_v0_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                               |                3 |              5 |         1.67 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.mesg_reg                                                            |                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                  | micro_core_v0_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                                                             |                2 |              5 |         2.50 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[4]_i_1__1_n_0                                                                    | micro_core_v0_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                      |                2 |              5 |         2.50 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[7].srl_nx1/shift_qual  |                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/E[0]                                                                                                          |                                                                                                                                                                                   |                2 |              5 |         2.50 |
|  micro_core_v0_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | micro_core_v0_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.command_reg[6]                                                                                                                                                 |                                                                                                                                                                                   |                1 |              6 |         6.00 |
|  micro_core_v0_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | micro_core_v0_i/mdm_1/U0/Use_E2.BSCAN_I/sel                                                                                                                                                                      |                                                                                                                                                                                   |                3 |              6 |         2.00 |
|  micro_core_v0_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | micro_core_v0_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sample_1                                                                                                                                     |                                                                                                                                                                                   |                1 |              6 |         6.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                | micro_core_v0_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r_0                                                                                                 |                2 |              6 |         3.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr          | micro_core_v0_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                             |                2 |              6 |         3.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr           | micro_core_v0_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                              |                2 |              6 |         3.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                  | micro_core_v0_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                            |                1 |              6 |         6.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/read_req_granted                                                                                           |                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/read_data_counter0                                                                                         | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                      |                2 |              6 |         3.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/gen_endpoint.w_push_done_reg[0]                                                                                                             | micro_core_v0_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                             |                2 |              6 |         3.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                                        | micro_core_v0_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                             |                2 |              6 |         3.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr           | micro_core_v0_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                              |                2 |              6 |         3.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                             | micro_core_v0_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                       |                1 |              6 |         6.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                 |                                                                                                                                                                                   |                3 |              6 |         2.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                      | micro_core_v0_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                             |                2 |              6 |         3.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                      | micro_core_v0_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                             |                2 |              6 |         3.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                      | micro_core_v0_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                             |                3 |              6 |         2.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr           | micro_core_v0_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                              |                2 |              6 |         3.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr           | micro_core_v0_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                              |                3 |              6 |         2.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                  | micro_core_v0_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                         |                2 |              6 |         3.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                  | micro_core_v0_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                         |                2 |              6 |         3.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/w_payld_push67_out                                                                                   |                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                  | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wrack_reg_10                                                                                                    |                2 |              6 |         3.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/derived_burst_reg_reg[0][0]                                                                                                                 | micro_core_v0_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/s_axi_aresetn_0                                                                               |                3 |              6 |         2.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr          | micro_core_v0_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                             |                2 |              6 |         3.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                        |                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                       | micro_core_v0_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                              |                3 |              7 |         2.33 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[20].srl_nx1/shift_qual                                                   |                                                                                                                                                                                   |                2 |              7 |         3.50 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.mesg_reg                                                            |                                                                                                                                                                                   |                3 |              7 |         2.33 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                  | micro_core_v0_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                             |                3 |              7 |         2.33 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                  | micro_core_v0_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                              |                4 |              7 |         1.75 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                  | micro_core_v0_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                             |                4 |              7 |         1.75 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DADDR[6]_i_2_n_0                                                                                                                                     | micro_core_v0_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DADDR[6]_i_1_n_0                                                                                                      |                1 |              7 |         7.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_FPGA_FSL_2.Cache_hit_MUXCY/lopt_4                                                                    | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/R                                                                               |                2 |              7 |         3.50 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                  | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                           |                2 |              7 |         3.50 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                       | micro_core_v0_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                              |                3 |              7 |         2.33 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                             | micro_core_v0_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                              |                3 |              7 |         2.33 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                             | micro_core_v0_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                              |                3 |              7 |         2.33 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                  | micro_core_v0_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                             |                4 |              7 |         1.75 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_len_qq                                                             | micro_core_v0_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                      |                2 |              7 |         3.50 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.pending_write_is_1_i_1_n_0     | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                      |                3 |              7 |         2.33 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                        | micro_core_v0_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                         |                1 |              7 |         7.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STEER_I/RDDATA_GEN[1].RDDATA_BYTE_GEN[0].RDDATA_REG_i_1_n_0                                                                                                          | micro_core_v0_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_reset                                                                                                              |                1 |              8 |         8.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STEER_I/RDDATA_GEN[2].RDDATA_BYTE_GEN[0].RDDATA_REG_i_1_n_0                                                                                                          | micro_core_v0_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_reset                                                                                                              |                1 |              8 |         8.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STEER_I/RDDATA_GEN[3].RDDATA_BYTE_GEN[0].RDDATA_REG_i_1_n_0                                                                                                          | micro_core_v0_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_reset                                                                                                              |                3 |              8 |         2.67 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STEER_I/RDDATA_GEN[0].RDDATA_BYTE_GEN[0].RDDATA_REG_i_1_n_0                                                                                                          | micro_core_v0_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_reset                                                                                                              |                2 |              8 |         4.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[8]_0[0]                                                                                      | micro_core_v0_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/s_axi_aresetn_0                                                                               |                3 |              8 |         2.67 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                 |                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                       | micro_core_v0_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                              |                3 |              8 |         2.67 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                           |                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                        | micro_core_v0_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                              |                2 |              8 |         4.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                 |                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                           |                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  micro_core_v0_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc[0]   |                                                                                                                                                                                   |                7 |              8 |         1.14 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                  | micro_core_v0_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r_0                                                                                                |                2 |              8 |         4.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                  | micro_core_v0_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r_0                                                                                                |                2 |              8 |         4.00 |
|  micro_core_v0_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[1].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc[0]   |                                                                                                                                                                                   |                7 |              8 |         1.14 |
|  micro_core_v0_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | micro_core_v0_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                 |                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  micro_core_v0_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | micro_core_v0_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_10                                                                                                                                   |                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                           |                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                 |                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                 | micro_core_v0_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                               |                3 |              8 |         2.67 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_thread_loop[0].r_word_cnt_reg[0][7][0]                                      | micro_core_v0_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                      |                3 |              8 |         2.67 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                                 | micro_core_v0_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                      |                5 |              8 |         1.60 |
| ~micro_core_v0_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | micro_core_v0_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                 |                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                           |                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                 | micro_core_v0_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                               |                4 |              8 |         2.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/E[0]                                                                              | micro_core_v0_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                      |                3 |              8 |         2.67 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_len_qq                                                             | micro_core_v0_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                      |                2 |              8 |         4.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/DIBDI[0]                                                                                                   | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/cacheline_cnt_reg[2]                                                        |                4 |              8 |         2.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/CE                                                                                                                                          | micro_core_v0_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDRESS_DECODE_INSTANCE_I/reset_fifo                                                                              |                2 |              8 |         4.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/RDATA_FIFO_I/E[0]                                                                                                                                        |                                                                                                                                                                                   |                4 |              8 |         2.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/burst_data_cnt[7]_i_1_n_0                                                                                                                                | micro_core_v0_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/s_axi_aresetn_0                                                                               |                4 |              8 |         2.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[3][0]                                                                             |                                                                                                                                                                                   |                3 |              9 |         3.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_FPGA_FSL_2.Cache_hit_MUXCY/lopt_4                                                                    | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/SR[0]                                                                          |                2 |              9 |         4.50 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                      | micro_core_v0_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                      |                3 |              9 |         3.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                | micro_core_v0_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[27][7]_i_1_n_0                                                                                                    |                5 |              9 |         1.80 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                  | micro_core_v0_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                              |                6 |              9 |         1.50 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[3][1]                                                                             |                                                                                                                                                                                   |                3 |              9 |         3.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                  | micro_core_v0_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                              |                4 |              9 |         2.25 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                      | micro_core_v0_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                      |                4 |              9 |         2.25 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[3][2]                                                                             |                                                                                                                                                                                   |                3 |              9 |         3.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                         | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                             |                2 |              9 |         4.50 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_wvalid_d_reg                                                                                   | micro_core_v0_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg                                              |                2 |              9 |         4.50 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                         | micro_core_v0_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                      |                3 |              9 |         3.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                               | micro_core_v0_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                          |                3 |              9 |         3.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/MSR_Reg_I/MSR_Bits[23].Using_MSR_Reg_Bit.MSR_Reg_Bit_I/MSR_I/E[0]                                                                        | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/SR[0]                                                                                                        |                4 |              9 |         2.25 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                  | micro_core_v0_i/axi_intc_0/U0/INTC_CORE_I/s_axi_aresetn_0                                                                                                                         |                4 |              9 |         2.25 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                | micro_core_v0_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[32][11]_i_1_n_0                                                                                                   |                5 |             10 |         2.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_thread_loop[0].rlast_i_reg[0][0]                                              | micro_core_v0_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                      |                4 |             10 |         2.50 |
|  micro_core_v0_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | micro_core_v0_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg                                                                                           |                                                                                                                                                                                   |                4 |             10 |         2.50 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                | micro_core_v0_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[36][11]_i_1_n_0                                                                                                   |                4 |             10 |         2.50 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                | micro_core_v0_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[30][11]_i_1_n_0                                                                                                   |                4 |             10 |         2.50 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/E[0]                                                                            | micro_core_v0_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                      |                4 |             10 |         2.50 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                  | micro_core_v0_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                          |                5 |             11 |         2.20 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                | micro_core_v0_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[35][7]_i_1_n_0                                                                                                    |                6 |             11 |         1.83 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[10]_i_1_n_0                                                                                                                      | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                           |                7 |             12 |         1.71 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                | micro_core_v0_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                   |                4 |             12 |         3.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                | micro_core_v0_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                   |                3 |             12 |         4.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                | micro_core_v0_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                   |                3 |             12 |         4.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                            | micro_core_v0_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                   |                5 |             12 |         2.40 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                            | micro_core_v0_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                   |                3 |             12 |         4.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                            | micro_core_v0_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                   |                4 |             12 |         3.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                           | micro_core_v0_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                  |                3 |             12 |         4.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                        | micro_core_v0_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                  |                5 |             12 |         2.40 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                  | micro_core_v0_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                              |                4 |             12 |         3.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                           | micro_core_v0_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                  |                4 |             12 |         3.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                 | micro_core_v0_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                  |                5 |             12 |         2.40 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_pipelined.mesg_reg_reg[0]                | micro_core_v0_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                   |                5 |             12 |         2.40 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                            | micro_core_v0_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                   |                3 |             12 |         4.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                  | micro_core_v0_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                |                5 |             13 |         2.60 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                  | micro_core_v0_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/s_axi_aresetn_0                                                                               |                9 |             14 |         1.56 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/enable_cs_cmb                                                                                                                | micro_core_v0_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/s_axi_aresetn_0                                                                               |                6 |             16 |         2.67 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/PreFetch_Buffers[5].SRL16E_I/Using_FPGA.Native_4[0]                                                                       | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                      |                4 |             16 |         4.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/twr_rec_cnt_en_int                                                                                                                                   | micro_core_v0_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_reset                                                                                                              |                4 |             16 |         4.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg_0[0]                                                                                                                 | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                       |                5 |             16 |         3.20 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DI[15]_i_2_n_0                                                                                                                                       | micro_core_v0_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DI[15]_i_1_n_0                                                                                                        |                4 |             16 |         4.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                  | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                       |                8 |             16 |         2.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                  | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/ex_not_mul_op                                                                                                |                8 |             17 |         2.12 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/rst_reg[0]                                                                                                                           |                                                                                                                                                                                   |                6 |             18 |         3.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                  | micro_core_v0_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                               |                9 |             18 |         2.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                          | micro_core_v0_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                              |                5 |             19 |         3.80 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                  | micro_core_v0_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                      |               11 |             20 |         1.82 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/valid_addr_strobe_q_reg[0]                                    | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                      |                3 |             20 |         6.67 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/cacheline_cnt_reg[2]                                                                                       |                                                                                                                                                                                   |                5 |             20 |         4.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                  | micro_core_v0_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                            |                7 |             23 |         3.29 |
|  micro_core_v0_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |                                                                                                                                                                                                                  | micro_core_v0_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                        |                7 |             23 |         3.29 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                               | micro_core_v0_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                  |                8 |             24 |         3.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                               | micro_core_v0_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/areset_r                                                                                                  |                8 |             24 |         3.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/s_sc_valid                                                                                                                               | micro_core_v0_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                  |                7 |             24 |         3.43 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                | micro_core_v0_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                   |                8 |             24 |         3.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                | micro_core_v0_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                   |                8 |             24 |         3.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                                | micro_core_v0_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                   |                8 |             24 |         3.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[7][0]                                                                                                              |                                                                                                                                                                                   |                9 |             26 |         2.89 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                             |                                                                                                                                                                                   |                4 |             26 |         6.50 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                           |                                                                                                                                                                                   |                4 |             26 |         6.50 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelve_d                                                                                                      |                                                                                                                                                                                   |                6 |             27 |         4.50 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                             |                                                                                                                                                                                   |                5 |             27 |         5.40 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                              |                                                                                                                                                                                   |                4 |             27 |         6.75 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                          | micro_core_v0_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                |               10 |             27 |         2.70 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                              |                                                                                                                                                                                   |                4 |             27 |         6.75 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                             |                                                                                                                                                                                   |                4 |             27 |         6.75 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                        | micro_core_v0_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                   |                5 |             28 |         5.60 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                  | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                           |                8 |             29 |         3.62 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer[1144]_i_1_n_0                                                                          |                                                                                                                                                                                   |                6 |             29 |         4.83 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                                         |                                                                                                                                                                                   |                6 |             29 |         4.83 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/SR[0]                                                  | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                      |               10 |             29 |         2.90 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                  | micro_core_v0_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                               |               11 |             29 |         2.64 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                 |                                                                                                                                                                                   |                4 |             29 |         7.25 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                   |                                                                                                                                                                                   |                5 |             29 |         5.80 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                   |                                                                                                                                                                                   |                5 |             29 |         5.80 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                                    |                                                                                                                                                                                   |                6 |             29 |         4.83 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.iFetch_MuxCY_2/mbar_decode_I_reg                                                                                                 |                                                                                                                                                                                   |               10 |             30 |         3.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/Read_Req                                                                                                   | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                      |               10 |             30 |         3.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/tag_hit_comparator/Comp_Carry_Chain[4].MUXCY_I/Read_Req                                                    | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                      |                5 |             30 |         6.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                  | micro_core_v0_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                   |               10 |             31 |         3.10 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0[0]                                                                                       | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                       |               15 |             31 |         2.07 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_6[0]                                                                                                            | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                       |               19 |             32 |         1.68 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/Cache_Interface_I1/E[0]                                                                                                       | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                      |               10 |             32 |         3.20 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_0[0]                                                                                                            | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                       |               21 |             32 |         1.52 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_7[0]                                                                                                            | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                       |               16 |             32 |         2.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_2[0]                                                                                                            | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                       |               20 |             32 |         1.60 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[39].srl_nx1/push                                                       |                                                                                                                                                                                   |                9 |             32 |         3.56 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                         |                                                                                                                                                                                   |                9 |             32 |         3.56 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/MSR_Reg_I/MSR_Bits[23].Using_MSR_Reg_Bit.MSR_Reg_Bit_I/MSR_I/E[0]                                                                        | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                      |               11 |             32 |         2.91 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/OF_PipeRun                                                                                                    |                                                                                                                                                                                   |                9 |             32 |         3.56 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/E[0]                                                   | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                      |               14 |             32 |         2.29 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/read_register_PC_1_reg                                        | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                      |               11 |             32 |         2.91 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/m_valid_i                                                                       |                                                                                                                                                                                   |                9 |             32 |         3.56 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_data_reg0                                                                                                                                         | micro_core_v0_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/AXI_EMC_ADDR_GEN_INSTANCE_I/s_axi_aresetn_0                                                                               |                9 |             32 |         3.56 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.Use_AXI_Write.exist_bit_LUT/valid_req_XX_reg |                                                                                                                                                                                   |                4 |             32 |         8.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_5[0]                                                                                                            | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                       |               21 |             32 |         1.52 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[2]_3[0]                                                                                                            | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                       |               21 |             32 |         1.52 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/PC_Write                                                                                                       | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                      |               10 |             32 |         3.20 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/jump2_I_reg[0]                                                                                                 | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                      |               11 |             32 |         2.91 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/skid_buffer[1088]_i_2_n_0                                                                                                                    | micro_core_v0_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/skid_buffer[1088]_i_1_n_0                                                                                     |                5 |             32 |         6.40 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[2]_0[0]                                                                                                            | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                       |               22 |             32 |         1.45 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5]_3[0]                                                                                                            | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                       |               24 |             32 |         1.33 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4]_1[0]                                                                                                            | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                       |               21 |             32 |         1.52 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3][0]                                                                                                              | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                       |               23 |             32 |         1.39 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                 | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                       |               13 |             32 |         2.46 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[2]_4[0]                                                                                                            | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                       |               25 |             32 |         1.28 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_0[0]                                                                                                            | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                       |               18 |             32 |         1.78 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_FPGA_FSL_2.Cache_hit_MUXCY/lopt_4                                                                    |                                                                                                                                                                                   |               16 |             32 |         2.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_4[0]                                                                                                            | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                       |               17 |             32 |         1.88 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5]_4[0]                                                                                                            | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                       |               13 |             32 |         2.46 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[2]_2[0]                                                                                                            | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                       |               24 |             32 |         1.33 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4]_2[0]                                                                                                            | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                       |               23 |             32 |         1.39 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4]_0[0]                                                                                                            | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                       |               19 |             32 |         1.68 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5]_1[0]                                                                                                            | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                       |               17 |             32 |         1.88 |
|  micro_core_v0_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/New_Dbg_Instr_TCK                                                                                       |                                                                                                                                                                                   |                9 |             32 |         3.56 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_rvalid[0]                                                                                                           | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                      |               10 |             32 |         3.20 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5]_0[0]                                                                                                            | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                       |               18 |             32 |         1.78 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[2][0]                                                                                                              | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                       |               20 |             32 |         1.60 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5][0]                                                                                                              | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                       |               23 |             32 |         1.39 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_8[0]                                                                                                            | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                       |               19 |             32 |         1.68 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5]_2[0]                                                                                                            | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                       |               17 |             32 |         1.88 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4]_3[0]                                                                                                            | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                       |               21 |             33 |         1.57 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/m_vector_i                                                                                                                                   |                                                                                                                                                                                   |               13 |             33 |         2.54 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                  | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                           |               13 |             33 |         2.54 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                         |                                                                                                                                                                                   |                8 |             33 |         4.12 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[39].srl_nx1/push                                                       |                                                                                                                                                                                   |                9 |             33 |         3.67 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                                  |                                                                                                                                                                                   |                6 |             33 |         5.50 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_1[0]                                                                                                            | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                       |               21 |             33 |         1.57 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_3[0]                                                                                                            | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                       |               26 |             33 |         1.27 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                                |                                                                                                                                                                                   |                7 |             33 |         4.71 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4][0]                                                                                                              | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                       |               20 |             33 |         1.65 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/m_valid_i                                                                       |                                                                                                                                                                                   |                9 |             33 |         3.67 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_1[0]                                                                                                            | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                       |               17 |             33 |         1.94 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_9[0]                                                                                                            | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                       |               16 |             33 |         2.06 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                |                                                                                                                                                                                   |                9 |             34 |         3.78 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                |                                                                                                                                                                                   |                9 |             34 |         3.78 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[1144]_i_1__0_n_0                                                                       |                                                                                                                                                                                   |                6 |             34 |         5.67 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                                |                                                                                                                                                                                   |                7 |             34 |         4.86 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                                     |                                                                                                                                                                                   |                7 |             34 |         4.86 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                    |                                                                                                                                                                                   |                8 |             34 |         4.25 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6][0]                                                                                                              | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                       |               22 |             34 |         1.55 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[2]_1[0]                                                                                                            | micro_core_v0_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                       |               21 |             34 |         1.62 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                         |                                                                                                                                                                                   |                7 |             34 |         4.86 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                  |                                                                                                                                                                                   |                6 |             34 |         5.67 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                   |                                                                                                                                                                                   |               12 |             34 |         2.83 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/m_vector_i                                                                                                                                  |                                                                                                                                                                                   |                8 |             34 |         4.25 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/write_req_granted                                      |                                                                                                                                                                                   |                5 |             35 |         7.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[1144]_i_1_n_0                                                                          |                                                                                                                                                                                   |               10 |             36 |         3.60 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                         |                                                                                                                                                                                   |                8 |             36 |         4.50 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[103].srl_nx1/push                                                                         |                                                                                                                                                                                   |               10 |             36 |         3.60 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                    |                                                                                                                                                                                   |                7 |             37 |         5.29 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                                   |                                                                                                                                                                                   |                5 |             37 |         7.40 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                                     |                                                                                                                                                                                   |                7 |             37 |         5.29 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                    |                                                                                                                                                                                   |                5 |             37 |         7.40 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/E[0]                            |                                                                                                                                                                                   |               11 |             37 |         3.36 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                             | micro_core_v0_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                              |                7 |             38 |         5.43 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                             | micro_core_v0_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                              |                8 |             39 |         4.88 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                  | micro_core_v0_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                               |               18 |             41 |         2.28 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                              | micro_core_v0_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                              |                8 |             41 |         5.12 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                  | micro_core_v0_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                      |               18 |             43 |         2.39 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                             | micro_core_v0_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                              |               10 |             43 |         4.30 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | micro_core_v0_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                             |               11 |             46 |         4.18 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                             | micro_core_v0_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                              |                9 |             46 |         5.11 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | micro_core_v0_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                             |               13 |             47 |         3.62 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                 |                                                                                                                                                                                   |                6 |             48 |         8.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                 |                                                                                                                                                                                   |                6 |             48 |         8.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                 |                                                                                                                                                                                   |                6 |             48 |         8.00 |
|  micro_core_v0_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | micro_core_v0_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.PORT_Selector_reg[0]                                                                                                                                           |                                                                                                                                                                                   |               11 |             48 |         4.36 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_emc_0/U0/EMC_CTRL_I/MEM_STATE_MACHINE_I/data_strobe_c                                                                                                                                        | micro_core_v0_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_reset                                                                                                              |               14 |             49 |         3.50 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                 |                                                                                                                                                                                   |                7 |             56 |         8.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                 |                                                                                                                                                                                   |                7 |             56 |         8.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | micro_core_v0_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                             |               11 |             59 |         5.36 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/M_AXI_DP_AWADDR0                                                                                                 | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                      |               17 |             63 |         3.71 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_ICache.ICache_I1/cache_valid_bit_detect_I1/Valid_check_with_8word_cacheline.valid_check_cacheline[0].valid_check_carry_and_I/MUXCY_I/lopt_7    |                                                                                                                                                                                   |               15 |             64 |         4.27 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | micro_core_v0_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                             |               12 |             65 |         5.42 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                            | micro_core_v0_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                             |               13 |             65 |         5.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                                                   |                9 |             72 |         8.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                                                   |                9 |             72 |         8.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                  | micro_core_v0_i/axi_emc_0/U0/AXI_EMC_NATIVE_INTERFACE_I/bus2ip_reset                                                                                                              |               26 |             74 |         2.85 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                                                   |               10 |             80 |         8.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                                                   |               10 |             80 |         8.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                |                                                                                                                                                                                   |               10 |             80 |         8.00 |
|  micro_core_v0_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |                                                                                                                                                                                                                  |                                                                                                                                                                                   |               28 |             84 |         3.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_DCache.Using_WriteThrough.DCache_I1/Using_FPGA_FSL_2.Cache_hit_MUXCY/lopt_4                                                                    | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                      |               25 |             92 |         3.68 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Reg_Write                                                                                                                                   |                                                                                                                                                                                   |               32 |            128 |         4.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                  | micro_core_v0_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                      |               66 |            185 |         2.80 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                |                                                                                                                                                                                   |              107 |            209 |         1.95 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        | micro_core_v0_i/axi_emc_0/U0/EMC_CTRL_I/IPIC_IF_I/rd_fifo_wr_en                                                                                                                                                  |                                                                                                                                                                                   |               66 |            264 |         4.00 |
|  micro_core_v0_i/clk_wiz_1/inst/clk_out1                        |                                                                                                                                                                                                                  |                                                                                                                                                                                   |              223 |            580 |         2.60 |
+-----------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


