# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile C:/Users/HP/Desktop/EmbeddedSystemsProject/Github/Embedded_Systems_Camera/lab4_cam_module/hw/hdl/Streamer.vhd
# Loading project Project
# Compile of Avalon_Master.vhd was successful.
# Compile of cmos_sensor_output_generator.vhd failed with 4 errors.
# Compile of cmos_sensor_output_generator_constants.vhd was successful.
# Compile of Color_Converter.vhd was successful.
# Compile of DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd was successful.
# Compile of DE0_Nano_SoC_TRDB_D5M_VGA_top_level.vhd was successful.
# Compile of Debayer.vhd was successful.
# Compile of FIFO_32512.vhd was successful.
# Compile of FIFO24320.vhd was successful.
# Compile of FullSystemSimulation.vhd was successful.
# Compile of Streamer.vhd was successful.
# Compile of TrialIbrahimi.vhd was successful.
# 12 compiles, 1 failed with 4 errors.
# Compile of cmos_sensor_output_generator.vhd was successful.
# Compile of FullSystemTestBench.vhd was successful.
vsim -gui work.fullsystemtestbench -t ns
# vsim -gui work.fullsystemtestbench -t ns 
# Start time: 11:39:37 on Dec 27,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.cmos_sensor_output_generator_constants(body)
# Loading work.fullsystemtestbench(sim)
# Loading work.fullsystem(testing)
# Loading work.cmos_sensor_output_generator(rtl)
# Loading work.streamer(stream)
# Loading work.fifo24320(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.scfifo(behavior)
# Loading work.debayer(debayrization)
# Loading work.color_converter(comp)
# Loading work.fifo_32512(syn)
# Loading work.avalon_master(comp)
# ** Warning: (vsim-8683) Uninitialized out port /fullsystemtestbench/dut/MasterUnit/MasterWriteData(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# WARNING: No extended dataflow license exists
do wave.do
restart -f
# ** Warning: (vsim-8683) Uninitialized out port /fullsystemtestbench/dut/MasterUnit/MasterWriteData(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
run -all
