#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Thu Mar  6 14:35:35 2025
# Process ID: 550952
# Current directory: /mnt/TDG_512/projects/6_zub/scripts
# Command line: vivado -mode batch -source tcl/bd_gen.tcl -nojournal -notrace -tclargs ../hdl xczu1cg-sbva484-1-e ../bd PRJ0 top_bd top_bd {} ../ip
# Log file: /mnt/TDG_512/projects/6_zub/scripts/vivado.log
# Journal file: 
# Running On: tony-MS-7693, OS: Linux, CPU Frequency: 4117.993 MHz, CPU Physical cores: 8, Host memory: 33601 MB
#-----------------------------------------------------------
source tcl/bd_gen.tcl -notrace
INFO: [Coretcl 2-1500] The part has been set to 'xczu1cg-sbva484-1-e' for the current project only. Run set_part -help for more details. To evaluate different speed grades in the current design, use the set_speed_grade command, or use the open_checkpoint -part command to change the part used by an existing checkpoint design.
set_part: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1311.000 ; gain = 0.023 ; free physical = 2967 ; free virtual = 57589
INFO: [BD::TCL 103-2003] Currently there is no design <top_bd> in project, so creating one...
Wrote  : </mnt/TDG_512/projects/6_zub/scripts/.srcs/sources_1/bd/top_bd/top_bd.bd> 
INFO: [BD::TCL 103-2004] Making design <top_bd> as current_bd_design.
INFO: [BD::TCL 103-2005] Currently the variable <design_name> is equal to "top_bd".
INFO: [BD::TCL 103-2011] Checking if the following IPs exist in the project's IP catalog:  
xilinx.com:ip:zynq_ultra_ps_e:3.5 xilinx.com:ip:proc_sys_reset:5.0 xilinx.com:ip:smartconnect:1.0 xilinx.com:ip:xlconstant:1.1  .
INFO: [BD::TCL 103-2020] Checking if the following modules exist in the project's sources:  
axil_reg32 user_init_64b_wrapper_zynq led_cnt_vhd19  .
ERROR: [BD::TCL 103-2021] The following module(s) are not found in the project: user_init_64b_wrapper_zynq led_cnt_vhd19
INFO: [BD::TCL 103-2022] Please add source files for the missing module(s) above.
WARNING: [BD::TCL 103-2023] Will not continue with creation of design due to the error(s) above.
Wrote  : </mnt/TDG_512/projects/6_zub/scripts/.srcs/sources_1/bd/top_bd/top_bd.bd> 
Verilog Output written to : /mnt/TDG_512/projects/6_zub/scripts/.gen/sources_1/bd/top_bd/synth/top_bd.v
Verilog Output written to : /mnt/TDG_512/projects/6_zub/scripts/.gen/sources_1/bd/top_bd/sim/top_bd.v
Verilog Output written to : /mnt/TDG_512/projects/6_zub/scripts/.gen/sources_1/bd/top_bd/hdl/top_bd_wrapper.v
INFO: [BD 41-1662] The design 'top_bd.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : /mnt/TDG_512/projects/6_zub/scripts/.gen/sources_1/bd/top_bd/synth/top_bd.v
Verilog Output written to : /mnt/TDG_512/projects/6_zub/scripts/.gen/sources_1/bd/top_bd/sim/top_bd.v
Verilog Output written to : /mnt/TDG_512/projects/6_zub/scripts/.gen/sources_1/bd/top_bd/hdl/top_bd_wrapper.v
Exporting to file /mnt/TDG_512/projects/6_zub/scripts/.gen/sources_1/bd/top_bd/hw_handoff/top_bd.hwh
Generated Hardware Definition File /mnt/TDG_512/projects/6_zub/scripts/.gen/sources_1/bd/top_bd/synth/top_bd.hwdef
WARNING: [Coretcl 2-176] No IPs found
INFO: [Common 17-206] Exiting Vivado at Thu Mar  6 14:35:56 2025...
