Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue May 14 19:39:58 2024
| Host         : LAPTOP-O3BSDE06 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (20)
7. checking multiple_clock (354)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (354)
--------------------------------
 There are 354 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     33.930        0.000                      0                  707        0.017        0.000                      0                  707       15.000        0.000                       0                   360  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)       Period(ns)      Frequency(MHz)
-----                              ------------       ----------      --------------
sys_clk_pin                        {0.000 25.000}     50.000          20.000          
  clk_out1_design_1_clk_wiz_0_0_1  {0.000 20.000}     40.000          25.000          
  clkfbout_design_1_clk_wiz_0_0_1  {0.000 25.000}     50.000          20.000          
sysclk                             {0.000 25.000}     50.000          20.000          
  clk_out1_design_1_clk_wiz_0_0    {0.000 20.000}     40.000          25.000          
  clkfbout_design_1_clk_wiz_0_0    {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                                         15.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0_1       33.960        0.000                      0                  699        0.197        0.000                      0                  699       19.500        0.000                       0                   356  
  clkfbout_design_1_clk_wiz_0_0_1                                                                                                                                                   47.845        0.000                       0                     3  
sysclk                                                                                                                                                                              15.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0         33.930        0.000                      0                  699        0.197        0.000                      0                  699       19.500        0.000                       0                   356  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                     47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_design_1_clk_wiz_0_0    clk_out1_design_1_clk_wiz_0_0_1       33.930        0.000                      0                  699        0.017        0.000                      0                  699  
clk_out1_design_1_clk_wiz_0_0_1  clk_out1_design_1_clk_wiz_0_0         33.930        0.000                      0                  699        0.017        0.000                      0                  699  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                       From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       ----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                clk_out1_design_1_clk_wiz_0_0    clk_out1_design_1_clk_wiz_0_0         38.424        0.000                      0                    8        0.346        0.000                      0                    8  
**async_default**                clk_out1_design_1_clk_wiz_0_0_1  clk_out1_design_1_clk_wiz_0_0         38.424        0.000                      0                    8        0.165        0.000                      0                    8  
**async_default**                clk_out1_design_1_clk_wiz_0_0    clk_out1_design_1_clk_wiz_0_0_1       38.424        0.000                      0                    8        0.165        0.000                      0                    8  
**async_default**                clk_out1_design_1_clk_wiz_0_0_1  clk_out1_design_1_clk_wiz_0_0_1       38.455        0.000                      0                    8        0.346        0.000                      0                    8  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                       From Clock                       To Clock                       
----------                       ----------                       --------                       
(none)                           clk_out1_design_1_clk_wiz_0_0                                     
(none)                           clk_out1_design_1_clk_wiz_0_0_1                                   
(none)                           clkfbout_design_1_clk_wiz_0_0                                     
(none)                           clkfbout_design_1_clk_wiz_0_0_1                                   
(none)                                                            clk_out1_design_1_clk_wiz_0_0    
(none)                                                            clk_out1_design_1_clk_wiz_0_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       15.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       33.960ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.197ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.960ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.727ns  (logic 0.704ns (12.294%)  route 5.023ns (87.706%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.236ns = ( 38.764 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.866    -0.767    design_1_i/top_0/U0/clk
    SLICE_X110Y99        FDRE                                         r  design_1_i/top_0/U0/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y99        FDRE (Prop_fdre_C_Q)         0.456    -0.311 f  design_1_i/top_0/U0/cnt_reg[4]/Q
                         net (fo=3, routed)           1.488     1.178    design_1_i/top_0/U0/cnt[4]
    SLICE_X111Y100       LUT4 (Prop_lut4_I1_O)        0.124     1.302 f  design_1_i/top_0/U0/srow[7]_i_4/O
                         net (fo=1, routed)           0.469     1.771    design_1_i/top_0/U0/srow[7]_i_4_n_0
    SLICE_X111Y100       LUT4 (Prop_lut4_I1_O)        0.124     1.895 r  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=102, routed)         3.065     4.960    design_1_i/top_0/U0/display_buffer
    SLICE_X112Y109       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.858    38.764    design_1_i/top_0/U0/clk
    SLICE_X112Y109       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[0]/C
                         clock pessimism              0.476    39.239    
                         clock uncertainty           -0.150    39.089    
    SLICE_X112Y109       FDSE (Setup_fdse_C_CE)      -0.169    38.920    design_1_i/top_0/U0/display_buffer_reg[0]
  -------------------------------------------------------------------
                         required time                         38.920    
                         arrival time                          -4.960    
  -------------------------------------------------------------------
                         slack                                 33.960    

Slack (MET) :             33.960ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[39]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.727ns  (logic 0.704ns (12.294%)  route 5.023ns (87.706%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.236ns = ( 38.764 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.866    -0.767    design_1_i/top_0/U0/clk
    SLICE_X110Y99        FDRE                                         r  design_1_i/top_0/U0/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y99        FDRE (Prop_fdre_C_Q)         0.456    -0.311 f  design_1_i/top_0/U0/cnt_reg[4]/Q
                         net (fo=3, routed)           1.488     1.178    design_1_i/top_0/U0/cnt[4]
    SLICE_X111Y100       LUT4 (Prop_lut4_I1_O)        0.124     1.302 f  design_1_i/top_0/U0/srow[7]_i_4/O
                         net (fo=1, routed)           0.469     1.771    design_1_i/top_0/U0/srow[7]_i_4_n_0
    SLICE_X111Y100       LUT4 (Prop_lut4_I1_O)        0.124     1.895 r  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=102, routed)         3.065     4.960    design_1_i/top_0/U0/display_buffer
    SLICE_X112Y109       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[39]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.858    38.764    design_1_i/top_0/U0/clk
    SLICE_X112Y109       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[39]/C
                         clock pessimism              0.476    39.239    
                         clock uncertainty           -0.150    39.089    
    SLICE_X112Y109       FDSE (Setup_fdse_C_CE)      -0.169    38.920    design_1_i/top_0/U0/display_buffer_reg[39]
  -------------------------------------------------------------------
                         required time                         38.920    
                         arrival time                          -4.960    
  -------------------------------------------------------------------
                         slack                                 33.960    

Slack (MET) :             34.087ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[16]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.564ns  (logic 0.704ns (12.653%)  route 4.860ns (87.347%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.236ns = ( 38.764 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.866    -0.767    design_1_i/top_0/U0/clk
    SLICE_X110Y99        FDRE                                         r  design_1_i/top_0/U0/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y99        FDRE (Prop_fdre_C_Q)         0.456    -0.311 f  design_1_i/top_0/U0/cnt_reg[4]/Q
                         net (fo=3, routed)           1.488     1.178    design_1_i/top_0/U0/cnt[4]
    SLICE_X111Y100       LUT4 (Prop_lut4_I1_O)        0.124     1.302 f  design_1_i/top_0/U0/srow[7]_i_4/O
                         net (fo=1, routed)           0.469     1.771    design_1_i/top_0/U0/srow[7]_i_4_n_0
    SLICE_X111Y100       LUT4 (Prop_lut4_I1_O)        0.124     1.895 r  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=102, routed)         2.902     4.797    design_1_i/top_0/U0/display_buffer
    SLICE_X110Y110       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.858    38.764    design_1_i/top_0/U0/clk
    SLICE_X110Y110       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[16]/C
                         clock pessimism              0.476    39.239    
                         clock uncertainty           -0.150    39.089    
    SLICE_X110Y110       FDSE (Setup_fdse_C_CE)      -0.205    38.884    design_1_i/top_0/U0/display_buffer_reg[16]
  -------------------------------------------------------------------
                         required time                         38.884    
                         arrival time                          -4.797    
  -------------------------------------------------------------------
                         slack                                 34.087    

Slack (MET) :             34.087ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[24]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.564ns  (logic 0.704ns (12.653%)  route 4.860ns (87.347%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.236ns = ( 38.764 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.866    -0.767    design_1_i/top_0/U0/clk
    SLICE_X110Y99        FDRE                                         r  design_1_i/top_0/U0/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y99        FDRE (Prop_fdre_C_Q)         0.456    -0.311 f  design_1_i/top_0/U0/cnt_reg[4]/Q
                         net (fo=3, routed)           1.488     1.178    design_1_i/top_0/U0/cnt[4]
    SLICE_X111Y100       LUT4 (Prop_lut4_I1_O)        0.124     1.302 f  design_1_i/top_0/U0/srow[7]_i_4/O
                         net (fo=1, routed)           0.469     1.771    design_1_i/top_0/U0/srow[7]_i_4_n_0
    SLICE_X111Y100       LUT4 (Prop_lut4_I1_O)        0.124     1.895 r  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=102, routed)         2.902     4.797    design_1_i/top_0/U0/display_buffer
    SLICE_X110Y110       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.858    38.764    design_1_i/top_0/U0/clk
    SLICE_X110Y110       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[24]/C
                         clock pessimism              0.476    39.239    
                         clock uncertainty           -0.150    39.089    
    SLICE_X110Y110       FDSE (Setup_fdse_C_CE)      -0.205    38.884    design_1_i/top_0/U0/display_buffer_reg[24]
  -------------------------------------------------------------------
                         required time                         38.884    
                         arrival time                          -4.797    
  -------------------------------------------------------------------
                         slack                                 34.087    

Slack (MET) :             34.087ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[8]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.564ns  (logic 0.704ns (12.653%)  route 4.860ns (87.347%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.236ns = ( 38.764 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.866    -0.767    design_1_i/top_0/U0/clk
    SLICE_X110Y99        FDRE                                         r  design_1_i/top_0/U0/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y99        FDRE (Prop_fdre_C_Q)         0.456    -0.311 f  design_1_i/top_0/U0/cnt_reg[4]/Q
                         net (fo=3, routed)           1.488     1.178    design_1_i/top_0/U0/cnt[4]
    SLICE_X111Y100       LUT4 (Prop_lut4_I1_O)        0.124     1.302 f  design_1_i/top_0/U0/srow[7]_i_4/O
                         net (fo=1, routed)           0.469     1.771    design_1_i/top_0/U0/srow[7]_i_4_n_0
    SLICE_X111Y100       LUT4 (Prop_lut4_I1_O)        0.124     1.895 r  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=102, routed)         2.902     4.797    design_1_i/top_0/U0/display_buffer
    SLICE_X110Y110       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.858    38.764    design_1_i/top_0/U0/clk
    SLICE_X110Y110       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[8]/C
                         clock pessimism              0.476    39.239    
                         clock uncertainty           -0.150    39.089    
    SLICE_X110Y110       FDSE (Setup_fdse_C_CE)      -0.205    38.884    design_1_i/top_0/U0/display_buffer_reg[8]
  -------------------------------------------------------------------
                         required time                         38.884    
                         arrival time                          -4.797    
  -------------------------------------------------------------------
                         slack                                 34.087    

Slack (MET) :             34.176ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/anim_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/animation/VUT_LOGO_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.228ns  (logic 0.927ns (17.733%)  route 4.301ns (82.267%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.239ns = ( 38.761 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.057    -0.576    design_1_i/top_0/U0/clk
    SLICE_X111Y106       FDRE                                         r  design_1_i/top_0/U0/anim_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y106       FDRE (Prop_fdre_C_Q)         0.456    -0.120 r  design_1_i/top_0/U0/anim_mode_reg/Q
                         net (fo=3, routed)           0.854     0.735    design_1_i/top_0/U0/animation/anim_mode
    SLICE_X108Y106       LUT3 (Prop_lut3_I2_O)        0.150     0.885 r  design_1_i/top_0/U0/animation/VUT_LOGO[63]_i_4/O
                         net (fo=37, routed)          1.639     2.523    design_1_i/top_0/U0/animation/VUT_LOGO[63]_i_4_n_0
    SLICE_X102Y109       LUT5 (Prop_lut5_I3_O)        0.321     2.844 r  design_1_i/top_0/U0/animation/VUT_LOGO[63]_i_2/O
                         net (fo=23, routed)          1.807     4.652    design_1_i/top_0/U0/animation/VUT_LOGO[63]_i_2_n_0
    SLICE_X108Y110       FDRE                                         r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.855    38.761    design_1_i/top_0/U0/animation/clk
    SLICE_X108Y110       FDRE                                         r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[0]/C
                         clock pessimism              0.593    39.354    
                         clock uncertainty           -0.150    39.204    
    SLICE_X108Y110       FDRE (Setup_fdre_C_CE)      -0.376    38.828    design_1_i/top_0/U0/animation/VUT_LOGO_reg[0]
  -------------------------------------------------------------------
                         required time                         38.828    
                         arrival time                          -4.652    
  -------------------------------------------------------------------
                         slack                                 34.176    

Slack (MET) :             34.176ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/anim_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/animation/VUT_LOGO_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.228ns  (logic 0.927ns (17.733%)  route 4.301ns (82.267%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.239ns = ( 38.761 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.057    -0.576    design_1_i/top_0/U0/clk
    SLICE_X111Y106       FDRE                                         r  design_1_i/top_0/U0/anim_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y106       FDRE (Prop_fdre_C_Q)         0.456    -0.120 r  design_1_i/top_0/U0/anim_mode_reg/Q
                         net (fo=3, routed)           0.854     0.735    design_1_i/top_0/U0/animation/anim_mode
    SLICE_X108Y106       LUT3 (Prop_lut3_I2_O)        0.150     0.885 r  design_1_i/top_0/U0/animation/VUT_LOGO[63]_i_4/O
                         net (fo=37, routed)          1.639     2.523    design_1_i/top_0/U0/animation/VUT_LOGO[63]_i_4_n_0
    SLICE_X102Y109       LUT5 (Prop_lut5_I3_O)        0.321     2.844 r  design_1_i/top_0/U0/animation/VUT_LOGO[63]_i_2/O
                         net (fo=23, routed)          1.807     4.652    design_1_i/top_0/U0/animation/VUT_LOGO[63]_i_2_n_0
    SLICE_X108Y110       FDRE                                         r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.855    38.761    design_1_i/top_0/U0/animation/clk
    SLICE_X108Y110       FDRE                                         r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[19]/C
                         clock pessimism              0.593    39.354    
                         clock uncertainty           -0.150    39.204    
    SLICE_X108Y110       FDRE (Setup_fdre_C_CE)      -0.376    38.828    design_1_i/top_0/U0/animation/VUT_LOGO_reg[19]
  -------------------------------------------------------------------
                         required time                         38.828    
                         arrival time                          -4.652    
  -------------------------------------------------------------------
                         slack                                 34.176    

Slack (MET) :             34.225ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[15]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.423ns  (logic 0.704ns (12.983%)  route 4.719ns (87.017%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.239ns = ( 38.761 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.866    -0.767    design_1_i/top_0/U0/clk
    SLICE_X110Y99        FDRE                                         r  design_1_i/top_0/U0/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y99        FDRE (Prop_fdre_C_Q)         0.456    -0.311 f  design_1_i/top_0/U0/cnt_reg[4]/Q
                         net (fo=3, routed)           1.488     1.178    design_1_i/top_0/U0/cnt[4]
    SLICE_X111Y100       LUT4 (Prop_lut4_I1_O)        0.124     1.302 f  design_1_i/top_0/U0/srow[7]_i_4/O
                         net (fo=1, routed)           0.469     1.771    design_1_i/top_0/U0/srow[7]_i_4_n_0
    SLICE_X111Y100       LUT4 (Prop_lut4_I1_O)        0.124     1.895 r  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=102, routed)         2.761     4.656    design_1_i/top_0/U0/display_buffer
    SLICE_X109Y109       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.855    38.761    design_1_i/top_0/U0/clk
    SLICE_X109Y109       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[15]/C
                         clock pessimism              0.476    39.236    
                         clock uncertainty           -0.150    39.086    
    SLICE_X109Y109       FDSE (Setup_fdse_C_CE)      -0.205    38.881    design_1_i/top_0/U0/display_buffer_reg[15]
  -------------------------------------------------------------------
                         required time                         38.881    
                         arrival time                          -4.656    
  -------------------------------------------------------------------
                         slack                                 34.225    

Slack (MET) :             34.225ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[19]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.423ns  (logic 0.704ns (12.983%)  route 4.719ns (87.017%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.239ns = ( 38.761 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.866    -0.767    design_1_i/top_0/U0/clk
    SLICE_X110Y99        FDRE                                         r  design_1_i/top_0/U0/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y99        FDRE (Prop_fdre_C_Q)         0.456    -0.311 f  design_1_i/top_0/U0/cnt_reg[4]/Q
                         net (fo=3, routed)           1.488     1.178    design_1_i/top_0/U0/cnt[4]
    SLICE_X111Y100       LUT4 (Prop_lut4_I1_O)        0.124     1.302 f  design_1_i/top_0/U0/srow[7]_i_4/O
                         net (fo=1, routed)           0.469     1.771    design_1_i/top_0/U0/srow[7]_i_4_n_0
    SLICE_X111Y100       LUT4 (Prop_lut4_I1_O)        0.124     1.895 r  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=102, routed)         2.761     4.656    design_1_i/top_0/U0/display_buffer
    SLICE_X109Y109       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.855    38.761    design_1_i/top_0/U0/clk
    SLICE_X109Y109       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[19]/C
                         clock pessimism              0.476    39.236    
                         clock uncertainty           -0.150    39.086    
    SLICE_X109Y109       FDSE (Setup_fdse_C_CE)      -0.205    38.881    design_1_i/top_0/U0/display_buffer_reg[19]
  -------------------------------------------------------------------
                         required time                         38.881    
                         arrival time                          -4.656    
  -------------------------------------------------------------------
                         slack                                 34.225    

Slack (MET) :             34.225ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[23]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.423ns  (logic 0.704ns (12.983%)  route 4.719ns (87.017%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.239ns = ( 38.761 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.866    -0.767    design_1_i/top_0/U0/clk
    SLICE_X110Y99        FDRE                                         r  design_1_i/top_0/U0/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y99        FDRE (Prop_fdre_C_Q)         0.456    -0.311 f  design_1_i/top_0/U0/cnt_reg[4]/Q
                         net (fo=3, routed)           1.488     1.178    design_1_i/top_0/U0/cnt[4]
    SLICE_X111Y100       LUT4 (Prop_lut4_I1_O)        0.124     1.302 f  design_1_i/top_0/U0/srow[7]_i_4/O
                         net (fo=1, routed)           0.469     1.771    design_1_i/top_0/U0/srow[7]_i_4_n_0
    SLICE_X111Y100       LUT4 (Prop_lut4_I1_O)        0.124     1.895 r  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=102, routed)         2.761     4.656    design_1_i/top_0/U0/display_buffer
    SLICE_X109Y109       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.855    38.761    design_1_i/top_0/U0/clk
    SLICE_X109Y109       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[23]/C
                         clock pessimism              0.476    39.236    
                         clock uncertainty           -0.150    39.086    
    SLICE_X109Y109       FDSE (Setup_fdse_C_CE)      -0.205    38.881    design_1_i/top_0/U0/display_buffer_reg[23]
  -------------------------------------------------------------------
                         required time                         38.881    
                         arrival time                          -4.656    
  -------------------------------------------------------------------
                         slack                                 34.225    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/animation/screen_buffer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.012%)  route 0.140ns (42.988%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.689    -0.493    design_1_i/top_0/U0/animation/clk
    SLICE_X103Y108       FDRE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y108       FDRE (Prop_fdre_C_Q)         0.141    -0.352 r  design_1_i/top_0/U0/animation/screen_buffer_reg[3]/Q
                         net (fo=1, routed)           0.140    -0.212    design_1_i/top_0/U0/animation/screen_buffer[3]
    SLICE_X105Y107       LUT5 (Prop_lut5_I4_O)        0.045    -0.167 r  design_1_i/top_0/U0/animation/display_buffer[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.167    design_1_i/top_0/U0/animation_n_3
    SLICE_X105Y107       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.964    -0.728    design_1_i/top_0/U0/clk
    SLICE_X105Y107       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[3]/C
                         clock pessimism              0.272    -0.456    
    SLICE_X105Y107       FDSE (Hold_fdse_C_D)         0.092    -0.364    design_1_i/top_0/U0/display_buffer_reg[3]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/animation/VUT_LOGO_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/animation/screen_buffer_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.305%)  route 0.127ns (43.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.689    -0.493    design_1_i/top_0/U0/animation/clk
    SLICE_X102Y108       FDRE                                         r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y108       FDRE (Prop_fdre_C_Q)         0.164    -0.329 r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[60]/Q
                         net (fo=2, routed)           0.127    -0.202    design_1_i/top_0/U0/animation/VUT_LOGO[60]
    SLICE_X103Y108       FDRE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.963    -0.729    design_1_i/top_0/U0/animation/clk
    SLICE_X103Y108       FDRE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[60]/C
                         clock pessimism              0.249    -0.480    
    SLICE_X103Y108       FDRE (Hold_fdre_C_D)         0.076    -0.404    design_1_i/top_0/U0/animation/screen_buffer_reg[60]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/animation/VUT_LOGO_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/animation/screen_buffer_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.570%)  route 0.168ns (54.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.717    -0.465    design_1_i/top_0/U0/animation/clk
    SLICE_X107Y106       FDRE                                         r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y106       FDRE (Prop_fdre_C_Q)         0.141    -0.324 r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[43]/Q
                         net (fo=2, routed)           0.168    -0.156    design_1_i/top_0/U0/animation/VUT_LOGO[43]
    SLICE_X108Y106       FDRE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.991    -0.701    design_1_i/top_0/U0/animation/clk
    SLICE_X108Y106       FDRE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[43]/C
                         clock pessimism              0.252    -0.449    
    SLICE_X108Y106       FDRE (Hold_fdre_C_D)         0.076    -0.373    design_1_i/top_0/U0/animation/screen_buffer_reg[43]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/animation/VUT_LOGO_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/animation/screen_buffer_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.121%)  route 0.123ns (42.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.717    -0.465    design_1_i/top_0/U0/animation/clk
    SLICE_X108Y105       FDRE                                         r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y105       FDRE (Prop_fdre_C_Q)         0.164    -0.301 r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[47]/Q
                         net (fo=2, routed)           0.123    -0.178    design_1_i/top_0/U0/animation/VUT_LOGO[47]
    SLICE_X108Y106       FDRE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.991    -0.701    design_1_i/top_0/U0/animation/clk
    SLICE_X108Y106       FDRE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[47]/C
                         clock pessimism              0.252    -0.449    
    SLICE_X108Y106       FDRE (Hold_fdre_C_D)         0.053    -0.396    design_1_i/top_0/U0/animation/screen_buffer_reg[47]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/animation/VUT_LOGO_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/animation/screen_buffer_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.103%)  route 0.179ns (55.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.690    -0.492    design_1_i/top_0/U0/animation/clk
    SLICE_X103Y106       FDRE                                         r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y106       FDRE (Prop_fdre_C_Q)         0.141    -0.351 r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[27]/Q
                         net (fo=2, routed)           0.179    -0.173    design_1_i/top_0/U0/animation/VUT_LOGO[27]
    SLICE_X104Y106       FDRE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.965    -0.727    design_1_i/top_0/U0/animation/clk
    SLICE_X104Y106       FDRE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[27]/C
                         clock pessimism              0.272    -0.455    
    SLICE_X104Y106       FDRE (Hold_fdre_C_D)         0.063    -0.392    design_1_i/top_0/U0/animation/screen_buffer_reg[27]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/animation/VUT_LOGO_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/animation/screen_buffer_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.514%)  route 0.116ns (41.486%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.689    -0.493    design_1_i/top_0/U0/animation/clk
    SLICE_X102Y108       FDRE                                         r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y108       FDRE (Prop_fdre_C_Q)         0.164    -0.329 r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[26]/Q
                         net (fo=2, routed)           0.116    -0.213    design_1_i/top_0/U0/animation/VUT_LOGO[26]
    SLICE_X103Y108       FDRE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.963    -0.729    design_1_i/top_0/U0/animation/clk
    SLICE_X103Y108       FDRE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[26]/C
                         clock pessimism              0.249    -0.480    
    SLICE_X103Y108       FDRE (Hold_fdre_C_D)         0.046    -0.434    design_1_i/top_0/U0/animation/screen_buffer_reg[26]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/animation/screen_buffer_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.636%)  route 0.142ns (43.364%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.716    -0.466    design_1_i/top_0/U0/animation/clk
    SLICE_X107Y109       FDSE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y109       FDSE (Prop_fdse_C_Q)         0.141    -0.325 r  design_1_i/top_0/U0/animation/screen_buffer_reg[10]/Q
                         net (fo=1, routed)           0.142    -0.183    design_1_i/top_0/U0/animation/screen_buffer[10]
    SLICE_X107Y107       LUT4 (Prop_lut4_I0_O)        0.045    -0.138 r  design_1_i/top_0/U0/animation/display_buffer[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.138    design_1_i/top_0/U0/animation_n_35
    SLICE_X107Y107       FDRE                                         r  design_1_i/top_0/U0/display_buffer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.990    -0.702    design_1_i/top_0/U0/clk
    SLICE_X107Y107       FDRE                                         r  design_1_i/top_0/U0/display_buffer_reg[10]/C
                         clock pessimism              0.252    -0.450    
    SLICE_X107Y107       FDRE (Hold_fdre_C_D)         0.091    -0.359    design_1_i/top_0/U0/display_buffer_reg[10]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis/second_value_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/screen_value_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.710%)  route 0.120ns (48.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.717    -0.465    design_1_i/top_0/U0/cnt_dis/clk
    SLICE_X107Y105       FDRE                                         r  design_1_i/top_0/U0/cnt_dis/second_value_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y105       FDRE (Prop_fdre_C_Q)         0.128    -0.337 r  design_1_i/top_0/U0/cnt_dis/second_value_reg[19]/Q
                         net (fo=1, routed)           0.120    -0.218    design_1_i/top_0/U0/cnt_dis/second_value[19]
    SLICE_X107Y105       FDRE                                         r  design_1_i/top_0/U0/cnt_dis/screen_value_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.991    -0.701    design_1_i/top_0/U0/cnt_dis/clk
    SLICE_X107Y105       FDRE                                         r  design_1_i/top_0/U0/cnt_dis/screen_value_reg[27]/C
                         clock pessimism              0.236    -0.465    
    SLICE_X107Y105       FDRE (Hold_fdre_C_D)         0.025    -0.440    design_1_i/top_0/U0/cnt_dis/screen_value_reg[27]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/animation/VUT_LOGO_reg[45]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/animation/screen_buffer_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.128ns (48.939%)  route 0.134ns (51.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.689    -0.493    design_1_i/top_0/U0/animation/clk
    SLICE_X103Y107       FDSE                                         r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y107       FDSE (Prop_fdse_C_Q)         0.128    -0.365 r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[45]/Q
                         net (fo=2, routed)           0.134    -0.232    design_1_i/top_0/U0/animation/VUT_LOGO[45]
    SLICE_X103Y108       FDRE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.963    -0.729    design_1_i/top_0/U0/animation/clk
    SLICE_X103Y108       FDRE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[45]/C
                         clock pessimism              0.252    -0.477    
    SLICE_X103Y108       FDRE (Hold_fdre_C_D)         0.021    -0.456    design_1_i/top_0/U0/animation/screen_buffer_reg[45]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/animation/VUT_LOGO_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/animation/screen_buffer_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.703ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.715    -0.467    design_1_i/top_0/U0/animation/clk
    SLICE_X109Y110       FDRE                                         r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y110       FDRE (Prop_fdre_C_Q)         0.141    -0.326 r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[48]/Q
                         net (fo=2, routed)           0.170    -0.156    design_1_i/top_0/U0/animation/VUT_LOGO[48]
    SLICE_X109Y111       FDRE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.989    -0.703    design_1_i/top_0/U0/animation/clk
    SLICE_X109Y111       FDRE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[48]/C
                         clock pessimism              0.252    -0.451    
    SLICE_X109Y111       FDRE (Hold_fdre_C_D)         0.070    -0.381    design_1_i/top_0/U0/animation/screen_buffer_reg[48]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.225    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X108Y100   design_1_i/top_0/U0/anim_ctr_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X109Y101   design_1_i/top_0/U0/anim_ctr_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X109Y101   design_1_i/top_0/U0/anim_ctr_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X109Y101   design_1_i/top_0/U0/anim_ctr_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X109Y102   design_1_i/top_0/U0/anim_ctr_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X109Y102   design_1_i/top_0/U0/anim_ctr_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X109Y102   design_1_i/top_0/U0/anim_ctr_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X109Y102   design_1_i/top_0/U0/anim_ctr_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X108Y100   design_1_i/top_0/U0/anim_ctr_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X108Y100   design_1_i/top_0/U0/anim_ctr_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y101   design_1_i/top_0/U0/anim_ctr_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y101   design_1_i/top_0/U0/anim_ctr_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y101   design_1_i/top_0/U0/anim_ctr_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y101   design_1_i/top_0/U0/anim_ctr_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y101   design_1_i/top_0/U0/anim_ctr_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y101   design_1_i/top_0/U0/anim_ctr_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y102   design_1_i/top_0/U0/anim_ctr_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y102   design_1_i/top_0/U0/anim_ctr_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X108Y100   design_1_i/top_0/U0/anim_ctr_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X108Y100   design_1_i/top_0/U0/anim_ctr_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y101   design_1_i/top_0/U0/anim_ctr_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y101   design_1_i/top_0/U0/anim_ctr_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y101   design_1_i/top_0/U0/anim_ctr_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y101   design_1_i/top_0/U0/anim_ctr_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y101   design_1_i/top_0/U0/anim_ctr_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y101   design_1_i/top_0/U0/anim_ctr_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y102   design_1_i/top_0/U0/anim_ctr_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y102   design_1_i/top_0/U0/anim_ctr_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0_1
  To Clock:  clkfbout_design_1_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sysclk
  To Clock:  sysclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       15.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        25.000      15.000     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       33.930ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.197ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.930ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.727ns  (logic 0.704ns (12.294%)  route 5.023ns (87.706%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.236ns = ( 38.764 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.866    -0.767    design_1_i/top_0/U0/clk
    SLICE_X110Y99        FDRE                                         r  design_1_i/top_0/U0/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y99        FDRE (Prop_fdre_C_Q)         0.456    -0.311 f  design_1_i/top_0/U0/cnt_reg[4]/Q
                         net (fo=3, routed)           1.488     1.178    design_1_i/top_0/U0/cnt[4]
    SLICE_X111Y100       LUT4 (Prop_lut4_I1_O)        0.124     1.302 f  design_1_i/top_0/U0/srow[7]_i_4/O
                         net (fo=1, routed)           0.469     1.771    design_1_i/top_0/U0/srow[7]_i_4_n_0
    SLICE_X111Y100       LUT4 (Prop_lut4_I1_O)        0.124     1.895 r  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=102, routed)         3.065     4.960    design_1_i/top_0/U0/display_buffer
    SLICE_X112Y109       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.858    38.764    design_1_i/top_0/U0/clk
    SLICE_X112Y109       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[0]/C
                         clock pessimism              0.476    39.239    
                         clock uncertainty           -0.180    39.059    
    SLICE_X112Y109       FDSE (Setup_fdse_C_CE)      -0.169    38.890    design_1_i/top_0/U0/display_buffer_reg[0]
  -------------------------------------------------------------------
                         required time                         38.890    
                         arrival time                          -4.960    
  -------------------------------------------------------------------
                         slack                                 33.930    

Slack (MET) :             33.930ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[39]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.727ns  (logic 0.704ns (12.294%)  route 5.023ns (87.706%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.236ns = ( 38.764 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.866    -0.767    design_1_i/top_0/U0/clk
    SLICE_X110Y99        FDRE                                         r  design_1_i/top_0/U0/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y99        FDRE (Prop_fdre_C_Q)         0.456    -0.311 f  design_1_i/top_0/U0/cnt_reg[4]/Q
                         net (fo=3, routed)           1.488     1.178    design_1_i/top_0/U0/cnt[4]
    SLICE_X111Y100       LUT4 (Prop_lut4_I1_O)        0.124     1.302 f  design_1_i/top_0/U0/srow[7]_i_4/O
                         net (fo=1, routed)           0.469     1.771    design_1_i/top_0/U0/srow[7]_i_4_n_0
    SLICE_X111Y100       LUT4 (Prop_lut4_I1_O)        0.124     1.895 r  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=102, routed)         3.065     4.960    design_1_i/top_0/U0/display_buffer
    SLICE_X112Y109       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[39]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.858    38.764    design_1_i/top_0/U0/clk
    SLICE_X112Y109       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[39]/C
                         clock pessimism              0.476    39.239    
                         clock uncertainty           -0.180    39.059    
    SLICE_X112Y109       FDSE (Setup_fdse_C_CE)      -0.169    38.890    design_1_i/top_0/U0/display_buffer_reg[39]
  -------------------------------------------------------------------
                         required time                         38.890    
                         arrival time                          -4.960    
  -------------------------------------------------------------------
                         slack                                 33.930    

Slack (MET) :             34.057ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[16]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.564ns  (logic 0.704ns (12.653%)  route 4.860ns (87.347%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.236ns = ( 38.764 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.866    -0.767    design_1_i/top_0/U0/clk
    SLICE_X110Y99        FDRE                                         r  design_1_i/top_0/U0/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y99        FDRE (Prop_fdre_C_Q)         0.456    -0.311 f  design_1_i/top_0/U0/cnt_reg[4]/Q
                         net (fo=3, routed)           1.488     1.178    design_1_i/top_0/U0/cnt[4]
    SLICE_X111Y100       LUT4 (Prop_lut4_I1_O)        0.124     1.302 f  design_1_i/top_0/U0/srow[7]_i_4/O
                         net (fo=1, routed)           0.469     1.771    design_1_i/top_0/U0/srow[7]_i_4_n_0
    SLICE_X111Y100       LUT4 (Prop_lut4_I1_O)        0.124     1.895 r  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=102, routed)         2.902     4.797    design_1_i/top_0/U0/display_buffer
    SLICE_X110Y110       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.858    38.764    design_1_i/top_0/U0/clk
    SLICE_X110Y110       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[16]/C
                         clock pessimism              0.476    39.239    
                         clock uncertainty           -0.180    39.059    
    SLICE_X110Y110       FDSE (Setup_fdse_C_CE)      -0.205    38.854    design_1_i/top_0/U0/display_buffer_reg[16]
  -------------------------------------------------------------------
                         required time                         38.854    
                         arrival time                          -4.797    
  -------------------------------------------------------------------
                         slack                                 34.057    

Slack (MET) :             34.057ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[24]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.564ns  (logic 0.704ns (12.653%)  route 4.860ns (87.347%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.236ns = ( 38.764 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.866    -0.767    design_1_i/top_0/U0/clk
    SLICE_X110Y99        FDRE                                         r  design_1_i/top_0/U0/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y99        FDRE (Prop_fdre_C_Q)         0.456    -0.311 f  design_1_i/top_0/U0/cnt_reg[4]/Q
                         net (fo=3, routed)           1.488     1.178    design_1_i/top_0/U0/cnt[4]
    SLICE_X111Y100       LUT4 (Prop_lut4_I1_O)        0.124     1.302 f  design_1_i/top_0/U0/srow[7]_i_4/O
                         net (fo=1, routed)           0.469     1.771    design_1_i/top_0/U0/srow[7]_i_4_n_0
    SLICE_X111Y100       LUT4 (Prop_lut4_I1_O)        0.124     1.895 r  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=102, routed)         2.902     4.797    design_1_i/top_0/U0/display_buffer
    SLICE_X110Y110       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.858    38.764    design_1_i/top_0/U0/clk
    SLICE_X110Y110       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[24]/C
                         clock pessimism              0.476    39.239    
                         clock uncertainty           -0.180    39.059    
    SLICE_X110Y110       FDSE (Setup_fdse_C_CE)      -0.205    38.854    design_1_i/top_0/U0/display_buffer_reg[24]
  -------------------------------------------------------------------
                         required time                         38.854    
                         arrival time                          -4.797    
  -------------------------------------------------------------------
                         slack                                 34.057    

Slack (MET) :             34.057ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[8]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.564ns  (logic 0.704ns (12.653%)  route 4.860ns (87.347%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.236ns = ( 38.764 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.866    -0.767    design_1_i/top_0/U0/clk
    SLICE_X110Y99        FDRE                                         r  design_1_i/top_0/U0/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y99        FDRE (Prop_fdre_C_Q)         0.456    -0.311 f  design_1_i/top_0/U0/cnt_reg[4]/Q
                         net (fo=3, routed)           1.488     1.178    design_1_i/top_0/U0/cnt[4]
    SLICE_X111Y100       LUT4 (Prop_lut4_I1_O)        0.124     1.302 f  design_1_i/top_0/U0/srow[7]_i_4/O
                         net (fo=1, routed)           0.469     1.771    design_1_i/top_0/U0/srow[7]_i_4_n_0
    SLICE_X111Y100       LUT4 (Prop_lut4_I1_O)        0.124     1.895 r  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=102, routed)         2.902     4.797    design_1_i/top_0/U0/display_buffer
    SLICE_X110Y110       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.858    38.764    design_1_i/top_0/U0/clk
    SLICE_X110Y110       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[8]/C
                         clock pessimism              0.476    39.239    
                         clock uncertainty           -0.180    39.059    
    SLICE_X110Y110       FDSE (Setup_fdse_C_CE)      -0.205    38.854    design_1_i/top_0/U0/display_buffer_reg[8]
  -------------------------------------------------------------------
                         required time                         38.854    
                         arrival time                          -4.797    
  -------------------------------------------------------------------
                         slack                                 34.057    

Slack (MET) :             34.146ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/anim_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/animation/VUT_LOGO_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.228ns  (logic 0.927ns (17.733%)  route 4.301ns (82.267%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.239ns = ( 38.761 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.057    -0.576    design_1_i/top_0/U0/clk
    SLICE_X111Y106       FDRE                                         r  design_1_i/top_0/U0/anim_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y106       FDRE (Prop_fdre_C_Q)         0.456    -0.120 r  design_1_i/top_0/U0/anim_mode_reg/Q
                         net (fo=3, routed)           0.854     0.735    design_1_i/top_0/U0/animation/anim_mode
    SLICE_X108Y106       LUT3 (Prop_lut3_I2_O)        0.150     0.885 r  design_1_i/top_0/U0/animation/VUT_LOGO[63]_i_4/O
                         net (fo=37, routed)          1.639     2.523    design_1_i/top_0/U0/animation/VUT_LOGO[63]_i_4_n_0
    SLICE_X102Y109       LUT5 (Prop_lut5_I3_O)        0.321     2.844 r  design_1_i/top_0/U0/animation/VUT_LOGO[63]_i_2/O
                         net (fo=23, routed)          1.807     4.652    design_1_i/top_0/U0/animation/VUT_LOGO[63]_i_2_n_0
    SLICE_X108Y110       FDRE                                         r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.855    38.761    design_1_i/top_0/U0/animation/clk
    SLICE_X108Y110       FDRE                                         r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[0]/C
                         clock pessimism              0.593    39.354    
                         clock uncertainty           -0.180    39.174    
    SLICE_X108Y110       FDRE (Setup_fdre_C_CE)      -0.376    38.798    design_1_i/top_0/U0/animation/VUT_LOGO_reg[0]
  -------------------------------------------------------------------
                         required time                         38.798    
                         arrival time                          -4.652    
  -------------------------------------------------------------------
                         slack                                 34.146    

Slack (MET) :             34.146ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/anim_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/animation/VUT_LOGO_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.228ns  (logic 0.927ns (17.733%)  route 4.301ns (82.267%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.239ns = ( 38.761 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.057    -0.576    design_1_i/top_0/U0/clk
    SLICE_X111Y106       FDRE                                         r  design_1_i/top_0/U0/anim_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y106       FDRE (Prop_fdre_C_Q)         0.456    -0.120 r  design_1_i/top_0/U0/anim_mode_reg/Q
                         net (fo=3, routed)           0.854     0.735    design_1_i/top_0/U0/animation/anim_mode
    SLICE_X108Y106       LUT3 (Prop_lut3_I2_O)        0.150     0.885 r  design_1_i/top_0/U0/animation/VUT_LOGO[63]_i_4/O
                         net (fo=37, routed)          1.639     2.523    design_1_i/top_0/U0/animation/VUT_LOGO[63]_i_4_n_0
    SLICE_X102Y109       LUT5 (Prop_lut5_I3_O)        0.321     2.844 r  design_1_i/top_0/U0/animation/VUT_LOGO[63]_i_2/O
                         net (fo=23, routed)          1.807     4.652    design_1_i/top_0/U0/animation/VUT_LOGO[63]_i_2_n_0
    SLICE_X108Y110       FDRE                                         r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.855    38.761    design_1_i/top_0/U0/animation/clk
    SLICE_X108Y110       FDRE                                         r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[19]/C
                         clock pessimism              0.593    39.354    
                         clock uncertainty           -0.180    39.174    
    SLICE_X108Y110       FDRE (Setup_fdre_C_CE)      -0.376    38.798    design_1_i/top_0/U0/animation/VUT_LOGO_reg[19]
  -------------------------------------------------------------------
                         required time                         38.798    
                         arrival time                          -4.652    
  -------------------------------------------------------------------
                         slack                                 34.146    

Slack (MET) :             34.195ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[15]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.423ns  (logic 0.704ns (12.983%)  route 4.719ns (87.017%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.239ns = ( 38.761 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.866    -0.767    design_1_i/top_0/U0/clk
    SLICE_X110Y99        FDRE                                         r  design_1_i/top_0/U0/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y99        FDRE (Prop_fdre_C_Q)         0.456    -0.311 f  design_1_i/top_0/U0/cnt_reg[4]/Q
                         net (fo=3, routed)           1.488     1.178    design_1_i/top_0/U0/cnt[4]
    SLICE_X111Y100       LUT4 (Prop_lut4_I1_O)        0.124     1.302 f  design_1_i/top_0/U0/srow[7]_i_4/O
                         net (fo=1, routed)           0.469     1.771    design_1_i/top_0/U0/srow[7]_i_4_n_0
    SLICE_X111Y100       LUT4 (Prop_lut4_I1_O)        0.124     1.895 r  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=102, routed)         2.761     4.656    design_1_i/top_0/U0/display_buffer
    SLICE_X109Y109       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.855    38.761    design_1_i/top_0/U0/clk
    SLICE_X109Y109       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[15]/C
                         clock pessimism              0.476    39.236    
                         clock uncertainty           -0.180    39.056    
    SLICE_X109Y109       FDSE (Setup_fdse_C_CE)      -0.205    38.851    design_1_i/top_0/U0/display_buffer_reg[15]
  -------------------------------------------------------------------
                         required time                         38.851    
                         arrival time                          -4.656    
  -------------------------------------------------------------------
                         slack                                 34.195    

Slack (MET) :             34.195ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[19]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.423ns  (logic 0.704ns (12.983%)  route 4.719ns (87.017%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.239ns = ( 38.761 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.866    -0.767    design_1_i/top_0/U0/clk
    SLICE_X110Y99        FDRE                                         r  design_1_i/top_0/U0/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y99        FDRE (Prop_fdre_C_Q)         0.456    -0.311 f  design_1_i/top_0/U0/cnt_reg[4]/Q
                         net (fo=3, routed)           1.488     1.178    design_1_i/top_0/U0/cnt[4]
    SLICE_X111Y100       LUT4 (Prop_lut4_I1_O)        0.124     1.302 f  design_1_i/top_0/U0/srow[7]_i_4/O
                         net (fo=1, routed)           0.469     1.771    design_1_i/top_0/U0/srow[7]_i_4_n_0
    SLICE_X111Y100       LUT4 (Prop_lut4_I1_O)        0.124     1.895 r  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=102, routed)         2.761     4.656    design_1_i/top_0/U0/display_buffer
    SLICE_X109Y109       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.855    38.761    design_1_i/top_0/U0/clk
    SLICE_X109Y109       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[19]/C
                         clock pessimism              0.476    39.236    
                         clock uncertainty           -0.180    39.056    
    SLICE_X109Y109       FDSE (Setup_fdse_C_CE)      -0.205    38.851    design_1_i/top_0/U0/display_buffer_reg[19]
  -------------------------------------------------------------------
                         required time                         38.851    
                         arrival time                          -4.656    
  -------------------------------------------------------------------
                         slack                                 34.195    

Slack (MET) :             34.195ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[23]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.423ns  (logic 0.704ns (12.983%)  route 4.719ns (87.017%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.239ns = ( 38.761 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.866    -0.767    design_1_i/top_0/U0/clk
    SLICE_X110Y99        FDRE                                         r  design_1_i/top_0/U0/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y99        FDRE (Prop_fdre_C_Q)         0.456    -0.311 f  design_1_i/top_0/U0/cnt_reg[4]/Q
                         net (fo=3, routed)           1.488     1.178    design_1_i/top_0/U0/cnt[4]
    SLICE_X111Y100       LUT4 (Prop_lut4_I1_O)        0.124     1.302 f  design_1_i/top_0/U0/srow[7]_i_4/O
                         net (fo=1, routed)           0.469     1.771    design_1_i/top_0/U0/srow[7]_i_4_n_0
    SLICE_X111Y100       LUT4 (Prop_lut4_I1_O)        0.124     1.895 r  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=102, routed)         2.761     4.656    design_1_i/top_0/U0/display_buffer
    SLICE_X109Y109       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.855    38.761    design_1_i/top_0/U0/clk
    SLICE_X109Y109       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[23]/C
                         clock pessimism              0.476    39.236    
                         clock uncertainty           -0.180    39.056    
    SLICE_X109Y109       FDSE (Setup_fdse_C_CE)      -0.205    38.851    design_1_i/top_0/U0/display_buffer_reg[23]
  -------------------------------------------------------------------
                         required time                         38.851    
                         arrival time                          -4.656    
  -------------------------------------------------------------------
                         slack                                 34.195    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/animation/screen_buffer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.012%)  route 0.140ns (42.988%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.689    -0.493    design_1_i/top_0/U0/animation/clk
    SLICE_X103Y108       FDRE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y108       FDRE (Prop_fdre_C_Q)         0.141    -0.352 r  design_1_i/top_0/U0/animation/screen_buffer_reg[3]/Q
                         net (fo=1, routed)           0.140    -0.212    design_1_i/top_0/U0/animation/screen_buffer[3]
    SLICE_X105Y107       LUT5 (Prop_lut5_I4_O)        0.045    -0.167 r  design_1_i/top_0/U0/animation/display_buffer[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.167    design_1_i/top_0/U0/animation_n_3
    SLICE_X105Y107       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.964    -0.728    design_1_i/top_0/U0/clk
    SLICE_X105Y107       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[3]/C
                         clock pessimism              0.272    -0.456    
    SLICE_X105Y107       FDSE (Hold_fdse_C_D)         0.092    -0.364    design_1_i/top_0/U0/display_buffer_reg[3]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/animation/VUT_LOGO_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/animation/screen_buffer_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.305%)  route 0.127ns (43.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.689    -0.493    design_1_i/top_0/U0/animation/clk
    SLICE_X102Y108       FDRE                                         r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y108       FDRE (Prop_fdre_C_Q)         0.164    -0.329 r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[60]/Q
                         net (fo=2, routed)           0.127    -0.202    design_1_i/top_0/U0/animation/VUT_LOGO[60]
    SLICE_X103Y108       FDRE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.963    -0.729    design_1_i/top_0/U0/animation/clk
    SLICE_X103Y108       FDRE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[60]/C
                         clock pessimism              0.249    -0.480    
    SLICE_X103Y108       FDRE (Hold_fdre_C_D)         0.076    -0.404    design_1_i/top_0/U0/animation/screen_buffer_reg[60]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/animation/VUT_LOGO_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/animation/screen_buffer_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.570%)  route 0.168ns (54.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.717    -0.465    design_1_i/top_0/U0/animation/clk
    SLICE_X107Y106       FDRE                                         r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y106       FDRE (Prop_fdre_C_Q)         0.141    -0.324 r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[43]/Q
                         net (fo=2, routed)           0.168    -0.156    design_1_i/top_0/U0/animation/VUT_LOGO[43]
    SLICE_X108Y106       FDRE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.991    -0.701    design_1_i/top_0/U0/animation/clk
    SLICE_X108Y106       FDRE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[43]/C
                         clock pessimism              0.252    -0.449    
    SLICE_X108Y106       FDRE (Hold_fdre_C_D)         0.076    -0.373    design_1_i/top_0/U0/animation/screen_buffer_reg[43]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/animation/VUT_LOGO_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/animation/screen_buffer_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.121%)  route 0.123ns (42.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.717    -0.465    design_1_i/top_0/U0/animation/clk
    SLICE_X108Y105       FDRE                                         r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y105       FDRE (Prop_fdre_C_Q)         0.164    -0.301 r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[47]/Q
                         net (fo=2, routed)           0.123    -0.178    design_1_i/top_0/U0/animation/VUT_LOGO[47]
    SLICE_X108Y106       FDRE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.991    -0.701    design_1_i/top_0/U0/animation/clk
    SLICE_X108Y106       FDRE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[47]/C
                         clock pessimism              0.252    -0.449    
    SLICE_X108Y106       FDRE (Hold_fdre_C_D)         0.053    -0.396    design_1_i/top_0/U0/animation/screen_buffer_reg[47]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/animation/VUT_LOGO_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/animation/screen_buffer_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.103%)  route 0.179ns (55.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.690    -0.492    design_1_i/top_0/U0/animation/clk
    SLICE_X103Y106       FDRE                                         r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y106       FDRE (Prop_fdre_C_Q)         0.141    -0.351 r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[27]/Q
                         net (fo=2, routed)           0.179    -0.173    design_1_i/top_0/U0/animation/VUT_LOGO[27]
    SLICE_X104Y106       FDRE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.965    -0.727    design_1_i/top_0/U0/animation/clk
    SLICE_X104Y106       FDRE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[27]/C
                         clock pessimism              0.272    -0.455    
    SLICE_X104Y106       FDRE (Hold_fdre_C_D)         0.063    -0.392    design_1_i/top_0/U0/animation/screen_buffer_reg[27]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/animation/VUT_LOGO_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/animation/screen_buffer_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.514%)  route 0.116ns (41.486%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.689    -0.493    design_1_i/top_0/U0/animation/clk
    SLICE_X102Y108       FDRE                                         r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y108       FDRE (Prop_fdre_C_Q)         0.164    -0.329 r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[26]/Q
                         net (fo=2, routed)           0.116    -0.213    design_1_i/top_0/U0/animation/VUT_LOGO[26]
    SLICE_X103Y108       FDRE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.963    -0.729    design_1_i/top_0/U0/animation/clk
    SLICE_X103Y108       FDRE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[26]/C
                         clock pessimism              0.249    -0.480    
    SLICE_X103Y108       FDRE (Hold_fdre_C_D)         0.046    -0.434    design_1_i/top_0/U0/animation/screen_buffer_reg[26]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/animation/screen_buffer_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.636%)  route 0.142ns (43.364%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.716    -0.466    design_1_i/top_0/U0/animation/clk
    SLICE_X107Y109       FDSE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y109       FDSE (Prop_fdse_C_Q)         0.141    -0.325 r  design_1_i/top_0/U0/animation/screen_buffer_reg[10]/Q
                         net (fo=1, routed)           0.142    -0.183    design_1_i/top_0/U0/animation/screen_buffer[10]
    SLICE_X107Y107       LUT4 (Prop_lut4_I0_O)        0.045    -0.138 r  design_1_i/top_0/U0/animation/display_buffer[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.138    design_1_i/top_0/U0/animation_n_35
    SLICE_X107Y107       FDRE                                         r  design_1_i/top_0/U0/display_buffer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.990    -0.702    design_1_i/top_0/U0/clk
    SLICE_X107Y107       FDRE                                         r  design_1_i/top_0/U0/display_buffer_reg[10]/C
                         clock pessimism              0.252    -0.450    
    SLICE_X107Y107       FDRE (Hold_fdre_C_D)         0.091    -0.359    design_1_i/top_0/U0/display_buffer_reg[10]
  -------------------------------------------------------------------
                         required time                          0.359    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis/second_value_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/screen_value_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.710%)  route 0.120ns (48.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.717    -0.465    design_1_i/top_0/U0/cnt_dis/clk
    SLICE_X107Y105       FDRE                                         r  design_1_i/top_0/U0/cnt_dis/second_value_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y105       FDRE (Prop_fdre_C_Q)         0.128    -0.337 r  design_1_i/top_0/U0/cnt_dis/second_value_reg[19]/Q
                         net (fo=1, routed)           0.120    -0.218    design_1_i/top_0/U0/cnt_dis/second_value[19]
    SLICE_X107Y105       FDRE                                         r  design_1_i/top_0/U0/cnt_dis/screen_value_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.991    -0.701    design_1_i/top_0/U0/cnt_dis/clk
    SLICE_X107Y105       FDRE                                         r  design_1_i/top_0/U0/cnt_dis/screen_value_reg[27]/C
                         clock pessimism              0.236    -0.465    
    SLICE_X107Y105       FDRE (Hold_fdre_C_D)         0.025    -0.440    design_1_i/top_0/U0/cnt_dis/screen_value_reg[27]
  -------------------------------------------------------------------
                         required time                          0.440    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/animation/VUT_LOGO_reg[45]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/animation/screen_buffer_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.128ns (48.939%)  route 0.134ns (51.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.689    -0.493    design_1_i/top_0/U0/animation/clk
    SLICE_X103Y107       FDSE                                         r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y107       FDSE (Prop_fdse_C_Q)         0.128    -0.365 r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[45]/Q
                         net (fo=2, routed)           0.134    -0.232    design_1_i/top_0/U0/animation/VUT_LOGO[45]
    SLICE_X103Y108       FDRE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.963    -0.729    design_1_i/top_0/U0/animation/clk
    SLICE_X103Y108       FDRE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[45]/C
                         clock pessimism              0.252    -0.477    
    SLICE_X103Y108       FDRE (Hold_fdre_C_D)         0.021    -0.456    design_1_i/top_0/U0/animation/screen_buffer_reg[45]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/animation/VUT_LOGO_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/animation/screen_buffer_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.703ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.715    -0.467    design_1_i/top_0/U0/animation/clk
    SLICE_X109Y110       FDRE                                         r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y110       FDRE (Prop_fdre_C_Q)         0.141    -0.326 r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[48]/Q
                         net (fo=2, routed)           0.170    -0.156    design_1_i/top_0/U0/animation/VUT_LOGO[48]
    SLICE_X109Y111       FDRE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.989    -0.703    design_1_i/top_0/U0/animation/clk
    SLICE_X109Y111       FDRE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[48]/C
                         clock pessimism              0.252    -0.451    
    SLICE_X109Y111       FDRE (Hold_fdre_C_D)         0.070    -0.381    design_1_i/top_0/U0/animation/screen_buffer_reg[48]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.225    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X108Y100   design_1_i/top_0/U0/anim_ctr_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X109Y101   design_1_i/top_0/U0/anim_ctr_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X109Y101   design_1_i/top_0/U0/anim_ctr_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X109Y101   design_1_i/top_0/U0/anim_ctr_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X109Y102   design_1_i/top_0/U0/anim_ctr_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X109Y102   design_1_i/top_0/U0/anim_ctr_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X109Y102   design_1_i/top_0/U0/anim_ctr_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X109Y102   design_1_i/top_0/U0/anim_ctr_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X108Y100   design_1_i/top_0/U0/anim_ctr_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X108Y100   design_1_i/top_0/U0/anim_ctr_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y101   design_1_i/top_0/U0/anim_ctr_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y101   design_1_i/top_0/U0/anim_ctr_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y101   design_1_i/top_0/U0/anim_ctr_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y101   design_1_i/top_0/U0/anim_ctr_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y101   design_1_i/top_0/U0/anim_ctr_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y101   design_1_i/top_0/U0/anim_ctr_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y102   design_1_i/top_0/U0/anim_ctr_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y102   design_1_i/top_0/U0/anim_ctr_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X108Y100   design_1_i/top_0/U0/anim_ctr_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X108Y100   design_1_i/top_0/U0/anim_ctr_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y101   design_1_i/top_0/U0/anim_ctr_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y101   design_1_i/top_0/U0/anim_ctr_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y101   design_1_i/top_0/U0/anim_ctr_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y101   design_1_i/top_0/U0/anim_ctr_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y101   design_1_i/top_0/U0/anim_ctr_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y101   design_1_i/top_0/U0/anim_ctr_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y102   design_1_i/top_0/U0/anim_ctr_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y102   design_1_i/top_0/U0/anim_ctr_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       33.930ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.930ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.727ns  (logic 0.704ns (12.294%)  route 5.023ns (87.706%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.236ns = ( 38.764 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.866    -0.767    design_1_i/top_0/U0/clk
    SLICE_X110Y99        FDRE                                         r  design_1_i/top_0/U0/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y99        FDRE (Prop_fdre_C_Q)         0.456    -0.311 f  design_1_i/top_0/U0/cnt_reg[4]/Q
                         net (fo=3, routed)           1.488     1.178    design_1_i/top_0/U0/cnt[4]
    SLICE_X111Y100       LUT4 (Prop_lut4_I1_O)        0.124     1.302 f  design_1_i/top_0/U0/srow[7]_i_4/O
                         net (fo=1, routed)           0.469     1.771    design_1_i/top_0/U0/srow[7]_i_4_n_0
    SLICE_X111Y100       LUT4 (Prop_lut4_I1_O)        0.124     1.895 r  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=102, routed)         3.065     4.960    design_1_i/top_0/U0/display_buffer
    SLICE_X112Y109       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.858    38.764    design_1_i/top_0/U0/clk
    SLICE_X112Y109       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[0]/C
                         clock pessimism              0.476    39.239    
                         clock uncertainty           -0.180    39.059    
    SLICE_X112Y109       FDSE (Setup_fdse_C_CE)      -0.169    38.890    design_1_i/top_0/U0/display_buffer_reg[0]
  -------------------------------------------------------------------
                         required time                         38.890    
                         arrival time                          -4.960    
  -------------------------------------------------------------------
                         slack                                 33.930    

Slack (MET) :             33.930ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[39]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.727ns  (logic 0.704ns (12.294%)  route 5.023ns (87.706%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.236ns = ( 38.764 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.866    -0.767    design_1_i/top_0/U0/clk
    SLICE_X110Y99        FDRE                                         r  design_1_i/top_0/U0/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y99        FDRE (Prop_fdre_C_Q)         0.456    -0.311 f  design_1_i/top_0/U0/cnt_reg[4]/Q
                         net (fo=3, routed)           1.488     1.178    design_1_i/top_0/U0/cnt[4]
    SLICE_X111Y100       LUT4 (Prop_lut4_I1_O)        0.124     1.302 f  design_1_i/top_0/U0/srow[7]_i_4/O
                         net (fo=1, routed)           0.469     1.771    design_1_i/top_0/U0/srow[7]_i_4_n_0
    SLICE_X111Y100       LUT4 (Prop_lut4_I1_O)        0.124     1.895 r  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=102, routed)         3.065     4.960    design_1_i/top_0/U0/display_buffer
    SLICE_X112Y109       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[39]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.858    38.764    design_1_i/top_0/U0/clk
    SLICE_X112Y109       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[39]/C
                         clock pessimism              0.476    39.239    
                         clock uncertainty           -0.180    39.059    
    SLICE_X112Y109       FDSE (Setup_fdse_C_CE)      -0.169    38.890    design_1_i/top_0/U0/display_buffer_reg[39]
  -------------------------------------------------------------------
                         required time                         38.890    
                         arrival time                          -4.960    
  -------------------------------------------------------------------
                         slack                                 33.930    

Slack (MET) :             34.057ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[16]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.564ns  (logic 0.704ns (12.653%)  route 4.860ns (87.347%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.236ns = ( 38.764 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.866    -0.767    design_1_i/top_0/U0/clk
    SLICE_X110Y99        FDRE                                         r  design_1_i/top_0/U0/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y99        FDRE (Prop_fdre_C_Q)         0.456    -0.311 f  design_1_i/top_0/U0/cnt_reg[4]/Q
                         net (fo=3, routed)           1.488     1.178    design_1_i/top_0/U0/cnt[4]
    SLICE_X111Y100       LUT4 (Prop_lut4_I1_O)        0.124     1.302 f  design_1_i/top_0/U0/srow[7]_i_4/O
                         net (fo=1, routed)           0.469     1.771    design_1_i/top_0/U0/srow[7]_i_4_n_0
    SLICE_X111Y100       LUT4 (Prop_lut4_I1_O)        0.124     1.895 r  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=102, routed)         2.902     4.797    design_1_i/top_0/U0/display_buffer
    SLICE_X110Y110       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.858    38.764    design_1_i/top_0/U0/clk
    SLICE_X110Y110       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[16]/C
                         clock pessimism              0.476    39.239    
                         clock uncertainty           -0.180    39.059    
    SLICE_X110Y110       FDSE (Setup_fdse_C_CE)      -0.205    38.854    design_1_i/top_0/U0/display_buffer_reg[16]
  -------------------------------------------------------------------
                         required time                         38.854    
                         arrival time                          -4.797    
  -------------------------------------------------------------------
                         slack                                 34.057    

Slack (MET) :             34.057ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[24]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.564ns  (logic 0.704ns (12.653%)  route 4.860ns (87.347%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.236ns = ( 38.764 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.866    -0.767    design_1_i/top_0/U0/clk
    SLICE_X110Y99        FDRE                                         r  design_1_i/top_0/U0/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y99        FDRE (Prop_fdre_C_Q)         0.456    -0.311 f  design_1_i/top_0/U0/cnt_reg[4]/Q
                         net (fo=3, routed)           1.488     1.178    design_1_i/top_0/U0/cnt[4]
    SLICE_X111Y100       LUT4 (Prop_lut4_I1_O)        0.124     1.302 f  design_1_i/top_0/U0/srow[7]_i_4/O
                         net (fo=1, routed)           0.469     1.771    design_1_i/top_0/U0/srow[7]_i_4_n_0
    SLICE_X111Y100       LUT4 (Prop_lut4_I1_O)        0.124     1.895 r  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=102, routed)         2.902     4.797    design_1_i/top_0/U0/display_buffer
    SLICE_X110Y110       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.858    38.764    design_1_i/top_0/U0/clk
    SLICE_X110Y110       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[24]/C
                         clock pessimism              0.476    39.239    
                         clock uncertainty           -0.180    39.059    
    SLICE_X110Y110       FDSE (Setup_fdse_C_CE)      -0.205    38.854    design_1_i/top_0/U0/display_buffer_reg[24]
  -------------------------------------------------------------------
                         required time                         38.854    
                         arrival time                          -4.797    
  -------------------------------------------------------------------
                         slack                                 34.057    

Slack (MET) :             34.057ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[8]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.564ns  (logic 0.704ns (12.653%)  route 4.860ns (87.347%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.236ns = ( 38.764 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.866    -0.767    design_1_i/top_0/U0/clk
    SLICE_X110Y99        FDRE                                         r  design_1_i/top_0/U0/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y99        FDRE (Prop_fdre_C_Q)         0.456    -0.311 f  design_1_i/top_0/U0/cnt_reg[4]/Q
                         net (fo=3, routed)           1.488     1.178    design_1_i/top_0/U0/cnt[4]
    SLICE_X111Y100       LUT4 (Prop_lut4_I1_O)        0.124     1.302 f  design_1_i/top_0/U0/srow[7]_i_4/O
                         net (fo=1, routed)           0.469     1.771    design_1_i/top_0/U0/srow[7]_i_4_n_0
    SLICE_X111Y100       LUT4 (Prop_lut4_I1_O)        0.124     1.895 r  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=102, routed)         2.902     4.797    design_1_i/top_0/U0/display_buffer
    SLICE_X110Y110       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.858    38.764    design_1_i/top_0/U0/clk
    SLICE_X110Y110       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[8]/C
                         clock pessimism              0.476    39.239    
                         clock uncertainty           -0.180    39.059    
    SLICE_X110Y110       FDSE (Setup_fdse_C_CE)      -0.205    38.854    design_1_i/top_0/U0/display_buffer_reg[8]
  -------------------------------------------------------------------
                         required time                         38.854    
                         arrival time                          -4.797    
  -------------------------------------------------------------------
                         slack                                 34.057    

Slack (MET) :             34.146ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/anim_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/animation/VUT_LOGO_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.228ns  (logic 0.927ns (17.733%)  route 4.301ns (82.267%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.239ns = ( 38.761 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.057    -0.576    design_1_i/top_0/U0/clk
    SLICE_X111Y106       FDRE                                         r  design_1_i/top_0/U0/anim_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y106       FDRE (Prop_fdre_C_Q)         0.456    -0.120 r  design_1_i/top_0/U0/anim_mode_reg/Q
                         net (fo=3, routed)           0.854     0.735    design_1_i/top_0/U0/animation/anim_mode
    SLICE_X108Y106       LUT3 (Prop_lut3_I2_O)        0.150     0.885 r  design_1_i/top_0/U0/animation/VUT_LOGO[63]_i_4/O
                         net (fo=37, routed)          1.639     2.523    design_1_i/top_0/U0/animation/VUT_LOGO[63]_i_4_n_0
    SLICE_X102Y109       LUT5 (Prop_lut5_I3_O)        0.321     2.844 r  design_1_i/top_0/U0/animation/VUT_LOGO[63]_i_2/O
                         net (fo=23, routed)          1.807     4.652    design_1_i/top_0/U0/animation/VUT_LOGO[63]_i_2_n_0
    SLICE_X108Y110       FDRE                                         r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.855    38.761    design_1_i/top_0/U0/animation/clk
    SLICE_X108Y110       FDRE                                         r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[0]/C
                         clock pessimism              0.593    39.354    
                         clock uncertainty           -0.180    39.174    
    SLICE_X108Y110       FDRE (Setup_fdre_C_CE)      -0.376    38.798    design_1_i/top_0/U0/animation/VUT_LOGO_reg[0]
  -------------------------------------------------------------------
                         required time                         38.798    
                         arrival time                          -4.652    
  -------------------------------------------------------------------
                         slack                                 34.146    

Slack (MET) :             34.146ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/anim_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/animation/VUT_LOGO_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.228ns  (logic 0.927ns (17.733%)  route 4.301ns (82.267%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.239ns = ( 38.761 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.057    -0.576    design_1_i/top_0/U0/clk
    SLICE_X111Y106       FDRE                                         r  design_1_i/top_0/U0/anim_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y106       FDRE (Prop_fdre_C_Q)         0.456    -0.120 r  design_1_i/top_0/U0/anim_mode_reg/Q
                         net (fo=3, routed)           0.854     0.735    design_1_i/top_0/U0/animation/anim_mode
    SLICE_X108Y106       LUT3 (Prop_lut3_I2_O)        0.150     0.885 r  design_1_i/top_0/U0/animation/VUT_LOGO[63]_i_4/O
                         net (fo=37, routed)          1.639     2.523    design_1_i/top_0/U0/animation/VUT_LOGO[63]_i_4_n_0
    SLICE_X102Y109       LUT5 (Prop_lut5_I3_O)        0.321     2.844 r  design_1_i/top_0/U0/animation/VUT_LOGO[63]_i_2/O
                         net (fo=23, routed)          1.807     4.652    design_1_i/top_0/U0/animation/VUT_LOGO[63]_i_2_n_0
    SLICE_X108Y110       FDRE                                         r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.855    38.761    design_1_i/top_0/U0/animation/clk
    SLICE_X108Y110       FDRE                                         r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[19]/C
                         clock pessimism              0.593    39.354    
                         clock uncertainty           -0.180    39.174    
    SLICE_X108Y110       FDRE (Setup_fdre_C_CE)      -0.376    38.798    design_1_i/top_0/U0/animation/VUT_LOGO_reg[19]
  -------------------------------------------------------------------
                         required time                         38.798    
                         arrival time                          -4.652    
  -------------------------------------------------------------------
                         slack                                 34.146    

Slack (MET) :             34.195ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[15]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.423ns  (logic 0.704ns (12.983%)  route 4.719ns (87.017%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.239ns = ( 38.761 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.866    -0.767    design_1_i/top_0/U0/clk
    SLICE_X110Y99        FDRE                                         r  design_1_i/top_0/U0/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y99        FDRE (Prop_fdre_C_Q)         0.456    -0.311 f  design_1_i/top_0/U0/cnt_reg[4]/Q
                         net (fo=3, routed)           1.488     1.178    design_1_i/top_0/U0/cnt[4]
    SLICE_X111Y100       LUT4 (Prop_lut4_I1_O)        0.124     1.302 f  design_1_i/top_0/U0/srow[7]_i_4/O
                         net (fo=1, routed)           0.469     1.771    design_1_i/top_0/U0/srow[7]_i_4_n_0
    SLICE_X111Y100       LUT4 (Prop_lut4_I1_O)        0.124     1.895 r  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=102, routed)         2.761     4.656    design_1_i/top_0/U0/display_buffer
    SLICE_X109Y109       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.855    38.761    design_1_i/top_0/U0/clk
    SLICE_X109Y109       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[15]/C
                         clock pessimism              0.476    39.236    
                         clock uncertainty           -0.180    39.056    
    SLICE_X109Y109       FDSE (Setup_fdse_C_CE)      -0.205    38.851    design_1_i/top_0/U0/display_buffer_reg[15]
  -------------------------------------------------------------------
                         required time                         38.851    
                         arrival time                          -4.656    
  -------------------------------------------------------------------
                         slack                                 34.195    

Slack (MET) :             34.195ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[19]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.423ns  (logic 0.704ns (12.983%)  route 4.719ns (87.017%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.239ns = ( 38.761 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.866    -0.767    design_1_i/top_0/U0/clk
    SLICE_X110Y99        FDRE                                         r  design_1_i/top_0/U0/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y99        FDRE (Prop_fdre_C_Q)         0.456    -0.311 f  design_1_i/top_0/U0/cnt_reg[4]/Q
                         net (fo=3, routed)           1.488     1.178    design_1_i/top_0/U0/cnt[4]
    SLICE_X111Y100       LUT4 (Prop_lut4_I1_O)        0.124     1.302 f  design_1_i/top_0/U0/srow[7]_i_4/O
                         net (fo=1, routed)           0.469     1.771    design_1_i/top_0/U0/srow[7]_i_4_n_0
    SLICE_X111Y100       LUT4 (Prop_lut4_I1_O)        0.124     1.895 r  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=102, routed)         2.761     4.656    design_1_i/top_0/U0/display_buffer
    SLICE_X109Y109       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.855    38.761    design_1_i/top_0/U0/clk
    SLICE_X109Y109       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[19]/C
                         clock pessimism              0.476    39.236    
                         clock uncertainty           -0.180    39.056    
    SLICE_X109Y109       FDSE (Setup_fdse_C_CE)      -0.205    38.851    design_1_i/top_0/U0/display_buffer_reg[19]
  -------------------------------------------------------------------
                         required time                         38.851    
                         arrival time                          -4.656    
  -------------------------------------------------------------------
                         slack                                 34.195    

Slack (MET) :             34.195ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[23]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.423ns  (logic 0.704ns (12.983%)  route 4.719ns (87.017%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.239ns = ( 38.761 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.866    -0.767    design_1_i/top_0/U0/clk
    SLICE_X110Y99        FDRE                                         r  design_1_i/top_0/U0/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y99        FDRE (Prop_fdre_C_Q)         0.456    -0.311 f  design_1_i/top_0/U0/cnt_reg[4]/Q
                         net (fo=3, routed)           1.488     1.178    design_1_i/top_0/U0/cnt[4]
    SLICE_X111Y100       LUT4 (Prop_lut4_I1_O)        0.124     1.302 f  design_1_i/top_0/U0/srow[7]_i_4/O
                         net (fo=1, routed)           0.469     1.771    design_1_i/top_0/U0/srow[7]_i_4_n_0
    SLICE_X111Y100       LUT4 (Prop_lut4_I1_O)        0.124     1.895 r  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=102, routed)         2.761     4.656    design_1_i/top_0/U0/display_buffer
    SLICE_X109Y109       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.855    38.761    design_1_i/top_0/U0/clk
    SLICE_X109Y109       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[23]/C
                         clock pessimism              0.476    39.236    
                         clock uncertainty           -0.180    39.056    
    SLICE_X109Y109       FDSE (Setup_fdse_C_CE)      -0.205    38.851    design_1_i/top_0/U0/display_buffer_reg[23]
  -------------------------------------------------------------------
                         required time                         38.851    
                         arrival time                          -4.656    
  -------------------------------------------------------------------
                         slack                                 34.195    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/animation/screen_buffer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.012%)  route 0.140ns (42.988%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.689    -0.493    design_1_i/top_0/U0/animation/clk
    SLICE_X103Y108       FDRE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y108       FDRE (Prop_fdre_C_Q)         0.141    -0.352 r  design_1_i/top_0/U0/animation/screen_buffer_reg[3]/Q
                         net (fo=1, routed)           0.140    -0.212    design_1_i/top_0/U0/animation/screen_buffer[3]
    SLICE_X105Y107       LUT5 (Prop_lut5_I4_O)        0.045    -0.167 r  design_1_i/top_0/U0/animation/display_buffer[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.167    design_1_i/top_0/U0/animation_n_3
    SLICE_X105Y107       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.964    -0.728    design_1_i/top_0/U0/clk
    SLICE_X105Y107       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[3]/C
                         clock pessimism              0.272    -0.456    
                         clock uncertainty            0.180    -0.276    
    SLICE_X105Y107       FDSE (Hold_fdse_C_D)         0.092    -0.184    design_1_i/top_0/U0/display_buffer_reg[3]
  -------------------------------------------------------------------
                         required time                          0.184    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/animation/VUT_LOGO_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/animation/screen_buffer_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.305%)  route 0.127ns (43.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.689    -0.493    design_1_i/top_0/U0/animation/clk
    SLICE_X102Y108       FDRE                                         r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y108       FDRE (Prop_fdre_C_Q)         0.164    -0.329 r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[60]/Q
                         net (fo=2, routed)           0.127    -0.202    design_1_i/top_0/U0/animation/VUT_LOGO[60]
    SLICE_X103Y108       FDRE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.963    -0.729    design_1_i/top_0/U0/animation/clk
    SLICE_X103Y108       FDRE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[60]/C
                         clock pessimism              0.249    -0.480    
                         clock uncertainty            0.180    -0.300    
    SLICE_X103Y108       FDRE (Hold_fdre_C_D)         0.076    -0.224    design_1_i/top_0/U0/animation/screen_buffer_reg[60]
  -------------------------------------------------------------------
                         required time                          0.224    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/animation/VUT_LOGO_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/animation/screen_buffer_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.570%)  route 0.168ns (54.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.717    -0.465    design_1_i/top_0/U0/animation/clk
    SLICE_X107Y106       FDRE                                         r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y106       FDRE (Prop_fdre_C_Q)         0.141    -0.324 r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[43]/Q
                         net (fo=2, routed)           0.168    -0.156    design_1_i/top_0/U0/animation/VUT_LOGO[43]
    SLICE_X108Y106       FDRE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.991    -0.701    design_1_i/top_0/U0/animation/clk
    SLICE_X108Y106       FDRE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[43]/C
                         clock pessimism              0.252    -0.449    
                         clock uncertainty            0.180    -0.269    
    SLICE_X108Y106       FDRE (Hold_fdre_C_D)         0.076    -0.193    design_1_i/top_0/U0/animation/screen_buffer_reg[43]
  -------------------------------------------------------------------
                         required time                          0.193    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/animation/VUT_LOGO_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/animation/screen_buffer_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.121%)  route 0.123ns (42.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.717    -0.465    design_1_i/top_0/U0/animation/clk
    SLICE_X108Y105       FDRE                                         r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y105       FDRE (Prop_fdre_C_Q)         0.164    -0.301 r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[47]/Q
                         net (fo=2, routed)           0.123    -0.178    design_1_i/top_0/U0/animation/VUT_LOGO[47]
    SLICE_X108Y106       FDRE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.991    -0.701    design_1_i/top_0/U0/animation/clk
    SLICE_X108Y106       FDRE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[47]/C
                         clock pessimism              0.252    -0.449    
                         clock uncertainty            0.180    -0.269    
    SLICE_X108Y106       FDRE (Hold_fdre_C_D)         0.053    -0.216    design_1_i/top_0/U0/animation/screen_buffer_reg[47]
  -------------------------------------------------------------------
                         required time                          0.216    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/animation/VUT_LOGO_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/animation/screen_buffer_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.103%)  route 0.179ns (55.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.690    -0.492    design_1_i/top_0/U0/animation/clk
    SLICE_X103Y106       FDRE                                         r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y106       FDRE (Prop_fdre_C_Q)         0.141    -0.351 r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[27]/Q
                         net (fo=2, routed)           0.179    -0.173    design_1_i/top_0/U0/animation/VUT_LOGO[27]
    SLICE_X104Y106       FDRE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.965    -0.727    design_1_i/top_0/U0/animation/clk
    SLICE_X104Y106       FDRE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[27]/C
                         clock pessimism              0.272    -0.455    
                         clock uncertainty            0.180    -0.275    
    SLICE_X104Y106       FDRE (Hold_fdre_C_D)         0.063    -0.212    design_1_i/top_0/U0/animation/screen_buffer_reg[27]
  -------------------------------------------------------------------
                         required time                          0.212    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/animation/VUT_LOGO_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/animation/screen_buffer_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.514%)  route 0.116ns (41.486%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.689    -0.493    design_1_i/top_0/U0/animation/clk
    SLICE_X102Y108       FDRE                                         r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y108       FDRE (Prop_fdre_C_Q)         0.164    -0.329 r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[26]/Q
                         net (fo=2, routed)           0.116    -0.213    design_1_i/top_0/U0/animation/VUT_LOGO[26]
    SLICE_X103Y108       FDRE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.963    -0.729    design_1_i/top_0/U0/animation/clk
    SLICE_X103Y108       FDRE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[26]/C
                         clock pessimism              0.249    -0.480    
                         clock uncertainty            0.180    -0.300    
    SLICE_X103Y108       FDRE (Hold_fdre_C_D)         0.046    -0.254    design_1_i/top_0/U0/animation/screen_buffer_reg[26]
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/animation/screen_buffer_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.636%)  route 0.142ns (43.364%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.716    -0.466    design_1_i/top_0/U0/animation/clk
    SLICE_X107Y109       FDSE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y109       FDSE (Prop_fdse_C_Q)         0.141    -0.325 r  design_1_i/top_0/U0/animation/screen_buffer_reg[10]/Q
                         net (fo=1, routed)           0.142    -0.183    design_1_i/top_0/U0/animation/screen_buffer[10]
    SLICE_X107Y107       LUT4 (Prop_lut4_I0_O)        0.045    -0.138 r  design_1_i/top_0/U0/animation/display_buffer[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.138    design_1_i/top_0/U0/animation_n_35
    SLICE_X107Y107       FDRE                                         r  design_1_i/top_0/U0/display_buffer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.990    -0.702    design_1_i/top_0/U0/clk
    SLICE_X107Y107       FDRE                                         r  design_1_i/top_0/U0/display_buffer_reg[10]/C
                         clock pessimism              0.252    -0.450    
                         clock uncertainty            0.180    -0.270    
    SLICE_X107Y107       FDRE (Hold_fdre_C_D)         0.091    -0.179    design_1_i/top_0/U0/display_buffer_reg[10]
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis/second_value_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/screen_value_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.710%)  route 0.120ns (48.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.717    -0.465    design_1_i/top_0/U0/cnt_dis/clk
    SLICE_X107Y105       FDRE                                         r  design_1_i/top_0/U0/cnt_dis/second_value_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y105       FDRE (Prop_fdre_C_Q)         0.128    -0.337 r  design_1_i/top_0/U0/cnt_dis/second_value_reg[19]/Q
                         net (fo=1, routed)           0.120    -0.218    design_1_i/top_0/U0/cnt_dis/second_value[19]
    SLICE_X107Y105       FDRE                                         r  design_1_i/top_0/U0/cnt_dis/screen_value_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.991    -0.701    design_1_i/top_0/U0/cnt_dis/clk
    SLICE_X107Y105       FDRE                                         r  design_1_i/top_0/U0/cnt_dis/screen_value_reg[27]/C
                         clock pessimism              0.236    -0.465    
                         clock uncertainty            0.180    -0.285    
    SLICE_X107Y105       FDRE (Hold_fdre_C_D)         0.025    -0.260    design_1_i/top_0/U0/cnt_dis/screen_value_reg[27]
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/animation/VUT_LOGO_reg[45]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/animation/screen_buffer_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.128ns (48.939%)  route 0.134ns (51.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.689    -0.493    design_1_i/top_0/U0/animation/clk
    SLICE_X103Y107       FDSE                                         r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y107       FDSE (Prop_fdse_C_Q)         0.128    -0.365 r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[45]/Q
                         net (fo=2, routed)           0.134    -0.232    design_1_i/top_0/U0/animation/VUT_LOGO[45]
    SLICE_X103Y108       FDRE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.963    -0.729    design_1_i/top_0/U0/animation/clk
    SLICE_X103Y108       FDRE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[45]/C
                         clock pessimism              0.252    -0.477    
                         clock uncertainty            0.180    -0.297    
    SLICE_X103Y108       FDRE (Hold_fdre_C_D)         0.021    -0.276    design_1_i/top_0/U0/animation/screen_buffer_reg[45]
  -------------------------------------------------------------------
                         required time                          0.276    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/animation/VUT_LOGO_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/animation/screen_buffer_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.703ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.715    -0.467    design_1_i/top_0/U0/animation/clk
    SLICE_X109Y110       FDRE                                         r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y110       FDRE (Prop_fdre_C_Q)         0.141    -0.326 r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[48]/Q
                         net (fo=2, routed)           0.170    -0.156    design_1_i/top_0/U0/animation/VUT_LOGO[48]
    SLICE_X109Y111       FDRE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.989    -0.703    design_1_i/top_0/U0/animation/clk
    SLICE_X109Y111       FDRE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[48]/C
                         clock pessimism              0.252    -0.451    
                         clock uncertainty            0.180    -0.271    
    SLICE_X109Y111       FDRE (Hold_fdre_C_D)         0.070    -0.201    design_1_i/top_0/U0/animation/screen_buffer_reg[48]
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.045    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       33.930ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.930ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.727ns  (logic 0.704ns (12.294%)  route 5.023ns (87.706%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.236ns = ( 38.764 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.866    -0.767    design_1_i/top_0/U0/clk
    SLICE_X110Y99        FDRE                                         r  design_1_i/top_0/U0/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y99        FDRE (Prop_fdre_C_Q)         0.456    -0.311 f  design_1_i/top_0/U0/cnt_reg[4]/Q
                         net (fo=3, routed)           1.488     1.178    design_1_i/top_0/U0/cnt[4]
    SLICE_X111Y100       LUT4 (Prop_lut4_I1_O)        0.124     1.302 f  design_1_i/top_0/U0/srow[7]_i_4/O
                         net (fo=1, routed)           0.469     1.771    design_1_i/top_0/U0/srow[7]_i_4_n_0
    SLICE_X111Y100       LUT4 (Prop_lut4_I1_O)        0.124     1.895 r  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=102, routed)         3.065     4.960    design_1_i/top_0/U0/display_buffer
    SLICE_X112Y109       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.858    38.764    design_1_i/top_0/U0/clk
    SLICE_X112Y109       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[0]/C
                         clock pessimism              0.476    39.239    
                         clock uncertainty           -0.180    39.059    
    SLICE_X112Y109       FDSE (Setup_fdse_C_CE)      -0.169    38.890    design_1_i/top_0/U0/display_buffer_reg[0]
  -------------------------------------------------------------------
                         required time                         38.890    
                         arrival time                          -4.960    
  -------------------------------------------------------------------
                         slack                                 33.930    

Slack (MET) :             33.930ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[39]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.727ns  (logic 0.704ns (12.294%)  route 5.023ns (87.706%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.236ns = ( 38.764 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.866    -0.767    design_1_i/top_0/U0/clk
    SLICE_X110Y99        FDRE                                         r  design_1_i/top_0/U0/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y99        FDRE (Prop_fdre_C_Q)         0.456    -0.311 f  design_1_i/top_0/U0/cnt_reg[4]/Q
                         net (fo=3, routed)           1.488     1.178    design_1_i/top_0/U0/cnt[4]
    SLICE_X111Y100       LUT4 (Prop_lut4_I1_O)        0.124     1.302 f  design_1_i/top_0/U0/srow[7]_i_4/O
                         net (fo=1, routed)           0.469     1.771    design_1_i/top_0/U0/srow[7]_i_4_n_0
    SLICE_X111Y100       LUT4 (Prop_lut4_I1_O)        0.124     1.895 r  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=102, routed)         3.065     4.960    design_1_i/top_0/U0/display_buffer
    SLICE_X112Y109       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[39]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.858    38.764    design_1_i/top_0/U0/clk
    SLICE_X112Y109       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[39]/C
                         clock pessimism              0.476    39.239    
                         clock uncertainty           -0.180    39.059    
    SLICE_X112Y109       FDSE (Setup_fdse_C_CE)      -0.169    38.890    design_1_i/top_0/U0/display_buffer_reg[39]
  -------------------------------------------------------------------
                         required time                         38.890    
                         arrival time                          -4.960    
  -------------------------------------------------------------------
                         slack                                 33.930    

Slack (MET) :             34.057ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[16]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.564ns  (logic 0.704ns (12.653%)  route 4.860ns (87.347%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.236ns = ( 38.764 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.866    -0.767    design_1_i/top_0/U0/clk
    SLICE_X110Y99        FDRE                                         r  design_1_i/top_0/U0/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y99        FDRE (Prop_fdre_C_Q)         0.456    -0.311 f  design_1_i/top_0/U0/cnt_reg[4]/Q
                         net (fo=3, routed)           1.488     1.178    design_1_i/top_0/U0/cnt[4]
    SLICE_X111Y100       LUT4 (Prop_lut4_I1_O)        0.124     1.302 f  design_1_i/top_0/U0/srow[7]_i_4/O
                         net (fo=1, routed)           0.469     1.771    design_1_i/top_0/U0/srow[7]_i_4_n_0
    SLICE_X111Y100       LUT4 (Prop_lut4_I1_O)        0.124     1.895 r  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=102, routed)         2.902     4.797    design_1_i/top_0/U0/display_buffer
    SLICE_X110Y110       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.858    38.764    design_1_i/top_0/U0/clk
    SLICE_X110Y110       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[16]/C
                         clock pessimism              0.476    39.239    
                         clock uncertainty           -0.180    39.059    
    SLICE_X110Y110       FDSE (Setup_fdse_C_CE)      -0.205    38.854    design_1_i/top_0/U0/display_buffer_reg[16]
  -------------------------------------------------------------------
                         required time                         38.854    
                         arrival time                          -4.797    
  -------------------------------------------------------------------
                         slack                                 34.057    

Slack (MET) :             34.057ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[24]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.564ns  (logic 0.704ns (12.653%)  route 4.860ns (87.347%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.236ns = ( 38.764 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.866    -0.767    design_1_i/top_0/U0/clk
    SLICE_X110Y99        FDRE                                         r  design_1_i/top_0/U0/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y99        FDRE (Prop_fdre_C_Q)         0.456    -0.311 f  design_1_i/top_0/U0/cnt_reg[4]/Q
                         net (fo=3, routed)           1.488     1.178    design_1_i/top_0/U0/cnt[4]
    SLICE_X111Y100       LUT4 (Prop_lut4_I1_O)        0.124     1.302 f  design_1_i/top_0/U0/srow[7]_i_4/O
                         net (fo=1, routed)           0.469     1.771    design_1_i/top_0/U0/srow[7]_i_4_n_0
    SLICE_X111Y100       LUT4 (Prop_lut4_I1_O)        0.124     1.895 r  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=102, routed)         2.902     4.797    design_1_i/top_0/U0/display_buffer
    SLICE_X110Y110       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.858    38.764    design_1_i/top_0/U0/clk
    SLICE_X110Y110       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[24]/C
                         clock pessimism              0.476    39.239    
                         clock uncertainty           -0.180    39.059    
    SLICE_X110Y110       FDSE (Setup_fdse_C_CE)      -0.205    38.854    design_1_i/top_0/U0/display_buffer_reg[24]
  -------------------------------------------------------------------
                         required time                         38.854    
                         arrival time                          -4.797    
  -------------------------------------------------------------------
                         slack                                 34.057    

Slack (MET) :             34.057ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[8]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.564ns  (logic 0.704ns (12.653%)  route 4.860ns (87.347%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.236ns = ( 38.764 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.866    -0.767    design_1_i/top_0/U0/clk
    SLICE_X110Y99        FDRE                                         r  design_1_i/top_0/U0/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y99        FDRE (Prop_fdre_C_Q)         0.456    -0.311 f  design_1_i/top_0/U0/cnt_reg[4]/Q
                         net (fo=3, routed)           1.488     1.178    design_1_i/top_0/U0/cnt[4]
    SLICE_X111Y100       LUT4 (Prop_lut4_I1_O)        0.124     1.302 f  design_1_i/top_0/U0/srow[7]_i_4/O
                         net (fo=1, routed)           0.469     1.771    design_1_i/top_0/U0/srow[7]_i_4_n_0
    SLICE_X111Y100       LUT4 (Prop_lut4_I1_O)        0.124     1.895 r  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=102, routed)         2.902     4.797    design_1_i/top_0/U0/display_buffer
    SLICE_X110Y110       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.858    38.764    design_1_i/top_0/U0/clk
    SLICE_X110Y110       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[8]/C
                         clock pessimism              0.476    39.239    
                         clock uncertainty           -0.180    39.059    
    SLICE_X110Y110       FDSE (Setup_fdse_C_CE)      -0.205    38.854    design_1_i/top_0/U0/display_buffer_reg[8]
  -------------------------------------------------------------------
                         required time                         38.854    
                         arrival time                          -4.797    
  -------------------------------------------------------------------
                         slack                                 34.057    

Slack (MET) :             34.146ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/anim_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/animation/VUT_LOGO_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.228ns  (logic 0.927ns (17.733%)  route 4.301ns (82.267%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.239ns = ( 38.761 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.057    -0.576    design_1_i/top_0/U0/clk
    SLICE_X111Y106       FDRE                                         r  design_1_i/top_0/U0/anim_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y106       FDRE (Prop_fdre_C_Q)         0.456    -0.120 r  design_1_i/top_0/U0/anim_mode_reg/Q
                         net (fo=3, routed)           0.854     0.735    design_1_i/top_0/U0/animation/anim_mode
    SLICE_X108Y106       LUT3 (Prop_lut3_I2_O)        0.150     0.885 r  design_1_i/top_0/U0/animation/VUT_LOGO[63]_i_4/O
                         net (fo=37, routed)          1.639     2.523    design_1_i/top_0/U0/animation/VUT_LOGO[63]_i_4_n_0
    SLICE_X102Y109       LUT5 (Prop_lut5_I3_O)        0.321     2.844 r  design_1_i/top_0/U0/animation/VUT_LOGO[63]_i_2/O
                         net (fo=23, routed)          1.807     4.652    design_1_i/top_0/U0/animation/VUT_LOGO[63]_i_2_n_0
    SLICE_X108Y110       FDRE                                         r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.855    38.761    design_1_i/top_0/U0/animation/clk
    SLICE_X108Y110       FDRE                                         r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[0]/C
                         clock pessimism              0.593    39.354    
                         clock uncertainty           -0.180    39.174    
    SLICE_X108Y110       FDRE (Setup_fdre_C_CE)      -0.376    38.798    design_1_i/top_0/U0/animation/VUT_LOGO_reg[0]
  -------------------------------------------------------------------
                         required time                         38.798    
                         arrival time                          -4.652    
  -------------------------------------------------------------------
                         slack                                 34.146    

Slack (MET) :             34.146ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/anim_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/animation/VUT_LOGO_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.228ns  (logic 0.927ns (17.733%)  route 4.301ns (82.267%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.239ns = ( 38.761 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.057    -0.576    design_1_i/top_0/U0/clk
    SLICE_X111Y106       FDRE                                         r  design_1_i/top_0/U0/anim_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y106       FDRE (Prop_fdre_C_Q)         0.456    -0.120 r  design_1_i/top_0/U0/anim_mode_reg/Q
                         net (fo=3, routed)           0.854     0.735    design_1_i/top_0/U0/animation/anim_mode
    SLICE_X108Y106       LUT3 (Prop_lut3_I2_O)        0.150     0.885 r  design_1_i/top_0/U0/animation/VUT_LOGO[63]_i_4/O
                         net (fo=37, routed)          1.639     2.523    design_1_i/top_0/U0/animation/VUT_LOGO[63]_i_4_n_0
    SLICE_X102Y109       LUT5 (Prop_lut5_I3_O)        0.321     2.844 r  design_1_i/top_0/U0/animation/VUT_LOGO[63]_i_2/O
                         net (fo=23, routed)          1.807     4.652    design_1_i/top_0/U0/animation/VUT_LOGO[63]_i_2_n_0
    SLICE_X108Y110       FDRE                                         r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.855    38.761    design_1_i/top_0/U0/animation/clk
    SLICE_X108Y110       FDRE                                         r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[19]/C
                         clock pessimism              0.593    39.354    
                         clock uncertainty           -0.180    39.174    
    SLICE_X108Y110       FDRE (Setup_fdre_C_CE)      -0.376    38.798    design_1_i/top_0/U0/animation/VUT_LOGO_reg[19]
  -------------------------------------------------------------------
                         required time                         38.798    
                         arrival time                          -4.652    
  -------------------------------------------------------------------
                         slack                                 34.146    

Slack (MET) :             34.195ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[15]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.423ns  (logic 0.704ns (12.983%)  route 4.719ns (87.017%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.239ns = ( 38.761 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.866    -0.767    design_1_i/top_0/U0/clk
    SLICE_X110Y99        FDRE                                         r  design_1_i/top_0/U0/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y99        FDRE (Prop_fdre_C_Q)         0.456    -0.311 f  design_1_i/top_0/U0/cnt_reg[4]/Q
                         net (fo=3, routed)           1.488     1.178    design_1_i/top_0/U0/cnt[4]
    SLICE_X111Y100       LUT4 (Prop_lut4_I1_O)        0.124     1.302 f  design_1_i/top_0/U0/srow[7]_i_4/O
                         net (fo=1, routed)           0.469     1.771    design_1_i/top_0/U0/srow[7]_i_4_n_0
    SLICE_X111Y100       LUT4 (Prop_lut4_I1_O)        0.124     1.895 r  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=102, routed)         2.761     4.656    design_1_i/top_0/U0/display_buffer
    SLICE_X109Y109       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.855    38.761    design_1_i/top_0/U0/clk
    SLICE_X109Y109       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[15]/C
                         clock pessimism              0.476    39.236    
                         clock uncertainty           -0.180    39.056    
    SLICE_X109Y109       FDSE (Setup_fdse_C_CE)      -0.205    38.851    design_1_i/top_0/U0/display_buffer_reg[15]
  -------------------------------------------------------------------
                         required time                         38.851    
                         arrival time                          -4.656    
  -------------------------------------------------------------------
                         slack                                 34.195    

Slack (MET) :             34.195ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[19]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.423ns  (logic 0.704ns (12.983%)  route 4.719ns (87.017%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.239ns = ( 38.761 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.866    -0.767    design_1_i/top_0/U0/clk
    SLICE_X110Y99        FDRE                                         r  design_1_i/top_0/U0/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y99        FDRE (Prop_fdre_C_Q)         0.456    -0.311 f  design_1_i/top_0/U0/cnt_reg[4]/Q
                         net (fo=3, routed)           1.488     1.178    design_1_i/top_0/U0/cnt[4]
    SLICE_X111Y100       LUT4 (Prop_lut4_I1_O)        0.124     1.302 f  design_1_i/top_0/U0/srow[7]_i_4/O
                         net (fo=1, routed)           0.469     1.771    design_1_i/top_0/U0/srow[7]_i_4_n_0
    SLICE_X111Y100       LUT4 (Prop_lut4_I1_O)        0.124     1.895 r  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=102, routed)         2.761     4.656    design_1_i/top_0/U0/display_buffer
    SLICE_X109Y109       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.855    38.761    design_1_i/top_0/U0/clk
    SLICE_X109Y109       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[19]/C
                         clock pessimism              0.476    39.236    
                         clock uncertainty           -0.180    39.056    
    SLICE_X109Y109       FDSE (Setup_fdse_C_CE)      -0.205    38.851    design_1_i/top_0/U0/display_buffer_reg[19]
  -------------------------------------------------------------------
                         required time                         38.851    
                         arrival time                          -4.656    
  -------------------------------------------------------------------
                         slack                                 34.195    

Slack (MET) :             34.195ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[23]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.423ns  (logic 0.704ns (12.983%)  route 4.719ns (87.017%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.239ns = ( 38.761 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.767ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.866    -0.767    design_1_i/top_0/U0/clk
    SLICE_X110Y99        FDRE                                         r  design_1_i/top_0/U0/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y99        FDRE (Prop_fdre_C_Q)         0.456    -0.311 f  design_1_i/top_0/U0/cnt_reg[4]/Q
                         net (fo=3, routed)           1.488     1.178    design_1_i/top_0/U0/cnt[4]
    SLICE_X111Y100       LUT4 (Prop_lut4_I1_O)        0.124     1.302 f  design_1_i/top_0/U0/srow[7]_i_4/O
                         net (fo=1, routed)           0.469     1.771    design_1_i/top_0/U0/srow[7]_i_4_n_0
    SLICE_X111Y100       LUT4 (Prop_lut4_I1_O)        0.124     1.895 r  design_1_i/top_0/U0/srow[7]_i_2/O
                         net (fo=102, routed)         2.761     4.656    design_1_i/top_0/U0/display_buffer
    SLICE_X109Y109       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.855    38.761    design_1_i/top_0/U0/clk
    SLICE_X109Y109       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[23]/C
                         clock pessimism              0.476    39.236    
                         clock uncertainty           -0.180    39.056    
    SLICE_X109Y109       FDSE (Setup_fdse_C_CE)      -0.205    38.851    design_1_i/top_0/U0/display_buffer_reg[23]
  -------------------------------------------------------------------
                         required time                         38.851    
                         arrival time                          -4.656    
  -------------------------------------------------------------------
                         slack                                 34.195    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/animation/screen_buffer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.012%)  route 0.140ns (42.988%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.689    -0.493    design_1_i/top_0/U0/animation/clk
    SLICE_X103Y108       FDRE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y108       FDRE (Prop_fdre_C_Q)         0.141    -0.352 r  design_1_i/top_0/U0/animation/screen_buffer_reg[3]/Q
                         net (fo=1, routed)           0.140    -0.212    design_1_i/top_0/U0/animation/screen_buffer[3]
    SLICE_X105Y107       LUT5 (Prop_lut5_I4_O)        0.045    -0.167 r  design_1_i/top_0/U0/animation/display_buffer[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.167    design_1_i/top_0/U0/animation_n_3
    SLICE_X105Y107       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.964    -0.728    design_1_i/top_0/U0/clk
    SLICE_X105Y107       FDSE                                         r  design_1_i/top_0/U0/display_buffer_reg[3]/C
                         clock pessimism              0.272    -0.456    
                         clock uncertainty            0.180    -0.276    
    SLICE_X105Y107       FDSE (Hold_fdse_C_D)         0.092    -0.184    design_1_i/top_0/U0/display_buffer_reg[3]
  -------------------------------------------------------------------
                         required time                          0.184    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/animation/VUT_LOGO_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/animation/screen_buffer_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.305%)  route 0.127ns (43.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.689    -0.493    design_1_i/top_0/U0/animation/clk
    SLICE_X102Y108       FDRE                                         r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y108       FDRE (Prop_fdre_C_Q)         0.164    -0.329 r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[60]/Q
                         net (fo=2, routed)           0.127    -0.202    design_1_i/top_0/U0/animation/VUT_LOGO[60]
    SLICE_X103Y108       FDRE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.963    -0.729    design_1_i/top_0/U0/animation/clk
    SLICE_X103Y108       FDRE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[60]/C
                         clock pessimism              0.249    -0.480    
                         clock uncertainty            0.180    -0.300    
    SLICE_X103Y108       FDRE (Hold_fdre_C_D)         0.076    -0.224    design_1_i/top_0/U0/animation/screen_buffer_reg[60]
  -------------------------------------------------------------------
                         required time                          0.224    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/animation/VUT_LOGO_reg[43]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/animation/screen_buffer_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.570%)  route 0.168ns (54.430%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.717    -0.465    design_1_i/top_0/U0/animation/clk
    SLICE_X107Y106       FDRE                                         r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[43]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y106       FDRE (Prop_fdre_C_Q)         0.141    -0.324 r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[43]/Q
                         net (fo=2, routed)           0.168    -0.156    design_1_i/top_0/U0/animation/VUT_LOGO[43]
    SLICE_X108Y106       FDRE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.991    -0.701    design_1_i/top_0/U0/animation/clk
    SLICE_X108Y106       FDRE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[43]/C
                         clock pessimism              0.252    -0.449    
                         clock uncertainty            0.180    -0.269    
    SLICE_X108Y106       FDRE (Hold_fdre_C_D)         0.076    -0.193    design_1_i/top_0/U0/animation/screen_buffer_reg[43]
  -------------------------------------------------------------------
                         required time                          0.193    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/animation/VUT_LOGO_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/animation/screen_buffer_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.121%)  route 0.123ns (42.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.717    -0.465    design_1_i/top_0/U0/animation/clk
    SLICE_X108Y105       FDRE                                         r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y105       FDRE (Prop_fdre_C_Q)         0.164    -0.301 r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[47]/Q
                         net (fo=2, routed)           0.123    -0.178    design_1_i/top_0/U0/animation/VUT_LOGO[47]
    SLICE_X108Y106       FDRE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.991    -0.701    design_1_i/top_0/U0/animation/clk
    SLICE_X108Y106       FDRE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[47]/C
                         clock pessimism              0.252    -0.449    
                         clock uncertainty            0.180    -0.269    
    SLICE_X108Y106       FDRE (Hold_fdre_C_D)         0.053    -0.216    design_1_i/top_0/U0/animation/screen_buffer_reg[47]
  -------------------------------------------------------------------
                         required time                          0.216    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/animation/VUT_LOGO_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/animation/screen_buffer_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.103%)  route 0.179ns (55.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.690    -0.492    design_1_i/top_0/U0/animation/clk
    SLICE_X103Y106       FDRE                                         r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y106       FDRE (Prop_fdre_C_Q)         0.141    -0.351 r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[27]/Q
                         net (fo=2, routed)           0.179    -0.173    design_1_i/top_0/U0/animation/VUT_LOGO[27]
    SLICE_X104Y106       FDRE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.965    -0.727    design_1_i/top_0/U0/animation/clk
    SLICE_X104Y106       FDRE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[27]/C
                         clock pessimism              0.272    -0.455    
                         clock uncertainty            0.180    -0.275    
    SLICE_X104Y106       FDRE (Hold_fdre_C_D)         0.063    -0.212    design_1_i/top_0/U0/animation/screen_buffer_reg[27]
  -------------------------------------------------------------------
                         required time                          0.212    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/animation/VUT_LOGO_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/animation/screen_buffer_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.514%)  route 0.116ns (41.486%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.689    -0.493    design_1_i/top_0/U0/animation/clk
    SLICE_X102Y108       FDRE                                         r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y108       FDRE (Prop_fdre_C_Q)         0.164    -0.329 r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[26]/Q
                         net (fo=2, routed)           0.116    -0.213    design_1_i/top_0/U0/animation/VUT_LOGO[26]
    SLICE_X103Y108       FDRE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.963    -0.729    design_1_i/top_0/U0/animation/clk
    SLICE_X103Y108       FDRE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[26]/C
                         clock pessimism              0.249    -0.480    
                         clock uncertainty            0.180    -0.300    
    SLICE_X103Y108       FDRE (Hold_fdre_C_D)         0.046    -0.254    design_1_i/top_0/U0/animation/screen_buffer_reg[26]
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/animation/screen_buffer_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/display_buffer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.636%)  route 0.142ns (43.364%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.716    -0.466    design_1_i/top_0/U0/animation/clk
    SLICE_X107Y109       FDSE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y109       FDSE (Prop_fdse_C_Q)         0.141    -0.325 r  design_1_i/top_0/U0/animation/screen_buffer_reg[10]/Q
                         net (fo=1, routed)           0.142    -0.183    design_1_i/top_0/U0/animation/screen_buffer[10]
    SLICE_X107Y107       LUT4 (Prop_lut4_I0_O)        0.045    -0.138 r  design_1_i/top_0/U0/animation/display_buffer[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.138    design_1_i/top_0/U0/animation_n_35
    SLICE_X107Y107       FDRE                                         r  design_1_i/top_0/U0/display_buffer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.990    -0.702    design_1_i/top_0/U0/clk
    SLICE_X107Y107       FDRE                                         r  design_1_i/top_0/U0/display_buffer_reg[10]/C
                         clock pessimism              0.252    -0.450    
                         clock uncertainty            0.180    -0.270    
    SLICE_X107Y107       FDRE (Hold_fdre_C_D)         0.091    -0.179    design_1_i/top_0/U0/display_buffer_reg[10]
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis/second_value_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/screen_value_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.710%)  route 0.120ns (48.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.717    -0.465    design_1_i/top_0/U0/cnt_dis/clk
    SLICE_X107Y105       FDRE                                         r  design_1_i/top_0/U0/cnt_dis/second_value_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y105       FDRE (Prop_fdre_C_Q)         0.128    -0.337 r  design_1_i/top_0/U0/cnt_dis/second_value_reg[19]/Q
                         net (fo=1, routed)           0.120    -0.218    design_1_i/top_0/U0/cnt_dis/second_value[19]
    SLICE_X107Y105       FDRE                                         r  design_1_i/top_0/U0/cnt_dis/screen_value_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.991    -0.701    design_1_i/top_0/U0/cnt_dis/clk
    SLICE_X107Y105       FDRE                                         r  design_1_i/top_0/U0/cnt_dis/screen_value_reg[27]/C
                         clock pessimism              0.236    -0.465    
                         clock uncertainty            0.180    -0.285    
    SLICE_X107Y105       FDRE (Hold_fdre_C_D)         0.025    -0.260    design_1_i/top_0/U0/cnt_dis/screen_value_reg[27]
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/animation/VUT_LOGO_reg[45]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/animation/screen_buffer_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.128ns (48.939%)  route 0.134ns (51.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.689    -0.493    design_1_i/top_0/U0/animation/clk
    SLICE_X103Y107       FDSE                                         r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y107       FDSE (Prop_fdse_C_Q)         0.128    -0.365 r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[45]/Q
                         net (fo=2, routed)           0.134    -0.232    design_1_i/top_0/U0/animation/VUT_LOGO[45]
    SLICE_X103Y108       FDRE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.963    -0.729    design_1_i/top_0/U0/animation/clk
    SLICE_X103Y108       FDRE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[45]/C
                         clock pessimism              0.252    -0.477    
                         clock uncertainty            0.180    -0.297    
    SLICE_X103Y108       FDRE (Hold_fdre_C_D)         0.021    -0.276    design_1_i/top_0/U0/animation/screen_buffer_reg[45]
  -------------------------------------------------------------------
                         required time                          0.276    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/animation/VUT_LOGO_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/animation/screen_buffer_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.703ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.715    -0.467    design_1_i/top_0/U0/animation/clk
    SLICE_X109Y110       FDRE                                         r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y110       FDRE (Prop_fdre_C_Q)         0.141    -0.326 r  design_1_i/top_0/U0/animation/VUT_LOGO_reg[48]/Q
                         net (fo=2, routed)           0.170    -0.156    design_1_i/top_0/U0/animation/VUT_LOGO[48]
    SLICE_X109Y111       FDRE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.989    -0.703    design_1_i/top_0/U0/animation/clk
    SLICE_X109Y111       FDRE                                         r  design_1_i/top_0/U0/animation/screen_buffer_reg[48]/C
                         clock pessimism              0.252    -0.451    
                         clock uncertainty            0.180    -0.271    
    SLICE_X109Y111       FDRE (Hold_fdre_C_D)         0.070    -0.201    design_1_i/top_0/U0/animation/screen_buffer_reg[48]
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.045    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       38.424ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.346ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.424ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.965ns  (logic 0.456ns (47.246%)  route 0.509ns (52.754%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.234ns = ( 38.766 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.057    -0.576    design_1_i/top_0/U0/clk
    SLICE_X111Y106       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y106       FDRE (Prop_fdre_C_Q)         0.456    -0.120 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.509     0.390    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X110Y103       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.860    38.766    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X110Y103       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]/C
                         clock pessimism              0.633    39.399    
                         clock uncertainty           -0.180    39.219    
    SLICE_X110Y103       FDCE (Recov_fdce_C_CLR)     -0.405    38.814    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]
  -------------------------------------------------------------------
                         required time                         38.814    
                         arrival time                          -0.390    
  -------------------------------------------------------------------
                         slack                                 38.424    

Slack (MET) :             38.424ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.965ns  (logic 0.456ns (47.246%)  route 0.509ns (52.754%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.234ns = ( 38.766 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.057    -0.576    design_1_i/top_0/U0/clk
    SLICE_X111Y106       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y106       FDRE (Prop_fdre_C_Q)         0.456    -0.120 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.509     0.390    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X110Y103       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.860    38.766    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X110Y103       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]/C
                         clock pessimism              0.633    39.399    
                         clock uncertainty           -0.180    39.219    
    SLICE_X110Y103       FDCE (Recov_fdce_C_CLR)     -0.405    38.814    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]
  -------------------------------------------------------------------
                         required time                         38.814    
                         arrival time                          -0.390    
  -------------------------------------------------------------------
                         slack                                 38.424    

Slack (MET) :             38.424ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.965ns  (logic 0.456ns (47.246%)  route 0.509ns (52.754%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.234ns = ( 38.766 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.057    -0.576    design_1_i/top_0/U0/clk
    SLICE_X111Y106       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y106       FDRE (Prop_fdre_C_Q)         0.456    -0.120 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.509     0.390    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X110Y103       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.860    38.766    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X110Y103       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]/C
                         clock pessimism              0.633    39.399    
                         clock uncertainty           -0.180    39.219    
    SLICE_X110Y103       FDCE (Recov_fdce_C_CLR)     -0.405    38.814    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]
  -------------------------------------------------------------------
                         required time                         38.814    
                         arrival time                          -0.390    
  -------------------------------------------------------------------
                         slack                                 38.424    

Slack (MET) :             38.424ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.965ns  (logic 0.456ns (47.246%)  route 0.509ns (52.754%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.234ns = ( 38.766 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.057    -0.576    design_1_i/top_0/U0/clk
    SLICE_X111Y106       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y106       FDRE (Prop_fdre_C_Q)         0.456    -0.120 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.509     0.390    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X110Y103       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.860    38.766    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X110Y103       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]/C
                         clock pessimism              0.633    39.399    
                         clock uncertainty           -0.180    39.219    
    SLICE_X110Y103       FDCE (Recov_fdce_C_CLR)     -0.405    38.814    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]
  -------------------------------------------------------------------
                         required time                         38.814    
                         arrival time                          -0.390    
  -------------------------------------------------------------------
                         slack                                 38.424    

Slack (MET) :             38.573ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.456ns (55.831%)  route 0.361ns (44.169%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.234ns = ( 38.766 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.057    -0.576    design_1_i/top_0/U0/clk
    SLICE_X111Y106       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y106       FDRE (Prop_fdre_C_Q)         0.456    -0.120 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.361     0.241    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X111Y105       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.860    38.766    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X111Y105       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]/C
                         clock pessimism              0.633    39.399    
                         clock uncertainty           -0.180    39.219    
    SLICE_X111Y105       FDCE (Recov_fdce_C_CLR)     -0.405    38.814    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]
  -------------------------------------------------------------------
                         required time                         38.814    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                 38.573    

Slack (MET) :             38.573ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.456ns (55.831%)  route 0.361ns (44.169%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.234ns = ( 38.766 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.057    -0.576    design_1_i/top_0/U0/clk
    SLICE_X111Y106       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y106       FDRE (Prop_fdre_C_Q)         0.456    -0.120 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.361     0.241    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X111Y105       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.860    38.766    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X111Y105       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]/C
                         clock pessimism              0.633    39.399    
                         clock uncertainty           -0.180    39.219    
    SLICE_X111Y105       FDCE (Recov_fdce_C_CLR)     -0.405    38.814    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]
  -------------------------------------------------------------------
                         required time                         38.814    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                 38.573    

Slack (MET) :             38.573ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.456ns (55.831%)  route 0.361ns (44.169%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.234ns = ( 38.766 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.057    -0.576    design_1_i/top_0/U0/clk
    SLICE_X111Y106       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y106       FDRE (Prop_fdre_C_Q)         0.456    -0.120 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.361     0.241    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X111Y105       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.860    38.766    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X111Y105       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]/C
                         clock pessimism              0.633    39.399    
                         clock uncertainty           -0.180    39.219    
    SLICE_X111Y105       FDCE (Recov_fdce_C_CLR)     -0.405    38.814    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]
  -------------------------------------------------------------------
                         required time                         38.814    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                 38.573    

Slack (MET) :             38.573ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.456ns (55.831%)  route 0.361ns (44.169%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.234ns = ( 38.766 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.057    -0.576    design_1_i/top_0/U0/clk
    SLICE_X111Y106       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y106       FDRE (Prop_fdre_C_Q)         0.456    -0.120 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.361     0.241    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X111Y105       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.860    38.766    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X111Y105       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]/C
                         clock pessimism              0.633    39.399    
                         clock uncertainty           -0.180    39.219    
    SLICE_X111Y105       FDCE (Recov_fdce_C_CLR)     -0.405    38.814    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]
  -------------------------------------------------------------------
                         required time                         38.814    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                 38.573    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.272%)  route 0.129ns (47.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.698ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.718    -0.464    design_1_i/top_0/U0/clk
    SLICE_X111Y106       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y106       FDRE (Prop_fdre_C_Q)         0.141    -0.323 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.129    -0.195    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X111Y105       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.994    -0.698    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X111Y105       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]/C
                         clock pessimism              0.250    -0.448    
    SLICE_X111Y105       FDCE (Remov_fdce_C_CLR)     -0.092    -0.540    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.272%)  route 0.129ns (47.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.698ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.718    -0.464    design_1_i/top_0/U0/clk
    SLICE_X111Y106       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y106       FDRE (Prop_fdre_C_Q)         0.141    -0.323 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.129    -0.195    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X111Y105       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.994    -0.698    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X111Y105       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]/C
                         clock pessimism              0.250    -0.448    
    SLICE_X111Y105       FDCE (Remov_fdce_C_CLR)     -0.092    -0.540    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.272%)  route 0.129ns (47.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.698ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.718    -0.464    design_1_i/top_0/U0/clk
    SLICE_X111Y106       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y106       FDRE (Prop_fdre_C_Q)         0.141    -0.323 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.129    -0.195    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X111Y105       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.994    -0.698    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X111Y105       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]/C
                         clock pessimism              0.250    -0.448    
    SLICE_X111Y105       FDCE (Remov_fdce_C_CLR)     -0.092    -0.540    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.272%)  route 0.129ns (47.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.698ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.718    -0.464    design_1_i/top_0/U0/clk
    SLICE_X111Y106       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y106       FDRE (Prop_fdre_C_Q)         0.141    -0.323 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.129    -0.195    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X111Y105       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.994    -0.698    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X111Y105       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]/C
                         clock pessimism              0.250    -0.448    
    SLICE_X111Y105       FDCE (Remov_fdce_C_CLR)     -0.092    -0.540    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.194%)  route 0.193ns (57.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.698ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.718    -0.464    design_1_i/top_0/U0/clk
    SLICE_X111Y106       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y106       FDRE (Prop_fdre_C_Q)         0.141    -0.323 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.193    -0.130    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X110Y103       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.994    -0.698    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X110Y103       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]/C
                         clock pessimism              0.250    -0.448    
    SLICE_X110Y103       FDCE (Remov_fdce_C_CLR)     -0.092    -0.540    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.194%)  route 0.193ns (57.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.698ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.718    -0.464    design_1_i/top_0/U0/clk
    SLICE_X111Y106       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y106       FDRE (Prop_fdre_C_Q)         0.141    -0.323 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.193    -0.130    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X110Y103       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.994    -0.698    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X110Y103       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]/C
                         clock pessimism              0.250    -0.448    
    SLICE_X110Y103       FDCE (Remov_fdce_C_CLR)     -0.092    -0.540    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.194%)  route 0.193ns (57.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.698ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.718    -0.464    design_1_i/top_0/U0/clk
    SLICE_X111Y106       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y106       FDRE (Prop_fdre_C_Q)         0.141    -0.323 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.193    -0.130    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X110Y103       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.994    -0.698    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X110Y103       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]/C
                         clock pessimism              0.250    -0.448    
    SLICE_X110Y103       FDCE (Remov_fdce_C_CLR)     -0.092    -0.540    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.194%)  route 0.193ns (57.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.698ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.718    -0.464    design_1_i/top_0/U0/clk
    SLICE_X111Y106       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y106       FDRE (Prop_fdre_C_Q)         0.141    -0.323 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.193    -0.130    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X110Y103       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.994    -0.698    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X110Y103       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]/C
                         clock pessimism              0.250    -0.448    
    SLICE_X110Y103       FDCE (Remov_fdce_C_CLR)     -0.092    -0.540    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.410    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       38.424ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.424ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.965ns  (logic 0.456ns (47.246%)  route 0.509ns (52.754%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.234ns = ( 38.766 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.057    -0.576    design_1_i/top_0/U0/clk
    SLICE_X111Y106       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y106       FDRE (Prop_fdre_C_Q)         0.456    -0.120 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.509     0.390    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X110Y103       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.860    38.766    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X110Y103       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]/C
                         clock pessimism              0.633    39.399    
                         clock uncertainty           -0.180    39.219    
    SLICE_X110Y103       FDCE (Recov_fdce_C_CLR)     -0.405    38.814    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]
  -------------------------------------------------------------------
                         required time                         38.814    
                         arrival time                          -0.390    
  -------------------------------------------------------------------
                         slack                                 38.424    

Slack (MET) :             38.424ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.965ns  (logic 0.456ns (47.246%)  route 0.509ns (52.754%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.234ns = ( 38.766 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.057    -0.576    design_1_i/top_0/U0/clk
    SLICE_X111Y106       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y106       FDRE (Prop_fdre_C_Q)         0.456    -0.120 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.509     0.390    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X110Y103       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.860    38.766    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X110Y103       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]/C
                         clock pessimism              0.633    39.399    
                         clock uncertainty           -0.180    39.219    
    SLICE_X110Y103       FDCE (Recov_fdce_C_CLR)     -0.405    38.814    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]
  -------------------------------------------------------------------
                         required time                         38.814    
                         arrival time                          -0.390    
  -------------------------------------------------------------------
                         slack                                 38.424    

Slack (MET) :             38.424ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.965ns  (logic 0.456ns (47.246%)  route 0.509ns (52.754%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.234ns = ( 38.766 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.057    -0.576    design_1_i/top_0/U0/clk
    SLICE_X111Y106       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y106       FDRE (Prop_fdre_C_Q)         0.456    -0.120 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.509     0.390    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X110Y103       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.860    38.766    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X110Y103       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]/C
                         clock pessimism              0.633    39.399    
                         clock uncertainty           -0.180    39.219    
    SLICE_X110Y103       FDCE (Recov_fdce_C_CLR)     -0.405    38.814    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]
  -------------------------------------------------------------------
                         required time                         38.814    
                         arrival time                          -0.390    
  -------------------------------------------------------------------
                         slack                                 38.424    

Slack (MET) :             38.424ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.965ns  (logic 0.456ns (47.246%)  route 0.509ns (52.754%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.234ns = ( 38.766 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.057    -0.576    design_1_i/top_0/U0/clk
    SLICE_X111Y106       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y106       FDRE (Prop_fdre_C_Q)         0.456    -0.120 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.509     0.390    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X110Y103       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.860    38.766    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X110Y103       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]/C
                         clock pessimism              0.633    39.399    
                         clock uncertainty           -0.180    39.219    
    SLICE_X110Y103       FDCE (Recov_fdce_C_CLR)     -0.405    38.814    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]
  -------------------------------------------------------------------
                         required time                         38.814    
                         arrival time                          -0.390    
  -------------------------------------------------------------------
                         slack                                 38.424    

Slack (MET) :             38.573ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.456ns (55.831%)  route 0.361ns (44.169%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.234ns = ( 38.766 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.057    -0.576    design_1_i/top_0/U0/clk
    SLICE_X111Y106       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y106       FDRE (Prop_fdre_C_Q)         0.456    -0.120 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.361     0.241    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X111Y105       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.860    38.766    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X111Y105       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]/C
                         clock pessimism              0.633    39.399    
                         clock uncertainty           -0.180    39.219    
    SLICE_X111Y105       FDCE (Recov_fdce_C_CLR)     -0.405    38.814    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]
  -------------------------------------------------------------------
                         required time                         38.814    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                 38.573    

Slack (MET) :             38.573ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.456ns (55.831%)  route 0.361ns (44.169%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.234ns = ( 38.766 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.057    -0.576    design_1_i/top_0/U0/clk
    SLICE_X111Y106       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y106       FDRE (Prop_fdre_C_Q)         0.456    -0.120 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.361     0.241    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X111Y105       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.860    38.766    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X111Y105       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]/C
                         clock pessimism              0.633    39.399    
                         clock uncertainty           -0.180    39.219    
    SLICE_X111Y105       FDCE (Recov_fdce_C_CLR)     -0.405    38.814    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]
  -------------------------------------------------------------------
                         required time                         38.814    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                 38.573    

Slack (MET) :             38.573ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.456ns (55.831%)  route 0.361ns (44.169%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.234ns = ( 38.766 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.057    -0.576    design_1_i/top_0/U0/clk
    SLICE_X111Y106       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y106       FDRE (Prop_fdre_C_Q)         0.456    -0.120 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.361     0.241    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X111Y105       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.860    38.766    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X111Y105       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]/C
                         clock pessimism              0.633    39.399    
                         clock uncertainty           -0.180    39.219    
    SLICE_X111Y105       FDCE (Recov_fdce_C_CLR)     -0.405    38.814    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]
  -------------------------------------------------------------------
                         required time                         38.814    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                 38.573    

Slack (MET) :             38.573ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.456ns (55.831%)  route 0.361ns (44.169%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.234ns = ( 38.766 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.057    -0.576    design_1_i/top_0/U0/clk
    SLICE_X111Y106       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y106       FDRE (Prop_fdre_C_Q)         0.456    -0.120 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.361     0.241    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X111Y105       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.860    38.766    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X111Y105       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]/C
                         clock pessimism              0.633    39.399    
                         clock uncertainty           -0.180    39.219    
    SLICE_X111Y105       FDCE (Recov_fdce_C_CLR)     -0.405    38.814    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]
  -------------------------------------------------------------------
                         required time                         38.814    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                 38.573    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.272%)  route 0.129ns (47.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.698ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.718    -0.464    design_1_i/top_0/U0/clk
    SLICE_X111Y106       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y106       FDRE (Prop_fdre_C_Q)         0.141    -0.323 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.129    -0.195    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X111Y105       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.994    -0.698    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X111Y105       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]/C
                         clock pessimism              0.250    -0.448    
                         clock uncertainty            0.180    -0.268    
    SLICE_X111Y105       FDCE (Remov_fdce_C_CLR)     -0.092    -0.360    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.272%)  route 0.129ns (47.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.698ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.718    -0.464    design_1_i/top_0/U0/clk
    SLICE_X111Y106       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y106       FDRE (Prop_fdre_C_Q)         0.141    -0.323 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.129    -0.195    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X111Y105       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.994    -0.698    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X111Y105       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]/C
                         clock pessimism              0.250    -0.448    
                         clock uncertainty            0.180    -0.268    
    SLICE_X111Y105       FDCE (Remov_fdce_C_CLR)     -0.092    -0.360    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.272%)  route 0.129ns (47.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.698ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.718    -0.464    design_1_i/top_0/U0/clk
    SLICE_X111Y106       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y106       FDRE (Prop_fdre_C_Q)         0.141    -0.323 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.129    -0.195    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X111Y105       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.994    -0.698    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X111Y105       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]/C
                         clock pessimism              0.250    -0.448    
                         clock uncertainty            0.180    -0.268    
    SLICE_X111Y105       FDCE (Remov_fdce_C_CLR)     -0.092    -0.360    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.272%)  route 0.129ns (47.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.698ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.718    -0.464    design_1_i/top_0/U0/clk
    SLICE_X111Y106       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y106       FDRE (Prop_fdre_C_Q)         0.141    -0.323 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.129    -0.195    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X111Y105       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.994    -0.698    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X111Y105       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]/C
                         clock pessimism              0.250    -0.448    
                         clock uncertainty            0.180    -0.268    
    SLICE_X111Y105       FDCE (Remov_fdce_C_CLR)     -0.092    -0.360    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.194%)  route 0.193ns (57.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.698ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.718    -0.464    design_1_i/top_0/U0/clk
    SLICE_X111Y106       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y106       FDRE (Prop_fdre_C_Q)         0.141    -0.323 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.193    -0.130    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X110Y103       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.994    -0.698    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X110Y103       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]/C
                         clock pessimism              0.250    -0.448    
                         clock uncertainty            0.180    -0.268    
    SLICE_X110Y103       FDCE (Remov_fdce_C_CLR)     -0.092    -0.360    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.194%)  route 0.193ns (57.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.698ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.718    -0.464    design_1_i/top_0/U0/clk
    SLICE_X111Y106       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y106       FDRE (Prop_fdre_C_Q)         0.141    -0.323 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.193    -0.130    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X110Y103       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.994    -0.698    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X110Y103       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]/C
                         clock pessimism              0.250    -0.448    
                         clock uncertainty            0.180    -0.268    
    SLICE_X110Y103       FDCE (Remov_fdce_C_CLR)     -0.092    -0.360    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.194%)  route 0.193ns (57.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.698ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.718    -0.464    design_1_i/top_0/U0/clk
    SLICE_X111Y106       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y106       FDRE (Prop_fdre_C_Q)         0.141    -0.323 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.193    -0.130    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X110Y103       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.994    -0.698    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X110Y103       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]/C
                         clock pessimism              0.250    -0.448    
                         clock uncertainty            0.180    -0.268    
    SLICE_X110Y103       FDCE (Remov_fdce_C_CLR)     -0.092    -0.360    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.194%)  route 0.193ns (57.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.698ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.718    -0.464    design_1_i/top_0/U0/clk
    SLICE_X111Y106       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y106       FDRE (Prop_fdre_C_Q)         0.141    -0.323 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.193    -0.130    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X110Y103       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.994    -0.698    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X110Y103       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]/C
                         clock pessimism              0.250    -0.448    
                         clock uncertainty            0.180    -0.268    
    SLICE_X110Y103       FDCE (Remov_fdce_C_CLR)     -0.092    -0.360    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.230    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       38.424ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.424ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.965ns  (logic 0.456ns (47.246%)  route 0.509ns (52.754%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.234ns = ( 38.766 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.057    -0.576    design_1_i/top_0/U0/clk
    SLICE_X111Y106       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y106       FDRE (Prop_fdre_C_Q)         0.456    -0.120 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.509     0.390    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X110Y103       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.860    38.766    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X110Y103       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]/C
                         clock pessimism              0.633    39.399    
                         clock uncertainty           -0.180    39.219    
    SLICE_X110Y103       FDCE (Recov_fdce_C_CLR)     -0.405    38.814    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]
  -------------------------------------------------------------------
                         required time                         38.814    
                         arrival time                          -0.390    
  -------------------------------------------------------------------
                         slack                                 38.424    

Slack (MET) :             38.424ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.965ns  (logic 0.456ns (47.246%)  route 0.509ns (52.754%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.234ns = ( 38.766 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.057    -0.576    design_1_i/top_0/U0/clk
    SLICE_X111Y106       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y106       FDRE (Prop_fdre_C_Q)         0.456    -0.120 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.509     0.390    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X110Y103       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.860    38.766    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X110Y103       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]/C
                         clock pessimism              0.633    39.399    
                         clock uncertainty           -0.180    39.219    
    SLICE_X110Y103       FDCE (Recov_fdce_C_CLR)     -0.405    38.814    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]
  -------------------------------------------------------------------
                         required time                         38.814    
                         arrival time                          -0.390    
  -------------------------------------------------------------------
                         slack                                 38.424    

Slack (MET) :             38.424ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.965ns  (logic 0.456ns (47.246%)  route 0.509ns (52.754%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.234ns = ( 38.766 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.057    -0.576    design_1_i/top_0/U0/clk
    SLICE_X111Y106       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y106       FDRE (Prop_fdre_C_Q)         0.456    -0.120 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.509     0.390    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X110Y103       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.860    38.766    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X110Y103       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]/C
                         clock pessimism              0.633    39.399    
                         clock uncertainty           -0.180    39.219    
    SLICE_X110Y103       FDCE (Recov_fdce_C_CLR)     -0.405    38.814    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]
  -------------------------------------------------------------------
                         required time                         38.814    
                         arrival time                          -0.390    
  -------------------------------------------------------------------
                         slack                                 38.424    

Slack (MET) :             38.424ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.965ns  (logic 0.456ns (47.246%)  route 0.509ns (52.754%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.234ns = ( 38.766 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.057    -0.576    design_1_i/top_0/U0/clk
    SLICE_X111Y106       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y106       FDRE (Prop_fdre_C_Q)         0.456    -0.120 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.509     0.390    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X110Y103       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.860    38.766    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X110Y103       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]/C
                         clock pessimism              0.633    39.399    
                         clock uncertainty           -0.180    39.219    
    SLICE_X110Y103       FDCE (Recov_fdce_C_CLR)     -0.405    38.814    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]
  -------------------------------------------------------------------
                         required time                         38.814    
                         arrival time                          -0.390    
  -------------------------------------------------------------------
                         slack                                 38.424    

Slack (MET) :             38.573ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.456ns (55.831%)  route 0.361ns (44.169%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.234ns = ( 38.766 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.057    -0.576    design_1_i/top_0/U0/clk
    SLICE_X111Y106       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y106       FDRE (Prop_fdre_C_Q)         0.456    -0.120 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.361     0.241    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X111Y105       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.860    38.766    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X111Y105       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]/C
                         clock pessimism              0.633    39.399    
                         clock uncertainty           -0.180    39.219    
    SLICE_X111Y105       FDCE (Recov_fdce_C_CLR)     -0.405    38.814    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]
  -------------------------------------------------------------------
                         required time                         38.814    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                 38.573    

Slack (MET) :             38.573ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.456ns (55.831%)  route 0.361ns (44.169%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.234ns = ( 38.766 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.057    -0.576    design_1_i/top_0/U0/clk
    SLICE_X111Y106       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y106       FDRE (Prop_fdre_C_Q)         0.456    -0.120 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.361     0.241    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X111Y105       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.860    38.766    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X111Y105       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]/C
                         clock pessimism              0.633    39.399    
                         clock uncertainty           -0.180    39.219    
    SLICE_X111Y105       FDCE (Recov_fdce_C_CLR)     -0.405    38.814    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]
  -------------------------------------------------------------------
                         required time                         38.814    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                 38.573    

Slack (MET) :             38.573ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.456ns (55.831%)  route 0.361ns (44.169%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.234ns = ( 38.766 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.057    -0.576    design_1_i/top_0/U0/clk
    SLICE_X111Y106       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y106       FDRE (Prop_fdre_C_Q)         0.456    -0.120 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.361     0.241    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X111Y105       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.860    38.766    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X111Y105       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]/C
                         clock pessimism              0.633    39.399    
                         clock uncertainty           -0.180    39.219    
    SLICE_X111Y105       FDCE (Recov_fdce_C_CLR)     -0.405    38.814    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]
  -------------------------------------------------------------------
                         required time                         38.814    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                 38.573    

Slack (MET) :             38.573ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.456ns (55.831%)  route 0.361ns (44.169%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.234ns = ( 38.766 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.057    -0.576    design_1_i/top_0/U0/clk
    SLICE_X111Y106       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y106       FDRE (Prop_fdre_C_Q)         0.456    -0.120 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.361     0.241    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X111Y105       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.860    38.766    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X111Y105       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]/C
                         clock pessimism              0.633    39.399    
                         clock uncertainty           -0.180    39.219    
    SLICE_X111Y105       FDCE (Recov_fdce_C_CLR)     -0.405    38.814    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]
  -------------------------------------------------------------------
                         required time                         38.814    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                 38.573    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.272%)  route 0.129ns (47.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.698ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.718    -0.464    design_1_i/top_0/U0/clk
    SLICE_X111Y106       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y106       FDRE (Prop_fdre_C_Q)         0.141    -0.323 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.129    -0.195    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X111Y105       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.994    -0.698    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X111Y105       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]/C
                         clock pessimism              0.250    -0.448    
                         clock uncertainty            0.180    -0.268    
    SLICE_X111Y105       FDCE (Remov_fdce_C_CLR)     -0.092    -0.360    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.272%)  route 0.129ns (47.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.698ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.718    -0.464    design_1_i/top_0/U0/clk
    SLICE_X111Y106       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y106       FDRE (Prop_fdre_C_Q)         0.141    -0.323 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.129    -0.195    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X111Y105       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.994    -0.698    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X111Y105       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]/C
                         clock pessimism              0.250    -0.448    
                         clock uncertainty            0.180    -0.268    
    SLICE_X111Y105       FDCE (Remov_fdce_C_CLR)     -0.092    -0.360    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.272%)  route 0.129ns (47.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.698ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.718    -0.464    design_1_i/top_0/U0/clk
    SLICE_X111Y106       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y106       FDRE (Prop_fdre_C_Q)         0.141    -0.323 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.129    -0.195    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X111Y105       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.994    -0.698    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X111Y105       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]/C
                         clock pessimism              0.250    -0.448    
                         clock uncertainty            0.180    -0.268    
    SLICE_X111Y105       FDCE (Remov_fdce_C_CLR)     -0.092    -0.360    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.272%)  route 0.129ns (47.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.698ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.718    -0.464    design_1_i/top_0/U0/clk
    SLICE_X111Y106       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y106       FDRE (Prop_fdre_C_Q)         0.141    -0.323 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.129    -0.195    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X111Y105       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.994    -0.698    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X111Y105       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]/C
                         clock pessimism              0.250    -0.448    
                         clock uncertainty            0.180    -0.268    
    SLICE_X111Y105       FDCE (Remov_fdce_C_CLR)     -0.092    -0.360    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.194%)  route 0.193ns (57.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.698ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.718    -0.464    design_1_i/top_0/U0/clk
    SLICE_X111Y106       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y106       FDRE (Prop_fdre_C_Q)         0.141    -0.323 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.193    -0.130    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X110Y103       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.994    -0.698    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X110Y103       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]/C
                         clock pessimism              0.250    -0.448    
                         clock uncertainty            0.180    -0.268    
    SLICE_X110Y103       FDCE (Remov_fdce_C_CLR)     -0.092    -0.360    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.194%)  route 0.193ns (57.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.698ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.718    -0.464    design_1_i/top_0/U0/clk
    SLICE_X111Y106       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y106       FDRE (Prop_fdre_C_Q)         0.141    -0.323 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.193    -0.130    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X110Y103       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.994    -0.698    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X110Y103       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]/C
                         clock pessimism              0.250    -0.448    
                         clock uncertainty            0.180    -0.268    
    SLICE_X110Y103       FDCE (Remov_fdce_C_CLR)     -0.092    -0.360    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.194%)  route 0.193ns (57.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.698ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.718    -0.464    design_1_i/top_0/U0/clk
    SLICE_X111Y106       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y106       FDRE (Prop_fdre_C_Q)         0.141    -0.323 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.193    -0.130    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X110Y103       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.994    -0.698    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X110Y103       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]/C
                         clock pessimism              0.250    -0.448    
                         clock uncertainty            0.180    -0.268    
    SLICE_X110Y103       FDCE (Remov_fdce_C_CLR)     -0.092    -0.360    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.194%)  route 0.193ns (57.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.698ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.718    -0.464    design_1_i/top_0/U0/clk
    SLICE_X111Y106       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y106       FDRE (Prop_fdre_C_Q)         0.141    -0.323 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.193    -0.130    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X110Y103       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.994    -0.698    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X110Y103       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]/C
                         clock pessimism              0.250    -0.448    
                         clock uncertainty            0.180    -0.268    
    SLICE_X110Y103       FDCE (Remov_fdce_C_CLR)     -0.092    -0.360    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.230    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       38.455ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.346ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.455ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.965ns  (logic 0.456ns (47.246%)  route 0.509ns (52.754%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.234ns = ( 38.766 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.057    -0.576    design_1_i/top_0/U0/clk
    SLICE_X111Y106       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y106       FDRE (Prop_fdre_C_Q)         0.456    -0.120 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.509     0.390    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X110Y103       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.860    38.766    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X110Y103       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]/C
                         clock pessimism              0.633    39.399    
                         clock uncertainty           -0.150    39.249    
    SLICE_X110Y103       FDCE (Recov_fdce_C_CLR)     -0.405    38.844    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]
  -------------------------------------------------------------------
                         required time                         38.844    
                         arrival time                          -0.390    
  -------------------------------------------------------------------
                         slack                                 38.455    

Slack (MET) :             38.455ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.965ns  (logic 0.456ns (47.246%)  route 0.509ns (52.754%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.234ns = ( 38.766 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.057    -0.576    design_1_i/top_0/U0/clk
    SLICE_X111Y106       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y106       FDRE (Prop_fdre_C_Q)         0.456    -0.120 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.509     0.390    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X110Y103       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.860    38.766    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X110Y103       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]/C
                         clock pessimism              0.633    39.399    
                         clock uncertainty           -0.150    39.249    
    SLICE_X110Y103       FDCE (Recov_fdce_C_CLR)     -0.405    38.844    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]
  -------------------------------------------------------------------
                         required time                         38.844    
                         arrival time                          -0.390    
  -------------------------------------------------------------------
                         slack                                 38.455    

Slack (MET) :             38.455ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.965ns  (logic 0.456ns (47.246%)  route 0.509ns (52.754%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.234ns = ( 38.766 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.057    -0.576    design_1_i/top_0/U0/clk
    SLICE_X111Y106       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y106       FDRE (Prop_fdre_C_Q)         0.456    -0.120 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.509     0.390    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X110Y103       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.860    38.766    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X110Y103       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]/C
                         clock pessimism              0.633    39.399    
                         clock uncertainty           -0.150    39.249    
    SLICE_X110Y103       FDCE (Recov_fdce_C_CLR)     -0.405    38.844    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]
  -------------------------------------------------------------------
                         required time                         38.844    
                         arrival time                          -0.390    
  -------------------------------------------------------------------
                         slack                                 38.455    

Slack (MET) :             38.455ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.965ns  (logic 0.456ns (47.246%)  route 0.509ns (52.754%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.234ns = ( 38.766 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.057    -0.576    design_1_i/top_0/U0/clk
    SLICE_X111Y106       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y106       FDRE (Prop_fdre_C_Q)         0.456    -0.120 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.509     0.390    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X110Y103       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.860    38.766    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X110Y103       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]/C
                         clock pessimism              0.633    39.399    
                         clock uncertainty           -0.150    39.249    
    SLICE_X110Y103       FDCE (Recov_fdce_C_CLR)     -0.405    38.844    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]
  -------------------------------------------------------------------
                         required time                         38.844    
                         arrival time                          -0.390    
  -------------------------------------------------------------------
                         slack                                 38.455    

Slack (MET) :             38.603ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.456ns (55.831%)  route 0.361ns (44.169%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.234ns = ( 38.766 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.057    -0.576    design_1_i/top_0/U0/clk
    SLICE_X111Y106       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y106       FDRE (Prop_fdre_C_Q)         0.456    -0.120 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.361     0.241    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X111Y105       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.860    38.766    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X111Y105       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]/C
                         clock pessimism              0.633    39.399    
                         clock uncertainty           -0.150    39.249    
    SLICE_X111Y105       FDCE (Recov_fdce_C_CLR)     -0.405    38.844    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]
  -------------------------------------------------------------------
                         required time                         38.844    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                 38.603    

Slack (MET) :             38.603ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.456ns (55.831%)  route 0.361ns (44.169%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.234ns = ( 38.766 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.057    -0.576    design_1_i/top_0/U0/clk
    SLICE_X111Y106       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y106       FDRE (Prop_fdre_C_Q)         0.456    -0.120 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.361     0.241    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X111Y105       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.860    38.766    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X111Y105       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]/C
                         clock pessimism              0.633    39.399    
                         clock uncertainty           -0.150    39.249    
    SLICE_X111Y105       FDCE (Recov_fdce_C_CLR)     -0.405    38.844    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]
  -------------------------------------------------------------------
                         required time                         38.844    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                 38.603    

Slack (MET) :             38.603ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.456ns (55.831%)  route 0.361ns (44.169%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.234ns = ( 38.766 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.057    -0.576    design_1_i/top_0/U0/clk
    SLICE_X111Y106       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y106       FDRE (Prop_fdre_C_Q)         0.456    -0.120 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.361     0.241    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X111Y105       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.860    38.766    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X111Y105       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]/C
                         clock pessimism              0.633    39.399    
                         clock uncertainty           -0.150    39.249    
    SLICE_X111Y105       FDCE (Recov_fdce_C_CLR)     -0.405    38.844    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]
  -------------------------------------------------------------------
                         required time                         38.844    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                 38.603    

Slack (MET) :             38.603ns  (required time - arrival time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.456ns (55.831%)  route 0.361ns (44.169%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.234ns = ( 38.766 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.057    -0.576    design_1_i/top_0/U0/clk
    SLICE_X111Y106       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y106       FDRE (Prop_fdre_C_Q)         0.456    -0.120 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.361     0.241    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X111Y105       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    U18                                               0.000    40.000 r  sysclk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428    41.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    35.090 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    36.815    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.906 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.860    38.766    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X111Y105       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]/C
                         clock pessimism              0.633    39.399    
                         clock uncertainty           -0.150    39.249    
    SLICE_X111Y105       FDCE (Recov_fdce_C_CLR)     -0.405    38.844    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]
  -------------------------------------------------------------------
                         required time                         38.844    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                 38.603    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.272%)  route 0.129ns (47.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.698ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.718    -0.464    design_1_i/top_0/U0/clk
    SLICE_X111Y106       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y106       FDRE (Prop_fdre_C_Q)         0.141    -0.323 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.129    -0.195    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X111Y105       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.994    -0.698    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X111Y105       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]/C
                         clock pessimism              0.250    -0.448    
    SLICE_X111Y105       FDCE (Remov_fdce_C_CLR)     -0.092    -0.540    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[0]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.272%)  route 0.129ns (47.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.698ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.718    -0.464    design_1_i/top_0/U0/clk
    SLICE_X111Y106       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y106       FDRE (Prop_fdre_C_Q)         0.141    -0.323 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.129    -0.195    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X111Y105       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.994    -0.698    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X111Y105       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]/C
                         clock pessimism              0.250    -0.448    
    SLICE_X111Y105       FDCE (Remov_fdce_C_CLR)     -0.092    -0.540    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[1]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.272%)  route 0.129ns (47.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.698ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.718    -0.464    design_1_i/top_0/U0/clk
    SLICE_X111Y106       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y106       FDRE (Prop_fdre_C_Q)         0.141    -0.323 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.129    -0.195    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X111Y105       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.994    -0.698    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X111Y105       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]/C
                         clock pessimism              0.250    -0.448    
    SLICE_X111Y105       FDCE (Remov_fdce_C_CLR)     -0.092    -0.540    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[2]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.272%)  route 0.129ns (47.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.698ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.718    -0.464    design_1_i/top_0/U0/clk
    SLICE_X111Y106       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y106       FDRE (Prop_fdre_C_Q)         0.141    -0.323 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.129    -0.195    design_1_i/top_0/U0/cnt_dis/cnt1/AR[0]
    SLICE_X111Y105       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.994    -0.698    design_1_i/top_0/U0/cnt_dis/cnt1/clk
    SLICE_X111Y105       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]/C
                         clock pessimism              0.250    -0.448    
    SLICE_X111Y105       FDCE (Remov_fdce_C_CLR)     -0.092    -0.540    design_1_i/top_0/U0/cnt_dis/cnt1/bcd_value_reg[3]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.194%)  route 0.193ns (57.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.698ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.718    -0.464    design_1_i/top_0/U0/clk
    SLICE_X111Y106       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y106       FDRE (Prop_fdre_C_Q)         0.141    -0.323 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.193    -0.130    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X110Y103       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.994    -0.698    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X110Y103       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]/C
                         clock pessimism              0.250    -0.448    
    SLICE_X110Y103       FDCE (Remov_fdce_C_CLR)     -0.092    -0.540    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[0]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.194%)  route 0.193ns (57.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.698ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.718    -0.464    design_1_i/top_0/U0/clk
    SLICE_X111Y106       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y106       FDRE (Prop_fdre_C_Q)         0.141    -0.323 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.193    -0.130    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X110Y103       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.994    -0.698    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X110Y103       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]/C
                         clock pessimism              0.250    -0.448    
    SLICE_X110Y103       FDCE (Remov_fdce_C_CLR)     -0.092    -0.540    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[1]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.194%)  route 0.193ns (57.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.698ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.718    -0.464    design_1_i/top_0/U0/clk
    SLICE_X111Y106       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y106       FDRE (Prop_fdre_C_Q)         0.141    -0.323 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.193    -0.130    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X110Y103       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.994    -0.698    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X110Y103       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]/C
                         clock pessimism              0.250    -0.448    
    SLICE_X110Y103       FDCE (Remov_fdce_C_CLR)     -0.092    -0.540    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[2]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 design_1_i/top_0/U0/cnt_dis_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.141ns (42.194%)  route 0.193ns (57.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.698ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.718    -0.464    design_1_i/top_0/U0/clk
    SLICE_X111Y106       FDRE                                         r  design_1_i/top_0/U0/cnt_dis_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y106       FDRE (Prop_fdre_C_Q)         0.141    -0.323 f  design_1_i/top_0/U0/cnt_dis_rst_reg/Q
                         net (fo=8, routed)           0.193    -0.130    design_1_i/top_0/U0/cnt_dis/cnt2/AR[0]
    SLICE_X110Y103       FDCE                                         f  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.994    -0.698    design_1_i/top_0/U0/cnt_dis/cnt2/clk
    SLICE_X110Y103       FDCE                                         r  design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]/C
                         clock pessimism              0.250    -0.448    
    SLICE_X110Y103       FDCE (Remov_fdce_C_CLR)     -0.092    -0.540    design_1_i/top_0/U0/cnt_dis/cnt2/bcd_value_reg[3]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.410    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/top_0/U0/scol_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            col[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.734ns  (logic 4.027ns (34.317%)  route 7.708ns (65.683%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.054    -0.579    design_1_i/top_0/U0/clk
    SLICE_X106Y107       FDSE                                         r  design_1_i/top_0/U0/scol_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y107       FDSE (Prop_fdse_C_Q)         0.456    -0.123 r  design_1_i/top_0/U0/scol_reg[5]/Q
                         net (fo=1, routed)           7.708     7.585    col_OBUF[5]
    W9                   OBUF (Prop_obuf_I_O)         3.571    11.156 r  col_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.156    col[5]
    W9                                                                r  col[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/scol_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            col[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.558ns  (logic 4.039ns (34.949%)  route 7.519ns (65.051%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.055    -0.578    design_1_i/top_0/U0/clk
    SLICE_X109Y106       FDSE                                         r  design_1_i/top_0/U0/scol_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y106       FDSE (Prop_fdse_C_Q)         0.456    -0.122 r  design_1_i/top_0/U0/scol_reg[6]/Q
                         net (fo=1, routed)           7.519     7.397    col_OBUF[6]
    Y8                   OBUF (Prop_obuf_I_O)         3.583    10.981 r  col_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.981    col[6]
    Y8                                                                r  col[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/srow_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            row[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.466ns  (logic 4.009ns (34.967%)  route 7.457ns (65.033%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.865    -0.768    design_1_i/top_0/U0/clk
    SLICE_X111Y94        FDRE                                         r  design_1_i/top_0/U0/srow_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y94        FDRE (Prop_fdre_C_Q)         0.456    -0.312 r  design_1_i/top_0/U0/srow_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           7.457     7.145    lopt_3
    Y6                   OBUF (Prop_obuf_I_O)         3.553    10.699 r  row_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.699    row[3]
    Y6                                                                r  row[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/scol_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            col[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.683ns  (logic 4.084ns (38.233%)  route 6.598ns (61.767%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.054    -0.579    design_1_i/top_0/U0/clk
    SLICE_X106Y107       FDSE                                         r  design_1_i/top_0/U0/scol_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y107       FDSE (Prop_fdse_C_Q)         0.456    -0.123 r  design_1_i/top_0/U0/scol_reg[4]/Q
                         net (fo=1, routed)           6.598     6.476    col_OBUF[4]
    U7                   OBUF (Prop_obuf_I_O)         3.628    10.104 r  col_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.104    col[4]
    U7                                                                r  col[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/scol_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            col[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.342ns  (logic 4.056ns (39.221%)  route 6.286ns (60.779%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.055    -0.578    design_1_i/top_0/U0/clk
    SLICE_X109Y106       FDSE                                         r  design_1_i/top_0/U0/scol_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y106       FDSE (Prop_fdse_C_Q)         0.456    -0.122 r  design_1_i/top_0/U0/scol_reg[3]/Q
                         net (fo=1, routed)           6.286     6.164    col_OBUF[3]
    Y9                   OBUF (Prop_obuf_I_O)         3.600     9.764 r  col_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.764    col[3]
    Y9                                                                r  col[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/scol_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            col[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.303ns  (logic 4.077ns (39.571%)  route 6.226ns (60.429%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.054    -0.579    design_1_i/top_0/U0/clk
    SLICE_X106Y108       FDSE                                         r  design_1_i/top_0/U0/scol_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y108       FDSE (Prop_fdse_C_Q)         0.456    -0.123 r  design_1_i/top_0/U0/scol_reg[1]/Q
                         net (fo=1, routed)           6.226     6.103    col_OBUF[1]
    V7                   OBUF (Prop_obuf_I_O)         3.621     9.724 r  col_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.724    col[1]
    V7                                                                r  col[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/srow_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            row[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.838ns  (logic 3.976ns (40.418%)  route 5.862ns (59.582%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.865    -0.768    design_1_i/top_0/U0/clk
    SLICE_X111Y94        FDRE                                         r  design_1_i/top_0/U0/srow_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y94        FDRE (Prop_fdre_C_Q)         0.456    -0.312 r  design_1_i/top_0/U0/srow_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           5.862     5.550    lopt
    V6                   OBUF (Prop_obuf_I_O)         3.520     9.070 r  row_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.070    row[0]
    V6                                                                r  row[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/scol_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            col[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.073ns  (logic 3.983ns (56.309%)  route 3.090ns (43.691%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.054    -0.579    design_1_i/top_0/U0/clk
    SLICE_X106Y108       FDSE                                         r  design_1_i/top_0/U0/scol_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y108       FDSE (Prop_fdse_C_Q)         0.456    -0.123 r  design_1_i/top_0/U0/scol_reg[2]/Q
                         net (fo=1, routed)           3.090     2.968    col_OBUF[2]
    C20                  OBUF (Prop_obuf_I_O)         3.527     6.495 r  col_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.495    col[2]
    C20                                                               r  col[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/scol_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            col[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.027ns  (logic 3.980ns (56.643%)  route 3.047ns (43.357%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.055    -0.578    design_1_i/top_0/U0/clk
    SLICE_X110Y109       FDSE                                         r  design_1_i/top_0/U0/scol_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y109       FDSE (Prop_fdse_C_Q)         0.456    -0.122 r  design_1_i/top_0/U0/scol_reg[7]/Q
                         net (fo=1, routed)           3.047     2.925    col_OBUF[7]
    B19                  OBUF (Prop_obuf_I_O)         3.524     6.449 r  col_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.449    col[7]
    B19                                                               r  col[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/srow_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            row[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.124ns  (logic 4.001ns (56.164%)  route 3.123ns (43.836%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.865    -0.768    design_1_i/top_0/U0/clk
    SLICE_X110Y94        FDRE                                         r  design_1_i/top_0/U0/srow_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y94        FDRE (Prop_fdre_C_Q)         0.456    -0.312 r  design_1_i/top_0/U0/srow_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           3.123     2.811    lopt_5
    W18                  OBUF (Prop_obuf_I_O)         3.545     6.356 r  row_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.356    row[5]
    W18                                                               r  row[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/top_0/U0/pre_leds_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.811ns  (logic 1.462ns (80.730%)  route 0.349ns (19.270%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.718    -0.464    design_1_i/top_0/U0/clk
    SLICE_X113Y103       FDRE                                         r  design_1_i/top_0/U0/pre_leds_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y103       FDRE (Prop_fdre_C_Q)         0.128    -0.336 r  design_1_i/top_0/U0/pre_leds_reg[3]/Q
                         net (fo=2, routed)           0.349     0.013    led_OBUF[3]
    M14                  OBUF (Prop_obuf_I_O)         1.334     1.347 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.347    led[3]
    M14                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/srow_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            row[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.904ns  (logic 1.465ns (76.939%)  route 0.439ns (23.061%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.636    -0.547    design_1_i/top_0/U0/clk
    SLICE_X110Y94        FDRE                                         r  design_1_i/top_0/U0/srow_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y94        FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  design_1_i/top_0/U0/srow_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           0.439     0.033    lopt_6
    Y16                  OBUF (Prop_obuf_I_O)         1.324     1.357 r  row_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.357    row[6]
    Y16                                                               r  row[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/pre_leds_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.829ns  (logic 1.414ns (77.284%)  route 0.416ns (22.716%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.718    -0.464    design_1_i/top_0/U0/clk
    SLICE_X113Y103       FDRE                                         r  design_1_i/top_0/U0/pre_leds_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y103       FDRE (Prop_fdre_C_Q)         0.141    -0.323 r  design_1_i/top_0/U0/pre_leds_reg[2]/Q
                         net (fo=3, routed)           0.416     0.092    led_OBUF[2]
    N16                  OBUF (Prop_obuf_I_O)         1.273     1.365 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.365    led[2]
    N16                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/srow_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            row[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.961ns  (logic 1.463ns (74.575%)  route 0.499ns (25.425%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.636    -0.547    design_1_i/top_0/U0/clk
    SLICE_X110Y94        FDRE                                         r  design_1_i/top_0/U0/srow_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y94        FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  design_1_i/top_0/U0/srow_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           0.499     0.093    lopt_4
    Y17                  OBUF (Prop_obuf_I_O)         1.322     1.414 r  row_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.414    row[4]
    Y17                                                               r  row[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/pre_leds_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.923ns  (logic 1.372ns (71.340%)  route 0.551ns (28.660%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.718    -0.464    design_1_i/top_0/U0/clk
    SLICE_X113Y103       FDRE                                         r  design_1_i/top_0/U0/pre_leds_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y103       FDRE (Prop_fdre_C_Q)         0.141    -0.323 r  design_1_i/top_0/U0/pre_leds_reg[0]/Q
                         net (fo=5, routed)           0.551     0.228    led_OBUF[0]
    R14                  OBUF (Prop_obuf_I_O)         1.231     1.458 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.458    led[0]
    R14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/pre_leds_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.051ns  (logic 1.440ns (70.193%)  route 0.611ns (29.806%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.718    -0.464    design_1_i/top_0/U0/clk
    SLICE_X113Y103       FDRE                                         r  design_1_i/top_0/U0/pre_leds_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y103       FDRE (Prop_fdre_C_Q)         0.128    -0.336 r  design_1_i/top_0/U0/pre_leds_reg[1]/Q
                         net (fo=4, routed)           0.611     0.275    led_OBUF[1]
    P14                  OBUF (Prop_obuf_I_O)         1.312     1.587 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.587    led[1]
    P14                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/srow_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            row[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.157ns  (logic 1.421ns (65.862%)  route 0.736ns (34.138%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.636    -0.547    design_1_i/top_0/U0/clk
    SLICE_X111Y94        FDRE                                         r  design_1_i/top_0/U0/srow_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y94        FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  design_1_i/top_0/U0/srow_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.736     0.331    lopt_1
    Y18                  OBUF (Prop_obuf_I_O)         1.280     1.611 r  row_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.611    row[1]
    Y18                                                               r  row[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/srow_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            row[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.198ns  (logic 1.415ns (64.372%)  route 0.783ns (35.628%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.636    -0.547    design_1_i/top_0/U0/clk
    SLICE_X110Y94        FDRE                                         r  design_1_i/top_0/U0/srow_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y94        FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  design_1_i/top_0/U0/srow_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           0.783     0.377    lopt_7
    Y19                  OBUF (Prop_obuf_I_O)         1.274     1.651 r  row_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.651    row[7]
    Y19                                                               r  row[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/scol_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            col[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.145ns  (logic 1.374ns (64.057%)  route 0.771ns (35.943%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.717    -0.465    design_1_i/top_0/U0/clk
    SLICE_X110Y109       FDSE                                         r  design_1_i/top_0/U0/scol_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y109       FDSE (Prop_fdse_C_Q)         0.141    -0.324 r  design_1_i/top_0/U0/scol_reg[0]/Q
                         net (fo=1, routed)           0.771     0.447    col_OBUF[0]
    A20                  OBUF (Prop_obuf_I_O)         1.233     1.679 r  col_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.679    col[0]
    A20                                                               r  col[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/srow_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            row[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.340ns  (logic 1.387ns (59.275%)  route 0.953ns (40.725%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.636    -0.547    design_1_i/top_0/U0/clk
    SLICE_X110Y94        FDRE                                         r  design_1_i/top_0/U0/srow_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y94        FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  design_1_i/top_0/U0/srow_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           0.953     0.547    lopt_5
    W18                  OBUF (Prop_obuf_I_O)         1.246     1.793 r  row_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.793    row[5]
    W18                                                               r  row[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/top_0/U0/scol_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            col[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.734ns  (logic 4.027ns (34.317%)  route 7.708ns (65.683%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.054    -0.579    design_1_i/top_0/U0/clk
    SLICE_X106Y107       FDSE                                         r  design_1_i/top_0/U0/scol_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y107       FDSE (Prop_fdse_C_Q)         0.456    -0.123 r  design_1_i/top_0/U0/scol_reg[5]/Q
                         net (fo=1, routed)           7.708     7.585    col_OBUF[5]
    W9                   OBUF (Prop_obuf_I_O)         3.571    11.156 r  col_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.156    col[5]
    W9                                                                r  col[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/scol_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            col[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.558ns  (logic 4.039ns (34.949%)  route 7.519ns (65.051%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.055    -0.578    design_1_i/top_0/U0/clk
    SLICE_X109Y106       FDSE                                         r  design_1_i/top_0/U0/scol_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y106       FDSE (Prop_fdse_C_Q)         0.456    -0.122 r  design_1_i/top_0/U0/scol_reg[6]/Q
                         net (fo=1, routed)           7.519     7.397    col_OBUF[6]
    Y8                   OBUF (Prop_obuf_I_O)         3.583    10.981 r  col_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.981    col[6]
    Y8                                                                r  col[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/srow_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            row[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.466ns  (logic 4.009ns (34.967%)  route 7.457ns (65.033%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.865    -0.768    design_1_i/top_0/U0/clk
    SLICE_X111Y94        FDRE                                         r  design_1_i/top_0/U0/srow_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y94        FDRE (Prop_fdre_C_Q)         0.456    -0.312 r  design_1_i/top_0/U0/srow_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           7.457     7.145    lopt_3
    Y6                   OBUF (Prop_obuf_I_O)         3.553    10.699 r  row_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.699    row[3]
    Y6                                                                r  row[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/scol_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            col[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.683ns  (logic 4.084ns (38.233%)  route 6.598ns (61.767%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.054    -0.579    design_1_i/top_0/U0/clk
    SLICE_X106Y107       FDSE                                         r  design_1_i/top_0/U0/scol_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y107       FDSE (Prop_fdse_C_Q)         0.456    -0.123 r  design_1_i/top_0/U0/scol_reg[4]/Q
                         net (fo=1, routed)           6.598     6.476    col_OBUF[4]
    U7                   OBUF (Prop_obuf_I_O)         3.628    10.104 r  col_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.104    col[4]
    U7                                                                r  col[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/scol_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            col[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.342ns  (logic 4.056ns (39.221%)  route 6.286ns (60.779%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.055    -0.578    design_1_i/top_0/U0/clk
    SLICE_X109Y106       FDSE                                         r  design_1_i/top_0/U0/scol_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y106       FDSE (Prop_fdse_C_Q)         0.456    -0.122 r  design_1_i/top_0/U0/scol_reg[3]/Q
                         net (fo=1, routed)           6.286     6.164    col_OBUF[3]
    Y9                   OBUF (Prop_obuf_I_O)         3.600     9.764 r  col_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.764    col[3]
    Y9                                                                r  col[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/scol_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            col[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.303ns  (logic 4.077ns (39.571%)  route 6.226ns (60.429%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.054    -0.579    design_1_i/top_0/U0/clk
    SLICE_X106Y108       FDSE                                         r  design_1_i/top_0/U0/scol_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y108       FDSE (Prop_fdse_C_Q)         0.456    -0.123 r  design_1_i/top_0/U0/scol_reg[1]/Q
                         net (fo=1, routed)           6.226     6.103    col_OBUF[1]
    V7                   OBUF (Prop_obuf_I_O)         3.621     9.724 r  col_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.724    col[1]
    V7                                                                r  col[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/srow_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            row[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.838ns  (logic 3.976ns (40.418%)  route 5.862ns (59.582%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.865    -0.768    design_1_i/top_0/U0/clk
    SLICE_X111Y94        FDRE                                         r  design_1_i/top_0/U0/srow_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y94        FDRE (Prop_fdre_C_Q)         0.456    -0.312 r  design_1_i/top_0/U0/srow_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           5.862     5.550    lopt
    V6                   OBUF (Prop_obuf_I_O)         3.520     9.070 r  row_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.070    row[0]
    V6                                                                r  row[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/scol_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            col[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.073ns  (logic 3.983ns (56.309%)  route 3.090ns (43.691%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.054    -0.579    design_1_i/top_0/U0/clk
    SLICE_X106Y108       FDSE                                         r  design_1_i/top_0/U0/scol_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y108       FDSE (Prop_fdse_C_Q)         0.456    -0.123 r  design_1_i/top_0/U0/scol_reg[2]/Q
                         net (fo=1, routed)           3.090     2.968    col_OBUF[2]
    C20                  OBUF (Prop_obuf_I_O)         3.527     6.495 r  col_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.495    col[2]
    C20                                                               r  col[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/scol_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            col[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.027ns  (logic 3.980ns (56.643%)  route 3.047ns (43.357%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         2.055    -0.578    design_1_i/top_0/U0/clk
    SLICE_X110Y109       FDSE                                         r  design_1_i/top_0/U0/scol_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y109       FDSE (Prop_fdse_C_Q)         0.456    -0.122 r  design_1_i/top_0/U0/scol_reg[7]/Q
                         net (fo=1, routed)           3.047     2.925    col_OBUF[7]
    B19                  OBUF (Prop_obuf_I_O)         3.524     6.449 r  col_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.449    col[7]
    B19                                                               r  col[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/srow_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            row[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.124ns  (logic 4.001ns (56.164%)  route 3.123ns (43.836%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.783    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.406    -4.623 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889    -2.734    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.633 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.865    -0.768    design_1_i/top_0/U0/clk
    SLICE_X110Y94        FDRE                                         r  design_1_i/top_0/U0/srow_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y94        FDRE (Prop_fdre_C_Q)         0.456    -0.312 r  design_1_i/top_0/U0/srow_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           3.123     2.811    lopt_5
    W18                  OBUF (Prop_obuf_I_O)         3.545     6.356 r  row_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.356    row[5]
    W18                                                               r  row[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/top_0/U0/pre_leds_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.811ns  (logic 1.462ns (80.730%)  route 0.349ns (19.270%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.718    -0.464    design_1_i/top_0/U0/clk
    SLICE_X113Y103       FDRE                                         r  design_1_i/top_0/U0/pre_leds_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y103       FDRE (Prop_fdre_C_Q)         0.128    -0.336 r  design_1_i/top_0/U0/pre_leds_reg[3]/Q
                         net (fo=2, routed)           0.349     0.013    led_OBUF[3]
    M14                  OBUF (Prop_obuf_I_O)         1.334     1.347 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.347    led[3]
    M14                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/srow_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            row[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.904ns  (logic 1.465ns (76.939%)  route 0.439ns (23.061%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.636    -0.547    design_1_i/top_0/U0/clk
    SLICE_X110Y94        FDRE                                         r  design_1_i/top_0/U0/srow_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y94        FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  design_1_i/top_0/U0/srow_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           0.439     0.033    lopt_6
    Y16                  OBUF (Prop_obuf_I_O)         1.324     1.357 r  row_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.357    row[6]
    Y16                                                               r  row[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/pre_leds_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.829ns  (logic 1.414ns (77.284%)  route 0.416ns (22.716%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.718    -0.464    design_1_i/top_0/U0/clk
    SLICE_X113Y103       FDRE                                         r  design_1_i/top_0/U0/pre_leds_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y103       FDRE (Prop_fdre_C_Q)         0.141    -0.323 r  design_1_i/top_0/U0/pre_leds_reg[2]/Q
                         net (fo=3, routed)           0.416     0.092    led_OBUF[2]
    N16                  OBUF (Prop_obuf_I_O)         1.273     1.365 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.365    led[2]
    N16                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/srow_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            row[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.961ns  (logic 1.463ns (74.575%)  route 0.499ns (25.425%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.636    -0.547    design_1_i/top_0/U0/clk
    SLICE_X110Y94        FDRE                                         r  design_1_i/top_0/U0/srow_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y94        FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  design_1_i/top_0/U0/srow_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           0.499     0.093    lopt_4
    Y17                  OBUF (Prop_obuf_I_O)         1.322     1.414 r  row_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.414    row[4]
    Y17                                                               r  row[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/pre_leds_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.923ns  (logic 1.372ns (71.340%)  route 0.551ns (28.660%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.718    -0.464    design_1_i/top_0/U0/clk
    SLICE_X113Y103       FDRE                                         r  design_1_i/top_0/U0/pre_leds_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y103       FDRE (Prop_fdre_C_Q)         0.141    -0.323 r  design_1_i/top_0/U0/pre_leds_reg[0]/Q
                         net (fo=5, routed)           0.551     0.228    led_OBUF[0]
    R14                  OBUF (Prop_obuf_I_O)         1.231     1.458 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.458    led[0]
    R14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/pre_leds_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.051ns  (logic 1.440ns (70.193%)  route 0.611ns (29.806%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.718    -0.464    design_1_i/top_0/U0/clk
    SLICE_X113Y103       FDRE                                         r  design_1_i/top_0/U0/pre_leds_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y103       FDRE (Prop_fdre_C_Q)         0.128    -0.336 r  design_1_i/top_0/U0/pre_leds_reg[1]/Q
                         net (fo=4, routed)           0.611     0.275    led_OBUF[1]
    P14                  OBUF (Prop_obuf_I_O)         1.312     1.587 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.587    led[1]
    P14                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/srow_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            row[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.157ns  (logic 1.421ns (65.862%)  route 0.736ns (34.138%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.636    -0.547    design_1_i/top_0/U0/clk
    SLICE_X111Y94        FDRE                                         r  design_1_i/top_0/U0/srow_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y94        FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  design_1_i/top_0/U0/srow_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.736     0.331    lopt_1
    Y18                  OBUF (Prop_obuf_I_O)         1.280     1.611 r  row_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.611    row[1]
    Y18                                                               r  row[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/srow_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            row[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.198ns  (logic 1.415ns (64.372%)  route 0.783ns (35.628%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.636    -0.547    design_1_i/top_0/U0/clk
    SLICE_X110Y94        FDRE                                         r  design_1_i/top_0/U0/srow_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y94        FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  design_1_i/top_0/U0/srow_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           0.783     0.377    lopt_7
    Y19                  OBUF (Prop_obuf_I_O)         1.274     1.651 r  row_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.651    row[7]
    Y19                                                               r  row[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/scol_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            col[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.145ns  (logic 1.374ns (64.057%)  route 0.771ns (35.943%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.717    -0.465    design_1_i/top_0/U0/clk
    SLICE_X110Y109       FDSE                                         r  design_1_i/top_0/U0/scol_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y109       FDSE (Prop_fdse_C_Q)         0.141    -0.324 r  design_1_i/top_0/U0/scol_reg[0]/Q
                         net (fo=1, routed)           0.771     0.447    col_OBUF[0]
    A20                  OBUF (Prop_obuf_I_O)         1.233     1.679 r  col_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.679    col[0]
    A20                                                               r  col[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/U0/srow_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            row[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.340ns  (logic 1.387ns (59.275%)  route 0.953ns (40.725%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.706    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.444    -1.737 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -1.208    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.182 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.636    -0.547    design_1_i/top_0/U0/clk
    SLICE_X110Y94        FDRE                                         r  design_1_i/top_0/U0/srow_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y94        FDRE (Prop_fdre_C_Q)         0.141    -0.406 r  design_1_i/top_0/U0/srow_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           0.953     0.547    lopt_5
    W18                  OBUF (Prop_obuf_I_O)         1.246     1.793 r  row_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.793    row[5]
    W18                                                               r  row[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.464ns  (logic 0.029ns (1.981%)  route 1.435ns (98.019%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.403ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_0 fall edge)
                                                     25.000    25.000 f  
    U18                                               0.000    25.000 f  sysclk (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454    25.454 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.231    22.703 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.576    23.279    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    23.308 f  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.859    24.167    design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.412ns  (logic 0.091ns (2.667%)  route 3.321ns (97.333%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.403ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.197ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.500    -4.910 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.725    -3.185    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.094 r  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.596    -1.498    design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_design_1_clk_wiz_0_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0_0_1'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.464ns  (logic 0.029ns (1.981%)  route 1.435ns (98.019%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_0_1 fall edge)
                                                     25.000    25.000 f  
    U18                                               0.000    25.000 f  sysclk (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454    25.454 f  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.231    22.703 f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.576    23.279    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    23.308 f  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.859    24.167    design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   f  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0_0_1'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.412ns  (logic 0.091ns (2.667%)  route 3.321ns (97.333%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.170ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.500    -4.910 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.725    -3.185    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.094 r  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.596    -1.498    design_1_i/clk_wiz_0/inst/clkfbout_buf_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            design_1_i/top_0/U0/scol_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.261ns  (logic 1.613ns (30.668%)  route 3.647ns (69.332%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.237ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=2, routed)           1.465     2.928    design_1_i/top_0/U0/btns[0]
    SLICE_X113Y132       LUT4 (Prop_lut4_I1_O)        0.150     3.078 r  design_1_i/top_0/U0/scol[7]_i_1/O
                         net (fo=8, routed)           2.183     5.261    design_1_i/top_0/U0/scol[7]_i_1_n_0
    SLICE_X109Y106       FDSE                                         r  design_1_i/top_0/U0/scol_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    -4.910 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -3.185    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.857    -1.237    design_1_i/top_0/U0/clk
    SLICE_X109Y106       FDSE                                         r  design_1_i/top_0/U0/scol_reg[3]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            design_1_i/top_0/U0/scol_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.261ns  (logic 1.613ns (30.668%)  route 3.647ns (69.332%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.237ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=2, routed)           1.465     2.928    design_1_i/top_0/U0/btns[0]
    SLICE_X113Y132       LUT4 (Prop_lut4_I1_O)        0.150     3.078 r  design_1_i/top_0/U0/scol[7]_i_1/O
                         net (fo=8, routed)           2.183     5.261    design_1_i/top_0/U0/scol[7]_i_1_n_0
    SLICE_X109Y106       FDSE                                         r  design_1_i/top_0/U0/scol_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    -4.910 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -3.185    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.857    -1.237    design_1_i/top_0/U0/clk
    SLICE_X109Y106       FDSE                                         r  design_1_i/top_0/U0/scol_reg[6]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            design_1_i/top_0/U0/scol_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.799ns  (logic 1.613ns (33.622%)  route 3.185ns (66.378%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.238ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=2, routed)           1.465     2.928    design_1_i/top_0/U0/btns[0]
    SLICE_X113Y132       LUT4 (Prop_lut4_I1_O)        0.150     3.078 r  design_1_i/top_0/U0/scol[7]_i_1/O
                         net (fo=8, routed)           1.721     4.799    design_1_i/top_0/U0/scol[7]_i_1_n_0
    SLICE_X106Y107       FDSE                                         r  design_1_i/top_0/U0/scol_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    -4.910 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -3.185    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.856    -1.238    design_1_i/top_0/U0/clk
    SLICE_X106Y107       FDSE                                         r  design_1_i/top_0/U0/scol_reg[4]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            design_1_i/top_0/U0/scol_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.799ns  (logic 1.613ns (33.622%)  route 3.185ns (66.378%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.238ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=2, routed)           1.465     2.928    design_1_i/top_0/U0/btns[0]
    SLICE_X113Y132       LUT4 (Prop_lut4_I1_O)        0.150     3.078 r  design_1_i/top_0/U0/scol[7]_i_1/O
                         net (fo=8, routed)           1.721     4.799    design_1_i/top_0/U0/scol[7]_i_1_n_0
    SLICE_X106Y107       FDSE                                         r  design_1_i/top_0/U0/scol_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    -4.910 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -3.185    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.856    -1.238    design_1_i/top_0/U0/clk
    SLICE_X106Y107       FDSE                                         r  design_1_i/top_0/U0/scol_reg[5]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            design_1_i/top_0/U0/scol_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.750ns  (logic 1.613ns (33.969%)  route 3.136ns (66.031%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.238ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=2, routed)           1.465     2.928    design_1_i/top_0/U0/btns[0]
    SLICE_X113Y132       LUT4 (Prop_lut4_I1_O)        0.150     3.078 r  design_1_i/top_0/U0/scol[7]_i_1/O
                         net (fo=8, routed)           1.672     4.750    design_1_i/top_0/U0/scol[7]_i_1_n_0
    SLICE_X106Y108       FDSE                                         r  design_1_i/top_0/U0/scol_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    -4.910 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -3.185    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.856    -1.238    design_1_i/top_0/U0/clk
    SLICE_X106Y108       FDSE                                         r  design_1_i/top_0/U0/scol_reg[1]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            design_1_i/top_0/U0/scol_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.750ns  (logic 1.613ns (33.969%)  route 3.136ns (66.031%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.238ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=2, routed)           1.465     2.928    design_1_i/top_0/U0/btns[0]
    SLICE_X113Y132       LUT4 (Prop_lut4_I1_O)        0.150     3.078 r  design_1_i/top_0/U0/scol[7]_i_1/O
                         net (fo=8, routed)           1.672     4.750    design_1_i/top_0/U0/scol[7]_i_1_n_0
    SLICE_X106Y108       FDSE                                         r  design_1_i/top_0/U0/scol_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    -4.910 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -3.185    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.856    -1.238    design_1_i/top_0/U0/clk
    SLICE_X106Y108       FDSE                                         r  design_1_i/top_0/U0/scol_reg[2]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            design_1_i/top_0/U0/pre_leds_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.675ns  (logic 1.587ns (33.956%)  route 3.087ns (66.044%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.234ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=2, routed)           1.465     2.928    design_1_i/top_0/U0/btns[0]
    SLICE_X113Y132       LUT4 (Prop_lut4_I1_O)        0.124     3.052 r  design_1_i/top_0/U0/pre_leds[3]_i_1/O
                         net (fo=4, routed)           1.623     4.675    design_1_i/top_0/U0/pre_leds[3]_i_1_n_0
    SLICE_X113Y103       FDRE                                         r  design_1_i/top_0/U0/pre_leds_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    -4.910 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -3.185    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.860    -1.234    design_1_i/top_0/U0/clk
    SLICE_X113Y103       FDRE                                         r  design_1_i/top_0/U0/pre_leds_reg[0]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            design_1_i/top_0/U0/pre_leds_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.675ns  (logic 1.587ns (33.956%)  route 3.087ns (66.044%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.234ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=2, routed)           1.465     2.928    design_1_i/top_0/U0/btns[0]
    SLICE_X113Y132       LUT4 (Prop_lut4_I1_O)        0.124     3.052 r  design_1_i/top_0/U0/pre_leds[3]_i_1/O
                         net (fo=4, routed)           1.623     4.675    design_1_i/top_0/U0/pre_leds[3]_i_1_n_0
    SLICE_X113Y103       FDRE                                         r  design_1_i/top_0/U0/pre_leds_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    -4.910 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -3.185    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.860    -1.234    design_1_i/top_0/U0/clk
    SLICE_X113Y103       FDRE                                         r  design_1_i/top_0/U0/pre_leds_reg[1]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            design_1_i/top_0/U0/pre_leds_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.675ns  (logic 1.587ns (33.956%)  route 3.087ns (66.044%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.234ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=2, routed)           1.465     2.928    design_1_i/top_0/U0/btns[0]
    SLICE_X113Y132       LUT4 (Prop_lut4_I1_O)        0.124     3.052 r  design_1_i/top_0/U0/pre_leds[3]_i_1/O
                         net (fo=4, routed)           1.623     4.675    design_1_i/top_0/U0/pre_leds[3]_i_1_n_0
    SLICE_X113Y103       FDRE                                         r  design_1_i/top_0/U0/pre_leds_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    -4.910 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -3.185    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.860    -1.234    design_1_i/top_0/U0/clk
    SLICE_X113Y103       FDRE                                         r  design_1_i/top_0/U0/pre_leds_reg[2]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            design_1_i/top_0/U0/pre_leds_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.675ns  (logic 1.587ns (33.956%)  route 3.087ns (66.044%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.234ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.354ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=2, routed)           1.465     2.928    design_1_i/top_0/U0/btns[0]
    SLICE_X113Y132       LUT4 (Prop_lut4_I1_O)        0.124     3.052 r  design_1_i/top_0/U0/pre_leds[3]_i_1/O
                         net (fo=4, routed)           1.623     4.675    design_1_i/top_0/U0/pre_leds[3]_i_1_n_0
    SLICE_X113Y103       FDRE                                         r  design_1_i/top_0/U0/pre_leds_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    -4.910 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -3.185    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.860    -1.234    design_1_i/top_0/U0/clk
    SLICE_X113Y103       FDRE                                         r  design_1_i/top_0/U0/pre_leds_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            design_1_i/top_0/U0/scol_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.154ns  (logic 0.323ns (28.007%)  route 0.831ns (71.993%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.699ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.699ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  btn_IBUF[3]_inst/O
                         net (fo=2, routed)           0.322     0.597    design_1_i/top_0/U0/btns[3]
    SLICE_X113Y132       LUT4 (Prop_lut4_I3_O)        0.048     0.645 r  design_1_i/top_0/U0/scol[7]_i_1/O
                         net (fo=8, routed)           0.509     1.154    design_1_i/top_0/U0/scol[7]_i_1_n_0
    SLICE_X110Y109       FDSE                                         r  design_1_i/top_0/U0/scol_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.993    -0.699    design_1_i/top_0/U0/clk
    SLICE_X110Y109       FDSE                                         r  design_1_i/top_0/U0/scol_reg[0]/C

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            design_1_i/top_0/U0/scol_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.154ns  (logic 0.323ns (28.007%)  route 0.831ns (71.993%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.699ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.699ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  btn_IBUF[3]_inst/O
                         net (fo=2, routed)           0.322     0.597    design_1_i/top_0/U0/btns[3]
    SLICE_X113Y132       LUT4 (Prop_lut4_I3_O)        0.048     0.645 r  design_1_i/top_0/U0/scol[7]_i_1/O
                         net (fo=8, routed)           0.509     1.154    design_1_i/top_0/U0/scol[7]_i_1_n_0
    SLICE_X110Y109       FDSE                                         r  design_1_i/top_0/U0/scol_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.993    -0.699    design_1_i/top_0/U0/clk
    SLICE_X110Y109       FDSE                                         r  design_1_i/top_0/U0/scol_reg[7]/C

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            design_1_i/top_0/U0/pre_leds_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.300ns  (logic 0.320ns (24.631%)  route 0.980ns (75.369%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.698ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.698ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  btn_IBUF[3]_inst/O
                         net (fo=2, routed)           0.322     0.597    design_1_i/top_0/U0/btns[3]
    SLICE_X113Y132       LUT4 (Prop_lut4_I2_O)        0.045     0.642 r  design_1_i/top_0/U0/pre_leds[3]_i_1/O
                         net (fo=4, routed)           0.658     1.300    design_1_i/top_0/U0/pre_leds[3]_i_1_n_0
    SLICE_X113Y103       FDRE                                         r  design_1_i/top_0/U0/pre_leds_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.994    -0.698    design_1_i/top_0/U0/clk
    SLICE_X113Y103       FDRE                                         r  design_1_i/top_0/U0/pre_leds_reg[0]/C

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            design_1_i/top_0/U0/pre_leds_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.300ns  (logic 0.320ns (24.631%)  route 0.980ns (75.369%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.698ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.698ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  btn_IBUF[3]_inst/O
                         net (fo=2, routed)           0.322     0.597    design_1_i/top_0/U0/btns[3]
    SLICE_X113Y132       LUT4 (Prop_lut4_I2_O)        0.045     0.642 r  design_1_i/top_0/U0/pre_leds[3]_i_1/O
                         net (fo=4, routed)           0.658     1.300    design_1_i/top_0/U0/pre_leds[3]_i_1_n_0
    SLICE_X113Y103       FDRE                                         r  design_1_i/top_0/U0/pre_leds_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.994    -0.698    design_1_i/top_0/U0/clk
    SLICE_X113Y103       FDRE                                         r  design_1_i/top_0/U0/pre_leds_reg[1]/C

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            design_1_i/top_0/U0/pre_leds_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.300ns  (logic 0.320ns (24.631%)  route 0.980ns (75.369%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.698ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.698ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  btn_IBUF[3]_inst/O
                         net (fo=2, routed)           0.322     0.597    design_1_i/top_0/U0/btns[3]
    SLICE_X113Y132       LUT4 (Prop_lut4_I2_O)        0.045     0.642 r  design_1_i/top_0/U0/pre_leds[3]_i_1/O
                         net (fo=4, routed)           0.658     1.300    design_1_i/top_0/U0/pre_leds[3]_i_1_n_0
    SLICE_X113Y103       FDRE                                         r  design_1_i/top_0/U0/pre_leds_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.994    -0.698    design_1_i/top_0/U0/clk
    SLICE_X113Y103       FDRE                                         r  design_1_i/top_0/U0/pre_leds_reg[2]/C

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            design_1_i/top_0/U0/pre_leds_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.300ns  (logic 0.320ns (24.631%)  route 0.980ns (75.369%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.698ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.698ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  btn_IBUF[3]_inst/O
                         net (fo=2, routed)           0.322     0.597    design_1_i/top_0/U0/btns[3]
    SLICE_X113Y132       LUT4 (Prop_lut4_I2_O)        0.045     0.642 r  design_1_i/top_0/U0/pre_leds[3]_i_1/O
                         net (fo=4, routed)           0.658     1.300    design_1_i/top_0/U0/pre_leds[3]_i_1_n_0
    SLICE_X113Y103       FDRE                                         r  design_1_i/top_0/U0/pre_leds_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.994    -0.698    design_1_i/top_0/U0/clk
    SLICE_X113Y103       FDRE                                         r  design_1_i/top_0/U0/pre_leds_reg[3]/C

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            design_1_i/top_0/U0/scol_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.348ns  (logic 0.323ns (23.980%)  route 1.024ns (76.020%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  btn_IBUF[3]_inst/O
                         net (fo=2, routed)           0.322     0.597    design_1_i/top_0/U0/btns[3]
    SLICE_X113Y132       LUT4 (Prop_lut4_I3_O)        0.048     0.645 r  design_1_i/top_0/U0/scol[7]_i_1/O
                         net (fo=8, routed)           0.703     1.348    design_1_i/top_0/U0/scol[7]_i_1_n_0
    SLICE_X106Y108       FDSE                                         r  design_1_i/top_0/U0/scol_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.990    -0.702    design_1_i/top_0/U0/clk
    SLICE_X106Y108       FDSE                                         r  design_1_i/top_0/U0/scol_reg[1]/C

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            design_1_i/top_0/U0/scol_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.348ns  (logic 0.323ns (23.980%)  route 1.024ns (76.020%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  btn_IBUF[3]_inst/O
                         net (fo=2, routed)           0.322     0.597    design_1_i/top_0/U0/btns[3]
    SLICE_X113Y132       LUT4 (Prop_lut4_I3_O)        0.048     0.645 r  design_1_i/top_0/U0/scol[7]_i_1/O
                         net (fo=8, routed)           0.703     1.348    design_1_i/top_0/U0/scol[7]_i_1_n_0
    SLICE_X106Y108       FDSE                                         r  design_1_i/top_0/U0/scol_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.990    -0.702    design_1_i/top_0/U0/clk
    SLICE_X106Y108       FDSE                                         r  design_1_i/top_0/U0/scol_reg[2]/C

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            design_1_i/top_0/U0/scol_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.353ns  (logic 0.323ns (23.891%)  route 1.029ns (76.109%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  btn_IBUF[3]_inst/O
                         net (fo=2, routed)           0.322     0.597    design_1_i/top_0/U0/btns[3]
    SLICE_X113Y132       LUT4 (Prop_lut4_I3_O)        0.048     0.645 r  design_1_i/top_0/U0/scol[7]_i_1/O
                         net (fo=8, routed)           0.708     1.353    design_1_i/top_0/U0/scol[7]_i_1_n_0
    SLICE_X106Y107       FDSE                                         r  design_1_i/top_0/U0/scol_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.990    -0.702    design_1_i/top_0/U0/clk
    SLICE_X106Y107       FDSE                                         r  design_1_i/top_0/U0/scol_reg[4]/C

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            design_1_i/top_0/U0/scol_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.353ns  (logic 0.323ns (23.891%)  route 1.029ns (76.109%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  btn_IBUF[3]_inst/O
                         net (fo=2, routed)           0.322     0.597    design_1_i/top_0/U0/btns[3]
    SLICE_X113Y132       LUT4 (Prop_lut4_I3_O)        0.048     0.645 r  design_1_i/top_0/U0/scol[7]_i_1/O
                         net (fo=8, routed)           0.708     1.353    design_1_i/top_0/U0/scol[7]_i_1_n_0
    SLICE_X106Y107       FDSE                                         r  design_1_i/top_0/U0/scol_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.990    -0.702    design_1_i/top_0/U0/clk
    SLICE_X106Y107       FDSE                                         r  design_1_i/top_0/U0/scol_reg[5]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            design_1_i/top_0/U0/scol_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.261ns  (logic 1.613ns (30.668%)  route 3.647ns (69.332%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.237ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=2, routed)           1.465     2.928    design_1_i/top_0/U0/btns[0]
    SLICE_X113Y132       LUT4 (Prop_lut4_I1_O)        0.150     3.078 r  design_1_i/top_0/U0/scol[7]_i_1/O
                         net (fo=8, routed)           2.183     5.261    design_1_i/top_0/U0/scol[7]_i_1_n_0
    SLICE_X109Y106       FDSE                                         r  design_1_i/top_0/U0/scol_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    -4.910 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -3.185    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.857    -1.237    design_1_i/top_0/U0/clk
    SLICE_X109Y106       FDSE                                         r  design_1_i/top_0/U0/scol_reg[3]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            design_1_i/top_0/U0/scol_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.261ns  (logic 1.613ns (30.668%)  route 3.647ns (69.332%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.237ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=2, routed)           1.465     2.928    design_1_i/top_0/U0/btns[0]
    SLICE_X113Y132       LUT4 (Prop_lut4_I1_O)        0.150     3.078 r  design_1_i/top_0/U0/scol[7]_i_1/O
                         net (fo=8, routed)           2.183     5.261    design_1_i/top_0/U0/scol[7]_i_1_n_0
    SLICE_X109Y106       FDSE                                         r  design_1_i/top_0/U0/scol_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    -4.910 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -3.185    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.857    -1.237    design_1_i/top_0/U0/clk
    SLICE_X109Y106       FDSE                                         r  design_1_i/top_0/U0/scol_reg[6]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            design_1_i/top_0/U0/scol_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.799ns  (logic 1.613ns (33.622%)  route 3.185ns (66.378%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.238ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=2, routed)           1.465     2.928    design_1_i/top_0/U0/btns[0]
    SLICE_X113Y132       LUT4 (Prop_lut4_I1_O)        0.150     3.078 r  design_1_i/top_0/U0/scol[7]_i_1/O
                         net (fo=8, routed)           1.721     4.799    design_1_i/top_0/U0/scol[7]_i_1_n_0
    SLICE_X106Y107       FDSE                                         r  design_1_i/top_0/U0/scol_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    -4.910 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -3.185    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.856    -1.238    design_1_i/top_0/U0/clk
    SLICE_X106Y107       FDSE                                         r  design_1_i/top_0/U0/scol_reg[4]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            design_1_i/top_0/U0/scol_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.799ns  (logic 1.613ns (33.622%)  route 3.185ns (66.378%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.238ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=2, routed)           1.465     2.928    design_1_i/top_0/U0/btns[0]
    SLICE_X113Y132       LUT4 (Prop_lut4_I1_O)        0.150     3.078 r  design_1_i/top_0/U0/scol[7]_i_1/O
                         net (fo=8, routed)           1.721     4.799    design_1_i/top_0/U0/scol[7]_i_1_n_0
    SLICE_X106Y107       FDSE                                         r  design_1_i/top_0/U0/scol_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    -4.910 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -3.185    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.856    -1.238    design_1_i/top_0/U0/clk
    SLICE_X106Y107       FDSE                                         r  design_1_i/top_0/U0/scol_reg[5]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            design_1_i/top_0/U0/scol_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.750ns  (logic 1.613ns (33.969%)  route 3.136ns (66.031%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.238ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=2, routed)           1.465     2.928    design_1_i/top_0/U0/btns[0]
    SLICE_X113Y132       LUT4 (Prop_lut4_I1_O)        0.150     3.078 r  design_1_i/top_0/U0/scol[7]_i_1/O
                         net (fo=8, routed)           1.672     4.750    design_1_i/top_0/U0/scol[7]_i_1_n_0
    SLICE_X106Y108       FDSE                                         r  design_1_i/top_0/U0/scol_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    -4.910 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -3.185    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.856    -1.238    design_1_i/top_0/U0/clk
    SLICE_X106Y108       FDSE                                         r  design_1_i/top_0/U0/scol_reg[1]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            design_1_i/top_0/U0/scol_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.750ns  (logic 1.613ns (33.969%)  route 3.136ns (66.031%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.238ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=2, routed)           1.465     2.928    design_1_i/top_0/U0/btns[0]
    SLICE_X113Y132       LUT4 (Prop_lut4_I1_O)        0.150     3.078 r  design_1_i/top_0/U0/scol[7]_i_1/O
                         net (fo=8, routed)           1.672     4.750    design_1_i/top_0/U0/scol[7]_i_1_n_0
    SLICE_X106Y108       FDSE                                         r  design_1_i/top_0/U0/scol_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    -4.910 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -3.185    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.856    -1.238    design_1_i/top_0/U0/clk
    SLICE_X106Y108       FDSE                                         r  design_1_i/top_0/U0/scol_reg[2]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            design_1_i/top_0/U0/pre_leds_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.675ns  (logic 1.587ns (33.956%)  route 3.087ns (66.044%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.234ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=2, routed)           1.465     2.928    design_1_i/top_0/U0/btns[0]
    SLICE_X113Y132       LUT4 (Prop_lut4_I1_O)        0.124     3.052 r  design_1_i/top_0/U0/pre_leds[3]_i_1/O
                         net (fo=4, routed)           1.623     4.675    design_1_i/top_0/U0/pre_leds[3]_i_1_n_0
    SLICE_X113Y103       FDRE                                         r  design_1_i/top_0/U0/pre_leds_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    -4.910 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -3.185    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.860    -1.234    design_1_i/top_0/U0/clk
    SLICE_X113Y103       FDRE                                         r  design_1_i/top_0/U0/pre_leds_reg[0]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            design_1_i/top_0/U0/pre_leds_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.675ns  (logic 1.587ns (33.956%)  route 3.087ns (66.044%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.234ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=2, routed)           1.465     2.928    design_1_i/top_0/U0/btns[0]
    SLICE_X113Y132       LUT4 (Prop_lut4_I1_O)        0.124     3.052 r  design_1_i/top_0/U0/pre_leds[3]_i_1/O
                         net (fo=4, routed)           1.623     4.675    design_1_i/top_0/U0/pre_leds[3]_i_1_n_0
    SLICE_X113Y103       FDRE                                         r  design_1_i/top_0/U0/pre_leds_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    -4.910 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -3.185    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.860    -1.234    design_1_i/top_0/U0/clk
    SLICE_X113Y103       FDRE                                         r  design_1_i/top_0/U0/pre_leds_reg[1]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            design_1_i/top_0/U0/pre_leds_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.675ns  (logic 1.587ns (33.956%)  route 3.087ns (66.044%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.234ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=2, routed)           1.465     2.928    design_1_i/top_0/U0/btns[0]
    SLICE_X113Y132       LUT4 (Prop_lut4_I1_O)        0.124     3.052 r  design_1_i/top_0/U0/pre_leds[3]_i_1/O
                         net (fo=4, routed)           1.623     4.675    design_1_i/top_0/U0/pre_leds[3]_i_1_n_0
    SLICE_X113Y103       FDRE                                         r  design_1_i/top_0/U0/pre_leds_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    -4.910 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -3.185    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.860    -1.234    design_1_i/top_0/U0/clk
    SLICE_X113Y103       FDRE                                         r  design_1_i/top_0/U0/pre_leds_reg[2]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            design_1_i/top_0/U0/pre_leds_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.675ns  (logic 1.587ns (33.956%)  route 3.087ns (66.044%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -1.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.234ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.449ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.292ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 f  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn_IBUF[0]_inst/O
                         net (fo=2, routed)           1.465     2.928    design_1_i/top_0/U0/btns[0]
    SLICE_X113Y132       LUT4 (Prop_lut4_I1_O)        0.124     3.052 r  design_1_i/top_0/U0/pre_leds[3]_i_1/O
                         net (fo=4, routed)           1.623     4.675    design_1_i/top_0/U0/pre_leds[3]_i_1_n_0
    SLICE_X113Y103       FDRE                                         r  design_1_i/top_0/U0/pre_leds_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         1.428     1.428 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.590    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.500    -4.910 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    -3.185    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         1.860    -1.234    design_1_i/top_0/U0/clk
    SLICE_X113Y103       FDRE                                         r  design_1_i/top_0/U0/pre_leds_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            design_1_i/top_0/U0/scol_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.154ns  (logic 0.323ns (28.007%)  route 0.831ns (71.993%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.699ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.699ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  btn_IBUF[3]_inst/O
                         net (fo=2, routed)           0.322     0.597    design_1_i/top_0/U0/btns[3]
    SLICE_X113Y132       LUT4 (Prop_lut4_I3_O)        0.048     0.645 r  design_1_i/top_0/U0/scol[7]_i_1/O
                         net (fo=8, routed)           0.509     1.154    design_1_i/top_0/U0/scol[7]_i_1_n_0
    SLICE_X110Y109       FDSE                                         r  design_1_i/top_0/U0/scol_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.993    -0.699    design_1_i/top_0/U0/clk
    SLICE_X110Y109       FDSE                                         r  design_1_i/top_0/U0/scol_reg[0]/C

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            design_1_i/top_0/U0/scol_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.154ns  (logic 0.323ns (28.007%)  route 0.831ns (71.993%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.699ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.699ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  btn_IBUF[3]_inst/O
                         net (fo=2, routed)           0.322     0.597    design_1_i/top_0/U0/btns[3]
    SLICE_X113Y132       LUT4 (Prop_lut4_I3_O)        0.048     0.645 r  design_1_i/top_0/U0/scol[7]_i_1/O
                         net (fo=8, routed)           0.509     1.154    design_1_i/top_0/U0/scol[7]_i_1_n_0
    SLICE_X110Y109       FDSE                                         r  design_1_i/top_0/U0/scol_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.993    -0.699    design_1_i/top_0/U0/clk
    SLICE_X110Y109       FDSE                                         r  design_1_i/top_0/U0/scol_reg[7]/C

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            design_1_i/top_0/U0/pre_leds_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.300ns  (logic 0.320ns (24.631%)  route 0.980ns (75.369%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.698ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.698ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  btn_IBUF[3]_inst/O
                         net (fo=2, routed)           0.322     0.597    design_1_i/top_0/U0/btns[3]
    SLICE_X113Y132       LUT4 (Prop_lut4_I2_O)        0.045     0.642 r  design_1_i/top_0/U0/pre_leds[3]_i_1/O
                         net (fo=4, routed)           0.658     1.300    design_1_i/top_0/U0/pre_leds[3]_i_1_n_0
    SLICE_X113Y103       FDRE                                         r  design_1_i/top_0/U0/pre_leds_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.994    -0.698    design_1_i/top_0/U0/clk
    SLICE_X113Y103       FDRE                                         r  design_1_i/top_0/U0/pre_leds_reg[0]/C

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            design_1_i/top_0/U0/pre_leds_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.300ns  (logic 0.320ns (24.631%)  route 0.980ns (75.369%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.698ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.698ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  btn_IBUF[3]_inst/O
                         net (fo=2, routed)           0.322     0.597    design_1_i/top_0/U0/btns[3]
    SLICE_X113Y132       LUT4 (Prop_lut4_I2_O)        0.045     0.642 r  design_1_i/top_0/U0/pre_leds[3]_i_1/O
                         net (fo=4, routed)           0.658     1.300    design_1_i/top_0/U0/pre_leds[3]_i_1_n_0
    SLICE_X113Y103       FDRE                                         r  design_1_i/top_0/U0/pre_leds_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.994    -0.698    design_1_i/top_0/U0/clk
    SLICE_X113Y103       FDRE                                         r  design_1_i/top_0/U0/pre_leds_reg[1]/C

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            design_1_i/top_0/U0/pre_leds_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.300ns  (logic 0.320ns (24.631%)  route 0.980ns (75.369%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.698ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.698ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  btn_IBUF[3]_inst/O
                         net (fo=2, routed)           0.322     0.597    design_1_i/top_0/U0/btns[3]
    SLICE_X113Y132       LUT4 (Prop_lut4_I2_O)        0.045     0.642 r  design_1_i/top_0/U0/pre_leds[3]_i_1/O
                         net (fo=4, routed)           0.658     1.300    design_1_i/top_0/U0/pre_leds[3]_i_1_n_0
    SLICE_X113Y103       FDRE                                         r  design_1_i/top_0/U0/pre_leds_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.994    -0.698    design_1_i/top_0/U0/clk
    SLICE_X113Y103       FDRE                                         r  design_1_i/top_0/U0/pre_leds_reg[2]/C

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            design_1_i/top_0/U0/pre_leds_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.300ns  (logic 0.320ns (24.631%)  route 0.980ns (75.369%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.698ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.698ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 f  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  btn_IBUF[3]_inst/O
                         net (fo=2, routed)           0.322     0.597    design_1_i/top_0/U0/btns[3]
    SLICE_X113Y132       LUT4 (Prop_lut4_I2_O)        0.045     0.642 r  design_1_i/top_0/U0/pre_leds[3]_i_1/O
                         net (fo=4, routed)           0.658     1.300    design_1_i/top_0/U0/pre_leds[3]_i_1_n_0
    SLICE_X113Y103       FDRE                                         r  design_1_i/top_0/U0/pre_leds_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.994    -0.698    design_1_i/top_0/U0/clk
    SLICE_X113Y103       FDRE                                         r  design_1_i/top_0/U0/pre_leds_reg[3]/C

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            design_1_i/top_0/U0/scol_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.348ns  (logic 0.323ns (23.980%)  route 1.024ns (76.020%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  btn_IBUF[3]_inst/O
                         net (fo=2, routed)           0.322     0.597    design_1_i/top_0/U0/btns[3]
    SLICE_X113Y132       LUT4 (Prop_lut4_I3_O)        0.048     0.645 r  design_1_i/top_0/U0/scol[7]_i_1/O
                         net (fo=8, routed)           0.703     1.348    design_1_i/top_0/U0/scol[7]_i_1_n_0
    SLICE_X106Y108       FDSE                                         r  design_1_i/top_0/U0/scol_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.990    -0.702    design_1_i/top_0/U0/clk
    SLICE_X106Y108       FDSE                                         r  design_1_i/top_0/U0/scol_reg[1]/C

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            design_1_i/top_0/U0/scol_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.348ns  (logic 0.323ns (23.980%)  route 1.024ns (76.020%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  btn_IBUF[3]_inst/O
                         net (fo=2, routed)           0.322     0.597    design_1_i/top_0/U0/btns[3]
    SLICE_X113Y132       LUT4 (Prop_lut4_I3_O)        0.048     0.645 r  design_1_i/top_0/U0/scol[7]_i_1/O
                         net (fo=8, routed)           0.703     1.348    design_1_i/top_0/U0/scol[7]_i_1_n_0
    SLICE_X106Y108       FDSE                                         r  design_1_i/top_0/U0/scol_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.990    -0.702    design_1_i/top_0/U0/clk
    SLICE_X106Y108       FDSE                                         r  design_1_i/top_0/U0/scol_reg[2]/C

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            design_1_i/top_0/U0/scol_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.353ns  (logic 0.323ns (23.891%)  route 1.029ns (76.109%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  btn_IBUF[3]_inst/O
                         net (fo=2, routed)           0.322     0.597    design_1_i/top_0/U0/btns[3]
    SLICE_X113Y132       LUT4 (Prop_lut4_I3_O)        0.048     0.645 r  design_1_i/top_0/U0/scol[7]_i_1/O
                         net (fo=8, routed)           0.708     1.353    design_1_i/top_0/U0/scol[7]_i_1_n_0
    SLICE_X106Y107       FDSE                                         r  design_1_i/top_0/U0/scol_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.990    -0.702    design_1_i/top_0/U0/clk
    SLICE_X106Y107       FDSE                                         r  design_1_i/top_0/U0/scol_reg[4]/C

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            design_1_i/top_0/U0/scol_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.353ns  (logic 0.323ns (23.891%)  route 1.029ns (76.109%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    L19                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  btn_IBUF[3]_inst/O
                         net (fo=2, routed)           0.322     0.597    design_1_i/top_0/U0/btns[3]
    SLICE_X113Y132       LUT4 (Prop_lut4_I3_O)        0.048     0.645 r  design_1_i/top_0/U0/scol[7]_i_1/O
                         net (fo=8, routed)           0.708     1.353    design_1_i/top_0/U0/scol[7]_i_1_n_0
    SLICE_X106Y107       FDSE                                         r  design_1_i/top_0/U0/scol_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    U18                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.934    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.231    -2.297 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -1.721    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.692 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=354, routed)         0.990    -0.702    design_1_i/top_0/U0/clk
    SLICE_X106Y107       FDSE                                         r  design_1_i/top_0/U0/scol_reg[5]/C





