vhdl xil_defaultlib  \
"../../../bd/hdmi_block/ip/hdmi_block_microblaze_0_0/sim/hdmi_block_microblaze_0_0.vhd" \
"../../../bd/hdmi_block/ip/hdmi_block_dlmb_v10_0/sim/hdmi_block_dlmb_v10_0.vhd" \
"../../../bd/hdmi_block/ip/hdmi_block_ilmb_v10_0/sim/hdmi_block_ilmb_v10_0.vhd" \
"../../../bd/hdmi_block/ip/hdmi_block_dlmb_bram_if_cntlr_0/sim/hdmi_block_dlmb_bram_if_cntlr_0.vhd" \
"../../../bd/hdmi_block/ip/hdmi_block_ilmb_bram_if_cntlr_0/sim/hdmi_block_ilmb_bram_if_cntlr_0.vhd" \
"../../../bd/hdmi_block/ip/hdmi_block_microblaze_0_axi_intc_0/sim/hdmi_block_microblaze_0_axi_intc_0.vhd" \
"../../../bd/hdmi_block/ip/hdmi_block_mdm_1_0/sim/hdmi_block_mdm_1_0.vhd" \
"../../../bd/hdmi_block/ip/hdmi_block_rst_clk_wiz_1_100M_0/sim/hdmi_block_rst_clk_wiz_1_100M_0.vhd" \
"../../../bd/hdmi_block/ip/hdmi_block_axi_uartlite_0_0/sim/hdmi_block_axi_uartlite_0_0.vhd" \

nosort
