[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"generated"
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~ALU|ALU>io_resultBranch",
    "sources":[
      "~ALU|ALU>io_bundleAluControl_ctrlOP",
      "~ALU|ALU>io_bundleAluControl_ctrlBranch",
      "~ALU|ALU>io_bundleAluControl_ctrlJAL",
      "~ALU|ALU>io_pc",
      "~ALU|ALU>io_dataRead1",
      "~ALU|ALU>io_bundleAluControl_ctrlALUSrc",
      "~ALU|ALU>io_imm",
      "~ALU|ALU>io_dataRead2",
      "~ALU|ALU>io_bundleAluControl_ctrlSigned"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~ALU|ALU>io_resultAlu",
    "sources":[
      "~ALU|ALU>io_bundleAluControl_ctrlOP",
      "~ALU|ALU>io_bundleAluControl_ctrlJAL",
      "~ALU|ALU>io_pc",
      "~ALU|ALU>io_dataRead1",
      "~ALU|ALU>io_bundleAluControl_ctrlALUSrc",
      "~ALU|ALU>io_imm",
      "~ALU|ALU>io_dataRead2",
      "~ALU|ALU>io_bundleAluControl_ctrlBranch",
      "~ALU|ALU>io_bundleAluControl_ctrlSigned"
    ]
  }
]