
test_1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005ce8  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000130  08005da8  08005da8  00015da8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005ed8  08005ed8  0002006c  2**0
                  CONTENTS
  4 .ARM          00000000  08005ed8  08005ed8  0002006c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005ed8  08005ed8  0002006c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005ed8  08005ed8  00015ed8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005edc  08005edc  00015edc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000006c  20000000  08005ee0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000220  2000006c  08005f4c  0002006c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000028c  08005f4c  0002028c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002006c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000094d0  00000000  00000000  00020094  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001a17  00000000  00000000  00029564  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a20  00000000  00000000  0002af80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000948  00000000  00000000  0002b9a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000dc48  00000000  00000000  0002c2e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000bfbf  00000000  00000000  00039f30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00048e48  00000000  00000000  00045eef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0008ed37  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002774  00000000  00000000  0008ed88  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000006c 	.word	0x2000006c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08005d90 	.word	0x08005d90

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000070 	.word	0x20000070
 8000104:	08005d90 	.word	0x08005d90

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f8f0 	bl	80003f0 <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__divsi3>:
 800021c:	4603      	mov	r3, r0
 800021e:	430b      	orrs	r3, r1
 8000220:	d47f      	bmi.n	8000322 <__divsi3+0x106>
 8000222:	2200      	movs	r2, #0
 8000224:	0843      	lsrs	r3, r0, #1
 8000226:	428b      	cmp	r3, r1
 8000228:	d374      	bcc.n	8000314 <__divsi3+0xf8>
 800022a:	0903      	lsrs	r3, r0, #4
 800022c:	428b      	cmp	r3, r1
 800022e:	d35f      	bcc.n	80002f0 <__divsi3+0xd4>
 8000230:	0a03      	lsrs	r3, r0, #8
 8000232:	428b      	cmp	r3, r1
 8000234:	d344      	bcc.n	80002c0 <__divsi3+0xa4>
 8000236:	0b03      	lsrs	r3, r0, #12
 8000238:	428b      	cmp	r3, r1
 800023a:	d328      	bcc.n	800028e <__divsi3+0x72>
 800023c:	0c03      	lsrs	r3, r0, #16
 800023e:	428b      	cmp	r3, r1
 8000240:	d30d      	bcc.n	800025e <__divsi3+0x42>
 8000242:	22ff      	movs	r2, #255	; 0xff
 8000244:	0209      	lsls	r1, r1, #8
 8000246:	ba12      	rev	r2, r2
 8000248:	0c03      	lsrs	r3, r0, #16
 800024a:	428b      	cmp	r3, r1
 800024c:	d302      	bcc.n	8000254 <__divsi3+0x38>
 800024e:	1212      	asrs	r2, r2, #8
 8000250:	0209      	lsls	r1, r1, #8
 8000252:	d065      	beq.n	8000320 <__divsi3+0x104>
 8000254:	0b03      	lsrs	r3, r0, #12
 8000256:	428b      	cmp	r3, r1
 8000258:	d319      	bcc.n	800028e <__divsi3+0x72>
 800025a:	e000      	b.n	800025e <__divsi3+0x42>
 800025c:	0a09      	lsrs	r1, r1, #8
 800025e:	0bc3      	lsrs	r3, r0, #15
 8000260:	428b      	cmp	r3, r1
 8000262:	d301      	bcc.n	8000268 <__divsi3+0x4c>
 8000264:	03cb      	lsls	r3, r1, #15
 8000266:	1ac0      	subs	r0, r0, r3
 8000268:	4152      	adcs	r2, r2
 800026a:	0b83      	lsrs	r3, r0, #14
 800026c:	428b      	cmp	r3, r1
 800026e:	d301      	bcc.n	8000274 <__divsi3+0x58>
 8000270:	038b      	lsls	r3, r1, #14
 8000272:	1ac0      	subs	r0, r0, r3
 8000274:	4152      	adcs	r2, r2
 8000276:	0b43      	lsrs	r3, r0, #13
 8000278:	428b      	cmp	r3, r1
 800027a:	d301      	bcc.n	8000280 <__divsi3+0x64>
 800027c:	034b      	lsls	r3, r1, #13
 800027e:	1ac0      	subs	r0, r0, r3
 8000280:	4152      	adcs	r2, r2
 8000282:	0b03      	lsrs	r3, r0, #12
 8000284:	428b      	cmp	r3, r1
 8000286:	d301      	bcc.n	800028c <__divsi3+0x70>
 8000288:	030b      	lsls	r3, r1, #12
 800028a:	1ac0      	subs	r0, r0, r3
 800028c:	4152      	adcs	r2, r2
 800028e:	0ac3      	lsrs	r3, r0, #11
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x7c>
 8000294:	02cb      	lsls	r3, r1, #11
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0a83      	lsrs	r3, r0, #10
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x88>
 80002a0:	028b      	lsls	r3, r1, #10
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0a43      	lsrs	r3, r0, #9
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x94>
 80002ac:	024b      	lsls	r3, r1, #9
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0a03      	lsrs	r3, r0, #8
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0xa0>
 80002b8:	020b      	lsls	r3, r1, #8
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	d2cd      	bcs.n	800025c <__divsi3+0x40>
 80002c0:	09c3      	lsrs	r3, r0, #7
 80002c2:	428b      	cmp	r3, r1
 80002c4:	d301      	bcc.n	80002ca <__divsi3+0xae>
 80002c6:	01cb      	lsls	r3, r1, #7
 80002c8:	1ac0      	subs	r0, r0, r3
 80002ca:	4152      	adcs	r2, r2
 80002cc:	0983      	lsrs	r3, r0, #6
 80002ce:	428b      	cmp	r3, r1
 80002d0:	d301      	bcc.n	80002d6 <__divsi3+0xba>
 80002d2:	018b      	lsls	r3, r1, #6
 80002d4:	1ac0      	subs	r0, r0, r3
 80002d6:	4152      	adcs	r2, r2
 80002d8:	0943      	lsrs	r3, r0, #5
 80002da:	428b      	cmp	r3, r1
 80002dc:	d301      	bcc.n	80002e2 <__divsi3+0xc6>
 80002de:	014b      	lsls	r3, r1, #5
 80002e0:	1ac0      	subs	r0, r0, r3
 80002e2:	4152      	adcs	r2, r2
 80002e4:	0903      	lsrs	r3, r0, #4
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d301      	bcc.n	80002ee <__divsi3+0xd2>
 80002ea:	010b      	lsls	r3, r1, #4
 80002ec:	1ac0      	subs	r0, r0, r3
 80002ee:	4152      	adcs	r2, r2
 80002f0:	08c3      	lsrs	r3, r0, #3
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xde>
 80002f6:	00cb      	lsls	r3, r1, #3
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	0883      	lsrs	r3, r0, #2
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xea>
 8000302:	008b      	lsls	r3, r1, #2
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0843      	lsrs	r3, r0, #1
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xf6>
 800030e:	004b      	lsls	r3, r1, #1
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	1a41      	subs	r1, r0, r1
 8000316:	d200      	bcs.n	800031a <__divsi3+0xfe>
 8000318:	4601      	mov	r1, r0
 800031a:	4152      	adcs	r2, r2
 800031c:	4610      	mov	r0, r2
 800031e:	4770      	bx	lr
 8000320:	e05d      	b.n	80003de <__divsi3+0x1c2>
 8000322:	0fca      	lsrs	r2, r1, #31
 8000324:	d000      	beq.n	8000328 <__divsi3+0x10c>
 8000326:	4249      	negs	r1, r1
 8000328:	1003      	asrs	r3, r0, #32
 800032a:	d300      	bcc.n	800032e <__divsi3+0x112>
 800032c:	4240      	negs	r0, r0
 800032e:	4053      	eors	r3, r2
 8000330:	2200      	movs	r2, #0
 8000332:	469c      	mov	ip, r3
 8000334:	0903      	lsrs	r3, r0, #4
 8000336:	428b      	cmp	r3, r1
 8000338:	d32d      	bcc.n	8000396 <__divsi3+0x17a>
 800033a:	0a03      	lsrs	r3, r0, #8
 800033c:	428b      	cmp	r3, r1
 800033e:	d312      	bcc.n	8000366 <__divsi3+0x14a>
 8000340:	22fc      	movs	r2, #252	; 0xfc
 8000342:	0189      	lsls	r1, r1, #6
 8000344:	ba12      	rev	r2, r2
 8000346:	0a03      	lsrs	r3, r0, #8
 8000348:	428b      	cmp	r3, r1
 800034a:	d30c      	bcc.n	8000366 <__divsi3+0x14a>
 800034c:	0189      	lsls	r1, r1, #6
 800034e:	1192      	asrs	r2, r2, #6
 8000350:	428b      	cmp	r3, r1
 8000352:	d308      	bcc.n	8000366 <__divsi3+0x14a>
 8000354:	0189      	lsls	r1, r1, #6
 8000356:	1192      	asrs	r2, r2, #6
 8000358:	428b      	cmp	r3, r1
 800035a:	d304      	bcc.n	8000366 <__divsi3+0x14a>
 800035c:	0189      	lsls	r1, r1, #6
 800035e:	d03a      	beq.n	80003d6 <__divsi3+0x1ba>
 8000360:	1192      	asrs	r2, r2, #6
 8000362:	e000      	b.n	8000366 <__divsi3+0x14a>
 8000364:	0989      	lsrs	r1, r1, #6
 8000366:	09c3      	lsrs	r3, r0, #7
 8000368:	428b      	cmp	r3, r1
 800036a:	d301      	bcc.n	8000370 <__divsi3+0x154>
 800036c:	01cb      	lsls	r3, r1, #7
 800036e:	1ac0      	subs	r0, r0, r3
 8000370:	4152      	adcs	r2, r2
 8000372:	0983      	lsrs	r3, r0, #6
 8000374:	428b      	cmp	r3, r1
 8000376:	d301      	bcc.n	800037c <__divsi3+0x160>
 8000378:	018b      	lsls	r3, r1, #6
 800037a:	1ac0      	subs	r0, r0, r3
 800037c:	4152      	adcs	r2, r2
 800037e:	0943      	lsrs	r3, r0, #5
 8000380:	428b      	cmp	r3, r1
 8000382:	d301      	bcc.n	8000388 <__divsi3+0x16c>
 8000384:	014b      	lsls	r3, r1, #5
 8000386:	1ac0      	subs	r0, r0, r3
 8000388:	4152      	adcs	r2, r2
 800038a:	0903      	lsrs	r3, r0, #4
 800038c:	428b      	cmp	r3, r1
 800038e:	d301      	bcc.n	8000394 <__divsi3+0x178>
 8000390:	010b      	lsls	r3, r1, #4
 8000392:	1ac0      	subs	r0, r0, r3
 8000394:	4152      	adcs	r2, r2
 8000396:	08c3      	lsrs	r3, r0, #3
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x184>
 800039c:	00cb      	lsls	r3, r1, #3
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	0883      	lsrs	r3, r0, #2
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x190>
 80003a8:	008b      	lsls	r3, r1, #2
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	d2d9      	bcs.n	8000364 <__divsi3+0x148>
 80003b0:	0843      	lsrs	r3, r0, #1
 80003b2:	428b      	cmp	r3, r1
 80003b4:	d301      	bcc.n	80003ba <__divsi3+0x19e>
 80003b6:	004b      	lsls	r3, r1, #1
 80003b8:	1ac0      	subs	r0, r0, r3
 80003ba:	4152      	adcs	r2, r2
 80003bc:	1a41      	subs	r1, r0, r1
 80003be:	d200      	bcs.n	80003c2 <__divsi3+0x1a6>
 80003c0:	4601      	mov	r1, r0
 80003c2:	4663      	mov	r3, ip
 80003c4:	4152      	adcs	r2, r2
 80003c6:	105b      	asrs	r3, r3, #1
 80003c8:	4610      	mov	r0, r2
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x1b4>
 80003cc:	4240      	negs	r0, r0
 80003ce:	2b00      	cmp	r3, #0
 80003d0:	d500      	bpl.n	80003d4 <__divsi3+0x1b8>
 80003d2:	4249      	negs	r1, r1
 80003d4:	4770      	bx	lr
 80003d6:	4663      	mov	r3, ip
 80003d8:	105b      	asrs	r3, r3, #1
 80003da:	d300      	bcc.n	80003de <__divsi3+0x1c2>
 80003dc:	4240      	negs	r0, r0
 80003de:	b501      	push	{r0, lr}
 80003e0:	2000      	movs	r0, #0
 80003e2:	f000 f805 	bl	80003f0 <__aeabi_idiv0>
 80003e6:	bd02      	pop	{r1, pc}

080003e8 <__aeabi_idivmod>:
 80003e8:	2900      	cmp	r1, #0
 80003ea:	d0f8      	beq.n	80003de <__divsi3+0x1c2>
 80003ec:	e716      	b.n	800021c <__divsi3>
 80003ee:	4770      	bx	lr

080003f0 <__aeabi_idiv0>:
 80003f0:	4770      	bx	lr
 80003f2:	46c0      	nop			; (mov r8, r8)

080003f4 <__aeabi_cdrcmple>:
 80003f4:	4684      	mov	ip, r0
 80003f6:	0010      	movs	r0, r2
 80003f8:	4662      	mov	r2, ip
 80003fa:	468c      	mov	ip, r1
 80003fc:	0019      	movs	r1, r3
 80003fe:	4663      	mov	r3, ip
 8000400:	e000      	b.n	8000404 <__aeabi_cdcmpeq>
 8000402:	46c0      	nop			; (mov r8, r8)

08000404 <__aeabi_cdcmpeq>:
 8000404:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000406:	f001 f95d 	bl	80016c4 <__ledf2>
 800040a:	2800      	cmp	r0, #0
 800040c:	d401      	bmi.n	8000412 <__aeabi_cdcmpeq+0xe>
 800040e:	2100      	movs	r1, #0
 8000410:	42c8      	cmn	r0, r1
 8000412:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000414 <__aeabi_dcmpeq>:
 8000414:	b510      	push	{r4, lr}
 8000416:	f001 f8ad 	bl	8001574 <__eqdf2>
 800041a:	4240      	negs	r0, r0
 800041c:	3001      	adds	r0, #1
 800041e:	bd10      	pop	{r4, pc}

08000420 <__aeabi_dcmplt>:
 8000420:	b510      	push	{r4, lr}
 8000422:	f001 f94f 	bl	80016c4 <__ledf2>
 8000426:	2800      	cmp	r0, #0
 8000428:	db01      	blt.n	800042e <__aeabi_dcmplt+0xe>
 800042a:	2000      	movs	r0, #0
 800042c:	bd10      	pop	{r4, pc}
 800042e:	2001      	movs	r0, #1
 8000430:	bd10      	pop	{r4, pc}
 8000432:	46c0      	nop			; (mov r8, r8)

08000434 <__aeabi_dcmple>:
 8000434:	b510      	push	{r4, lr}
 8000436:	f001 f945 	bl	80016c4 <__ledf2>
 800043a:	2800      	cmp	r0, #0
 800043c:	dd01      	ble.n	8000442 <__aeabi_dcmple+0xe>
 800043e:	2000      	movs	r0, #0
 8000440:	bd10      	pop	{r4, pc}
 8000442:	2001      	movs	r0, #1
 8000444:	bd10      	pop	{r4, pc}
 8000446:	46c0      	nop			; (mov r8, r8)

08000448 <__aeabi_dcmpgt>:
 8000448:	b510      	push	{r4, lr}
 800044a:	f001 f8d5 	bl	80015f8 <__gedf2>
 800044e:	2800      	cmp	r0, #0
 8000450:	dc01      	bgt.n	8000456 <__aeabi_dcmpgt+0xe>
 8000452:	2000      	movs	r0, #0
 8000454:	bd10      	pop	{r4, pc}
 8000456:	2001      	movs	r0, #1
 8000458:	bd10      	pop	{r4, pc}
 800045a:	46c0      	nop			; (mov r8, r8)

0800045c <__aeabi_dcmpge>:
 800045c:	b510      	push	{r4, lr}
 800045e:	f001 f8cb 	bl	80015f8 <__gedf2>
 8000462:	2800      	cmp	r0, #0
 8000464:	da01      	bge.n	800046a <__aeabi_dcmpge+0xe>
 8000466:	2000      	movs	r0, #0
 8000468:	bd10      	pop	{r4, pc}
 800046a:	2001      	movs	r0, #1
 800046c:	bd10      	pop	{r4, pc}
 800046e:	46c0      	nop			; (mov r8, r8)

08000470 <__aeabi_cfrcmple>:
 8000470:	4684      	mov	ip, r0
 8000472:	0008      	movs	r0, r1
 8000474:	4661      	mov	r1, ip
 8000476:	e7ff      	b.n	8000478 <__aeabi_cfcmpeq>

08000478 <__aeabi_cfcmpeq>:
 8000478:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800047a:	f000 f9b7 	bl	80007ec <__lesf2>
 800047e:	2800      	cmp	r0, #0
 8000480:	d401      	bmi.n	8000486 <__aeabi_cfcmpeq+0xe>
 8000482:	2100      	movs	r1, #0
 8000484:	42c8      	cmn	r0, r1
 8000486:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000488 <__aeabi_fcmpeq>:
 8000488:	b510      	push	{r4, lr}
 800048a:	f000 f943 	bl	8000714 <__eqsf2>
 800048e:	4240      	negs	r0, r0
 8000490:	3001      	adds	r0, #1
 8000492:	bd10      	pop	{r4, pc}

08000494 <__aeabi_fcmplt>:
 8000494:	b510      	push	{r4, lr}
 8000496:	f000 f9a9 	bl	80007ec <__lesf2>
 800049a:	2800      	cmp	r0, #0
 800049c:	db01      	blt.n	80004a2 <__aeabi_fcmplt+0xe>
 800049e:	2000      	movs	r0, #0
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	2001      	movs	r0, #1
 80004a4:	bd10      	pop	{r4, pc}
 80004a6:	46c0      	nop			; (mov r8, r8)

080004a8 <__aeabi_fcmple>:
 80004a8:	b510      	push	{r4, lr}
 80004aa:	f000 f99f 	bl	80007ec <__lesf2>
 80004ae:	2800      	cmp	r0, #0
 80004b0:	dd01      	ble.n	80004b6 <__aeabi_fcmple+0xe>
 80004b2:	2000      	movs	r0, #0
 80004b4:	bd10      	pop	{r4, pc}
 80004b6:	2001      	movs	r0, #1
 80004b8:	bd10      	pop	{r4, pc}
 80004ba:	46c0      	nop			; (mov r8, r8)

080004bc <__aeabi_fcmpgt>:
 80004bc:	b510      	push	{r4, lr}
 80004be:	f000 f94f 	bl	8000760 <__gesf2>
 80004c2:	2800      	cmp	r0, #0
 80004c4:	dc01      	bgt.n	80004ca <__aeabi_fcmpgt+0xe>
 80004c6:	2000      	movs	r0, #0
 80004c8:	bd10      	pop	{r4, pc}
 80004ca:	2001      	movs	r0, #1
 80004cc:	bd10      	pop	{r4, pc}
 80004ce:	46c0      	nop			; (mov r8, r8)

080004d0 <__aeabi_fcmpge>:
 80004d0:	b510      	push	{r4, lr}
 80004d2:	f000 f945 	bl	8000760 <__gesf2>
 80004d6:	2800      	cmp	r0, #0
 80004d8:	da01      	bge.n	80004de <__aeabi_fcmpge+0xe>
 80004da:	2000      	movs	r0, #0
 80004dc:	bd10      	pop	{r4, pc}
 80004de:	2001      	movs	r0, #1
 80004e0:	bd10      	pop	{r4, pc}
 80004e2:	46c0      	nop			; (mov r8, r8)

080004e4 <__aeabi_fdiv>:
 80004e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004e6:	464f      	mov	r7, r9
 80004e8:	4646      	mov	r6, r8
 80004ea:	46d6      	mov	lr, sl
 80004ec:	0245      	lsls	r5, r0, #9
 80004ee:	b5c0      	push	{r6, r7, lr}
 80004f0:	0047      	lsls	r7, r0, #1
 80004f2:	1c0c      	adds	r4, r1, #0
 80004f4:	0a6d      	lsrs	r5, r5, #9
 80004f6:	0e3f      	lsrs	r7, r7, #24
 80004f8:	0fc6      	lsrs	r6, r0, #31
 80004fa:	2f00      	cmp	r7, #0
 80004fc:	d100      	bne.n	8000500 <__aeabi_fdiv+0x1c>
 80004fe:	e070      	b.n	80005e2 <__aeabi_fdiv+0xfe>
 8000500:	2fff      	cmp	r7, #255	; 0xff
 8000502:	d100      	bne.n	8000506 <__aeabi_fdiv+0x22>
 8000504:	e075      	b.n	80005f2 <__aeabi_fdiv+0x10e>
 8000506:	00eb      	lsls	r3, r5, #3
 8000508:	2580      	movs	r5, #128	; 0x80
 800050a:	04ed      	lsls	r5, r5, #19
 800050c:	431d      	orrs	r5, r3
 800050e:	2300      	movs	r3, #0
 8000510:	4699      	mov	r9, r3
 8000512:	469a      	mov	sl, r3
 8000514:	3f7f      	subs	r7, #127	; 0x7f
 8000516:	0260      	lsls	r0, r4, #9
 8000518:	0a43      	lsrs	r3, r0, #9
 800051a:	4698      	mov	r8, r3
 800051c:	0063      	lsls	r3, r4, #1
 800051e:	0e1b      	lsrs	r3, r3, #24
 8000520:	0fe4      	lsrs	r4, r4, #31
 8000522:	2b00      	cmp	r3, #0
 8000524:	d04e      	beq.n	80005c4 <__aeabi_fdiv+0xe0>
 8000526:	2bff      	cmp	r3, #255	; 0xff
 8000528:	d046      	beq.n	80005b8 <__aeabi_fdiv+0xd4>
 800052a:	4642      	mov	r2, r8
 800052c:	00d0      	lsls	r0, r2, #3
 800052e:	2280      	movs	r2, #128	; 0x80
 8000530:	04d2      	lsls	r2, r2, #19
 8000532:	4302      	orrs	r2, r0
 8000534:	4690      	mov	r8, r2
 8000536:	2200      	movs	r2, #0
 8000538:	3b7f      	subs	r3, #127	; 0x7f
 800053a:	0031      	movs	r1, r6
 800053c:	1aff      	subs	r7, r7, r3
 800053e:	464b      	mov	r3, r9
 8000540:	4061      	eors	r1, r4
 8000542:	b2c9      	uxtb	r1, r1
 8000544:	4313      	orrs	r3, r2
 8000546:	2b0f      	cmp	r3, #15
 8000548:	d900      	bls.n	800054c <__aeabi_fdiv+0x68>
 800054a:	e0b5      	b.n	80006b8 <__aeabi_fdiv+0x1d4>
 800054c:	486e      	ldr	r0, [pc, #440]	; (8000708 <__aeabi_fdiv+0x224>)
 800054e:	009b      	lsls	r3, r3, #2
 8000550:	58c3      	ldr	r3, [r0, r3]
 8000552:	469f      	mov	pc, r3
 8000554:	2300      	movs	r3, #0
 8000556:	4698      	mov	r8, r3
 8000558:	0026      	movs	r6, r4
 800055a:	4645      	mov	r5, r8
 800055c:	4692      	mov	sl, r2
 800055e:	4653      	mov	r3, sl
 8000560:	2b02      	cmp	r3, #2
 8000562:	d100      	bne.n	8000566 <__aeabi_fdiv+0x82>
 8000564:	e089      	b.n	800067a <__aeabi_fdiv+0x196>
 8000566:	2b03      	cmp	r3, #3
 8000568:	d100      	bne.n	800056c <__aeabi_fdiv+0x88>
 800056a:	e09e      	b.n	80006aa <__aeabi_fdiv+0x1c6>
 800056c:	2b01      	cmp	r3, #1
 800056e:	d018      	beq.n	80005a2 <__aeabi_fdiv+0xbe>
 8000570:	003b      	movs	r3, r7
 8000572:	337f      	adds	r3, #127	; 0x7f
 8000574:	2b00      	cmp	r3, #0
 8000576:	dd69      	ble.n	800064c <__aeabi_fdiv+0x168>
 8000578:	076a      	lsls	r2, r5, #29
 800057a:	d004      	beq.n	8000586 <__aeabi_fdiv+0xa2>
 800057c:	220f      	movs	r2, #15
 800057e:	402a      	ands	r2, r5
 8000580:	2a04      	cmp	r2, #4
 8000582:	d000      	beq.n	8000586 <__aeabi_fdiv+0xa2>
 8000584:	3504      	adds	r5, #4
 8000586:	012a      	lsls	r2, r5, #4
 8000588:	d503      	bpl.n	8000592 <__aeabi_fdiv+0xae>
 800058a:	4b60      	ldr	r3, [pc, #384]	; (800070c <__aeabi_fdiv+0x228>)
 800058c:	401d      	ands	r5, r3
 800058e:	003b      	movs	r3, r7
 8000590:	3380      	adds	r3, #128	; 0x80
 8000592:	2bfe      	cmp	r3, #254	; 0xfe
 8000594:	dd00      	ble.n	8000598 <__aeabi_fdiv+0xb4>
 8000596:	e070      	b.n	800067a <__aeabi_fdiv+0x196>
 8000598:	01ad      	lsls	r5, r5, #6
 800059a:	0a6d      	lsrs	r5, r5, #9
 800059c:	b2d8      	uxtb	r0, r3
 800059e:	e002      	b.n	80005a6 <__aeabi_fdiv+0xc2>
 80005a0:	000e      	movs	r6, r1
 80005a2:	2000      	movs	r0, #0
 80005a4:	2500      	movs	r5, #0
 80005a6:	05c0      	lsls	r0, r0, #23
 80005a8:	4328      	orrs	r0, r5
 80005aa:	07f6      	lsls	r6, r6, #31
 80005ac:	4330      	orrs	r0, r6
 80005ae:	bce0      	pop	{r5, r6, r7}
 80005b0:	46ba      	mov	sl, r7
 80005b2:	46b1      	mov	r9, r6
 80005b4:	46a8      	mov	r8, r5
 80005b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80005b8:	4643      	mov	r3, r8
 80005ba:	2b00      	cmp	r3, #0
 80005bc:	d13f      	bne.n	800063e <__aeabi_fdiv+0x15a>
 80005be:	2202      	movs	r2, #2
 80005c0:	3fff      	subs	r7, #255	; 0xff
 80005c2:	e003      	b.n	80005cc <__aeabi_fdiv+0xe8>
 80005c4:	4643      	mov	r3, r8
 80005c6:	2b00      	cmp	r3, #0
 80005c8:	d12d      	bne.n	8000626 <__aeabi_fdiv+0x142>
 80005ca:	2201      	movs	r2, #1
 80005cc:	0031      	movs	r1, r6
 80005ce:	464b      	mov	r3, r9
 80005d0:	4061      	eors	r1, r4
 80005d2:	b2c9      	uxtb	r1, r1
 80005d4:	4313      	orrs	r3, r2
 80005d6:	2b0f      	cmp	r3, #15
 80005d8:	d834      	bhi.n	8000644 <__aeabi_fdiv+0x160>
 80005da:	484d      	ldr	r0, [pc, #308]	; (8000710 <__aeabi_fdiv+0x22c>)
 80005dc:	009b      	lsls	r3, r3, #2
 80005de:	58c3      	ldr	r3, [r0, r3]
 80005e0:	469f      	mov	pc, r3
 80005e2:	2d00      	cmp	r5, #0
 80005e4:	d113      	bne.n	800060e <__aeabi_fdiv+0x12a>
 80005e6:	2304      	movs	r3, #4
 80005e8:	4699      	mov	r9, r3
 80005ea:	3b03      	subs	r3, #3
 80005ec:	2700      	movs	r7, #0
 80005ee:	469a      	mov	sl, r3
 80005f0:	e791      	b.n	8000516 <__aeabi_fdiv+0x32>
 80005f2:	2d00      	cmp	r5, #0
 80005f4:	d105      	bne.n	8000602 <__aeabi_fdiv+0x11e>
 80005f6:	2308      	movs	r3, #8
 80005f8:	4699      	mov	r9, r3
 80005fa:	3b06      	subs	r3, #6
 80005fc:	27ff      	movs	r7, #255	; 0xff
 80005fe:	469a      	mov	sl, r3
 8000600:	e789      	b.n	8000516 <__aeabi_fdiv+0x32>
 8000602:	230c      	movs	r3, #12
 8000604:	4699      	mov	r9, r3
 8000606:	3b09      	subs	r3, #9
 8000608:	27ff      	movs	r7, #255	; 0xff
 800060a:	469a      	mov	sl, r3
 800060c:	e783      	b.n	8000516 <__aeabi_fdiv+0x32>
 800060e:	0028      	movs	r0, r5
 8000610:	f001 ffb6 	bl	8002580 <__clzsi2>
 8000614:	2776      	movs	r7, #118	; 0x76
 8000616:	1f43      	subs	r3, r0, #5
 8000618:	409d      	lsls	r5, r3
 800061a:	2300      	movs	r3, #0
 800061c:	427f      	negs	r7, r7
 800061e:	4699      	mov	r9, r3
 8000620:	469a      	mov	sl, r3
 8000622:	1a3f      	subs	r7, r7, r0
 8000624:	e777      	b.n	8000516 <__aeabi_fdiv+0x32>
 8000626:	4640      	mov	r0, r8
 8000628:	f001 ffaa 	bl	8002580 <__clzsi2>
 800062c:	4642      	mov	r2, r8
 800062e:	1f43      	subs	r3, r0, #5
 8000630:	409a      	lsls	r2, r3
 8000632:	2376      	movs	r3, #118	; 0x76
 8000634:	425b      	negs	r3, r3
 8000636:	4690      	mov	r8, r2
 8000638:	1a1b      	subs	r3, r3, r0
 800063a:	2200      	movs	r2, #0
 800063c:	e77d      	b.n	800053a <__aeabi_fdiv+0x56>
 800063e:	23ff      	movs	r3, #255	; 0xff
 8000640:	2203      	movs	r2, #3
 8000642:	e77a      	b.n	800053a <__aeabi_fdiv+0x56>
 8000644:	000e      	movs	r6, r1
 8000646:	20ff      	movs	r0, #255	; 0xff
 8000648:	2500      	movs	r5, #0
 800064a:	e7ac      	b.n	80005a6 <__aeabi_fdiv+0xc2>
 800064c:	2001      	movs	r0, #1
 800064e:	1ac0      	subs	r0, r0, r3
 8000650:	281b      	cmp	r0, #27
 8000652:	dca6      	bgt.n	80005a2 <__aeabi_fdiv+0xbe>
 8000654:	379e      	adds	r7, #158	; 0x9e
 8000656:	002a      	movs	r2, r5
 8000658:	40bd      	lsls	r5, r7
 800065a:	40c2      	lsrs	r2, r0
 800065c:	1e6b      	subs	r3, r5, #1
 800065e:	419d      	sbcs	r5, r3
 8000660:	4315      	orrs	r5, r2
 8000662:	076b      	lsls	r3, r5, #29
 8000664:	d004      	beq.n	8000670 <__aeabi_fdiv+0x18c>
 8000666:	230f      	movs	r3, #15
 8000668:	402b      	ands	r3, r5
 800066a:	2b04      	cmp	r3, #4
 800066c:	d000      	beq.n	8000670 <__aeabi_fdiv+0x18c>
 800066e:	3504      	adds	r5, #4
 8000670:	016b      	lsls	r3, r5, #5
 8000672:	d544      	bpl.n	80006fe <__aeabi_fdiv+0x21a>
 8000674:	2001      	movs	r0, #1
 8000676:	2500      	movs	r5, #0
 8000678:	e795      	b.n	80005a6 <__aeabi_fdiv+0xc2>
 800067a:	20ff      	movs	r0, #255	; 0xff
 800067c:	2500      	movs	r5, #0
 800067e:	e792      	b.n	80005a6 <__aeabi_fdiv+0xc2>
 8000680:	2580      	movs	r5, #128	; 0x80
 8000682:	2600      	movs	r6, #0
 8000684:	20ff      	movs	r0, #255	; 0xff
 8000686:	03ed      	lsls	r5, r5, #15
 8000688:	e78d      	b.n	80005a6 <__aeabi_fdiv+0xc2>
 800068a:	2300      	movs	r3, #0
 800068c:	4698      	mov	r8, r3
 800068e:	2080      	movs	r0, #128	; 0x80
 8000690:	03c0      	lsls	r0, r0, #15
 8000692:	4205      	tst	r5, r0
 8000694:	d009      	beq.n	80006aa <__aeabi_fdiv+0x1c6>
 8000696:	4643      	mov	r3, r8
 8000698:	4203      	tst	r3, r0
 800069a:	d106      	bne.n	80006aa <__aeabi_fdiv+0x1c6>
 800069c:	4645      	mov	r5, r8
 800069e:	4305      	orrs	r5, r0
 80006a0:	026d      	lsls	r5, r5, #9
 80006a2:	0026      	movs	r6, r4
 80006a4:	20ff      	movs	r0, #255	; 0xff
 80006a6:	0a6d      	lsrs	r5, r5, #9
 80006a8:	e77d      	b.n	80005a6 <__aeabi_fdiv+0xc2>
 80006aa:	2080      	movs	r0, #128	; 0x80
 80006ac:	03c0      	lsls	r0, r0, #15
 80006ae:	4305      	orrs	r5, r0
 80006b0:	026d      	lsls	r5, r5, #9
 80006b2:	20ff      	movs	r0, #255	; 0xff
 80006b4:	0a6d      	lsrs	r5, r5, #9
 80006b6:	e776      	b.n	80005a6 <__aeabi_fdiv+0xc2>
 80006b8:	4642      	mov	r2, r8
 80006ba:	016b      	lsls	r3, r5, #5
 80006bc:	0150      	lsls	r0, r2, #5
 80006be:	4283      	cmp	r3, r0
 80006c0:	d219      	bcs.n	80006f6 <__aeabi_fdiv+0x212>
 80006c2:	221b      	movs	r2, #27
 80006c4:	2500      	movs	r5, #0
 80006c6:	3f01      	subs	r7, #1
 80006c8:	2601      	movs	r6, #1
 80006ca:	001c      	movs	r4, r3
 80006cc:	006d      	lsls	r5, r5, #1
 80006ce:	005b      	lsls	r3, r3, #1
 80006d0:	2c00      	cmp	r4, #0
 80006d2:	db01      	blt.n	80006d8 <__aeabi_fdiv+0x1f4>
 80006d4:	4298      	cmp	r0, r3
 80006d6:	d801      	bhi.n	80006dc <__aeabi_fdiv+0x1f8>
 80006d8:	1a1b      	subs	r3, r3, r0
 80006da:	4335      	orrs	r5, r6
 80006dc:	3a01      	subs	r2, #1
 80006de:	2a00      	cmp	r2, #0
 80006e0:	d1f3      	bne.n	80006ca <__aeabi_fdiv+0x1e6>
 80006e2:	1e5a      	subs	r2, r3, #1
 80006e4:	4193      	sbcs	r3, r2
 80006e6:	431d      	orrs	r5, r3
 80006e8:	003b      	movs	r3, r7
 80006ea:	337f      	adds	r3, #127	; 0x7f
 80006ec:	000e      	movs	r6, r1
 80006ee:	2b00      	cmp	r3, #0
 80006f0:	dd00      	ble.n	80006f4 <__aeabi_fdiv+0x210>
 80006f2:	e741      	b.n	8000578 <__aeabi_fdiv+0x94>
 80006f4:	e7aa      	b.n	800064c <__aeabi_fdiv+0x168>
 80006f6:	221a      	movs	r2, #26
 80006f8:	2501      	movs	r5, #1
 80006fa:	1a1b      	subs	r3, r3, r0
 80006fc:	e7e4      	b.n	80006c8 <__aeabi_fdiv+0x1e4>
 80006fe:	01ad      	lsls	r5, r5, #6
 8000700:	2000      	movs	r0, #0
 8000702:	0a6d      	lsrs	r5, r5, #9
 8000704:	e74f      	b.n	80005a6 <__aeabi_fdiv+0xc2>
 8000706:	46c0      	nop			; (mov r8, r8)
 8000708:	08005dc8 	.word	0x08005dc8
 800070c:	f7ffffff 	.word	0xf7ffffff
 8000710:	08005e08 	.word	0x08005e08

08000714 <__eqsf2>:
 8000714:	b570      	push	{r4, r5, r6, lr}
 8000716:	0042      	lsls	r2, r0, #1
 8000718:	0245      	lsls	r5, r0, #9
 800071a:	024e      	lsls	r6, r1, #9
 800071c:	004c      	lsls	r4, r1, #1
 800071e:	0fc3      	lsrs	r3, r0, #31
 8000720:	0a6d      	lsrs	r5, r5, #9
 8000722:	2001      	movs	r0, #1
 8000724:	0e12      	lsrs	r2, r2, #24
 8000726:	0a76      	lsrs	r6, r6, #9
 8000728:	0e24      	lsrs	r4, r4, #24
 800072a:	0fc9      	lsrs	r1, r1, #31
 800072c:	2aff      	cmp	r2, #255	; 0xff
 800072e:	d006      	beq.n	800073e <__eqsf2+0x2a>
 8000730:	2cff      	cmp	r4, #255	; 0xff
 8000732:	d003      	beq.n	800073c <__eqsf2+0x28>
 8000734:	42a2      	cmp	r2, r4
 8000736:	d101      	bne.n	800073c <__eqsf2+0x28>
 8000738:	42b5      	cmp	r5, r6
 800073a:	d006      	beq.n	800074a <__eqsf2+0x36>
 800073c:	bd70      	pop	{r4, r5, r6, pc}
 800073e:	2d00      	cmp	r5, #0
 8000740:	d1fc      	bne.n	800073c <__eqsf2+0x28>
 8000742:	2cff      	cmp	r4, #255	; 0xff
 8000744:	d1fa      	bne.n	800073c <__eqsf2+0x28>
 8000746:	2e00      	cmp	r6, #0
 8000748:	d1f8      	bne.n	800073c <__eqsf2+0x28>
 800074a:	428b      	cmp	r3, r1
 800074c:	d006      	beq.n	800075c <__eqsf2+0x48>
 800074e:	2001      	movs	r0, #1
 8000750:	2a00      	cmp	r2, #0
 8000752:	d1f3      	bne.n	800073c <__eqsf2+0x28>
 8000754:	0028      	movs	r0, r5
 8000756:	1e43      	subs	r3, r0, #1
 8000758:	4198      	sbcs	r0, r3
 800075a:	e7ef      	b.n	800073c <__eqsf2+0x28>
 800075c:	2000      	movs	r0, #0
 800075e:	e7ed      	b.n	800073c <__eqsf2+0x28>

08000760 <__gesf2>:
 8000760:	b570      	push	{r4, r5, r6, lr}
 8000762:	0042      	lsls	r2, r0, #1
 8000764:	0245      	lsls	r5, r0, #9
 8000766:	024e      	lsls	r6, r1, #9
 8000768:	004c      	lsls	r4, r1, #1
 800076a:	0fc3      	lsrs	r3, r0, #31
 800076c:	0a6d      	lsrs	r5, r5, #9
 800076e:	0e12      	lsrs	r2, r2, #24
 8000770:	0a76      	lsrs	r6, r6, #9
 8000772:	0e24      	lsrs	r4, r4, #24
 8000774:	0fc8      	lsrs	r0, r1, #31
 8000776:	2aff      	cmp	r2, #255	; 0xff
 8000778:	d01b      	beq.n	80007b2 <__gesf2+0x52>
 800077a:	2cff      	cmp	r4, #255	; 0xff
 800077c:	d00e      	beq.n	800079c <__gesf2+0x3c>
 800077e:	2a00      	cmp	r2, #0
 8000780:	d11b      	bne.n	80007ba <__gesf2+0x5a>
 8000782:	2c00      	cmp	r4, #0
 8000784:	d101      	bne.n	800078a <__gesf2+0x2a>
 8000786:	2e00      	cmp	r6, #0
 8000788:	d01c      	beq.n	80007c4 <__gesf2+0x64>
 800078a:	2d00      	cmp	r5, #0
 800078c:	d00c      	beq.n	80007a8 <__gesf2+0x48>
 800078e:	4283      	cmp	r3, r0
 8000790:	d01c      	beq.n	80007cc <__gesf2+0x6c>
 8000792:	2102      	movs	r1, #2
 8000794:	1e58      	subs	r0, r3, #1
 8000796:	4008      	ands	r0, r1
 8000798:	3801      	subs	r0, #1
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	2e00      	cmp	r6, #0
 800079e:	d122      	bne.n	80007e6 <__gesf2+0x86>
 80007a0:	2a00      	cmp	r2, #0
 80007a2:	d1f4      	bne.n	800078e <__gesf2+0x2e>
 80007a4:	2d00      	cmp	r5, #0
 80007a6:	d1f2      	bne.n	800078e <__gesf2+0x2e>
 80007a8:	2800      	cmp	r0, #0
 80007aa:	d1f6      	bne.n	800079a <__gesf2+0x3a>
 80007ac:	2001      	movs	r0, #1
 80007ae:	4240      	negs	r0, r0
 80007b0:	e7f3      	b.n	800079a <__gesf2+0x3a>
 80007b2:	2d00      	cmp	r5, #0
 80007b4:	d117      	bne.n	80007e6 <__gesf2+0x86>
 80007b6:	2cff      	cmp	r4, #255	; 0xff
 80007b8:	d0f0      	beq.n	800079c <__gesf2+0x3c>
 80007ba:	2c00      	cmp	r4, #0
 80007bc:	d1e7      	bne.n	800078e <__gesf2+0x2e>
 80007be:	2e00      	cmp	r6, #0
 80007c0:	d1e5      	bne.n	800078e <__gesf2+0x2e>
 80007c2:	e7e6      	b.n	8000792 <__gesf2+0x32>
 80007c4:	2000      	movs	r0, #0
 80007c6:	2d00      	cmp	r5, #0
 80007c8:	d0e7      	beq.n	800079a <__gesf2+0x3a>
 80007ca:	e7e2      	b.n	8000792 <__gesf2+0x32>
 80007cc:	42a2      	cmp	r2, r4
 80007ce:	dc05      	bgt.n	80007dc <__gesf2+0x7c>
 80007d0:	dbea      	blt.n	80007a8 <__gesf2+0x48>
 80007d2:	42b5      	cmp	r5, r6
 80007d4:	d802      	bhi.n	80007dc <__gesf2+0x7c>
 80007d6:	d3e7      	bcc.n	80007a8 <__gesf2+0x48>
 80007d8:	2000      	movs	r0, #0
 80007da:	e7de      	b.n	800079a <__gesf2+0x3a>
 80007dc:	4243      	negs	r3, r0
 80007de:	4158      	adcs	r0, r3
 80007e0:	0040      	lsls	r0, r0, #1
 80007e2:	3801      	subs	r0, #1
 80007e4:	e7d9      	b.n	800079a <__gesf2+0x3a>
 80007e6:	2002      	movs	r0, #2
 80007e8:	4240      	negs	r0, r0
 80007ea:	e7d6      	b.n	800079a <__gesf2+0x3a>

080007ec <__lesf2>:
 80007ec:	b570      	push	{r4, r5, r6, lr}
 80007ee:	0042      	lsls	r2, r0, #1
 80007f0:	0245      	lsls	r5, r0, #9
 80007f2:	024e      	lsls	r6, r1, #9
 80007f4:	004c      	lsls	r4, r1, #1
 80007f6:	0fc3      	lsrs	r3, r0, #31
 80007f8:	0a6d      	lsrs	r5, r5, #9
 80007fa:	0e12      	lsrs	r2, r2, #24
 80007fc:	0a76      	lsrs	r6, r6, #9
 80007fe:	0e24      	lsrs	r4, r4, #24
 8000800:	0fc8      	lsrs	r0, r1, #31
 8000802:	2aff      	cmp	r2, #255	; 0xff
 8000804:	d00b      	beq.n	800081e <__lesf2+0x32>
 8000806:	2cff      	cmp	r4, #255	; 0xff
 8000808:	d00d      	beq.n	8000826 <__lesf2+0x3a>
 800080a:	2a00      	cmp	r2, #0
 800080c:	d11f      	bne.n	800084e <__lesf2+0x62>
 800080e:	2c00      	cmp	r4, #0
 8000810:	d116      	bne.n	8000840 <__lesf2+0x54>
 8000812:	2e00      	cmp	r6, #0
 8000814:	d114      	bne.n	8000840 <__lesf2+0x54>
 8000816:	2000      	movs	r0, #0
 8000818:	2d00      	cmp	r5, #0
 800081a:	d010      	beq.n	800083e <__lesf2+0x52>
 800081c:	e009      	b.n	8000832 <__lesf2+0x46>
 800081e:	2d00      	cmp	r5, #0
 8000820:	d10c      	bne.n	800083c <__lesf2+0x50>
 8000822:	2cff      	cmp	r4, #255	; 0xff
 8000824:	d113      	bne.n	800084e <__lesf2+0x62>
 8000826:	2e00      	cmp	r6, #0
 8000828:	d108      	bne.n	800083c <__lesf2+0x50>
 800082a:	2a00      	cmp	r2, #0
 800082c:	d008      	beq.n	8000840 <__lesf2+0x54>
 800082e:	4283      	cmp	r3, r0
 8000830:	d012      	beq.n	8000858 <__lesf2+0x6c>
 8000832:	2102      	movs	r1, #2
 8000834:	1e58      	subs	r0, r3, #1
 8000836:	4008      	ands	r0, r1
 8000838:	3801      	subs	r0, #1
 800083a:	e000      	b.n	800083e <__lesf2+0x52>
 800083c:	2002      	movs	r0, #2
 800083e:	bd70      	pop	{r4, r5, r6, pc}
 8000840:	2d00      	cmp	r5, #0
 8000842:	d1f4      	bne.n	800082e <__lesf2+0x42>
 8000844:	2800      	cmp	r0, #0
 8000846:	d1fa      	bne.n	800083e <__lesf2+0x52>
 8000848:	2001      	movs	r0, #1
 800084a:	4240      	negs	r0, r0
 800084c:	e7f7      	b.n	800083e <__lesf2+0x52>
 800084e:	2c00      	cmp	r4, #0
 8000850:	d1ed      	bne.n	800082e <__lesf2+0x42>
 8000852:	2e00      	cmp	r6, #0
 8000854:	d1eb      	bne.n	800082e <__lesf2+0x42>
 8000856:	e7ec      	b.n	8000832 <__lesf2+0x46>
 8000858:	42a2      	cmp	r2, r4
 800085a:	dc05      	bgt.n	8000868 <__lesf2+0x7c>
 800085c:	dbf2      	blt.n	8000844 <__lesf2+0x58>
 800085e:	42b5      	cmp	r5, r6
 8000860:	d802      	bhi.n	8000868 <__lesf2+0x7c>
 8000862:	d3ef      	bcc.n	8000844 <__lesf2+0x58>
 8000864:	2000      	movs	r0, #0
 8000866:	e7ea      	b.n	800083e <__lesf2+0x52>
 8000868:	4243      	negs	r3, r0
 800086a:	4158      	adcs	r0, r3
 800086c:	0040      	lsls	r0, r0, #1
 800086e:	3801      	subs	r0, #1
 8000870:	e7e5      	b.n	800083e <__lesf2+0x52>
 8000872:	46c0      	nop			; (mov r8, r8)

08000874 <__aeabi_i2f>:
 8000874:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000876:	2800      	cmp	r0, #0
 8000878:	d013      	beq.n	80008a2 <__aeabi_i2f+0x2e>
 800087a:	17c3      	asrs	r3, r0, #31
 800087c:	18c6      	adds	r6, r0, r3
 800087e:	405e      	eors	r6, r3
 8000880:	0fc4      	lsrs	r4, r0, #31
 8000882:	0030      	movs	r0, r6
 8000884:	f001 fe7c 	bl	8002580 <__clzsi2>
 8000888:	239e      	movs	r3, #158	; 0x9e
 800088a:	0005      	movs	r5, r0
 800088c:	1a1b      	subs	r3, r3, r0
 800088e:	2b96      	cmp	r3, #150	; 0x96
 8000890:	dc0f      	bgt.n	80008b2 <__aeabi_i2f+0x3e>
 8000892:	2808      	cmp	r0, #8
 8000894:	dd01      	ble.n	800089a <__aeabi_i2f+0x26>
 8000896:	3d08      	subs	r5, #8
 8000898:	40ae      	lsls	r6, r5
 800089a:	0276      	lsls	r6, r6, #9
 800089c:	0a76      	lsrs	r6, r6, #9
 800089e:	b2d8      	uxtb	r0, r3
 80008a0:	e002      	b.n	80008a8 <__aeabi_i2f+0x34>
 80008a2:	2400      	movs	r4, #0
 80008a4:	2000      	movs	r0, #0
 80008a6:	2600      	movs	r6, #0
 80008a8:	05c0      	lsls	r0, r0, #23
 80008aa:	4330      	orrs	r0, r6
 80008ac:	07e4      	lsls	r4, r4, #31
 80008ae:	4320      	orrs	r0, r4
 80008b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80008b2:	2b99      	cmp	r3, #153	; 0x99
 80008b4:	dd0c      	ble.n	80008d0 <__aeabi_i2f+0x5c>
 80008b6:	2205      	movs	r2, #5
 80008b8:	0031      	movs	r1, r6
 80008ba:	1a12      	subs	r2, r2, r0
 80008bc:	40d1      	lsrs	r1, r2
 80008be:	000a      	movs	r2, r1
 80008c0:	0001      	movs	r1, r0
 80008c2:	0030      	movs	r0, r6
 80008c4:	311b      	adds	r1, #27
 80008c6:	4088      	lsls	r0, r1
 80008c8:	1e41      	subs	r1, r0, #1
 80008ca:	4188      	sbcs	r0, r1
 80008cc:	4302      	orrs	r2, r0
 80008ce:	0016      	movs	r6, r2
 80008d0:	2d05      	cmp	r5, #5
 80008d2:	dc12      	bgt.n	80008fa <__aeabi_i2f+0x86>
 80008d4:	0031      	movs	r1, r6
 80008d6:	4f0d      	ldr	r7, [pc, #52]	; (800090c <__aeabi_i2f+0x98>)
 80008d8:	4039      	ands	r1, r7
 80008da:	0772      	lsls	r2, r6, #29
 80008dc:	d009      	beq.n	80008f2 <__aeabi_i2f+0x7e>
 80008de:	200f      	movs	r0, #15
 80008e0:	4030      	ands	r0, r6
 80008e2:	2804      	cmp	r0, #4
 80008e4:	d005      	beq.n	80008f2 <__aeabi_i2f+0x7e>
 80008e6:	3104      	adds	r1, #4
 80008e8:	014a      	lsls	r2, r1, #5
 80008ea:	d502      	bpl.n	80008f2 <__aeabi_i2f+0x7e>
 80008ec:	239f      	movs	r3, #159	; 0x9f
 80008ee:	4039      	ands	r1, r7
 80008f0:	1b5b      	subs	r3, r3, r5
 80008f2:	0189      	lsls	r1, r1, #6
 80008f4:	0a4e      	lsrs	r6, r1, #9
 80008f6:	b2d8      	uxtb	r0, r3
 80008f8:	e7d6      	b.n	80008a8 <__aeabi_i2f+0x34>
 80008fa:	1f6a      	subs	r2, r5, #5
 80008fc:	4096      	lsls	r6, r2
 80008fe:	0031      	movs	r1, r6
 8000900:	4f02      	ldr	r7, [pc, #8]	; (800090c <__aeabi_i2f+0x98>)
 8000902:	4039      	ands	r1, r7
 8000904:	0772      	lsls	r2, r6, #29
 8000906:	d0f4      	beq.n	80008f2 <__aeabi_i2f+0x7e>
 8000908:	e7e9      	b.n	80008de <__aeabi_i2f+0x6a>
 800090a:	46c0      	nop			; (mov r8, r8)
 800090c:	fbffffff 	.word	0xfbffffff

08000910 <__aeabi_dadd>:
 8000910:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000912:	464f      	mov	r7, r9
 8000914:	4646      	mov	r6, r8
 8000916:	46d6      	mov	lr, sl
 8000918:	000d      	movs	r5, r1
 800091a:	0004      	movs	r4, r0
 800091c:	b5c0      	push	{r6, r7, lr}
 800091e:	001f      	movs	r7, r3
 8000920:	0011      	movs	r1, r2
 8000922:	0328      	lsls	r0, r5, #12
 8000924:	0f62      	lsrs	r2, r4, #29
 8000926:	0a40      	lsrs	r0, r0, #9
 8000928:	4310      	orrs	r0, r2
 800092a:	007a      	lsls	r2, r7, #1
 800092c:	0d52      	lsrs	r2, r2, #21
 800092e:	00e3      	lsls	r3, r4, #3
 8000930:	033c      	lsls	r4, r7, #12
 8000932:	4691      	mov	r9, r2
 8000934:	0a64      	lsrs	r4, r4, #9
 8000936:	0ffa      	lsrs	r2, r7, #31
 8000938:	0f4f      	lsrs	r7, r1, #29
 800093a:	006e      	lsls	r6, r5, #1
 800093c:	4327      	orrs	r7, r4
 800093e:	4692      	mov	sl, r2
 8000940:	46b8      	mov	r8, r7
 8000942:	0d76      	lsrs	r6, r6, #21
 8000944:	0fed      	lsrs	r5, r5, #31
 8000946:	00c9      	lsls	r1, r1, #3
 8000948:	4295      	cmp	r5, r2
 800094a:	d100      	bne.n	800094e <__aeabi_dadd+0x3e>
 800094c:	e099      	b.n	8000a82 <__aeabi_dadd+0x172>
 800094e:	464c      	mov	r4, r9
 8000950:	1b34      	subs	r4, r6, r4
 8000952:	46a4      	mov	ip, r4
 8000954:	2c00      	cmp	r4, #0
 8000956:	dc00      	bgt.n	800095a <__aeabi_dadd+0x4a>
 8000958:	e07c      	b.n	8000a54 <__aeabi_dadd+0x144>
 800095a:	464a      	mov	r2, r9
 800095c:	2a00      	cmp	r2, #0
 800095e:	d100      	bne.n	8000962 <__aeabi_dadd+0x52>
 8000960:	e0b8      	b.n	8000ad4 <__aeabi_dadd+0x1c4>
 8000962:	4ac5      	ldr	r2, [pc, #788]	; (8000c78 <__aeabi_dadd+0x368>)
 8000964:	4296      	cmp	r6, r2
 8000966:	d100      	bne.n	800096a <__aeabi_dadd+0x5a>
 8000968:	e11c      	b.n	8000ba4 <__aeabi_dadd+0x294>
 800096a:	2280      	movs	r2, #128	; 0x80
 800096c:	003c      	movs	r4, r7
 800096e:	0412      	lsls	r2, r2, #16
 8000970:	4314      	orrs	r4, r2
 8000972:	46a0      	mov	r8, r4
 8000974:	4662      	mov	r2, ip
 8000976:	2a38      	cmp	r2, #56	; 0x38
 8000978:	dd00      	ble.n	800097c <__aeabi_dadd+0x6c>
 800097a:	e161      	b.n	8000c40 <__aeabi_dadd+0x330>
 800097c:	2a1f      	cmp	r2, #31
 800097e:	dd00      	ble.n	8000982 <__aeabi_dadd+0x72>
 8000980:	e1cc      	b.n	8000d1c <__aeabi_dadd+0x40c>
 8000982:	4664      	mov	r4, ip
 8000984:	2220      	movs	r2, #32
 8000986:	1b12      	subs	r2, r2, r4
 8000988:	4644      	mov	r4, r8
 800098a:	4094      	lsls	r4, r2
 800098c:	000f      	movs	r7, r1
 800098e:	46a1      	mov	r9, r4
 8000990:	4664      	mov	r4, ip
 8000992:	4091      	lsls	r1, r2
 8000994:	40e7      	lsrs	r7, r4
 8000996:	464c      	mov	r4, r9
 8000998:	1e4a      	subs	r2, r1, #1
 800099a:	4191      	sbcs	r1, r2
 800099c:	433c      	orrs	r4, r7
 800099e:	4642      	mov	r2, r8
 80009a0:	4321      	orrs	r1, r4
 80009a2:	4664      	mov	r4, ip
 80009a4:	40e2      	lsrs	r2, r4
 80009a6:	1a80      	subs	r0, r0, r2
 80009a8:	1a5c      	subs	r4, r3, r1
 80009aa:	42a3      	cmp	r3, r4
 80009ac:	419b      	sbcs	r3, r3
 80009ae:	425f      	negs	r7, r3
 80009b0:	1bc7      	subs	r7, r0, r7
 80009b2:	023b      	lsls	r3, r7, #8
 80009b4:	d400      	bmi.n	80009b8 <__aeabi_dadd+0xa8>
 80009b6:	e0d0      	b.n	8000b5a <__aeabi_dadd+0x24a>
 80009b8:	027f      	lsls	r7, r7, #9
 80009ba:	0a7f      	lsrs	r7, r7, #9
 80009bc:	2f00      	cmp	r7, #0
 80009be:	d100      	bne.n	80009c2 <__aeabi_dadd+0xb2>
 80009c0:	e0ff      	b.n	8000bc2 <__aeabi_dadd+0x2b2>
 80009c2:	0038      	movs	r0, r7
 80009c4:	f001 fddc 	bl	8002580 <__clzsi2>
 80009c8:	0001      	movs	r1, r0
 80009ca:	3908      	subs	r1, #8
 80009cc:	2320      	movs	r3, #32
 80009ce:	0022      	movs	r2, r4
 80009d0:	1a5b      	subs	r3, r3, r1
 80009d2:	408f      	lsls	r7, r1
 80009d4:	40da      	lsrs	r2, r3
 80009d6:	408c      	lsls	r4, r1
 80009d8:	4317      	orrs	r7, r2
 80009da:	42b1      	cmp	r1, r6
 80009dc:	da00      	bge.n	80009e0 <__aeabi_dadd+0xd0>
 80009de:	e0ff      	b.n	8000be0 <__aeabi_dadd+0x2d0>
 80009e0:	1b89      	subs	r1, r1, r6
 80009e2:	1c4b      	adds	r3, r1, #1
 80009e4:	2b1f      	cmp	r3, #31
 80009e6:	dd00      	ble.n	80009ea <__aeabi_dadd+0xda>
 80009e8:	e0a8      	b.n	8000b3c <__aeabi_dadd+0x22c>
 80009ea:	2220      	movs	r2, #32
 80009ec:	0039      	movs	r1, r7
 80009ee:	1ad2      	subs	r2, r2, r3
 80009f0:	0020      	movs	r0, r4
 80009f2:	4094      	lsls	r4, r2
 80009f4:	4091      	lsls	r1, r2
 80009f6:	40d8      	lsrs	r0, r3
 80009f8:	1e62      	subs	r2, r4, #1
 80009fa:	4194      	sbcs	r4, r2
 80009fc:	40df      	lsrs	r7, r3
 80009fe:	2600      	movs	r6, #0
 8000a00:	4301      	orrs	r1, r0
 8000a02:	430c      	orrs	r4, r1
 8000a04:	0763      	lsls	r3, r4, #29
 8000a06:	d009      	beq.n	8000a1c <__aeabi_dadd+0x10c>
 8000a08:	230f      	movs	r3, #15
 8000a0a:	4023      	ands	r3, r4
 8000a0c:	2b04      	cmp	r3, #4
 8000a0e:	d005      	beq.n	8000a1c <__aeabi_dadd+0x10c>
 8000a10:	1d23      	adds	r3, r4, #4
 8000a12:	42a3      	cmp	r3, r4
 8000a14:	41a4      	sbcs	r4, r4
 8000a16:	4264      	negs	r4, r4
 8000a18:	193f      	adds	r7, r7, r4
 8000a1a:	001c      	movs	r4, r3
 8000a1c:	023b      	lsls	r3, r7, #8
 8000a1e:	d400      	bmi.n	8000a22 <__aeabi_dadd+0x112>
 8000a20:	e09e      	b.n	8000b60 <__aeabi_dadd+0x250>
 8000a22:	4b95      	ldr	r3, [pc, #596]	; (8000c78 <__aeabi_dadd+0x368>)
 8000a24:	3601      	adds	r6, #1
 8000a26:	429e      	cmp	r6, r3
 8000a28:	d100      	bne.n	8000a2c <__aeabi_dadd+0x11c>
 8000a2a:	e0b7      	b.n	8000b9c <__aeabi_dadd+0x28c>
 8000a2c:	4a93      	ldr	r2, [pc, #588]	; (8000c7c <__aeabi_dadd+0x36c>)
 8000a2e:	08e4      	lsrs	r4, r4, #3
 8000a30:	4017      	ands	r7, r2
 8000a32:	077b      	lsls	r3, r7, #29
 8000a34:	0571      	lsls	r1, r6, #21
 8000a36:	027f      	lsls	r7, r7, #9
 8000a38:	4323      	orrs	r3, r4
 8000a3a:	0b3f      	lsrs	r7, r7, #12
 8000a3c:	0d4a      	lsrs	r2, r1, #21
 8000a3e:	0512      	lsls	r2, r2, #20
 8000a40:	433a      	orrs	r2, r7
 8000a42:	07ed      	lsls	r5, r5, #31
 8000a44:	432a      	orrs	r2, r5
 8000a46:	0018      	movs	r0, r3
 8000a48:	0011      	movs	r1, r2
 8000a4a:	bce0      	pop	{r5, r6, r7}
 8000a4c:	46ba      	mov	sl, r7
 8000a4e:	46b1      	mov	r9, r6
 8000a50:	46a8      	mov	r8, r5
 8000a52:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000a54:	2c00      	cmp	r4, #0
 8000a56:	d04b      	beq.n	8000af0 <__aeabi_dadd+0x1e0>
 8000a58:	464c      	mov	r4, r9
 8000a5a:	1ba4      	subs	r4, r4, r6
 8000a5c:	46a4      	mov	ip, r4
 8000a5e:	2e00      	cmp	r6, #0
 8000a60:	d000      	beq.n	8000a64 <__aeabi_dadd+0x154>
 8000a62:	e123      	b.n	8000cac <__aeabi_dadd+0x39c>
 8000a64:	0004      	movs	r4, r0
 8000a66:	431c      	orrs	r4, r3
 8000a68:	d100      	bne.n	8000a6c <__aeabi_dadd+0x15c>
 8000a6a:	e1af      	b.n	8000dcc <__aeabi_dadd+0x4bc>
 8000a6c:	4662      	mov	r2, ip
 8000a6e:	1e54      	subs	r4, r2, #1
 8000a70:	2a01      	cmp	r2, #1
 8000a72:	d100      	bne.n	8000a76 <__aeabi_dadd+0x166>
 8000a74:	e215      	b.n	8000ea2 <__aeabi_dadd+0x592>
 8000a76:	4d80      	ldr	r5, [pc, #512]	; (8000c78 <__aeabi_dadd+0x368>)
 8000a78:	45ac      	cmp	ip, r5
 8000a7a:	d100      	bne.n	8000a7e <__aeabi_dadd+0x16e>
 8000a7c:	e1c8      	b.n	8000e10 <__aeabi_dadd+0x500>
 8000a7e:	46a4      	mov	ip, r4
 8000a80:	e11b      	b.n	8000cba <__aeabi_dadd+0x3aa>
 8000a82:	464a      	mov	r2, r9
 8000a84:	1ab2      	subs	r2, r6, r2
 8000a86:	4694      	mov	ip, r2
 8000a88:	2a00      	cmp	r2, #0
 8000a8a:	dc00      	bgt.n	8000a8e <__aeabi_dadd+0x17e>
 8000a8c:	e0ac      	b.n	8000be8 <__aeabi_dadd+0x2d8>
 8000a8e:	464a      	mov	r2, r9
 8000a90:	2a00      	cmp	r2, #0
 8000a92:	d043      	beq.n	8000b1c <__aeabi_dadd+0x20c>
 8000a94:	4a78      	ldr	r2, [pc, #480]	; (8000c78 <__aeabi_dadd+0x368>)
 8000a96:	4296      	cmp	r6, r2
 8000a98:	d100      	bne.n	8000a9c <__aeabi_dadd+0x18c>
 8000a9a:	e1af      	b.n	8000dfc <__aeabi_dadd+0x4ec>
 8000a9c:	2280      	movs	r2, #128	; 0x80
 8000a9e:	003c      	movs	r4, r7
 8000aa0:	0412      	lsls	r2, r2, #16
 8000aa2:	4314      	orrs	r4, r2
 8000aa4:	46a0      	mov	r8, r4
 8000aa6:	4662      	mov	r2, ip
 8000aa8:	2a38      	cmp	r2, #56	; 0x38
 8000aaa:	dc67      	bgt.n	8000b7c <__aeabi_dadd+0x26c>
 8000aac:	2a1f      	cmp	r2, #31
 8000aae:	dc00      	bgt.n	8000ab2 <__aeabi_dadd+0x1a2>
 8000ab0:	e15f      	b.n	8000d72 <__aeabi_dadd+0x462>
 8000ab2:	4647      	mov	r7, r8
 8000ab4:	3a20      	subs	r2, #32
 8000ab6:	40d7      	lsrs	r7, r2
 8000ab8:	4662      	mov	r2, ip
 8000aba:	2a20      	cmp	r2, #32
 8000abc:	d005      	beq.n	8000aca <__aeabi_dadd+0x1ba>
 8000abe:	4664      	mov	r4, ip
 8000ac0:	2240      	movs	r2, #64	; 0x40
 8000ac2:	1b12      	subs	r2, r2, r4
 8000ac4:	4644      	mov	r4, r8
 8000ac6:	4094      	lsls	r4, r2
 8000ac8:	4321      	orrs	r1, r4
 8000aca:	1e4a      	subs	r2, r1, #1
 8000acc:	4191      	sbcs	r1, r2
 8000ace:	000c      	movs	r4, r1
 8000ad0:	433c      	orrs	r4, r7
 8000ad2:	e057      	b.n	8000b84 <__aeabi_dadd+0x274>
 8000ad4:	003a      	movs	r2, r7
 8000ad6:	430a      	orrs	r2, r1
 8000ad8:	d100      	bne.n	8000adc <__aeabi_dadd+0x1cc>
 8000ada:	e105      	b.n	8000ce8 <__aeabi_dadd+0x3d8>
 8000adc:	0022      	movs	r2, r4
 8000ade:	3a01      	subs	r2, #1
 8000ae0:	2c01      	cmp	r4, #1
 8000ae2:	d100      	bne.n	8000ae6 <__aeabi_dadd+0x1d6>
 8000ae4:	e182      	b.n	8000dec <__aeabi_dadd+0x4dc>
 8000ae6:	4c64      	ldr	r4, [pc, #400]	; (8000c78 <__aeabi_dadd+0x368>)
 8000ae8:	45a4      	cmp	ip, r4
 8000aea:	d05b      	beq.n	8000ba4 <__aeabi_dadd+0x294>
 8000aec:	4694      	mov	ip, r2
 8000aee:	e741      	b.n	8000974 <__aeabi_dadd+0x64>
 8000af0:	4c63      	ldr	r4, [pc, #396]	; (8000c80 <__aeabi_dadd+0x370>)
 8000af2:	1c77      	adds	r7, r6, #1
 8000af4:	4227      	tst	r7, r4
 8000af6:	d000      	beq.n	8000afa <__aeabi_dadd+0x1ea>
 8000af8:	e0c4      	b.n	8000c84 <__aeabi_dadd+0x374>
 8000afa:	0004      	movs	r4, r0
 8000afc:	431c      	orrs	r4, r3
 8000afe:	2e00      	cmp	r6, #0
 8000b00:	d000      	beq.n	8000b04 <__aeabi_dadd+0x1f4>
 8000b02:	e169      	b.n	8000dd8 <__aeabi_dadd+0x4c8>
 8000b04:	2c00      	cmp	r4, #0
 8000b06:	d100      	bne.n	8000b0a <__aeabi_dadd+0x1fa>
 8000b08:	e1bf      	b.n	8000e8a <__aeabi_dadd+0x57a>
 8000b0a:	4644      	mov	r4, r8
 8000b0c:	430c      	orrs	r4, r1
 8000b0e:	d000      	beq.n	8000b12 <__aeabi_dadd+0x202>
 8000b10:	e1d0      	b.n	8000eb4 <__aeabi_dadd+0x5a4>
 8000b12:	0742      	lsls	r2, r0, #29
 8000b14:	08db      	lsrs	r3, r3, #3
 8000b16:	4313      	orrs	r3, r2
 8000b18:	08c0      	lsrs	r0, r0, #3
 8000b1a:	e029      	b.n	8000b70 <__aeabi_dadd+0x260>
 8000b1c:	003a      	movs	r2, r7
 8000b1e:	430a      	orrs	r2, r1
 8000b20:	d100      	bne.n	8000b24 <__aeabi_dadd+0x214>
 8000b22:	e170      	b.n	8000e06 <__aeabi_dadd+0x4f6>
 8000b24:	4662      	mov	r2, ip
 8000b26:	4664      	mov	r4, ip
 8000b28:	3a01      	subs	r2, #1
 8000b2a:	2c01      	cmp	r4, #1
 8000b2c:	d100      	bne.n	8000b30 <__aeabi_dadd+0x220>
 8000b2e:	e0e0      	b.n	8000cf2 <__aeabi_dadd+0x3e2>
 8000b30:	4c51      	ldr	r4, [pc, #324]	; (8000c78 <__aeabi_dadd+0x368>)
 8000b32:	45a4      	cmp	ip, r4
 8000b34:	d100      	bne.n	8000b38 <__aeabi_dadd+0x228>
 8000b36:	e161      	b.n	8000dfc <__aeabi_dadd+0x4ec>
 8000b38:	4694      	mov	ip, r2
 8000b3a:	e7b4      	b.n	8000aa6 <__aeabi_dadd+0x196>
 8000b3c:	003a      	movs	r2, r7
 8000b3e:	391f      	subs	r1, #31
 8000b40:	40ca      	lsrs	r2, r1
 8000b42:	0011      	movs	r1, r2
 8000b44:	2b20      	cmp	r3, #32
 8000b46:	d003      	beq.n	8000b50 <__aeabi_dadd+0x240>
 8000b48:	2240      	movs	r2, #64	; 0x40
 8000b4a:	1ad3      	subs	r3, r2, r3
 8000b4c:	409f      	lsls	r7, r3
 8000b4e:	433c      	orrs	r4, r7
 8000b50:	1e63      	subs	r3, r4, #1
 8000b52:	419c      	sbcs	r4, r3
 8000b54:	2700      	movs	r7, #0
 8000b56:	2600      	movs	r6, #0
 8000b58:	430c      	orrs	r4, r1
 8000b5a:	0763      	lsls	r3, r4, #29
 8000b5c:	d000      	beq.n	8000b60 <__aeabi_dadd+0x250>
 8000b5e:	e753      	b.n	8000a08 <__aeabi_dadd+0xf8>
 8000b60:	46b4      	mov	ip, r6
 8000b62:	08e4      	lsrs	r4, r4, #3
 8000b64:	077b      	lsls	r3, r7, #29
 8000b66:	4323      	orrs	r3, r4
 8000b68:	08f8      	lsrs	r0, r7, #3
 8000b6a:	4a43      	ldr	r2, [pc, #268]	; (8000c78 <__aeabi_dadd+0x368>)
 8000b6c:	4594      	cmp	ip, r2
 8000b6e:	d01d      	beq.n	8000bac <__aeabi_dadd+0x29c>
 8000b70:	4662      	mov	r2, ip
 8000b72:	0307      	lsls	r7, r0, #12
 8000b74:	0552      	lsls	r2, r2, #21
 8000b76:	0b3f      	lsrs	r7, r7, #12
 8000b78:	0d52      	lsrs	r2, r2, #21
 8000b7a:	e760      	b.n	8000a3e <__aeabi_dadd+0x12e>
 8000b7c:	4644      	mov	r4, r8
 8000b7e:	430c      	orrs	r4, r1
 8000b80:	1e62      	subs	r2, r4, #1
 8000b82:	4194      	sbcs	r4, r2
 8000b84:	18e4      	adds	r4, r4, r3
 8000b86:	429c      	cmp	r4, r3
 8000b88:	419b      	sbcs	r3, r3
 8000b8a:	425f      	negs	r7, r3
 8000b8c:	183f      	adds	r7, r7, r0
 8000b8e:	023b      	lsls	r3, r7, #8
 8000b90:	d5e3      	bpl.n	8000b5a <__aeabi_dadd+0x24a>
 8000b92:	4b39      	ldr	r3, [pc, #228]	; (8000c78 <__aeabi_dadd+0x368>)
 8000b94:	3601      	adds	r6, #1
 8000b96:	429e      	cmp	r6, r3
 8000b98:	d000      	beq.n	8000b9c <__aeabi_dadd+0x28c>
 8000b9a:	e0b5      	b.n	8000d08 <__aeabi_dadd+0x3f8>
 8000b9c:	0032      	movs	r2, r6
 8000b9e:	2700      	movs	r7, #0
 8000ba0:	2300      	movs	r3, #0
 8000ba2:	e74c      	b.n	8000a3e <__aeabi_dadd+0x12e>
 8000ba4:	0742      	lsls	r2, r0, #29
 8000ba6:	08db      	lsrs	r3, r3, #3
 8000ba8:	4313      	orrs	r3, r2
 8000baa:	08c0      	lsrs	r0, r0, #3
 8000bac:	001a      	movs	r2, r3
 8000bae:	4302      	orrs	r2, r0
 8000bb0:	d100      	bne.n	8000bb4 <__aeabi_dadd+0x2a4>
 8000bb2:	e1e1      	b.n	8000f78 <__aeabi_dadd+0x668>
 8000bb4:	2780      	movs	r7, #128	; 0x80
 8000bb6:	033f      	lsls	r7, r7, #12
 8000bb8:	4307      	orrs	r7, r0
 8000bba:	033f      	lsls	r7, r7, #12
 8000bbc:	4a2e      	ldr	r2, [pc, #184]	; (8000c78 <__aeabi_dadd+0x368>)
 8000bbe:	0b3f      	lsrs	r7, r7, #12
 8000bc0:	e73d      	b.n	8000a3e <__aeabi_dadd+0x12e>
 8000bc2:	0020      	movs	r0, r4
 8000bc4:	f001 fcdc 	bl	8002580 <__clzsi2>
 8000bc8:	0001      	movs	r1, r0
 8000bca:	3118      	adds	r1, #24
 8000bcc:	291f      	cmp	r1, #31
 8000bce:	dc00      	bgt.n	8000bd2 <__aeabi_dadd+0x2c2>
 8000bd0:	e6fc      	b.n	80009cc <__aeabi_dadd+0xbc>
 8000bd2:	3808      	subs	r0, #8
 8000bd4:	4084      	lsls	r4, r0
 8000bd6:	0027      	movs	r7, r4
 8000bd8:	2400      	movs	r4, #0
 8000bda:	42b1      	cmp	r1, r6
 8000bdc:	db00      	blt.n	8000be0 <__aeabi_dadd+0x2d0>
 8000bde:	e6ff      	b.n	80009e0 <__aeabi_dadd+0xd0>
 8000be0:	4a26      	ldr	r2, [pc, #152]	; (8000c7c <__aeabi_dadd+0x36c>)
 8000be2:	1a76      	subs	r6, r6, r1
 8000be4:	4017      	ands	r7, r2
 8000be6:	e70d      	b.n	8000a04 <__aeabi_dadd+0xf4>
 8000be8:	2a00      	cmp	r2, #0
 8000bea:	d02f      	beq.n	8000c4c <__aeabi_dadd+0x33c>
 8000bec:	464a      	mov	r2, r9
 8000bee:	1b92      	subs	r2, r2, r6
 8000bf0:	4694      	mov	ip, r2
 8000bf2:	2e00      	cmp	r6, #0
 8000bf4:	d100      	bne.n	8000bf8 <__aeabi_dadd+0x2e8>
 8000bf6:	e0ad      	b.n	8000d54 <__aeabi_dadd+0x444>
 8000bf8:	4a1f      	ldr	r2, [pc, #124]	; (8000c78 <__aeabi_dadd+0x368>)
 8000bfa:	4591      	cmp	r9, r2
 8000bfc:	d100      	bne.n	8000c00 <__aeabi_dadd+0x2f0>
 8000bfe:	e10f      	b.n	8000e20 <__aeabi_dadd+0x510>
 8000c00:	2280      	movs	r2, #128	; 0x80
 8000c02:	0412      	lsls	r2, r2, #16
 8000c04:	4310      	orrs	r0, r2
 8000c06:	4662      	mov	r2, ip
 8000c08:	2a38      	cmp	r2, #56	; 0x38
 8000c0a:	dd00      	ble.n	8000c0e <__aeabi_dadd+0x2fe>
 8000c0c:	e10f      	b.n	8000e2e <__aeabi_dadd+0x51e>
 8000c0e:	2a1f      	cmp	r2, #31
 8000c10:	dd00      	ble.n	8000c14 <__aeabi_dadd+0x304>
 8000c12:	e180      	b.n	8000f16 <__aeabi_dadd+0x606>
 8000c14:	4664      	mov	r4, ip
 8000c16:	2220      	movs	r2, #32
 8000c18:	001e      	movs	r6, r3
 8000c1a:	1b12      	subs	r2, r2, r4
 8000c1c:	4667      	mov	r7, ip
 8000c1e:	0004      	movs	r4, r0
 8000c20:	4093      	lsls	r3, r2
 8000c22:	4094      	lsls	r4, r2
 8000c24:	40fe      	lsrs	r6, r7
 8000c26:	1e5a      	subs	r2, r3, #1
 8000c28:	4193      	sbcs	r3, r2
 8000c2a:	40f8      	lsrs	r0, r7
 8000c2c:	4334      	orrs	r4, r6
 8000c2e:	431c      	orrs	r4, r3
 8000c30:	4480      	add	r8, r0
 8000c32:	1864      	adds	r4, r4, r1
 8000c34:	428c      	cmp	r4, r1
 8000c36:	41bf      	sbcs	r7, r7
 8000c38:	427f      	negs	r7, r7
 8000c3a:	464e      	mov	r6, r9
 8000c3c:	4447      	add	r7, r8
 8000c3e:	e7a6      	b.n	8000b8e <__aeabi_dadd+0x27e>
 8000c40:	4642      	mov	r2, r8
 8000c42:	430a      	orrs	r2, r1
 8000c44:	0011      	movs	r1, r2
 8000c46:	1e4a      	subs	r2, r1, #1
 8000c48:	4191      	sbcs	r1, r2
 8000c4a:	e6ad      	b.n	80009a8 <__aeabi_dadd+0x98>
 8000c4c:	4c0c      	ldr	r4, [pc, #48]	; (8000c80 <__aeabi_dadd+0x370>)
 8000c4e:	1c72      	adds	r2, r6, #1
 8000c50:	4222      	tst	r2, r4
 8000c52:	d000      	beq.n	8000c56 <__aeabi_dadd+0x346>
 8000c54:	e0a1      	b.n	8000d9a <__aeabi_dadd+0x48a>
 8000c56:	0002      	movs	r2, r0
 8000c58:	431a      	orrs	r2, r3
 8000c5a:	2e00      	cmp	r6, #0
 8000c5c:	d000      	beq.n	8000c60 <__aeabi_dadd+0x350>
 8000c5e:	e0fa      	b.n	8000e56 <__aeabi_dadd+0x546>
 8000c60:	2a00      	cmp	r2, #0
 8000c62:	d100      	bne.n	8000c66 <__aeabi_dadd+0x356>
 8000c64:	e145      	b.n	8000ef2 <__aeabi_dadd+0x5e2>
 8000c66:	003a      	movs	r2, r7
 8000c68:	430a      	orrs	r2, r1
 8000c6a:	d000      	beq.n	8000c6e <__aeabi_dadd+0x35e>
 8000c6c:	e146      	b.n	8000efc <__aeabi_dadd+0x5ec>
 8000c6e:	0742      	lsls	r2, r0, #29
 8000c70:	08db      	lsrs	r3, r3, #3
 8000c72:	4313      	orrs	r3, r2
 8000c74:	08c0      	lsrs	r0, r0, #3
 8000c76:	e77b      	b.n	8000b70 <__aeabi_dadd+0x260>
 8000c78:	000007ff 	.word	0x000007ff
 8000c7c:	ff7fffff 	.word	0xff7fffff
 8000c80:	000007fe 	.word	0x000007fe
 8000c84:	4647      	mov	r7, r8
 8000c86:	1a5c      	subs	r4, r3, r1
 8000c88:	1bc2      	subs	r2, r0, r7
 8000c8a:	42a3      	cmp	r3, r4
 8000c8c:	41bf      	sbcs	r7, r7
 8000c8e:	427f      	negs	r7, r7
 8000c90:	46b9      	mov	r9, r7
 8000c92:	0017      	movs	r7, r2
 8000c94:	464a      	mov	r2, r9
 8000c96:	1abf      	subs	r7, r7, r2
 8000c98:	023a      	lsls	r2, r7, #8
 8000c9a:	d500      	bpl.n	8000c9e <__aeabi_dadd+0x38e>
 8000c9c:	e08d      	b.n	8000dba <__aeabi_dadd+0x4aa>
 8000c9e:	0023      	movs	r3, r4
 8000ca0:	433b      	orrs	r3, r7
 8000ca2:	d000      	beq.n	8000ca6 <__aeabi_dadd+0x396>
 8000ca4:	e68a      	b.n	80009bc <__aeabi_dadd+0xac>
 8000ca6:	2000      	movs	r0, #0
 8000ca8:	2500      	movs	r5, #0
 8000caa:	e761      	b.n	8000b70 <__aeabi_dadd+0x260>
 8000cac:	4cb4      	ldr	r4, [pc, #720]	; (8000f80 <__aeabi_dadd+0x670>)
 8000cae:	45a1      	cmp	r9, r4
 8000cb0:	d100      	bne.n	8000cb4 <__aeabi_dadd+0x3a4>
 8000cb2:	e0ad      	b.n	8000e10 <__aeabi_dadd+0x500>
 8000cb4:	2480      	movs	r4, #128	; 0x80
 8000cb6:	0424      	lsls	r4, r4, #16
 8000cb8:	4320      	orrs	r0, r4
 8000cba:	4664      	mov	r4, ip
 8000cbc:	2c38      	cmp	r4, #56	; 0x38
 8000cbe:	dc3d      	bgt.n	8000d3c <__aeabi_dadd+0x42c>
 8000cc0:	4662      	mov	r2, ip
 8000cc2:	2c1f      	cmp	r4, #31
 8000cc4:	dd00      	ble.n	8000cc8 <__aeabi_dadd+0x3b8>
 8000cc6:	e0b7      	b.n	8000e38 <__aeabi_dadd+0x528>
 8000cc8:	2520      	movs	r5, #32
 8000cca:	001e      	movs	r6, r3
 8000ccc:	1b2d      	subs	r5, r5, r4
 8000cce:	0004      	movs	r4, r0
 8000cd0:	40ab      	lsls	r3, r5
 8000cd2:	40ac      	lsls	r4, r5
 8000cd4:	40d6      	lsrs	r6, r2
 8000cd6:	40d0      	lsrs	r0, r2
 8000cd8:	4642      	mov	r2, r8
 8000cda:	1e5d      	subs	r5, r3, #1
 8000cdc:	41ab      	sbcs	r3, r5
 8000cde:	4334      	orrs	r4, r6
 8000ce0:	1a12      	subs	r2, r2, r0
 8000ce2:	4690      	mov	r8, r2
 8000ce4:	4323      	orrs	r3, r4
 8000ce6:	e02c      	b.n	8000d42 <__aeabi_dadd+0x432>
 8000ce8:	0742      	lsls	r2, r0, #29
 8000cea:	08db      	lsrs	r3, r3, #3
 8000cec:	4313      	orrs	r3, r2
 8000cee:	08c0      	lsrs	r0, r0, #3
 8000cf0:	e73b      	b.n	8000b6a <__aeabi_dadd+0x25a>
 8000cf2:	185c      	adds	r4, r3, r1
 8000cf4:	429c      	cmp	r4, r3
 8000cf6:	419b      	sbcs	r3, r3
 8000cf8:	4440      	add	r0, r8
 8000cfa:	425b      	negs	r3, r3
 8000cfc:	18c7      	adds	r7, r0, r3
 8000cfe:	2601      	movs	r6, #1
 8000d00:	023b      	lsls	r3, r7, #8
 8000d02:	d400      	bmi.n	8000d06 <__aeabi_dadd+0x3f6>
 8000d04:	e729      	b.n	8000b5a <__aeabi_dadd+0x24a>
 8000d06:	2602      	movs	r6, #2
 8000d08:	4a9e      	ldr	r2, [pc, #632]	; (8000f84 <__aeabi_dadd+0x674>)
 8000d0a:	0863      	lsrs	r3, r4, #1
 8000d0c:	4017      	ands	r7, r2
 8000d0e:	2201      	movs	r2, #1
 8000d10:	4014      	ands	r4, r2
 8000d12:	431c      	orrs	r4, r3
 8000d14:	07fb      	lsls	r3, r7, #31
 8000d16:	431c      	orrs	r4, r3
 8000d18:	087f      	lsrs	r7, r7, #1
 8000d1a:	e673      	b.n	8000a04 <__aeabi_dadd+0xf4>
 8000d1c:	4644      	mov	r4, r8
 8000d1e:	3a20      	subs	r2, #32
 8000d20:	40d4      	lsrs	r4, r2
 8000d22:	4662      	mov	r2, ip
 8000d24:	2a20      	cmp	r2, #32
 8000d26:	d005      	beq.n	8000d34 <__aeabi_dadd+0x424>
 8000d28:	4667      	mov	r7, ip
 8000d2a:	2240      	movs	r2, #64	; 0x40
 8000d2c:	1bd2      	subs	r2, r2, r7
 8000d2e:	4647      	mov	r7, r8
 8000d30:	4097      	lsls	r7, r2
 8000d32:	4339      	orrs	r1, r7
 8000d34:	1e4a      	subs	r2, r1, #1
 8000d36:	4191      	sbcs	r1, r2
 8000d38:	4321      	orrs	r1, r4
 8000d3a:	e635      	b.n	80009a8 <__aeabi_dadd+0x98>
 8000d3c:	4303      	orrs	r3, r0
 8000d3e:	1e58      	subs	r0, r3, #1
 8000d40:	4183      	sbcs	r3, r0
 8000d42:	1acc      	subs	r4, r1, r3
 8000d44:	42a1      	cmp	r1, r4
 8000d46:	41bf      	sbcs	r7, r7
 8000d48:	4643      	mov	r3, r8
 8000d4a:	427f      	negs	r7, r7
 8000d4c:	4655      	mov	r5, sl
 8000d4e:	464e      	mov	r6, r9
 8000d50:	1bdf      	subs	r7, r3, r7
 8000d52:	e62e      	b.n	80009b2 <__aeabi_dadd+0xa2>
 8000d54:	0002      	movs	r2, r0
 8000d56:	431a      	orrs	r2, r3
 8000d58:	d100      	bne.n	8000d5c <__aeabi_dadd+0x44c>
 8000d5a:	e0bd      	b.n	8000ed8 <__aeabi_dadd+0x5c8>
 8000d5c:	4662      	mov	r2, ip
 8000d5e:	4664      	mov	r4, ip
 8000d60:	3a01      	subs	r2, #1
 8000d62:	2c01      	cmp	r4, #1
 8000d64:	d100      	bne.n	8000d68 <__aeabi_dadd+0x458>
 8000d66:	e0e5      	b.n	8000f34 <__aeabi_dadd+0x624>
 8000d68:	4c85      	ldr	r4, [pc, #532]	; (8000f80 <__aeabi_dadd+0x670>)
 8000d6a:	45a4      	cmp	ip, r4
 8000d6c:	d058      	beq.n	8000e20 <__aeabi_dadd+0x510>
 8000d6e:	4694      	mov	ip, r2
 8000d70:	e749      	b.n	8000c06 <__aeabi_dadd+0x2f6>
 8000d72:	4664      	mov	r4, ip
 8000d74:	2220      	movs	r2, #32
 8000d76:	1b12      	subs	r2, r2, r4
 8000d78:	4644      	mov	r4, r8
 8000d7a:	4094      	lsls	r4, r2
 8000d7c:	000f      	movs	r7, r1
 8000d7e:	46a1      	mov	r9, r4
 8000d80:	4664      	mov	r4, ip
 8000d82:	4091      	lsls	r1, r2
 8000d84:	40e7      	lsrs	r7, r4
 8000d86:	464c      	mov	r4, r9
 8000d88:	1e4a      	subs	r2, r1, #1
 8000d8a:	4191      	sbcs	r1, r2
 8000d8c:	433c      	orrs	r4, r7
 8000d8e:	4642      	mov	r2, r8
 8000d90:	430c      	orrs	r4, r1
 8000d92:	4661      	mov	r1, ip
 8000d94:	40ca      	lsrs	r2, r1
 8000d96:	1880      	adds	r0, r0, r2
 8000d98:	e6f4      	b.n	8000b84 <__aeabi_dadd+0x274>
 8000d9a:	4c79      	ldr	r4, [pc, #484]	; (8000f80 <__aeabi_dadd+0x670>)
 8000d9c:	42a2      	cmp	r2, r4
 8000d9e:	d100      	bne.n	8000da2 <__aeabi_dadd+0x492>
 8000da0:	e6fd      	b.n	8000b9e <__aeabi_dadd+0x28e>
 8000da2:	1859      	adds	r1, r3, r1
 8000da4:	4299      	cmp	r1, r3
 8000da6:	419b      	sbcs	r3, r3
 8000da8:	4440      	add	r0, r8
 8000daa:	425f      	negs	r7, r3
 8000dac:	19c7      	adds	r7, r0, r7
 8000dae:	07fc      	lsls	r4, r7, #31
 8000db0:	0849      	lsrs	r1, r1, #1
 8000db2:	0016      	movs	r6, r2
 8000db4:	430c      	orrs	r4, r1
 8000db6:	087f      	lsrs	r7, r7, #1
 8000db8:	e6cf      	b.n	8000b5a <__aeabi_dadd+0x24a>
 8000dba:	1acc      	subs	r4, r1, r3
 8000dbc:	42a1      	cmp	r1, r4
 8000dbe:	41bf      	sbcs	r7, r7
 8000dc0:	4643      	mov	r3, r8
 8000dc2:	427f      	negs	r7, r7
 8000dc4:	1a18      	subs	r0, r3, r0
 8000dc6:	4655      	mov	r5, sl
 8000dc8:	1bc7      	subs	r7, r0, r7
 8000dca:	e5f7      	b.n	80009bc <__aeabi_dadd+0xac>
 8000dcc:	08c9      	lsrs	r1, r1, #3
 8000dce:	077b      	lsls	r3, r7, #29
 8000dd0:	4655      	mov	r5, sl
 8000dd2:	430b      	orrs	r3, r1
 8000dd4:	08f8      	lsrs	r0, r7, #3
 8000dd6:	e6c8      	b.n	8000b6a <__aeabi_dadd+0x25a>
 8000dd8:	2c00      	cmp	r4, #0
 8000dda:	d000      	beq.n	8000dde <__aeabi_dadd+0x4ce>
 8000ddc:	e081      	b.n	8000ee2 <__aeabi_dadd+0x5d2>
 8000dde:	4643      	mov	r3, r8
 8000de0:	430b      	orrs	r3, r1
 8000de2:	d115      	bne.n	8000e10 <__aeabi_dadd+0x500>
 8000de4:	2080      	movs	r0, #128	; 0x80
 8000de6:	2500      	movs	r5, #0
 8000de8:	0300      	lsls	r0, r0, #12
 8000dea:	e6e3      	b.n	8000bb4 <__aeabi_dadd+0x2a4>
 8000dec:	1a5c      	subs	r4, r3, r1
 8000dee:	42a3      	cmp	r3, r4
 8000df0:	419b      	sbcs	r3, r3
 8000df2:	1bc7      	subs	r7, r0, r7
 8000df4:	425b      	negs	r3, r3
 8000df6:	2601      	movs	r6, #1
 8000df8:	1aff      	subs	r7, r7, r3
 8000dfa:	e5da      	b.n	80009b2 <__aeabi_dadd+0xa2>
 8000dfc:	0742      	lsls	r2, r0, #29
 8000dfe:	08db      	lsrs	r3, r3, #3
 8000e00:	4313      	orrs	r3, r2
 8000e02:	08c0      	lsrs	r0, r0, #3
 8000e04:	e6d2      	b.n	8000bac <__aeabi_dadd+0x29c>
 8000e06:	0742      	lsls	r2, r0, #29
 8000e08:	08db      	lsrs	r3, r3, #3
 8000e0a:	4313      	orrs	r3, r2
 8000e0c:	08c0      	lsrs	r0, r0, #3
 8000e0e:	e6ac      	b.n	8000b6a <__aeabi_dadd+0x25a>
 8000e10:	4643      	mov	r3, r8
 8000e12:	4642      	mov	r2, r8
 8000e14:	08c9      	lsrs	r1, r1, #3
 8000e16:	075b      	lsls	r3, r3, #29
 8000e18:	4655      	mov	r5, sl
 8000e1a:	430b      	orrs	r3, r1
 8000e1c:	08d0      	lsrs	r0, r2, #3
 8000e1e:	e6c5      	b.n	8000bac <__aeabi_dadd+0x29c>
 8000e20:	4643      	mov	r3, r8
 8000e22:	4642      	mov	r2, r8
 8000e24:	075b      	lsls	r3, r3, #29
 8000e26:	08c9      	lsrs	r1, r1, #3
 8000e28:	430b      	orrs	r3, r1
 8000e2a:	08d0      	lsrs	r0, r2, #3
 8000e2c:	e6be      	b.n	8000bac <__aeabi_dadd+0x29c>
 8000e2e:	4303      	orrs	r3, r0
 8000e30:	001c      	movs	r4, r3
 8000e32:	1e63      	subs	r3, r4, #1
 8000e34:	419c      	sbcs	r4, r3
 8000e36:	e6fc      	b.n	8000c32 <__aeabi_dadd+0x322>
 8000e38:	0002      	movs	r2, r0
 8000e3a:	3c20      	subs	r4, #32
 8000e3c:	40e2      	lsrs	r2, r4
 8000e3e:	0014      	movs	r4, r2
 8000e40:	4662      	mov	r2, ip
 8000e42:	2a20      	cmp	r2, #32
 8000e44:	d003      	beq.n	8000e4e <__aeabi_dadd+0x53e>
 8000e46:	2540      	movs	r5, #64	; 0x40
 8000e48:	1aad      	subs	r5, r5, r2
 8000e4a:	40a8      	lsls	r0, r5
 8000e4c:	4303      	orrs	r3, r0
 8000e4e:	1e58      	subs	r0, r3, #1
 8000e50:	4183      	sbcs	r3, r0
 8000e52:	4323      	orrs	r3, r4
 8000e54:	e775      	b.n	8000d42 <__aeabi_dadd+0x432>
 8000e56:	2a00      	cmp	r2, #0
 8000e58:	d0e2      	beq.n	8000e20 <__aeabi_dadd+0x510>
 8000e5a:	003a      	movs	r2, r7
 8000e5c:	430a      	orrs	r2, r1
 8000e5e:	d0cd      	beq.n	8000dfc <__aeabi_dadd+0x4ec>
 8000e60:	0742      	lsls	r2, r0, #29
 8000e62:	08db      	lsrs	r3, r3, #3
 8000e64:	4313      	orrs	r3, r2
 8000e66:	2280      	movs	r2, #128	; 0x80
 8000e68:	08c0      	lsrs	r0, r0, #3
 8000e6a:	0312      	lsls	r2, r2, #12
 8000e6c:	4210      	tst	r0, r2
 8000e6e:	d006      	beq.n	8000e7e <__aeabi_dadd+0x56e>
 8000e70:	08fc      	lsrs	r4, r7, #3
 8000e72:	4214      	tst	r4, r2
 8000e74:	d103      	bne.n	8000e7e <__aeabi_dadd+0x56e>
 8000e76:	0020      	movs	r0, r4
 8000e78:	08cb      	lsrs	r3, r1, #3
 8000e7a:	077a      	lsls	r2, r7, #29
 8000e7c:	4313      	orrs	r3, r2
 8000e7e:	0f5a      	lsrs	r2, r3, #29
 8000e80:	00db      	lsls	r3, r3, #3
 8000e82:	0752      	lsls	r2, r2, #29
 8000e84:	08db      	lsrs	r3, r3, #3
 8000e86:	4313      	orrs	r3, r2
 8000e88:	e690      	b.n	8000bac <__aeabi_dadd+0x29c>
 8000e8a:	4643      	mov	r3, r8
 8000e8c:	430b      	orrs	r3, r1
 8000e8e:	d100      	bne.n	8000e92 <__aeabi_dadd+0x582>
 8000e90:	e709      	b.n	8000ca6 <__aeabi_dadd+0x396>
 8000e92:	4643      	mov	r3, r8
 8000e94:	4642      	mov	r2, r8
 8000e96:	08c9      	lsrs	r1, r1, #3
 8000e98:	075b      	lsls	r3, r3, #29
 8000e9a:	4655      	mov	r5, sl
 8000e9c:	430b      	orrs	r3, r1
 8000e9e:	08d0      	lsrs	r0, r2, #3
 8000ea0:	e666      	b.n	8000b70 <__aeabi_dadd+0x260>
 8000ea2:	1acc      	subs	r4, r1, r3
 8000ea4:	42a1      	cmp	r1, r4
 8000ea6:	4189      	sbcs	r1, r1
 8000ea8:	1a3f      	subs	r7, r7, r0
 8000eaa:	4249      	negs	r1, r1
 8000eac:	4655      	mov	r5, sl
 8000eae:	2601      	movs	r6, #1
 8000eb0:	1a7f      	subs	r7, r7, r1
 8000eb2:	e57e      	b.n	80009b2 <__aeabi_dadd+0xa2>
 8000eb4:	4642      	mov	r2, r8
 8000eb6:	1a5c      	subs	r4, r3, r1
 8000eb8:	1a87      	subs	r7, r0, r2
 8000eba:	42a3      	cmp	r3, r4
 8000ebc:	4192      	sbcs	r2, r2
 8000ebe:	4252      	negs	r2, r2
 8000ec0:	1abf      	subs	r7, r7, r2
 8000ec2:	023a      	lsls	r2, r7, #8
 8000ec4:	d53d      	bpl.n	8000f42 <__aeabi_dadd+0x632>
 8000ec6:	1acc      	subs	r4, r1, r3
 8000ec8:	42a1      	cmp	r1, r4
 8000eca:	4189      	sbcs	r1, r1
 8000ecc:	4643      	mov	r3, r8
 8000ece:	4249      	negs	r1, r1
 8000ed0:	1a1f      	subs	r7, r3, r0
 8000ed2:	4655      	mov	r5, sl
 8000ed4:	1a7f      	subs	r7, r7, r1
 8000ed6:	e595      	b.n	8000a04 <__aeabi_dadd+0xf4>
 8000ed8:	077b      	lsls	r3, r7, #29
 8000eda:	08c9      	lsrs	r1, r1, #3
 8000edc:	430b      	orrs	r3, r1
 8000ede:	08f8      	lsrs	r0, r7, #3
 8000ee0:	e643      	b.n	8000b6a <__aeabi_dadd+0x25a>
 8000ee2:	4644      	mov	r4, r8
 8000ee4:	08db      	lsrs	r3, r3, #3
 8000ee6:	430c      	orrs	r4, r1
 8000ee8:	d130      	bne.n	8000f4c <__aeabi_dadd+0x63c>
 8000eea:	0742      	lsls	r2, r0, #29
 8000eec:	4313      	orrs	r3, r2
 8000eee:	08c0      	lsrs	r0, r0, #3
 8000ef0:	e65c      	b.n	8000bac <__aeabi_dadd+0x29c>
 8000ef2:	077b      	lsls	r3, r7, #29
 8000ef4:	08c9      	lsrs	r1, r1, #3
 8000ef6:	430b      	orrs	r3, r1
 8000ef8:	08f8      	lsrs	r0, r7, #3
 8000efa:	e639      	b.n	8000b70 <__aeabi_dadd+0x260>
 8000efc:	185c      	adds	r4, r3, r1
 8000efe:	429c      	cmp	r4, r3
 8000f00:	419b      	sbcs	r3, r3
 8000f02:	4440      	add	r0, r8
 8000f04:	425b      	negs	r3, r3
 8000f06:	18c7      	adds	r7, r0, r3
 8000f08:	023b      	lsls	r3, r7, #8
 8000f0a:	d400      	bmi.n	8000f0e <__aeabi_dadd+0x5fe>
 8000f0c:	e625      	b.n	8000b5a <__aeabi_dadd+0x24a>
 8000f0e:	4b1d      	ldr	r3, [pc, #116]	; (8000f84 <__aeabi_dadd+0x674>)
 8000f10:	2601      	movs	r6, #1
 8000f12:	401f      	ands	r7, r3
 8000f14:	e621      	b.n	8000b5a <__aeabi_dadd+0x24a>
 8000f16:	0004      	movs	r4, r0
 8000f18:	3a20      	subs	r2, #32
 8000f1a:	40d4      	lsrs	r4, r2
 8000f1c:	4662      	mov	r2, ip
 8000f1e:	2a20      	cmp	r2, #32
 8000f20:	d004      	beq.n	8000f2c <__aeabi_dadd+0x61c>
 8000f22:	2240      	movs	r2, #64	; 0x40
 8000f24:	4666      	mov	r6, ip
 8000f26:	1b92      	subs	r2, r2, r6
 8000f28:	4090      	lsls	r0, r2
 8000f2a:	4303      	orrs	r3, r0
 8000f2c:	1e5a      	subs	r2, r3, #1
 8000f2e:	4193      	sbcs	r3, r2
 8000f30:	431c      	orrs	r4, r3
 8000f32:	e67e      	b.n	8000c32 <__aeabi_dadd+0x322>
 8000f34:	185c      	adds	r4, r3, r1
 8000f36:	428c      	cmp	r4, r1
 8000f38:	4189      	sbcs	r1, r1
 8000f3a:	4440      	add	r0, r8
 8000f3c:	4249      	negs	r1, r1
 8000f3e:	1847      	adds	r7, r0, r1
 8000f40:	e6dd      	b.n	8000cfe <__aeabi_dadd+0x3ee>
 8000f42:	0023      	movs	r3, r4
 8000f44:	433b      	orrs	r3, r7
 8000f46:	d100      	bne.n	8000f4a <__aeabi_dadd+0x63a>
 8000f48:	e6ad      	b.n	8000ca6 <__aeabi_dadd+0x396>
 8000f4a:	e606      	b.n	8000b5a <__aeabi_dadd+0x24a>
 8000f4c:	0744      	lsls	r4, r0, #29
 8000f4e:	4323      	orrs	r3, r4
 8000f50:	2480      	movs	r4, #128	; 0x80
 8000f52:	08c0      	lsrs	r0, r0, #3
 8000f54:	0324      	lsls	r4, r4, #12
 8000f56:	4220      	tst	r0, r4
 8000f58:	d008      	beq.n	8000f6c <__aeabi_dadd+0x65c>
 8000f5a:	4642      	mov	r2, r8
 8000f5c:	08d6      	lsrs	r6, r2, #3
 8000f5e:	4226      	tst	r6, r4
 8000f60:	d104      	bne.n	8000f6c <__aeabi_dadd+0x65c>
 8000f62:	4655      	mov	r5, sl
 8000f64:	0030      	movs	r0, r6
 8000f66:	08cb      	lsrs	r3, r1, #3
 8000f68:	0751      	lsls	r1, r2, #29
 8000f6a:	430b      	orrs	r3, r1
 8000f6c:	0f5a      	lsrs	r2, r3, #29
 8000f6e:	00db      	lsls	r3, r3, #3
 8000f70:	08db      	lsrs	r3, r3, #3
 8000f72:	0752      	lsls	r2, r2, #29
 8000f74:	4313      	orrs	r3, r2
 8000f76:	e619      	b.n	8000bac <__aeabi_dadd+0x29c>
 8000f78:	2300      	movs	r3, #0
 8000f7a:	4a01      	ldr	r2, [pc, #4]	; (8000f80 <__aeabi_dadd+0x670>)
 8000f7c:	001f      	movs	r7, r3
 8000f7e:	e55e      	b.n	8000a3e <__aeabi_dadd+0x12e>
 8000f80:	000007ff 	.word	0x000007ff
 8000f84:	ff7fffff 	.word	0xff7fffff

08000f88 <__aeabi_ddiv>:
 8000f88:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000f8a:	4657      	mov	r7, sl
 8000f8c:	464e      	mov	r6, r9
 8000f8e:	4645      	mov	r5, r8
 8000f90:	46de      	mov	lr, fp
 8000f92:	b5e0      	push	{r5, r6, r7, lr}
 8000f94:	4681      	mov	r9, r0
 8000f96:	0005      	movs	r5, r0
 8000f98:	030c      	lsls	r4, r1, #12
 8000f9a:	0048      	lsls	r0, r1, #1
 8000f9c:	4692      	mov	sl, r2
 8000f9e:	001f      	movs	r7, r3
 8000fa0:	b085      	sub	sp, #20
 8000fa2:	0b24      	lsrs	r4, r4, #12
 8000fa4:	0d40      	lsrs	r0, r0, #21
 8000fa6:	0fce      	lsrs	r6, r1, #31
 8000fa8:	2800      	cmp	r0, #0
 8000faa:	d100      	bne.n	8000fae <__aeabi_ddiv+0x26>
 8000fac:	e156      	b.n	800125c <__aeabi_ddiv+0x2d4>
 8000fae:	4bd4      	ldr	r3, [pc, #848]	; (8001300 <__aeabi_ddiv+0x378>)
 8000fb0:	4298      	cmp	r0, r3
 8000fb2:	d100      	bne.n	8000fb6 <__aeabi_ddiv+0x2e>
 8000fb4:	e172      	b.n	800129c <__aeabi_ddiv+0x314>
 8000fb6:	0f6b      	lsrs	r3, r5, #29
 8000fb8:	00e4      	lsls	r4, r4, #3
 8000fba:	431c      	orrs	r4, r3
 8000fbc:	2380      	movs	r3, #128	; 0x80
 8000fbe:	041b      	lsls	r3, r3, #16
 8000fc0:	4323      	orrs	r3, r4
 8000fc2:	4698      	mov	r8, r3
 8000fc4:	4bcf      	ldr	r3, [pc, #828]	; (8001304 <__aeabi_ddiv+0x37c>)
 8000fc6:	00ed      	lsls	r5, r5, #3
 8000fc8:	469b      	mov	fp, r3
 8000fca:	2300      	movs	r3, #0
 8000fcc:	4699      	mov	r9, r3
 8000fce:	4483      	add	fp, r0
 8000fd0:	9300      	str	r3, [sp, #0]
 8000fd2:	033c      	lsls	r4, r7, #12
 8000fd4:	007b      	lsls	r3, r7, #1
 8000fd6:	4650      	mov	r0, sl
 8000fd8:	0b24      	lsrs	r4, r4, #12
 8000fda:	0d5b      	lsrs	r3, r3, #21
 8000fdc:	0fff      	lsrs	r7, r7, #31
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	d100      	bne.n	8000fe4 <__aeabi_ddiv+0x5c>
 8000fe2:	e11f      	b.n	8001224 <__aeabi_ddiv+0x29c>
 8000fe4:	4ac6      	ldr	r2, [pc, #792]	; (8001300 <__aeabi_ddiv+0x378>)
 8000fe6:	4293      	cmp	r3, r2
 8000fe8:	d100      	bne.n	8000fec <__aeabi_ddiv+0x64>
 8000fea:	e162      	b.n	80012b2 <__aeabi_ddiv+0x32a>
 8000fec:	49c5      	ldr	r1, [pc, #788]	; (8001304 <__aeabi_ddiv+0x37c>)
 8000fee:	0f42      	lsrs	r2, r0, #29
 8000ff0:	468c      	mov	ip, r1
 8000ff2:	00e4      	lsls	r4, r4, #3
 8000ff4:	4659      	mov	r1, fp
 8000ff6:	4314      	orrs	r4, r2
 8000ff8:	2280      	movs	r2, #128	; 0x80
 8000ffa:	4463      	add	r3, ip
 8000ffc:	0412      	lsls	r2, r2, #16
 8000ffe:	1acb      	subs	r3, r1, r3
 8001000:	4314      	orrs	r4, r2
 8001002:	469b      	mov	fp, r3
 8001004:	00c2      	lsls	r2, r0, #3
 8001006:	2000      	movs	r0, #0
 8001008:	0033      	movs	r3, r6
 800100a:	407b      	eors	r3, r7
 800100c:	469a      	mov	sl, r3
 800100e:	464b      	mov	r3, r9
 8001010:	2b0f      	cmp	r3, #15
 8001012:	d827      	bhi.n	8001064 <__aeabi_ddiv+0xdc>
 8001014:	49bc      	ldr	r1, [pc, #752]	; (8001308 <__aeabi_ddiv+0x380>)
 8001016:	009b      	lsls	r3, r3, #2
 8001018:	58cb      	ldr	r3, [r1, r3]
 800101a:	469f      	mov	pc, r3
 800101c:	46b2      	mov	sl, r6
 800101e:	9b00      	ldr	r3, [sp, #0]
 8001020:	2b02      	cmp	r3, #2
 8001022:	d016      	beq.n	8001052 <__aeabi_ddiv+0xca>
 8001024:	2b03      	cmp	r3, #3
 8001026:	d100      	bne.n	800102a <__aeabi_ddiv+0xa2>
 8001028:	e28e      	b.n	8001548 <__aeabi_ddiv+0x5c0>
 800102a:	2b01      	cmp	r3, #1
 800102c:	d000      	beq.n	8001030 <__aeabi_ddiv+0xa8>
 800102e:	e0d9      	b.n	80011e4 <__aeabi_ddiv+0x25c>
 8001030:	2300      	movs	r3, #0
 8001032:	2400      	movs	r4, #0
 8001034:	2500      	movs	r5, #0
 8001036:	4652      	mov	r2, sl
 8001038:	051b      	lsls	r3, r3, #20
 800103a:	4323      	orrs	r3, r4
 800103c:	07d2      	lsls	r2, r2, #31
 800103e:	4313      	orrs	r3, r2
 8001040:	0028      	movs	r0, r5
 8001042:	0019      	movs	r1, r3
 8001044:	b005      	add	sp, #20
 8001046:	bcf0      	pop	{r4, r5, r6, r7}
 8001048:	46bb      	mov	fp, r7
 800104a:	46b2      	mov	sl, r6
 800104c:	46a9      	mov	r9, r5
 800104e:	46a0      	mov	r8, r4
 8001050:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001052:	2400      	movs	r4, #0
 8001054:	2500      	movs	r5, #0
 8001056:	4baa      	ldr	r3, [pc, #680]	; (8001300 <__aeabi_ddiv+0x378>)
 8001058:	e7ed      	b.n	8001036 <__aeabi_ddiv+0xae>
 800105a:	46ba      	mov	sl, r7
 800105c:	46a0      	mov	r8, r4
 800105e:	0015      	movs	r5, r2
 8001060:	9000      	str	r0, [sp, #0]
 8001062:	e7dc      	b.n	800101e <__aeabi_ddiv+0x96>
 8001064:	4544      	cmp	r4, r8
 8001066:	d200      	bcs.n	800106a <__aeabi_ddiv+0xe2>
 8001068:	e1c7      	b.n	80013fa <__aeabi_ddiv+0x472>
 800106a:	d100      	bne.n	800106e <__aeabi_ddiv+0xe6>
 800106c:	e1c2      	b.n	80013f4 <__aeabi_ddiv+0x46c>
 800106e:	2301      	movs	r3, #1
 8001070:	425b      	negs	r3, r3
 8001072:	469c      	mov	ip, r3
 8001074:	002e      	movs	r6, r5
 8001076:	4640      	mov	r0, r8
 8001078:	2500      	movs	r5, #0
 800107a:	44e3      	add	fp, ip
 800107c:	0223      	lsls	r3, r4, #8
 800107e:	0e14      	lsrs	r4, r2, #24
 8001080:	431c      	orrs	r4, r3
 8001082:	0c1b      	lsrs	r3, r3, #16
 8001084:	4699      	mov	r9, r3
 8001086:	0423      	lsls	r3, r4, #16
 8001088:	0c1f      	lsrs	r7, r3, #16
 800108a:	0212      	lsls	r2, r2, #8
 800108c:	4649      	mov	r1, r9
 800108e:	9200      	str	r2, [sp, #0]
 8001090:	9701      	str	r7, [sp, #4]
 8001092:	f7ff f8bf 	bl	8000214 <__aeabi_uidivmod>
 8001096:	0002      	movs	r2, r0
 8001098:	437a      	muls	r2, r7
 800109a:	040b      	lsls	r3, r1, #16
 800109c:	0c31      	lsrs	r1, r6, #16
 800109e:	4680      	mov	r8, r0
 80010a0:	4319      	orrs	r1, r3
 80010a2:	428a      	cmp	r2, r1
 80010a4:	d907      	bls.n	80010b6 <__aeabi_ddiv+0x12e>
 80010a6:	2301      	movs	r3, #1
 80010a8:	425b      	negs	r3, r3
 80010aa:	469c      	mov	ip, r3
 80010ac:	1909      	adds	r1, r1, r4
 80010ae:	44e0      	add	r8, ip
 80010b0:	428c      	cmp	r4, r1
 80010b2:	d800      	bhi.n	80010b6 <__aeabi_ddiv+0x12e>
 80010b4:	e207      	b.n	80014c6 <__aeabi_ddiv+0x53e>
 80010b6:	1a88      	subs	r0, r1, r2
 80010b8:	4649      	mov	r1, r9
 80010ba:	f7ff f8ab 	bl	8000214 <__aeabi_uidivmod>
 80010be:	0409      	lsls	r1, r1, #16
 80010c0:	468c      	mov	ip, r1
 80010c2:	0431      	lsls	r1, r6, #16
 80010c4:	4666      	mov	r6, ip
 80010c6:	9a01      	ldr	r2, [sp, #4]
 80010c8:	0c09      	lsrs	r1, r1, #16
 80010ca:	4342      	muls	r2, r0
 80010cc:	0003      	movs	r3, r0
 80010ce:	4331      	orrs	r1, r6
 80010d0:	428a      	cmp	r2, r1
 80010d2:	d904      	bls.n	80010de <__aeabi_ddiv+0x156>
 80010d4:	1909      	adds	r1, r1, r4
 80010d6:	3b01      	subs	r3, #1
 80010d8:	428c      	cmp	r4, r1
 80010da:	d800      	bhi.n	80010de <__aeabi_ddiv+0x156>
 80010dc:	e1ed      	b.n	80014ba <__aeabi_ddiv+0x532>
 80010de:	1a88      	subs	r0, r1, r2
 80010e0:	4642      	mov	r2, r8
 80010e2:	0412      	lsls	r2, r2, #16
 80010e4:	431a      	orrs	r2, r3
 80010e6:	4690      	mov	r8, r2
 80010e8:	4641      	mov	r1, r8
 80010ea:	9b00      	ldr	r3, [sp, #0]
 80010ec:	040e      	lsls	r6, r1, #16
 80010ee:	0c1b      	lsrs	r3, r3, #16
 80010f0:	001f      	movs	r7, r3
 80010f2:	9302      	str	r3, [sp, #8]
 80010f4:	9b00      	ldr	r3, [sp, #0]
 80010f6:	0c36      	lsrs	r6, r6, #16
 80010f8:	041b      	lsls	r3, r3, #16
 80010fa:	0c19      	lsrs	r1, r3, #16
 80010fc:	000b      	movs	r3, r1
 80010fe:	4373      	muls	r3, r6
 8001100:	0c12      	lsrs	r2, r2, #16
 8001102:	437e      	muls	r6, r7
 8001104:	9103      	str	r1, [sp, #12]
 8001106:	4351      	muls	r1, r2
 8001108:	437a      	muls	r2, r7
 800110a:	0c1f      	lsrs	r7, r3, #16
 800110c:	46bc      	mov	ip, r7
 800110e:	1876      	adds	r6, r6, r1
 8001110:	4466      	add	r6, ip
 8001112:	42b1      	cmp	r1, r6
 8001114:	d903      	bls.n	800111e <__aeabi_ddiv+0x196>
 8001116:	2180      	movs	r1, #128	; 0x80
 8001118:	0249      	lsls	r1, r1, #9
 800111a:	468c      	mov	ip, r1
 800111c:	4462      	add	r2, ip
 800111e:	0c31      	lsrs	r1, r6, #16
 8001120:	188a      	adds	r2, r1, r2
 8001122:	0431      	lsls	r1, r6, #16
 8001124:	041e      	lsls	r6, r3, #16
 8001126:	0c36      	lsrs	r6, r6, #16
 8001128:	198e      	adds	r6, r1, r6
 800112a:	4290      	cmp	r0, r2
 800112c:	d302      	bcc.n	8001134 <__aeabi_ddiv+0x1ac>
 800112e:	d112      	bne.n	8001156 <__aeabi_ddiv+0x1ce>
 8001130:	42b5      	cmp	r5, r6
 8001132:	d210      	bcs.n	8001156 <__aeabi_ddiv+0x1ce>
 8001134:	4643      	mov	r3, r8
 8001136:	1e59      	subs	r1, r3, #1
 8001138:	9b00      	ldr	r3, [sp, #0]
 800113a:	469c      	mov	ip, r3
 800113c:	4465      	add	r5, ip
 800113e:	001f      	movs	r7, r3
 8001140:	429d      	cmp	r5, r3
 8001142:	419b      	sbcs	r3, r3
 8001144:	425b      	negs	r3, r3
 8001146:	191b      	adds	r3, r3, r4
 8001148:	18c0      	adds	r0, r0, r3
 800114a:	4284      	cmp	r4, r0
 800114c:	d200      	bcs.n	8001150 <__aeabi_ddiv+0x1c8>
 800114e:	e1a0      	b.n	8001492 <__aeabi_ddiv+0x50a>
 8001150:	d100      	bne.n	8001154 <__aeabi_ddiv+0x1cc>
 8001152:	e19b      	b.n	800148c <__aeabi_ddiv+0x504>
 8001154:	4688      	mov	r8, r1
 8001156:	1bae      	subs	r6, r5, r6
 8001158:	42b5      	cmp	r5, r6
 800115a:	41ad      	sbcs	r5, r5
 800115c:	1a80      	subs	r0, r0, r2
 800115e:	426d      	negs	r5, r5
 8001160:	1b40      	subs	r0, r0, r5
 8001162:	4284      	cmp	r4, r0
 8001164:	d100      	bne.n	8001168 <__aeabi_ddiv+0x1e0>
 8001166:	e1d5      	b.n	8001514 <__aeabi_ddiv+0x58c>
 8001168:	4649      	mov	r1, r9
 800116a:	f7ff f853 	bl	8000214 <__aeabi_uidivmod>
 800116e:	9a01      	ldr	r2, [sp, #4]
 8001170:	040b      	lsls	r3, r1, #16
 8001172:	4342      	muls	r2, r0
 8001174:	0c31      	lsrs	r1, r6, #16
 8001176:	0005      	movs	r5, r0
 8001178:	4319      	orrs	r1, r3
 800117a:	428a      	cmp	r2, r1
 800117c:	d900      	bls.n	8001180 <__aeabi_ddiv+0x1f8>
 800117e:	e16c      	b.n	800145a <__aeabi_ddiv+0x4d2>
 8001180:	1a88      	subs	r0, r1, r2
 8001182:	4649      	mov	r1, r9
 8001184:	f7ff f846 	bl	8000214 <__aeabi_uidivmod>
 8001188:	9a01      	ldr	r2, [sp, #4]
 800118a:	0436      	lsls	r6, r6, #16
 800118c:	4342      	muls	r2, r0
 800118e:	0409      	lsls	r1, r1, #16
 8001190:	0c36      	lsrs	r6, r6, #16
 8001192:	0003      	movs	r3, r0
 8001194:	430e      	orrs	r6, r1
 8001196:	42b2      	cmp	r2, r6
 8001198:	d900      	bls.n	800119c <__aeabi_ddiv+0x214>
 800119a:	e153      	b.n	8001444 <__aeabi_ddiv+0x4bc>
 800119c:	9803      	ldr	r0, [sp, #12]
 800119e:	1ab6      	subs	r6, r6, r2
 80011a0:	0002      	movs	r2, r0
 80011a2:	042d      	lsls	r5, r5, #16
 80011a4:	431d      	orrs	r5, r3
 80011a6:	9f02      	ldr	r7, [sp, #8]
 80011a8:	042b      	lsls	r3, r5, #16
 80011aa:	0c1b      	lsrs	r3, r3, #16
 80011ac:	435a      	muls	r2, r3
 80011ae:	437b      	muls	r3, r7
 80011b0:	469c      	mov	ip, r3
 80011b2:	0c29      	lsrs	r1, r5, #16
 80011b4:	4348      	muls	r0, r1
 80011b6:	0c13      	lsrs	r3, r2, #16
 80011b8:	4484      	add	ip, r0
 80011ba:	4463      	add	r3, ip
 80011bc:	4379      	muls	r1, r7
 80011be:	4298      	cmp	r0, r3
 80011c0:	d903      	bls.n	80011ca <__aeabi_ddiv+0x242>
 80011c2:	2080      	movs	r0, #128	; 0x80
 80011c4:	0240      	lsls	r0, r0, #9
 80011c6:	4684      	mov	ip, r0
 80011c8:	4461      	add	r1, ip
 80011ca:	0c18      	lsrs	r0, r3, #16
 80011cc:	0412      	lsls	r2, r2, #16
 80011ce:	041b      	lsls	r3, r3, #16
 80011d0:	0c12      	lsrs	r2, r2, #16
 80011d2:	1841      	adds	r1, r0, r1
 80011d4:	189b      	adds	r3, r3, r2
 80011d6:	428e      	cmp	r6, r1
 80011d8:	d200      	bcs.n	80011dc <__aeabi_ddiv+0x254>
 80011da:	e0ff      	b.n	80013dc <__aeabi_ddiv+0x454>
 80011dc:	d100      	bne.n	80011e0 <__aeabi_ddiv+0x258>
 80011de:	e0fa      	b.n	80013d6 <__aeabi_ddiv+0x44e>
 80011e0:	2301      	movs	r3, #1
 80011e2:	431d      	orrs	r5, r3
 80011e4:	4a49      	ldr	r2, [pc, #292]	; (800130c <__aeabi_ddiv+0x384>)
 80011e6:	445a      	add	r2, fp
 80011e8:	2a00      	cmp	r2, #0
 80011ea:	dc00      	bgt.n	80011ee <__aeabi_ddiv+0x266>
 80011ec:	e0aa      	b.n	8001344 <__aeabi_ddiv+0x3bc>
 80011ee:	076b      	lsls	r3, r5, #29
 80011f0:	d000      	beq.n	80011f4 <__aeabi_ddiv+0x26c>
 80011f2:	e13d      	b.n	8001470 <__aeabi_ddiv+0x4e8>
 80011f4:	08ed      	lsrs	r5, r5, #3
 80011f6:	4643      	mov	r3, r8
 80011f8:	01db      	lsls	r3, r3, #7
 80011fa:	d506      	bpl.n	800120a <__aeabi_ddiv+0x282>
 80011fc:	4642      	mov	r2, r8
 80011fe:	4b44      	ldr	r3, [pc, #272]	; (8001310 <__aeabi_ddiv+0x388>)
 8001200:	401a      	ands	r2, r3
 8001202:	4690      	mov	r8, r2
 8001204:	2280      	movs	r2, #128	; 0x80
 8001206:	00d2      	lsls	r2, r2, #3
 8001208:	445a      	add	r2, fp
 800120a:	4b42      	ldr	r3, [pc, #264]	; (8001314 <__aeabi_ddiv+0x38c>)
 800120c:	429a      	cmp	r2, r3
 800120e:	dd00      	ble.n	8001212 <__aeabi_ddiv+0x28a>
 8001210:	e71f      	b.n	8001052 <__aeabi_ddiv+0xca>
 8001212:	4643      	mov	r3, r8
 8001214:	075b      	lsls	r3, r3, #29
 8001216:	431d      	orrs	r5, r3
 8001218:	4643      	mov	r3, r8
 800121a:	0552      	lsls	r2, r2, #21
 800121c:	025c      	lsls	r4, r3, #9
 800121e:	0b24      	lsrs	r4, r4, #12
 8001220:	0d53      	lsrs	r3, r2, #21
 8001222:	e708      	b.n	8001036 <__aeabi_ddiv+0xae>
 8001224:	4652      	mov	r2, sl
 8001226:	4322      	orrs	r2, r4
 8001228:	d100      	bne.n	800122c <__aeabi_ddiv+0x2a4>
 800122a:	e07b      	b.n	8001324 <__aeabi_ddiv+0x39c>
 800122c:	2c00      	cmp	r4, #0
 800122e:	d100      	bne.n	8001232 <__aeabi_ddiv+0x2aa>
 8001230:	e0fa      	b.n	8001428 <__aeabi_ddiv+0x4a0>
 8001232:	0020      	movs	r0, r4
 8001234:	f001 f9a4 	bl	8002580 <__clzsi2>
 8001238:	0002      	movs	r2, r0
 800123a:	3a0b      	subs	r2, #11
 800123c:	231d      	movs	r3, #29
 800123e:	0001      	movs	r1, r0
 8001240:	1a9b      	subs	r3, r3, r2
 8001242:	4652      	mov	r2, sl
 8001244:	3908      	subs	r1, #8
 8001246:	40da      	lsrs	r2, r3
 8001248:	408c      	lsls	r4, r1
 800124a:	4314      	orrs	r4, r2
 800124c:	4652      	mov	r2, sl
 800124e:	408a      	lsls	r2, r1
 8001250:	4b31      	ldr	r3, [pc, #196]	; (8001318 <__aeabi_ddiv+0x390>)
 8001252:	4458      	add	r0, fp
 8001254:	469b      	mov	fp, r3
 8001256:	4483      	add	fp, r0
 8001258:	2000      	movs	r0, #0
 800125a:	e6d5      	b.n	8001008 <__aeabi_ddiv+0x80>
 800125c:	464b      	mov	r3, r9
 800125e:	4323      	orrs	r3, r4
 8001260:	4698      	mov	r8, r3
 8001262:	d044      	beq.n	80012ee <__aeabi_ddiv+0x366>
 8001264:	2c00      	cmp	r4, #0
 8001266:	d100      	bne.n	800126a <__aeabi_ddiv+0x2e2>
 8001268:	e0ce      	b.n	8001408 <__aeabi_ddiv+0x480>
 800126a:	0020      	movs	r0, r4
 800126c:	f001 f988 	bl	8002580 <__clzsi2>
 8001270:	0001      	movs	r1, r0
 8001272:	0002      	movs	r2, r0
 8001274:	390b      	subs	r1, #11
 8001276:	231d      	movs	r3, #29
 8001278:	1a5b      	subs	r3, r3, r1
 800127a:	4649      	mov	r1, r9
 800127c:	0010      	movs	r0, r2
 800127e:	40d9      	lsrs	r1, r3
 8001280:	3808      	subs	r0, #8
 8001282:	4084      	lsls	r4, r0
 8001284:	000b      	movs	r3, r1
 8001286:	464d      	mov	r5, r9
 8001288:	4323      	orrs	r3, r4
 800128a:	4698      	mov	r8, r3
 800128c:	4085      	lsls	r5, r0
 800128e:	4823      	ldr	r0, [pc, #140]	; (800131c <__aeabi_ddiv+0x394>)
 8001290:	1a83      	subs	r3, r0, r2
 8001292:	469b      	mov	fp, r3
 8001294:	2300      	movs	r3, #0
 8001296:	4699      	mov	r9, r3
 8001298:	9300      	str	r3, [sp, #0]
 800129a:	e69a      	b.n	8000fd2 <__aeabi_ddiv+0x4a>
 800129c:	464b      	mov	r3, r9
 800129e:	4323      	orrs	r3, r4
 80012a0:	4698      	mov	r8, r3
 80012a2:	d11d      	bne.n	80012e0 <__aeabi_ddiv+0x358>
 80012a4:	2308      	movs	r3, #8
 80012a6:	4699      	mov	r9, r3
 80012a8:	3b06      	subs	r3, #6
 80012aa:	2500      	movs	r5, #0
 80012ac:	4683      	mov	fp, r0
 80012ae:	9300      	str	r3, [sp, #0]
 80012b0:	e68f      	b.n	8000fd2 <__aeabi_ddiv+0x4a>
 80012b2:	4652      	mov	r2, sl
 80012b4:	4322      	orrs	r2, r4
 80012b6:	d109      	bne.n	80012cc <__aeabi_ddiv+0x344>
 80012b8:	2302      	movs	r3, #2
 80012ba:	4649      	mov	r1, r9
 80012bc:	4319      	orrs	r1, r3
 80012be:	4b18      	ldr	r3, [pc, #96]	; (8001320 <__aeabi_ddiv+0x398>)
 80012c0:	4689      	mov	r9, r1
 80012c2:	469c      	mov	ip, r3
 80012c4:	2400      	movs	r4, #0
 80012c6:	2002      	movs	r0, #2
 80012c8:	44e3      	add	fp, ip
 80012ca:	e69d      	b.n	8001008 <__aeabi_ddiv+0x80>
 80012cc:	2303      	movs	r3, #3
 80012ce:	464a      	mov	r2, r9
 80012d0:	431a      	orrs	r2, r3
 80012d2:	4b13      	ldr	r3, [pc, #76]	; (8001320 <__aeabi_ddiv+0x398>)
 80012d4:	4691      	mov	r9, r2
 80012d6:	469c      	mov	ip, r3
 80012d8:	4652      	mov	r2, sl
 80012da:	2003      	movs	r0, #3
 80012dc:	44e3      	add	fp, ip
 80012de:	e693      	b.n	8001008 <__aeabi_ddiv+0x80>
 80012e0:	230c      	movs	r3, #12
 80012e2:	4699      	mov	r9, r3
 80012e4:	3b09      	subs	r3, #9
 80012e6:	46a0      	mov	r8, r4
 80012e8:	4683      	mov	fp, r0
 80012ea:	9300      	str	r3, [sp, #0]
 80012ec:	e671      	b.n	8000fd2 <__aeabi_ddiv+0x4a>
 80012ee:	2304      	movs	r3, #4
 80012f0:	4699      	mov	r9, r3
 80012f2:	2300      	movs	r3, #0
 80012f4:	469b      	mov	fp, r3
 80012f6:	3301      	adds	r3, #1
 80012f8:	2500      	movs	r5, #0
 80012fa:	9300      	str	r3, [sp, #0]
 80012fc:	e669      	b.n	8000fd2 <__aeabi_ddiv+0x4a>
 80012fe:	46c0      	nop			; (mov r8, r8)
 8001300:	000007ff 	.word	0x000007ff
 8001304:	fffffc01 	.word	0xfffffc01
 8001308:	08005e48 	.word	0x08005e48
 800130c:	000003ff 	.word	0x000003ff
 8001310:	feffffff 	.word	0xfeffffff
 8001314:	000007fe 	.word	0x000007fe
 8001318:	000003f3 	.word	0x000003f3
 800131c:	fffffc0d 	.word	0xfffffc0d
 8001320:	fffff801 	.word	0xfffff801
 8001324:	4649      	mov	r1, r9
 8001326:	2301      	movs	r3, #1
 8001328:	4319      	orrs	r1, r3
 800132a:	4689      	mov	r9, r1
 800132c:	2400      	movs	r4, #0
 800132e:	2001      	movs	r0, #1
 8001330:	e66a      	b.n	8001008 <__aeabi_ddiv+0x80>
 8001332:	2300      	movs	r3, #0
 8001334:	2480      	movs	r4, #128	; 0x80
 8001336:	469a      	mov	sl, r3
 8001338:	2500      	movs	r5, #0
 800133a:	4b8a      	ldr	r3, [pc, #552]	; (8001564 <__aeabi_ddiv+0x5dc>)
 800133c:	0324      	lsls	r4, r4, #12
 800133e:	e67a      	b.n	8001036 <__aeabi_ddiv+0xae>
 8001340:	2501      	movs	r5, #1
 8001342:	426d      	negs	r5, r5
 8001344:	2301      	movs	r3, #1
 8001346:	1a9b      	subs	r3, r3, r2
 8001348:	2b38      	cmp	r3, #56	; 0x38
 800134a:	dd00      	ble.n	800134e <__aeabi_ddiv+0x3c6>
 800134c:	e670      	b.n	8001030 <__aeabi_ddiv+0xa8>
 800134e:	2b1f      	cmp	r3, #31
 8001350:	dc00      	bgt.n	8001354 <__aeabi_ddiv+0x3cc>
 8001352:	e0bf      	b.n	80014d4 <__aeabi_ddiv+0x54c>
 8001354:	211f      	movs	r1, #31
 8001356:	4249      	negs	r1, r1
 8001358:	1a8a      	subs	r2, r1, r2
 800135a:	4641      	mov	r1, r8
 800135c:	40d1      	lsrs	r1, r2
 800135e:	000a      	movs	r2, r1
 8001360:	2b20      	cmp	r3, #32
 8001362:	d004      	beq.n	800136e <__aeabi_ddiv+0x3e6>
 8001364:	4641      	mov	r1, r8
 8001366:	4b80      	ldr	r3, [pc, #512]	; (8001568 <__aeabi_ddiv+0x5e0>)
 8001368:	445b      	add	r3, fp
 800136a:	4099      	lsls	r1, r3
 800136c:	430d      	orrs	r5, r1
 800136e:	1e6b      	subs	r3, r5, #1
 8001370:	419d      	sbcs	r5, r3
 8001372:	2307      	movs	r3, #7
 8001374:	432a      	orrs	r2, r5
 8001376:	001d      	movs	r5, r3
 8001378:	2400      	movs	r4, #0
 800137a:	4015      	ands	r5, r2
 800137c:	4213      	tst	r3, r2
 800137e:	d100      	bne.n	8001382 <__aeabi_ddiv+0x3fa>
 8001380:	e0d4      	b.n	800152c <__aeabi_ddiv+0x5a4>
 8001382:	210f      	movs	r1, #15
 8001384:	2300      	movs	r3, #0
 8001386:	4011      	ands	r1, r2
 8001388:	2904      	cmp	r1, #4
 800138a:	d100      	bne.n	800138e <__aeabi_ddiv+0x406>
 800138c:	e0cb      	b.n	8001526 <__aeabi_ddiv+0x59e>
 800138e:	1d11      	adds	r1, r2, #4
 8001390:	4291      	cmp	r1, r2
 8001392:	4192      	sbcs	r2, r2
 8001394:	4252      	negs	r2, r2
 8001396:	189b      	adds	r3, r3, r2
 8001398:	000a      	movs	r2, r1
 800139a:	0219      	lsls	r1, r3, #8
 800139c:	d400      	bmi.n	80013a0 <__aeabi_ddiv+0x418>
 800139e:	e0c2      	b.n	8001526 <__aeabi_ddiv+0x59e>
 80013a0:	2301      	movs	r3, #1
 80013a2:	2400      	movs	r4, #0
 80013a4:	2500      	movs	r5, #0
 80013a6:	e646      	b.n	8001036 <__aeabi_ddiv+0xae>
 80013a8:	2380      	movs	r3, #128	; 0x80
 80013aa:	4641      	mov	r1, r8
 80013ac:	031b      	lsls	r3, r3, #12
 80013ae:	4219      	tst	r1, r3
 80013b0:	d008      	beq.n	80013c4 <__aeabi_ddiv+0x43c>
 80013b2:	421c      	tst	r4, r3
 80013b4:	d106      	bne.n	80013c4 <__aeabi_ddiv+0x43c>
 80013b6:	431c      	orrs	r4, r3
 80013b8:	0324      	lsls	r4, r4, #12
 80013ba:	46ba      	mov	sl, r7
 80013bc:	0015      	movs	r5, r2
 80013be:	4b69      	ldr	r3, [pc, #420]	; (8001564 <__aeabi_ddiv+0x5dc>)
 80013c0:	0b24      	lsrs	r4, r4, #12
 80013c2:	e638      	b.n	8001036 <__aeabi_ddiv+0xae>
 80013c4:	2480      	movs	r4, #128	; 0x80
 80013c6:	4643      	mov	r3, r8
 80013c8:	0324      	lsls	r4, r4, #12
 80013ca:	431c      	orrs	r4, r3
 80013cc:	0324      	lsls	r4, r4, #12
 80013ce:	46b2      	mov	sl, r6
 80013d0:	4b64      	ldr	r3, [pc, #400]	; (8001564 <__aeabi_ddiv+0x5dc>)
 80013d2:	0b24      	lsrs	r4, r4, #12
 80013d4:	e62f      	b.n	8001036 <__aeabi_ddiv+0xae>
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	d100      	bne.n	80013dc <__aeabi_ddiv+0x454>
 80013da:	e703      	b.n	80011e4 <__aeabi_ddiv+0x25c>
 80013dc:	19a6      	adds	r6, r4, r6
 80013de:	1e68      	subs	r0, r5, #1
 80013e0:	42a6      	cmp	r6, r4
 80013e2:	d200      	bcs.n	80013e6 <__aeabi_ddiv+0x45e>
 80013e4:	e08d      	b.n	8001502 <__aeabi_ddiv+0x57a>
 80013e6:	428e      	cmp	r6, r1
 80013e8:	d200      	bcs.n	80013ec <__aeabi_ddiv+0x464>
 80013ea:	e0a3      	b.n	8001534 <__aeabi_ddiv+0x5ac>
 80013ec:	d100      	bne.n	80013f0 <__aeabi_ddiv+0x468>
 80013ee:	e0b3      	b.n	8001558 <__aeabi_ddiv+0x5d0>
 80013f0:	0005      	movs	r5, r0
 80013f2:	e6f5      	b.n	80011e0 <__aeabi_ddiv+0x258>
 80013f4:	42aa      	cmp	r2, r5
 80013f6:	d900      	bls.n	80013fa <__aeabi_ddiv+0x472>
 80013f8:	e639      	b.n	800106e <__aeabi_ddiv+0xe6>
 80013fa:	4643      	mov	r3, r8
 80013fc:	07de      	lsls	r6, r3, #31
 80013fe:	0858      	lsrs	r0, r3, #1
 8001400:	086b      	lsrs	r3, r5, #1
 8001402:	431e      	orrs	r6, r3
 8001404:	07ed      	lsls	r5, r5, #31
 8001406:	e639      	b.n	800107c <__aeabi_ddiv+0xf4>
 8001408:	4648      	mov	r0, r9
 800140a:	f001 f8b9 	bl	8002580 <__clzsi2>
 800140e:	0001      	movs	r1, r0
 8001410:	0002      	movs	r2, r0
 8001412:	3115      	adds	r1, #21
 8001414:	3220      	adds	r2, #32
 8001416:	291c      	cmp	r1, #28
 8001418:	dc00      	bgt.n	800141c <__aeabi_ddiv+0x494>
 800141a:	e72c      	b.n	8001276 <__aeabi_ddiv+0x2ee>
 800141c:	464b      	mov	r3, r9
 800141e:	3808      	subs	r0, #8
 8001420:	4083      	lsls	r3, r0
 8001422:	2500      	movs	r5, #0
 8001424:	4698      	mov	r8, r3
 8001426:	e732      	b.n	800128e <__aeabi_ddiv+0x306>
 8001428:	f001 f8aa 	bl	8002580 <__clzsi2>
 800142c:	0003      	movs	r3, r0
 800142e:	001a      	movs	r2, r3
 8001430:	3215      	adds	r2, #21
 8001432:	3020      	adds	r0, #32
 8001434:	2a1c      	cmp	r2, #28
 8001436:	dc00      	bgt.n	800143a <__aeabi_ddiv+0x4b2>
 8001438:	e700      	b.n	800123c <__aeabi_ddiv+0x2b4>
 800143a:	4654      	mov	r4, sl
 800143c:	3b08      	subs	r3, #8
 800143e:	2200      	movs	r2, #0
 8001440:	409c      	lsls	r4, r3
 8001442:	e705      	b.n	8001250 <__aeabi_ddiv+0x2c8>
 8001444:	1936      	adds	r6, r6, r4
 8001446:	3b01      	subs	r3, #1
 8001448:	42b4      	cmp	r4, r6
 800144a:	d900      	bls.n	800144e <__aeabi_ddiv+0x4c6>
 800144c:	e6a6      	b.n	800119c <__aeabi_ddiv+0x214>
 800144e:	42b2      	cmp	r2, r6
 8001450:	d800      	bhi.n	8001454 <__aeabi_ddiv+0x4cc>
 8001452:	e6a3      	b.n	800119c <__aeabi_ddiv+0x214>
 8001454:	1e83      	subs	r3, r0, #2
 8001456:	1936      	adds	r6, r6, r4
 8001458:	e6a0      	b.n	800119c <__aeabi_ddiv+0x214>
 800145a:	1909      	adds	r1, r1, r4
 800145c:	3d01      	subs	r5, #1
 800145e:	428c      	cmp	r4, r1
 8001460:	d900      	bls.n	8001464 <__aeabi_ddiv+0x4dc>
 8001462:	e68d      	b.n	8001180 <__aeabi_ddiv+0x1f8>
 8001464:	428a      	cmp	r2, r1
 8001466:	d800      	bhi.n	800146a <__aeabi_ddiv+0x4e2>
 8001468:	e68a      	b.n	8001180 <__aeabi_ddiv+0x1f8>
 800146a:	1e85      	subs	r5, r0, #2
 800146c:	1909      	adds	r1, r1, r4
 800146e:	e687      	b.n	8001180 <__aeabi_ddiv+0x1f8>
 8001470:	230f      	movs	r3, #15
 8001472:	402b      	ands	r3, r5
 8001474:	2b04      	cmp	r3, #4
 8001476:	d100      	bne.n	800147a <__aeabi_ddiv+0x4f2>
 8001478:	e6bc      	b.n	80011f4 <__aeabi_ddiv+0x26c>
 800147a:	2305      	movs	r3, #5
 800147c:	425b      	negs	r3, r3
 800147e:	42ab      	cmp	r3, r5
 8001480:	419b      	sbcs	r3, r3
 8001482:	3504      	adds	r5, #4
 8001484:	425b      	negs	r3, r3
 8001486:	08ed      	lsrs	r5, r5, #3
 8001488:	4498      	add	r8, r3
 800148a:	e6b4      	b.n	80011f6 <__aeabi_ddiv+0x26e>
 800148c:	42af      	cmp	r7, r5
 800148e:	d900      	bls.n	8001492 <__aeabi_ddiv+0x50a>
 8001490:	e660      	b.n	8001154 <__aeabi_ddiv+0x1cc>
 8001492:	4282      	cmp	r2, r0
 8001494:	d804      	bhi.n	80014a0 <__aeabi_ddiv+0x518>
 8001496:	d000      	beq.n	800149a <__aeabi_ddiv+0x512>
 8001498:	e65c      	b.n	8001154 <__aeabi_ddiv+0x1cc>
 800149a:	42ae      	cmp	r6, r5
 800149c:	d800      	bhi.n	80014a0 <__aeabi_ddiv+0x518>
 800149e:	e659      	b.n	8001154 <__aeabi_ddiv+0x1cc>
 80014a0:	2302      	movs	r3, #2
 80014a2:	425b      	negs	r3, r3
 80014a4:	469c      	mov	ip, r3
 80014a6:	9b00      	ldr	r3, [sp, #0]
 80014a8:	44e0      	add	r8, ip
 80014aa:	469c      	mov	ip, r3
 80014ac:	4465      	add	r5, ip
 80014ae:	429d      	cmp	r5, r3
 80014b0:	419b      	sbcs	r3, r3
 80014b2:	425b      	negs	r3, r3
 80014b4:	191b      	adds	r3, r3, r4
 80014b6:	18c0      	adds	r0, r0, r3
 80014b8:	e64d      	b.n	8001156 <__aeabi_ddiv+0x1ce>
 80014ba:	428a      	cmp	r2, r1
 80014bc:	d800      	bhi.n	80014c0 <__aeabi_ddiv+0x538>
 80014be:	e60e      	b.n	80010de <__aeabi_ddiv+0x156>
 80014c0:	1e83      	subs	r3, r0, #2
 80014c2:	1909      	adds	r1, r1, r4
 80014c4:	e60b      	b.n	80010de <__aeabi_ddiv+0x156>
 80014c6:	428a      	cmp	r2, r1
 80014c8:	d800      	bhi.n	80014cc <__aeabi_ddiv+0x544>
 80014ca:	e5f4      	b.n	80010b6 <__aeabi_ddiv+0x12e>
 80014cc:	1e83      	subs	r3, r0, #2
 80014ce:	4698      	mov	r8, r3
 80014d0:	1909      	adds	r1, r1, r4
 80014d2:	e5f0      	b.n	80010b6 <__aeabi_ddiv+0x12e>
 80014d4:	4925      	ldr	r1, [pc, #148]	; (800156c <__aeabi_ddiv+0x5e4>)
 80014d6:	0028      	movs	r0, r5
 80014d8:	4459      	add	r1, fp
 80014da:	408d      	lsls	r5, r1
 80014dc:	4642      	mov	r2, r8
 80014de:	408a      	lsls	r2, r1
 80014e0:	1e69      	subs	r1, r5, #1
 80014e2:	418d      	sbcs	r5, r1
 80014e4:	4641      	mov	r1, r8
 80014e6:	40d8      	lsrs	r0, r3
 80014e8:	40d9      	lsrs	r1, r3
 80014ea:	4302      	orrs	r2, r0
 80014ec:	432a      	orrs	r2, r5
 80014ee:	000b      	movs	r3, r1
 80014f0:	0751      	lsls	r1, r2, #29
 80014f2:	d100      	bne.n	80014f6 <__aeabi_ddiv+0x56e>
 80014f4:	e751      	b.n	800139a <__aeabi_ddiv+0x412>
 80014f6:	210f      	movs	r1, #15
 80014f8:	4011      	ands	r1, r2
 80014fa:	2904      	cmp	r1, #4
 80014fc:	d000      	beq.n	8001500 <__aeabi_ddiv+0x578>
 80014fe:	e746      	b.n	800138e <__aeabi_ddiv+0x406>
 8001500:	e74b      	b.n	800139a <__aeabi_ddiv+0x412>
 8001502:	0005      	movs	r5, r0
 8001504:	428e      	cmp	r6, r1
 8001506:	d000      	beq.n	800150a <__aeabi_ddiv+0x582>
 8001508:	e66a      	b.n	80011e0 <__aeabi_ddiv+0x258>
 800150a:	9a00      	ldr	r2, [sp, #0]
 800150c:	4293      	cmp	r3, r2
 800150e:	d000      	beq.n	8001512 <__aeabi_ddiv+0x58a>
 8001510:	e666      	b.n	80011e0 <__aeabi_ddiv+0x258>
 8001512:	e667      	b.n	80011e4 <__aeabi_ddiv+0x25c>
 8001514:	4a16      	ldr	r2, [pc, #88]	; (8001570 <__aeabi_ddiv+0x5e8>)
 8001516:	445a      	add	r2, fp
 8001518:	2a00      	cmp	r2, #0
 800151a:	dc00      	bgt.n	800151e <__aeabi_ddiv+0x596>
 800151c:	e710      	b.n	8001340 <__aeabi_ddiv+0x3b8>
 800151e:	2301      	movs	r3, #1
 8001520:	2500      	movs	r5, #0
 8001522:	4498      	add	r8, r3
 8001524:	e667      	b.n	80011f6 <__aeabi_ddiv+0x26e>
 8001526:	075d      	lsls	r5, r3, #29
 8001528:	025b      	lsls	r3, r3, #9
 800152a:	0b1c      	lsrs	r4, r3, #12
 800152c:	08d2      	lsrs	r2, r2, #3
 800152e:	2300      	movs	r3, #0
 8001530:	4315      	orrs	r5, r2
 8001532:	e580      	b.n	8001036 <__aeabi_ddiv+0xae>
 8001534:	9800      	ldr	r0, [sp, #0]
 8001536:	3d02      	subs	r5, #2
 8001538:	0042      	lsls	r2, r0, #1
 800153a:	4282      	cmp	r2, r0
 800153c:	41bf      	sbcs	r7, r7
 800153e:	427f      	negs	r7, r7
 8001540:	193c      	adds	r4, r7, r4
 8001542:	1936      	adds	r6, r6, r4
 8001544:	9200      	str	r2, [sp, #0]
 8001546:	e7dd      	b.n	8001504 <__aeabi_ddiv+0x57c>
 8001548:	2480      	movs	r4, #128	; 0x80
 800154a:	4643      	mov	r3, r8
 800154c:	0324      	lsls	r4, r4, #12
 800154e:	431c      	orrs	r4, r3
 8001550:	0324      	lsls	r4, r4, #12
 8001552:	4b04      	ldr	r3, [pc, #16]	; (8001564 <__aeabi_ddiv+0x5dc>)
 8001554:	0b24      	lsrs	r4, r4, #12
 8001556:	e56e      	b.n	8001036 <__aeabi_ddiv+0xae>
 8001558:	9a00      	ldr	r2, [sp, #0]
 800155a:	429a      	cmp	r2, r3
 800155c:	d3ea      	bcc.n	8001534 <__aeabi_ddiv+0x5ac>
 800155e:	0005      	movs	r5, r0
 8001560:	e7d3      	b.n	800150a <__aeabi_ddiv+0x582>
 8001562:	46c0      	nop			; (mov r8, r8)
 8001564:	000007ff 	.word	0x000007ff
 8001568:	0000043e 	.word	0x0000043e
 800156c:	0000041e 	.word	0x0000041e
 8001570:	000003ff 	.word	0x000003ff

08001574 <__eqdf2>:
 8001574:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001576:	464e      	mov	r6, r9
 8001578:	4645      	mov	r5, r8
 800157a:	46de      	mov	lr, fp
 800157c:	4657      	mov	r7, sl
 800157e:	4690      	mov	r8, r2
 8001580:	b5e0      	push	{r5, r6, r7, lr}
 8001582:	0017      	movs	r7, r2
 8001584:	031a      	lsls	r2, r3, #12
 8001586:	0b12      	lsrs	r2, r2, #12
 8001588:	0005      	movs	r5, r0
 800158a:	4684      	mov	ip, r0
 800158c:	4819      	ldr	r0, [pc, #100]	; (80015f4 <__eqdf2+0x80>)
 800158e:	030e      	lsls	r6, r1, #12
 8001590:	004c      	lsls	r4, r1, #1
 8001592:	4691      	mov	r9, r2
 8001594:	005a      	lsls	r2, r3, #1
 8001596:	0fdb      	lsrs	r3, r3, #31
 8001598:	469b      	mov	fp, r3
 800159a:	0b36      	lsrs	r6, r6, #12
 800159c:	0d64      	lsrs	r4, r4, #21
 800159e:	0fc9      	lsrs	r1, r1, #31
 80015a0:	0d52      	lsrs	r2, r2, #21
 80015a2:	4284      	cmp	r4, r0
 80015a4:	d019      	beq.n	80015da <__eqdf2+0x66>
 80015a6:	4282      	cmp	r2, r0
 80015a8:	d010      	beq.n	80015cc <__eqdf2+0x58>
 80015aa:	2001      	movs	r0, #1
 80015ac:	4294      	cmp	r4, r2
 80015ae:	d10e      	bne.n	80015ce <__eqdf2+0x5a>
 80015b0:	454e      	cmp	r6, r9
 80015b2:	d10c      	bne.n	80015ce <__eqdf2+0x5a>
 80015b4:	2001      	movs	r0, #1
 80015b6:	45c4      	cmp	ip, r8
 80015b8:	d109      	bne.n	80015ce <__eqdf2+0x5a>
 80015ba:	4559      	cmp	r1, fp
 80015bc:	d017      	beq.n	80015ee <__eqdf2+0x7a>
 80015be:	2c00      	cmp	r4, #0
 80015c0:	d105      	bne.n	80015ce <__eqdf2+0x5a>
 80015c2:	0030      	movs	r0, r6
 80015c4:	4328      	orrs	r0, r5
 80015c6:	1e43      	subs	r3, r0, #1
 80015c8:	4198      	sbcs	r0, r3
 80015ca:	e000      	b.n	80015ce <__eqdf2+0x5a>
 80015cc:	2001      	movs	r0, #1
 80015ce:	bcf0      	pop	{r4, r5, r6, r7}
 80015d0:	46bb      	mov	fp, r7
 80015d2:	46b2      	mov	sl, r6
 80015d4:	46a9      	mov	r9, r5
 80015d6:	46a0      	mov	r8, r4
 80015d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80015da:	0033      	movs	r3, r6
 80015dc:	2001      	movs	r0, #1
 80015de:	432b      	orrs	r3, r5
 80015e0:	d1f5      	bne.n	80015ce <__eqdf2+0x5a>
 80015e2:	42a2      	cmp	r2, r4
 80015e4:	d1f3      	bne.n	80015ce <__eqdf2+0x5a>
 80015e6:	464b      	mov	r3, r9
 80015e8:	433b      	orrs	r3, r7
 80015ea:	d1f0      	bne.n	80015ce <__eqdf2+0x5a>
 80015ec:	e7e2      	b.n	80015b4 <__eqdf2+0x40>
 80015ee:	2000      	movs	r0, #0
 80015f0:	e7ed      	b.n	80015ce <__eqdf2+0x5a>
 80015f2:	46c0      	nop			; (mov r8, r8)
 80015f4:	000007ff 	.word	0x000007ff

080015f8 <__gedf2>:
 80015f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80015fa:	4647      	mov	r7, r8
 80015fc:	46ce      	mov	lr, r9
 80015fe:	0004      	movs	r4, r0
 8001600:	0018      	movs	r0, r3
 8001602:	0016      	movs	r6, r2
 8001604:	031b      	lsls	r3, r3, #12
 8001606:	0b1b      	lsrs	r3, r3, #12
 8001608:	4d2d      	ldr	r5, [pc, #180]	; (80016c0 <__gedf2+0xc8>)
 800160a:	004a      	lsls	r2, r1, #1
 800160c:	4699      	mov	r9, r3
 800160e:	b580      	push	{r7, lr}
 8001610:	0043      	lsls	r3, r0, #1
 8001612:	030f      	lsls	r7, r1, #12
 8001614:	46a4      	mov	ip, r4
 8001616:	46b0      	mov	r8, r6
 8001618:	0b3f      	lsrs	r7, r7, #12
 800161a:	0d52      	lsrs	r2, r2, #21
 800161c:	0fc9      	lsrs	r1, r1, #31
 800161e:	0d5b      	lsrs	r3, r3, #21
 8001620:	0fc0      	lsrs	r0, r0, #31
 8001622:	42aa      	cmp	r2, r5
 8001624:	d021      	beq.n	800166a <__gedf2+0x72>
 8001626:	42ab      	cmp	r3, r5
 8001628:	d013      	beq.n	8001652 <__gedf2+0x5a>
 800162a:	2a00      	cmp	r2, #0
 800162c:	d122      	bne.n	8001674 <__gedf2+0x7c>
 800162e:	433c      	orrs	r4, r7
 8001630:	2b00      	cmp	r3, #0
 8001632:	d102      	bne.n	800163a <__gedf2+0x42>
 8001634:	464d      	mov	r5, r9
 8001636:	432e      	orrs	r6, r5
 8001638:	d022      	beq.n	8001680 <__gedf2+0x88>
 800163a:	2c00      	cmp	r4, #0
 800163c:	d010      	beq.n	8001660 <__gedf2+0x68>
 800163e:	4281      	cmp	r1, r0
 8001640:	d022      	beq.n	8001688 <__gedf2+0x90>
 8001642:	2002      	movs	r0, #2
 8001644:	3901      	subs	r1, #1
 8001646:	4008      	ands	r0, r1
 8001648:	3801      	subs	r0, #1
 800164a:	bcc0      	pop	{r6, r7}
 800164c:	46b9      	mov	r9, r7
 800164e:	46b0      	mov	r8, r6
 8001650:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001652:	464d      	mov	r5, r9
 8001654:	432e      	orrs	r6, r5
 8001656:	d129      	bne.n	80016ac <__gedf2+0xb4>
 8001658:	2a00      	cmp	r2, #0
 800165a:	d1f0      	bne.n	800163e <__gedf2+0x46>
 800165c:	433c      	orrs	r4, r7
 800165e:	d1ee      	bne.n	800163e <__gedf2+0x46>
 8001660:	2800      	cmp	r0, #0
 8001662:	d1f2      	bne.n	800164a <__gedf2+0x52>
 8001664:	2001      	movs	r0, #1
 8001666:	4240      	negs	r0, r0
 8001668:	e7ef      	b.n	800164a <__gedf2+0x52>
 800166a:	003d      	movs	r5, r7
 800166c:	4325      	orrs	r5, r4
 800166e:	d11d      	bne.n	80016ac <__gedf2+0xb4>
 8001670:	4293      	cmp	r3, r2
 8001672:	d0ee      	beq.n	8001652 <__gedf2+0x5a>
 8001674:	2b00      	cmp	r3, #0
 8001676:	d1e2      	bne.n	800163e <__gedf2+0x46>
 8001678:	464c      	mov	r4, r9
 800167a:	4326      	orrs	r6, r4
 800167c:	d1df      	bne.n	800163e <__gedf2+0x46>
 800167e:	e7e0      	b.n	8001642 <__gedf2+0x4a>
 8001680:	2000      	movs	r0, #0
 8001682:	2c00      	cmp	r4, #0
 8001684:	d0e1      	beq.n	800164a <__gedf2+0x52>
 8001686:	e7dc      	b.n	8001642 <__gedf2+0x4a>
 8001688:	429a      	cmp	r2, r3
 800168a:	dc0a      	bgt.n	80016a2 <__gedf2+0xaa>
 800168c:	dbe8      	blt.n	8001660 <__gedf2+0x68>
 800168e:	454f      	cmp	r7, r9
 8001690:	d8d7      	bhi.n	8001642 <__gedf2+0x4a>
 8001692:	d00e      	beq.n	80016b2 <__gedf2+0xba>
 8001694:	2000      	movs	r0, #0
 8001696:	454f      	cmp	r7, r9
 8001698:	d2d7      	bcs.n	800164a <__gedf2+0x52>
 800169a:	2900      	cmp	r1, #0
 800169c:	d0e2      	beq.n	8001664 <__gedf2+0x6c>
 800169e:	0008      	movs	r0, r1
 80016a0:	e7d3      	b.n	800164a <__gedf2+0x52>
 80016a2:	4243      	negs	r3, r0
 80016a4:	4158      	adcs	r0, r3
 80016a6:	0040      	lsls	r0, r0, #1
 80016a8:	3801      	subs	r0, #1
 80016aa:	e7ce      	b.n	800164a <__gedf2+0x52>
 80016ac:	2002      	movs	r0, #2
 80016ae:	4240      	negs	r0, r0
 80016b0:	e7cb      	b.n	800164a <__gedf2+0x52>
 80016b2:	45c4      	cmp	ip, r8
 80016b4:	d8c5      	bhi.n	8001642 <__gedf2+0x4a>
 80016b6:	2000      	movs	r0, #0
 80016b8:	45c4      	cmp	ip, r8
 80016ba:	d2c6      	bcs.n	800164a <__gedf2+0x52>
 80016bc:	e7ed      	b.n	800169a <__gedf2+0xa2>
 80016be:	46c0      	nop			; (mov r8, r8)
 80016c0:	000007ff 	.word	0x000007ff

080016c4 <__ledf2>:
 80016c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80016c6:	4647      	mov	r7, r8
 80016c8:	46ce      	mov	lr, r9
 80016ca:	0004      	movs	r4, r0
 80016cc:	0018      	movs	r0, r3
 80016ce:	0016      	movs	r6, r2
 80016d0:	031b      	lsls	r3, r3, #12
 80016d2:	0b1b      	lsrs	r3, r3, #12
 80016d4:	4d2c      	ldr	r5, [pc, #176]	; (8001788 <__ledf2+0xc4>)
 80016d6:	004a      	lsls	r2, r1, #1
 80016d8:	4699      	mov	r9, r3
 80016da:	b580      	push	{r7, lr}
 80016dc:	0043      	lsls	r3, r0, #1
 80016de:	030f      	lsls	r7, r1, #12
 80016e0:	46a4      	mov	ip, r4
 80016e2:	46b0      	mov	r8, r6
 80016e4:	0b3f      	lsrs	r7, r7, #12
 80016e6:	0d52      	lsrs	r2, r2, #21
 80016e8:	0fc9      	lsrs	r1, r1, #31
 80016ea:	0d5b      	lsrs	r3, r3, #21
 80016ec:	0fc0      	lsrs	r0, r0, #31
 80016ee:	42aa      	cmp	r2, r5
 80016f0:	d00d      	beq.n	800170e <__ledf2+0x4a>
 80016f2:	42ab      	cmp	r3, r5
 80016f4:	d010      	beq.n	8001718 <__ledf2+0x54>
 80016f6:	2a00      	cmp	r2, #0
 80016f8:	d127      	bne.n	800174a <__ledf2+0x86>
 80016fa:	433c      	orrs	r4, r7
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	d111      	bne.n	8001724 <__ledf2+0x60>
 8001700:	464d      	mov	r5, r9
 8001702:	432e      	orrs	r6, r5
 8001704:	d10e      	bne.n	8001724 <__ledf2+0x60>
 8001706:	2000      	movs	r0, #0
 8001708:	2c00      	cmp	r4, #0
 800170a:	d015      	beq.n	8001738 <__ledf2+0x74>
 800170c:	e00e      	b.n	800172c <__ledf2+0x68>
 800170e:	003d      	movs	r5, r7
 8001710:	4325      	orrs	r5, r4
 8001712:	d110      	bne.n	8001736 <__ledf2+0x72>
 8001714:	4293      	cmp	r3, r2
 8001716:	d118      	bne.n	800174a <__ledf2+0x86>
 8001718:	464d      	mov	r5, r9
 800171a:	432e      	orrs	r6, r5
 800171c:	d10b      	bne.n	8001736 <__ledf2+0x72>
 800171e:	2a00      	cmp	r2, #0
 8001720:	d102      	bne.n	8001728 <__ledf2+0x64>
 8001722:	433c      	orrs	r4, r7
 8001724:	2c00      	cmp	r4, #0
 8001726:	d00b      	beq.n	8001740 <__ledf2+0x7c>
 8001728:	4281      	cmp	r1, r0
 800172a:	d014      	beq.n	8001756 <__ledf2+0x92>
 800172c:	2002      	movs	r0, #2
 800172e:	3901      	subs	r1, #1
 8001730:	4008      	ands	r0, r1
 8001732:	3801      	subs	r0, #1
 8001734:	e000      	b.n	8001738 <__ledf2+0x74>
 8001736:	2002      	movs	r0, #2
 8001738:	bcc0      	pop	{r6, r7}
 800173a:	46b9      	mov	r9, r7
 800173c:	46b0      	mov	r8, r6
 800173e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001740:	2800      	cmp	r0, #0
 8001742:	d1f9      	bne.n	8001738 <__ledf2+0x74>
 8001744:	2001      	movs	r0, #1
 8001746:	4240      	negs	r0, r0
 8001748:	e7f6      	b.n	8001738 <__ledf2+0x74>
 800174a:	2b00      	cmp	r3, #0
 800174c:	d1ec      	bne.n	8001728 <__ledf2+0x64>
 800174e:	464c      	mov	r4, r9
 8001750:	4326      	orrs	r6, r4
 8001752:	d1e9      	bne.n	8001728 <__ledf2+0x64>
 8001754:	e7ea      	b.n	800172c <__ledf2+0x68>
 8001756:	429a      	cmp	r2, r3
 8001758:	dd04      	ble.n	8001764 <__ledf2+0xa0>
 800175a:	4243      	negs	r3, r0
 800175c:	4158      	adcs	r0, r3
 800175e:	0040      	lsls	r0, r0, #1
 8001760:	3801      	subs	r0, #1
 8001762:	e7e9      	b.n	8001738 <__ledf2+0x74>
 8001764:	429a      	cmp	r2, r3
 8001766:	dbeb      	blt.n	8001740 <__ledf2+0x7c>
 8001768:	454f      	cmp	r7, r9
 800176a:	d8df      	bhi.n	800172c <__ledf2+0x68>
 800176c:	d006      	beq.n	800177c <__ledf2+0xb8>
 800176e:	2000      	movs	r0, #0
 8001770:	454f      	cmp	r7, r9
 8001772:	d2e1      	bcs.n	8001738 <__ledf2+0x74>
 8001774:	2900      	cmp	r1, #0
 8001776:	d0e5      	beq.n	8001744 <__ledf2+0x80>
 8001778:	0008      	movs	r0, r1
 800177a:	e7dd      	b.n	8001738 <__ledf2+0x74>
 800177c:	45c4      	cmp	ip, r8
 800177e:	d8d5      	bhi.n	800172c <__ledf2+0x68>
 8001780:	2000      	movs	r0, #0
 8001782:	45c4      	cmp	ip, r8
 8001784:	d2d8      	bcs.n	8001738 <__ledf2+0x74>
 8001786:	e7f5      	b.n	8001774 <__ledf2+0xb0>
 8001788:	000007ff 	.word	0x000007ff

0800178c <__aeabi_dmul>:
 800178c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800178e:	4657      	mov	r7, sl
 8001790:	464e      	mov	r6, r9
 8001792:	4645      	mov	r5, r8
 8001794:	46de      	mov	lr, fp
 8001796:	b5e0      	push	{r5, r6, r7, lr}
 8001798:	4698      	mov	r8, r3
 800179a:	030c      	lsls	r4, r1, #12
 800179c:	004b      	lsls	r3, r1, #1
 800179e:	0006      	movs	r6, r0
 80017a0:	4692      	mov	sl, r2
 80017a2:	b087      	sub	sp, #28
 80017a4:	0b24      	lsrs	r4, r4, #12
 80017a6:	0d5b      	lsrs	r3, r3, #21
 80017a8:	0fcf      	lsrs	r7, r1, #31
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d100      	bne.n	80017b0 <__aeabi_dmul+0x24>
 80017ae:	e15c      	b.n	8001a6a <__aeabi_dmul+0x2de>
 80017b0:	4ad9      	ldr	r2, [pc, #868]	; (8001b18 <__aeabi_dmul+0x38c>)
 80017b2:	4293      	cmp	r3, r2
 80017b4:	d100      	bne.n	80017b8 <__aeabi_dmul+0x2c>
 80017b6:	e175      	b.n	8001aa4 <__aeabi_dmul+0x318>
 80017b8:	0f42      	lsrs	r2, r0, #29
 80017ba:	00e4      	lsls	r4, r4, #3
 80017bc:	4314      	orrs	r4, r2
 80017be:	2280      	movs	r2, #128	; 0x80
 80017c0:	0412      	lsls	r2, r2, #16
 80017c2:	4314      	orrs	r4, r2
 80017c4:	4ad5      	ldr	r2, [pc, #852]	; (8001b1c <__aeabi_dmul+0x390>)
 80017c6:	00c5      	lsls	r5, r0, #3
 80017c8:	4694      	mov	ip, r2
 80017ca:	4463      	add	r3, ip
 80017cc:	9300      	str	r3, [sp, #0]
 80017ce:	2300      	movs	r3, #0
 80017d0:	4699      	mov	r9, r3
 80017d2:	469b      	mov	fp, r3
 80017d4:	4643      	mov	r3, r8
 80017d6:	4642      	mov	r2, r8
 80017d8:	031e      	lsls	r6, r3, #12
 80017da:	0fd2      	lsrs	r2, r2, #31
 80017dc:	005b      	lsls	r3, r3, #1
 80017de:	4650      	mov	r0, sl
 80017e0:	4690      	mov	r8, r2
 80017e2:	0b36      	lsrs	r6, r6, #12
 80017e4:	0d5b      	lsrs	r3, r3, #21
 80017e6:	d100      	bne.n	80017ea <__aeabi_dmul+0x5e>
 80017e8:	e120      	b.n	8001a2c <__aeabi_dmul+0x2a0>
 80017ea:	4acb      	ldr	r2, [pc, #812]	; (8001b18 <__aeabi_dmul+0x38c>)
 80017ec:	4293      	cmp	r3, r2
 80017ee:	d100      	bne.n	80017f2 <__aeabi_dmul+0x66>
 80017f0:	e162      	b.n	8001ab8 <__aeabi_dmul+0x32c>
 80017f2:	49ca      	ldr	r1, [pc, #808]	; (8001b1c <__aeabi_dmul+0x390>)
 80017f4:	0f42      	lsrs	r2, r0, #29
 80017f6:	468c      	mov	ip, r1
 80017f8:	9900      	ldr	r1, [sp, #0]
 80017fa:	4463      	add	r3, ip
 80017fc:	00f6      	lsls	r6, r6, #3
 80017fe:	468c      	mov	ip, r1
 8001800:	4316      	orrs	r6, r2
 8001802:	2280      	movs	r2, #128	; 0x80
 8001804:	449c      	add	ip, r3
 8001806:	0412      	lsls	r2, r2, #16
 8001808:	4663      	mov	r3, ip
 800180a:	4316      	orrs	r6, r2
 800180c:	00c2      	lsls	r2, r0, #3
 800180e:	2000      	movs	r0, #0
 8001810:	9300      	str	r3, [sp, #0]
 8001812:	9900      	ldr	r1, [sp, #0]
 8001814:	4643      	mov	r3, r8
 8001816:	3101      	adds	r1, #1
 8001818:	468c      	mov	ip, r1
 800181a:	4649      	mov	r1, r9
 800181c:	407b      	eors	r3, r7
 800181e:	9301      	str	r3, [sp, #4]
 8001820:	290f      	cmp	r1, #15
 8001822:	d826      	bhi.n	8001872 <__aeabi_dmul+0xe6>
 8001824:	4bbe      	ldr	r3, [pc, #760]	; (8001b20 <__aeabi_dmul+0x394>)
 8001826:	0089      	lsls	r1, r1, #2
 8001828:	5859      	ldr	r1, [r3, r1]
 800182a:	468f      	mov	pc, r1
 800182c:	4643      	mov	r3, r8
 800182e:	9301      	str	r3, [sp, #4]
 8001830:	0034      	movs	r4, r6
 8001832:	0015      	movs	r5, r2
 8001834:	4683      	mov	fp, r0
 8001836:	465b      	mov	r3, fp
 8001838:	2b02      	cmp	r3, #2
 800183a:	d016      	beq.n	800186a <__aeabi_dmul+0xde>
 800183c:	2b03      	cmp	r3, #3
 800183e:	d100      	bne.n	8001842 <__aeabi_dmul+0xb6>
 8001840:	e203      	b.n	8001c4a <__aeabi_dmul+0x4be>
 8001842:	2b01      	cmp	r3, #1
 8001844:	d000      	beq.n	8001848 <__aeabi_dmul+0xbc>
 8001846:	e0cd      	b.n	80019e4 <__aeabi_dmul+0x258>
 8001848:	2200      	movs	r2, #0
 800184a:	2400      	movs	r4, #0
 800184c:	2500      	movs	r5, #0
 800184e:	9b01      	ldr	r3, [sp, #4]
 8001850:	0512      	lsls	r2, r2, #20
 8001852:	4322      	orrs	r2, r4
 8001854:	07db      	lsls	r3, r3, #31
 8001856:	431a      	orrs	r2, r3
 8001858:	0028      	movs	r0, r5
 800185a:	0011      	movs	r1, r2
 800185c:	b007      	add	sp, #28
 800185e:	bcf0      	pop	{r4, r5, r6, r7}
 8001860:	46bb      	mov	fp, r7
 8001862:	46b2      	mov	sl, r6
 8001864:	46a9      	mov	r9, r5
 8001866:	46a0      	mov	r8, r4
 8001868:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800186a:	2400      	movs	r4, #0
 800186c:	2500      	movs	r5, #0
 800186e:	4aaa      	ldr	r2, [pc, #680]	; (8001b18 <__aeabi_dmul+0x38c>)
 8001870:	e7ed      	b.n	800184e <__aeabi_dmul+0xc2>
 8001872:	0c28      	lsrs	r0, r5, #16
 8001874:	042d      	lsls	r5, r5, #16
 8001876:	0c2d      	lsrs	r5, r5, #16
 8001878:	002b      	movs	r3, r5
 800187a:	0c11      	lsrs	r1, r2, #16
 800187c:	0412      	lsls	r2, r2, #16
 800187e:	0c12      	lsrs	r2, r2, #16
 8001880:	4353      	muls	r3, r2
 8001882:	4698      	mov	r8, r3
 8001884:	0013      	movs	r3, r2
 8001886:	002f      	movs	r7, r5
 8001888:	4343      	muls	r3, r0
 800188a:	4699      	mov	r9, r3
 800188c:	434f      	muls	r7, r1
 800188e:	444f      	add	r7, r9
 8001890:	46bb      	mov	fp, r7
 8001892:	4647      	mov	r7, r8
 8001894:	000b      	movs	r3, r1
 8001896:	0c3f      	lsrs	r7, r7, #16
 8001898:	46ba      	mov	sl, r7
 800189a:	4343      	muls	r3, r0
 800189c:	44da      	add	sl, fp
 800189e:	9302      	str	r3, [sp, #8]
 80018a0:	45d1      	cmp	r9, sl
 80018a2:	d904      	bls.n	80018ae <__aeabi_dmul+0x122>
 80018a4:	2780      	movs	r7, #128	; 0x80
 80018a6:	027f      	lsls	r7, r7, #9
 80018a8:	46b9      	mov	r9, r7
 80018aa:	444b      	add	r3, r9
 80018ac:	9302      	str	r3, [sp, #8]
 80018ae:	4653      	mov	r3, sl
 80018b0:	0c1b      	lsrs	r3, r3, #16
 80018b2:	469b      	mov	fp, r3
 80018b4:	4653      	mov	r3, sl
 80018b6:	041f      	lsls	r7, r3, #16
 80018b8:	4643      	mov	r3, r8
 80018ba:	041b      	lsls	r3, r3, #16
 80018bc:	0c1b      	lsrs	r3, r3, #16
 80018be:	4698      	mov	r8, r3
 80018c0:	003b      	movs	r3, r7
 80018c2:	4443      	add	r3, r8
 80018c4:	9304      	str	r3, [sp, #16]
 80018c6:	0c33      	lsrs	r3, r6, #16
 80018c8:	0436      	lsls	r6, r6, #16
 80018ca:	0c36      	lsrs	r6, r6, #16
 80018cc:	4698      	mov	r8, r3
 80018ce:	0033      	movs	r3, r6
 80018d0:	4343      	muls	r3, r0
 80018d2:	4699      	mov	r9, r3
 80018d4:	4643      	mov	r3, r8
 80018d6:	4343      	muls	r3, r0
 80018d8:	002f      	movs	r7, r5
 80018da:	469a      	mov	sl, r3
 80018dc:	4643      	mov	r3, r8
 80018de:	4377      	muls	r7, r6
 80018e0:	435d      	muls	r5, r3
 80018e2:	0c38      	lsrs	r0, r7, #16
 80018e4:	444d      	add	r5, r9
 80018e6:	1945      	adds	r5, r0, r5
 80018e8:	45a9      	cmp	r9, r5
 80018ea:	d903      	bls.n	80018f4 <__aeabi_dmul+0x168>
 80018ec:	2380      	movs	r3, #128	; 0x80
 80018ee:	025b      	lsls	r3, r3, #9
 80018f0:	4699      	mov	r9, r3
 80018f2:	44ca      	add	sl, r9
 80018f4:	043f      	lsls	r7, r7, #16
 80018f6:	0c28      	lsrs	r0, r5, #16
 80018f8:	0c3f      	lsrs	r7, r7, #16
 80018fa:	042d      	lsls	r5, r5, #16
 80018fc:	19ed      	adds	r5, r5, r7
 80018fe:	0c27      	lsrs	r7, r4, #16
 8001900:	0424      	lsls	r4, r4, #16
 8001902:	0c24      	lsrs	r4, r4, #16
 8001904:	0003      	movs	r3, r0
 8001906:	0020      	movs	r0, r4
 8001908:	4350      	muls	r0, r2
 800190a:	437a      	muls	r2, r7
 800190c:	4691      	mov	r9, r2
 800190e:	003a      	movs	r2, r7
 8001910:	4453      	add	r3, sl
 8001912:	9305      	str	r3, [sp, #20]
 8001914:	0c03      	lsrs	r3, r0, #16
 8001916:	469a      	mov	sl, r3
 8001918:	434a      	muls	r2, r1
 800191a:	4361      	muls	r1, r4
 800191c:	4449      	add	r1, r9
 800191e:	4451      	add	r1, sl
 8001920:	44ab      	add	fp, r5
 8001922:	4589      	cmp	r9, r1
 8001924:	d903      	bls.n	800192e <__aeabi_dmul+0x1a2>
 8001926:	2380      	movs	r3, #128	; 0x80
 8001928:	025b      	lsls	r3, r3, #9
 800192a:	4699      	mov	r9, r3
 800192c:	444a      	add	r2, r9
 800192e:	0400      	lsls	r0, r0, #16
 8001930:	0c0b      	lsrs	r3, r1, #16
 8001932:	0c00      	lsrs	r0, r0, #16
 8001934:	0409      	lsls	r1, r1, #16
 8001936:	1809      	adds	r1, r1, r0
 8001938:	0020      	movs	r0, r4
 800193a:	4699      	mov	r9, r3
 800193c:	4643      	mov	r3, r8
 800193e:	4370      	muls	r0, r6
 8001940:	435c      	muls	r4, r3
 8001942:	437e      	muls	r6, r7
 8001944:	435f      	muls	r7, r3
 8001946:	0c03      	lsrs	r3, r0, #16
 8001948:	4698      	mov	r8, r3
 800194a:	19a4      	adds	r4, r4, r6
 800194c:	4444      	add	r4, r8
 800194e:	444a      	add	r2, r9
 8001950:	9703      	str	r7, [sp, #12]
 8001952:	42a6      	cmp	r6, r4
 8001954:	d904      	bls.n	8001960 <__aeabi_dmul+0x1d4>
 8001956:	2380      	movs	r3, #128	; 0x80
 8001958:	025b      	lsls	r3, r3, #9
 800195a:	4698      	mov	r8, r3
 800195c:	4447      	add	r7, r8
 800195e:	9703      	str	r7, [sp, #12]
 8001960:	0423      	lsls	r3, r4, #16
 8001962:	9e02      	ldr	r6, [sp, #8]
 8001964:	469a      	mov	sl, r3
 8001966:	9b05      	ldr	r3, [sp, #20]
 8001968:	445e      	add	r6, fp
 800196a:	4698      	mov	r8, r3
 800196c:	42ae      	cmp	r6, r5
 800196e:	41ad      	sbcs	r5, r5
 8001970:	1876      	adds	r6, r6, r1
 8001972:	428e      	cmp	r6, r1
 8001974:	4189      	sbcs	r1, r1
 8001976:	0400      	lsls	r0, r0, #16
 8001978:	0c00      	lsrs	r0, r0, #16
 800197a:	4450      	add	r0, sl
 800197c:	4440      	add	r0, r8
 800197e:	426d      	negs	r5, r5
 8001980:	1947      	adds	r7, r0, r5
 8001982:	46b8      	mov	r8, r7
 8001984:	4693      	mov	fp, r2
 8001986:	4249      	negs	r1, r1
 8001988:	4689      	mov	r9, r1
 800198a:	44c3      	add	fp, r8
 800198c:	44d9      	add	r9, fp
 800198e:	4298      	cmp	r0, r3
 8001990:	4180      	sbcs	r0, r0
 8001992:	45a8      	cmp	r8, r5
 8001994:	41ad      	sbcs	r5, r5
 8001996:	4593      	cmp	fp, r2
 8001998:	4192      	sbcs	r2, r2
 800199a:	4589      	cmp	r9, r1
 800199c:	4189      	sbcs	r1, r1
 800199e:	426d      	negs	r5, r5
 80019a0:	4240      	negs	r0, r0
 80019a2:	4328      	orrs	r0, r5
 80019a4:	0c24      	lsrs	r4, r4, #16
 80019a6:	4252      	negs	r2, r2
 80019a8:	4249      	negs	r1, r1
 80019aa:	430a      	orrs	r2, r1
 80019ac:	9b03      	ldr	r3, [sp, #12]
 80019ae:	1900      	adds	r0, r0, r4
 80019b0:	1880      	adds	r0, r0, r2
 80019b2:	18c7      	adds	r7, r0, r3
 80019b4:	464b      	mov	r3, r9
 80019b6:	0ddc      	lsrs	r4, r3, #23
 80019b8:	9b04      	ldr	r3, [sp, #16]
 80019ba:	0275      	lsls	r5, r6, #9
 80019bc:	431d      	orrs	r5, r3
 80019be:	1e6a      	subs	r2, r5, #1
 80019c0:	4195      	sbcs	r5, r2
 80019c2:	464b      	mov	r3, r9
 80019c4:	0df6      	lsrs	r6, r6, #23
 80019c6:	027f      	lsls	r7, r7, #9
 80019c8:	4335      	orrs	r5, r6
 80019ca:	025a      	lsls	r2, r3, #9
 80019cc:	433c      	orrs	r4, r7
 80019ce:	4315      	orrs	r5, r2
 80019d0:	01fb      	lsls	r3, r7, #7
 80019d2:	d400      	bmi.n	80019d6 <__aeabi_dmul+0x24a>
 80019d4:	e11c      	b.n	8001c10 <__aeabi_dmul+0x484>
 80019d6:	2101      	movs	r1, #1
 80019d8:	086a      	lsrs	r2, r5, #1
 80019da:	400d      	ands	r5, r1
 80019dc:	4315      	orrs	r5, r2
 80019de:	07e2      	lsls	r2, r4, #31
 80019e0:	4315      	orrs	r5, r2
 80019e2:	0864      	lsrs	r4, r4, #1
 80019e4:	494f      	ldr	r1, [pc, #316]	; (8001b24 <__aeabi_dmul+0x398>)
 80019e6:	4461      	add	r1, ip
 80019e8:	2900      	cmp	r1, #0
 80019ea:	dc00      	bgt.n	80019ee <__aeabi_dmul+0x262>
 80019ec:	e0b0      	b.n	8001b50 <__aeabi_dmul+0x3c4>
 80019ee:	076b      	lsls	r3, r5, #29
 80019f0:	d009      	beq.n	8001a06 <__aeabi_dmul+0x27a>
 80019f2:	220f      	movs	r2, #15
 80019f4:	402a      	ands	r2, r5
 80019f6:	2a04      	cmp	r2, #4
 80019f8:	d005      	beq.n	8001a06 <__aeabi_dmul+0x27a>
 80019fa:	1d2a      	adds	r2, r5, #4
 80019fc:	42aa      	cmp	r2, r5
 80019fe:	41ad      	sbcs	r5, r5
 8001a00:	426d      	negs	r5, r5
 8001a02:	1964      	adds	r4, r4, r5
 8001a04:	0015      	movs	r5, r2
 8001a06:	01e3      	lsls	r3, r4, #7
 8001a08:	d504      	bpl.n	8001a14 <__aeabi_dmul+0x288>
 8001a0a:	2180      	movs	r1, #128	; 0x80
 8001a0c:	4a46      	ldr	r2, [pc, #280]	; (8001b28 <__aeabi_dmul+0x39c>)
 8001a0e:	00c9      	lsls	r1, r1, #3
 8001a10:	4014      	ands	r4, r2
 8001a12:	4461      	add	r1, ip
 8001a14:	4a45      	ldr	r2, [pc, #276]	; (8001b2c <__aeabi_dmul+0x3a0>)
 8001a16:	4291      	cmp	r1, r2
 8001a18:	dd00      	ble.n	8001a1c <__aeabi_dmul+0x290>
 8001a1a:	e726      	b.n	800186a <__aeabi_dmul+0xde>
 8001a1c:	0762      	lsls	r2, r4, #29
 8001a1e:	08ed      	lsrs	r5, r5, #3
 8001a20:	0264      	lsls	r4, r4, #9
 8001a22:	0549      	lsls	r1, r1, #21
 8001a24:	4315      	orrs	r5, r2
 8001a26:	0b24      	lsrs	r4, r4, #12
 8001a28:	0d4a      	lsrs	r2, r1, #21
 8001a2a:	e710      	b.n	800184e <__aeabi_dmul+0xc2>
 8001a2c:	4652      	mov	r2, sl
 8001a2e:	4332      	orrs	r2, r6
 8001a30:	d100      	bne.n	8001a34 <__aeabi_dmul+0x2a8>
 8001a32:	e07f      	b.n	8001b34 <__aeabi_dmul+0x3a8>
 8001a34:	2e00      	cmp	r6, #0
 8001a36:	d100      	bne.n	8001a3a <__aeabi_dmul+0x2ae>
 8001a38:	e0dc      	b.n	8001bf4 <__aeabi_dmul+0x468>
 8001a3a:	0030      	movs	r0, r6
 8001a3c:	f000 fda0 	bl	8002580 <__clzsi2>
 8001a40:	0002      	movs	r2, r0
 8001a42:	3a0b      	subs	r2, #11
 8001a44:	231d      	movs	r3, #29
 8001a46:	0001      	movs	r1, r0
 8001a48:	1a9b      	subs	r3, r3, r2
 8001a4a:	4652      	mov	r2, sl
 8001a4c:	3908      	subs	r1, #8
 8001a4e:	40da      	lsrs	r2, r3
 8001a50:	408e      	lsls	r6, r1
 8001a52:	4316      	orrs	r6, r2
 8001a54:	4652      	mov	r2, sl
 8001a56:	408a      	lsls	r2, r1
 8001a58:	9b00      	ldr	r3, [sp, #0]
 8001a5a:	4935      	ldr	r1, [pc, #212]	; (8001b30 <__aeabi_dmul+0x3a4>)
 8001a5c:	1a18      	subs	r0, r3, r0
 8001a5e:	0003      	movs	r3, r0
 8001a60:	468c      	mov	ip, r1
 8001a62:	4463      	add	r3, ip
 8001a64:	2000      	movs	r0, #0
 8001a66:	9300      	str	r3, [sp, #0]
 8001a68:	e6d3      	b.n	8001812 <__aeabi_dmul+0x86>
 8001a6a:	0025      	movs	r5, r4
 8001a6c:	4305      	orrs	r5, r0
 8001a6e:	d04a      	beq.n	8001b06 <__aeabi_dmul+0x37a>
 8001a70:	2c00      	cmp	r4, #0
 8001a72:	d100      	bne.n	8001a76 <__aeabi_dmul+0x2ea>
 8001a74:	e0b0      	b.n	8001bd8 <__aeabi_dmul+0x44c>
 8001a76:	0020      	movs	r0, r4
 8001a78:	f000 fd82 	bl	8002580 <__clzsi2>
 8001a7c:	0001      	movs	r1, r0
 8001a7e:	0002      	movs	r2, r0
 8001a80:	390b      	subs	r1, #11
 8001a82:	231d      	movs	r3, #29
 8001a84:	0010      	movs	r0, r2
 8001a86:	1a5b      	subs	r3, r3, r1
 8001a88:	0031      	movs	r1, r6
 8001a8a:	0035      	movs	r5, r6
 8001a8c:	3808      	subs	r0, #8
 8001a8e:	4084      	lsls	r4, r0
 8001a90:	40d9      	lsrs	r1, r3
 8001a92:	4085      	lsls	r5, r0
 8001a94:	430c      	orrs	r4, r1
 8001a96:	4826      	ldr	r0, [pc, #152]	; (8001b30 <__aeabi_dmul+0x3a4>)
 8001a98:	1a83      	subs	r3, r0, r2
 8001a9a:	9300      	str	r3, [sp, #0]
 8001a9c:	2300      	movs	r3, #0
 8001a9e:	4699      	mov	r9, r3
 8001aa0:	469b      	mov	fp, r3
 8001aa2:	e697      	b.n	80017d4 <__aeabi_dmul+0x48>
 8001aa4:	0005      	movs	r5, r0
 8001aa6:	4325      	orrs	r5, r4
 8001aa8:	d126      	bne.n	8001af8 <__aeabi_dmul+0x36c>
 8001aaa:	2208      	movs	r2, #8
 8001aac:	9300      	str	r3, [sp, #0]
 8001aae:	2302      	movs	r3, #2
 8001ab0:	2400      	movs	r4, #0
 8001ab2:	4691      	mov	r9, r2
 8001ab4:	469b      	mov	fp, r3
 8001ab6:	e68d      	b.n	80017d4 <__aeabi_dmul+0x48>
 8001ab8:	4652      	mov	r2, sl
 8001aba:	9b00      	ldr	r3, [sp, #0]
 8001abc:	4332      	orrs	r2, r6
 8001abe:	d110      	bne.n	8001ae2 <__aeabi_dmul+0x356>
 8001ac0:	4915      	ldr	r1, [pc, #84]	; (8001b18 <__aeabi_dmul+0x38c>)
 8001ac2:	2600      	movs	r6, #0
 8001ac4:	468c      	mov	ip, r1
 8001ac6:	4463      	add	r3, ip
 8001ac8:	4649      	mov	r1, r9
 8001aca:	9300      	str	r3, [sp, #0]
 8001acc:	2302      	movs	r3, #2
 8001ace:	4319      	orrs	r1, r3
 8001ad0:	4689      	mov	r9, r1
 8001ad2:	2002      	movs	r0, #2
 8001ad4:	e69d      	b.n	8001812 <__aeabi_dmul+0x86>
 8001ad6:	465b      	mov	r3, fp
 8001ad8:	9701      	str	r7, [sp, #4]
 8001ada:	2b02      	cmp	r3, #2
 8001adc:	d000      	beq.n	8001ae0 <__aeabi_dmul+0x354>
 8001ade:	e6ad      	b.n	800183c <__aeabi_dmul+0xb0>
 8001ae0:	e6c3      	b.n	800186a <__aeabi_dmul+0xde>
 8001ae2:	4a0d      	ldr	r2, [pc, #52]	; (8001b18 <__aeabi_dmul+0x38c>)
 8001ae4:	2003      	movs	r0, #3
 8001ae6:	4694      	mov	ip, r2
 8001ae8:	4463      	add	r3, ip
 8001aea:	464a      	mov	r2, r9
 8001aec:	9300      	str	r3, [sp, #0]
 8001aee:	2303      	movs	r3, #3
 8001af0:	431a      	orrs	r2, r3
 8001af2:	4691      	mov	r9, r2
 8001af4:	4652      	mov	r2, sl
 8001af6:	e68c      	b.n	8001812 <__aeabi_dmul+0x86>
 8001af8:	220c      	movs	r2, #12
 8001afa:	9300      	str	r3, [sp, #0]
 8001afc:	2303      	movs	r3, #3
 8001afe:	0005      	movs	r5, r0
 8001b00:	4691      	mov	r9, r2
 8001b02:	469b      	mov	fp, r3
 8001b04:	e666      	b.n	80017d4 <__aeabi_dmul+0x48>
 8001b06:	2304      	movs	r3, #4
 8001b08:	4699      	mov	r9, r3
 8001b0a:	2300      	movs	r3, #0
 8001b0c:	9300      	str	r3, [sp, #0]
 8001b0e:	3301      	adds	r3, #1
 8001b10:	2400      	movs	r4, #0
 8001b12:	469b      	mov	fp, r3
 8001b14:	e65e      	b.n	80017d4 <__aeabi_dmul+0x48>
 8001b16:	46c0      	nop			; (mov r8, r8)
 8001b18:	000007ff 	.word	0x000007ff
 8001b1c:	fffffc01 	.word	0xfffffc01
 8001b20:	08005e88 	.word	0x08005e88
 8001b24:	000003ff 	.word	0x000003ff
 8001b28:	feffffff 	.word	0xfeffffff
 8001b2c:	000007fe 	.word	0x000007fe
 8001b30:	fffffc0d 	.word	0xfffffc0d
 8001b34:	4649      	mov	r1, r9
 8001b36:	2301      	movs	r3, #1
 8001b38:	4319      	orrs	r1, r3
 8001b3a:	4689      	mov	r9, r1
 8001b3c:	2600      	movs	r6, #0
 8001b3e:	2001      	movs	r0, #1
 8001b40:	e667      	b.n	8001812 <__aeabi_dmul+0x86>
 8001b42:	2300      	movs	r3, #0
 8001b44:	2480      	movs	r4, #128	; 0x80
 8001b46:	2500      	movs	r5, #0
 8001b48:	4a43      	ldr	r2, [pc, #268]	; (8001c58 <__aeabi_dmul+0x4cc>)
 8001b4a:	9301      	str	r3, [sp, #4]
 8001b4c:	0324      	lsls	r4, r4, #12
 8001b4e:	e67e      	b.n	800184e <__aeabi_dmul+0xc2>
 8001b50:	2001      	movs	r0, #1
 8001b52:	1a40      	subs	r0, r0, r1
 8001b54:	2838      	cmp	r0, #56	; 0x38
 8001b56:	dd00      	ble.n	8001b5a <__aeabi_dmul+0x3ce>
 8001b58:	e676      	b.n	8001848 <__aeabi_dmul+0xbc>
 8001b5a:	281f      	cmp	r0, #31
 8001b5c:	dd5b      	ble.n	8001c16 <__aeabi_dmul+0x48a>
 8001b5e:	221f      	movs	r2, #31
 8001b60:	0023      	movs	r3, r4
 8001b62:	4252      	negs	r2, r2
 8001b64:	1a51      	subs	r1, r2, r1
 8001b66:	40cb      	lsrs	r3, r1
 8001b68:	0019      	movs	r1, r3
 8001b6a:	2820      	cmp	r0, #32
 8001b6c:	d003      	beq.n	8001b76 <__aeabi_dmul+0x3ea>
 8001b6e:	4a3b      	ldr	r2, [pc, #236]	; (8001c5c <__aeabi_dmul+0x4d0>)
 8001b70:	4462      	add	r2, ip
 8001b72:	4094      	lsls	r4, r2
 8001b74:	4325      	orrs	r5, r4
 8001b76:	1e6a      	subs	r2, r5, #1
 8001b78:	4195      	sbcs	r5, r2
 8001b7a:	002a      	movs	r2, r5
 8001b7c:	430a      	orrs	r2, r1
 8001b7e:	2107      	movs	r1, #7
 8001b80:	000d      	movs	r5, r1
 8001b82:	2400      	movs	r4, #0
 8001b84:	4015      	ands	r5, r2
 8001b86:	4211      	tst	r1, r2
 8001b88:	d05b      	beq.n	8001c42 <__aeabi_dmul+0x4b6>
 8001b8a:	210f      	movs	r1, #15
 8001b8c:	2400      	movs	r4, #0
 8001b8e:	4011      	ands	r1, r2
 8001b90:	2904      	cmp	r1, #4
 8001b92:	d053      	beq.n	8001c3c <__aeabi_dmul+0x4b0>
 8001b94:	1d11      	adds	r1, r2, #4
 8001b96:	4291      	cmp	r1, r2
 8001b98:	4192      	sbcs	r2, r2
 8001b9a:	4252      	negs	r2, r2
 8001b9c:	18a4      	adds	r4, r4, r2
 8001b9e:	000a      	movs	r2, r1
 8001ba0:	0223      	lsls	r3, r4, #8
 8001ba2:	d54b      	bpl.n	8001c3c <__aeabi_dmul+0x4b0>
 8001ba4:	2201      	movs	r2, #1
 8001ba6:	2400      	movs	r4, #0
 8001ba8:	2500      	movs	r5, #0
 8001baa:	e650      	b.n	800184e <__aeabi_dmul+0xc2>
 8001bac:	2380      	movs	r3, #128	; 0x80
 8001bae:	031b      	lsls	r3, r3, #12
 8001bb0:	421c      	tst	r4, r3
 8001bb2:	d009      	beq.n	8001bc8 <__aeabi_dmul+0x43c>
 8001bb4:	421e      	tst	r6, r3
 8001bb6:	d107      	bne.n	8001bc8 <__aeabi_dmul+0x43c>
 8001bb8:	4333      	orrs	r3, r6
 8001bba:	031c      	lsls	r4, r3, #12
 8001bbc:	4643      	mov	r3, r8
 8001bbe:	0015      	movs	r5, r2
 8001bc0:	0b24      	lsrs	r4, r4, #12
 8001bc2:	4a25      	ldr	r2, [pc, #148]	; (8001c58 <__aeabi_dmul+0x4cc>)
 8001bc4:	9301      	str	r3, [sp, #4]
 8001bc6:	e642      	b.n	800184e <__aeabi_dmul+0xc2>
 8001bc8:	2280      	movs	r2, #128	; 0x80
 8001bca:	0312      	lsls	r2, r2, #12
 8001bcc:	4314      	orrs	r4, r2
 8001bce:	0324      	lsls	r4, r4, #12
 8001bd0:	4a21      	ldr	r2, [pc, #132]	; (8001c58 <__aeabi_dmul+0x4cc>)
 8001bd2:	0b24      	lsrs	r4, r4, #12
 8001bd4:	9701      	str	r7, [sp, #4]
 8001bd6:	e63a      	b.n	800184e <__aeabi_dmul+0xc2>
 8001bd8:	f000 fcd2 	bl	8002580 <__clzsi2>
 8001bdc:	0001      	movs	r1, r0
 8001bde:	0002      	movs	r2, r0
 8001be0:	3115      	adds	r1, #21
 8001be2:	3220      	adds	r2, #32
 8001be4:	291c      	cmp	r1, #28
 8001be6:	dc00      	bgt.n	8001bea <__aeabi_dmul+0x45e>
 8001be8:	e74b      	b.n	8001a82 <__aeabi_dmul+0x2f6>
 8001bea:	0034      	movs	r4, r6
 8001bec:	3808      	subs	r0, #8
 8001bee:	2500      	movs	r5, #0
 8001bf0:	4084      	lsls	r4, r0
 8001bf2:	e750      	b.n	8001a96 <__aeabi_dmul+0x30a>
 8001bf4:	f000 fcc4 	bl	8002580 <__clzsi2>
 8001bf8:	0003      	movs	r3, r0
 8001bfa:	001a      	movs	r2, r3
 8001bfc:	3215      	adds	r2, #21
 8001bfe:	3020      	adds	r0, #32
 8001c00:	2a1c      	cmp	r2, #28
 8001c02:	dc00      	bgt.n	8001c06 <__aeabi_dmul+0x47a>
 8001c04:	e71e      	b.n	8001a44 <__aeabi_dmul+0x2b8>
 8001c06:	4656      	mov	r6, sl
 8001c08:	3b08      	subs	r3, #8
 8001c0a:	2200      	movs	r2, #0
 8001c0c:	409e      	lsls	r6, r3
 8001c0e:	e723      	b.n	8001a58 <__aeabi_dmul+0x2cc>
 8001c10:	9b00      	ldr	r3, [sp, #0]
 8001c12:	469c      	mov	ip, r3
 8001c14:	e6e6      	b.n	80019e4 <__aeabi_dmul+0x258>
 8001c16:	4912      	ldr	r1, [pc, #72]	; (8001c60 <__aeabi_dmul+0x4d4>)
 8001c18:	0022      	movs	r2, r4
 8001c1a:	4461      	add	r1, ip
 8001c1c:	002e      	movs	r6, r5
 8001c1e:	408d      	lsls	r5, r1
 8001c20:	408a      	lsls	r2, r1
 8001c22:	40c6      	lsrs	r6, r0
 8001c24:	1e69      	subs	r1, r5, #1
 8001c26:	418d      	sbcs	r5, r1
 8001c28:	4332      	orrs	r2, r6
 8001c2a:	432a      	orrs	r2, r5
 8001c2c:	40c4      	lsrs	r4, r0
 8001c2e:	0753      	lsls	r3, r2, #29
 8001c30:	d0b6      	beq.n	8001ba0 <__aeabi_dmul+0x414>
 8001c32:	210f      	movs	r1, #15
 8001c34:	4011      	ands	r1, r2
 8001c36:	2904      	cmp	r1, #4
 8001c38:	d1ac      	bne.n	8001b94 <__aeabi_dmul+0x408>
 8001c3a:	e7b1      	b.n	8001ba0 <__aeabi_dmul+0x414>
 8001c3c:	0765      	lsls	r5, r4, #29
 8001c3e:	0264      	lsls	r4, r4, #9
 8001c40:	0b24      	lsrs	r4, r4, #12
 8001c42:	08d2      	lsrs	r2, r2, #3
 8001c44:	4315      	orrs	r5, r2
 8001c46:	2200      	movs	r2, #0
 8001c48:	e601      	b.n	800184e <__aeabi_dmul+0xc2>
 8001c4a:	2280      	movs	r2, #128	; 0x80
 8001c4c:	0312      	lsls	r2, r2, #12
 8001c4e:	4314      	orrs	r4, r2
 8001c50:	0324      	lsls	r4, r4, #12
 8001c52:	4a01      	ldr	r2, [pc, #4]	; (8001c58 <__aeabi_dmul+0x4cc>)
 8001c54:	0b24      	lsrs	r4, r4, #12
 8001c56:	e5fa      	b.n	800184e <__aeabi_dmul+0xc2>
 8001c58:	000007ff 	.word	0x000007ff
 8001c5c:	0000043e 	.word	0x0000043e
 8001c60:	0000041e 	.word	0x0000041e

08001c64 <__aeabi_dsub>:
 8001c64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001c66:	4657      	mov	r7, sl
 8001c68:	464e      	mov	r6, r9
 8001c6a:	4645      	mov	r5, r8
 8001c6c:	46de      	mov	lr, fp
 8001c6e:	b5e0      	push	{r5, r6, r7, lr}
 8001c70:	001e      	movs	r6, r3
 8001c72:	0017      	movs	r7, r2
 8001c74:	004a      	lsls	r2, r1, #1
 8001c76:	030b      	lsls	r3, r1, #12
 8001c78:	0d52      	lsrs	r2, r2, #21
 8001c7a:	0a5b      	lsrs	r3, r3, #9
 8001c7c:	4690      	mov	r8, r2
 8001c7e:	0f42      	lsrs	r2, r0, #29
 8001c80:	431a      	orrs	r2, r3
 8001c82:	0fcd      	lsrs	r5, r1, #31
 8001c84:	4ccd      	ldr	r4, [pc, #820]	; (8001fbc <__aeabi_dsub+0x358>)
 8001c86:	0331      	lsls	r1, r6, #12
 8001c88:	00c3      	lsls	r3, r0, #3
 8001c8a:	4694      	mov	ip, r2
 8001c8c:	0070      	lsls	r0, r6, #1
 8001c8e:	0f7a      	lsrs	r2, r7, #29
 8001c90:	0a49      	lsrs	r1, r1, #9
 8001c92:	00ff      	lsls	r7, r7, #3
 8001c94:	469a      	mov	sl, r3
 8001c96:	46b9      	mov	r9, r7
 8001c98:	0d40      	lsrs	r0, r0, #21
 8001c9a:	0ff6      	lsrs	r6, r6, #31
 8001c9c:	4311      	orrs	r1, r2
 8001c9e:	42a0      	cmp	r0, r4
 8001ca0:	d100      	bne.n	8001ca4 <__aeabi_dsub+0x40>
 8001ca2:	e0b1      	b.n	8001e08 <__aeabi_dsub+0x1a4>
 8001ca4:	2201      	movs	r2, #1
 8001ca6:	4056      	eors	r6, r2
 8001ca8:	46b3      	mov	fp, r6
 8001caa:	42b5      	cmp	r5, r6
 8001cac:	d100      	bne.n	8001cb0 <__aeabi_dsub+0x4c>
 8001cae:	e088      	b.n	8001dc2 <__aeabi_dsub+0x15e>
 8001cb0:	4642      	mov	r2, r8
 8001cb2:	1a12      	subs	r2, r2, r0
 8001cb4:	2a00      	cmp	r2, #0
 8001cb6:	dc00      	bgt.n	8001cba <__aeabi_dsub+0x56>
 8001cb8:	e0ae      	b.n	8001e18 <__aeabi_dsub+0x1b4>
 8001cba:	2800      	cmp	r0, #0
 8001cbc:	d100      	bne.n	8001cc0 <__aeabi_dsub+0x5c>
 8001cbe:	e0c1      	b.n	8001e44 <__aeabi_dsub+0x1e0>
 8001cc0:	48be      	ldr	r0, [pc, #760]	; (8001fbc <__aeabi_dsub+0x358>)
 8001cc2:	4580      	cmp	r8, r0
 8001cc4:	d100      	bne.n	8001cc8 <__aeabi_dsub+0x64>
 8001cc6:	e151      	b.n	8001f6c <__aeabi_dsub+0x308>
 8001cc8:	2080      	movs	r0, #128	; 0x80
 8001cca:	0400      	lsls	r0, r0, #16
 8001ccc:	4301      	orrs	r1, r0
 8001cce:	2a38      	cmp	r2, #56	; 0x38
 8001cd0:	dd00      	ble.n	8001cd4 <__aeabi_dsub+0x70>
 8001cd2:	e17b      	b.n	8001fcc <__aeabi_dsub+0x368>
 8001cd4:	2a1f      	cmp	r2, #31
 8001cd6:	dd00      	ble.n	8001cda <__aeabi_dsub+0x76>
 8001cd8:	e1ee      	b.n	80020b8 <__aeabi_dsub+0x454>
 8001cda:	2020      	movs	r0, #32
 8001cdc:	003e      	movs	r6, r7
 8001cde:	1a80      	subs	r0, r0, r2
 8001ce0:	000c      	movs	r4, r1
 8001ce2:	40d6      	lsrs	r6, r2
 8001ce4:	40d1      	lsrs	r1, r2
 8001ce6:	4087      	lsls	r7, r0
 8001ce8:	4662      	mov	r2, ip
 8001cea:	4084      	lsls	r4, r0
 8001cec:	1a52      	subs	r2, r2, r1
 8001cee:	1e78      	subs	r0, r7, #1
 8001cf0:	4187      	sbcs	r7, r0
 8001cf2:	4694      	mov	ip, r2
 8001cf4:	4334      	orrs	r4, r6
 8001cf6:	4327      	orrs	r7, r4
 8001cf8:	1bdc      	subs	r4, r3, r7
 8001cfa:	42a3      	cmp	r3, r4
 8001cfc:	419b      	sbcs	r3, r3
 8001cfe:	4662      	mov	r2, ip
 8001d00:	425b      	negs	r3, r3
 8001d02:	1ad3      	subs	r3, r2, r3
 8001d04:	4699      	mov	r9, r3
 8001d06:	464b      	mov	r3, r9
 8001d08:	021b      	lsls	r3, r3, #8
 8001d0a:	d400      	bmi.n	8001d0e <__aeabi_dsub+0xaa>
 8001d0c:	e118      	b.n	8001f40 <__aeabi_dsub+0x2dc>
 8001d0e:	464b      	mov	r3, r9
 8001d10:	0258      	lsls	r0, r3, #9
 8001d12:	0a43      	lsrs	r3, r0, #9
 8001d14:	4699      	mov	r9, r3
 8001d16:	464b      	mov	r3, r9
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d100      	bne.n	8001d1e <__aeabi_dsub+0xba>
 8001d1c:	e137      	b.n	8001f8e <__aeabi_dsub+0x32a>
 8001d1e:	4648      	mov	r0, r9
 8001d20:	f000 fc2e 	bl	8002580 <__clzsi2>
 8001d24:	0001      	movs	r1, r0
 8001d26:	3908      	subs	r1, #8
 8001d28:	2320      	movs	r3, #32
 8001d2a:	0022      	movs	r2, r4
 8001d2c:	4648      	mov	r0, r9
 8001d2e:	1a5b      	subs	r3, r3, r1
 8001d30:	40da      	lsrs	r2, r3
 8001d32:	4088      	lsls	r0, r1
 8001d34:	408c      	lsls	r4, r1
 8001d36:	4643      	mov	r3, r8
 8001d38:	4310      	orrs	r0, r2
 8001d3a:	4588      	cmp	r8, r1
 8001d3c:	dd00      	ble.n	8001d40 <__aeabi_dsub+0xdc>
 8001d3e:	e136      	b.n	8001fae <__aeabi_dsub+0x34a>
 8001d40:	1ac9      	subs	r1, r1, r3
 8001d42:	1c4b      	adds	r3, r1, #1
 8001d44:	2b1f      	cmp	r3, #31
 8001d46:	dd00      	ble.n	8001d4a <__aeabi_dsub+0xe6>
 8001d48:	e0ea      	b.n	8001f20 <__aeabi_dsub+0x2bc>
 8001d4a:	2220      	movs	r2, #32
 8001d4c:	0026      	movs	r6, r4
 8001d4e:	1ad2      	subs	r2, r2, r3
 8001d50:	0001      	movs	r1, r0
 8001d52:	4094      	lsls	r4, r2
 8001d54:	40de      	lsrs	r6, r3
 8001d56:	40d8      	lsrs	r0, r3
 8001d58:	2300      	movs	r3, #0
 8001d5a:	4091      	lsls	r1, r2
 8001d5c:	1e62      	subs	r2, r4, #1
 8001d5e:	4194      	sbcs	r4, r2
 8001d60:	4681      	mov	r9, r0
 8001d62:	4698      	mov	r8, r3
 8001d64:	4331      	orrs	r1, r6
 8001d66:	430c      	orrs	r4, r1
 8001d68:	0763      	lsls	r3, r4, #29
 8001d6a:	d009      	beq.n	8001d80 <__aeabi_dsub+0x11c>
 8001d6c:	230f      	movs	r3, #15
 8001d6e:	4023      	ands	r3, r4
 8001d70:	2b04      	cmp	r3, #4
 8001d72:	d005      	beq.n	8001d80 <__aeabi_dsub+0x11c>
 8001d74:	1d23      	adds	r3, r4, #4
 8001d76:	42a3      	cmp	r3, r4
 8001d78:	41a4      	sbcs	r4, r4
 8001d7a:	4264      	negs	r4, r4
 8001d7c:	44a1      	add	r9, r4
 8001d7e:	001c      	movs	r4, r3
 8001d80:	464b      	mov	r3, r9
 8001d82:	021b      	lsls	r3, r3, #8
 8001d84:	d400      	bmi.n	8001d88 <__aeabi_dsub+0x124>
 8001d86:	e0de      	b.n	8001f46 <__aeabi_dsub+0x2e2>
 8001d88:	4641      	mov	r1, r8
 8001d8a:	4b8c      	ldr	r3, [pc, #560]	; (8001fbc <__aeabi_dsub+0x358>)
 8001d8c:	3101      	adds	r1, #1
 8001d8e:	4299      	cmp	r1, r3
 8001d90:	d100      	bne.n	8001d94 <__aeabi_dsub+0x130>
 8001d92:	e0e7      	b.n	8001f64 <__aeabi_dsub+0x300>
 8001d94:	464b      	mov	r3, r9
 8001d96:	488a      	ldr	r0, [pc, #552]	; (8001fc0 <__aeabi_dsub+0x35c>)
 8001d98:	08e4      	lsrs	r4, r4, #3
 8001d9a:	4003      	ands	r3, r0
 8001d9c:	0018      	movs	r0, r3
 8001d9e:	0549      	lsls	r1, r1, #21
 8001da0:	075b      	lsls	r3, r3, #29
 8001da2:	0240      	lsls	r0, r0, #9
 8001da4:	4323      	orrs	r3, r4
 8001da6:	0d4a      	lsrs	r2, r1, #21
 8001da8:	0b04      	lsrs	r4, r0, #12
 8001daa:	0512      	lsls	r2, r2, #20
 8001dac:	07ed      	lsls	r5, r5, #31
 8001dae:	4322      	orrs	r2, r4
 8001db0:	432a      	orrs	r2, r5
 8001db2:	0018      	movs	r0, r3
 8001db4:	0011      	movs	r1, r2
 8001db6:	bcf0      	pop	{r4, r5, r6, r7}
 8001db8:	46bb      	mov	fp, r7
 8001dba:	46b2      	mov	sl, r6
 8001dbc:	46a9      	mov	r9, r5
 8001dbe:	46a0      	mov	r8, r4
 8001dc0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001dc2:	4642      	mov	r2, r8
 8001dc4:	1a12      	subs	r2, r2, r0
 8001dc6:	2a00      	cmp	r2, #0
 8001dc8:	dd52      	ble.n	8001e70 <__aeabi_dsub+0x20c>
 8001dca:	2800      	cmp	r0, #0
 8001dcc:	d100      	bne.n	8001dd0 <__aeabi_dsub+0x16c>
 8001dce:	e09c      	b.n	8001f0a <__aeabi_dsub+0x2a6>
 8001dd0:	45a0      	cmp	r8, r4
 8001dd2:	d100      	bne.n	8001dd6 <__aeabi_dsub+0x172>
 8001dd4:	e0ca      	b.n	8001f6c <__aeabi_dsub+0x308>
 8001dd6:	2080      	movs	r0, #128	; 0x80
 8001dd8:	0400      	lsls	r0, r0, #16
 8001dda:	4301      	orrs	r1, r0
 8001ddc:	2a38      	cmp	r2, #56	; 0x38
 8001dde:	dd00      	ble.n	8001de2 <__aeabi_dsub+0x17e>
 8001de0:	e149      	b.n	8002076 <__aeabi_dsub+0x412>
 8001de2:	2a1f      	cmp	r2, #31
 8001de4:	dc00      	bgt.n	8001de8 <__aeabi_dsub+0x184>
 8001de6:	e197      	b.n	8002118 <__aeabi_dsub+0x4b4>
 8001de8:	0010      	movs	r0, r2
 8001dea:	000e      	movs	r6, r1
 8001dec:	3820      	subs	r0, #32
 8001dee:	40c6      	lsrs	r6, r0
 8001df0:	2a20      	cmp	r2, #32
 8001df2:	d004      	beq.n	8001dfe <__aeabi_dsub+0x19a>
 8001df4:	2040      	movs	r0, #64	; 0x40
 8001df6:	1a82      	subs	r2, r0, r2
 8001df8:	4091      	lsls	r1, r2
 8001dfa:	430f      	orrs	r7, r1
 8001dfc:	46b9      	mov	r9, r7
 8001dfe:	464c      	mov	r4, r9
 8001e00:	1e62      	subs	r2, r4, #1
 8001e02:	4194      	sbcs	r4, r2
 8001e04:	4334      	orrs	r4, r6
 8001e06:	e13a      	b.n	800207e <__aeabi_dsub+0x41a>
 8001e08:	000a      	movs	r2, r1
 8001e0a:	433a      	orrs	r2, r7
 8001e0c:	d028      	beq.n	8001e60 <__aeabi_dsub+0x1fc>
 8001e0e:	46b3      	mov	fp, r6
 8001e10:	42b5      	cmp	r5, r6
 8001e12:	d02b      	beq.n	8001e6c <__aeabi_dsub+0x208>
 8001e14:	4a6b      	ldr	r2, [pc, #428]	; (8001fc4 <__aeabi_dsub+0x360>)
 8001e16:	4442      	add	r2, r8
 8001e18:	2a00      	cmp	r2, #0
 8001e1a:	d05d      	beq.n	8001ed8 <__aeabi_dsub+0x274>
 8001e1c:	4642      	mov	r2, r8
 8001e1e:	4644      	mov	r4, r8
 8001e20:	1a82      	subs	r2, r0, r2
 8001e22:	2c00      	cmp	r4, #0
 8001e24:	d000      	beq.n	8001e28 <__aeabi_dsub+0x1c4>
 8001e26:	e0f5      	b.n	8002014 <__aeabi_dsub+0x3b0>
 8001e28:	4665      	mov	r5, ip
 8001e2a:	431d      	orrs	r5, r3
 8001e2c:	d100      	bne.n	8001e30 <__aeabi_dsub+0x1cc>
 8001e2e:	e19c      	b.n	800216a <__aeabi_dsub+0x506>
 8001e30:	1e55      	subs	r5, r2, #1
 8001e32:	2a01      	cmp	r2, #1
 8001e34:	d100      	bne.n	8001e38 <__aeabi_dsub+0x1d4>
 8001e36:	e1fb      	b.n	8002230 <__aeabi_dsub+0x5cc>
 8001e38:	4c60      	ldr	r4, [pc, #384]	; (8001fbc <__aeabi_dsub+0x358>)
 8001e3a:	42a2      	cmp	r2, r4
 8001e3c:	d100      	bne.n	8001e40 <__aeabi_dsub+0x1dc>
 8001e3e:	e1bd      	b.n	80021bc <__aeabi_dsub+0x558>
 8001e40:	002a      	movs	r2, r5
 8001e42:	e0f0      	b.n	8002026 <__aeabi_dsub+0x3c2>
 8001e44:	0008      	movs	r0, r1
 8001e46:	4338      	orrs	r0, r7
 8001e48:	d100      	bne.n	8001e4c <__aeabi_dsub+0x1e8>
 8001e4a:	e0c3      	b.n	8001fd4 <__aeabi_dsub+0x370>
 8001e4c:	1e50      	subs	r0, r2, #1
 8001e4e:	2a01      	cmp	r2, #1
 8001e50:	d100      	bne.n	8001e54 <__aeabi_dsub+0x1f0>
 8001e52:	e1a8      	b.n	80021a6 <__aeabi_dsub+0x542>
 8001e54:	4c59      	ldr	r4, [pc, #356]	; (8001fbc <__aeabi_dsub+0x358>)
 8001e56:	42a2      	cmp	r2, r4
 8001e58:	d100      	bne.n	8001e5c <__aeabi_dsub+0x1f8>
 8001e5a:	e087      	b.n	8001f6c <__aeabi_dsub+0x308>
 8001e5c:	0002      	movs	r2, r0
 8001e5e:	e736      	b.n	8001cce <__aeabi_dsub+0x6a>
 8001e60:	2201      	movs	r2, #1
 8001e62:	4056      	eors	r6, r2
 8001e64:	46b3      	mov	fp, r6
 8001e66:	42b5      	cmp	r5, r6
 8001e68:	d000      	beq.n	8001e6c <__aeabi_dsub+0x208>
 8001e6a:	e721      	b.n	8001cb0 <__aeabi_dsub+0x4c>
 8001e6c:	4a55      	ldr	r2, [pc, #340]	; (8001fc4 <__aeabi_dsub+0x360>)
 8001e6e:	4442      	add	r2, r8
 8001e70:	2a00      	cmp	r2, #0
 8001e72:	d100      	bne.n	8001e76 <__aeabi_dsub+0x212>
 8001e74:	e0b5      	b.n	8001fe2 <__aeabi_dsub+0x37e>
 8001e76:	4642      	mov	r2, r8
 8001e78:	4644      	mov	r4, r8
 8001e7a:	1a82      	subs	r2, r0, r2
 8001e7c:	2c00      	cmp	r4, #0
 8001e7e:	d100      	bne.n	8001e82 <__aeabi_dsub+0x21e>
 8001e80:	e138      	b.n	80020f4 <__aeabi_dsub+0x490>
 8001e82:	4e4e      	ldr	r6, [pc, #312]	; (8001fbc <__aeabi_dsub+0x358>)
 8001e84:	42b0      	cmp	r0, r6
 8001e86:	d100      	bne.n	8001e8a <__aeabi_dsub+0x226>
 8001e88:	e1de      	b.n	8002248 <__aeabi_dsub+0x5e4>
 8001e8a:	2680      	movs	r6, #128	; 0x80
 8001e8c:	4664      	mov	r4, ip
 8001e8e:	0436      	lsls	r6, r6, #16
 8001e90:	4334      	orrs	r4, r6
 8001e92:	46a4      	mov	ip, r4
 8001e94:	2a38      	cmp	r2, #56	; 0x38
 8001e96:	dd00      	ble.n	8001e9a <__aeabi_dsub+0x236>
 8001e98:	e196      	b.n	80021c8 <__aeabi_dsub+0x564>
 8001e9a:	2a1f      	cmp	r2, #31
 8001e9c:	dd00      	ble.n	8001ea0 <__aeabi_dsub+0x23c>
 8001e9e:	e224      	b.n	80022ea <__aeabi_dsub+0x686>
 8001ea0:	2620      	movs	r6, #32
 8001ea2:	1ab4      	subs	r4, r6, r2
 8001ea4:	46a2      	mov	sl, r4
 8001ea6:	4664      	mov	r4, ip
 8001ea8:	4656      	mov	r6, sl
 8001eaa:	40b4      	lsls	r4, r6
 8001eac:	46a1      	mov	r9, r4
 8001eae:	001c      	movs	r4, r3
 8001eb0:	464e      	mov	r6, r9
 8001eb2:	40d4      	lsrs	r4, r2
 8001eb4:	4326      	orrs	r6, r4
 8001eb6:	0034      	movs	r4, r6
 8001eb8:	4656      	mov	r6, sl
 8001eba:	40b3      	lsls	r3, r6
 8001ebc:	1e5e      	subs	r6, r3, #1
 8001ebe:	41b3      	sbcs	r3, r6
 8001ec0:	431c      	orrs	r4, r3
 8001ec2:	4663      	mov	r3, ip
 8001ec4:	40d3      	lsrs	r3, r2
 8001ec6:	18c9      	adds	r1, r1, r3
 8001ec8:	19e4      	adds	r4, r4, r7
 8001eca:	42bc      	cmp	r4, r7
 8001ecc:	41bf      	sbcs	r7, r7
 8001ece:	427f      	negs	r7, r7
 8001ed0:	46b9      	mov	r9, r7
 8001ed2:	4680      	mov	r8, r0
 8001ed4:	4489      	add	r9, r1
 8001ed6:	e0d8      	b.n	800208a <__aeabi_dsub+0x426>
 8001ed8:	4640      	mov	r0, r8
 8001eda:	4c3b      	ldr	r4, [pc, #236]	; (8001fc8 <__aeabi_dsub+0x364>)
 8001edc:	3001      	adds	r0, #1
 8001ede:	4220      	tst	r0, r4
 8001ee0:	d000      	beq.n	8001ee4 <__aeabi_dsub+0x280>
 8001ee2:	e0b4      	b.n	800204e <__aeabi_dsub+0x3ea>
 8001ee4:	4640      	mov	r0, r8
 8001ee6:	2800      	cmp	r0, #0
 8001ee8:	d000      	beq.n	8001eec <__aeabi_dsub+0x288>
 8001eea:	e144      	b.n	8002176 <__aeabi_dsub+0x512>
 8001eec:	4660      	mov	r0, ip
 8001eee:	4318      	orrs	r0, r3
 8001ef0:	d100      	bne.n	8001ef4 <__aeabi_dsub+0x290>
 8001ef2:	e190      	b.n	8002216 <__aeabi_dsub+0x5b2>
 8001ef4:	0008      	movs	r0, r1
 8001ef6:	4338      	orrs	r0, r7
 8001ef8:	d000      	beq.n	8001efc <__aeabi_dsub+0x298>
 8001efa:	e1aa      	b.n	8002252 <__aeabi_dsub+0x5ee>
 8001efc:	4661      	mov	r1, ip
 8001efe:	08db      	lsrs	r3, r3, #3
 8001f00:	0749      	lsls	r1, r1, #29
 8001f02:	430b      	orrs	r3, r1
 8001f04:	4661      	mov	r1, ip
 8001f06:	08cc      	lsrs	r4, r1, #3
 8001f08:	e027      	b.n	8001f5a <__aeabi_dsub+0x2f6>
 8001f0a:	0008      	movs	r0, r1
 8001f0c:	4338      	orrs	r0, r7
 8001f0e:	d061      	beq.n	8001fd4 <__aeabi_dsub+0x370>
 8001f10:	1e50      	subs	r0, r2, #1
 8001f12:	2a01      	cmp	r2, #1
 8001f14:	d100      	bne.n	8001f18 <__aeabi_dsub+0x2b4>
 8001f16:	e139      	b.n	800218c <__aeabi_dsub+0x528>
 8001f18:	42a2      	cmp	r2, r4
 8001f1a:	d027      	beq.n	8001f6c <__aeabi_dsub+0x308>
 8001f1c:	0002      	movs	r2, r0
 8001f1e:	e75d      	b.n	8001ddc <__aeabi_dsub+0x178>
 8001f20:	0002      	movs	r2, r0
 8001f22:	391f      	subs	r1, #31
 8001f24:	40ca      	lsrs	r2, r1
 8001f26:	0011      	movs	r1, r2
 8001f28:	2b20      	cmp	r3, #32
 8001f2a:	d003      	beq.n	8001f34 <__aeabi_dsub+0x2d0>
 8001f2c:	2240      	movs	r2, #64	; 0x40
 8001f2e:	1ad3      	subs	r3, r2, r3
 8001f30:	4098      	lsls	r0, r3
 8001f32:	4304      	orrs	r4, r0
 8001f34:	1e63      	subs	r3, r4, #1
 8001f36:	419c      	sbcs	r4, r3
 8001f38:	2300      	movs	r3, #0
 8001f3a:	4699      	mov	r9, r3
 8001f3c:	4698      	mov	r8, r3
 8001f3e:	430c      	orrs	r4, r1
 8001f40:	0763      	lsls	r3, r4, #29
 8001f42:	d000      	beq.n	8001f46 <__aeabi_dsub+0x2e2>
 8001f44:	e712      	b.n	8001d6c <__aeabi_dsub+0x108>
 8001f46:	464b      	mov	r3, r9
 8001f48:	464a      	mov	r2, r9
 8001f4a:	08e4      	lsrs	r4, r4, #3
 8001f4c:	075b      	lsls	r3, r3, #29
 8001f4e:	4323      	orrs	r3, r4
 8001f50:	08d4      	lsrs	r4, r2, #3
 8001f52:	4642      	mov	r2, r8
 8001f54:	4919      	ldr	r1, [pc, #100]	; (8001fbc <__aeabi_dsub+0x358>)
 8001f56:	428a      	cmp	r2, r1
 8001f58:	d00e      	beq.n	8001f78 <__aeabi_dsub+0x314>
 8001f5a:	0324      	lsls	r4, r4, #12
 8001f5c:	0552      	lsls	r2, r2, #21
 8001f5e:	0b24      	lsrs	r4, r4, #12
 8001f60:	0d52      	lsrs	r2, r2, #21
 8001f62:	e722      	b.n	8001daa <__aeabi_dsub+0x146>
 8001f64:	000a      	movs	r2, r1
 8001f66:	2400      	movs	r4, #0
 8001f68:	2300      	movs	r3, #0
 8001f6a:	e71e      	b.n	8001daa <__aeabi_dsub+0x146>
 8001f6c:	08db      	lsrs	r3, r3, #3
 8001f6e:	4662      	mov	r2, ip
 8001f70:	0752      	lsls	r2, r2, #29
 8001f72:	4313      	orrs	r3, r2
 8001f74:	4662      	mov	r2, ip
 8001f76:	08d4      	lsrs	r4, r2, #3
 8001f78:	001a      	movs	r2, r3
 8001f7a:	4322      	orrs	r2, r4
 8001f7c:	d100      	bne.n	8001f80 <__aeabi_dsub+0x31c>
 8001f7e:	e1fc      	b.n	800237a <__aeabi_dsub+0x716>
 8001f80:	2280      	movs	r2, #128	; 0x80
 8001f82:	0312      	lsls	r2, r2, #12
 8001f84:	4314      	orrs	r4, r2
 8001f86:	0324      	lsls	r4, r4, #12
 8001f88:	4a0c      	ldr	r2, [pc, #48]	; (8001fbc <__aeabi_dsub+0x358>)
 8001f8a:	0b24      	lsrs	r4, r4, #12
 8001f8c:	e70d      	b.n	8001daa <__aeabi_dsub+0x146>
 8001f8e:	0020      	movs	r0, r4
 8001f90:	f000 faf6 	bl	8002580 <__clzsi2>
 8001f94:	0001      	movs	r1, r0
 8001f96:	3118      	adds	r1, #24
 8001f98:	291f      	cmp	r1, #31
 8001f9a:	dc00      	bgt.n	8001f9e <__aeabi_dsub+0x33a>
 8001f9c:	e6c4      	b.n	8001d28 <__aeabi_dsub+0xc4>
 8001f9e:	3808      	subs	r0, #8
 8001fa0:	4084      	lsls	r4, r0
 8001fa2:	4643      	mov	r3, r8
 8001fa4:	0020      	movs	r0, r4
 8001fa6:	2400      	movs	r4, #0
 8001fa8:	4588      	cmp	r8, r1
 8001faa:	dc00      	bgt.n	8001fae <__aeabi_dsub+0x34a>
 8001fac:	e6c8      	b.n	8001d40 <__aeabi_dsub+0xdc>
 8001fae:	4a04      	ldr	r2, [pc, #16]	; (8001fc0 <__aeabi_dsub+0x35c>)
 8001fb0:	1a5b      	subs	r3, r3, r1
 8001fb2:	4010      	ands	r0, r2
 8001fb4:	4698      	mov	r8, r3
 8001fb6:	4681      	mov	r9, r0
 8001fb8:	e6d6      	b.n	8001d68 <__aeabi_dsub+0x104>
 8001fba:	46c0      	nop			; (mov r8, r8)
 8001fbc:	000007ff 	.word	0x000007ff
 8001fc0:	ff7fffff 	.word	0xff7fffff
 8001fc4:	fffff801 	.word	0xfffff801
 8001fc8:	000007fe 	.word	0x000007fe
 8001fcc:	430f      	orrs	r7, r1
 8001fce:	1e7a      	subs	r2, r7, #1
 8001fd0:	4197      	sbcs	r7, r2
 8001fd2:	e691      	b.n	8001cf8 <__aeabi_dsub+0x94>
 8001fd4:	4661      	mov	r1, ip
 8001fd6:	08db      	lsrs	r3, r3, #3
 8001fd8:	0749      	lsls	r1, r1, #29
 8001fda:	430b      	orrs	r3, r1
 8001fdc:	4661      	mov	r1, ip
 8001fde:	08cc      	lsrs	r4, r1, #3
 8001fe0:	e7b8      	b.n	8001f54 <__aeabi_dsub+0x2f0>
 8001fe2:	4640      	mov	r0, r8
 8001fe4:	4cd3      	ldr	r4, [pc, #844]	; (8002334 <__aeabi_dsub+0x6d0>)
 8001fe6:	3001      	adds	r0, #1
 8001fe8:	4220      	tst	r0, r4
 8001fea:	d000      	beq.n	8001fee <__aeabi_dsub+0x38a>
 8001fec:	e0a2      	b.n	8002134 <__aeabi_dsub+0x4d0>
 8001fee:	4640      	mov	r0, r8
 8001ff0:	2800      	cmp	r0, #0
 8001ff2:	d000      	beq.n	8001ff6 <__aeabi_dsub+0x392>
 8001ff4:	e101      	b.n	80021fa <__aeabi_dsub+0x596>
 8001ff6:	4660      	mov	r0, ip
 8001ff8:	4318      	orrs	r0, r3
 8001ffa:	d100      	bne.n	8001ffe <__aeabi_dsub+0x39a>
 8001ffc:	e15e      	b.n	80022bc <__aeabi_dsub+0x658>
 8001ffe:	0008      	movs	r0, r1
 8002000:	4338      	orrs	r0, r7
 8002002:	d000      	beq.n	8002006 <__aeabi_dsub+0x3a2>
 8002004:	e15f      	b.n	80022c6 <__aeabi_dsub+0x662>
 8002006:	4661      	mov	r1, ip
 8002008:	08db      	lsrs	r3, r3, #3
 800200a:	0749      	lsls	r1, r1, #29
 800200c:	430b      	orrs	r3, r1
 800200e:	4661      	mov	r1, ip
 8002010:	08cc      	lsrs	r4, r1, #3
 8002012:	e7a2      	b.n	8001f5a <__aeabi_dsub+0x2f6>
 8002014:	4dc8      	ldr	r5, [pc, #800]	; (8002338 <__aeabi_dsub+0x6d4>)
 8002016:	42a8      	cmp	r0, r5
 8002018:	d100      	bne.n	800201c <__aeabi_dsub+0x3b8>
 800201a:	e0cf      	b.n	80021bc <__aeabi_dsub+0x558>
 800201c:	2580      	movs	r5, #128	; 0x80
 800201e:	4664      	mov	r4, ip
 8002020:	042d      	lsls	r5, r5, #16
 8002022:	432c      	orrs	r4, r5
 8002024:	46a4      	mov	ip, r4
 8002026:	2a38      	cmp	r2, #56	; 0x38
 8002028:	dc56      	bgt.n	80020d8 <__aeabi_dsub+0x474>
 800202a:	2a1f      	cmp	r2, #31
 800202c:	dd00      	ble.n	8002030 <__aeabi_dsub+0x3cc>
 800202e:	e0d1      	b.n	80021d4 <__aeabi_dsub+0x570>
 8002030:	2520      	movs	r5, #32
 8002032:	001e      	movs	r6, r3
 8002034:	1aad      	subs	r5, r5, r2
 8002036:	4664      	mov	r4, ip
 8002038:	40ab      	lsls	r3, r5
 800203a:	40ac      	lsls	r4, r5
 800203c:	40d6      	lsrs	r6, r2
 800203e:	1e5d      	subs	r5, r3, #1
 8002040:	41ab      	sbcs	r3, r5
 8002042:	4334      	orrs	r4, r6
 8002044:	4323      	orrs	r3, r4
 8002046:	4664      	mov	r4, ip
 8002048:	40d4      	lsrs	r4, r2
 800204a:	1b09      	subs	r1, r1, r4
 800204c:	e049      	b.n	80020e2 <__aeabi_dsub+0x47e>
 800204e:	4660      	mov	r0, ip
 8002050:	1bdc      	subs	r4, r3, r7
 8002052:	1a46      	subs	r6, r0, r1
 8002054:	42a3      	cmp	r3, r4
 8002056:	4180      	sbcs	r0, r0
 8002058:	4240      	negs	r0, r0
 800205a:	4681      	mov	r9, r0
 800205c:	0030      	movs	r0, r6
 800205e:	464e      	mov	r6, r9
 8002060:	1b80      	subs	r0, r0, r6
 8002062:	4681      	mov	r9, r0
 8002064:	0200      	lsls	r0, r0, #8
 8002066:	d476      	bmi.n	8002156 <__aeabi_dsub+0x4f2>
 8002068:	464b      	mov	r3, r9
 800206a:	4323      	orrs	r3, r4
 800206c:	d000      	beq.n	8002070 <__aeabi_dsub+0x40c>
 800206e:	e652      	b.n	8001d16 <__aeabi_dsub+0xb2>
 8002070:	2400      	movs	r4, #0
 8002072:	2500      	movs	r5, #0
 8002074:	e771      	b.n	8001f5a <__aeabi_dsub+0x2f6>
 8002076:	4339      	orrs	r1, r7
 8002078:	000c      	movs	r4, r1
 800207a:	1e62      	subs	r2, r4, #1
 800207c:	4194      	sbcs	r4, r2
 800207e:	18e4      	adds	r4, r4, r3
 8002080:	429c      	cmp	r4, r3
 8002082:	419b      	sbcs	r3, r3
 8002084:	425b      	negs	r3, r3
 8002086:	4463      	add	r3, ip
 8002088:	4699      	mov	r9, r3
 800208a:	464b      	mov	r3, r9
 800208c:	021b      	lsls	r3, r3, #8
 800208e:	d400      	bmi.n	8002092 <__aeabi_dsub+0x42e>
 8002090:	e756      	b.n	8001f40 <__aeabi_dsub+0x2dc>
 8002092:	2301      	movs	r3, #1
 8002094:	469c      	mov	ip, r3
 8002096:	4ba8      	ldr	r3, [pc, #672]	; (8002338 <__aeabi_dsub+0x6d4>)
 8002098:	44e0      	add	r8, ip
 800209a:	4598      	cmp	r8, r3
 800209c:	d038      	beq.n	8002110 <__aeabi_dsub+0x4ac>
 800209e:	464b      	mov	r3, r9
 80020a0:	48a6      	ldr	r0, [pc, #664]	; (800233c <__aeabi_dsub+0x6d8>)
 80020a2:	2201      	movs	r2, #1
 80020a4:	4003      	ands	r3, r0
 80020a6:	0018      	movs	r0, r3
 80020a8:	0863      	lsrs	r3, r4, #1
 80020aa:	4014      	ands	r4, r2
 80020ac:	431c      	orrs	r4, r3
 80020ae:	07c3      	lsls	r3, r0, #31
 80020b0:	431c      	orrs	r4, r3
 80020b2:	0843      	lsrs	r3, r0, #1
 80020b4:	4699      	mov	r9, r3
 80020b6:	e657      	b.n	8001d68 <__aeabi_dsub+0x104>
 80020b8:	0010      	movs	r0, r2
 80020ba:	000e      	movs	r6, r1
 80020bc:	3820      	subs	r0, #32
 80020be:	40c6      	lsrs	r6, r0
 80020c0:	2a20      	cmp	r2, #32
 80020c2:	d004      	beq.n	80020ce <__aeabi_dsub+0x46a>
 80020c4:	2040      	movs	r0, #64	; 0x40
 80020c6:	1a82      	subs	r2, r0, r2
 80020c8:	4091      	lsls	r1, r2
 80020ca:	430f      	orrs	r7, r1
 80020cc:	46b9      	mov	r9, r7
 80020ce:	464f      	mov	r7, r9
 80020d0:	1e7a      	subs	r2, r7, #1
 80020d2:	4197      	sbcs	r7, r2
 80020d4:	4337      	orrs	r7, r6
 80020d6:	e60f      	b.n	8001cf8 <__aeabi_dsub+0x94>
 80020d8:	4662      	mov	r2, ip
 80020da:	431a      	orrs	r2, r3
 80020dc:	0013      	movs	r3, r2
 80020de:	1e5a      	subs	r2, r3, #1
 80020e0:	4193      	sbcs	r3, r2
 80020e2:	1afc      	subs	r4, r7, r3
 80020e4:	42a7      	cmp	r7, r4
 80020e6:	41bf      	sbcs	r7, r7
 80020e8:	427f      	negs	r7, r7
 80020ea:	1bcb      	subs	r3, r1, r7
 80020ec:	4699      	mov	r9, r3
 80020ee:	465d      	mov	r5, fp
 80020f0:	4680      	mov	r8, r0
 80020f2:	e608      	b.n	8001d06 <__aeabi_dsub+0xa2>
 80020f4:	4666      	mov	r6, ip
 80020f6:	431e      	orrs	r6, r3
 80020f8:	d100      	bne.n	80020fc <__aeabi_dsub+0x498>
 80020fa:	e0be      	b.n	800227a <__aeabi_dsub+0x616>
 80020fc:	1e56      	subs	r6, r2, #1
 80020fe:	2a01      	cmp	r2, #1
 8002100:	d100      	bne.n	8002104 <__aeabi_dsub+0x4a0>
 8002102:	e109      	b.n	8002318 <__aeabi_dsub+0x6b4>
 8002104:	4c8c      	ldr	r4, [pc, #560]	; (8002338 <__aeabi_dsub+0x6d4>)
 8002106:	42a2      	cmp	r2, r4
 8002108:	d100      	bne.n	800210c <__aeabi_dsub+0x4a8>
 800210a:	e119      	b.n	8002340 <__aeabi_dsub+0x6dc>
 800210c:	0032      	movs	r2, r6
 800210e:	e6c1      	b.n	8001e94 <__aeabi_dsub+0x230>
 8002110:	4642      	mov	r2, r8
 8002112:	2400      	movs	r4, #0
 8002114:	2300      	movs	r3, #0
 8002116:	e648      	b.n	8001daa <__aeabi_dsub+0x146>
 8002118:	2020      	movs	r0, #32
 800211a:	000c      	movs	r4, r1
 800211c:	1a80      	subs	r0, r0, r2
 800211e:	003e      	movs	r6, r7
 8002120:	4087      	lsls	r7, r0
 8002122:	4084      	lsls	r4, r0
 8002124:	40d6      	lsrs	r6, r2
 8002126:	1e78      	subs	r0, r7, #1
 8002128:	4187      	sbcs	r7, r0
 800212a:	40d1      	lsrs	r1, r2
 800212c:	4334      	orrs	r4, r6
 800212e:	433c      	orrs	r4, r7
 8002130:	448c      	add	ip, r1
 8002132:	e7a4      	b.n	800207e <__aeabi_dsub+0x41a>
 8002134:	4a80      	ldr	r2, [pc, #512]	; (8002338 <__aeabi_dsub+0x6d4>)
 8002136:	4290      	cmp	r0, r2
 8002138:	d100      	bne.n	800213c <__aeabi_dsub+0x4d8>
 800213a:	e0e9      	b.n	8002310 <__aeabi_dsub+0x6ac>
 800213c:	19df      	adds	r7, r3, r7
 800213e:	429f      	cmp	r7, r3
 8002140:	419b      	sbcs	r3, r3
 8002142:	4461      	add	r1, ip
 8002144:	425b      	negs	r3, r3
 8002146:	18c9      	adds	r1, r1, r3
 8002148:	07cc      	lsls	r4, r1, #31
 800214a:	087f      	lsrs	r7, r7, #1
 800214c:	084b      	lsrs	r3, r1, #1
 800214e:	4699      	mov	r9, r3
 8002150:	4680      	mov	r8, r0
 8002152:	433c      	orrs	r4, r7
 8002154:	e6f4      	b.n	8001f40 <__aeabi_dsub+0x2dc>
 8002156:	1afc      	subs	r4, r7, r3
 8002158:	42a7      	cmp	r7, r4
 800215a:	41bf      	sbcs	r7, r7
 800215c:	4663      	mov	r3, ip
 800215e:	427f      	negs	r7, r7
 8002160:	1ac9      	subs	r1, r1, r3
 8002162:	1bcb      	subs	r3, r1, r7
 8002164:	4699      	mov	r9, r3
 8002166:	465d      	mov	r5, fp
 8002168:	e5d5      	b.n	8001d16 <__aeabi_dsub+0xb2>
 800216a:	08ff      	lsrs	r7, r7, #3
 800216c:	074b      	lsls	r3, r1, #29
 800216e:	465d      	mov	r5, fp
 8002170:	433b      	orrs	r3, r7
 8002172:	08cc      	lsrs	r4, r1, #3
 8002174:	e6ee      	b.n	8001f54 <__aeabi_dsub+0x2f0>
 8002176:	4662      	mov	r2, ip
 8002178:	431a      	orrs	r2, r3
 800217a:	d000      	beq.n	800217e <__aeabi_dsub+0x51a>
 800217c:	e082      	b.n	8002284 <__aeabi_dsub+0x620>
 800217e:	000b      	movs	r3, r1
 8002180:	433b      	orrs	r3, r7
 8002182:	d11b      	bne.n	80021bc <__aeabi_dsub+0x558>
 8002184:	2480      	movs	r4, #128	; 0x80
 8002186:	2500      	movs	r5, #0
 8002188:	0324      	lsls	r4, r4, #12
 800218a:	e6f9      	b.n	8001f80 <__aeabi_dsub+0x31c>
 800218c:	19dc      	adds	r4, r3, r7
 800218e:	429c      	cmp	r4, r3
 8002190:	419b      	sbcs	r3, r3
 8002192:	4461      	add	r1, ip
 8002194:	4689      	mov	r9, r1
 8002196:	425b      	negs	r3, r3
 8002198:	4499      	add	r9, r3
 800219a:	464b      	mov	r3, r9
 800219c:	021b      	lsls	r3, r3, #8
 800219e:	d444      	bmi.n	800222a <__aeabi_dsub+0x5c6>
 80021a0:	2301      	movs	r3, #1
 80021a2:	4698      	mov	r8, r3
 80021a4:	e6cc      	b.n	8001f40 <__aeabi_dsub+0x2dc>
 80021a6:	1bdc      	subs	r4, r3, r7
 80021a8:	4662      	mov	r2, ip
 80021aa:	42a3      	cmp	r3, r4
 80021ac:	419b      	sbcs	r3, r3
 80021ae:	1a51      	subs	r1, r2, r1
 80021b0:	425b      	negs	r3, r3
 80021b2:	1acb      	subs	r3, r1, r3
 80021b4:	4699      	mov	r9, r3
 80021b6:	2301      	movs	r3, #1
 80021b8:	4698      	mov	r8, r3
 80021ba:	e5a4      	b.n	8001d06 <__aeabi_dsub+0xa2>
 80021bc:	08ff      	lsrs	r7, r7, #3
 80021be:	074b      	lsls	r3, r1, #29
 80021c0:	465d      	mov	r5, fp
 80021c2:	433b      	orrs	r3, r7
 80021c4:	08cc      	lsrs	r4, r1, #3
 80021c6:	e6d7      	b.n	8001f78 <__aeabi_dsub+0x314>
 80021c8:	4662      	mov	r2, ip
 80021ca:	431a      	orrs	r2, r3
 80021cc:	0014      	movs	r4, r2
 80021ce:	1e63      	subs	r3, r4, #1
 80021d0:	419c      	sbcs	r4, r3
 80021d2:	e679      	b.n	8001ec8 <__aeabi_dsub+0x264>
 80021d4:	0015      	movs	r5, r2
 80021d6:	4664      	mov	r4, ip
 80021d8:	3d20      	subs	r5, #32
 80021da:	40ec      	lsrs	r4, r5
 80021dc:	46a0      	mov	r8, r4
 80021de:	2a20      	cmp	r2, #32
 80021e0:	d005      	beq.n	80021ee <__aeabi_dsub+0x58a>
 80021e2:	2540      	movs	r5, #64	; 0x40
 80021e4:	4664      	mov	r4, ip
 80021e6:	1aaa      	subs	r2, r5, r2
 80021e8:	4094      	lsls	r4, r2
 80021ea:	4323      	orrs	r3, r4
 80021ec:	469a      	mov	sl, r3
 80021ee:	4654      	mov	r4, sl
 80021f0:	1e63      	subs	r3, r4, #1
 80021f2:	419c      	sbcs	r4, r3
 80021f4:	4643      	mov	r3, r8
 80021f6:	4323      	orrs	r3, r4
 80021f8:	e773      	b.n	80020e2 <__aeabi_dsub+0x47e>
 80021fa:	4662      	mov	r2, ip
 80021fc:	431a      	orrs	r2, r3
 80021fe:	d023      	beq.n	8002248 <__aeabi_dsub+0x5e4>
 8002200:	000a      	movs	r2, r1
 8002202:	433a      	orrs	r2, r7
 8002204:	d000      	beq.n	8002208 <__aeabi_dsub+0x5a4>
 8002206:	e0a0      	b.n	800234a <__aeabi_dsub+0x6e6>
 8002208:	4662      	mov	r2, ip
 800220a:	08db      	lsrs	r3, r3, #3
 800220c:	0752      	lsls	r2, r2, #29
 800220e:	4313      	orrs	r3, r2
 8002210:	4662      	mov	r2, ip
 8002212:	08d4      	lsrs	r4, r2, #3
 8002214:	e6b0      	b.n	8001f78 <__aeabi_dsub+0x314>
 8002216:	000b      	movs	r3, r1
 8002218:	433b      	orrs	r3, r7
 800221a:	d100      	bne.n	800221e <__aeabi_dsub+0x5ba>
 800221c:	e728      	b.n	8002070 <__aeabi_dsub+0x40c>
 800221e:	08ff      	lsrs	r7, r7, #3
 8002220:	074b      	lsls	r3, r1, #29
 8002222:	465d      	mov	r5, fp
 8002224:	433b      	orrs	r3, r7
 8002226:	08cc      	lsrs	r4, r1, #3
 8002228:	e697      	b.n	8001f5a <__aeabi_dsub+0x2f6>
 800222a:	2302      	movs	r3, #2
 800222c:	4698      	mov	r8, r3
 800222e:	e736      	b.n	800209e <__aeabi_dsub+0x43a>
 8002230:	1afc      	subs	r4, r7, r3
 8002232:	42a7      	cmp	r7, r4
 8002234:	41bf      	sbcs	r7, r7
 8002236:	4663      	mov	r3, ip
 8002238:	427f      	negs	r7, r7
 800223a:	1ac9      	subs	r1, r1, r3
 800223c:	1bcb      	subs	r3, r1, r7
 800223e:	4699      	mov	r9, r3
 8002240:	2301      	movs	r3, #1
 8002242:	465d      	mov	r5, fp
 8002244:	4698      	mov	r8, r3
 8002246:	e55e      	b.n	8001d06 <__aeabi_dsub+0xa2>
 8002248:	074b      	lsls	r3, r1, #29
 800224a:	08ff      	lsrs	r7, r7, #3
 800224c:	433b      	orrs	r3, r7
 800224e:	08cc      	lsrs	r4, r1, #3
 8002250:	e692      	b.n	8001f78 <__aeabi_dsub+0x314>
 8002252:	1bdc      	subs	r4, r3, r7
 8002254:	4660      	mov	r0, ip
 8002256:	42a3      	cmp	r3, r4
 8002258:	41b6      	sbcs	r6, r6
 800225a:	1a40      	subs	r0, r0, r1
 800225c:	4276      	negs	r6, r6
 800225e:	1b80      	subs	r0, r0, r6
 8002260:	4681      	mov	r9, r0
 8002262:	0200      	lsls	r0, r0, #8
 8002264:	d560      	bpl.n	8002328 <__aeabi_dsub+0x6c4>
 8002266:	1afc      	subs	r4, r7, r3
 8002268:	42a7      	cmp	r7, r4
 800226a:	41bf      	sbcs	r7, r7
 800226c:	4663      	mov	r3, ip
 800226e:	427f      	negs	r7, r7
 8002270:	1ac9      	subs	r1, r1, r3
 8002272:	1bcb      	subs	r3, r1, r7
 8002274:	4699      	mov	r9, r3
 8002276:	465d      	mov	r5, fp
 8002278:	e576      	b.n	8001d68 <__aeabi_dsub+0x104>
 800227a:	08ff      	lsrs	r7, r7, #3
 800227c:	074b      	lsls	r3, r1, #29
 800227e:	433b      	orrs	r3, r7
 8002280:	08cc      	lsrs	r4, r1, #3
 8002282:	e667      	b.n	8001f54 <__aeabi_dsub+0x2f0>
 8002284:	000a      	movs	r2, r1
 8002286:	08db      	lsrs	r3, r3, #3
 8002288:	433a      	orrs	r2, r7
 800228a:	d100      	bne.n	800228e <__aeabi_dsub+0x62a>
 800228c:	e66f      	b.n	8001f6e <__aeabi_dsub+0x30a>
 800228e:	4662      	mov	r2, ip
 8002290:	0752      	lsls	r2, r2, #29
 8002292:	4313      	orrs	r3, r2
 8002294:	4662      	mov	r2, ip
 8002296:	08d4      	lsrs	r4, r2, #3
 8002298:	2280      	movs	r2, #128	; 0x80
 800229a:	0312      	lsls	r2, r2, #12
 800229c:	4214      	tst	r4, r2
 800229e:	d007      	beq.n	80022b0 <__aeabi_dsub+0x64c>
 80022a0:	08c8      	lsrs	r0, r1, #3
 80022a2:	4210      	tst	r0, r2
 80022a4:	d104      	bne.n	80022b0 <__aeabi_dsub+0x64c>
 80022a6:	465d      	mov	r5, fp
 80022a8:	0004      	movs	r4, r0
 80022aa:	08fb      	lsrs	r3, r7, #3
 80022ac:	0749      	lsls	r1, r1, #29
 80022ae:	430b      	orrs	r3, r1
 80022b0:	0f5a      	lsrs	r2, r3, #29
 80022b2:	00db      	lsls	r3, r3, #3
 80022b4:	08db      	lsrs	r3, r3, #3
 80022b6:	0752      	lsls	r2, r2, #29
 80022b8:	4313      	orrs	r3, r2
 80022ba:	e65d      	b.n	8001f78 <__aeabi_dsub+0x314>
 80022bc:	074b      	lsls	r3, r1, #29
 80022be:	08ff      	lsrs	r7, r7, #3
 80022c0:	433b      	orrs	r3, r7
 80022c2:	08cc      	lsrs	r4, r1, #3
 80022c4:	e649      	b.n	8001f5a <__aeabi_dsub+0x2f6>
 80022c6:	19dc      	adds	r4, r3, r7
 80022c8:	429c      	cmp	r4, r3
 80022ca:	419b      	sbcs	r3, r3
 80022cc:	4461      	add	r1, ip
 80022ce:	4689      	mov	r9, r1
 80022d0:	425b      	negs	r3, r3
 80022d2:	4499      	add	r9, r3
 80022d4:	464b      	mov	r3, r9
 80022d6:	021b      	lsls	r3, r3, #8
 80022d8:	d400      	bmi.n	80022dc <__aeabi_dsub+0x678>
 80022da:	e631      	b.n	8001f40 <__aeabi_dsub+0x2dc>
 80022dc:	464a      	mov	r2, r9
 80022de:	4b17      	ldr	r3, [pc, #92]	; (800233c <__aeabi_dsub+0x6d8>)
 80022e0:	401a      	ands	r2, r3
 80022e2:	2301      	movs	r3, #1
 80022e4:	4691      	mov	r9, r2
 80022e6:	4698      	mov	r8, r3
 80022e8:	e62a      	b.n	8001f40 <__aeabi_dsub+0x2dc>
 80022ea:	0016      	movs	r6, r2
 80022ec:	4664      	mov	r4, ip
 80022ee:	3e20      	subs	r6, #32
 80022f0:	40f4      	lsrs	r4, r6
 80022f2:	46a0      	mov	r8, r4
 80022f4:	2a20      	cmp	r2, #32
 80022f6:	d005      	beq.n	8002304 <__aeabi_dsub+0x6a0>
 80022f8:	2640      	movs	r6, #64	; 0x40
 80022fa:	4664      	mov	r4, ip
 80022fc:	1ab2      	subs	r2, r6, r2
 80022fe:	4094      	lsls	r4, r2
 8002300:	4323      	orrs	r3, r4
 8002302:	469a      	mov	sl, r3
 8002304:	4654      	mov	r4, sl
 8002306:	1e63      	subs	r3, r4, #1
 8002308:	419c      	sbcs	r4, r3
 800230a:	4643      	mov	r3, r8
 800230c:	431c      	orrs	r4, r3
 800230e:	e5db      	b.n	8001ec8 <__aeabi_dsub+0x264>
 8002310:	0002      	movs	r2, r0
 8002312:	2400      	movs	r4, #0
 8002314:	2300      	movs	r3, #0
 8002316:	e548      	b.n	8001daa <__aeabi_dsub+0x146>
 8002318:	19dc      	adds	r4, r3, r7
 800231a:	42bc      	cmp	r4, r7
 800231c:	41bf      	sbcs	r7, r7
 800231e:	4461      	add	r1, ip
 8002320:	4689      	mov	r9, r1
 8002322:	427f      	negs	r7, r7
 8002324:	44b9      	add	r9, r7
 8002326:	e738      	b.n	800219a <__aeabi_dsub+0x536>
 8002328:	464b      	mov	r3, r9
 800232a:	4323      	orrs	r3, r4
 800232c:	d100      	bne.n	8002330 <__aeabi_dsub+0x6cc>
 800232e:	e69f      	b.n	8002070 <__aeabi_dsub+0x40c>
 8002330:	e606      	b.n	8001f40 <__aeabi_dsub+0x2dc>
 8002332:	46c0      	nop			; (mov r8, r8)
 8002334:	000007fe 	.word	0x000007fe
 8002338:	000007ff 	.word	0x000007ff
 800233c:	ff7fffff 	.word	0xff7fffff
 8002340:	08ff      	lsrs	r7, r7, #3
 8002342:	074b      	lsls	r3, r1, #29
 8002344:	433b      	orrs	r3, r7
 8002346:	08cc      	lsrs	r4, r1, #3
 8002348:	e616      	b.n	8001f78 <__aeabi_dsub+0x314>
 800234a:	4662      	mov	r2, ip
 800234c:	08db      	lsrs	r3, r3, #3
 800234e:	0752      	lsls	r2, r2, #29
 8002350:	4313      	orrs	r3, r2
 8002352:	4662      	mov	r2, ip
 8002354:	08d4      	lsrs	r4, r2, #3
 8002356:	2280      	movs	r2, #128	; 0x80
 8002358:	0312      	lsls	r2, r2, #12
 800235a:	4214      	tst	r4, r2
 800235c:	d007      	beq.n	800236e <__aeabi_dsub+0x70a>
 800235e:	08c8      	lsrs	r0, r1, #3
 8002360:	4210      	tst	r0, r2
 8002362:	d104      	bne.n	800236e <__aeabi_dsub+0x70a>
 8002364:	465d      	mov	r5, fp
 8002366:	0004      	movs	r4, r0
 8002368:	08fb      	lsrs	r3, r7, #3
 800236a:	0749      	lsls	r1, r1, #29
 800236c:	430b      	orrs	r3, r1
 800236e:	0f5a      	lsrs	r2, r3, #29
 8002370:	00db      	lsls	r3, r3, #3
 8002372:	0752      	lsls	r2, r2, #29
 8002374:	08db      	lsrs	r3, r3, #3
 8002376:	4313      	orrs	r3, r2
 8002378:	e5fe      	b.n	8001f78 <__aeabi_dsub+0x314>
 800237a:	2300      	movs	r3, #0
 800237c:	4a01      	ldr	r2, [pc, #4]	; (8002384 <__aeabi_dsub+0x720>)
 800237e:	001c      	movs	r4, r3
 8002380:	e513      	b.n	8001daa <__aeabi_dsub+0x146>
 8002382:	46c0      	nop			; (mov r8, r8)
 8002384:	000007ff 	.word	0x000007ff

08002388 <__aeabi_dcmpun>:
 8002388:	b570      	push	{r4, r5, r6, lr}
 800238a:	0005      	movs	r5, r0
 800238c:	480c      	ldr	r0, [pc, #48]	; (80023c0 <__aeabi_dcmpun+0x38>)
 800238e:	031c      	lsls	r4, r3, #12
 8002390:	0016      	movs	r6, r2
 8002392:	005b      	lsls	r3, r3, #1
 8002394:	030a      	lsls	r2, r1, #12
 8002396:	0049      	lsls	r1, r1, #1
 8002398:	0b12      	lsrs	r2, r2, #12
 800239a:	0d49      	lsrs	r1, r1, #21
 800239c:	0b24      	lsrs	r4, r4, #12
 800239e:	0d5b      	lsrs	r3, r3, #21
 80023a0:	4281      	cmp	r1, r0
 80023a2:	d008      	beq.n	80023b6 <__aeabi_dcmpun+0x2e>
 80023a4:	4a06      	ldr	r2, [pc, #24]	; (80023c0 <__aeabi_dcmpun+0x38>)
 80023a6:	2000      	movs	r0, #0
 80023a8:	4293      	cmp	r3, r2
 80023aa:	d103      	bne.n	80023b4 <__aeabi_dcmpun+0x2c>
 80023ac:	0020      	movs	r0, r4
 80023ae:	4330      	orrs	r0, r6
 80023b0:	1e43      	subs	r3, r0, #1
 80023b2:	4198      	sbcs	r0, r3
 80023b4:	bd70      	pop	{r4, r5, r6, pc}
 80023b6:	2001      	movs	r0, #1
 80023b8:	432a      	orrs	r2, r5
 80023ba:	d1fb      	bne.n	80023b4 <__aeabi_dcmpun+0x2c>
 80023bc:	e7f2      	b.n	80023a4 <__aeabi_dcmpun+0x1c>
 80023be:	46c0      	nop			; (mov r8, r8)
 80023c0:	000007ff 	.word	0x000007ff

080023c4 <__aeabi_i2d>:
 80023c4:	b570      	push	{r4, r5, r6, lr}
 80023c6:	2800      	cmp	r0, #0
 80023c8:	d016      	beq.n	80023f8 <__aeabi_i2d+0x34>
 80023ca:	17c3      	asrs	r3, r0, #31
 80023cc:	18c5      	adds	r5, r0, r3
 80023ce:	405d      	eors	r5, r3
 80023d0:	0fc4      	lsrs	r4, r0, #31
 80023d2:	0028      	movs	r0, r5
 80023d4:	f000 f8d4 	bl	8002580 <__clzsi2>
 80023d8:	4a11      	ldr	r2, [pc, #68]	; (8002420 <__aeabi_i2d+0x5c>)
 80023da:	1a12      	subs	r2, r2, r0
 80023dc:	280a      	cmp	r0, #10
 80023de:	dc16      	bgt.n	800240e <__aeabi_i2d+0x4a>
 80023e0:	0003      	movs	r3, r0
 80023e2:	002e      	movs	r6, r5
 80023e4:	3315      	adds	r3, #21
 80023e6:	409e      	lsls	r6, r3
 80023e8:	230b      	movs	r3, #11
 80023ea:	1a18      	subs	r0, r3, r0
 80023ec:	40c5      	lsrs	r5, r0
 80023ee:	0552      	lsls	r2, r2, #21
 80023f0:	032d      	lsls	r5, r5, #12
 80023f2:	0b2d      	lsrs	r5, r5, #12
 80023f4:	0d53      	lsrs	r3, r2, #21
 80023f6:	e003      	b.n	8002400 <__aeabi_i2d+0x3c>
 80023f8:	2400      	movs	r4, #0
 80023fa:	2300      	movs	r3, #0
 80023fc:	2500      	movs	r5, #0
 80023fe:	2600      	movs	r6, #0
 8002400:	051b      	lsls	r3, r3, #20
 8002402:	432b      	orrs	r3, r5
 8002404:	07e4      	lsls	r4, r4, #31
 8002406:	4323      	orrs	r3, r4
 8002408:	0030      	movs	r0, r6
 800240a:	0019      	movs	r1, r3
 800240c:	bd70      	pop	{r4, r5, r6, pc}
 800240e:	380b      	subs	r0, #11
 8002410:	4085      	lsls	r5, r0
 8002412:	0552      	lsls	r2, r2, #21
 8002414:	032d      	lsls	r5, r5, #12
 8002416:	2600      	movs	r6, #0
 8002418:	0b2d      	lsrs	r5, r5, #12
 800241a:	0d53      	lsrs	r3, r2, #21
 800241c:	e7f0      	b.n	8002400 <__aeabi_i2d+0x3c>
 800241e:	46c0      	nop			; (mov r8, r8)
 8002420:	0000041e 	.word	0x0000041e

08002424 <__aeabi_ui2d>:
 8002424:	b510      	push	{r4, lr}
 8002426:	1e04      	subs	r4, r0, #0
 8002428:	d010      	beq.n	800244c <__aeabi_ui2d+0x28>
 800242a:	f000 f8a9 	bl	8002580 <__clzsi2>
 800242e:	4b0f      	ldr	r3, [pc, #60]	; (800246c <__aeabi_ui2d+0x48>)
 8002430:	1a1b      	subs	r3, r3, r0
 8002432:	280a      	cmp	r0, #10
 8002434:	dc11      	bgt.n	800245a <__aeabi_ui2d+0x36>
 8002436:	220b      	movs	r2, #11
 8002438:	0021      	movs	r1, r4
 800243a:	1a12      	subs	r2, r2, r0
 800243c:	40d1      	lsrs	r1, r2
 800243e:	3015      	adds	r0, #21
 8002440:	030a      	lsls	r2, r1, #12
 8002442:	055b      	lsls	r3, r3, #21
 8002444:	4084      	lsls	r4, r0
 8002446:	0b12      	lsrs	r2, r2, #12
 8002448:	0d5b      	lsrs	r3, r3, #21
 800244a:	e001      	b.n	8002450 <__aeabi_ui2d+0x2c>
 800244c:	2300      	movs	r3, #0
 800244e:	2200      	movs	r2, #0
 8002450:	051b      	lsls	r3, r3, #20
 8002452:	4313      	orrs	r3, r2
 8002454:	0020      	movs	r0, r4
 8002456:	0019      	movs	r1, r3
 8002458:	bd10      	pop	{r4, pc}
 800245a:	0022      	movs	r2, r4
 800245c:	380b      	subs	r0, #11
 800245e:	4082      	lsls	r2, r0
 8002460:	055b      	lsls	r3, r3, #21
 8002462:	0312      	lsls	r2, r2, #12
 8002464:	2400      	movs	r4, #0
 8002466:	0b12      	lsrs	r2, r2, #12
 8002468:	0d5b      	lsrs	r3, r3, #21
 800246a:	e7f1      	b.n	8002450 <__aeabi_ui2d+0x2c>
 800246c:	0000041e 	.word	0x0000041e

08002470 <__aeabi_d2f>:
 8002470:	0002      	movs	r2, r0
 8002472:	004b      	lsls	r3, r1, #1
 8002474:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002476:	0d5b      	lsrs	r3, r3, #21
 8002478:	030c      	lsls	r4, r1, #12
 800247a:	4e3d      	ldr	r6, [pc, #244]	; (8002570 <__aeabi_d2f+0x100>)
 800247c:	0a64      	lsrs	r4, r4, #9
 800247e:	0f40      	lsrs	r0, r0, #29
 8002480:	1c5f      	adds	r7, r3, #1
 8002482:	0fc9      	lsrs	r1, r1, #31
 8002484:	4304      	orrs	r4, r0
 8002486:	00d5      	lsls	r5, r2, #3
 8002488:	4237      	tst	r7, r6
 800248a:	d00a      	beq.n	80024a2 <__aeabi_d2f+0x32>
 800248c:	4839      	ldr	r0, [pc, #228]	; (8002574 <__aeabi_d2f+0x104>)
 800248e:	181e      	adds	r6, r3, r0
 8002490:	2efe      	cmp	r6, #254	; 0xfe
 8002492:	dd16      	ble.n	80024c2 <__aeabi_d2f+0x52>
 8002494:	20ff      	movs	r0, #255	; 0xff
 8002496:	2400      	movs	r4, #0
 8002498:	05c0      	lsls	r0, r0, #23
 800249a:	4320      	orrs	r0, r4
 800249c:	07c9      	lsls	r1, r1, #31
 800249e:	4308      	orrs	r0, r1
 80024a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d106      	bne.n	80024b4 <__aeabi_d2f+0x44>
 80024a6:	432c      	orrs	r4, r5
 80024a8:	d026      	beq.n	80024f8 <__aeabi_d2f+0x88>
 80024aa:	2205      	movs	r2, #5
 80024ac:	0192      	lsls	r2, r2, #6
 80024ae:	0a54      	lsrs	r4, r2, #9
 80024b0:	b2d8      	uxtb	r0, r3
 80024b2:	e7f1      	b.n	8002498 <__aeabi_d2f+0x28>
 80024b4:	4325      	orrs	r5, r4
 80024b6:	d0ed      	beq.n	8002494 <__aeabi_d2f+0x24>
 80024b8:	2080      	movs	r0, #128	; 0x80
 80024ba:	03c0      	lsls	r0, r0, #15
 80024bc:	4304      	orrs	r4, r0
 80024be:	20ff      	movs	r0, #255	; 0xff
 80024c0:	e7ea      	b.n	8002498 <__aeabi_d2f+0x28>
 80024c2:	2e00      	cmp	r6, #0
 80024c4:	dd1b      	ble.n	80024fe <__aeabi_d2f+0x8e>
 80024c6:	0192      	lsls	r2, r2, #6
 80024c8:	1e53      	subs	r3, r2, #1
 80024ca:	419a      	sbcs	r2, r3
 80024cc:	00e4      	lsls	r4, r4, #3
 80024ce:	0f6d      	lsrs	r5, r5, #29
 80024d0:	4322      	orrs	r2, r4
 80024d2:	432a      	orrs	r2, r5
 80024d4:	0753      	lsls	r3, r2, #29
 80024d6:	d048      	beq.n	800256a <__aeabi_d2f+0xfa>
 80024d8:	230f      	movs	r3, #15
 80024da:	4013      	ands	r3, r2
 80024dc:	2b04      	cmp	r3, #4
 80024de:	d000      	beq.n	80024e2 <__aeabi_d2f+0x72>
 80024e0:	3204      	adds	r2, #4
 80024e2:	2380      	movs	r3, #128	; 0x80
 80024e4:	04db      	lsls	r3, r3, #19
 80024e6:	4013      	ands	r3, r2
 80024e8:	d03f      	beq.n	800256a <__aeabi_d2f+0xfa>
 80024ea:	1c70      	adds	r0, r6, #1
 80024ec:	2efe      	cmp	r6, #254	; 0xfe
 80024ee:	d0d1      	beq.n	8002494 <__aeabi_d2f+0x24>
 80024f0:	0192      	lsls	r2, r2, #6
 80024f2:	0a54      	lsrs	r4, r2, #9
 80024f4:	b2c0      	uxtb	r0, r0
 80024f6:	e7cf      	b.n	8002498 <__aeabi_d2f+0x28>
 80024f8:	2000      	movs	r0, #0
 80024fa:	2400      	movs	r4, #0
 80024fc:	e7cc      	b.n	8002498 <__aeabi_d2f+0x28>
 80024fe:	0032      	movs	r2, r6
 8002500:	3217      	adds	r2, #23
 8002502:	db22      	blt.n	800254a <__aeabi_d2f+0xda>
 8002504:	2080      	movs	r0, #128	; 0x80
 8002506:	0400      	lsls	r0, r0, #16
 8002508:	4320      	orrs	r0, r4
 800250a:	241e      	movs	r4, #30
 800250c:	1ba4      	subs	r4, r4, r6
 800250e:	2c1f      	cmp	r4, #31
 8002510:	dd1d      	ble.n	800254e <__aeabi_d2f+0xde>
 8002512:	2202      	movs	r2, #2
 8002514:	4252      	negs	r2, r2
 8002516:	1b96      	subs	r6, r2, r6
 8002518:	0002      	movs	r2, r0
 800251a:	40f2      	lsrs	r2, r6
 800251c:	0016      	movs	r6, r2
 800251e:	2c20      	cmp	r4, #32
 8002520:	d004      	beq.n	800252c <__aeabi_d2f+0xbc>
 8002522:	4a15      	ldr	r2, [pc, #84]	; (8002578 <__aeabi_d2f+0x108>)
 8002524:	4694      	mov	ip, r2
 8002526:	4463      	add	r3, ip
 8002528:	4098      	lsls	r0, r3
 800252a:	4305      	orrs	r5, r0
 800252c:	002a      	movs	r2, r5
 800252e:	1e53      	subs	r3, r2, #1
 8002530:	419a      	sbcs	r2, r3
 8002532:	4332      	orrs	r2, r6
 8002534:	2600      	movs	r6, #0
 8002536:	0753      	lsls	r3, r2, #29
 8002538:	d1ce      	bne.n	80024d8 <__aeabi_d2f+0x68>
 800253a:	2480      	movs	r4, #128	; 0x80
 800253c:	0013      	movs	r3, r2
 800253e:	04e4      	lsls	r4, r4, #19
 8002540:	2001      	movs	r0, #1
 8002542:	4023      	ands	r3, r4
 8002544:	4222      	tst	r2, r4
 8002546:	d1d3      	bne.n	80024f0 <__aeabi_d2f+0x80>
 8002548:	e7b0      	b.n	80024ac <__aeabi_d2f+0x3c>
 800254a:	2300      	movs	r3, #0
 800254c:	e7ad      	b.n	80024aa <__aeabi_d2f+0x3a>
 800254e:	4a0b      	ldr	r2, [pc, #44]	; (800257c <__aeabi_d2f+0x10c>)
 8002550:	4694      	mov	ip, r2
 8002552:	002a      	movs	r2, r5
 8002554:	40e2      	lsrs	r2, r4
 8002556:	0014      	movs	r4, r2
 8002558:	002a      	movs	r2, r5
 800255a:	4463      	add	r3, ip
 800255c:	409a      	lsls	r2, r3
 800255e:	4098      	lsls	r0, r3
 8002560:	1e55      	subs	r5, r2, #1
 8002562:	41aa      	sbcs	r2, r5
 8002564:	4302      	orrs	r2, r0
 8002566:	4322      	orrs	r2, r4
 8002568:	e7e4      	b.n	8002534 <__aeabi_d2f+0xc4>
 800256a:	0033      	movs	r3, r6
 800256c:	e79e      	b.n	80024ac <__aeabi_d2f+0x3c>
 800256e:	46c0      	nop			; (mov r8, r8)
 8002570:	000007fe 	.word	0x000007fe
 8002574:	fffffc80 	.word	0xfffffc80
 8002578:	fffffca2 	.word	0xfffffca2
 800257c:	fffffc82 	.word	0xfffffc82

08002580 <__clzsi2>:
 8002580:	211c      	movs	r1, #28
 8002582:	2301      	movs	r3, #1
 8002584:	041b      	lsls	r3, r3, #16
 8002586:	4298      	cmp	r0, r3
 8002588:	d301      	bcc.n	800258e <__clzsi2+0xe>
 800258a:	0c00      	lsrs	r0, r0, #16
 800258c:	3910      	subs	r1, #16
 800258e:	0a1b      	lsrs	r3, r3, #8
 8002590:	4298      	cmp	r0, r3
 8002592:	d301      	bcc.n	8002598 <__clzsi2+0x18>
 8002594:	0a00      	lsrs	r0, r0, #8
 8002596:	3908      	subs	r1, #8
 8002598:	091b      	lsrs	r3, r3, #4
 800259a:	4298      	cmp	r0, r3
 800259c:	d301      	bcc.n	80025a2 <__clzsi2+0x22>
 800259e:	0900      	lsrs	r0, r0, #4
 80025a0:	3904      	subs	r1, #4
 80025a2:	a202      	add	r2, pc, #8	; (adr r2, 80025ac <__clzsi2+0x2c>)
 80025a4:	5c10      	ldrb	r0, [r2, r0]
 80025a6:	1840      	adds	r0, r0, r1
 80025a8:	4770      	bx	lr
 80025aa:	46c0      	nop			; (mov r8, r8)
 80025ac:	02020304 	.word	0x02020304
 80025b0:	01010101 	.word	0x01010101
	...

080025bc <adc_processing>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

/*    */
void adc_processing (uint8_t phase)
{
 80025bc:	b580      	push	{r7, lr}
 80025be:	b082      	sub	sp, #8
 80025c0:	af00      	add	r7, sp, #0
 80025c2:	0002      	movs	r2, r0
 80025c4:	1dfb      	adds	r3, r7, #7
 80025c6:	701a      	strb	r2, [r3, #0]
  /*      */
  if (u_mom_2[phase] > dead_zone_2)
 80025c8:	1dfb      	adds	r3, r7, #7
 80025ca:	781a      	ldrb	r2, [r3, #0]
 80025cc:	4b50      	ldr	r3, [pc, #320]	; (8002710 <adc_processing+0x154>)
 80025ce:	0092      	lsls	r2, r2, #2
 80025d0:	58d3      	ldr	r3, [r2, r3]
 80025d2:	4a50      	ldr	r2, [pc, #320]	; (8002714 <adc_processing+0x158>)
 80025d4:	8812      	ldrh	r2, [r2, #0]
 80025d6:	4293      	cmp	r3, r2
 80025d8:	d800      	bhi.n	80025dc <adc_processing+0x20>
 80025da:	e086      	b.n	80026ea <adc_processing+0x12e>
    {
      if (dead_zone_flag[phase] == 1)
 80025dc:	1dfb      	adds	r3, r7, #7
 80025de:	781b      	ldrb	r3, [r3, #0]
 80025e0:	4a4d      	ldr	r2, [pc, #308]	; (8002718 <adc_processing+0x15c>)
 80025e2:	5cd3      	ldrb	r3, [r2, r3]
 80025e4:	2b01      	cmp	r3, #1
 80025e6:	d14f      	bne.n	8002688 <adc_processing+0xcc>
	{
	  dead_zone_flag[phase] = 0;
 80025e8:	1dfb      	adds	r3, r7, #7
 80025ea:	781b      	ldrb	r3, [r3, #0]
 80025ec:	4a4a      	ldr	r2, [pc, #296]	; (8002718 <adc_processing+0x15c>)
 80025ee:	2100      	movs	r1, #0
 80025f0:	54d1      	strb	r1, [r2, r3]
	  if (flag_calc[phase] == 0)
 80025f2:	1dfb      	adds	r3, r7, #7
 80025f4:	781b      	ldrb	r3, [r3, #0]
 80025f6:	4a49      	ldr	r2, [pc, #292]	; (800271c <adc_processing+0x160>)
 80025f8:	5cd3      	ldrb	r3, [r2, r3]
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d12c      	bne.n	8002658 <adc_processing+0x9c>
	    {
	      flag_calc[phase] = 1;
 80025fe:	1dfb      	adds	r3, r7, #7
 8002600:	781b      	ldrb	r3, [r3, #0]
 8002602:	4a46      	ldr	r2, [pc, #280]	; (800271c <adc_processing+0x160>)
 8002604:	2101      	movs	r1, #1
 8002606:	54d1      	strb	r1, [r2, r3]

	      u_mom_2_sum_curr[phase] = u_mom_2_sum[phase];
 8002608:	1dfb      	adds	r3, r7, #7
 800260a:	7819      	ldrb	r1, [r3, #0]
 800260c:	1dfb      	adds	r3, r7, #7
 800260e:	781a      	ldrb	r2, [r3, #0]
 8002610:	4b43      	ldr	r3, [pc, #268]	; (8002720 <adc_processing+0x164>)
 8002612:	0089      	lsls	r1, r1, #2
 8002614:	58c9      	ldr	r1, [r1, r3]
 8002616:	4b43      	ldr	r3, [pc, #268]	; (8002724 <adc_processing+0x168>)
 8002618:	0092      	lsls	r2, r2, #2
 800261a:	50d1      	str	r1, [r2, r3]
	      u_mom_diff_2_sum_curr[phase] = u_mom_diff_2_sum[phase];
 800261c:	1dfb      	adds	r3, r7, #7
 800261e:	7819      	ldrb	r1, [r3, #0]
 8002620:	1dfb      	adds	r3, r7, #7
 8002622:	781a      	ldrb	r2, [r3, #0]
 8002624:	4b40      	ldr	r3, [pc, #256]	; (8002728 <adc_processing+0x16c>)
 8002626:	0089      	lsls	r1, r1, #2
 8002628:	58c9      	ldr	r1, [r1, r3]
 800262a:	4b40      	ldr	r3, [pc, #256]	; (800272c <adc_processing+0x170>)
 800262c:	0092      	lsls	r2, r2, #2
 800262e:	50d1      	str	r1, [r2, r3]
	      freq_num_of_meas_curr[phase] = freq_num_of_meas[phase];
 8002630:	1dfb      	adds	r3, r7, #7
 8002632:	7819      	ldrb	r1, [r3, #0]
 8002634:	1dfb      	adds	r3, r7, #7
 8002636:	781a      	ldrb	r2, [r3, #0]
 8002638:	4b3d      	ldr	r3, [pc, #244]	; (8002730 <adc_processing+0x174>)
 800263a:	0049      	lsls	r1, r1, #1
 800263c:	5ac9      	ldrh	r1, [r1, r3]
 800263e:	4b3d      	ldr	r3, [pc, #244]	; (8002734 <adc_processing+0x178>)
 8002640:	0052      	lsls	r2, r2, #1
 8002642:	52d1      	strh	r1, [r2, r3]
	      num_of_meas_curr[phase] = num_of_meas[phase];
 8002644:	1dfb      	adds	r3, r7, #7
 8002646:	7819      	ldrb	r1, [r3, #0]
 8002648:	1dfb      	adds	r3, r7, #7
 800264a:	781a      	ldrb	r2, [r3, #0]
 800264c:	4b3a      	ldr	r3, [pc, #232]	; (8002738 <adc_processing+0x17c>)
 800264e:	0049      	lsls	r1, r1, #1
 8002650:	5ac9      	ldrh	r1, [r1, r3]
 8002652:	4b3a      	ldr	r3, [pc, #232]	; (800273c <adc_processing+0x180>)
 8002654:	0052      	lsls	r2, r2, #1
 8002656:	52d1      	strh	r1, [r2, r3]
	    }

	  u_mom_2_sum[phase] = 0;
 8002658:	1dfb      	adds	r3, r7, #7
 800265a:	781a      	ldrb	r2, [r3, #0]
 800265c:	4b30      	ldr	r3, [pc, #192]	; (8002720 <adc_processing+0x164>)
 800265e:	0092      	lsls	r2, r2, #2
 8002660:	2100      	movs	r1, #0
 8002662:	50d1      	str	r1, [r2, r3]
	  u_mom_diff_2_sum[phase] = 0;
 8002664:	1dfb      	adds	r3, r7, #7
 8002666:	781a      	ldrb	r2, [r3, #0]
 8002668:	4b2f      	ldr	r3, [pc, #188]	; (8002728 <adc_processing+0x16c>)
 800266a:	0092      	lsls	r2, r2, #2
 800266c:	2100      	movs	r1, #0
 800266e:	50d1      	str	r1, [r2, r3]
	  num_of_meas[phase] = 0;
 8002670:	1dfb      	adds	r3, r7, #7
 8002672:	781a      	ldrb	r2, [r3, #0]
 8002674:	4b30      	ldr	r3, [pc, #192]	; (8002738 <adc_processing+0x17c>)
 8002676:	0052      	lsls	r2, r2, #1
 8002678:	2100      	movs	r1, #0
 800267a:	52d1      	strh	r1, [r2, r3]
	  freq_num_of_meas[phase] = 0;
 800267c:	1dfb      	adds	r3, r7, #7
 800267e:	781a      	ldrb	r2, [r3, #0]
 8002680:	4b2b      	ldr	r3, [pc, #172]	; (8002730 <adc_processing+0x174>)
 8002682:	0052      	lsls	r2, r2, #1
 8002684:	2100      	movs	r1, #0
 8002686:	52d1      	strh	r1, [r2, r3]
	}

      if (dead_zone_flag[phase] == 0)
 8002688:	1dfb      	adds	r3, r7, #7
 800268a:	781b      	ldrb	r3, [r3, #0]
 800268c:	4a22      	ldr	r2, [pc, #136]	; (8002718 <adc_processing+0x15c>)
 800268e:	5cd3      	ldrb	r3, [r2, r3]
 8002690:	2b00      	cmp	r3, #0
 8002692:	d139      	bne.n	8002708 <adc_processing+0x14c>
	{
	  u_mom_diff_2_sum[phase] += u_mom_diff_2[phase];
 8002694:	1dfb      	adds	r3, r7, #7
 8002696:	781a      	ldrb	r2, [r3, #0]
 8002698:	4b23      	ldr	r3, [pc, #140]	; (8002728 <adc_processing+0x16c>)
 800269a:	0092      	lsls	r2, r2, #2
 800269c:	58d1      	ldr	r1, [r2, r3]
 800269e:	1dfb      	adds	r3, r7, #7
 80026a0:	781a      	ldrb	r2, [r3, #0]
 80026a2:	4b27      	ldr	r3, [pc, #156]	; (8002740 <adc_processing+0x184>)
 80026a4:	0092      	lsls	r2, r2, #2
 80026a6:	58d3      	ldr	r3, [r2, r3]
 80026a8:	1dfa      	adds	r2, r7, #7
 80026aa:	7812      	ldrb	r2, [r2, #0]
 80026ac:	18c9      	adds	r1, r1, r3
 80026ae:	4b1e      	ldr	r3, [pc, #120]	; (8002728 <adc_processing+0x16c>)
 80026b0:	0092      	lsls	r2, r2, #2
 80026b2:	50d1      	str	r1, [r2, r3]
	  u_mom_2_sum[phase] += u_mom_2[phase];
 80026b4:	1dfb      	adds	r3, r7, #7
 80026b6:	781a      	ldrb	r2, [r3, #0]
 80026b8:	4b19      	ldr	r3, [pc, #100]	; (8002720 <adc_processing+0x164>)
 80026ba:	0092      	lsls	r2, r2, #2
 80026bc:	58d1      	ldr	r1, [r2, r3]
 80026be:	1dfb      	adds	r3, r7, #7
 80026c0:	781a      	ldrb	r2, [r3, #0]
 80026c2:	4b13      	ldr	r3, [pc, #76]	; (8002710 <adc_processing+0x154>)
 80026c4:	0092      	lsls	r2, r2, #2
 80026c6:	58d3      	ldr	r3, [r2, r3]
 80026c8:	1dfa      	adds	r2, r7, #7
 80026ca:	7812      	ldrb	r2, [r2, #0]
 80026cc:	18c9      	adds	r1, r1, r3
 80026ce:	4b14      	ldr	r3, [pc, #80]	; (8002720 <adc_processing+0x164>)
 80026d0:	0092      	lsls	r2, r2, #2
 80026d2:	50d1      	str	r1, [r2, r3]
	  ++num_of_meas[phase];
 80026d4:	1dfb      	adds	r3, r7, #7
 80026d6:	781b      	ldrb	r3, [r3, #0]
 80026d8:	4a17      	ldr	r2, [pc, #92]	; (8002738 <adc_processing+0x17c>)
 80026da:	0059      	lsls	r1, r3, #1
 80026dc:	5a8a      	ldrh	r2, [r1, r2]
 80026de:	3201      	adds	r2, #1
 80026e0:	b291      	uxth	r1, r2
 80026e2:	4a15      	ldr	r2, [pc, #84]	; (8002738 <adc_processing+0x17c>)
 80026e4:	005b      	lsls	r3, r3, #1
 80026e6:	5299      	strh	r1, [r3, r2]
  else
    {
      dead_zone_flag[phase] = 1;
      ++freq_num_of_meas[phase];
    }
}
 80026e8:	e00e      	b.n	8002708 <adc_processing+0x14c>
      dead_zone_flag[phase] = 1;
 80026ea:	1dfb      	adds	r3, r7, #7
 80026ec:	781b      	ldrb	r3, [r3, #0]
 80026ee:	4a0a      	ldr	r2, [pc, #40]	; (8002718 <adc_processing+0x15c>)
 80026f0:	2101      	movs	r1, #1
 80026f2:	54d1      	strb	r1, [r2, r3]
      ++freq_num_of_meas[phase];
 80026f4:	1dfb      	adds	r3, r7, #7
 80026f6:	781b      	ldrb	r3, [r3, #0]
 80026f8:	4a0d      	ldr	r2, [pc, #52]	; (8002730 <adc_processing+0x174>)
 80026fa:	0059      	lsls	r1, r3, #1
 80026fc:	5a8a      	ldrh	r2, [r1, r2]
 80026fe:	3201      	adds	r2, #1
 8002700:	b291      	uxth	r1, r2
 8002702:	4a0b      	ldr	r2, [pc, #44]	; (8002730 <adc_processing+0x174>)
 8002704:	005b      	lsls	r3, r3, #1
 8002706:	5299      	strh	r1, [r3, r2]
}
 8002708:	46c0      	nop			; (mov r8, r8)
 800270a:	46bd      	mov	sp, r7
 800270c:	b002      	add	sp, #8
 800270e:	bd80      	pop	{r7, pc}
 8002710:	200001ac 	.word	0x200001ac
 8002714:	20000000 	.word	0x20000000
 8002718:	20000230 	.word	0x20000230
 800271c:	20000278 	.word	0x20000278
 8002720:	200001b8 	.word	0x200001b8
 8002724:	200001c4 	.word	0x200001c4
 8002728:	200001f4 	.word	0x200001f4
 800272c:	20000200 	.word	0x20000200
 8002730:	2000024c 	.word	0x2000024c
 8002734:	20000254 	.word	0x20000254
 8002738:	20000218 	.word	0x20000218
 800273c:	20000220 	.word	0x20000220
 8002740:	200001e8 	.word	0x200001e8

08002744 <calculation>:



/*      */
void calculation (uint8_t phase)
{
 8002744:	b590      	push	{r4, r7, lr}
 8002746:	b083      	sub	sp, #12
 8002748:	af00      	add	r7, sp, #0
 800274a:	0002      	movs	r2, r0
 800274c:	1dfb      	adds	r3, r7, #7
 800274e:	701a      	strb	r2, [r3, #0]

  freq[phase] = 4000 / (float) (freq_num_of_meas_curr[phase] + num_of_meas_curr[phase]);
 8002750:	1dfb      	adds	r3, r7, #7
 8002752:	781a      	ldrb	r2, [r3, #0]
 8002754:	4b6a      	ldr	r3, [pc, #424]	; (8002900 <calculation+0x1bc>)
 8002756:	0052      	lsls	r2, r2, #1
 8002758:	5ad3      	ldrh	r3, [r2, r3]
 800275a:	0019      	movs	r1, r3
 800275c:	1dfb      	adds	r3, r7, #7
 800275e:	781a      	ldrb	r2, [r3, #0]
 8002760:	4b68      	ldr	r3, [pc, #416]	; (8002904 <calculation+0x1c0>)
 8002762:	0052      	lsls	r2, r2, #1
 8002764:	5ad3      	ldrh	r3, [r2, r3]
 8002766:	18cb      	adds	r3, r1, r3
 8002768:	0018      	movs	r0, r3
 800276a:	f7fe f883 	bl	8000874 <__aeabi_i2f>
 800276e:	1c02      	adds	r2, r0, #0
 8002770:	1dfb      	adds	r3, r7, #7
 8002772:	781c      	ldrb	r4, [r3, #0]
 8002774:	1c11      	adds	r1, r2, #0
 8002776:	4864      	ldr	r0, [pc, #400]	; (8002908 <calculation+0x1c4>)
 8002778:	f7fd feb4 	bl	80004e4 <__aeabi_fdiv>
 800277c:	1c03      	adds	r3, r0, #0
 800277e:	1c19      	adds	r1, r3, #0
 8002780:	4b62      	ldr	r3, [pc, #392]	; (800290c <calculation+0x1c8>)
 8002782:	00a2      	lsls	r2, r4, #2
 8002784:	50d1      	str	r1, [r2, r3]

  if (freq[phase] > freq_lim_low && freq[phase] < freq_lim_upp)
 8002786:	1dfb      	adds	r3, r7, #7
 8002788:	781a      	ldrb	r2, [r3, #0]
 800278a:	4b60      	ldr	r3, [pc, #384]	; (800290c <calculation+0x1c8>)
 800278c:	0092      	lsls	r2, r2, #2
 800278e:	58d4      	ldr	r4, [r2, r3]
 8002790:	4b5f      	ldr	r3, [pc, #380]	; (8002910 <calculation+0x1cc>)
 8002792:	781b      	ldrb	r3, [r3, #0]
 8002794:	0018      	movs	r0, r3
 8002796:	f7fe f86d 	bl	8000874 <__aeabi_i2f>
 800279a:	1c03      	adds	r3, r0, #0
 800279c:	1c19      	adds	r1, r3, #0
 800279e:	1c20      	adds	r0, r4, #0
 80027a0:	f7fd fe8c 	bl	80004bc <__aeabi_fcmpgt>
 80027a4:	1e03      	subs	r3, r0, #0
 80027a6:	d100      	bne.n	80027aa <calculation+0x66>
 80027a8:	e082      	b.n	80028b0 <calculation+0x16c>
 80027aa:	1dfb      	adds	r3, r7, #7
 80027ac:	781a      	ldrb	r2, [r3, #0]
 80027ae:	4b57      	ldr	r3, [pc, #348]	; (800290c <calculation+0x1c8>)
 80027b0:	0092      	lsls	r2, r2, #2
 80027b2:	58d4      	ldr	r4, [r2, r3]
 80027b4:	4b57      	ldr	r3, [pc, #348]	; (8002914 <calculation+0x1d0>)
 80027b6:	781b      	ldrb	r3, [r3, #0]
 80027b8:	0018      	movs	r0, r3
 80027ba:	f7fe f85b 	bl	8000874 <__aeabi_i2f>
 80027be:	1c03      	adds	r3, r0, #0
 80027c0:	1c19      	adds	r1, r3, #0
 80027c2:	1c20      	adds	r0, r4, #0
 80027c4:	f7fd fe66 	bl	8000494 <__aeabi_fcmplt>
 80027c8:	1e03      	subs	r3, r0, #0
 80027ca:	d071      	beq.n	80028b0 <calculation+0x16c>
    {
      u_rms[phase] = (sqrt ((u_mom_2_sum_curr[phase] + u_mom_2_sum_prev[phase]) / (num_of_meas_curr[phase] + num_of_meas_prev[phase]))) * 0.204;
 80027cc:	1dfb      	adds	r3, r7, #7
 80027ce:	781a      	ldrb	r2, [r3, #0]
 80027d0:	4b51      	ldr	r3, [pc, #324]	; (8002918 <calculation+0x1d4>)
 80027d2:	0092      	lsls	r2, r2, #2
 80027d4:	58d2      	ldr	r2, [r2, r3]
 80027d6:	1dfb      	adds	r3, r7, #7
 80027d8:	7819      	ldrb	r1, [r3, #0]
 80027da:	4b50      	ldr	r3, [pc, #320]	; (800291c <calculation+0x1d8>)
 80027dc:	0089      	lsls	r1, r1, #2
 80027de:	58cb      	ldr	r3, [r1, r3]
 80027e0:	18d0      	adds	r0, r2, r3
 80027e2:	1dfb      	adds	r3, r7, #7
 80027e4:	781a      	ldrb	r2, [r3, #0]
 80027e6:	4b47      	ldr	r3, [pc, #284]	; (8002904 <calculation+0x1c0>)
 80027e8:	0052      	lsls	r2, r2, #1
 80027ea:	5ad3      	ldrh	r3, [r2, r3]
 80027ec:	0019      	movs	r1, r3
 80027ee:	1dfb      	adds	r3, r7, #7
 80027f0:	781a      	ldrb	r2, [r3, #0]
 80027f2:	4b4b      	ldr	r3, [pc, #300]	; (8002920 <calculation+0x1dc>)
 80027f4:	0052      	lsls	r2, r2, #1
 80027f6:	5ad3      	ldrh	r3, [r2, r3]
 80027f8:	18cb      	adds	r3, r1, r3
 80027fa:	0019      	movs	r1, r3
 80027fc:	f7fd fc84 	bl	8000108 <__udivsi3>
 8002800:	0003      	movs	r3, r0
 8002802:	0018      	movs	r0, r3
 8002804:	f7ff fe0e 	bl	8002424 <__aeabi_ui2d>
 8002808:	0002      	movs	r2, r0
 800280a:	000b      	movs	r3, r1
 800280c:	0010      	movs	r0, r2
 800280e:	0019      	movs	r1, r3
 8002810:	f003 f9b0 	bl	8005b74 <sqrt>
 8002814:	4a43      	ldr	r2, [pc, #268]	; (8002924 <calculation+0x1e0>)
 8002816:	4b44      	ldr	r3, [pc, #272]	; (8002928 <calculation+0x1e4>)
 8002818:	f7fe ffb8 	bl	800178c <__aeabi_dmul>
 800281c:	0002      	movs	r2, r0
 800281e:	000b      	movs	r3, r1
 8002820:	1df9      	adds	r1, r7, #7
 8002822:	780c      	ldrb	r4, [r1, #0]
 8002824:	0010      	movs	r0, r2
 8002826:	0019      	movs	r1, r3
 8002828:	f7ff fe22 	bl	8002470 <__aeabi_d2f>
 800282c:	1c01      	adds	r1, r0, #0
 800282e:	4b3f      	ldr	r3, [pc, #252]	; (800292c <calculation+0x1e8>)
 8002830:	00a2      	lsls	r2, r4, #2
 8002832:	50d1      	str	r1, [r2, r3]
      u_l[phase] = (sqrt ((u_mom_diff_2_sum_curr[phase] + u_mom_diff_2_sum_prev[phase]) / (num_of_meas_curr[phase] + num_of_meas_prev[phase]))) * 0.204;
 8002834:	1dfb      	adds	r3, r7, #7
 8002836:	781a      	ldrb	r2, [r3, #0]
 8002838:	4b3d      	ldr	r3, [pc, #244]	; (8002930 <calculation+0x1ec>)
 800283a:	0092      	lsls	r2, r2, #2
 800283c:	58d2      	ldr	r2, [r2, r3]
 800283e:	1dfb      	adds	r3, r7, #7
 8002840:	7819      	ldrb	r1, [r3, #0]
 8002842:	4b3c      	ldr	r3, [pc, #240]	; (8002934 <calculation+0x1f0>)
 8002844:	0089      	lsls	r1, r1, #2
 8002846:	58cb      	ldr	r3, [r1, r3]
 8002848:	18d0      	adds	r0, r2, r3
 800284a:	1dfb      	adds	r3, r7, #7
 800284c:	781a      	ldrb	r2, [r3, #0]
 800284e:	4b2d      	ldr	r3, [pc, #180]	; (8002904 <calculation+0x1c0>)
 8002850:	0052      	lsls	r2, r2, #1
 8002852:	5ad3      	ldrh	r3, [r2, r3]
 8002854:	0019      	movs	r1, r3
 8002856:	1dfb      	adds	r3, r7, #7
 8002858:	781a      	ldrb	r2, [r3, #0]
 800285a:	4b31      	ldr	r3, [pc, #196]	; (8002920 <calculation+0x1dc>)
 800285c:	0052      	lsls	r2, r2, #1
 800285e:	5ad3      	ldrh	r3, [r2, r3]
 8002860:	18cb      	adds	r3, r1, r3
 8002862:	0019      	movs	r1, r3
 8002864:	f7fd fcda 	bl	800021c <__divsi3>
 8002868:	0003      	movs	r3, r0
 800286a:	0018      	movs	r0, r3
 800286c:	f7ff fdaa 	bl	80023c4 <__aeabi_i2d>
 8002870:	0002      	movs	r2, r0
 8002872:	000b      	movs	r3, r1
 8002874:	0010      	movs	r0, r2
 8002876:	0019      	movs	r1, r3
 8002878:	f003 f97c 	bl	8005b74 <sqrt>
 800287c:	4a29      	ldr	r2, [pc, #164]	; (8002924 <calculation+0x1e0>)
 800287e:	4b2a      	ldr	r3, [pc, #168]	; (8002928 <calculation+0x1e4>)
 8002880:	f7fe ff84 	bl	800178c <__aeabi_dmul>
 8002884:	0002      	movs	r2, r0
 8002886:	000b      	movs	r3, r1
 8002888:	1df9      	adds	r1, r7, #7
 800288a:	780c      	ldrb	r4, [r1, #0]
 800288c:	0010      	movs	r0, r2
 800288e:	0019      	movs	r1, r3
 8002890:	f7ff fdee 	bl	8002470 <__aeabi_d2f>
 8002894:	1c01      	adds	r1, r0, #0
 8002896:	4b28      	ldr	r3, [pc, #160]	; (8002938 <calculation+0x1f4>)
 8002898:	00a2      	lsls	r2, r4, #2
 800289a:	50d1      	str	r1, [r2, r3]
      freq_filt[phase] = freq[phase];
 800289c:	1dfb      	adds	r3, r7, #7
 800289e:	7819      	ldrb	r1, [r3, #0]
 80028a0:	1dfb      	adds	r3, r7, #7
 80028a2:	781a      	ldrb	r2, [r3, #0]
 80028a4:	4b19      	ldr	r3, [pc, #100]	; (800290c <calculation+0x1c8>)
 80028a6:	0089      	lsls	r1, r1, #2
 80028a8:	58c9      	ldr	r1, [r1, r3]
 80028aa:	4b24      	ldr	r3, [pc, #144]	; (800293c <calculation+0x1f8>)
 80028ac:	0092      	lsls	r2, r2, #2
 80028ae:	50d1      	str	r1, [r2, r3]
    }

  u_mom_2_sum_prev[phase] = u_mom_2_sum_curr[phase];
 80028b0:	1dfb      	adds	r3, r7, #7
 80028b2:	7819      	ldrb	r1, [r3, #0]
 80028b4:	1dfb      	adds	r3, r7, #7
 80028b6:	781a      	ldrb	r2, [r3, #0]
 80028b8:	4b17      	ldr	r3, [pc, #92]	; (8002918 <calculation+0x1d4>)
 80028ba:	0089      	lsls	r1, r1, #2
 80028bc:	58c9      	ldr	r1, [r1, r3]
 80028be:	4b17      	ldr	r3, [pc, #92]	; (800291c <calculation+0x1d8>)
 80028c0:	0092      	lsls	r2, r2, #2
 80028c2:	50d1      	str	r1, [r2, r3]
  u_mom_diff_2_sum_prev[phase] = u_mom_diff_2_sum_curr[phase];
 80028c4:	1dfb      	adds	r3, r7, #7
 80028c6:	7819      	ldrb	r1, [r3, #0]
 80028c8:	1dfb      	adds	r3, r7, #7
 80028ca:	781a      	ldrb	r2, [r3, #0]
 80028cc:	4b18      	ldr	r3, [pc, #96]	; (8002930 <calculation+0x1ec>)
 80028ce:	0089      	lsls	r1, r1, #2
 80028d0:	58c9      	ldr	r1, [r1, r3]
 80028d2:	4b18      	ldr	r3, [pc, #96]	; (8002934 <calculation+0x1f0>)
 80028d4:	0092      	lsls	r2, r2, #2
 80028d6:	50d1      	str	r1, [r2, r3]
  num_of_meas_prev[phase] = num_of_meas_curr[phase];
 80028d8:	1dfb      	adds	r3, r7, #7
 80028da:	7819      	ldrb	r1, [r3, #0]
 80028dc:	1dfb      	adds	r3, r7, #7
 80028de:	781a      	ldrb	r2, [r3, #0]
 80028e0:	4b08      	ldr	r3, [pc, #32]	; (8002904 <calculation+0x1c0>)
 80028e2:	0049      	lsls	r1, r1, #1
 80028e4:	5ac9      	ldrh	r1, [r1, r3]
 80028e6:	4b0e      	ldr	r3, [pc, #56]	; (8002920 <calculation+0x1dc>)
 80028e8:	0052      	lsls	r2, r2, #1
 80028ea:	52d1      	strh	r1, [r2, r3]

  flag_calc[phase] = 0;
 80028ec:	1dfb      	adds	r3, r7, #7
 80028ee:	781b      	ldrb	r3, [r3, #0]
 80028f0:	4a13      	ldr	r2, [pc, #76]	; (8002940 <calculation+0x1fc>)
 80028f2:	2100      	movs	r1, #0
 80028f4:	54d1      	strb	r1, [r2, r3]
}
 80028f6:	46c0      	nop			; (mov r8, r8)
 80028f8:	46bd      	mov	sp, r7
 80028fa:	b003      	add	sp, #12
 80028fc:	bd90      	pop	{r4, r7, pc}
 80028fe:	46c0      	nop			; (mov r8, r8)
 8002900:	20000254 	.word	0x20000254
 8002904:	20000220 	.word	0x20000220
 8002908:	457a0000 	.word	0x457a0000
 800290c:	20000234 	.word	0x20000234
 8002910:	20000003 	.word	0x20000003
 8002914:	20000002 	.word	0x20000002
 8002918:	200001c4 	.word	0x200001c4
 800291c:	200001d0 	.word	0x200001d0
 8002920:	20000228 	.word	0x20000228
 8002924:	083126e9 	.word	0x083126e9
 8002928:	3fca1cac 	.word	0x3fca1cac
 800292c:	200001a0 	.word	0x200001a0
 8002930:	20000200 	.word	0x20000200
 8002934:	2000020c 	.word	0x2000020c
 8002938:	200001dc 	.word	0x200001dc
 800293c:	20000240 	.word	0x20000240
 8002940:	20000278 	.word	0x20000278

08002944 <freq_filtering_1>:
    }
}


void freq_filtering_1 (uint8_t phase)
{
 8002944:	b580      	push	{r7, lr}
 8002946:	b082      	sub	sp, #8
 8002948:	af00      	add	r7, sp, #0
 800294a:	0002      	movs	r2, r0
 800294c:	1dfb      	adds	r3, r7, #7
 800294e:	701a      	strb	r2, [r3, #0]
  if (freq_hits_num == 0)
 8002950:	4b2f      	ldr	r3, [pc, #188]	; (8002a10 <freq_filtering_1+0xcc>)
 8002952:	881b      	ldrh	r3, [r3, #0]
 8002954:	2b00      	cmp	r3, #0
 8002956:	d10c      	bne.n	8002972 <freq_filtering_1+0x2e>
    {
      prev_freq[phase] = fr;
 8002958:	1dfb      	adds	r3, r7, #7
 800295a:	781a      	ldrb	r2, [r3, #0]
 800295c:	4b2d      	ldr	r3, [pc, #180]	; (8002a14 <freq_filtering_1+0xd0>)
 800295e:	6819      	ldr	r1, [r3, #0]
 8002960:	4b2d      	ldr	r3, [pc, #180]	; (8002a18 <freq_filtering_1+0xd4>)
 8002962:	0092      	lsls	r2, r2, #2
 8002964:	50d1      	str	r1, [r2, r3]
      ++freq_hits_num;
 8002966:	4b2a      	ldr	r3, [pc, #168]	; (8002a10 <freq_filtering_1+0xcc>)
 8002968:	881b      	ldrh	r3, [r3, #0]
 800296a:	3301      	adds	r3, #1
 800296c:	b29a      	uxth	r2, r3
 800296e:	4b28      	ldr	r3, [pc, #160]	; (8002a10 <freq_filtering_1+0xcc>)
 8002970:	801a      	strh	r2, [r3, #0]
    }
  if (fr == prev_freq[phase] && freq_hits_num != 0)
 8002972:	1dfb      	adds	r3, r7, #7
 8002974:	781a      	ldrb	r2, [r3, #0]
 8002976:	4b28      	ldr	r3, [pc, #160]	; (8002a18 <freq_filtering_1+0xd4>)
 8002978:	0092      	lsls	r2, r2, #2
 800297a:	58d2      	ldr	r2, [r2, r3]
 800297c:	4b25      	ldr	r3, [pc, #148]	; (8002a14 <freq_filtering_1+0xd0>)
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	1c19      	adds	r1, r3, #0
 8002982:	1c10      	adds	r0, r2, #0
 8002984:	f7fd fd80 	bl	8000488 <__aeabi_fcmpeq>
 8002988:	1e03      	subs	r3, r0, #0
 800298a:	d010      	beq.n	80029ae <freq_filtering_1+0x6a>
 800298c:	4b20      	ldr	r3, [pc, #128]	; (8002a10 <freq_filtering_1+0xcc>)
 800298e:	881b      	ldrh	r3, [r3, #0]
 8002990:	2b00      	cmp	r3, #0
 8002992:	d00c      	beq.n	80029ae <freq_filtering_1+0x6a>
    {
      prev_freq[phase] = fr;
 8002994:	1dfb      	adds	r3, r7, #7
 8002996:	781a      	ldrb	r2, [r3, #0]
 8002998:	4b1e      	ldr	r3, [pc, #120]	; (8002a14 <freq_filtering_1+0xd0>)
 800299a:	6819      	ldr	r1, [r3, #0]
 800299c:	4b1e      	ldr	r3, [pc, #120]	; (8002a18 <freq_filtering_1+0xd4>)
 800299e:	0092      	lsls	r2, r2, #2
 80029a0:	50d1      	str	r1, [r2, r3]
      ++freq_hits_num;
 80029a2:	4b1b      	ldr	r3, [pc, #108]	; (8002a10 <freq_filtering_1+0xcc>)
 80029a4:	881b      	ldrh	r3, [r3, #0]
 80029a6:	3301      	adds	r3, #1
 80029a8:	b29a      	uxth	r2, r3
 80029aa:	4b19      	ldr	r3, [pc, #100]	; (8002a10 <freq_filtering_1+0xcc>)
 80029ac:	801a      	strh	r2, [r3, #0]
    }

  if (fr != prev_freq[phase] && freq_hits_num != 0)
 80029ae:	1dfb      	adds	r3, r7, #7
 80029b0:	781a      	ldrb	r2, [r3, #0]
 80029b2:	4b19      	ldr	r3, [pc, #100]	; (8002a18 <freq_filtering_1+0xd4>)
 80029b4:	0092      	lsls	r2, r2, #2
 80029b6:	58d2      	ldr	r2, [r2, r3]
 80029b8:	4b16      	ldr	r3, [pc, #88]	; (8002a14 <freq_filtering_1+0xd0>)
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	1c19      	adds	r1, r3, #0
 80029be:	1c10      	adds	r0, r2, #0
 80029c0:	f7fd fd62 	bl	8000488 <__aeabi_fcmpeq>
 80029c4:	1e03      	subs	r3, r0, #0
 80029c6:	d10d      	bne.n	80029e4 <freq_filtering_1+0xa0>
 80029c8:	4b11      	ldr	r3, [pc, #68]	; (8002a10 <freq_filtering_1+0xcc>)
 80029ca:	881b      	ldrh	r3, [r3, #0]
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d009      	beq.n	80029e4 <freq_filtering_1+0xa0>
    {
      prev_freq[phase] = fr;
 80029d0:	1dfb      	adds	r3, r7, #7
 80029d2:	781a      	ldrb	r2, [r3, #0]
 80029d4:	4b0f      	ldr	r3, [pc, #60]	; (8002a14 <freq_filtering_1+0xd0>)
 80029d6:	6819      	ldr	r1, [r3, #0]
 80029d8:	4b0f      	ldr	r3, [pc, #60]	; (8002a18 <freq_filtering_1+0xd4>)
 80029da:	0092      	lsls	r2, r2, #2
 80029dc:	50d1      	str	r1, [r2, r3]
      freq_hits_num = 0;
 80029de:	4b0c      	ldr	r3, [pc, #48]	; (8002a10 <freq_filtering_1+0xcc>)
 80029e0:	2200      	movs	r2, #0
 80029e2:	801a      	strh	r2, [r3, #0]
    }

  if (freq_hits_num  == 10)
 80029e4:	4b0a      	ldr	r3, [pc, #40]	; (8002a10 <freq_filtering_1+0xcc>)
 80029e6:	881b      	ldrh	r3, [r3, #0]
 80029e8:	2b0a      	cmp	r3, #10
 80029ea:	d10c      	bne.n	8002a06 <freq_filtering_1+0xc2>
    {
      freq_view[phase] = prev_freq[phase];
 80029ec:	1dfb      	adds	r3, r7, #7
 80029ee:	7819      	ldrb	r1, [r3, #0]
 80029f0:	1dfb      	adds	r3, r7, #7
 80029f2:	781a      	ldrb	r2, [r3, #0]
 80029f4:	4b08      	ldr	r3, [pc, #32]	; (8002a18 <freq_filtering_1+0xd4>)
 80029f6:	0089      	lsls	r1, r1, #2
 80029f8:	58c9      	ldr	r1, [r1, r3]
 80029fa:	4b08      	ldr	r3, [pc, #32]	; (8002a1c <freq_filtering_1+0xd8>)
 80029fc:	0092      	lsls	r2, r2, #2
 80029fe:	50d1      	str	r1, [r2, r3]
      freq_hits_num = 0;
 8002a00:	4b03      	ldr	r3, [pc, #12]	; (8002a10 <freq_filtering_1+0xcc>)
 8002a02:	2200      	movs	r2, #0
 8002a04:	801a      	strh	r2, [r3, #0]
    }
}
 8002a06:	46c0      	nop			; (mov r8, r8)
 8002a08:	46bd      	mov	sp, r7
 8002a0a:	b002      	add	sp, #8
 8002a0c:	bd80      	pop	{r7, pc}
 8002a0e:	46c0      	nop			; (mov r8, r8)
 8002a10:	20000274 	.word	0x20000274
 8002a14:	20000284 	.word	0x20000284
 8002a18:	2000025c 	.word	0x2000025c
 8002a1c:	20000268 	.word	0x20000268

08002a20 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002a20:	b580      	push	{r7, lr}
 8002a22:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002a24:	f000 fcf4 	bl	8003410 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002a28:	f000 f846 	bl	8002ab8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002a2c:	f000 fa08 	bl	8002e40 <MX_GPIO_Init>
  MX_DMA_Init();
 8002a30:	f000 f9e8 	bl	8002e04 <MX_DMA_Init>
  MX_ADC_Init();
 8002a34:	f000 f88e 	bl	8002b54 <MX_ADC_Init>
  MX_TIM15_Init();
 8002a38:	f000 f98c 	bl	8002d54 <MX_TIM15_Init>
  MX_TIM3_Init();
 8002a3c:	f000 f8fe 	bl	8002c3c <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

  HAL_ADCEx_Calibration_Start(&hadc);
 8002a40:	4b18      	ldr	r3, [pc, #96]	; (8002aa4 <main+0x84>)
 8002a42:	0018      	movs	r0, r3
 8002a44:	f001 f8f0 	bl	8003c28 <HAL_ADCEx_Calibration_Start>
  HAL_ADC_Start_DMA(&hadc, (uint32_t *)adc_val, 3);
 8002a48:	4917      	ldr	r1, [pc, #92]	; (8002aa8 <main+0x88>)
 8002a4a:	4b16      	ldr	r3, [pc, #88]	; (8002aa4 <main+0x84>)
 8002a4c:	2203      	movs	r2, #3
 8002a4e:	0018      	movs	r0, r3
 8002a50:	f000 fe62 	bl	8003718 <HAL_ADC_Start_DMA>

  HAL_TIM_Base_Start(&htim15);
 8002a54:	4b15      	ldr	r3, [pc, #84]	; (8002aac <main+0x8c>)
 8002a56:	0018      	movs	r0, r3
 8002a58:	f002 fa08 	bl	8004e6c <HAL_TIM_Base_Start>
  HAL_TIM_Base_Start_IT(&htim15);
 8002a5c:	4b13      	ldr	r3, [pc, #76]	; (8002aac <main+0x8c>)
 8002a5e:	0018      	movs	r0, r3
 8002a60:	f002 fa1d 	bl	8004e9e <HAL_TIM_Base_Start_IT>

  HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_1);
 8002a64:	4b12      	ldr	r3, [pc, #72]	; (8002ab0 <main+0x90>)
 8002a66:	2100      	movs	r1, #0
 8002a68:	0018      	movs	r0, r3
 8002a6a:	f002 fa65 	bl	8004f38 <HAL_TIM_IC_Start_IT>
  HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_2);
 8002a6e:	4b10      	ldr	r3, [pc, #64]	; (8002ab0 <main+0x90>)
 8002a70:	2104      	movs	r1, #4
 8002a72:	0018      	movs	r0, r3
 8002a74:	f002 fa60 	bl	8004f38 <HAL_TIM_IC_Start_IT>
  /* USER CODE BEGIN WHILE */
  while (1)
    {


      if (flag_calc[0] == 1 && flag_calc[1] == 1  && flag_calc[2] == 1)
 8002a78:	4b0e      	ldr	r3, [pc, #56]	; (8002ab4 <main+0x94>)
 8002a7a:	781b      	ldrb	r3, [r3, #0]
 8002a7c:	2b01      	cmp	r3, #1
 8002a7e:	d1fb      	bne.n	8002a78 <main+0x58>
 8002a80:	4b0c      	ldr	r3, [pc, #48]	; (8002ab4 <main+0x94>)
 8002a82:	785b      	ldrb	r3, [r3, #1]
 8002a84:	2b01      	cmp	r3, #1
 8002a86:	d1f7      	bne.n	8002a78 <main+0x58>
 8002a88:	4b0a      	ldr	r3, [pc, #40]	; (8002ab4 <main+0x94>)
 8002a8a:	789b      	ldrb	r3, [r3, #2]
 8002a8c:	2b01      	cmp	r3, #1
 8002a8e:	d1f3      	bne.n	8002a78 <main+0x58>
      	{
	  calculation(0);
 8002a90:	2000      	movs	r0, #0
 8002a92:	f7ff fe57 	bl	8002744 <calculation>
	  calculation(1);
 8002a96:	2001      	movs	r0, #1
 8002a98:	f7ff fe54 	bl	8002744 <calculation>
	  calculation(2);
 8002a9c:	2002      	movs	r0, #2
 8002a9e:	f7ff fe51 	bl	8002744 <calculation>
      if (flag_calc[0] == 1 && flag_calc[1] == 1  && flag_calc[2] == 1)
 8002aa2:	e7e9      	b.n	8002a78 <main+0x58>
 8002aa4:	20000088 	.word	0x20000088
 8002aa8:	20000198 	.word	0x20000198
 8002aac:	20000158 	.word	0x20000158
 8002ab0:	20000118 	.word	0x20000118
 8002ab4:	20000278 	.word	0x20000278

08002ab8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002ab8:	b590      	push	{r4, r7, lr}
 8002aba:	b091      	sub	sp, #68	; 0x44
 8002abc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002abe:	2410      	movs	r4, #16
 8002ac0:	193b      	adds	r3, r7, r4
 8002ac2:	0018      	movs	r0, r3
 8002ac4:	2330      	movs	r3, #48	; 0x30
 8002ac6:	001a      	movs	r2, r3
 8002ac8:	2100      	movs	r1, #0
 8002aca:	f003 f959 	bl	8005d80 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002ace:	003b      	movs	r3, r7
 8002ad0:	0018      	movs	r0, r3
 8002ad2:	2310      	movs	r3, #16
 8002ad4:	001a      	movs	r2, r3
 8002ad6:	2100      	movs	r1, #0
 8002ad8:	f003 f952 	bl	8005d80 <memset>

  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI14|RCC_OSCILLATORTYPE_HSE;
 8002adc:	0021      	movs	r1, r4
 8002ade:	187b      	adds	r3, r7, r1
 8002ae0:	2211      	movs	r2, #17
 8002ae2:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002ae4:	187b      	adds	r3, r7, r1
 8002ae6:	2201      	movs	r2, #1
 8002ae8:	605a      	str	r2, [r3, #4]
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 8002aea:	187b      	adds	r3, r7, r1
 8002aec:	2201      	movs	r2, #1
 8002aee:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
 8002af0:	187b      	adds	r3, r7, r1
 8002af2:	2210      	movs	r2, #16
 8002af4:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002af6:	187b      	adds	r3, r7, r1
 8002af8:	2202      	movs	r2, #2
 8002afa:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002afc:	187b      	adds	r3, r7, r1
 8002afe:	2280      	movs	r2, #128	; 0x80
 8002b00:	0252      	lsls	r2, r2, #9
 8002b02:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL2;
 8002b04:	187b      	adds	r3, r7, r1
 8002b06:	2200      	movs	r2, #0
 8002b08:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV2;
 8002b0a:	187b      	adds	r3, r7, r1
 8002b0c:	2201      	movs	r2, #1
 8002b0e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002b10:	187b      	adds	r3, r7, r1
 8002b12:	0018      	movs	r0, r3
 8002b14:	f001 fd32 	bl	800457c <HAL_RCC_OscConfig>
 8002b18:	1e03      	subs	r3, r0, #0
 8002b1a:	d001      	beq.n	8002b20 <SystemClock_Config+0x68>
  {
    Error_Handler();
 8002b1c:	f000 fac0 	bl	80030a0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002b20:	003b      	movs	r3, r7
 8002b22:	2207      	movs	r2, #7
 8002b24:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002b26:	003b      	movs	r3, r7
 8002b28:	2202      	movs	r2, #2
 8002b2a:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002b2c:	003b      	movs	r3, r7
 8002b2e:	2200      	movs	r2, #0
 8002b30:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002b32:	003b      	movs	r3, r7
 8002b34:	2200      	movs	r2, #0
 8002b36:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8002b38:	003b      	movs	r3, r7
 8002b3a:	2101      	movs	r1, #1
 8002b3c:	0018      	movs	r0, r3
 8002b3e:	f002 f811 	bl	8004b64 <HAL_RCC_ClockConfig>
 8002b42:	1e03      	subs	r3, r0, #0
 8002b44:	d001      	beq.n	8002b4a <SystemClock_Config+0x92>
  {
    Error_Handler();
 8002b46:	f000 faab 	bl	80030a0 <Error_Handler>
  }
}
 8002b4a:	46c0      	nop			; (mov r8, r8)
 8002b4c:	46bd      	mov	sp, r7
 8002b4e:	b011      	add	sp, #68	; 0x44
 8002b50:	bd90      	pop	{r4, r7, pc}
	...

08002b54 <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 8002b54:	b580      	push	{r7, lr}
 8002b56:	b084      	sub	sp, #16
 8002b58:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8002b5a:	1d3b      	adds	r3, r7, #4
 8002b5c:	0018      	movs	r0, r3
 8002b5e:	230c      	movs	r3, #12
 8002b60:	001a      	movs	r2, r3
 8002b62:	2100      	movs	r1, #0
 8002b64:	f003 f90c 	bl	8005d80 <memset>
  /* USER CODE BEGIN ADC_Init 1 */

  /* USER CODE END ADC_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 8002b68:	4b32      	ldr	r3, [pc, #200]	; (8002c34 <MX_ADC_Init+0xe0>)
 8002b6a:	4a33      	ldr	r2, [pc, #204]	; (8002c38 <MX_ADC_Init+0xe4>)
 8002b6c:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8002b6e:	4b31      	ldr	r3, [pc, #196]	; (8002c34 <MX_ADC_Init+0xe0>)
 8002b70:	2200      	movs	r2, #0
 8002b72:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8002b74:	4b2f      	ldr	r3, [pc, #188]	; (8002c34 <MX_ADC_Init+0xe0>)
 8002b76:	2200      	movs	r2, #0
 8002b78:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002b7a:	4b2e      	ldr	r3, [pc, #184]	; (8002c34 <MX_ADC_Init+0xe0>)
 8002b7c:	2200      	movs	r2, #0
 8002b7e:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8002b80:	4b2c      	ldr	r3, [pc, #176]	; (8002c34 <MX_ADC_Init+0xe0>)
 8002b82:	2201      	movs	r2, #1
 8002b84:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8002b86:	4b2b      	ldr	r3, [pc, #172]	; (8002c34 <MX_ADC_Init+0xe0>)
 8002b88:	2208      	movs	r2, #8
 8002b8a:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 8002b8c:	4b29      	ldr	r3, [pc, #164]	; (8002c34 <MX_ADC_Init+0xe0>)
 8002b8e:	2200      	movs	r2, #0
 8002b90:	619a      	str	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 8002b92:	4b28      	ldr	r3, [pc, #160]	; (8002c34 <MX_ADC_Init+0xe0>)
 8002b94:	2200      	movs	r2, #0
 8002b96:	61da      	str	r2, [r3, #28]
  hadc.Init.ContinuousConvMode = DISABLE;
 8002b98:	4b26      	ldr	r3, [pc, #152]	; (8002c34 <MX_ADC_Init+0xe0>)
 8002b9a:	2200      	movs	r2, #0
 8002b9c:	621a      	str	r2, [r3, #32]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 8002b9e:	4b25      	ldr	r3, [pc, #148]	; (8002c34 <MX_ADC_Init+0xe0>)
 8002ba0:	2200      	movs	r2, #0
 8002ba2:	625a      	str	r2, [r3, #36]	; 0x24
  hadc.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T15_TRGO;
 8002ba4:	4b23      	ldr	r3, [pc, #140]	; (8002c34 <MX_ADC_Init+0xe0>)
 8002ba6:	2280      	movs	r2, #128	; 0x80
 8002ba8:	0052      	lsls	r2, r2, #1
 8002baa:	629a      	str	r2, [r3, #40]	; 0x28
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8002bac:	4b21      	ldr	r3, [pc, #132]	; (8002c34 <MX_ADC_Init+0xe0>)
 8002bae:	2280      	movs	r2, #128	; 0x80
 8002bb0:	00d2      	lsls	r2, r2, #3
 8002bb2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc.Init.DMAContinuousRequests = DISABLE;
 8002bb4:	4b1f      	ldr	r3, [pc, #124]	; (8002c34 <MX_ADC_Init+0xe0>)
 8002bb6:	2200      	movs	r2, #0
 8002bb8:	631a      	str	r2, [r3, #48]	; 0x30
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8002bba:	4b1e      	ldr	r3, [pc, #120]	; (8002c34 <MX_ADC_Init+0xe0>)
 8002bbc:	2201      	movs	r2, #1
 8002bbe:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8002bc0:	4b1c      	ldr	r3, [pc, #112]	; (8002c34 <MX_ADC_Init+0xe0>)
 8002bc2:	0018      	movs	r0, r3
 8002bc4:	f000 fc6a 	bl	800349c <HAL_ADC_Init>
 8002bc8:	1e03      	subs	r3, r0, #0
 8002bca:	d001      	beq.n	8002bd0 <MX_ADC_Init+0x7c>
  {
    Error_Handler();
 8002bcc:	f000 fa68 	bl	80030a0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8002bd0:	1d3b      	adds	r3, r7, #4
 8002bd2:	2201      	movs	r2, #1
 8002bd4:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8002bd6:	1d3b      	adds	r3, r7, #4
 8002bd8:	2280      	movs	r2, #128	; 0x80
 8002bda:	0152      	lsls	r2, r2, #5
 8002bdc:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_13CYCLES_5;
 8002bde:	1d3b      	adds	r3, r7, #4
 8002be0:	2202      	movs	r2, #2
 8002be2:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8002be4:	1d3a      	adds	r2, r7, #4
 8002be6:	4b13      	ldr	r3, [pc, #76]	; (8002c34 <MX_ADC_Init+0xe0>)
 8002be8:	0011      	movs	r1, r2
 8002bea:	0018      	movs	r0, r3
 8002bec:	f000 fe26 	bl	800383c <HAL_ADC_ConfigChannel>
 8002bf0:	1e03      	subs	r3, r0, #0
 8002bf2:	d001      	beq.n	8002bf8 <MX_ADC_Init+0xa4>
  {
    Error_Handler();
 8002bf4:	f000 fa54 	bl	80030a0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8002bf8:	1d3b      	adds	r3, r7, #4
 8002bfa:	2202      	movs	r2, #2
 8002bfc:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8002bfe:	1d3a      	adds	r2, r7, #4
 8002c00:	4b0c      	ldr	r3, [pc, #48]	; (8002c34 <MX_ADC_Init+0xe0>)
 8002c02:	0011      	movs	r1, r2
 8002c04:	0018      	movs	r0, r3
 8002c06:	f000 fe19 	bl	800383c <HAL_ADC_ConfigChannel>
 8002c0a:	1e03      	subs	r3, r0, #0
 8002c0c:	d001      	beq.n	8002c12 <MX_ADC_Init+0xbe>
  {
    Error_Handler();
 8002c0e:	f000 fa47 	bl	80030a0 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8002c12:	1d3b      	adds	r3, r7, #4
 8002c14:	2203      	movs	r2, #3
 8002c16:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8002c18:	1d3a      	adds	r2, r7, #4
 8002c1a:	4b06      	ldr	r3, [pc, #24]	; (8002c34 <MX_ADC_Init+0xe0>)
 8002c1c:	0011      	movs	r1, r2
 8002c1e:	0018      	movs	r0, r3
 8002c20:	f000 fe0c 	bl	800383c <HAL_ADC_ConfigChannel>
 8002c24:	1e03      	subs	r3, r0, #0
 8002c26:	d001      	beq.n	8002c2c <MX_ADC_Init+0xd8>
  {
    Error_Handler();
 8002c28:	f000 fa3a 	bl	80030a0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 8002c2c:	46c0      	nop			; (mov r8, r8)
 8002c2e:	46bd      	mov	sp, r7
 8002c30:	b004      	add	sp, #16
 8002c32:	bd80      	pop	{r7, pc}
 8002c34:	20000088 	.word	0x20000088
 8002c38:	40012400 	.word	0x40012400

08002c3c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002c3c:	b580      	push	{r7, lr}
 8002c3e:	b08a      	sub	sp, #40	; 0x28
 8002c40:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002c42:	2318      	movs	r3, #24
 8002c44:	18fb      	adds	r3, r7, r3
 8002c46:	0018      	movs	r0, r3
 8002c48:	2310      	movs	r3, #16
 8002c4a:	001a      	movs	r2, r3
 8002c4c:	2100      	movs	r1, #0
 8002c4e:	f003 f897 	bl	8005d80 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002c52:	2310      	movs	r3, #16
 8002c54:	18fb      	adds	r3, r7, r3
 8002c56:	0018      	movs	r0, r3
 8002c58:	2308      	movs	r3, #8
 8002c5a:	001a      	movs	r2, r3
 8002c5c:	2100      	movs	r1, #0
 8002c5e:	f003 f88f 	bl	8005d80 <memset>
  TIM_IC_InitTypeDef sConfigIC = {0};
 8002c62:	003b      	movs	r3, r7
 8002c64:	0018      	movs	r0, r3
 8002c66:	2310      	movs	r3, #16
 8002c68:	001a      	movs	r2, r3
 8002c6a:	2100      	movs	r1, #0
 8002c6c:	f003 f888 	bl	8005d80 <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002c70:	4b35      	ldr	r3, [pc, #212]	; (8002d48 <MX_TIM3_Init+0x10c>)
 8002c72:	4a36      	ldr	r2, [pc, #216]	; (8002d4c <MX_TIM3_Init+0x110>)
 8002c74:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 15;
 8002c76:	4b34      	ldr	r3, [pc, #208]	; (8002d48 <MX_TIM3_Init+0x10c>)
 8002c78:	220f      	movs	r2, #15
 8002c7a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002c7c:	4b32      	ldr	r3, [pc, #200]	; (8002d48 <MX_TIM3_Init+0x10c>)
 8002c7e:	2200      	movs	r2, #0
 8002c80:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 64999;
 8002c82:	4b31      	ldr	r3, [pc, #196]	; (8002d48 <MX_TIM3_Init+0x10c>)
 8002c84:	4a32      	ldr	r2, [pc, #200]	; (8002d50 <MX_TIM3_Init+0x114>)
 8002c86:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002c88:	4b2f      	ldr	r3, [pc, #188]	; (8002d48 <MX_TIM3_Init+0x10c>)
 8002c8a:	2200      	movs	r2, #0
 8002c8c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002c8e:	4b2e      	ldr	r3, [pc, #184]	; (8002d48 <MX_TIM3_Init+0x10c>)
 8002c90:	2200      	movs	r2, #0
 8002c92:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002c94:	4b2c      	ldr	r3, [pc, #176]	; (8002d48 <MX_TIM3_Init+0x10c>)
 8002c96:	0018      	movs	r0, r3
 8002c98:	f002 f8bc 	bl	8004e14 <HAL_TIM_Base_Init>
 8002c9c:	1e03      	subs	r3, r0, #0
 8002c9e:	d001      	beq.n	8002ca4 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8002ca0:	f000 f9fe 	bl	80030a0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002ca4:	2118      	movs	r1, #24
 8002ca6:	187b      	adds	r3, r7, r1
 8002ca8:	2280      	movs	r2, #128	; 0x80
 8002caa:	0152      	lsls	r2, r2, #5
 8002cac:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002cae:	187a      	adds	r2, r7, r1
 8002cb0:	4b25      	ldr	r3, [pc, #148]	; (8002d48 <MX_TIM3_Init+0x10c>)
 8002cb2:	0011      	movs	r1, r2
 8002cb4:	0018      	movs	r0, r3
 8002cb6:	f002 fb45 	bl	8005344 <HAL_TIM_ConfigClockSource>
 8002cba:	1e03      	subs	r3, r0, #0
 8002cbc:	d001      	beq.n	8002cc2 <MX_TIM3_Init+0x86>
  {
    Error_Handler();
 8002cbe:	f000 f9ef 	bl	80030a0 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 8002cc2:	4b21      	ldr	r3, [pc, #132]	; (8002d48 <MX_TIM3_Init+0x10c>)
 8002cc4:	0018      	movs	r0, r3
 8002cc6:	f002 f903 	bl	8004ed0 <HAL_TIM_IC_Init>
 8002cca:	1e03      	subs	r3, r0, #0
 8002ccc:	d001      	beq.n	8002cd2 <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 8002cce:	f000 f9e7 	bl	80030a0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002cd2:	2110      	movs	r1, #16
 8002cd4:	187b      	adds	r3, r7, r1
 8002cd6:	2200      	movs	r2, #0
 8002cd8:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002cda:	187b      	adds	r3, r7, r1
 8002cdc:	2200      	movs	r2, #0
 8002cde:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002ce0:	187a      	adds	r2, r7, r1
 8002ce2:	4b19      	ldr	r3, [pc, #100]	; (8002d48 <MX_TIM3_Init+0x10c>)
 8002ce4:	0011      	movs	r1, r2
 8002ce6:	0018      	movs	r0, r3
 8002ce8:	f002 fef1 	bl	8005ace <HAL_TIMEx_MasterConfigSynchronization>
 8002cec:	1e03      	subs	r3, r0, #0
 8002cee:	d001      	beq.n	8002cf4 <MX_TIM3_Init+0xb8>
  {
    Error_Handler();
 8002cf0:	f000 f9d6 	bl	80030a0 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8002cf4:	003b      	movs	r3, r7
 8002cf6:	2200      	movs	r2, #0
 8002cf8:	601a      	str	r2, [r3, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8002cfa:	003b      	movs	r3, r7
 8002cfc:	2201      	movs	r2, #1
 8002cfe:	605a      	str	r2, [r3, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8002d00:	003b      	movs	r3, r7
 8002d02:	2200      	movs	r2, #0
 8002d04:	609a      	str	r2, [r3, #8]
  sConfigIC.ICFilter = 0;
 8002d06:	003b      	movs	r3, r7
 8002d08:	2200      	movs	r2, #0
 8002d0a:	60da      	str	r2, [r3, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8002d0c:	0039      	movs	r1, r7
 8002d0e:	4b0e      	ldr	r3, [pc, #56]	; (8002d48 <MX_TIM3_Init+0x10c>)
 8002d10:	2200      	movs	r2, #0
 8002d12:	0018      	movs	r0, r3
 8002d14:	f002 fa78 	bl	8005208 <HAL_TIM_IC_ConfigChannel>
 8002d18:	1e03      	subs	r3, r0, #0
 8002d1a:	d001      	beq.n	8002d20 <MX_TIM3_Init+0xe4>
  {
    Error_Handler();
 8002d1c:	f000 f9c0 	bl	80030a0 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 8002d20:	003b      	movs	r3, r7
 8002d22:	2202      	movs	r2, #2
 8002d24:	601a      	str	r2, [r3, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 8002d26:	003b      	movs	r3, r7
 8002d28:	2202      	movs	r2, #2
 8002d2a:	605a      	str	r2, [r3, #4]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8002d2c:	0039      	movs	r1, r7
 8002d2e:	4b06      	ldr	r3, [pc, #24]	; (8002d48 <MX_TIM3_Init+0x10c>)
 8002d30:	2204      	movs	r2, #4
 8002d32:	0018      	movs	r0, r3
 8002d34:	f002 fa68 	bl	8005208 <HAL_TIM_IC_ConfigChannel>
 8002d38:	1e03      	subs	r3, r0, #0
 8002d3a:	d001      	beq.n	8002d40 <MX_TIM3_Init+0x104>
  {
    Error_Handler();
 8002d3c:	f000 f9b0 	bl	80030a0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8002d40:	46c0      	nop			; (mov r8, r8)
 8002d42:	46bd      	mov	sp, r7
 8002d44:	b00a      	add	sp, #40	; 0x28
 8002d46:	bd80      	pop	{r7, pc}
 8002d48:	20000118 	.word	0x20000118
 8002d4c:	40000400 	.word	0x40000400
 8002d50:	0000fde7 	.word	0x0000fde7

08002d54 <MX_TIM15_Init>:
  * @brief TIM15 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM15_Init(void)
{
 8002d54:	b580      	push	{r7, lr}
 8002d56:	b086      	sub	sp, #24
 8002d58:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002d5a:	2308      	movs	r3, #8
 8002d5c:	18fb      	adds	r3, r7, r3
 8002d5e:	0018      	movs	r0, r3
 8002d60:	2310      	movs	r3, #16
 8002d62:	001a      	movs	r2, r3
 8002d64:	2100      	movs	r1, #0
 8002d66:	f003 f80b 	bl	8005d80 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002d6a:	003b      	movs	r3, r7
 8002d6c:	0018      	movs	r0, r3
 8002d6e:	2308      	movs	r3, #8
 8002d70:	001a      	movs	r2, r3
 8002d72:	2100      	movs	r1, #0
 8002d74:	f003 f804 	bl	8005d80 <memset>

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 8002d78:	4b1f      	ldr	r3, [pc, #124]	; (8002df8 <MX_TIM15_Init+0xa4>)
 8002d7a:	4a20      	ldr	r2, [pc, #128]	; (8002dfc <MX_TIM15_Init+0xa8>)
 8002d7c:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 1999;
 8002d7e:	4b1e      	ldr	r3, [pc, #120]	; (8002df8 <MX_TIM15_Init+0xa4>)
 8002d80:	4a1f      	ldr	r2, [pc, #124]	; (8002e00 <MX_TIM15_Init+0xac>)
 8002d82:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002d84:	4b1c      	ldr	r3, [pc, #112]	; (8002df8 <MX_TIM15_Init+0xa4>)
 8002d86:	2200      	movs	r2, #0
 8002d88:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 1;
 8002d8a:	4b1b      	ldr	r3, [pc, #108]	; (8002df8 <MX_TIM15_Init+0xa4>)
 8002d8c:	2201      	movs	r2, #1
 8002d8e:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002d90:	4b19      	ldr	r3, [pc, #100]	; (8002df8 <MX_TIM15_Init+0xa4>)
 8002d92:	2200      	movs	r2, #0
 8002d94:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 8002d96:	4b18      	ldr	r3, [pc, #96]	; (8002df8 <MX_TIM15_Init+0xa4>)
 8002d98:	2200      	movs	r2, #0
 8002d9a:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002d9c:	4b16      	ldr	r3, [pc, #88]	; (8002df8 <MX_TIM15_Init+0xa4>)
 8002d9e:	2200      	movs	r2, #0
 8002da0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 8002da2:	4b15      	ldr	r3, [pc, #84]	; (8002df8 <MX_TIM15_Init+0xa4>)
 8002da4:	0018      	movs	r0, r3
 8002da6:	f002 f835 	bl	8004e14 <HAL_TIM_Base_Init>
 8002daa:	1e03      	subs	r3, r0, #0
 8002dac:	d001      	beq.n	8002db2 <MX_TIM15_Init+0x5e>
  {
    Error_Handler();
 8002dae:	f000 f977 	bl	80030a0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002db2:	2108      	movs	r1, #8
 8002db4:	187b      	adds	r3, r7, r1
 8002db6:	2280      	movs	r2, #128	; 0x80
 8002db8:	0152      	lsls	r2, r2, #5
 8002dba:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 8002dbc:	187a      	adds	r2, r7, r1
 8002dbe:	4b0e      	ldr	r3, [pc, #56]	; (8002df8 <MX_TIM15_Init+0xa4>)
 8002dc0:	0011      	movs	r1, r2
 8002dc2:	0018      	movs	r0, r3
 8002dc4:	f002 fabe 	bl	8005344 <HAL_TIM_ConfigClockSource>
 8002dc8:	1e03      	subs	r3, r0, #0
 8002dca:	d001      	beq.n	8002dd0 <MX_TIM15_Init+0x7c>
  {
    Error_Handler();
 8002dcc:	f000 f968 	bl	80030a0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8002dd0:	003b      	movs	r3, r7
 8002dd2:	2220      	movs	r2, #32
 8002dd4:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002dd6:	003b      	movs	r3, r7
 8002dd8:	2200      	movs	r2, #0
 8002dda:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 8002ddc:	003a      	movs	r2, r7
 8002dde:	4b06      	ldr	r3, [pc, #24]	; (8002df8 <MX_TIM15_Init+0xa4>)
 8002de0:	0011      	movs	r1, r2
 8002de2:	0018      	movs	r0, r3
 8002de4:	f002 fe73 	bl	8005ace <HAL_TIMEx_MasterConfigSynchronization>
 8002de8:	1e03      	subs	r3, r0, #0
 8002dea:	d001      	beq.n	8002df0 <MX_TIM15_Init+0x9c>
  {
    Error_Handler();
 8002dec:	f000 f958 	bl	80030a0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */

}
 8002df0:	46c0      	nop			; (mov r8, r8)
 8002df2:	46bd      	mov	sp, r7
 8002df4:	b006      	add	sp, #24
 8002df6:	bd80      	pop	{r7, pc}
 8002df8:	20000158 	.word	0x20000158
 8002dfc:	40014000 	.word	0x40014000
 8002e00:	000007cf 	.word	0x000007cf

08002e04 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002e04:	b580      	push	{r7, lr}
 8002e06:	b082      	sub	sp, #8
 8002e08:	af00      	add	r7, sp, #0
  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002e0a:	4b0c      	ldr	r3, [pc, #48]	; (8002e3c <MX_DMA_Init+0x38>)
 8002e0c:	695a      	ldr	r2, [r3, #20]
 8002e0e:	4b0b      	ldr	r3, [pc, #44]	; (8002e3c <MX_DMA_Init+0x38>)
 8002e10:	2101      	movs	r1, #1
 8002e12:	430a      	orrs	r2, r1
 8002e14:	615a      	str	r2, [r3, #20]
 8002e16:	4b09      	ldr	r3, [pc, #36]	; (8002e3c <MX_DMA_Init+0x38>)
 8002e18:	695b      	ldr	r3, [r3, #20]
 8002e1a:	2201      	movs	r2, #1
 8002e1c:	4013      	ands	r3, r2
 8002e1e:	607b      	str	r3, [r7, #4]
 8002e20:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8002e22:	2200      	movs	r2, #0
 8002e24:	2100      	movs	r1, #0
 8002e26:	2009      	movs	r0, #9
 8002e28:	f001 f840 	bl	8003eac <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8002e2c:	2009      	movs	r0, #9
 8002e2e:	f001 f852 	bl	8003ed6 <HAL_NVIC_EnableIRQ>

}
 8002e32:	46c0      	nop			; (mov r8, r8)
 8002e34:	46bd      	mov	sp, r7
 8002e36:	b002      	add	sp, #8
 8002e38:	bd80      	pop	{r7, pc}
 8002e3a:	46c0      	nop			; (mov r8, r8)
 8002e3c:	40021000 	.word	0x40021000

08002e40 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002e40:	b590      	push	{r4, r7, lr}
 8002e42:	b089      	sub	sp, #36	; 0x24
 8002e44:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e46:	240c      	movs	r4, #12
 8002e48:	193b      	adds	r3, r7, r4
 8002e4a:	0018      	movs	r0, r3
 8002e4c:	2314      	movs	r3, #20
 8002e4e:	001a      	movs	r2, r3
 8002e50:	2100      	movs	r1, #0
 8002e52:	f002 ff95 	bl	8005d80 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002e56:	4b31      	ldr	r3, [pc, #196]	; (8002f1c <MX_GPIO_Init+0xdc>)
 8002e58:	695a      	ldr	r2, [r3, #20]
 8002e5a:	4b30      	ldr	r3, [pc, #192]	; (8002f1c <MX_GPIO_Init+0xdc>)
 8002e5c:	2180      	movs	r1, #128	; 0x80
 8002e5e:	03c9      	lsls	r1, r1, #15
 8002e60:	430a      	orrs	r2, r1
 8002e62:	615a      	str	r2, [r3, #20]
 8002e64:	4b2d      	ldr	r3, [pc, #180]	; (8002f1c <MX_GPIO_Init+0xdc>)
 8002e66:	695a      	ldr	r2, [r3, #20]
 8002e68:	2380      	movs	r3, #128	; 0x80
 8002e6a:	03db      	lsls	r3, r3, #15
 8002e6c:	4013      	ands	r3, r2
 8002e6e:	60bb      	str	r3, [r7, #8]
 8002e70:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e72:	4b2a      	ldr	r3, [pc, #168]	; (8002f1c <MX_GPIO_Init+0xdc>)
 8002e74:	695a      	ldr	r2, [r3, #20]
 8002e76:	4b29      	ldr	r3, [pc, #164]	; (8002f1c <MX_GPIO_Init+0xdc>)
 8002e78:	2180      	movs	r1, #128	; 0x80
 8002e7a:	0289      	lsls	r1, r1, #10
 8002e7c:	430a      	orrs	r2, r1
 8002e7e:	615a      	str	r2, [r3, #20]
 8002e80:	4b26      	ldr	r3, [pc, #152]	; (8002f1c <MX_GPIO_Init+0xdc>)
 8002e82:	695a      	ldr	r2, [r3, #20]
 8002e84:	2380      	movs	r3, #128	; 0x80
 8002e86:	029b      	lsls	r3, r3, #10
 8002e88:	4013      	ands	r3, r2
 8002e8a:	607b      	str	r3, [r7, #4]
 8002e8c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002e8e:	4b23      	ldr	r3, [pc, #140]	; (8002f1c <MX_GPIO_Init+0xdc>)
 8002e90:	695a      	ldr	r2, [r3, #20]
 8002e92:	4b22      	ldr	r3, [pc, #136]	; (8002f1c <MX_GPIO_Init+0xdc>)
 8002e94:	2180      	movs	r1, #128	; 0x80
 8002e96:	0309      	lsls	r1, r1, #12
 8002e98:	430a      	orrs	r2, r1
 8002e9a:	615a      	str	r2, [r3, #20]
 8002e9c:	4b1f      	ldr	r3, [pc, #124]	; (8002f1c <MX_GPIO_Init+0xdc>)
 8002e9e:	695a      	ldr	r2, [r3, #20]
 8002ea0:	2380      	movs	r3, #128	; 0x80
 8002ea2:	031b      	lsls	r3, r3, #12
 8002ea4:	4013      	ands	r3, r2
 8002ea6:	603b      	str	r3, [r7, #0]
 8002ea8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_RESET);
 8002eaa:	2390      	movs	r3, #144	; 0x90
 8002eac:	05db      	lsls	r3, r3, #23
 8002eae:	2200      	movs	r2, #0
 8002eb0:	2101      	movs	r1, #1
 8002eb2:	0018      	movs	r0, r3
 8002eb4:	f001 fb44 	bl	8004540 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LD4_Pin|LD3_Pin, GPIO_PIN_RESET);
 8002eb8:	23c0      	movs	r3, #192	; 0xc0
 8002eba:	009b      	lsls	r3, r3, #2
 8002ebc:	4818      	ldr	r0, [pc, #96]	; (8002f20 <MX_GPIO_Init+0xe0>)
 8002ebe:	2200      	movs	r2, #0
 8002ec0:	0019      	movs	r1, r3
 8002ec2:	f001 fb3d 	bl	8004540 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002ec6:	193b      	adds	r3, r7, r4
 8002ec8:	2201      	movs	r2, #1
 8002eca:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002ecc:	193b      	adds	r3, r7, r4
 8002ece:	2201      	movs	r2, #1
 8002ed0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ed2:	193b      	adds	r3, r7, r4
 8002ed4:	2200      	movs	r2, #0
 8002ed6:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002ed8:	193b      	adds	r3, r7, r4
 8002eda:	2203      	movs	r2, #3
 8002edc:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ede:	193a      	adds	r2, r7, r4
 8002ee0:	2390      	movs	r3, #144	; 0x90
 8002ee2:	05db      	lsls	r3, r3, #23
 8002ee4:	0011      	movs	r1, r2
 8002ee6:	0018      	movs	r0, r3
 8002ee8:	f001 f9b6 	bl	8004258 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin;
 8002eec:	0021      	movs	r1, r4
 8002eee:	187b      	adds	r3, r7, r1
 8002ef0:	22c0      	movs	r2, #192	; 0xc0
 8002ef2:	0092      	lsls	r2, r2, #2
 8002ef4:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002ef6:	187b      	adds	r3, r7, r1
 8002ef8:	2201      	movs	r2, #1
 8002efa:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002efc:	187b      	adds	r3, r7, r1
 8002efe:	2200      	movs	r2, #0
 8002f00:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f02:	187b      	adds	r3, r7, r1
 8002f04:	2200      	movs	r2, #0
 8002f06:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002f08:	187b      	adds	r3, r7, r1
 8002f0a:	4a05      	ldr	r2, [pc, #20]	; (8002f20 <MX_GPIO_Init+0xe0>)
 8002f0c:	0019      	movs	r1, r3
 8002f0e:	0010      	movs	r0, r2
 8002f10:	f001 f9a2 	bl	8004258 <HAL_GPIO_Init>

}
 8002f14:	46c0      	nop			; (mov r8, r8)
 8002f16:	46bd      	mov	sp, r7
 8002f18:	b009      	add	sp, #36	; 0x24
 8002f1a:	bd90      	pop	{r4, r7, pc}
 8002f1c:	40021000 	.word	0x40021000
 8002f20:	48000800 	.word	0x48000800

08002f24 <HAL_ADC_ConvCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002f24:	b580      	push	{r7, lr}
 8002f26:	b082      	sub	sp, #8
 8002f28:	af00      	add	r7, sp, #0
 8002f2a:	6078      	str	r0, [r7, #4]
  u_mom_2[0] = (adc_val[0] - 2017) * (adc_val[0] - 2017);
 8002f2c:	4b34      	ldr	r3, [pc, #208]	; (8003000 <HAL_ADC_ConvCpltCallback+0xdc>)
 8002f2e:	881b      	ldrh	r3, [r3, #0]
 8002f30:	4a34      	ldr	r2, [pc, #208]	; (8003004 <HAL_ADC_ConvCpltCallback+0xe0>)
 8002f32:	4694      	mov	ip, r2
 8002f34:	4463      	add	r3, ip
 8002f36:	4a32      	ldr	r2, [pc, #200]	; (8003000 <HAL_ADC_ConvCpltCallback+0xdc>)
 8002f38:	8812      	ldrh	r2, [r2, #0]
 8002f3a:	4932      	ldr	r1, [pc, #200]	; (8003004 <HAL_ADC_ConvCpltCallback+0xe0>)
 8002f3c:	468c      	mov	ip, r1
 8002f3e:	4462      	add	r2, ip
 8002f40:	4353      	muls	r3, r2
 8002f42:	001a      	movs	r2, r3
 8002f44:	4b30      	ldr	r3, [pc, #192]	; (8003008 <HAL_ADC_ConvCpltCallback+0xe4>)
 8002f46:	601a      	str	r2, [r3, #0]
  u_mom_2[1] = (adc_val[1] - 2017) * (adc_val[1] - 2017);
 8002f48:	4b2d      	ldr	r3, [pc, #180]	; (8003000 <HAL_ADC_ConvCpltCallback+0xdc>)
 8002f4a:	885b      	ldrh	r3, [r3, #2]
 8002f4c:	4a2d      	ldr	r2, [pc, #180]	; (8003004 <HAL_ADC_ConvCpltCallback+0xe0>)
 8002f4e:	4694      	mov	ip, r2
 8002f50:	4463      	add	r3, ip
 8002f52:	4a2b      	ldr	r2, [pc, #172]	; (8003000 <HAL_ADC_ConvCpltCallback+0xdc>)
 8002f54:	8852      	ldrh	r2, [r2, #2]
 8002f56:	492b      	ldr	r1, [pc, #172]	; (8003004 <HAL_ADC_ConvCpltCallback+0xe0>)
 8002f58:	468c      	mov	ip, r1
 8002f5a:	4462      	add	r2, ip
 8002f5c:	4353      	muls	r3, r2
 8002f5e:	001a      	movs	r2, r3
 8002f60:	4b29      	ldr	r3, [pc, #164]	; (8003008 <HAL_ADC_ConvCpltCallback+0xe4>)
 8002f62:	605a      	str	r2, [r3, #4]
  u_mom_2[2] = (adc_val[2] - 2017) * (adc_val[2] - 2017);
 8002f64:	4b26      	ldr	r3, [pc, #152]	; (8003000 <HAL_ADC_ConvCpltCallback+0xdc>)
 8002f66:	889b      	ldrh	r3, [r3, #4]
 8002f68:	4a26      	ldr	r2, [pc, #152]	; (8003004 <HAL_ADC_ConvCpltCallback+0xe0>)
 8002f6a:	4694      	mov	ip, r2
 8002f6c:	4463      	add	r3, ip
 8002f6e:	4a24      	ldr	r2, [pc, #144]	; (8003000 <HAL_ADC_ConvCpltCallback+0xdc>)
 8002f70:	8892      	ldrh	r2, [r2, #4]
 8002f72:	4924      	ldr	r1, [pc, #144]	; (8003004 <HAL_ADC_ConvCpltCallback+0xe0>)
 8002f74:	468c      	mov	ip, r1
 8002f76:	4462      	add	r2, ip
 8002f78:	4353      	muls	r3, r2
 8002f7a:	001a      	movs	r2, r3
 8002f7c:	4b22      	ldr	r3, [pc, #136]	; (8003008 <HAL_ADC_ConvCpltCallback+0xe4>)
 8002f7e:	609a      	str	r2, [r3, #8]

  u_mom_diff_2[0] = (adc_val[0] - adc_val[1]) * (adc_val[0] - adc_val[1]);
 8002f80:	4b1f      	ldr	r3, [pc, #124]	; (8003000 <HAL_ADC_ConvCpltCallback+0xdc>)
 8002f82:	881b      	ldrh	r3, [r3, #0]
 8002f84:	001a      	movs	r2, r3
 8002f86:	4b1e      	ldr	r3, [pc, #120]	; (8003000 <HAL_ADC_ConvCpltCallback+0xdc>)
 8002f88:	885b      	ldrh	r3, [r3, #2]
 8002f8a:	1ad3      	subs	r3, r2, r3
 8002f8c:	4a1c      	ldr	r2, [pc, #112]	; (8003000 <HAL_ADC_ConvCpltCallback+0xdc>)
 8002f8e:	8812      	ldrh	r2, [r2, #0]
 8002f90:	0011      	movs	r1, r2
 8002f92:	4a1b      	ldr	r2, [pc, #108]	; (8003000 <HAL_ADC_ConvCpltCallback+0xdc>)
 8002f94:	8852      	ldrh	r2, [r2, #2]
 8002f96:	1a8a      	subs	r2, r1, r2
 8002f98:	435a      	muls	r2, r3
 8002f9a:	4b1c      	ldr	r3, [pc, #112]	; (800300c <HAL_ADC_ConvCpltCallback+0xe8>)
 8002f9c:	601a      	str	r2, [r3, #0]
  u_mom_diff_2[1] = (adc_val[1] - adc_val[2]) * (adc_val[1] - adc_val[2]);
 8002f9e:	4b18      	ldr	r3, [pc, #96]	; (8003000 <HAL_ADC_ConvCpltCallback+0xdc>)
 8002fa0:	885b      	ldrh	r3, [r3, #2]
 8002fa2:	001a      	movs	r2, r3
 8002fa4:	4b16      	ldr	r3, [pc, #88]	; (8003000 <HAL_ADC_ConvCpltCallback+0xdc>)
 8002fa6:	889b      	ldrh	r3, [r3, #4]
 8002fa8:	1ad3      	subs	r3, r2, r3
 8002faa:	4a15      	ldr	r2, [pc, #84]	; (8003000 <HAL_ADC_ConvCpltCallback+0xdc>)
 8002fac:	8852      	ldrh	r2, [r2, #2]
 8002fae:	0011      	movs	r1, r2
 8002fb0:	4a13      	ldr	r2, [pc, #76]	; (8003000 <HAL_ADC_ConvCpltCallback+0xdc>)
 8002fb2:	8892      	ldrh	r2, [r2, #4]
 8002fb4:	1a8a      	subs	r2, r1, r2
 8002fb6:	435a      	muls	r2, r3
 8002fb8:	4b14      	ldr	r3, [pc, #80]	; (800300c <HAL_ADC_ConvCpltCallback+0xe8>)
 8002fba:	605a      	str	r2, [r3, #4]
  u_mom_diff_2[2] = (adc_val[2] - adc_val[0]) * (adc_val[2] - adc_val[0]);
 8002fbc:	4b10      	ldr	r3, [pc, #64]	; (8003000 <HAL_ADC_ConvCpltCallback+0xdc>)
 8002fbe:	889b      	ldrh	r3, [r3, #4]
 8002fc0:	001a      	movs	r2, r3
 8002fc2:	4b0f      	ldr	r3, [pc, #60]	; (8003000 <HAL_ADC_ConvCpltCallback+0xdc>)
 8002fc4:	881b      	ldrh	r3, [r3, #0]
 8002fc6:	1ad3      	subs	r3, r2, r3
 8002fc8:	4a0d      	ldr	r2, [pc, #52]	; (8003000 <HAL_ADC_ConvCpltCallback+0xdc>)
 8002fca:	8892      	ldrh	r2, [r2, #4]
 8002fcc:	0011      	movs	r1, r2
 8002fce:	4a0c      	ldr	r2, [pc, #48]	; (8003000 <HAL_ADC_ConvCpltCallback+0xdc>)
 8002fd0:	8812      	ldrh	r2, [r2, #0]
 8002fd2:	1a8a      	subs	r2, r1, r2
 8002fd4:	435a      	muls	r2, r3
 8002fd6:	4b0d      	ldr	r3, [pc, #52]	; (800300c <HAL_ADC_ConvCpltCallback+0xe8>)
 8002fd8:	609a      	str	r2, [r3, #8]

  adc_processing (0);
 8002fda:	2000      	movs	r0, #0
 8002fdc:	f7ff faee 	bl	80025bc <adc_processing>
  adc_processing (1);
 8002fe0:	2001      	movs	r0, #1
 8002fe2:	f7ff faeb 	bl	80025bc <adc_processing>
  adc_processing (2);
 8002fe6:	2002      	movs	r0, #2
 8002fe8:	f7ff fae8 	bl	80025bc <adc_processing>

  HAL_ADC_Start_DMA(hadc, (uint32_t *)adc_val, 3);
 8002fec:	4904      	ldr	r1, [pc, #16]	; (8003000 <HAL_ADC_ConvCpltCallback+0xdc>)
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	2203      	movs	r2, #3
 8002ff2:	0018      	movs	r0, r3
 8002ff4:	f000 fb90 	bl	8003718 <HAL_ADC_Start_DMA>
}
 8002ff8:	46c0      	nop			; (mov r8, r8)
 8002ffa:	46bd      	mov	sp, r7
 8002ffc:	b002      	add	sp, #8
 8002ffe:	bd80      	pop	{r7, pc}
 8003000:	20000198 	.word	0x20000198
 8003004:	fffff81f 	.word	0xfffff81f
 8003008:	200001ac 	.word	0x200001ac
 800300c:	200001e8 	.word	0x200001e8

08003010 <HAL_TIM_IC_CaptureCallback>:

void HAL_TIM_IC_CaptureCallback (TIM_HandleTypeDef *htim)
{
 8003010:	b580      	push	{r7, lr}
 8003012:	b082      	sub	sp, #8
 8003014:	af00      	add	r7, sp, #0
 8003016:	6078      	str	r0, [r7, #4]
  if (htim->Instance == TIM3)
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	4a1a      	ldr	r2, [pc, #104]	; (8003088 <HAL_TIM_IC_CaptureCallback+0x78>)
 800301e:	4293      	cmp	r3, r2
 8003020:	d12d      	bne.n	800307e <HAL_TIM_IC_CaptureCallback+0x6e>
    {
      if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1)
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	7f1b      	ldrb	r3, [r3, #28]
 8003026:	2b01      	cmp	r3, #1
 8003028:	d129      	bne.n	800307e <HAL_TIM_IC_CaptureCallback+0x6e>
	{
	  TIM3->CNT = 0;
 800302a:	4b17      	ldr	r3, [pc, #92]	; (8003088 <HAL_TIM_IC_CaptureCallback+0x78>)
 800302c:	2200      	movs	r2, #0
 800302e:	625a      	str	r2, [r3, #36]	; 0x24

	  period = HAL_TIM_ReadCapturedValue (&htim3, TIM_CHANNEL_1);
 8003030:	4b16      	ldr	r3, [pc, #88]	; (800308c <HAL_TIM_IC_CaptureCallback+0x7c>)
 8003032:	2100      	movs	r1, #0
 8003034:	0018      	movs	r0, r3
 8003036:	f002 fa73 	bl	8005520 <HAL_TIM_ReadCapturedValue>
 800303a:	0003      	movs	r3, r0
 800303c:	001a      	movs	r2, r3
 800303e:	4b14      	ldr	r3, [pc, #80]	; (8003090 <HAL_TIM_IC_CaptureCallback+0x80>)
 8003040:	601a      	str	r2, [r3, #0]
	  pulse_width = HAL_TIM_ReadCapturedValue (&htim3, TIM_CHANNEL_2);
 8003042:	4b12      	ldr	r3, [pc, #72]	; (800308c <HAL_TIM_IC_CaptureCallback+0x7c>)
 8003044:	2104      	movs	r1, #4
 8003046:	0018      	movs	r0, r3
 8003048:	f002 fa6a 	bl	8005520 <HAL_TIM_ReadCapturedValue>
 800304c:	0003      	movs	r3, r0
 800304e:	001a      	movs	r2, r3
 8003050:	4b10      	ldr	r3, [pc, #64]	; (8003094 <HAL_TIM_IC_CaptureCallback+0x84>)
 8003052:	601a      	str	r2, [r3, #0]
	  fr = 1000000.0/(float)(period/2);
 8003054:	4b0e      	ldr	r3, [pc, #56]	; (8003090 <HAL_TIM_IC_CaptureCallback+0x80>)
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	2b00      	cmp	r3, #0
 800305a:	da00      	bge.n	800305e <HAL_TIM_IC_CaptureCallback+0x4e>
 800305c:	3301      	adds	r3, #1
 800305e:	105b      	asrs	r3, r3, #1
 8003060:	0018      	movs	r0, r3
 8003062:	f7fd fc07 	bl	8000874 <__aeabi_i2f>
 8003066:	1c03      	adds	r3, r0, #0
 8003068:	1c19      	adds	r1, r3, #0
 800306a:	480b      	ldr	r0, [pc, #44]	; (8003098 <HAL_TIM_IC_CaptureCallback+0x88>)
 800306c:	f7fd fa3a 	bl	80004e4 <__aeabi_fdiv>
 8003070:	1c03      	adds	r3, r0, #0
 8003072:	1c1a      	adds	r2, r3, #0
 8003074:	4b09      	ldr	r3, [pc, #36]	; (800309c <HAL_TIM_IC_CaptureCallback+0x8c>)
 8003076:	601a      	str	r2, [r3, #0]
	  freq_filtering_1 (0);
 8003078:	2000      	movs	r0, #0
 800307a:	f7ff fc63 	bl	8002944 <freq_filtering_1>
	}
    }
}
 800307e:	46c0      	nop			; (mov r8, r8)
 8003080:	46bd      	mov	sp, r7
 8003082:	b002      	add	sp, #8
 8003084:	bd80      	pop	{r7, pc}
 8003086:	46c0      	nop			; (mov r8, r8)
 8003088:	40000400 	.word	0x40000400
 800308c:	20000118 	.word	0x20000118
 8003090:	2000027c 	.word	0x2000027c
 8003094:	20000280 	.word	0x20000280
 8003098:	49742400 	.word	0x49742400
 800309c:	20000284 	.word	0x20000284

080030a0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80030a0:	b580      	push	{r7, lr}
 80030a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80030a4:	46c0      	nop			; (mov r8, r8)
 80030a6:	46bd      	mov	sp, r7
 80030a8:	bd80      	pop	{r7, pc}
	...

080030ac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80030ac:	b580      	push	{r7, lr}
 80030ae:	b082      	sub	sp, #8
 80030b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80030b2:	4b0f      	ldr	r3, [pc, #60]	; (80030f0 <HAL_MspInit+0x44>)
 80030b4:	699a      	ldr	r2, [r3, #24]
 80030b6:	4b0e      	ldr	r3, [pc, #56]	; (80030f0 <HAL_MspInit+0x44>)
 80030b8:	2101      	movs	r1, #1
 80030ba:	430a      	orrs	r2, r1
 80030bc:	619a      	str	r2, [r3, #24]
 80030be:	4b0c      	ldr	r3, [pc, #48]	; (80030f0 <HAL_MspInit+0x44>)
 80030c0:	699b      	ldr	r3, [r3, #24]
 80030c2:	2201      	movs	r2, #1
 80030c4:	4013      	ands	r3, r2
 80030c6:	607b      	str	r3, [r7, #4]
 80030c8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80030ca:	4b09      	ldr	r3, [pc, #36]	; (80030f0 <HAL_MspInit+0x44>)
 80030cc:	69da      	ldr	r2, [r3, #28]
 80030ce:	4b08      	ldr	r3, [pc, #32]	; (80030f0 <HAL_MspInit+0x44>)
 80030d0:	2180      	movs	r1, #128	; 0x80
 80030d2:	0549      	lsls	r1, r1, #21
 80030d4:	430a      	orrs	r2, r1
 80030d6:	61da      	str	r2, [r3, #28]
 80030d8:	4b05      	ldr	r3, [pc, #20]	; (80030f0 <HAL_MspInit+0x44>)
 80030da:	69da      	ldr	r2, [r3, #28]
 80030dc:	2380      	movs	r3, #128	; 0x80
 80030de:	055b      	lsls	r3, r3, #21
 80030e0:	4013      	ands	r3, r2
 80030e2:	603b      	str	r3, [r7, #0]
 80030e4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80030e6:	46c0      	nop			; (mov r8, r8)
 80030e8:	46bd      	mov	sp, r7
 80030ea:	b002      	add	sp, #8
 80030ec:	bd80      	pop	{r7, pc}
 80030ee:	46c0      	nop			; (mov r8, r8)
 80030f0:	40021000 	.word	0x40021000

080030f4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80030f4:	b590      	push	{r4, r7, lr}
 80030f6:	b08b      	sub	sp, #44	; 0x2c
 80030f8:	af00      	add	r7, sp, #0
 80030fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80030fc:	2414      	movs	r4, #20
 80030fe:	193b      	adds	r3, r7, r4
 8003100:	0018      	movs	r0, r3
 8003102:	2314      	movs	r3, #20
 8003104:	001a      	movs	r2, r3
 8003106:	2100      	movs	r1, #0
 8003108:	f002 fe3a 	bl	8005d80 <memset>
  if(hadc->Instance==ADC1)
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	4a2d      	ldr	r2, [pc, #180]	; (80031c8 <HAL_ADC_MspInit+0xd4>)
 8003112:	4293      	cmp	r3, r2
 8003114:	d153      	bne.n	80031be <HAL_ADC_MspInit+0xca>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8003116:	4b2d      	ldr	r3, [pc, #180]	; (80031cc <HAL_ADC_MspInit+0xd8>)
 8003118:	699a      	ldr	r2, [r3, #24]
 800311a:	4b2c      	ldr	r3, [pc, #176]	; (80031cc <HAL_ADC_MspInit+0xd8>)
 800311c:	2180      	movs	r1, #128	; 0x80
 800311e:	0089      	lsls	r1, r1, #2
 8003120:	430a      	orrs	r2, r1
 8003122:	619a      	str	r2, [r3, #24]
 8003124:	4b29      	ldr	r3, [pc, #164]	; (80031cc <HAL_ADC_MspInit+0xd8>)
 8003126:	699a      	ldr	r2, [r3, #24]
 8003128:	2380      	movs	r3, #128	; 0x80
 800312a:	009b      	lsls	r3, r3, #2
 800312c:	4013      	ands	r3, r2
 800312e:	613b      	str	r3, [r7, #16]
 8003130:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003132:	4b26      	ldr	r3, [pc, #152]	; (80031cc <HAL_ADC_MspInit+0xd8>)
 8003134:	695a      	ldr	r2, [r3, #20]
 8003136:	4b25      	ldr	r3, [pc, #148]	; (80031cc <HAL_ADC_MspInit+0xd8>)
 8003138:	2180      	movs	r1, #128	; 0x80
 800313a:	0289      	lsls	r1, r1, #10
 800313c:	430a      	orrs	r2, r1
 800313e:	615a      	str	r2, [r3, #20]
 8003140:	4b22      	ldr	r3, [pc, #136]	; (80031cc <HAL_ADC_MspInit+0xd8>)
 8003142:	695a      	ldr	r2, [r3, #20]
 8003144:	2380      	movs	r3, #128	; 0x80
 8003146:	029b      	lsls	r3, r3, #10
 8003148:	4013      	ands	r3, r2
 800314a:	60fb      	str	r3, [r7, #12]
 800314c:	68fb      	ldr	r3, [r7, #12]
    /**ADC GPIO Configuration
    PA1     ------> ADC_IN1
    PA2     ------> ADC_IN2
    PA3     ------> ADC_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 800314e:	193b      	adds	r3, r7, r4
 8003150:	220e      	movs	r2, #14
 8003152:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003154:	193b      	adds	r3, r7, r4
 8003156:	2203      	movs	r2, #3
 8003158:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800315a:	193b      	adds	r3, r7, r4
 800315c:	2200      	movs	r2, #0
 800315e:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003160:	193a      	adds	r2, r7, r4
 8003162:	2390      	movs	r3, #144	; 0x90
 8003164:	05db      	lsls	r3, r3, #23
 8003166:	0011      	movs	r1, r2
 8003168:	0018      	movs	r0, r3
 800316a:	f001 f875 	bl	8004258 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC Init */
    hdma_adc.Instance = DMA1_Channel1;
 800316e:	4b18      	ldr	r3, [pc, #96]	; (80031d0 <HAL_ADC_MspInit+0xdc>)
 8003170:	4a18      	ldr	r2, [pc, #96]	; (80031d4 <HAL_ADC_MspInit+0xe0>)
 8003172:	601a      	str	r2, [r3, #0]
    hdma_adc.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003174:	4b16      	ldr	r3, [pc, #88]	; (80031d0 <HAL_ADC_MspInit+0xdc>)
 8003176:	2200      	movs	r2, #0
 8003178:	605a      	str	r2, [r3, #4]
    hdma_adc.Init.PeriphInc = DMA_PINC_DISABLE;
 800317a:	4b15      	ldr	r3, [pc, #84]	; (80031d0 <HAL_ADC_MspInit+0xdc>)
 800317c:	2200      	movs	r2, #0
 800317e:	609a      	str	r2, [r3, #8]
    hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
 8003180:	4b13      	ldr	r3, [pc, #76]	; (80031d0 <HAL_ADC_MspInit+0xdc>)
 8003182:	2280      	movs	r2, #128	; 0x80
 8003184:	60da      	str	r2, [r3, #12]
    hdma_adc.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8003186:	4b12      	ldr	r3, [pc, #72]	; (80031d0 <HAL_ADC_MspInit+0xdc>)
 8003188:	2280      	movs	r2, #128	; 0x80
 800318a:	0052      	lsls	r2, r2, #1
 800318c:	611a      	str	r2, [r3, #16]
    hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800318e:	4b10      	ldr	r3, [pc, #64]	; (80031d0 <HAL_ADC_MspInit+0xdc>)
 8003190:	2280      	movs	r2, #128	; 0x80
 8003192:	00d2      	lsls	r2, r2, #3
 8003194:	615a      	str	r2, [r3, #20]
    hdma_adc.Init.Mode = DMA_CIRCULAR;
 8003196:	4b0e      	ldr	r3, [pc, #56]	; (80031d0 <HAL_ADC_MspInit+0xdc>)
 8003198:	2220      	movs	r2, #32
 800319a:	619a      	str	r2, [r3, #24]
    hdma_adc.Init.Priority = DMA_PRIORITY_LOW;
 800319c:	4b0c      	ldr	r3, [pc, #48]	; (80031d0 <HAL_ADC_MspInit+0xdc>)
 800319e:	2200      	movs	r2, #0
 80031a0:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc) != HAL_OK)
 80031a2:	4b0b      	ldr	r3, [pc, #44]	; (80031d0 <HAL_ADC_MspInit+0xdc>)
 80031a4:	0018      	movs	r0, r3
 80031a6:	f000 feb3 	bl	8003f10 <HAL_DMA_Init>
 80031aa:	1e03      	subs	r3, r0, #0
 80031ac:	d001      	beq.n	80031b2 <HAL_ADC_MspInit+0xbe>
    {
      Error_Handler();
 80031ae:	f7ff ff77 	bl	80030a0 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc);
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	4a06      	ldr	r2, [pc, #24]	; (80031d0 <HAL_ADC_MspInit+0xdc>)
 80031b6:	63da      	str	r2, [r3, #60]	; 0x3c
 80031b8:	4b05      	ldr	r3, [pc, #20]	; (80031d0 <HAL_ADC_MspInit+0xdc>)
 80031ba:	687a      	ldr	r2, [r7, #4]
 80031bc:	625a      	str	r2, [r3, #36]	; 0x24
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80031be:	46c0      	nop			; (mov r8, r8)
 80031c0:	46bd      	mov	sp, r7
 80031c2:	b00b      	add	sp, #44	; 0x2c
 80031c4:	bd90      	pop	{r4, r7, pc}
 80031c6:	46c0      	nop			; (mov r8, r8)
 80031c8:	40012400 	.word	0x40012400
 80031cc:	40021000 	.word	0x40021000
 80031d0:	200000d4 	.word	0x200000d4
 80031d4:	40020008 	.word	0x40020008

080031d8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80031d8:	b590      	push	{r4, r7, lr}
 80031da:	b08b      	sub	sp, #44	; 0x2c
 80031dc:	af00      	add	r7, sp, #0
 80031de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80031e0:	2414      	movs	r4, #20
 80031e2:	193b      	adds	r3, r7, r4
 80031e4:	0018      	movs	r0, r3
 80031e6:	2314      	movs	r3, #20
 80031e8:	001a      	movs	r2, r3
 80031ea:	2100      	movs	r1, #0
 80031ec:	f002 fdc8 	bl	8005d80 <memset>
  if(htim_base->Instance==TIM3)
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	4a2d      	ldr	r2, [pc, #180]	; (80032ac <HAL_TIM_Base_MspInit+0xd4>)
 80031f6:	4293      	cmp	r3, r2
 80031f8:	d139      	bne.n	800326e <HAL_TIM_Base_MspInit+0x96>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80031fa:	4b2d      	ldr	r3, [pc, #180]	; (80032b0 <HAL_TIM_Base_MspInit+0xd8>)
 80031fc:	69da      	ldr	r2, [r3, #28]
 80031fe:	4b2c      	ldr	r3, [pc, #176]	; (80032b0 <HAL_TIM_Base_MspInit+0xd8>)
 8003200:	2102      	movs	r1, #2
 8003202:	430a      	orrs	r2, r1
 8003204:	61da      	str	r2, [r3, #28]
 8003206:	4b2a      	ldr	r3, [pc, #168]	; (80032b0 <HAL_TIM_Base_MspInit+0xd8>)
 8003208:	69db      	ldr	r3, [r3, #28]
 800320a:	2202      	movs	r2, #2
 800320c:	4013      	ands	r3, r2
 800320e:	613b      	str	r3, [r7, #16]
 8003210:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003212:	4b27      	ldr	r3, [pc, #156]	; (80032b0 <HAL_TIM_Base_MspInit+0xd8>)
 8003214:	695a      	ldr	r2, [r3, #20]
 8003216:	4b26      	ldr	r3, [pc, #152]	; (80032b0 <HAL_TIM_Base_MspInit+0xd8>)
 8003218:	2180      	movs	r1, #128	; 0x80
 800321a:	0289      	lsls	r1, r1, #10
 800321c:	430a      	orrs	r2, r1
 800321e:	615a      	str	r2, [r3, #20]
 8003220:	4b23      	ldr	r3, [pc, #140]	; (80032b0 <HAL_TIM_Base_MspInit+0xd8>)
 8003222:	695a      	ldr	r2, [r3, #20]
 8003224:	2380      	movs	r3, #128	; 0x80
 8003226:	029b      	lsls	r3, r3, #10
 8003228:	4013      	ands	r3, r2
 800322a:	60fb      	str	r3, [r7, #12]
 800322c:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800322e:	0021      	movs	r1, r4
 8003230:	187b      	adds	r3, r7, r1
 8003232:	2240      	movs	r2, #64	; 0x40
 8003234:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003236:	187b      	adds	r3, r7, r1
 8003238:	2202      	movs	r2, #2
 800323a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800323c:	187b      	adds	r3, r7, r1
 800323e:	2200      	movs	r2, #0
 8003240:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003242:	187b      	adds	r3, r7, r1
 8003244:	2200      	movs	r2, #0
 8003246:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 8003248:	187b      	adds	r3, r7, r1
 800324a:	2201      	movs	r2, #1
 800324c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800324e:	187a      	adds	r2, r7, r1
 8003250:	2390      	movs	r3, #144	; 0x90
 8003252:	05db      	lsls	r3, r3, #23
 8003254:	0011      	movs	r1, r2
 8003256:	0018      	movs	r0, r3
 8003258:	f000 fffe 	bl	8004258 <HAL_GPIO_Init>

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800325c:	2200      	movs	r2, #0
 800325e:	2100      	movs	r1, #0
 8003260:	2010      	movs	r0, #16
 8003262:	f000 fe23 	bl	8003eac <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8003266:	2010      	movs	r0, #16
 8003268:	f000 fe35 	bl	8003ed6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM15_MspInit 1 */

  /* USER CODE END TIM15_MspInit 1 */
  }

}
 800326c:	e01a      	b.n	80032a4 <HAL_TIM_Base_MspInit+0xcc>
  else if(htim_base->Instance==TIM15)
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	4a10      	ldr	r2, [pc, #64]	; (80032b4 <HAL_TIM_Base_MspInit+0xdc>)
 8003274:	4293      	cmp	r3, r2
 8003276:	d115      	bne.n	80032a4 <HAL_TIM_Base_MspInit+0xcc>
    __HAL_RCC_TIM15_CLK_ENABLE();
 8003278:	4b0d      	ldr	r3, [pc, #52]	; (80032b0 <HAL_TIM_Base_MspInit+0xd8>)
 800327a:	699a      	ldr	r2, [r3, #24]
 800327c:	4b0c      	ldr	r3, [pc, #48]	; (80032b0 <HAL_TIM_Base_MspInit+0xd8>)
 800327e:	2180      	movs	r1, #128	; 0x80
 8003280:	0249      	lsls	r1, r1, #9
 8003282:	430a      	orrs	r2, r1
 8003284:	619a      	str	r2, [r3, #24]
 8003286:	4b0a      	ldr	r3, [pc, #40]	; (80032b0 <HAL_TIM_Base_MspInit+0xd8>)
 8003288:	699a      	ldr	r2, [r3, #24]
 800328a:	2380      	movs	r3, #128	; 0x80
 800328c:	025b      	lsls	r3, r3, #9
 800328e:	4013      	ands	r3, r2
 8003290:	60bb      	str	r3, [r7, #8]
 8003292:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM15_IRQn, 0, 0);
 8003294:	2200      	movs	r2, #0
 8003296:	2100      	movs	r1, #0
 8003298:	2014      	movs	r0, #20
 800329a:	f000 fe07 	bl	8003eac <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM15_IRQn);
 800329e:	2014      	movs	r0, #20
 80032a0:	f000 fe19 	bl	8003ed6 <HAL_NVIC_EnableIRQ>
}
 80032a4:	46c0      	nop			; (mov r8, r8)
 80032a6:	46bd      	mov	sp, r7
 80032a8:	b00b      	add	sp, #44	; 0x2c
 80032aa:	bd90      	pop	{r4, r7, pc}
 80032ac:	40000400 	.word	0x40000400
 80032b0:	40021000 	.word	0x40021000
 80032b4:	40014000 	.word	0x40014000

080032b8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80032b8:	b580      	push	{r7, lr}
 80032ba:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80032bc:	46c0      	nop			; (mov r8, r8)
 80032be:	46bd      	mov	sp, r7
 80032c0:	bd80      	pop	{r7, pc}

080032c2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80032c2:	b580      	push	{r7, lr}
 80032c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80032c6:	e7fe      	b.n	80032c6 <HardFault_Handler+0x4>

080032c8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80032c8:	b580      	push	{r7, lr}
 80032ca:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80032cc:	46c0      	nop			; (mov r8, r8)
 80032ce:	46bd      	mov	sp, r7
 80032d0:	bd80      	pop	{r7, pc}

080032d2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80032d2:	b580      	push	{r7, lr}
 80032d4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80032d6:	46c0      	nop			; (mov r8, r8)
 80032d8:	46bd      	mov	sp, r7
 80032da:	bd80      	pop	{r7, pc}

080032dc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80032dc:	b580      	push	{r7, lr}
 80032de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80032e0:	f000 f8c6 	bl	8003470 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80032e4:	46c0      	nop			; (mov r8, r8)
 80032e6:	46bd      	mov	sp, r7
 80032e8:	bd80      	pop	{r7, pc}
	...

080032ec <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80032ec:	b580      	push	{r7, lr}
 80032ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc);
 80032f0:	4b03      	ldr	r3, [pc, #12]	; (8003300 <DMA1_Channel1_IRQHandler+0x14>)
 80032f2:	0018      	movs	r0, r3
 80032f4:	f000 fec6 	bl	8004084 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80032f8:	46c0      	nop			; (mov r8, r8)
 80032fa:	46bd      	mov	sp, r7
 80032fc:	bd80      	pop	{r7, pc}
 80032fe:	46c0      	nop			; (mov r8, r8)
 8003300:	200000d4 	.word	0x200000d4

08003304 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8003304:	b580      	push	{r7, lr}
 8003306:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8003308:	4b03      	ldr	r3, [pc, #12]	; (8003318 <TIM3_IRQHandler+0x14>)
 800330a:	0018      	movs	r0, r3
 800330c:	f001 fe65 	bl	8004fda <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8003310:	46c0      	nop			; (mov r8, r8)
 8003312:	46bd      	mov	sp, r7
 8003314:	bd80      	pop	{r7, pc}
 8003316:	46c0      	nop			; (mov r8, r8)
 8003318:	20000118 	.word	0x20000118

0800331c <TIM15_IRQHandler>:

/**
  * @brief This function handles TIM15 global interrupt.
  */
void TIM15_IRQHandler(void)
{
 800331c:	b580      	push	{r7, lr}
 800331e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM15_IRQn 0 */

  /* USER CODE END TIM15_IRQn 0 */
  HAL_TIM_IRQHandler(&htim15);
 8003320:	4b03      	ldr	r3, [pc, #12]	; (8003330 <TIM15_IRQHandler+0x14>)
 8003322:	0018      	movs	r0, r3
 8003324:	f001 fe59 	bl	8004fda <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM15_IRQn 1 */

  /* USER CODE END TIM15_IRQn 1 */
}
 8003328:	46c0      	nop			; (mov r8, r8)
 800332a:	46bd      	mov	sp, r7
 800332c:	bd80      	pop	{r7, pc}
 800332e:	46c0      	nop			; (mov r8, r8)
 8003330:	20000158 	.word	0x20000158

08003334 <SystemInit>:
  *         Initialize the default HSI clock source, vector table location and the PLL configuration is reset.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003334:	b580      	push	{r7, lr}
 8003336:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001U;
 8003338:	4b1a      	ldr	r3, [pc, #104]	; (80033a4 <SystemInit+0x70>)
 800333a:	681a      	ldr	r2, [r3, #0]
 800333c:	4b19      	ldr	r3, [pc, #100]	; (80033a4 <SystemInit+0x70>)
 800333e:	2101      	movs	r1, #1
 8003340:	430a      	orrs	r2, r1
 8003342:	601a      	str	r2, [r3, #0]
#if defined (STM32F051x8) || defined (STM32F058x8)
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE and MCOSEL[2:0] bits */
  RCC->CFGR &= (uint32_t)0xF8FFB80CU;
#else
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE, MCOSEL[2:0], MCOPRE[2:0] and PLLNODIV bits */
  RCC->CFGR &= (uint32_t)0x08FFB80CU;
 8003344:	4b17      	ldr	r3, [pc, #92]	; (80033a4 <SystemInit+0x70>)
 8003346:	685a      	ldr	r2, [r3, #4]
 8003348:	4b16      	ldr	r3, [pc, #88]	; (80033a4 <SystemInit+0x70>)
 800334a:	4917      	ldr	r1, [pc, #92]	; (80033a8 <SystemInit+0x74>)
 800334c:	400a      	ands	r2, r1
 800334e:	605a      	str	r2, [r3, #4]
#endif /* STM32F051x8 or STM32F058x8 */
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFFU;
 8003350:	4b14      	ldr	r3, [pc, #80]	; (80033a4 <SystemInit+0x70>)
 8003352:	681a      	ldr	r2, [r3, #0]
 8003354:	4b13      	ldr	r3, [pc, #76]	; (80033a4 <SystemInit+0x70>)
 8003356:	4915      	ldr	r1, [pc, #84]	; (80033ac <SystemInit+0x78>)
 8003358:	400a      	ands	r2, r1
 800335a:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFFU;
 800335c:	4b11      	ldr	r3, [pc, #68]	; (80033a4 <SystemInit+0x70>)
 800335e:	681a      	ldr	r2, [r3, #0]
 8003360:	4b10      	ldr	r3, [pc, #64]	; (80033a4 <SystemInit+0x70>)
 8003362:	4913      	ldr	r1, [pc, #76]	; (80033b0 <SystemInit+0x7c>)
 8003364:	400a      	ands	r2, r1
 8003366:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  RCC->CFGR &= (uint32_t)0xFFC0FFFFU;
 8003368:	4b0e      	ldr	r3, [pc, #56]	; (80033a4 <SystemInit+0x70>)
 800336a:	685a      	ldr	r2, [r3, #4]
 800336c:	4b0d      	ldr	r3, [pc, #52]	; (80033a4 <SystemInit+0x70>)
 800336e:	4911      	ldr	r1, [pc, #68]	; (80033b4 <SystemInit+0x80>)
 8003370:	400a      	ands	r2, r1
 8003372:	605a      	str	r2, [r3, #4]

  /* Reset PREDIV[3:0] bits */
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0U;
 8003374:	4b0b      	ldr	r3, [pc, #44]	; (80033a4 <SystemInit+0x70>)
 8003376:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003378:	4b0a      	ldr	r3, [pc, #40]	; (80033a4 <SystemInit+0x70>)
 800337a:	210f      	movs	r1, #15
 800337c:	438a      	bics	r2, r1
 800337e:	62da      	str	r2, [r3, #44]	; 0x2c
#elif defined (STM32F091xC) || defined (STM32F098xx)
  /* Reset USART3SW[1:0], USART2SW[1:0], USART1SW[1:0], I2C1SW, CECSW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFF0FEACU;
#elif defined (STM32F030x6) || defined (STM32F030x8) || defined (STM32F031x6) || defined (STM32F038xx) || defined (STM32F030xC)
  /* Reset USART1SW[1:0], I2C1SW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFFFFEECU;
 8003380:	4b08      	ldr	r3, [pc, #32]	; (80033a4 <SystemInit+0x70>)
 8003382:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003384:	4b07      	ldr	r3, [pc, #28]	; (80033a4 <SystemInit+0x70>)
 8003386:	490c      	ldr	r1, [pc, #48]	; (80033b8 <SystemInit+0x84>)
 8003388:	400a      	ands	r2, r1
 800338a:	631a      	str	r2, [r3, #48]	; 0x30
#else
 #warning "No target selected"
#endif

  /* Reset HSI14 bit */
  RCC->CR2 &= (uint32_t)0xFFFFFFFEU;
 800338c:	4b05      	ldr	r3, [pc, #20]	; (80033a4 <SystemInit+0x70>)
 800338e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003390:	4b04      	ldr	r3, [pc, #16]	; (80033a4 <SystemInit+0x70>)
 8003392:	2101      	movs	r1, #1
 8003394:	438a      	bics	r2, r1
 8003396:	635a      	str	r2, [r3, #52]	; 0x34

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 8003398:	4b02      	ldr	r3, [pc, #8]	; (80033a4 <SystemInit+0x70>)
 800339a:	2200      	movs	r2, #0
 800339c:	609a      	str	r2, [r3, #8]

}
 800339e:	46c0      	nop			; (mov r8, r8)
 80033a0:	46bd      	mov	sp, r7
 80033a2:	bd80      	pop	{r7, pc}
 80033a4:	40021000 	.word	0x40021000
 80033a8:	08ffb80c 	.word	0x08ffb80c
 80033ac:	fef6ffff 	.word	0xfef6ffff
 80033b0:	fffbffff 	.word	0xfffbffff
 80033b4:	ffc0ffff 	.word	0xffc0ffff
 80033b8:	fffffeec 	.word	0xfffffeec

080033bc <Reset_Handler>:
 80033bc:	480d      	ldr	r0, [pc, #52]	; (80033f4 <LoopForever+0x2>)
 80033be:	4685      	mov	sp, r0
 80033c0:	480d      	ldr	r0, [pc, #52]	; (80033f8 <LoopForever+0x6>)
 80033c2:	490e      	ldr	r1, [pc, #56]	; (80033fc <LoopForever+0xa>)
 80033c4:	4a0e      	ldr	r2, [pc, #56]	; (8003400 <LoopForever+0xe>)
 80033c6:	2300      	movs	r3, #0
 80033c8:	e002      	b.n	80033d0 <LoopCopyDataInit>

080033ca <CopyDataInit>:
 80033ca:	58d4      	ldr	r4, [r2, r3]
 80033cc:	50c4      	str	r4, [r0, r3]
 80033ce:	3304      	adds	r3, #4

080033d0 <LoopCopyDataInit>:
 80033d0:	18c4      	adds	r4, r0, r3
 80033d2:	428c      	cmp	r4, r1
 80033d4:	d3f9      	bcc.n	80033ca <CopyDataInit>
 80033d6:	4a0b      	ldr	r2, [pc, #44]	; (8003404 <LoopForever+0x12>)
 80033d8:	4c0b      	ldr	r4, [pc, #44]	; (8003408 <LoopForever+0x16>)
 80033da:	2300      	movs	r3, #0
 80033dc:	e001      	b.n	80033e2 <LoopFillZerobss>

080033de <FillZerobss>:
 80033de:	6013      	str	r3, [r2, #0]
 80033e0:	3204      	adds	r2, #4

080033e2 <LoopFillZerobss>:
 80033e2:	42a2      	cmp	r2, r4
 80033e4:	d3fb      	bcc.n	80033de <FillZerobss>
 80033e6:	f7ff ffa5 	bl	8003334 <SystemInit>
 80033ea:	f002 fca5 	bl	8005d38 <__libc_init_array>
 80033ee:	f7ff fb17 	bl	8002a20 <main>

080033f2 <LoopForever>:
 80033f2:	e7fe      	b.n	80033f2 <LoopForever>
 80033f4:	20002000 	.word	0x20002000
 80033f8:	20000000 	.word	0x20000000
 80033fc:	2000006c 	.word	0x2000006c
 8003400:	08005ee0 	.word	0x08005ee0
 8003404:	2000006c 	.word	0x2000006c
 8003408:	2000028c 	.word	0x2000028c

0800340c <ADC1_IRQHandler>:
 800340c:	e7fe      	b.n	800340c <ADC1_IRQHandler>
	...

08003410 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003410:	b580      	push	{r7, lr}
 8003412:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003414:	4b07      	ldr	r3, [pc, #28]	; (8003434 <HAL_Init+0x24>)
 8003416:	681a      	ldr	r2, [r3, #0]
 8003418:	4b06      	ldr	r3, [pc, #24]	; (8003434 <HAL_Init+0x24>)
 800341a:	2110      	movs	r1, #16
 800341c:	430a      	orrs	r2, r1
 800341e:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8003420:	2000      	movs	r0, #0
 8003422:	f000 f809 	bl	8003438 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003426:	f7ff fe41 	bl	80030ac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800342a:	2300      	movs	r3, #0
}
 800342c:	0018      	movs	r0, r3
 800342e:	46bd      	mov	sp, r7
 8003430:	bd80      	pop	{r7, pc}
 8003432:	46c0      	nop			; (mov r8, r8)
 8003434:	40022000 	.word	0x40022000

08003438 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003438:	b580      	push	{r7, lr}
 800343a:	b082      	sub	sp, #8
 800343c:	af00      	add	r7, sp, #0
 800343e:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000U);
 8003440:	f001 fcde 	bl	8004e00 <HAL_RCC_GetHCLKFreq>
 8003444:	0002      	movs	r2, r0
 8003446:	23fa      	movs	r3, #250	; 0xfa
 8003448:	0099      	lsls	r1, r3, #2
 800344a:	0010      	movs	r0, r2
 800344c:	f7fc fe5c 	bl	8000108 <__udivsi3>
 8003450:	0003      	movs	r3, r0
 8003452:	0018      	movs	r0, r3
 8003454:	f000 fd4f 	bl	8003ef6 <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0U);
 8003458:	6879      	ldr	r1, [r7, #4]
 800345a:	2301      	movs	r3, #1
 800345c:	425b      	negs	r3, r3
 800345e:	2200      	movs	r2, #0
 8003460:	0018      	movs	r0, r3
 8003462:	f000 fd23 	bl	8003eac <HAL_NVIC_SetPriority>

   /* Return function status */
  return HAL_OK;
 8003466:	2300      	movs	r3, #0
}
 8003468:	0018      	movs	r0, r3
 800346a:	46bd      	mov	sp, r7
 800346c:	b002      	add	sp, #8
 800346e:	bd80      	pop	{r7, pc}

08003470 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003470:	b580      	push	{r7, lr}
 8003472:	af00      	add	r7, sp, #0
  uwTick++;
 8003474:	4b03      	ldr	r3, [pc, #12]	; (8003484 <HAL_IncTick+0x14>)
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	1c5a      	adds	r2, r3, #1
 800347a:	4b02      	ldr	r3, [pc, #8]	; (8003484 <HAL_IncTick+0x14>)
 800347c:	601a      	str	r2, [r3, #0]
}
 800347e:	46c0      	nop			; (mov r8, r8)
 8003480:	46bd      	mov	sp, r7
 8003482:	bd80      	pop	{r7, pc}
 8003484:	20000288 	.word	0x20000288

08003488 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003488:	b580      	push	{r7, lr}
 800348a:	af00      	add	r7, sp, #0
  return uwTick;
 800348c:	4b02      	ldr	r3, [pc, #8]	; (8003498 <HAL_GetTick+0x10>)
 800348e:	681b      	ldr	r3, [r3, #0]
}
 8003490:	0018      	movs	r0, r3
 8003492:	46bd      	mov	sp, r7
 8003494:	bd80      	pop	{r7, pc}
 8003496:	46c0      	nop			; (mov r8, r8)
 8003498:	20000288 	.word	0x20000288

0800349c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 800349c:	b580      	push	{r7, lr}
 800349e:	b084      	sub	sp, #16
 80034a0:	af00      	add	r7, sp, #0
 80034a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80034a4:	230f      	movs	r3, #15
 80034a6:	18fb      	adds	r3, r7, r3
 80034a8:	2200      	movs	r2, #0
 80034aa:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0U;
 80034ac:	2300      	movs	r3, #0
 80034ae:	60bb      	str	r3, [r7, #8]

  /* Check ADC handle */
  if(hadc == NULL)
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d101      	bne.n	80034ba <HAL_ADC_Init+0x1e>
  {
    return HAL_ERROR;
 80034b6:	2301      	movs	r3, #1
 80034b8:	e124      	b.n	8003704 <HAL_ADC_Init+0x268>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d10a      	bne.n	80034d8 <HAL_ADC_Init+0x3c>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	2200      	movs	r2, #0
 80034c6:	649a      	str	r2, [r3, #72]	; 0x48
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	2240      	movs	r2, #64	; 0x40
 80034cc:	2100      	movs	r1, #0
 80034ce:	5499      	strb	r1, [r3, r2]
    
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	0018      	movs	r0, r3
 80034d4:	f7ff fe0e 	bl	80030f4 <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */ 
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034dc:	2210      	movs	r2, #16
 80034de:	4013      	ands	r3, r2
 80034e0:	d000      	beq.n	80034e4 <HAL_ADC_Init+0x48>
 80034e2:	e102      	b.n	80036ea <HAL_ADC_Init+0x24e>
 80034e4:	230f      	movs	r3, #15
 80034e6:	18fb      	adds	r3, r7, r3
 80034e8:	781b      	ldrb	r3, [r3, #0]
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d000      	beq.n	80034f0 <HAL_ADC_Init+0x54>
 80034ee:	e0fc      	b.n	80036ea <HAL_ADC_Init+0x24e>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	689b      	ldr	r3, [r3, #8]
 80034f6:	2204      	movs	r2, #4
 80034f8:	4013      	ands	r3, r2
      (tmp_hal_status == HAL_OK)                                &&
 80034fa:	d000      	beq.n	80034fe <HAL_ADC_Init+0x62>
 80034fc:	e0f5      	b.n	80036ea <HAL_ADC_Init+0x24e>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003502:	4a82      	ldr	r2, [pc, #520]	; (800370c <HAL_ADC_Init+0x270>)
 8003504:	4013      	ands	r3, r2
 8003506:	2202      	movs	r2, #2
 8003508:	431a      	orrs	r2, r3
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	645a      	str	r2, [r3, #68]	; 0x44
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - ADC clock mode                                                      */
    /*  - ADC clock prescaler                                                 */
    /*  - ADC resolution                                                      */
    if (ADC_IS_ENABLE(hadc) == RESET)
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	689b      	ldr	r3, [r3, #8]
 8003514:	2203      	movs	r2, #3
 8003516:	4013      	ands	r3, r2
 8003518:	2b01      	cmp	r3, #1
 800351a:	d112      	bne.n	8003542 <HAL_ADC_Init+0xa6>
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	2201      	movs	r2, #1
 8003524:	4013      	ands	r3, r2
 8003526:	2b01      	cmp	r3, #1
 8003528:	d009      	beq.n	800353e <HAL_ADC_Init+0xa2>
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	68da      	ldr	r2, [r3, #12]
 8003530:	2380      	movs	r3, #128	; 0x80
 8003532:	021b      	lsls	r3, r3, #8
 8003534:	401a      	ands	r2, r3
 8003536:	2380      	movs	r3, #128	; 0x80
 8003538:	021b      	lsls	r3, r3, #8
 800353a:	429a      	cmp	r2, r3
 800353c:	d101      	bne.n	8003542 <HAL_ADC_Init+0xa6>
 800353e:	2301      	movs	r3, #1
 8003540:	e000      	b.n	8003544 <HAL_ADC_Init+0xa8>
 8003542:	2300      	movs	r3, #0
 8003544:	2b00      	cmp	r3, #0
 8003546:	d116      	bne.n	8003576 <HAL_ADC_Init+0xda>
      /* parameters):                                                         */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() )                              */
     
      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	68db      	ldr	r3, [r3, #12]
 800354e:	2218      	movs	r2, #24
 8003550:	4393      	bics	r3, r2
 8003552:	0019      	movs	r1, r3
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	689a      	ldr	r2, [r3, #8]
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	430a      	orrs	r2, r1
 800355e:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_RES        ,
                 hadc->Init.Resolution );
      
      /* Configuration of ADC clock mode: clock source AHB or HSI with        */
      /* selectable prescaler                                                 */
      MODIFY_REG(hadc->Instance->CFGR2    ,
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	691b      	ldr	r3, [r3, #16]
 8003566:	009b      	lsls	r3, r3, #2
 8003568:	0899      	lsrs	r1, r3, #2
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	685a      	ldr	r2, [r3, #4]
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	430a      	orrs	r2, r1
 8003574:	611a      	str	r2, [r3, #16]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	68da      	ldr	r2, [r3, #12]
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	4963      	ldr	r1, [pc, #396]	; (8003710 <HAL_ADC_Init+0x274>)
 8003582:	400a      	ands	r2, r1
 8003584:	60da      	str	r2, [r3, #12]
                                ADC_CFGR1_EXTEN   |
                                ADC_CFGR1_ALIGN   |
                                ADC_CFGR1_SCANDIR |
                                ADC_CFGR1_DMACFG   );

    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT(hadc->Init.LowPowerAutoWait)        |
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	699b      	ldr	r3, [r3, #24]
 800358a:	039a      	lsls	r2, r3, #14
                 ADC_CFGR1_AUTOOFF(hadc->Init.LowPowerAutoPowerOff)     |
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	69db      	ldr	r3, [r3, #28]
 8003590:	03db      	lsls	r3, r3, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT(hadc->Init.LowPowerAutoWait)        |
 8003592:	431a      	orrs	r2, r3
                 ADC_CFGR1_CONTINUOUS(hadc->Init.ContinuousConvMode)    |
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	6a1b      	ldr	r3, [r3, #32]
 8003598:	035b      	lsls	r3, r3, #13
                 ADC_CFGR1_AUTOOFF(hadc->Init.LowPowerAutoPowerOff)     |
 800359a:	431a      	orrs	r2, r3
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                  |
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80035a0:	2b01      	cmp	r3, #1
 80035a2:	d002      	beq.n	80035aa <HAL_ADC_Init+0x10e>
 80035a4:	2380      	movs	r3, #128	; 0x80
 80035a6:	015b      	lsls	r3, r3, #5
 80035a8:	e000      	b.n	80035ac <HAL_ADC_Init+0x110>
 80035aa:	2300      	movs	r3, #0
                 ADC_CFGR1_CONTINUOUS(hadc->Init.ContinuousConvMode)    |
 80035ac:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                   |
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	68db      	ldr	r3, [r3, #12]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                  |
 80035b2:	431a      	orrs	r2, r3
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                   |
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	691b      	ldr	r3, [r3, #16]
 80035b8:	2b02      	cmp	r3, #2
 80035ba:	d101      	bne.n	80035c0 <HAL_ADC_Init+0x124>
 80035bc:	2304      	movs	r3, #4
 80035be:	e000      	b.n	80035c2 <HAL_ADC_Init+0x126>
 80035c0:	2300      	movs	r3, #0
                 hadc->Init.DataAlign                                   |
 80035c2:	431a      	orrs	r2, r3
                 ADC_CFGR1_DMACONTREQ(hadc->Init.DMAContinuousRequests)  );
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035c8:	005b      	lsls	r3, r3, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                   |
 80035ca:	4313      	orrs	r3, r2
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT(hadc->Init.LowPowerAutoWait)        |
 80035cc:	68ba      	ldr	r2, [r7, #8]
 80035ce:	4313      	orrs	r3, r2
 80035d0:	60bb      	str	r3, [r7, #8]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035d6:	2b01      	cmp	r3, #1
 80035d8:	d115      	bne.n	8003606 <HAL_ADC_Init+0x16a>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	6a1b      	ldr	r3, [r3, #32]
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d105      	bne.n	80035ee <HAL_ADC_Init+0x152>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 80035e2:	68bb      	ldr	r3, [r7, #8]
 80035e4:	2280      	movs	r2, #128	; 0x80
 80035e6:	0252      	lsls	r2, r2, #9
 80035e8:	4313      	orrs	r3, r2
 80035ea:	60bb      	str	r3, [r7, #8]
 80035ec:	e00b      	b.n	8003606 <HAL_ADC_Init+0x16a>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035f2:	2220      	movs	r2, #32
 80035f4:	431a      	orrs	r2, r3
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	645a      	str	r2, [r3, #68]	; 0x44
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80035fe:	2201      	movs	r2, #1
 8003600:	431a      	orrs	r2, r3
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	649a      	str	r2, [r3, #72]	; 0x48
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003606:	687b      	ldr	r3, [r7, #4]
 8003608:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800360a:	23c2      	movs	r3, #194	; 0xc2
 800360c:	33ff      	adds	r3, #255	; 0xff
 800360e:	429a      	cmp	r2, r3
 8003610:	d007      	beq.n	8003622 <HAL_ADC_Init+0x186>
    {
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	6a9a      	ldr	r2, [r3, #40]	; 0x28
                    hadc->Init.ExternalTrigConvEdge );
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	6adb      	ldr	r3, [r3, #44]	; 0x2c
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 800361a:	4313      	orrs	r3, r2
 800361c:	68ba      	ldr	r2, [r7, #8]
 800361e:	4313      	orrs	r3, r2
 8003620:	60bb      	str	r3, [r7, #8]
    }
    
    /* Update ADC configuration register with previous settings */
    hadc->Instance->CFGR1 |= tmpCFGR1;
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	68d9      	ldr	r1, [r3, #12]
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	68ba      	ldr	r2, [r7, #8]
 800362e:	430a      	orrs	r2, r1
 8003630:	60da      	str	r2, [r3, #12]
    /* Management of parameters "SamplingTimeCommon" and "SamplingTime"       */
    /* (obsolete): sampling time set in this function if parameter            */
    /*  "SamplingTimeCommon" has been set to a valid sampling time.           */
    /* Otherwise, sampling time is set into ADC channel initialization        */
    /* structure with parameter "SamplingTime" (obsolete).                    */
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003636:	2380      	movs	r3, #128	; 0x80
 8003638:	055b      	lsls	r3, r3, #21
 800363a:	429a      	cmp	r2, r3
 800363c:	d01b      	beq.n	8003676 <HAL_ADC_Init+0x1da>
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003642:	2b01      	cmp	r3, #1
 8003644:	d017      	beq.n	8003676 <HAL_ADC_Init+0x1da>
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800364a:	2b02      	cmp	r3, #2
 800364c:	d013      	beq.n	8003676 <HAL_ADC_Init+0x1da>
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003652:	2b03      	cmp	r3, #3
 8003654:	d00f      	beq.n	8003676 <HAL_ADC_Init+0x1da>
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800365a:	2b04      	cmp	r3, #4
 800365c:	d00b      	beq.n	8003676 <HAL_ADC_Init+0x1da>
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003662:	2b05      	cmp	r3, #5
 8003664:	d007      	beq.n	8003676 <HAL_ADC_Init+0x1da>
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800366a:	2b06      	cmp	r3, #6
 800366c:	d003      	beq.n	8003676 <HAL_ADC_Init+0x1da>
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003672:	2b07      	cmp	r3, #7
 8003674:	d112      	bne.n	800369c <HAL_ADC_Init+0x200>
    {
      /* Channel sampling time configuration */
      /* Clear the old sample time */
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	695a      	ldr	r2, [r3, #20]
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	2107      	movs	r1, #7
 8003682:	438a      	bics	r2, r1
 8003684:	615a      	str	r2, [r3, #20]
      
      /* Set the new sample time */
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	6959      	ldr	r1, [r3, #20]
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003690:	2207      	movs	r2, #7
 8003692:	401a      	ands	r2, r3
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	430a      	orrs	r2, r1
 800369a:	615a      	str	r2, [r3, #20]
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	68db      	ldr	r3, [r3, #12]
 80036a2:	4a1c      	ldr	r2, [pc, #112]	; (8003714 <HAL_ADC_Init+0x278>)
 80036a4:	4013      	ands	r3, r2
 80036a6:	68ba      	ldr	r2, [r7, #8]
 80036a8:	429a      	cmp	r2, r3
 80036aa:	d10b      	bne.n	80036c4 <HAL_ADC_Init+0x228>
         == tmpCFGR1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	2200      	movs	r2, #0
 80036b0:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036b6:	2203      	movs	r2, #3
 80036b8:	4393      	bics	r3, r2
 80036ba:	2201      	movs	r2, #1
 80036bc:	431a      	orrs	r2, r3
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	645a      	str	r2, [r3, #68]	; 0x44
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 80036c2:	e01c      	b.n	80036fe <HAL_ADC_Init+0x262>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036c8:	2212      	movs	r2, #18
 80036ca:	4393      	bics	r3, r2
 80036cc:	2210      	movs	r2, #16
 80036ce:	431a      	orrs	r2, r3
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	645a      	str	r2, [r3, #68]	; 0x44
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80036d8:	2201      	movs	r2, #1
 80036da:	431a      	orrs	r2, r3
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	649a      	str	r2, [r3, #72]	; 0x48
      
      tmp_hal_status = HAL_ERROR;
 80036e0:	230f      	movs	r3, #15
 80036e2:	18fb      	adds	r3, r7, r3
 80036e4:	2201      	movs	r2, #1
 80036e6:	701a      	strb	r2, [r3, #0]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 80036e8:	e009      	b.n	80036fe <HAL_ADC_Init+0x262>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036ee:	2210      	movs	r2, #16
 80036f0:	431a      	orrs	r2, r3
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	645a      	str	r2, [r3, #68]	; 0x44
        
    tmp_hal_status = HAL_ERROR;
 80036f6:	230f      	movs	r3, #15
 80036f8:	18fb      	adds	r3, r7, r3
 80036fa:	2201      	movs	r2, #1
 80036fc:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80036fe:	230f      	movs	r3, #15
 8003700:	18fb      	adds	r3, r7, r3
 8003702:	781b      	ldrb	r3, [r3, #0]
}
 8003704:	0018      	movs	r0, r3
 8003706:	46bd      	mov	sp, r7
 8003708:	b004      	add	sp, #16
 800370a:	bd80      	pop	{r7, pc}
 800370c:	fffffefd 	.word	0xfffffefd
 8003710:	fffe0219 	.word	0xfffe0219
 8003714:	833fffe7 	.word	0x833fffe7

08003718 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8003718:	b590      	push	{r4, r7, lr}
 800371a:	b087      	sub	sp, #28
 800371c:	af00      	add	r7, sp, #0
 800371e:	60f8      	str	r0, [r7, #12]
 8003720:	60b9      	str	r1, [r7, #8]
 8003722:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003724:	2317      	movs	r3, #23
 8003726:	18fb      	adds	r3, r7, r3
 8003728:	2200      	movs	r2, #0
 800372a:	701a      	strb	r2, [r3, #0]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	689b      	ldr	r3, [r3, #8]
 8003732:	2204      	movs	r2, #4
 8003734:	4013      	ands	r3, r2
 8003736:	d15e      	bne.n	80037f6 <HAL_ADC_Start_DMA+0xde>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	2240      	movs	r2, #64	; 0x40
 800373c:	5c9b      	ldrb	r3, [r3, r2]
 800373e:	2b01      	cmp	r3, #1
 8003740:	d101      	bne.n	8003746 <HAL_ADC_Start_DMA+0x2e>
 8003742:	2302      	movs	r3, #2
 8003744:	e05e      	b.n	8003804 <HAL_ADC_Start_DMA+0xec>
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	2240      	movs	r2, #64	; 0x40
 800374a:	2101      	movs	r1, #1
 800374c:	5499      	strb	r1, [r3, r2]

    /* Enable the ADC peripheral */
    /* If low power mode AutoPowerOff is enabled, power-on/off phases are       */
    /* performed automatically by hardware.                                     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	69db      	ldr	r3, [r3, #28]
 8003752:	2b01      	cmp	r3, #1
 8003754:	d007      	beq.n	8003766 <HAL_ADC_Start_DMA+0x4e>
    {
      tmp_hal_status = ADC_Enable(hadc);
 8003756:	2317      	movs	r3, #23
 8003758:	18fc      	adds	r4, r7, r3
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	0018      	movs	r0, r3
 800375e:	f000 f963 	bl	8003a28 <ADC_Enable>
 8003762:	0003      	movs	r3, r0
 8003764:	7023      	strb	r3, [r4, #0]
    }
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8003766:	2317      	movs	r3, #23
 8003768:	18fb      	adds	r3, r7, r3
 800376a:	781b      	ldrb	r3, [r3, #0]
 800376c:	2b00      	cmp	r3, #0
 800376e:	d146      	bne.n	80037fe <HAL_ADC_Start_DMA+0xe6>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003774:	4a25      	ldr	r2, [pc, #148]	; (800380c <HAL_ADC_Start_DMA+0xf4>)
 8003776:	4013      	ands	r3, r2
 8003778:	2280      	movs	r2, #128	; 0x80
 800377a:	0052      	lsls	r2, r2, #1
 800377c:	431a      	orrs	r2, r3
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	645a      	str	r2, [r3, #68]	; 0x44
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	2200      	movs	r2, #0
 8003786:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	2240      	movs	r2, #64	; 0x40
 800378c:	2100      	movs	r1, #0
 800378e:	5499      	strb	r1, [r3, r2]

      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003794:	4a1e      	ldr	r2, [pc, #120]	; (8003810 <HAL_ADC_Start_DMA+0xf8>)
 8003796:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800379c:	4a1d      	ldr	r2, [pc, #116]	; (8003814 <HAL_ADC_Start_DMA+0xfc>)
 800379e:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80037a4:	4a1c      	ldr	r2, [pc, #112]	; (8003818 <HAL_ADC_Start_DMA+0x100>)
 80037a6:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	221c      	movs	r2, #28
 80037ae:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC overrun interrupt */
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	685a      	ldr	r2, [r3, #4]
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	2110      	movs	r1, #16
 80037bc:	430a      	orrs	r2, r1
 80037be:	605a      	str	r2, [r3, #4]
      
      /* Enable ADC DMA mode */
      hadc->Instance->CFGR1 |= ADC_CFGR1_DMAEN;
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	68da      	ldr	r2, [r3, #12]
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	2101      	movs	r1, #1
 80037cc:	430a      	orrs	r2, r1
 80037ce:	60da      	str	r2, [r3, #12]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	3340      	adds	r3, #64	; 0x40
 80037da:	0019      	movs	r1, r3
 80037dc:	68ba      	ldr	r2, [r7, #8]
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	f000 fbea 	bl	8003fb8 <HAL_DMA_Start_IT>
           
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      hadc->Instance->CR |= ADC_CR_ADSTART;
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	689a      	ldr	r2, [r3, #8]
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	2104      	movs	r1, #4
 80037f0:	430a      	orrs	r2, r1
 80037f2:	609a      	str	r2, [r3, #8]
 80037f4:	e003      	b.n	80037fe <HAL_ADC_Start_DMA+0xe6>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80037f6:	2317      	movs	r3, #23
 80037f8:	18fb      	adds	r3, r7, r3
 80037fa:	2202      	movs	r2, #2
 80037fc:	701a      	strb	r2, [r3, #0]
  }
    
  /* Return function status */
  return tmp_hal_status;
 80037fe:	2317      	movs	r3, #23
 8003800:	18fb      	adds	r3, r7, r3
 8003802:	781b      	ldrb	r3, [r3, #0]
}
 8003804:	0018      	movs	r0, r3
 8003806:	46bd      	mov	sp, r7
 8003808:	b007      	add	sp, #28
 800380a:	bd90      	pop	{r4, r7, pc}
 800380c:	fffff0fe 	.word	0xfffff0fe
 8003810:	08003b21 	.word	0x08003b21
 8003814:	08003bd5 	.word	0x08003bd5
 8003818:	08003bf3 	.word	0x08003bf3

0800381c <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 800381c:	b580      	push	{r7, lr}
 800381e:	b082      	sub	sp, #8
 8003820:	af00      	add	r7, sp, #0
 8003822:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8003824:	46c0      	nop			; (mov r8, r8)
 8003826:	46bd      	mov	sp, r7
 8003828:	b002      	add	sp, #8
 800382a:	bd80      	pop	{r7, pc}

0800382c <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800382c:	b580      	push	{r7, lr}
 800382e:	b082      	sub	sp, #8
 8003830:	af00      	add	r7, sp, #0
 8003832:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8003834:	46c0      	nop			; (mov r8, r8)
 8003836:	46bd      	mov	sp, r7
 8003838:	b002      	add	sp, #8
 800383a:	bd80      	pop	{r7, pc}

0800383c <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 800383c:	b580      	push	{r7, lr}
 800383e:	b084      	sub	sp, #16
 8003840:	af00      	add	r7, sp, #0
 8003842:	6078      	str	r0, [r7, #4]
 8003844:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003846:	230f      	movs	r3, #15
 8003848:	18fb      	adds	r3, r7, r3
 800384a:	2200      	movs	r2, #0
 800384c:	701a      	strb	r2, [r3, #0]
  __IO uint32_t wait_loop_index = 0U;
 800384e:	2300      	movs	r3, #0
 8003850:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));
  
  if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003856:	2380      	movs	r3, #128	; 0x80
 8003858:	055b      	lsls	r3, r3, #21
 800385a:	429a      	cmp	r2, r3
 800385c:	d011      	beq.n	8003882 <HAL_ADC_ConfigChannel+0x46>
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003862:	2b01      	cmp	r3, #1
 8003864:	d00d      	beq.n	8003882 <HAL_ADC_ConfigChannel+0x46>
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800386a:	2b02      	cmp	r3, #2
 800386c:	d009      	beq.n	8003882 <HAL_ADC_ConfigChannel+0x46>
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003872:	2b03      	cmp	r3, #3
 8003874:	d005      	beq.n	8003882 <HAL_ADC_ConfigChannel+0x46>
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800387a:	2b04      	cmp	r3, #4
 800387c:	d001      	beq.n	8003882 <HAL_ADC_ConfigChannel+0x46>
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  {
    assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	2240      	movs	r2, #64	; 0x40
 8003886:	5c9b      	ldrb	r3, [r3, r2]
 8003888:	2b01      	cmp	r3, #1
 800388a:	d101      	bne.n	8003890 <HAL_ADC_ConfigChannel+0x54>
 800388c:	2302      	movs	r3, #2
 800388e:	e0bb      	b.n	8003a08 <HAL_ADC_ConfigChannel+0x1cc>
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	2240      	movs	r2, #64	; 0x40
 8003894:	2101      	movs	r1, #1
 8003896:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	689b      	ldr	r3, [r3, #8]
 800389e:	2204      	movs	r2, #4
 80038a0:	4013      	ands	r3, r2
 80038a2:	d000      	beq.n	80038a6 <HAL_ADC_ConfigChannel+0x6a>
 80038a4:	e09f      	b.n	80039e6 <HAL_ADC_ConfigChannel+0x1aa>
  {
    /* Configure channel: depending on rank setting, add it or remove it from */
    /* ADC conversion sequencer.                                              */
    if (sConfig->Rank != ADC_RANK_NONE)
 80038a6:	683b      	ldr	r3, [r7, #0]
 80038a8:	685b      	ldr	r3, [r3, #4]
 80038aa:	4a59      	ldr	r2, [pc, #356]	; (8003a10 <HAL_ADC_ConfigChannel+0x1d4>)
 80038ac:	4293      	cmp	r3, r2
 80038ae:	d100      	bne.n	80038b2 <HAL_ADC_ConfigChannel+0x76>
 80038b0:	e077      	b.n	80039a2 <HAL_ADC_ConfigChannel+0x166>
    {
      /* Regular sequence configuration */
      /* Set the channel selection register from the selected channel */
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	6a99      	ldr	r1, [r3, #40]	; 0x28
 80038b8:	683b      	ldr	r3, [r7, #0]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	2201      	movs	r2, #1
 80038be:	409a      	lsls	r2, r3
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	430a      	orrs	r2, r1
 80038c6:	629a      	str	r2, [r3, #40]	; 0x28
      /* Channel sampling time configuration */
      /* Management of parameters "SamplingTimeCommon" and "SamplingTime"     */
      /* (obsolete): sampling time set in this function with                  */
      /* parameter "SamplingTime" (obsolete) only if not already set into     */
      /* ADC initialization structure with parameter "SamplingTimeCommon".    */
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80038cc:	2380      	movs	r3, #128	; 0x80
 80038ce:	055b      	lsls	r3, r3, #21
 80038d0:	429a      	cmp	r2, r3
 80038d2:	d037      	beq.n	8003944 <HAL_ADC_ConfigChannel+0x108>
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80038d8:	2b01      	cmp	r3, #1
 80038da:	d033      	beq.n	8003944 <HAL_ADC_ConfigChannel+0x108>
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80038e0:	2b02      	cmp	r3, #2
 80038e2:	d02f      	beq.n	8003944 <HAL_ADC_ConfigChannel+0x108>
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80038e8:	2b03      	cmp	r3, #3
 80038ea:	d02b      	beq.n	8003944 <HAL_ADC_ConfigChannel+0x108>
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80038f0:	2b04      	cmp	r3, #4
 80038f2:	d027      	beq.n	8003944 <HAL_ADC_ConfigChannel+0x108>
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80038f8:	2b05      	cmp	r3, #5
 80038fa:	d023      	beq.n	8003944 <HAL_ADC_ConfigChannel+0x108>
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003900:	2b06      	cmp	r3, #6
 8003902:	d01f      	beq.n	8003944 <HAL_ADC_ConfigChannel+0x108>
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003908:	2b07      	cmp	r3, #7
 800390a:	d01b      	beq.n	8003944 <HAL_ADC_ConfigChannel+0x108>
      {
        /* Modify sampling time if needed (not needed in case of reoccurrence */
        /* for several channels programmed consecutively into the sequencer)  */
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 800390c:	683b      	ldr	r3, [r7, #0]
 800390e:	689a      	ldr	r2, [r3, #8]
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	695b      	ldr	r3, [r3, #20]
 8003916:	2107      	movs	r1, #7
 8003918:	400b      	ands	r3, r1
 800391a:	429a      	cmp	r2, r3
 800391c:	d012      	beq.n	8003944 <HAL_ADC_ConfigChannel+0x108>
        {
          /* Channel sampling time configuration */
          /* Clear the old sample time */
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	695a      	ldr	r2, [r3, #20]
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	2107      	movs	r1, #7
 800392a:	438a      	bics	r2, r1
 800392c:	615a      	str	r2, [r3, #20]
          
          /* Set the new sample time */
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	6959      	ldr	r1, [r3, #20]
 8003934:	683b      	ldr	r3, [r7, #0]
 8003936:	689b      	ldr	r3, [r3, #8]
 8003938:	2207      	movs	r2, #7
 800393a:	401a      	ands	r2, r3
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	430a      	orrs	r2, r1
 8003942:	615a      	str	r2, [r3, #20]
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8003944:	683b      	ldr	r3, [r7, #0]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	2b10      	cmp	r3, #16
 800394a:	d003      	beq.n	8003954 <HAL_ADC_ConfigChannel+0x118>
 800394c:	683b      	ldr	r3, [r7, #0]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	2b11      	cmp	r3, #17
 8003952:	d152      	bne.n	80039fa <HAL_ADC_ConfigChannel+0x1be>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path. */
        /* If Channel_17 is selected, enable VREFINT measurement path. */
        /* If Channel_18 is selected, enable VBAT measurement path. */
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8003954:	4b2f      	ldr	r3, [pc, #188]	; (8003a14 <HAL_ADC_ConfigChannel+0x1d8>)
 8003956:	6819      	ldr	r1, [r3, #0]
 8003958:	683b      	ldr	r3, [r7, #0]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	2b10      	cmp	r3, #16
 800395e:	d102      	bne.n	8003966 <HAL_ADC_ConfigChannel+0x12a>
 8003960:	2380      	movs	r3, #128	; 0x80
 8003962:	041b      	lsls	r3, r3, #16
 8003964:	e001      	b.n	800396a <HAL_ADC_ConfigChannel+0x12e>
 8003966:	2380      	movs	r3, #128	; 0x80
 8003968:	03db      	lsls	r3, r3, #15
 800396a:	4a2a      	ldr	r2, [pc, #168]	; (8003a14 <HAL_ADC_ConfigChannel+0x1d8>)
 800396c:	430b      	orrs	r3, r1
 800396e:	6013      	str	r3, [r2, #0]
        
        /* If Temp. sensor is selected, wait for stabilization delay */
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003970:	683b      	ldr	r3, [r7, #0]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	2b10      	cmp	r3, #16
 8003976:	d140      	bne.n	80039fa <HAL_ADC_ConfigChannel+0x1be>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003978:	4b27      	ldr	r3, [pc, #156]	; (8003a18 <HAL_ADC_ConfigChannel+0x1dc>)
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	4927      	ldr	r1, [pc, #156]	; (8003a1c <HAL_ADC_ConfigChannel+0x1e0>)
 800397e:	0018      	movs	r0, r3
 8003980:	f7fc fbc2 	bl	8000108 <__udivsi3>
 8003984:	0003      	movs	r3, r0
 8003986:	001a      	movs	r2, r3
 8003988:	0013      	movs	r3, r2
 800398a:	009b      	lsls	r3, r3, #2
 800398c:	189b      	adds	r3, r3, r2
 800398e:	005b      	lsls	r3, r3, #1
 8003990:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003992:	e002      	b.n	800399a <HAL_ADC_ConfigChannel+0x15e>
          {
            wait_loop_index--;
 8003994:	68bb      	ldr	r3, [r7, #8]
 8003996:	3b01      	subs	r3, #1
 8003998:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800399a:	68bb      	ldr	r3, [r7, #8]
 800399c:	2b00      	cmp	r3, #0
 800399e:	d1f9      	bne.n	8003994 <HAL_ADC_ConfigChannel+0x158>
 80039a0:	e02b      	b.n	80039fa <HAL_ADC_ConfigChannel+0x1be>
    }
    else
    {
      /* Regular sequence configuration */
      /* Reset the channel selection register from the selected channel */
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80039a8:	683b      	ldr	r3, [r7, #0]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	2101      	movs	r1, #1
 80039ae:	4099      	lsls	r1, r3
 80039b0:	000b      	movs	r3, r1
 80039b2:	43d9      	mvns	r1, r3
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	400a      	ands	r2, r1
 80039ba:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
      /* internal measurement paths disable: If internal channel selected,    */
      /* disable dedicated internal buffers and path.                         */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80039bc:	683b      	ldr	r3, [r7, #0]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	2b10      	cmp	r3, #16
 80039c2:	d003      	beq.n	80039cc <HAL_ADC_ConfigChannel+0x190>
 80039c4:	683b      	ldr	r3, [r7, #0]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	2b11      	cmp	r3, #17
 80039ca:	d116      	bne.n	80039fa <HAL_ADC_ConfigChannel+0x1be>
      {
        /* If Channel_16 is selected, disable Temp. sensor measurement path. */
        /* If Channel_17 is selected, disable VREFINT measurement path. */
        /* If Channel_18 is selected, disable VBAT measurement path. */
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 80039cc:	4b11      	ldr	r3, [pc, #68]	; (8003a14 <HAL_ADC_ConfigChannel+0x1d8>)
 80039ce:	6819      	ldr	r1, [r3, #0]
 80039d0:	683b      	ldr	r3, [r7, #0]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	2b10      	cmp	r3, #16
 80039d6:	d101      	bne.n	80039dc <HAL_ADC_ConfigChannel+0x1a0>
 80039d8:	4a11      	ldr	r2, [pc, #68]	; (8003a20 <HAL_ADC_ConfigChannel+0x1e4>)
 80039da:	e000      	b.n	80039de <HAL_ADC_ConfigChannel+0x1a2>
 80039dc:	4a11      	ldr	r2, [pc, #68]	; (8003a24 <HAL_ADC_ConfigChannel+0x1e8>)
 80039de:	4b0d      	ldr	r3, [pc, #52]	; (8003a14 <HAL_ADC_ConfigChannel+0x1d8>)
 80039e0:	400a      	ands	r2, r1
 80039e2:	601a      	str	r2, [r3, #0]
 80039e4:	e009      	b.n	80039fa <HAL_ADC_ConfigChannel+0x1be>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80039ea:	2220      	movs	r2, #32
 80039ec:	431a      	orrs	r2, r3
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	645a      	str	r2, [r3, #68]	; 0x44
    
    tmp_hal_status = HAL_ERROR;
 80039f2:	230f      	movs	r3, #15
 80039f4:	18fb      	adds	r3, r7, r3
 80039f6:	2201      	movs	r2, #1
 80039f8:	701a      	strb	r2, [r3, #0]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	2240      	movs	r2, #64	; 0x40
 80039fe:	2100      	movs	r1, #0
 8003a00:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 8003a02:	230f      	movs	r3, #15
 8003a04:	18fb      	adds	r3, r7, r3
 8003a06:	781b      	ldrb	r3, [r3, #0]
}
 8003a08:	0018      	movs	r0, r3
 8003a0a:	46bd      	mov	sp, r7
 8003a0c:	b004      	add	sp, #16
 8003a0e:	bd80      	pop	{r7, pc}
 8003a10:	00001001 	.word	0x00001001
 8003a14:	40012708 	.word	0x40012708
 8003a18:	20000004 	.word	0x20000004
 8003a1c:	000f4240 	.word	0x000f4240
 8003a20:	ff7fffff 	.word	0xff7fffff
 8003a24:	ffbfffff 	.word	0xffbfffff

08003a28 <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8003a28:	b580      	push	{r7, lr}
 8003a2a:	b084      	sub	sp, #16
 8003a2c:	af00      	add	r7, sp, #0
 8003a2e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003a30:	2300      	movs	r3, #0
 8003a32:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8003a34:	2300      	movs	r3, #0
 8003a36:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	689b      	ldr	r3, [r3, #8]
 8003a3e:	2203      	movs	r2, #3
 8003a40:	4013      	ands	r3, r2
 8003a42:	2b01      	cmp	r3, #1
 8003a44:	d112      	bne.n	8003a6c <ADC_Enable+0x44>
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	681b      	ldr	r3, [r3, #0]
 8003a4c:	2201      	movs	r2, #1
 8003a4e:	4013      	ands	r3, r2
 8003a50:	2b01      	cmp	r3, #1
 8003a52:	d009      	beq.n	8003a68 <ADC_Enable+0x40>
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	68da      	ldr	r2, [r3, #12]
 8003a5a:	2380      	movs	r3, #128	; 0x80
 8003a5c:	021b      	lsls	r3, r3, #8
 8003a5e:	401a      	ands	r2, r3
 8003a60:	2380      	movs	r3, #128	; 0x80
 8003a62:	021b      	lsls	r3, r3, #8
 8003a64:	429a      	cmp	r2, r3
 8003a66:	d101      	bne.n	8003a6c <ADC_Enable+0x44>
 8003a68:	2301      	movs	r3, #1
 8003a6a:	e000      	b.n	8003a6e <ADC_Enable+0x46>
 8003a6c:	2300      	movs	r3, #0
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d14b      	bne.n	8003b0a <ADC_Enable+0xe2>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	689b      	ldr	r3, [r3, #8]
 8003a78:	4a26      	ldr	r2, [pc, #152]	; (8003b14 <ADC_Enable+0xec>)
 8003a7a:	4013      	ands	r3, r2
 8003a7c:	d00d      	beq.n	8003a9a <ADC_Enable+0x72>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a82:	2210      	movs	r2, #16
 8003a84:	431a      	orrs	r2, r3
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	645a      	str	r2, [r3, #68]	; 0x44
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003a8e:	2201      	movs	r2, #1
 8003a90:	431a      	orrs	r2, r3
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	649a      	str	r2, [r3, #72]	; 0x48
      
      return HAL_ERROR;
 8003a96:	2301      	movs	r3, #1
 8003a98:	e038      	b.n	8003b0c <ADC_Enable+0xe4>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	689a      	ldr	r2, [r3, #8]
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	2101      	movs	r1, #1
 8003aa6:	430a      	orrs	r2, r1
 8003aa8:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003aaa:	4b1b      	ldr	r3, [pc, #108]	; (8003b18 <ADC_Enable+0xf0>)
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	491b      	ldr	r1, [pc, #108]	; (8003b1c <ADC_Enable+0xf4>)
 8003ab0:	0018      	movs	r0, r3
 8003ab2:	f7fc fb29 	bl	8000108 <__udivsi3>
 8003ab6:	0003      	movs	r3, r0
 8003ab8:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8003aba:	e002      	b.n	8003ac2 <ADC_Enable+0x9a>
    {
      wait_loop_index--;
 8003abc:	68bb      	ldr	r3, [r7, #8]
 8003abe:	3b01      	subs	r3, #1
 8003ac0:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8003ac2:	68bb      	ldr	r3, [r7, #8]
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d1f9      	bne.n	8003abc <ADC_Enable+0x94>
    }

    /* Get tick count */
    tickstart = HAL_GetTick();
 8003ac8:	f7ff fcde 	bl	8003488 <HAL_GetTick>
 8003acc:	0003      	movs	r3, r0
 8003ace:	60fb      	str	r3, [r7, #12]
    
    /* Wait for ADC effectively enabled */
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8003ad0:	e014      	b.n	8003afc <ADC_Enable+0xd4>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003ad2:	f7ff fcd9 	bl	8003488 <HAL_GetTick>
 8003ad6:	0002      	movs	r2, r0
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	1ad3      	subs	r3, r2, r3
 8003adc:	2b02      	cmp	r3, #2
 8003ade:	d90d      	bls.n	8003afc <ADC_Enable+0xd4>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ae4:	2210      	movs	r2, #16
 8003ae6:	431a      	orrs	r2, r3
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	645a      	str	r2, [r3, #68]	; 0x44
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003af0:	2201      	movs	r2, #1
 8003af2:	431a      	orrs	r2, r3
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	649a      	str	r2, [r3, #72]	; 0x48
      
        return HAL_ERROR;
 8003af8:	2301      	movs	r3, #1
 8003afa:	e007      	b.n	8003b0c <ADC_Enable+0xe4>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	2201      	movs	r2, #1
 8003b04:	4013      	ands	r3, r2
 8003b06:	2b01      	cmp	r3, #1
 8003b08:	d1e3      	bne.n	8003ad2 <ADC_Enable+0xaa>
    }   
    
  }
   
  /* Return HAL status */
  return HAL_OK;
 8003b0a:	2300      	movs	r3, #0
}
 8003b0c:	0018      	movs	r0, r3
 8003b0e:	46bd      	mov	sp, r7
 8003b10:	b004      	add	sp, #16
 8003b12:	bd80      	pop	{r7, pc}
 8003b14:	80000017 	.word	0x80000017
 8003b18:	20000004 	.word	0x20000004
 8003b1c:	000f4240 	.word	0x000f4240

08003b20 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8003b20:	b580      	push	{r7, lr}
 8003b22:	b084      	sub	sp, #16
 8003b24:	af00      	add	r7, sp, #0
 8003b26:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b2c:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b32:	2250      	movs	r2, #80	; 0x50
 8003b34:	4013      	ands	r3, r2
 8003b36:	d140      	bne.n	8003bba <ADC_DMAConvCplt+0x9a>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b3c:	2280      	movs	r2, #128	; 0x80
 8003b3e:	0092      	lsls	r2, r2, #2
 8003b40:	431a      	orrs	r2, r3
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	68da      	ldr	r2, [r3, #12]
 8003b4c:	23c0      	movs	r3, #192	; 0xc0
 8003b4e:	011b      	lsls	r3, r3, #4
 8003b50:	4013      	ands	r3, r2
 8003b52:	d12d      	bne.n	8003bb0 <ADC_DMAConvCplt+0x90>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	6a1b      	ldr	r3, [r3, #32]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d129      	bne.n	8003bb0 <ADC_DMAConvCplt+0x90>
    {
      /* If End of Sequence is reached, disable interrupts */
      if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	2208      	movs	r2, #8
 8003b64:	4013      	ands	r3, r2
 8003b66:	2b08      	cmp	r3, #8
 8003b68:	d122      	bne.n	8003bb0 <ADC_DMAConvCplt+0x90>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	689b      	ldr	r3, [r3, #8]
 8003b70:	2204      	movs	r2, #4
 8003b72:	4013      	ands	r3, r2
 8003b74:	d110      	bne.n	8003b98 <ADC_DMAConvCplt+0x78>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	685a      	ldr	r2, [r3, #4]
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	210c      	movs	r1, #12
 8003b82:	438a      	bics	r2, r1
 8003b84:	605a      	str	r2, [r3, #4]
          
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b8a:	4a11      	ldr	r2, [pc, #68]	; (8003bd0 <ADC_DMAConvCplt+0xb0>)
 8003b8c:	4013      	ands	r3, r2
 8003b8e:	2201      	movs	r2, #1
 8003b90:	431a      	orrs	r2, r3
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	645a      	str	r2, [r3, #68]	; 0x44
 8003b96:	e00b      	b.n	8003bb0 <ADC_DMAConvCplt+0x90>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b9c:	2220      	movs	r2, #32
 8003b9e:	431a      	orrs	r2, r3
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	645a      	str	r2, [r3, #68]	; 0x44
          
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003ba8:	2201      	movs	r2, #1
 8003baa:	431a      	orrs	r2, r3
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	649a      	str	r2, [r3, #72]	; 0x48
        }
      }
    }

    /* Conversion complete callback */
    HAL_ADC_ConvCpltCallback(hadc); 
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	0018      	movs	r0, r3
 8003bb4:	f7ff f9b6 	bl	8002f24 <HAL_ADC_ConvCpltCallback>
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }

}
 8003bb8:	e005      	b.n	8003bc6 <ADC_DMAConvCplt+0xa6>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003bbe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bc0:	687a      	ldr	r2, [r7, #4]
 8003bc2:	0010      	movs	r0, r2
 8003bc4:	4798      	blx	r3
}
 8003bc6:	46c0      	nop			; (mov r8, r8)
 8003bc8:	46bd      	mov	sp, r7
 8003bca:	b004      	add	sp, #16
 8003bcc:	bd80      	pop	{r7, pc}
 8003bce:	46c0      	nop			; (mov r8, r8)
 8003bd0:	fffffefe 	.word	0xfffffefe

08003bd4 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003bd4:	b580      	push	{r7, lr}
 8003bd6:	b084      	sub	sp, #16
 8003bd8:	af00      	add	r7, sp, #0
 8003bda:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003be0:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	0018      	movs	r0, r3
 8003be6:	f7ff fe19 	bl	800381c <HAL_ADC_ConvHalfCpltCallback>
}
 8003bea:	46c0      	nop			; (mov r8, r8)
 8003bec:	46bd      	mov	sp, r7
 8003bee:	b004      	add	sp, #16
 8003bf0:	bd80      	pop	{r7, pc}

08003bf2 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8003bf2:	b580      	push	{r7, lr}
 8003bf4:	b084      	sub	sp, #16
 8003bf6:	af00      	add	r7, sp, #0
 8003bf8:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bfe:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c04:	2240      	movs	r2, #64	; 0x40
 8003c06:	431a      	orrs	r2, r3
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	645a      	str	r2, [r3, #68]	; 0x44
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003c10:	2204      	movs	r2, #4
 8003c12:	431a      	orrs	r2, r3
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	649a      	str	r2, [r3, #72]	; 0x48
  
  /* Error callback */
  HAL_ADC_ErrorCallback(hadc); 
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	0018      	movs	r0, r3
 8003c1c:	f7ff fe06 	bl	800382c <HAL_ADC_ErrorCallback>
}
 8003c20:	46c0      	nop			; (mov r8, r8)
 8003c22:	46bd      	mov	sp, r7
 8003c24:	b004      	add	sp, #16
 8003c26:	bd80      	pop	{r7, pc}

08003c28 <HAL_ADCEx_Calibration_Start>:
  *         HAL_ADC_GetValue() (value on 7 bits: from DR[6;0]).
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 8003c28:	b580      	push	{r7, lr}
 8003c2a:	b086      	sub	sp, #24
 8003c2c:	af00      	add	r7, sp, #0
 8003c2e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003c30:	2317      	movs	r3, #23
 8003c32:	18fb      	adds	r3, r7, r3
 8003c34:	2200      	movs	r2, #0
 8003c36:	701a      	strb	r2, [r3, #0]
  uint32_t tickstart = 0U;
 8003c38:	2300      	movs	r3, #0
 8003c3a:	613b      	str	r3, [r7, #16]
  uint32_t backup_setting_adc_dma_transfer = 0; /* Note: Variable not declared as volatile because register read is already declared as volatile */
 8003c3c:	2300      	movs	r3, #0
 8003c3e:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	2240      	movs	r2, #64	; 0x40
 8003c44:	5c9b      	ldrb	r3, [r3, r2]
 8003c46:	2b01      	cmp	r3, #1
 8003c48:	d101      	bne.n	8003c4e <HAL_ADCEx_Calibration_Start+0x26>
 8003c4a:	2302      	movs	r3, #2
 8003c4c:	e080      	b.n	8003d50 <HAL_ADCEx_Calibration_Start+0x128>
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	2240      	movs	r2, #64	; 0x40
 8003c52:	2101      	movs	r1, #1
 8003c54:	5499      	strb	r1, [r3, r2]
  
  /* Calibration prerequisite: ADC must be disabled. */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	689b      	ldr	r3, [r3, #8]
 8003c5c:	2203      	movs	r2, #3
 8003c5e:	4013      	ands	r3, r2
 8003c60:	2b01      	cmp	r3, #1
 8003c62:	d112      	bne.n	8003c8a <HAL_ADCEx_Calibration_Start+0x62>
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	2201      	movs	r2, #1
 8003c6c:	4013      	ands	r3, r2
 8003c6e:	2b01      	cmp	r3, #1
 8003c70:	d009      	beq.n	8003c86 <HAL_ADCEx_Calibration_Start+0x5e>
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	68da      	ldr	r2, [r3, #12]
 8003c78:	2380      	movs	r3, #128	; 0x80
 8003c7a:	021b      	lsls	r3, r3, #8
 8003c7c:	401a      	ands	r2, r3
 8003c7e:	2380      	movs	r3, #128	; 0x80
 8003c80:	021b      	lsls	r3, r3, #8
 8003c82:	429a      	cmp	r2, r3
 8003c84:	d101      	bne.n	8003c8a <HAL_ADCEx_Calibration_Start+0x62>
 8003c86:	2301      	movs	r3, #1
 8003c88:	e000      	b.n	8003c8c <HAL_ADCEx_Calibration_Start+0x64>
 8003c8a:	2300      	movs	r3, #0
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d14e      	bne.n	8003d2e <HAL_ADCEx_Calibration_Start+0x106>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State, 
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c94:	4a30      	ldr	r2, [pc, #192]	; (8003d58 <HAL_ADCEx_Calibration_Start+0x130>)
 8003c96:	4013      	ands	r3, r2
 8003c98:	2202      	movs	r2, #2
 8003c9a:	431a      	orrs	r2, r3
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	645a      	str	r2, [r3, #68]	; 0x44
    /* Note: Specificity of this STM32 serie: Calibration factor is           */
    /*       available in data register and also transfered by DMA.           */
    /*       To not insert ADC calibration factor among ADC conversion data   */
    /*       in array variable, DMA transfer must be disabled during          */
    /*       calibration.                                                     */
    backup_setting_adc_dma_transfer = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	68db      	ldr	r3, [r3, #12]
 8003ca6:	2203      	movs	r2, #3
 8003ca8:	4013      	ands	r3, r2
 8003caa:	60fb      	str	r3, [r7, #12]
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	68da      	ldr	r2, [r3, #12]
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	2103      	movs	r1, #3
 8003cb8:	438a      	bics	r2, r1
 8003cba:	60da      	str	r2, [r3, #12]

    /* Start ADC calibration */
    hadc->Instance->CR |= ADC_CR_ADCAL;
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	689a      	ldr	r2, [r3, #8]
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	2180      	movs	r1, #128	; 0x80
 8003cc8:	0609      	lsls	r1, r1, #24
 8003cca:	430a      	orrs	r2, r1
 8003ccc:	609a      	str	r2, [r3, #8]

    tickstart = HAL_GetTick();  
 8003cce:	f7ff fbdb 	bl	8003488 <HAL_GetTick>
 8003cd2:	0003      	movs	r3, r0
 8003cd4:	613b      	str	r3, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8003cd6:	e014      	b.n	8003d02 <HAL_ADCEx_Calibration_Start+0xda>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8003cd8:	f7ff fbd6 	bl	8003488 <HAL_GetTick>
 8003cdc:	0002      	movs	r2, r0
 8003cde:	693b      	ldr	r3, [r7, #16]
 8003ce0:	1ad3      	subs	r3, r2, r3
 8003ce2:	2b02      	cmp	r3, #2
 8003ce4:	d90d      	bls.n	8003d02 <HAL_ADCEx_Calibration_Start+0xda>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003cea:	2212      	movs	r2, #18
 8003cec:	4393      	bics	r3, r2
 8003cee:	2210      	movs	r2, #16
 8003cf0:	431a      	orrs	r2, r3
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	645a      	str	r2, [r3, #68]	; 0x44
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	2240      	movs	r2, #64	; 0x40
 8003cfa:	2100      	movs	r1, #0
 8003cfc:	5499      	strb	r1, [r3, r2]
        
        return HAL_ERROR;
 8003cfe:	2301      	movs	r3, #1
 8003d00:	e026      	b.n	8003d50 <HAL_ADCEx_Calibration_Start+0x128>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADCAL))
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	689b      	ldr	r3, [r3, #8]
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	dbe5      	blt.n	8003cd8 <HAL_ADCEx_Calibration_Start+0xb0>
      }
    }
    
    /* Restore ADC DMA transfer request after calibration */
    SET_BIT(hadc->Instance->CFGR1, backup_setting_adc_dma_transfer);
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	68d9      	ldr	r1, [r3, #12]
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	68fa      	ldr	r2, [r7, #12]
 8003d18:	430a      	orrs	r2, r1
 8003d1a:	60da      	str	r2, [r3, #12]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d20:	2203      	movs	r2, #3
 8003d22:	4393      	bics	r3, r2
 8003d24:	2201      	movs	r2, #1
 8003d26:	431a      	orrs	r2, r3
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	645a      	str	r2, [r3, #68]	; 0x44
 8003d2c:	e009      	b.n	8003d42 <HAL_ADCEx_Calibration_Start+0x11a>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d32:	2220      	movs	r2, #32
 8003d34:	431a      	orrs	r2, r3
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	645a      	str	r2, [r3, #68]	; 0x44
    
    tmp_hal_status = HAL_ERROR;
 8003d3a:	2317      	movs	r3, #23
 8003d3c:	18fb      	adds	r3, r7, r3
 8003d3e:	2201      	movs	r2, #1
 8003d40:	701a      	strb	r2, [r3, #0]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	2240      	movs	r2, #64	; 0x40
 8003d46:	2100      	movs	r1, #0
 8003d48:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 8003d4a:	2317      	movs	r3, #23
 8003d4c:	18fb      	adds	r3, r7, r3
 8003d4e:	781b      	ldrb	r3, [r3, #0]
}
 8003d50:	0018      	movs	r0, r3
 8003d52:	46bd      	mov	sp, r7
 8003d54:	b006      	add	sp, #24
 8003d56:	bd80      	pop	{r7, pc}
 8003d58:	fffffefd 	.word	0xfffffefd

08003d5c <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003d5c:	b580      	push	{r7, lr}
 8003d5e:	b082      	sub	sp, #8
 8003d60:	af00      	add	r7, sp, #0
 8003d62:	0002      	movs	r2, r0
 8003d64:	1dfb      	adds	r3, r7, #7
 8003d66:	701a      	strb	r2, [r3, #0]
  NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8003d68:	1dfb      	adds	r3, r7, #7
 8003d6a:	781b      	ldrb	r3, [r3, #0]
 8003d6c:	001a      	movs	r2, r3
 8003d6e:	231f      	movs	r3, #31
 8003d70:	401a      	ands	r2, r3
 8003d72:	4b04      	ldr	r3, [pc, #16]	; (8003d84 <NVIC_EnableIRQ+0x28>)
 8003d74:	2101      	movs	r1, #1
 8003d76:	4091      	lsls	r1, r2
 8003d78:	000a      	movs	r2, r1
 8003d7a:	601a      	str	r2, [r3, #0]
}
 8003d7c:	46c0      	nop			; (mov r8, r8)
 8003d7e:	46bd      	mov	sp, r7
 8003d80:	b002      	add	sp, #8
 8003d82:	bd80      	pop	{r7, pc}
 8003d84:	e000e100 	.word	0xe000e100

08003d88 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003d88:	b590      	push	{r4, r7, lr}
 8003d8a:	b083      	sub	sp, #12
 8003d8c:	af00      	add	r7, sp, #0
 8003d8e:	0002      	movs	r2, r0
 8003d90:	6039      	str	r1, [r7, #0]
 8003d92:	1dfb      	adds	r3, r7, #7
 8003d94:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) < 0)
 8003d96:	1dfb      	adds	r3, r7, #7
 8003d98:	781b      	ldrb	r3, [r3, #0]
 8003d9a:	2b7f      	cmp	r3, #127	; 0x7f
 8003d9c:	d932      	bls.n	8003e04 <NVIC_SetPriority+0x7c>
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003d9e:	4a2f      	ldr	r2, [pc, #188]	; (8003e5c <NVIC_SetPriority+0xd4>)
 8003da0:	1dfb      	adds	r3, r7, #7
 8003da2:	781b      	ldrb	r3, [r3, #0]
 8003da4:	0019      	movs	r1, r3
 8003da6:	230f      	movs	r3, #15
 8003da8:	400b      	ands	r3, r1
 8003daa:	3b08      	subs	r3, #8
 8003dac:	089b      	lsrs	r3, r3, #2
 8003dae:	3306      	adds	r3, #6
 8003db0:	009b      	lsls	r3, r3, #2
 8003db2:	18d3      	adds	r3, r2, r3
 8003db4:	3304      	adds	r3, #4
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	1dfa      	adds	r2, r7, #7
 8003dba:	7812      	ldrb	r2, [r2, #0]
 8003dbc:	0011      	movs	r1, r2
 8003dbe:	2203      	movs	r2, #3
 8003dc0:	400a      	ands	r2, r1
 8003dc2:	00d2      	lsls	r2, r2, #3
 8003dc4:	21ff      	movs	r1, #255	; 0xff
 8003dc6:	4091      	lsls	r1, r2
 8003dc8:	000a      	movs	r2, r1
 8003dca:	43d2      	mvns	r2, r2
 8003dcc:	401a      	ands	r2, r3
 8003dce:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003dd0:	683b      	ldr	r3, [r7, #0]
 8003dd2:	019b      	lsls	r3, r3, #6
 8003dd4:	22ff      	movs	r2, #255	; 0xff
 8003dd6:	401a      	ands	r2, r3
 8003dd8:	1dfb      	adds	r3, r7, #7
 8003dda:	781b      	ldrb	r3, [r3, #0]
 8003ddc:	0018      	movs	r0, r3
 8003dde:	2303      	movs	r3, #3
 8003de0:	4003      	ands	r3, r0
 8003de2:	00db      	lsls	r3, r3, #3
 8003de4:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003de6:	481d      	ldr	r0, [pc, #116]	; (8003e5c <NVIC_SetPriority+0xd4>)
 8003de8:	1dfb      	adds	r3, r7, #7
 8003dea:	781b      	ldrb	r3, [r3, #0]
 8003dec:	001c      	movs	r4, r3
 8003dee:	230f      	movs	r3, #15
 8003df0:	4023      	ands	r3, r4
 8003df2:	3b08      	subs	r3, #8
 8003df4:	089b      	lsrs	r3, r3, #2
 8003df6:	430a      	orrs	r2, r1
 8003df8:	3306      	adds	r3, #6
 8003dfa:	009b      	lsls	r3, r3, #2
 8003dfc:	18c3      	adds	r3, r0, r3
 8003dfe:	3304      	adds	r3, #4
 8003e00:	601a      	str	r2, [r3, #0]
  else
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8003e02:	e027      	b.n	8003e54 <NVIC_SetPriority+0xcc>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003e04:	4a16      	ldr	r2, [pc, #88]	; (8003e60 <NVIC_SetPriority+0xd8>)
 8003e06:	1dfb      	adds	r3, r7, #7
 8003e08:	781b      	ldrb	r3, [r3, #0]
 8003e0a:	b25b      	sxtb	r3, r3
 8003e0c:	089b      	lsrs	r3, r3, #2
 8003e0e:	33c0      	adds	r3, #192	; 0xc0
 8003e10:	009b      	lsls	r3, r3, #2
 8003e12:	589b      	ldr	r3, [r3, r2]
 8003e14:	1dfa      	adds	r2, r7, #7
 8003e16:	7812      	ldrb	r2, [r2, #0]
 8003e18:	0011      	movs	r1, r2
 8003e1a:	2203      	movs	r2, #3
 8003e1c:	400a      	ands	r2, r1
 8003e1e:	00d2      	lsls	r2, r2, #3
 8003e20:	21ff      	movs	r1, #255	; 0xff
 8003e22:	4091      	lsls	r1, r2
 8003e24:	000a      	movs	r2, r1
 8003e26:	43d2      	mvns	r2, r2
 8003e28:	401a      	ands	r2, r3
 8003e2a:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003e2c:	683b      	ldr	r3, [r7, #0]
 8003e2e:	019b      	lsls	r3, r3, #6
 8003e30:	22ff      	movs	r2, #255	; 0xff
 8003e32:	401a      	ands	r2, r3
 8003e34:	1dfb      	adds	r3, r7, #7
 8003e36:	781b      	ldrb	r3, [r3, #0]
 8003e38:	0018      	movs	r0, r3
 8003e3a:	2303      	movs	r3, #3
 8003e3c:	4003      	ands	r3, r0
 8003e3e:	00db      	lsls	r3, r3, #3
 8003e40:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003e42:	4807      	ldr	r0, [pc, #28]	; (8003e60 <NVIC_SetPriority+0xd8>)
 8003e44:	1dfb      	adds	r3, r7, #7
 8003e46:	781b      	ldrb	r3, [r3, #0]
 8003e48:	b25b      	sxtb	r3, r3
 8003e4a:	089b      	lsrs	r3, r3, #2
 8003e4c:	430a      	orrs	r2, r1
 8003e4e:	33c0      	adds	r3, #192	; 0xc0
 8003e50:	009b      	lsls	r3, r3, #2
 8003e52:	501a      	str	r2, [r3, r0]
}
 8003e54:	46c0      	nop			; (mov r8, r8)
 8003e56:	46bd      	mov	sp, r7
 8003e58:	b003      	add	sp, #12
 8003e5a:	bd90      	pop	{r4, r7, pc}
 8003e5c:	e000ed00 	.word	0xe000ed00
 8003e60:	e000e100 	.word	0xe000e100

08003e64 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003e64:	b580      	push	{r7, lr}
 8003e66:	b082      	sub	sp, #8
 8003e68:	af00      	add	r7, sp, #0
 8003e6a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	1e5a      	subs	r2, r3, #1
 8003e70:	2380      	movs	r3, #128	; 0x80
 8003e72:	045b      	lsls	r3, r3, #17
 8003e74:	429a      	cmp	r2, r3
 8003e76:	d301      	bcc.n	8003e7c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003e78:	2301      	movs	r3, #1
 8003e7a:	e010      	b.n	8003e9e <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003e7c:	4b0a      	ldr	r3, [pc, #40]	; (8003ea8 <SysTick_Config+0x44>)
 8003e7e:	687a      	ldr	r2, [r7, #4]
 8003e80:	3a01      	subs	r2, #1
 8003e82:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003e84:	2301      	movs	r3, #1
 8003e86:	425b      	negs	r3, r3
 8003e88:	2103      	movs	r1, #3
 8003e8a:	0018      	movs	r0, r3
 8003e8c:	f7ff ff7c 	bl	8003d88 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003e90:	4b05      	ldr	r3, [pc, #20]	; (8003ea8 <SysTick_Config+0x44>)
 8003e92:	2200      	movs	r2, #0
 8003e94:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003e96:	4b04      	ldr	r3, [pc, #16]	; (8003ea8 <SysTick_Config+0x44>)
 8003e98:	2207      	movs	r2, #7
 8003e9a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003e9c:	2300      	movs	r3, #0
}
 8003e9e:	0018      	movs	r0, r3
 8003ea0:	46bd      	mov	sp, r7
 8003ea2:	b002      	add	sp, #8
 8003ea4:	bd80      	pop	{r7, pc}
 8003ea6:	46c0      	nop			; (mov r8, r8)
 8003ea8:	e000e010 	.word	0xe000e010

08003eac <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003eac:	b580      	push	{r7, lr}
 8003eae:	b084      	sub	sp, #16
 8003eb0:	af00      	add	r7, sp, #0
 8003eb2:	60b9      	str	r1, [r7, #8]
 8003eb4:	607a      	str	r2, [r7, #4]
 8003eb6:	210f      	movs	r1, #15
 8003eb8:	187b      	adds	r3, r7, r1
 8003eba:	1c02      	adds	r2, r0, #0
 8003ebc:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8003ebe:	68ba      	ldr	r2, [r7, #8]
 8003ec0:	187b      	adds	r3, r7, r1
 8003ec2:	781b      	ldrb	r3, [r3, #0]
 8003ec4:	b25b      	sxtb	r3, r3
 8003ec6:	0011      	movs	r1, r2
 8003ec8:	0018      	movs	r0, r3
 8003eca:	f7ff ff5d 	bl	8003d88 <NVIC_SetPriority>
}
 8003ece:	46c0      	nop			; (mov r8, r8)
 8003ed0:	46bd      	mov	sp, r7
 8003ed2:	b004      	add	sp, #16
 8003ed4:	bd80      	pop	{r7, pc}

08003ed6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003ed6:	b580      	push	{r7, lr}
 8003ed8:	b082      	sub	sp, #8
 8003eda:	af00      	add	r7, sp, #0
 8003edc:	0002      	movs	r2, r0
 8003ede:	1dfb      	adds	r3, r7, #7
 8003ee0:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003ee2:	1dfb      	adds	r3, r7, #7
 8003ee4:	781b      	ldrb	r3, [r3, #0]
 8003ee6:	b25b      	sxtb	r3, r3
 8003ee8:	0018      	movs	r0, r3
 8003eea:	f7ff ff37 	bl	8003d5c <NVIC_EnableIRQ>
}
 8003eee:	46c0      	nop			; (mov r8, r8)
 8003ef0:	46bd      	mov	sp, r7
 8003ef2:	b002      	add	sp, #8
 8003ef4:	bd80      	pop	{r7, pc}

08003ef6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003ef6:	b580      	push	{r7, lr}
 8003ef8:	b082      	sub	sp, #8
 8003efa:	af00      	add	r7, sp, #0
 8003efc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	0018      	movs	r0, r3
 8003f02:	f7ff ffaf 	bl	8003e64 <SysTick_Config>
 8003f06:	0003      	movs	r3, r0
}
 8003f08:	0018      	movs	r0, r3
 8003f0a:	46bd      	mov	sp, r7
 8003f0c:	b002      	add	sp, #8
 8003f0e:	bd80      	pop	{r7, pc}

08003f10 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 8003f10:	b580      	push	{r7, lr}
 8003f12:	b084      	sub	sp, #16
 8003f14:	af00      	add	r7, sp, #0
 8003f16:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003f18:	2300      	movs	r3, #0
 8003f1a:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d101      	bne.n	8003f26 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8003f22:	2301      	movs	r3, #1
 8003f24:	e042      	b.n	8003fac <HAL_DMA_Init+0x9c>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	2221      	movs	r2, #33	; 0x21
 8003f2a:	2102      	movs	r1, #2
 8003f2c:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	4a1e      	ldr	r2, [pc, #120]	; (8003fb4 <HAL_DMA_Init+0xa4>)
 8003f3a:	4013      	ands	r3, r2
 8003f3c:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8003f46:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	68db      	ldr	r3, [r3, #12]
 8003f4c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003f52:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	695b      	ldr	r3, [r3, #20]
 8003f58:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003f5e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	69db      	ldr	r3, [r3, #28]
 8003f64:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003f66:	68fa      	ldr	r2, [r7, #12]
 8003f68:	4313      	orrs	r3, r2
 8003f6a:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	68fa      	ldr	r2, [r7, #12]
 8003f72:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	0018      	movs	r0, r3
 8003f78:	f000 f952 	bl	8004220 <DMA_CalcBaseAndBitshift>
  
  /* Clean callbacks */
  hdma->XferCpltCallback = NULL;
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	2200      	movs	r2, #0
 8003f80:	629a      	str	r2, [r3, #40]	; 0x28
  hdma->XferHalfCpltCallback = NULL;
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	2200      	movs	r2, #0
 8003f86:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma->XferErrorCallback = NULL;
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	2200      	movs	r2, #0
 8003f8c:	631a      	str	r2, [r3, #48]	; 0x30
  hdma->XferAbortCallback = NULL;
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	2200      	movs	r2, #0
 8003f92:	635a      	str	r2, [r3, #52]	; 0x34
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	2200      	movs	r2, #0
 8003f98:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	2221      	movs	r2, #33	; 0x21
 8003f9e:	2101      	movs	r1, #1
 8003fa0:	5499      	strb	r1, [r3, r2]
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	2220      	movs	r2, #32
 8003fa6:	2100      	movs	r1, #0
 8003fa8:	5499      	strb	r1, [r3, r2]
  
  return HAL_OK;
 8003faa:	2300      	movs	r3, #0
}  
 8003fac:	0018      	movs	r0, r3
 8003fae:	46bd      	mov	sp, r7
 8003fb0:	b004      	add	sp, #16
 8003fb2:	bd80      	pop	{r7, pc}
 8003fb4:	ffffc00f 	.word	0xffffc00f

08003fb8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003fb8:	b580      	push	{r7, lr}
 8003fba:	b086      	sub	sp, #24
 8003fbc:	af00      	add	r7, sp, #0
 8003fbe:	60f8      	str	r0, [r7, #12]
 8003fc0:	60b9      	str	r1, [r7, #8]
 8003fc2:	607a      	str	r2, [r7, #4]
 8003fc4:	603b      	str	r3, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 8003fc6:	2317      	movs	r3, #23
 8003fc8:	18fb      	adds	r3, r7, r3
 8003fca:	2200      	movs	r2, #0
 8003fcc:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Process locked */
  __HAL_LOCK(hdma);
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	2220      	movs	r2, #32
 8003fd2:	5c9b      	ldrb	r3, [r3, r2]
 8003fd4:	2b01      	cmp	r3, #1
 8003fd6:	d101      	bne.n	8003fdc <HAL_DMA_Start_IT+0x24>
 8003fd8:	2302      	movs	r3, #2
 8003fda:	e04f      	b.n	800407c <HAL_DMA_Start_IT+0xc4>
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	2220      	movs	r2, #32
 8003fe0:	2101      	movs	r1, #1
 8003fe2:	5499      	strb	r1, [r3, r2]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	2221      	movs	r2, #33	; 0x21
 8003fe8:	5c9b      	ldrb	r3, [r3, r2]
 8003fea:	b2db      	uxtb	r3, r3
 8003fec:	2b01      	cmp	r3, #1
 8003fee:	d13a      	bne.n	8004066 <HAL_DMA_Start_IT+0xae>
  {
  	/* Change DMA peripheral state */  
  	hdma->State = HAL_DMA_STATE_BUSY;
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	2221      	movs	r2, #33	; 0x21
 8003ff4:	2102      	movs	r1, #2
 8003ff6:	5499      	strb	r1, [r3, r2]
  	
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	2200      	movs	r2, #0
 8003ffc:	639a      	str	r2, [r3, #56]	; 0x38
  	
  	/* Disable the peripheral */
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	681a      	ldr	r2, [r3, #0]
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	2101      	movs	r1, #1
 800400a:	438a      	bics	r2, r1
 800400c:	601a      	str	r2, [r3, #0]
  	
  	/* Configure the source, destination address and the data length */  
  	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800400e:	683b      	ldr	r3, [r7, #0]
 8004010:	687a      	ldr	r2, [r7, #4]
 8004012:	68b9      	ldr	r1, [r7, #8]
 8004014:	68f8      	ldr	r0, [r7, #12]
 8004016:	f000 f8d7 	bl	80041c8 <DMA_SetConfig>
  	
  	/* Enable the transfer complete, & transfer error interrupts */
  	/* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800401e:	2b00      	cmp	r3, #0
 8004020:	d008      	beq.n	8004034 <HAL_DMA_Start_IT+0x7c>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	681a      	ldr	r2, [r3, #0]
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	210e      	movs	r1, #14
 800402e:	430a      	orrs	r2, r1
 8004030:	601a      	str	r2, [r3, #0]
 8004032:	e00f      	b.n	8004054 <HAL_DMA_Start_IT+0x9c>
    }
  	else
  	{
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	681a      	ldr	r2, [r3, #0]
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	210a      	movs	r1, #10
 8004040:	430a      	orrs	r2, r1
 8004042:	601a      	str	r2, [r3, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	681a      	ldr	r2, [r3, #0]
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	2104      	movs	r1, #4
 8004050:	438a      	bics	r2, r1
 8004052:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Enable the Peripheral */
  	hdma->Instance->CCR |= DMA_CCR_EN;
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	681a      	ldr	r2, [r3, #0]
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	2101      	movs	r1, #1
 8004060:	430a      	orrs	r2, r1
 8004062:	601a      	str	r2, [r3, #0]
 8004064:	e007      	b.n	8004076 <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
  	/* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	2220      	movs	r2, #32
 800406a:	2100      	movs	r1, #0
 800406c:	5499      	strb	r1, [r3, r2]
  
    /* Remain BUSY */
    status = HAL_BUSY;
 800406e:	2317      	movs	r3, #23
 8004070:	18fb      	adds	r3, r7, r3
 8004072:	2202      	movs	r2, #2
 8004074:	701a      	strb	r2, [r3, #0]
  }     
  
  return status;    
 8004076:	2317      	movs	r3, #23
 8004078:	18fb      	adds	r3, r7, r3
 800407a:	781b      	ldrb	r3, [r3, #0]
} 
 800407c:	0018      	movs	r0, r3
 800407e:	46bd      	mov	sp, r7
 8004080:	b006      	add	sp, #24
 8004082:	bd80      	pop	{r7, pc}

08004084 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004084:	b580      	push	{r7, lr}
 8004086:	b084      	sub	sp, #16
 8004088:	af00      	add	r7, sp, #0
 800408a:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040a0:	2204      	movs	r2, #4
 80040a2:	409a      	lsls	r2, r3
 80040a4:	0013      	movs	r3, r2
 80040a6:	68fa      	ldr	r2, [r7, #12]
 80040a8:	4013      	ands	r3, r2
 80040aa:	d024      	beq.n	80040f6 <HAL_DMA_IRQHandler+0x72>
 80040ac:	68bb      	ldr	r3, [r7, #8]
 80040ae:	2204      	movs	r2, #4
 80040b0:	4013      	ands	r3, r2
 80040b2:	d020      	beq.n	80040f6 <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	2220      	movs	r2, #32
 80040bc:	4013      	ands	r3, r2
 80040be:	d107      	bne.n	80040d0 <HAL_DMA_IRQHandler+0x4c>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	681a      	ldr	r2, [r3, #0]
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	2104      	movs	r1, #4
 80040cc:	438a      	bics	r2, r1
 80040ce:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80040d8:	2104      	movs	r1, #4
 80040da:	4091      	lsls	r1, r2
 80040dc:	000a      	movs	r2, r1
 80040de:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d100      	bne.n	80040ea <HAL_DMA_IRQHandler+0x66>
 80040e8:	e06a      	b.n	80041c0 <HAL_DMA_IRQHandler+0x13c>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040ee:	687a      	ldr	r2, [r7, #4]
 80040f0:	0010      	movs	r0, r2
 80040f2:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 80040f4:	e064      	b.n	80041c0 <HAL_DMA_IRQHandler+0x13c>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040fa:	2202      	movs	r2, #2
 80040fc:	409a      	lsls	r2, r3
 80040fe:	0013      	movs	r3, r2
 8004100:	68fa      	ldr	r2, [r7, #12]
 8004102:	4013      	ands	r3, r2
 8004104:	d02b      	beq.n	800415e <HAL_DMA_IRQHandler+0xda>
 8004106:	68bb      	ldr	r3, [r7, #8]
 8004108:	2202      	movs	r2, #2
 800410a:	4013      	ands	r3, r2
 800410c:	d027      	beq.n	800415e <HAL_DMA_IRQHandler+0xda>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	2220      	movs	r2, #32
 8004116:	4013      	ands	r3, r2
 8004118:	d10b      	bne.n	8004132 <HAL_DMA_IRQHandler+0xae>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	681a      	ldr	r2, [r3, #0]
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	210a      	movs	r1, #10
 8004126:	438a      	bics	r2, r1
 8004128:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	2221      	movs	r2, #33	; 0x21
 800412e:	2101      	movs	r1, #1
 8004130:	5499      	strb	r1, [r3, r2]
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800413a:	2102      	movs	r1, #2
 800413c:	4091      	lsls	r1, r2
 800413e:	000a      	movs	r2, r1
 8004140:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	2220      	movs	r2, #32
 8004146:	2100      	movs	r1, #0
 8004148:	5499      	strb	r1, [r3, r2]
  	
  	if(hdma->XferCpltCallback != NULL)
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800414e:	2b00      	cmp	r3, #0
 8004150:	d036      	beq.n	80041c0 <HAL_DMA_IRQHandler+0x13c>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004156:	687a      	ldr	r2, [r7, #4]
 8004158:	0010      	movs	r0, r2
 800415a:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 800415c:	e030      	b.n	80041c0 <HAL_DMA_IRQHandler+0x13c>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004162:	2208      	movs	r2, #8
 8004164:	409a      	lsls	r2, r3
 8004166:	0013      	movs	r3, r2
 8004168:	68fa      	ldr	r2, [r7, #12]
 800416a:	4013      	ands	r3, r2
 800416c:	d028      	beq.n	80041c0 <HAL_DMA_IRQHandler+0x13c>
 800416e:	68bb      	ldr	r3, [r7, #8]
 8004170:	2208      	movs	r2, #8
 8004172:	4013      	ands	r3, r2
 8004174:	d024      	beq.n	80041c0 <HAL_DMA_IRQHandler+0x13c>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	681a      	ldr	r2, [r3, #0]
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	210e      	movs	r1, #14
 8004182:	438a      	bics	r2, r1
 8004184:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800418e:	2101      	movs	r1, #1
 8004190:	4091      	lsls	r1, r2
 8004192:	000a      	movs	r2, r1
 8004194:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	2201      	movs	r2, #1
 800419a:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	2221      	movs	r2, #33	; 0x21
 80041a0:	2101      	movs	r1, #1
 80041a2:	5499      	strb	r1, [r3, r2]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	2220      	movs	r2, #32
 80041a8:	2100      	movs	r1, #0
 80041aa:	5499      	strb	r1, [r3, r2]
    
    if(hdma->XferErrorCallback != NULL)
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d005      	beq.n	80041c0 <HAL_DMA_IRQHandler+0x13c>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041b8:	687a      	ldr	r2, [r7, #4]
 80041ba:	0010      	movs	r0, r2
 80041bc:	4798      	blx	r3
    }
   }
}  
 80041be:	e7ff      	b.n	80041c0 <HAL_DMA_IRQHandler+0x13c>
 80041c0:	46c0      	nop			; (mov r8, r8)
 80041c2:	46bd      	mov	sp, r7
 80041c4:	b004      	add	sp, #16
 80041c6:	bd80      	pop	{r7, pc}

080041c8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80041c8:	b580      	push	{r7, lr}
 80041ca:	b084      	sub	sp, #16
 80041cc:	af00      	add	r7, sp, #0
 80041ce:	60f8      	str	r0, [r7, #12]
 80041d0:	60b9      	str	r1, [r7, #8]
 80041d2:	607a      	str	r2, [r7, #4]
 80041d4:	603b      	str	r3, [r7, #0]
	/* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80041de:	2101      	movs	r1, #1
 80041e0:	4091      	lsls	r1, r2
 80041e2:	000a      	movs	r2, r1
 80041e4:	605a      	str	r2, [r3, #4]
  
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	683a      	ldr	r2, [r7, #0]
 80041ec:	605a      	str	r2, [r3, #4]
  
  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	685b      	ldr	r3, [r3, #4]
 80041f2:	2b10      	cmp	r3, #16
 80041f4:	d108      	bne.n	8004208 <DMA_SetConfig+0x40>
  {   
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	687a      	ldr	r2, [r7, #4]
 80041fc:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	68ba      	ldr	r2, [r7, #8]
 8004204:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8004206:	e007      	b.n	8004218 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	68ba      	ldr	r2, [r7, #8]
 800420e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	687a      	ldr	r2, [r7, #4]
 8004216:	60da      	str	r2, [r3, #12]
}
 8004218:	46c0      	nop			; (mov r8, r8)
 800421a:	46bd      	mov	sp, r7
 800421c:	b004      	add	sp, #16
 800421e:	bd80      	pop	{r7, pc}

08004220 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004220:	b580      	push	{r7, lr}
 8004222:	b082      	sub	sp, #8
 8004224:	af00      	add	r7, sp, #0
 8004226:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	4a08      	ldr	r2, [pc, #32]	; (8004250 <DMA_CalcBaseAndBitshift+0x30>)
 800422e:	4694      	mov	ip, r2
 8004230:	4463      	add	r3, ip
 8004232:	2114      	movs	r1, #20
 8004234:	0018      	movs	r0, r3
 8004236:	f7fb ff67 	bl	8000108 <__udivsi3>
 800423a:	0003      	movs	r3, r0
 800423c:	009a      	lsls	r2, r3, #2
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	4a03      	ldr	r2, [pc, #12]	; (8004254 <DMA_CalcBaseAndBitshift+0x34>)
 8004246:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
}
 8004248:	46c0      	nop			; (mov r8, r8)
 800424a:	46bd      	mov	sp, r7
 800424c:	b002      	add	sp, #8
 800424e:	bd80      	pop	{r7, pc}
 8004250:	bffdfff8 	.word	0xbffdfff8
 8004254:	40020000 	.word	0x40020000

08004258 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 8004258:	b580      	push	{r7, lr}
 800425a:	b086      	sub	sp, #24
 800425c:	af00      	add	r7, sp, #0
 800425e:	6078      	str	r0, [r7, #4]
 8004260:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8004262:	2300      	movs	r3, #0
 8004264:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004266:	2300      	movs	r3, #0
 8004268:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 800426a:	2300      	movs	r3, #0
 800426c:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull)); 

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 800426e:	e14f      	b.n	8004510 <HAL_GPIO_Init+0x2b8>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8004270:	683b      	ldr	r3, [r7, #0]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	2101      	movs	r1, #1
 8004276:	697a      	ldr	r2, [r7, #20]
 8004278:	4091      	lsls	r1, r2
 800427a:	000a      	movs	r2, r1
 800427c:	4013      	ands	r3, r2
 800427e:	60fb      	str	r3, [r7, #12]
    
    if(iocurrent)
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	2b00      	cmp	r3, #0
 8004284:	d100      	bne.n	8004288 <HAL_GPIO_Init+0x30>
 8004286:	e140      	b.n	800450a <HAL_GPIO_Init+0x2b2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD)) 
 8004288:	683b      	ldr	r3, [r7, #0]
 800428a:	685b      	ldr	r3, [r3, #4]
 800428c:	2b02      	cmp	r3, #2
 800428e:	d003      	beq.n	8004298 <HAL_GPIO_Init+0x40>
 8004290:	683b      	ldr	r3, [r7, #0]
 8004292:	685b      	ldr	r3, [r3, #4]
 8004294:	2b12      	cmp	r3, #18
 8004296:	d123      	bne.n	80042e0 <HAL_GPIO_Init+0x88>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        
        /* Configure Alternate function mapped with the current IO */ 
        temp = GPIOx->AFR[position >> 3];
 8004298:	697b      	ldr	r3, [r7, #20]
 800429a:	08da      	lsrs	r2, r3, #3
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	3208      	adds	r2, #8
 80042a0:	0092      	lsls	r2, r2, #2
 80042a2:	58d3      	ldr	r3, [r2, r3]
 80042a4:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;      
 80042a6:	697b      	ldr	r3, [r7, #20]
 80042a8:	2207      	movs	r2, #7
 80042aa:	4013      	ands	r3, r2
 80042ac:	009b      	lsls	r3, r3, #2
 80042ae:	220f      	movs	r2, #15
 80042b0:	409a      	lsls	r2, r3
 80042b2:	0013      	movs	r3, r2
 80042b4:	43da      	mvns	r2, r3
 80042b6:	693b      	ldr	r3, [r7, #16]
 80042b8:	4013      	ands	r3, r2
 80042ba:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));       
 80042bc:	683b      	ldr	r3, [r7, #0]
 80042be:	691a      	ldr	r2, [r3, #16]
 80042c0:	697b      	ldr	r3, [r7, #20]
 80042c2:	2107      	movs	r1, #7
 80042c4:	400b      	ands	r3, r1
 80042c6:	009b      	lsls	r3, r3, #2
 80042c8:	409a      	lsls	r2, r3
 80042ca:	0013      	movs	r3, r2
 80042cc:	693a      	ldr	r2, [r7, #16]
 80042ce:	4313      	orrs	r3, r2
 80042d0:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80042d2:	697b      	ldr	r3, [r7, #20]
 80042d4:	08da      	lsrs	r2, r3, #3
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	3208      	adds	r2, #8
 80042da:	0092      	lsls	r2, r2, #2
 80042dc:	6939      	ldr	r1, [r7, #16]
 80042de:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	613b      	str	r3, [r7, #16]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2U));   
 80042e6:	697b      	ldr	r3, [r7, #20]
 80042e8:	005b      	lsls	r3, r3, #1
 80042ea:	2203      	movs	r2, #3
 80042ec:	409a      	lsls	r2, r3
 80042ee:	0013      	movs	r3, r2
 80042f0:	43da      	mvns	r2, r3
 80042f2:	693b      	ldr	r3, [r7, #16]
 80042f4:	4013      	ands	r3, r2
 80042f6:	613b      	str	r3, [r7, #16]
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80042f8:	683b      	ldr	r3, [r7, #0]
 80042fa:	685b      	ldr	r3, [r3, #4]
 80042fc:	2203      	movs	r2, #3
 80042fe:	401a      	ands	r2, r3
 8004300:	697b      	ldr	r3, [r7, #20]
 8004302:	005b      	lsls	r3, r3, #1
 8004304:	409a      	lsls	r2, r3
 8004306:	0013      	movs	r3, r2
 8004308:	693a      	ldr	r2, [r7, #16]
 800430a:	4313      	orrs	r3, r2
 800430c:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	693a      	ldr	r2, [r7, #16]
 8004312:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004314:	683b      	ldr	r3, [r7, #0]
 8004316:	685b      	ldr	r3, [r3, #4]
 8004318:	2b01      	cmp	r3, #1
 800431a:	d00b      	beq.n	8004334 <HAL_GPIO_Init+0xdc>
 800431c:	683b      	ldr	r3, [r7, #0]
 800431e:	685b      	ldr	r3, [r3, #4]
 8004320:	2b02      	cmp	r3, #2
 8004322:	d007      	beq.n	8004334 <HAL_GPIO_Init+0xdc>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004324:	683b      	ldr	r3, [r7, #0]
 8004326:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004328:	2b11      	cmp	r3, #17
 800432a:	d003      	beq.n	8004334 <HAL_GPIO_Init+0xdc>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800432c:	683b      	ldr	r3, [r7, #0]
 800432e:	685b      	ldr	r3, [r3, #4]
 8004330:	2b12      	cmp	r3, #18
 8004332:	d130      	bne.n	8004396 <HAL_GPIO_Init+0x13e>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	689b      	ldr	r3, [r3, #8]
 8004338:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800433a:	697b      	ldr	r3, [r7, #20]
 800433c:	005b      	lsls	r3, r3, #1
 800433e:	2203      	movs	r2, #3
 8004340:	409a      	lsls	r2, r3
 8004342:	0013      	movs	r3, r2
 8004344:	43da      	mvns	r2, r3
 8004346:	693b      	ldr	r3, [r7, #16]
 8004348:	4013      	ands	r3, r2
 800434a:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, GPIO_Init->Speed << (position * 2U));
 800434c:	683b      	ldr	r3, [r7, #0]
 800434e:	68da      	ldr	r2, [r3, #12]
 8004350:	697b      	ldr	r3, [r7, #20]
 8004352:	005b      	lsls	r3, r3, #1
 8004354:	409a      	lsls	r2, r3
 8004356:	0013      	movs	r3, r2
 8004358:	693a      	ldr	r2, [r7, #16]
 800435a:	4313      	orrs	r3, r2
 800435c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	693a      	ldr	r2, [r7, #16]
 8004362:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	685b      	ldr	r3, [r3, #4]
 8004368:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 800436a:	2201      	movs	r2, #1
 800436c:	697b      	ldr	r3, [r7, #20]
 800436e:	409a      	lsls	r2, r3
 8004370:	0013      	movs	r3, r2
 8004372:	43da      	mvns	r2, r3
 8004374:	693b      	ldr	r3, [r7, #16]
 8004376:	4013      	ands	r3, r2
 8004378:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, ((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800437a:	683b      	ldr	r3, [r7, #0]
 800437c:	685b      	ldr	r3, [r3, #4]
 800437e:	091b      	lsrs	r3, r3, #4
 8004380:	2201      	movs	r2, #1
 8004382:	401a      	ands	r2, r3
 8004384:	697b      	ldr	r3, [r7, #20]
 8004386:	409a      	lsls	r2, r3
 8004388:	0013      	movs	r3, r2
 800438a:	693a      	ldr	r2, [r7, #16]
 800438c:	4313      	orrs	r3, r2
 800438e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	693a      	ldr	r2, [r7, #16]
 8004394:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	68db      	ldr	r3, [r3, #12]
 800439a:	613b      	str	r3, [r7, #16]
      CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2U));
 800439c:	697b      	ldr	r3, [r7, #20]
 800439e:	005b      	lsls	r3, r3, #1
 80043a0:	2203      	movs	r2, #3
 80043a2:	409a      	lsls	r2, r3
 80043a4:	0013      	movs	r3, r2
 80043a6:	43da      	mvns	r2, r3
 80043a8:	693b      	ldr	r3, [r7, #16]
 80043aa:	4013      	ands	r3, r2
 80043ac:	613b      	str	r3, [r7, #16]
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 80043ae:	683b      	ldr	r3, [r7, #0]
 80043b0:	689a      	ldr	r2, [r3, #8]
 80043b2:	697b      	ldr	r3, [r7, #20]
 80043b4:	005b      	lsls	r3, r3, #1
 80043b6:	409a      	lsls	r2, r3
 80043b8:	0013      	movs	r3, r2
 80043ba:	693a      	ldr	r2, [r7, #16]
 80043bc:	4313      	orrs	r3, r2
 80043be:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	693a      	ldr	r2, [r7, #16]
 80043c4:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 80043c6:	683b      	ldr	r3, [r7, #0]
 80043c8:	685a      	ldr	r2, [r3, #4]
 80043ca:	2380      	movs	r3, #128	; 0x80
 80043cc:	055b      	lsls	r3, r3, #21
 80043ce:	4013      	ands	r3, r2
 80043d0:	d100      	bne.n	80043d4 <HAL_GPIO_Init+0x17c>
 80043d2:	e09a      	b.n	800450a <HAL_GPIO_Init+0x2b2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80043d4:	4b54      	ldr	r3, [pc, #336]	; (8004528 <HAL_GPIO_Init+0x2d0>)
 80043d6:	699a      	ldr	r2, [r3, #24]
 80043d8:	4b53      	ldr	r3, [pc, #332]	; (8004528 <HAL_GPIO_Init+0x2d0>)
 80043da:	2101      	movs	r1, #1
 80043dc:	430a      	orrs	r2, r1
 80043de:	619a      	str	r2, [r3, #24]
 80043e0:	4b51      	ldr	r3, [pc, #324]	; (8004528 <HAL_GPIO_Init+0x2d0>)
 80043e2:	699b      	ldr	r3, [r3, #24]
 80043e4:	2201      	movs	r2, #1
 80043e6:	4013      	ands	r3, r2
 80043e8:	60bb      	str	r3, [r7, #8]
 80043ea:	68bb      	ldr	r3, [r7, #8]
  
        temp = SYSCFG->EXTICR[position >> 2];
 80043ec:	4a4f      	ldr	r2, [pc, #316]	; (800452c <HAL_GPIO_Init+0x2d4>)
 80043ee:	697b      	ldr	r3, [r7, #20]
 80043f0:	089b      	lsrs	r3, r3, #2
 80043f2:	3302      	adds	r3, #2
 80043f4:	009b      	lsls	r3, r3, #2
 80043f6:	589b      	ldr	r3, [r3, r2]
 80043f8:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 80043fa:	697b      	ldr	r3, [r7, #20]
 80043fc:	2203      	movs	r2, #3
 80043fe:	4013      	ands	r3, r2
 8004400:	009b      	lsls	r3, r3, #2
 8004402:	220f      	movs	r2, #15
 8004404:	409a      	lsls	r2, r3
 8004406:	0013      	movs	r3, r2
 8004408:	43da      	mvns	r2, r3
 800440a:	693b      	ldr	r3, [r7, #16]
 800440c:	4013      	ands	r3, r2
 800440e:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004410:	687a      	ldr	r2, [r7, #4]
 8004412:	2390      	movs	r3, #144	; 0x90
 8004414:	05db      	lsls	r3, r3, #23
 8004416:	429a      	cmp	r2, r3
 8004418:	d013      	beq.n	8004442 <HAL_GPIO_Init+0x1ea>
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	4a44      	ldr	r2, [pc, #272]	; (8004530 <HAL_GPIO_Init+0x2d8>)
 800441e:	4293      	cmp	r3, r2
 8004420:	d00d      	beq.n	800443e <HAL_GPIO_Init+0x1e6>
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	4a43      	ldr	r2, [pc, #268]	; (8004534 <HAL_GPIO_Init+0x2dc>)
 8004426:	4293      	cmp	r3, r2
 8004428:	d007      	beq.n	800443a <HAL_GPIO_Init+0x1e2>
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	4a42      	ldr	r2, [pc, #264]	; (8004538 <HAL_GPIO_Init+0x2e0>)
 800442e:	4293      	cmp	r3, r2
 8004430:	d101      	bne.n	8004436 <HAL_GPIO_Init+0x1de>
 8004432:	2303      	movs	r3, #3
 8004434:	e006      	b.n	8004444 <HAL_GPIO_Init+0x1ec>
 8004436:	2305      	movs	r3, #5
 8004438:	e004      	b.n	8004444 <HAL_GPIO_Init+0x1ec>
 800443a:	2302      	movs	r3, #2
 800443c:	e002      	b.n	8004444 <HAL_GPIO_Init+0x1ec>
 800443e:	2301      	movs	r3, #1
 8004440:	e000      	b.n	8004444 <HAL_GPIO_Init+0x1ec>
 8004442:	2300      	movs	r3, #0
 8004444:	697a      	ldr	r2, [r7, #20]
 8004446:	2103      	movs	r1, #3
 8004448:	400a      	ands	r2, r1
 800444a:	0092      	lsls	r2, r2, #2
 800444c:	4093      	lsls	r3, r2
 800444e:	693a      	ldr	r2, [r7, #16]
 8004450:	4313      	orrs	r3, r2
 8004452:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 8004454:	4935      	ldr	r1, [pc, #212]	; (800452c <HAL_GPIO_Init+0x2d4>)
 8004456:	697b      	ldr	r3, [r7, #20]
 8004458:	089b      	lsrs	r3, r3, #2
 800445a:	3302      	adds	r3, #2
 800445c:	009b      	lsls	r3, r3, #2
 800445e:	693a      	ldr	r2, [r7, #16]
 8004460:	505a      	str	r2, [r3, r1]
                  
        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004462:	4b36      	ldr	r3, [pc, #216]	; (800453c <HAL_GPIO_Init+0x2e4>)
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	43da      	mvns	r2, r3
 800446c:	693b      	ldr	r3, [r7, #16]
 800446e:	4013      	ands	r3, r2
 8004470:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004472:	683b      	ldr	r3, [r7, #0]
 8004474:	685a      	ldr	r2, [r3, #4]
 8004476:	2380      	movs	r3, #128	; 0x80
 8004478:	025b      	lsls	r3, r3, #9
 800447a:	4013      	ands	r3, r2
 800447c:	d003      	beq.n	8004486 <HAL_GPIO_Init+0x22e>
        {
          SET_BIT(temp, iocurrent); 
 800447e:	693a      	ldr	r2, [r7, #16]
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	4313      	orrs	r3, r2
 8004484:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8004486:	4b2d      	ldr	r3, [pc, #180]	; (800453c <HAL_GPIO_Init+0x2e4>)
 8004488:	693a      	ldr	r2, [r7, #16]
 800448a:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 800448c:	4b2b      	ldr	r3, [pc, #172]	; (800453c <HAL_GPIO_Init+0x2e4>)
 800448e:	685b      	ldr	r3, [r3, #4]
 8004490:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);      
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	43da      	mvns	r2, r3
 8004496:	693b      	ldr	r3, [r7, #16]
 8004498:	4013      	ands	r3, r2
 800449a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800449c:	683b      	ldr	r3, [r7, #0]
 800449e:	685a      	ldr	r2, [r3, #4]
 80044a0:	2380      	movs	r3, #128	; 0x80
 80044a2:	029b      	lsls	r3, r3, #10
 80044a4:	4013      	ands	r3, r2
 80044a6:	d003      	beq.n	80044b0 <HAL_GPIO_Init+0x258>
        { 
          SET_BIT(temp, iocurrent); 
 80044a8:	693a      	ldr	r2, [r7, #16]
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	4313      	orrs	r3, r2
 80044ae:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80044b0:	4b22      	ldr	r3, [pc, #136]	; (800453c <HAL_GPIO_Init+0x2e4>)
 80044b2:	693a      	ldr	r2, [r7, #16]
 80044b4:	605a      	str	r2, [r3, #4]
  
        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80044b6:	4b21      	ldr	r3, [pc, #132]	; (800453c <HAL_GPIO_Init+0x2e4>)
 80044b8:	689b      	ldr	r3, [r3, #8]
 80044ba:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	43da      	mvns	r2, r3
 80044c0:	693b      	ldr	r3, [r7, #16]
 80044c2:	4013      	ands	r3, r2
 80044c4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80044c6:	683b      	ldr	r3, [r7, #0]
 80044c8:	685a      	ldr	r2, [r3, #4]
 80044ca:	2380      	movs	r3, #128	; 0x80
 80044cc:	035b      	lsls	r3, r3, #13
 80044ce:	4013      	ands	r3, r2
 80044d0:	d003      	beq.n	80044da <HAL_GPIO_Init+0x282>
        {
          SET_BIT(temp, iocurrent); 
 80044d2:	693a      	ldr	r2, [r7, #16]
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	4313      	orrs	r3, r2
 80044d8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80044da:	4b18      	ldr	r3, [pc, #96]	; (800453c <HAL_GPIO_Init+0x2e4>)
 80044dc:	693a      	ldr	r2, [r7, #16]
 80044de:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 80044e0:	4b16      	ldr	r3, [pc, #88]	; (800453c <HAL_GPIO_Init+0x2e4>)
 80044e2:	68db      	ldr	r3, [r3, #12]
 80044e4:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	43da      	mvns	r2, r3
 80044ea:	693b      	ldr	r3, [r7, #16]
 80044ec:	4013      	ands	r3, r2
 80044ee:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80044f0:	683b      	ldr	r3, [r7, #0]
 80044f2:	685a      	ldr	r2, [r3, #4]
 80044f4:	2380      	movs	r3, #128	; 0x80
 80044f6:	039b      	lsls	r3, r3, #14
 80044f8:	4013      	ands	r3, r2
 80044fa:	d003      	beq.n	8004504 <HAL_GPIO_Init+0x2ac>
        {
          SET_BIT(temp, iocurrent); 
 80044fc:	693a      	ldr	r2, [r7, #16]
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	4313      	orrs	r3, r2
 8004502:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8004504:	4b0d      	ldr	r3, [pc, #52]	; (800453c <HAL_GPIO_Init+0x2e4>)
 8004506:	693a      	ldr	r2, [r7, #16]
 8004508:	60da      	str	r2, [r3, #12]
      }
    }
    
    position++;
 800450a:	697b      	ldr	r3, [r7, #20]
 800450c:	3301      	adds	r3, #1
 800450e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != RESET)
 8004510:	683b      	ldr	r3, [r7, #0]
 8004512:	681a      	ldr	r2, [r3, #0]
 8004514:	697b      	ldr	r3, [r7, #20]
 8004516:	40da      	lsrs	r2, r3
 8004518:	1e13      	subs	r3, r2, #0
 800451a:	d000      	beq.n	800451e <HAL_GPIO_Init+0x2c6>
 800451c:	e6a8      	b.n	8004270 <HAL_GPIO_Init+0x18>
  } 
}
 800451e:	46c0      	nop			; (mov r8, r8)
 8004520:	46c0      	nop			; (mov r8, r8)
 8004522:	46bd      	mov	sp, r7
 8004524:	b006      	add	sp, #24
 8004526:	bd80      	pop	{r7, pc}
 8004528:	40021000 	.word	0x40021000
 800452c:	40010000 	.word	0x40010000
 8004530:	48000400 	.word	0x48000400
 8004534:	48000800 	.word	0x48000800
 8004538:	48000c00 	.word	0x48000c00
 800453c:	40010400 	.word	0x40010400

08004540 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004540:	b580      	push	{r7, lr}
 8004542:	b082      	sub	sp, #8
 8004544:	af00      	add	r7, sp, #0
 8004546:	6078      	str	r0, [r7, #4]
 8004548:	0008      	movs	r0, r1
 800454a:	0011      	movs	r1, r2
 800454c:	1cbb      	adds	r3, r7, #2
 800454e:	1c02      	adds	r2, r0, #0
 8004550:	801a      	strh	r2, [r3, #0]
 8004552:	1c7b      	adds	r3, r7, #1
 8004554:	1c0a      	adds	r2, r1, #0
 8004556:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004558:	1c7b      	adds	r3, r7, #1
 800455a:	781b      	ldrb	r3, [r3, #0]
 800455c:	2b00      	cmp	r3, #0
 800455e:	d004      	beq.n	800456a <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004560:	1cbb      	adds	r3, r7, #2
 8004562:	881a      	ldrh	r2, [r3, #0]
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004568:	e003      	b.n	8004572 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800456a:	1cbb      	adds	r3, r7, #2
 800456c:	881a      	ldrh	r2, [r3, #0]
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004572:	46c0      	nop			; (mov r8, r8)
 8004574:	46bd      	mov	sp, r7
 8004576:	b002      	add	sp, #8
 8004578:	bd80      	pop	{r7, pc}
	...

0800457c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800457c:	b580      	push	{r7, lr}
 800457e:	b086      	sub	sp, #24
 8004580:	af00      	add	r7, sp, #0
 8004582:	6078      	str	r0, [r7, #4]
   uint32_t tickstart = 0U;
 8004584:	2300      	movs	r3, #0
 8004586:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	2201      	movs	r2, #1
 800458e:	4013      	ands	r3, r2
 8004590:	d100      	bne.n	8004594 <HAL_RCC_OscConfig+0x18>
 8004592:	e08d      	b.n	80046b0 <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8004594:	4bc3      	ldr	r3, [pc, #780]	; (80048a4 <HAL_RCC_OscConfig+0x328>)
 8004596:	685b      	ldr	r3, [r3, #4]
 8004598:	220c      	movs	r2, #12
 800459a:	4013      	ands	r3, r2
 800459c:	2b04      	cmp	r3, #4
 800459e:	d00e      	beq.n	80045be <HAL_RCC_OscConfig+0x42>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80045a0:	4bc0      	ldr	r3, [pc, #768]	; (80048a4 <HAL_RCC_OscConfig+0x328>)
 80045a2:	685b      	ldr	r3, [r3, #4]
 80045a4:	220c      	movs	r2, #12
 80045a6:	4013      	ands	r3, r2
 80045a8:	2b08      	cmp	r3, #8
 80045aa:	d116      	bne.n	80045da <HAL_RCC_OscConfig+0x5e>
 80045ac:	4bbd      	ldr	r3, [pc, #756]	; (80048a4 <HAL_RCC_OscConfig+0x328>)
 80045ae:	685a      	ldr	r2, [r3, #4]
 80045b0:	2380      	movs	r3, #128	; 0x80
 80045b2:	025b      	lsls	r3, r3, #9
 80045b4:	401a      	ands	r2, r3
 80045b6:	2380      	movs	r3, #128	; 0x80
 80045b8:	025b      	lsls	r3, r3, #9
 80045ba:	429a      	cmp	r2, r3
 80045bc:	d10d      	bne.n	80045da <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80045be:	4bb9      	ldr	r3, [pc, #740]	; (80048a4 <HAL_RCC_OscConfig+0x328>)
 80045c0:	681a      	ldr	r2, [r3, #0]
 80045c2:	2380      	movs	r3, #128	; 0x80
 80045c4:	029b      	lsls	r3, r3, #10
 80045c6:	4013      	ands	r3, r2
 80045c8:	d100      	bne.n	80045cc <HAL_RCC_OscConfig+0x50>
 80045ca:	e070      	b.n	80046ae <HAL_RCC_OscConfig+0x132>
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	685b      	ldr	r3, [r3, #4]
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d000      	beq.n	80045d6 <HAL_RCC_OscConfig+0x5a>
 80045d4:	e06b      	b.n	80046ae <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 80045d6:	2301      	movs	r3, #1
 80045d8:	e2b6      	b.n	8004b48 <HAL_RCC_OscConfig+0x5cc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	685b      	ldr	r3, [r3, #4]
 80045de:	2b01      	cmp	r3, #1
 80045e0:	d107      	bne.n	80045f2 <HAL_RCC_OscConfig+0x76>
 80045e2:	4bb0      	ldr	r3, [pc, #704]	; (80048a4 <HAL_RCC_OscConfig+0x328>)
 80045e4:	681a      	ldr	r2, [r3, #0]
 80045e6:	4baf      	ldr	r3, [pc, #700]	; (80048a4 <HAL_RCC_OscConfig+0x328>)
 80045e8:	2180      	movs	r1, #128	; 0x80
 80045ea:	0249      	lsls	r1, r1, #9
 80045ec:	430a      	orrs	r2, r1
 80045ee:	601a      	str	r2, [r3, #0]
 80045f0:	e02f      	b.n	8004652 <HAL_RCC_OscConfig+0xd6>
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	685b      	ldr	r3, [r3, #4]
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d10c      	bne.n	8004614 <HAL_RCC_OscConfig+0x98>
 80045fa:	4baa      	ldr	r3, [pc, #680]	; (80048a4 <HAL_RCC_OscConfig+0x328>)
 80045fc:	681a      	ldr	r2, [r3, #0]
 80045fe:	4ba9      	ldr	r3, [pc, #676]	; (80048a4 <HAL_RCC_OscConfig+0x328>)
 8004600:	49a9      	ldr	r1, [pc, #676]	; (80048a8 <HAL_RCC_OscConfig+0x32c>)
 8004602:	400a      	ands	r2, r1
 8004604:	601a      	str	r2, [r3, #0]
 8004606:	4ba7      	ldr	r3, [pc, #668]	; (80048a4 <HAL_RCC_OscConfig+0x328>)
 8004608:	681a      	ldr	r2, [r3, #0]
 800460a:	4ba6      	ldr	r3, [pc, #664]	; (80048a4 <HAL_RCC_OscConfig+0x328>)
 800460c:	49a7      	ldr	r1, [pc, #668]	; (80048ac <HAL_RCC_OscConfig+0x330>)
 800460e:	400a      	ands	r2, r1
 8004610:	601a      	str	r2, [r3, #0]
 8004612:	e01e      	b.n	8004652 <HAL_RCC_OscConfig+0xd6>
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	685b      	ldr	r3, [r3, #4]
 8004618:	2b05      	cmp	r3, #5
 800461a:	d10e      	bne.n	800463a <HAL_RCC_OscConfig+0xbe>
 800461c:	4ba1      	ldr	r3, [pc, #644]	; (80048a4 <HAL_RCC_OscConfig+0x328>)
 800461e:	681a      	ldr	r2, [r3, #0]
 8004620:	4ba0      	ldr	r3, [pc, #640]	; (80048a4 <HAL_RCC_OscConfig+0x328>)
 8004622:	2180      	movs	r1, #128	; 0x80
 8004624:	02c9      	lsls	r1, r1, #11
 8004626:	430a      	orrs	r2, r1
 8004628:	601a      	str	r2, [r3, #0]
 800462a:	4b9e      	ldr	r3, [pc, #632]	; (80048a4 <HAL_RCC_OscConfig+0x328>)
 800462c:	681a      	ldr	r2, [r3, #0]
 800462e:	4b9d      	ldr	r3, [pc, #628]	; (80048a4 <HAL_RCC_OscConfig+0x328>)
 8004630:	2180      	movs	r1, #128	; 0x80
 8004632:	0249      	lsls	r1, r1, #9
 8004634:	430a      	orrs	r2, r1
 8004636:	601a      	str	r2, [r3, #0]
 8004638:	e00b      	b.n	8004652 <HAL_RCC_OscConfig+0xd6>
 800463a:	4b9a      	ldr	r3, [pc, #616]	; (80048a4 <HAL_RCC_OscConfig+0x328>)
 800463c:	681a      	ldr	r2, [r3, #0]
 800463e:	4b99      	ldr	r3, [pc, #612]	; (80048a4 <HAL_RCC_OscConfig+0x328>)
 8004640:	4999      	ldr	r1, [pc, #612]	; (80048a8 <HAL_RCC_OscConfig+0x32c>)
 8004642:	400a      	ands	r2, r1
 8004644:	601a      	str	r2, [r3, #0]
 8004646:	4b97      	ldr	r3, [pc, #604]	; (80048a4 <HAL_RCC_OscConfig+0x328>)
 8004648:	681a      	ldr	r2, [r3, #0]
 800464a:	4b96      	ldr	r3, [pc, #600]	; (80048a4 <HAL_RCC_OscConfig+0x328>)
 800464c:	4997      	ldr	r1, [pc, #604]	; (80048ac <HAL_RCC_OscConfig+0x330>)
 800464e:	400a      	ands	r2, r1
 8004650:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	685b      	ldr	r3, [r3, #4]
 8004656:	2b00      	cmp	r3, #0
 8004658:	d014      	beq.n	8004684 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800465a:	f7fe ff15 	bl	8003488 <HAL_GetTick>
 800465e:	0003      	movs	r3, r0
 8004660:	613b      	str	r3, [r7, #16]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004662:	e008      	b.n	8004676 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004664:	f7fe ff10 	bl	8003488 <HAL_GetTick>
 8004668:	0002      	movs	r2, r0
 800466a:	693b      	ldr	r3, [r7, #16]
 800466c:	1ad3      	subs	r3, r2, r3
 800466e:	2b64      	cmp	r3, #100	; 0x64
 8004670:	d901      	bls.n	8004676 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004672:	2303      	movs	r3, #3
 8004674:	e268      	b.n	8004b48 <HAL_RCC_OscConfig+0x5cc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004676:	4b8b      	ldr	r3, [pc, #556]	; (80048a4 <HAL_RCC_OscConfig+0x328>)
 8004678:	681a      	ldr	r2, [r3, #0]
 800467a:	2380      	movs	r3, #128	; 0x80
 800467c:	029b      	lsls	r3, r3, #10
 800467e:	4013      	ands	r3, r2
 8004680:	d0f0      	beq.n	8004664 <HAL_RCC_OscConfig+0xe8>
 8004682:	e015      	b.n	80046b0 <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004684:	f7fe ff00 	bl	8003488 <HAL_GetTick>
 8004688:	0003      	movs	r3, r0
 800468a:	613b      	str	r3, [r7, #16]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800468c:	e008      	b.n	80046a0 <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800468e:	f7fe fefb 	bl	8003488 <HAL_GetTick>
 8004692:	0002      	movs	r2, r0
 8004694:	693b      	ldr	r3, [r7, #16]
 8004696:	1ad3      	subs	r3, r2, r3
 8004698:	2b64      	cmp	r3, #100	; 0x64
 800469a:	d901      	bls.n	80046a0 <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 800469c:	2303      	movs	r3, #3
 800469e:	e253      	b.n	8004b48 <HAL_RCC_OscConfig+0x5cc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80046a0:	4b80      	ldr	r3, [pc, #512]	; (80048a4 <HAL_RCC_OscConfig+0x328>)
 80046a2:	681a      	ldr	r2, [r3, #0]
 80046a4:	2380      	movs	r3, #128	; 0x80
 80046a6:	029b      	lsls	r3, r3, #10
 80046a8:	4013      	ands	r3, r2
 80046aa:	d1f0      	bne.n	800468e <HAL_RCC_OscConfig+0x112>
 80046ac:	e000      	b.n	80046b0 <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80046ae:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	2202      	movs	r2, #2
 80046b6:	4013      	ands	r3, r2
 80046b8:	d100      	bne.n	80046bc <HAL_RCC_OscConfig+0x140>
 80046ba:	e069      	b.n	8004790 <HAL_RCC_OscConfig+0x214>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80046bc:	4b79      	ldr	r3, [pc, #484]	; (80048a4 <HAL_RCC_OscConfig+0x328>)
 80046be:	685b      	ldr	r3, [r3, #4]
 80046c0:	220c      	movs	r2, #12
 80046c2:	4013      	ands	r3, r2
 80046c4:	d00b      	beq.n	80046de <HAL_RCC_OscConfig+0x162>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80046c6:	4b77      	ldr	r3, [pc, #476]	; (80048a4 <HAL_RCC_OscConfig+0x328>)
 80046c8:	685b      	ldr	r3, [r3, #4]
 80046ca:	220c      	movs	r2, #12
 80046cc:	4013      	ands	r3, r2
 80046ce:	2b08      	cmp	r3, #8
 80046d0:	d11c      	bne.n	800470c <HAL_RCC_OscConfig+0x190>
 80046d2:	4b74      	ldr	r3, [pc, #464]	; (80048a4 <HAL_RCC_OscConfig+0x328>)
 80046d4:	685a      	ldr	r2, [r3, #4]
 80046d6:	2380      	movs	r3, #128	; 0x80
 80046d8:	025b      	lsls	r3, r3, #9
 80046da:	4013      	ands	r3, r2
 80046dc:	d116      	bne.n	800470c <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80046de:	4b71      	ldr	r3, [pc, #452]	; (80048a4 <HAL_RCC_OscConfig+0x328>)
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	2202      	movs	r2, #2
 80046e4:	4013      	ands	r3, r2
 80046e6:	d005      	beq.n	80046f4 <HAL_RCC_OscConfig+0x178>
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	68db      	ldr	r3, [r3, #12]
 80046ec:	2b01      	cmp	r3, #1
 80046ee:	d001      	beq.n	80046f4 <HAL_RCC_OscConfig+0x178>
      {
        return HAL_ERROR;
 80046f0:	2301      	movs	r3, #1
 80046f2:	e229      	b.n	8004b48 <HAL_RCC_OscConfig+0x5cc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80046f4:	4b6b      	ldr	r3, [pc, #428]	; (80048a4 <HAL_RCC_OscConfig+0x328>)
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	22f8      	movs	r2, #248	; 0xf8
 80046fa:	4393      	bics	r3, r2
 80046fc:	0019      	movs	r1, r3
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	691b      	ldr	r3, [r3, #16]
 8004702:	00da      	lsls	r2, r3, #3
 8004704:	4b67      	ldr	r3, [pc, #412]	; (80048a4 <HAL_RCC_OscConfig+0x328>)
 8004706:	430a      	orrs	r2, r1
 8004708:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800470a:	e041      	b.n	8004790 <HAL_RCC_OscConfig+0x214>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	68db      	ldr	r3, [r3, #12]
 8004710:	2b00      	cmp	r3, #0
 8004712:	d024      	beq.n	800475e <HAL_RCC_OscConfig+0x1e2>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004714:	4b63      	ldr	r3, [pc, #396]	; (80048a4 <HAL_RCC_OscConfig+0x328>)
 8004716:	681a      	ldr	r2, [r3, #0]
 8004718:	4b62      	ldr	r3, [pc, #392]	; (80048a4 <HAL_RCC_OscConfig+0x328>)
 800471a:	2101      	movs	r1, #1
 800471c:	430a      	orrs	r2, r1
 800471e:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004720:	f7fe feb2 	bl	8003488 <HAL_GetTick>
 8004724:	0003      	movs	r3, r0
 8004726:	613b      	str	r3, [r7, #16]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004728:	e008      	b.n	800473c <HAL_RCC_OscConfig+0x1c0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800472a:	f7fe fead 	bl	8003488 <HAL_GetTick>
 800472e:	0002      	movs	r2, r0
 8004730:	693b      	ldr	r3, [r7, #16]
 8004732:	1ad3      	subs	r3, r2, r3
 8004734:	2b02      	cmp	r3, #2
 8004736:	d901      	bls.n	800473c <HAL_RCC_OscConfig+0x1c0>
          {
            return HAL_TIMEOUT;
 8004738:	2303      	movs	r3, #3
 800473a:	e205      	b.n	8004b48 <HAL_RCC_OscConfig+0x5cc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800473c:	4b59      	ldr	r3, [pc, #356]	; (80048a4 <HAL_RCC_OscConfig+0x328>)
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	2202      	movs	r2, #2
 8004742:	4013      	ands	r3, r2
 8004744:	d0f1      	beq.n	800472a <HAL_RCC_OscConfig+0x1ae>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004746:	4b57      	ldr	r3, [pc, #348]	; (80048a4 <HAL_RCC_OscConfig+0x328>)
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	22f8      	movs	r2, #248	; 0xf8
 800474c:	4393      	bics	r3, r2
 800474e:	0019      	movs	r1, r3
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	691b      	ldr	r3, [r3, #16]
 8004754:	00da      	lsls	r2, r3, #3
 8004756:	4b53      	ldr	r3, [pc, #332]	; (80048a4 <HAL_RCC_OscConfig+0x328>)
 8004758:	430a      	orrs	r2, r1
 800475a:	601a      	str	r2, [r3, #0]
 800475c:	e018      	b.n	8004790 <HAL_RCC_OscConfig+0x214>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800475e:	4b51      	ldr	r3, [pc, #324]	; (80048a4 <HAL_RCC_OscConfig+0x328>)
 8004760:	681a      	ldr	r2, [r3, #0]
 8004762:	4b50      	ldr	r3, [pc, #320]	; (80048a4 <HAL_RCC_OscConfig+0x328>)
 8004764:	2101      	movs	r1, #1
 8004766:	438a      	bics	r2, r1
 8004768:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800476a:	f7fe fe8d 	bl	8003488 <HAL_GetTick>
 800476e:	0003      	movs	r3, r0
 8004770:	613b      	str	r3, [r7, #16]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004772:	e008      	b.n	8004786 <HAL_RCC_OscConfig+0x20a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004774:	f7fe fe88 	bl	8003488 <HAL_GetTick>
 8004778:	0002      	movs	r2, r0
 800477a:	693b      	ldr	r3, [r7, #16]
 800477c:	1ad3      	subs	r3, r2, r3
 800477e:	2b02      	cmp	r3, #2
 8004780:	d901      	bls.n	8004786 <HAL_RCC_OscConfig+0x20a>
          {
            return HAL_TIMEOUT;
 8004782:	2303      	movs	r3, #3
 8004784:	e1e0      	b.n	8004b48 <HAL_RCC_OscConfig+0x5cc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004786:	4b47      	ldr	r3, [pc, #284]	; (80048a4 <HAL_RCC_OscConfig+0x328>)
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	2202      	movs	r2, #2
 800478c:	4013      	ands	r3, r2
 800478e:	d1f1      	bne.n	8004774 <HAL_RCC_OscConfig+0x1f8>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	2208      	movs	r2, #8
 8004796:	4013      	ands	r3, r2
 8004798:	d036      	beq.n	8004808 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	69db      	ldr	r3, [r3, #28]
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d019      	beq.n	80047d6 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80047a2:	4b40      	ldr	r3, [pc, #256]	; (80048a4 <HAL_RCC_OscConfig+0x328>)
 80047a4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80047a6:	4b3f      	ldr	r3, [pc, #252]	; (80048a4 <HAL_RCC_OscConfig+0x328>)
 80047a8:	2101      	movs	r1, #1
 80047aa:	430a      	orrs	r2, r1
 80047ac:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80047ae:	f7fe fe6b 	bl	8003488 <HAL_GetTick>
 80047b2:	0003      	movs	r3, r0
 80047b4:	613b      	str	r3, [r7, #16]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80047b6:	e008      	b.n	80047ca <HAL_RCC_OscConfig+0x24e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80047b8:	f7fe fe66 	bl	8003488 <HAL_GetTick>
 80047bc:	0002      	movs	r2, r0
 80047be:	693b      	ldr	r3, [r7, #16]
 80047c0:	1ad3      	subs	r3, r2, r3
 80047c2:	2b02      	cmp	r3, #2
 80047c4:	d901      	bls.n	80047ca <HAL_RCC_OscConfig+0x24e>
        {
          return HAL_TIMEOUT;
 80047c6:	2303      	movs	r3, #3
 80047c8:	e1be      	b.n	8004b48 <HAL_RCC_OscConfig+0x5cc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80047ca:	4b36      	ldr	r3, [pc, #216]	; (80048a4 <HAL_RCC_OscConfig+0x328>)
 80047cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047ce:	2202      	movs	r2, #2
 80047d0:	4013      	ands	r3, r2
 80047d2:	d0f1      	beq.n	80047b8 <HAL_RCC_OscConfig+0x23c>
 80047d4:	e018      	b.n	8004808 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80047d6:	4b33      	ldr	r3, [pc, #204]	; (80048a4 <HAL_RCC_OscConfig+0x328>)
 80047d8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80047da:	4b32      	ldr	r3, [pc, #200]	; (80048a4 <HAL_RCC_OscConfig+0x328>)
 80047dc:	2101      	movs	r1, #1
 80047de:	438a      	bics	r2, r1
 80047e0:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80047e2:	f7fe fe51 	bl	8003488 <HAL_GetTick>
 80047e6:	0003      	movs	r3, r0
 80047e8:	613b      	str	r3, [r7, #16]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80047ea:	e008      	b.n	80047fe <HAL_RCC_OscConfig+0x282>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80047ec:	f7fe fe4c 	bl	8003488 <HAL_GetTick>
 80047f0:	0002      	movs	r2, r0
 80047f2:	693b      	ldr	r3, [r7, #16]
 80047f4:	1ad3      	subs	r3, r2, r3
 80047f6:	2b02      	cmp	r3, #2
 80047f8:	d901      	bls.n	80047fe <HAL_RCC_OscConfig+0x282>
        {
          return HAL_TIMEOUT;
 80047fa:	2303      	movs	r3, #3
 80047fc:	e1a4      	b.n	8004b48 <HAL_RCC_OscConfig+0x5cc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80047fe:	4b29      	ldr	r3, [pc, #164]	; (80048a4 <HAL_RCC_OscConfig+0x328>)
 8004800:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004802:	2202      	movs	r2, #2
 8004804:	4013      	ands	r3, r2
 8004806:	d1f1      	bne.n	80047ec <HAL_RCC_OscConfig+0x270>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	2204      	movs	r2, #4
 800480e:	4013      	ands	r3, r2
 8004810:	d100      	bne.n	8004814 <HAL_RCC_OscConfig+0x298>
 8004812:	e0b5      	b.n	8004980 <HAL_RCC_OscConfig+0x404>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004814:	2017      	movs	r0, #23
 8004816:	183b      	adds	r3, r7, r0
 8004818:	2200      	movs	r2, #0
 800481a:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800481c:	4b21      	ldr	r3, [pc, #132]	; (80048a4 <HAL_RCC_OscConfig+0x328>)
 800481e:	69da      	ldr	r2, [r3, #28]
 8004820:	2380      	movs	r3, #128	; 0x80
 8004822:	055b      	lsls	r3, r3, #21
 8004824:	4013      	ands	r3, r2
 8004826:	d110      	bne.n	800484a <HAL_RCC_OscConfig+0x2ce>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004828:	4b1e      	ldr	r3, [pc, #120]	; (80048a4 <HAL_RCC_OscConfig+0x328>)
 800482a:	69da      	ldr	r2, [r3, #28]
 800482c:	4b1d      	ldr	r3, [pc, #116]	; (80048a4 <HAL_RCC_OscConfig+0x328>)
 800482e:	2180      	movs	r1, #128	; 0x80
 8004830:	0549      	lsls	r1, r1, #21
 8004832:	430a      	orrs	r2, r1
 8004834:	61da      	str	r2, [r3, #28]
 8004836:	4b1b      	ldr	r3, [pc, #108]	; (80048a4 <HAL_RCC_OscConfig+0x328>)
 8004838:	69da      	ldr	r2, [r3, #28]
 800483a:	2380      	movs	r3, #128	; 0x80
 800483c:	055b      	lsls	r3, r3, #21
 800483e:	4013      	ands	r3, r2
 8004840:	60fb      	str	r3, [r7, #12]
 8004842:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8004844:	183b      	adds	r3, r7, r0
 8004846:	2201      	movs	r2, #1
 8004848:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800484a:	4b19      	ldr	r3, [pc, #100]	; (80048b0 <HAL_RCC_OscConfig+0x334>)
 800484c:	681a      	ldr	r2, [r3, #0]
 800484e:	2380      	movs	r3, #128	; 0x80
 8004850:	005b      	lsls	r3, r3, #1
 8004852:	4013      	ands	r3, r2
 8004854:	d11a      	bne.n	800488c <HAL_RCC_OscConfig+0x310>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004856:	4b16      	ldr	r3, [pc, #88]	; (80048b0 <HAL_RCC_OscConfig+0x334>)
 8004858:	681a      	ldr	r2, [r3, #0]
 800485a:	4b15      	ldr	r3, [pc, #84]	; (80048b0 <HAL_RCC_OscConfig+0x334>)
 800485c:	2180      	movs	r1, #128	; 0x80
 800485e:	0049      	lsls	r1, r1, #1
 8004860:	430a      	orrs	r2, r1
 8004862:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004864:	f7fe fe10 	bl	8003488 <HAL_GetTick>
 8004868:	0003      	movs	r3, r0
 800486a:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800486c:	e008      	b.n	8004880 <HAL_RCC_OscConfig+0x304>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800486e:	f7fe fe0b 	bl	8003488 <HAL_GetTick>
 8004872:	0002      	movs	r2, r0
 8004874:	693b      	ldr	r3, [r7, #16]
 8004876:	1ad3      	subs	r3, r2, r3
 8004878:	2b64      	cmp	r3, #100	; 0x64
 800487a:	d901      	bls.n	8004880 <HAL_RCC_OscConfig+0x304>
        {
          return HAL_TIMEOUT;
 800487c:	2303      	movs	r3, #3
 800487e:	e163      	b.n	8004b48 <HAL_RCC_OscConfig+0x5cc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004880:	4b0b      	ldr	r3, [pc, #44]	; (80048b0 <HAL_RCC_OscConfig+0x334>)
 8004882:	681a      	ldr	r2, [r3, #0]
 8004884:	2380      	movs	r3, #128	; 0x80
 8004886:	005b      	lsls	r3, r3, #1
 8004888:	4013      	ands	r3, r2
 800488a:	d0f0      	beq.n	800486e <HAL_RCC_OscConfig+0x2f2>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	689b      	ldr	r3, [r3, #8]
 8004890:	2b01      	cmp	r3, #1
 8004892:	d10f      	bne.n	80048b4 <HAL_RCC_OscConfig+0x338>
 8004894:	4b03      	ldr	r3, [pc, #12]	; (80048a4 <HAL_RCC_OscConfig+0x328>)
 8004896:	6a1a      	ldr	r2, [r3, #32]
 8004898:	4b02      	ldr	r3, [pc, #8]	; (80048a4 <HAL_RCC_OscConfig+0x328>)
 800489a:	2101      	movs	r1, #1
 800489c:	430a      	orrs	r2, r1
 800489e:	621a      	str	r2, [r3, #32]
 80048a0:	e036      	b.n	8004910 <HAL_RCC_OscConfig+0x394>
 80048a2:	46c0      	nop			; (mov r8, r8)
 80048a4:	40021000 	.word	0x40021000
 80048a8:	fffeffff 	.word	0xfffeffff
 80048ac:	fffbffff 	.word	0xfffbffff
 80048b0:	40007000 	.word	0x40007000
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	689b      	ldr	r3, [r3, #8]
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d10c      	bne.n	80048d6 <HAL_RCC_OscConfig+0x35a>
 80048bc:	4ba4      	ldr	r3, [pc, #656]	; (8004b50 <HAL_RCC_OscConfig+0x5d4>)
 80048be:	6a1a      	ldr	r2, [r3, #32]
 80048c0:	4ba3      	ldr	r3, [pc, #652]	; (8004b50 <HAL_RCC_OscConfig+0x5d4>)
 80048c2:	2101      	movs	r1, #1
 80048c4:	438a      	bics	r2, r1
 80048c6:	621a      	str	r2, [r3, #32]
 80048c8:	4ba1      	ldr	r3, [pc, #644]	; (8004b50 <HAL_RCC_OscConfig+0x5d4>)
 80048ca:	6a1a      	ldr	r2, [r3, #32]
 80048cc:	4ba0      	ldr	r3, [pc, #640]	; (8004b50 <HAL_RCC_OscConfig+0x5d4>)
 80048ce:	2104      	movs	r1, #4
 80048d0:	438a      	bics	r2, r1
 80048d2:	621a      	str	r2, [r3, #32]
 80048d4:	e01c      	b.n	8004910 <HAL_RCC_OscConfig+0x394>
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	689b      	ldr	r3, [r3, #8]
 80048da:	2b05      	cmp	r3, #5
 80048dc:	d10c      	bne.n	80048f8 <HAL_RCC_OscConfig+0x37c>
 80048de:	4b9c      	ldr	r3, [pc, #624]	; (8004b50 <HAL_RCC_OscConfig+0x5d4>)
 80048e0:	6a1a      	ldr	r2, [r3, #32]
 80048e2:	4b9b      	ldr	r3, [pc, #620]	; (8004b50 <HAL_RCC_OscConfig+0x5d4>)
 80048e4:	2104      	movs	r1, #4
 80048e6:	430a      	orrs	r2, r1
 80048e8:	621a      	str	r2, [r3, #32]
 80048ea:	4b99      	ldr	r3, [pc, #612]	; (8004b50 <HAL_RCC_OscConfig+0x5d4>)
 80048ec:	6a1a      	ldr	r2, [r3, #32]
 80048ee:	4b98      	ldr	r3, [pc, #608]	; (8004b50 <HAL_RCC_OscConfig+0x5d4>)
 80048f0:	2101      	movs	r1, #1
 80048f2:	430a      	orrs	r2, r1
 80048f4:	621a      	str	r2, [r3, #32]
 80048f6:	e00b      	b.n	8004910 <HAL_RCC_OscConfig+0x394>
 80048f8:	4b95      	ldr	r3, [pc, #596]	; (8004b50 <HAL_RCC_OscConfig+0x5d4>)
 80048fa:	6a1a      	ldr	r2, [r3, #32]
 80048fc:	4b94      	ldr	r3, [pc, #592]	; (8004b50 <HAL_RCC_OscConfig+0x5d4>)
 80048fe:	2101      	movs	r1, #1
 8004900:	438a      	bics	r2, r1
 8004902:	621a      	str	r2, [r3, #32]
 8004904:	4b92      	ldr	r3, [pc, #584]	; (8004b50 <HAL_RCC_OscConfig+0x5d4>)
 8004906:	6a1a      	ldr	r2, [r3, #32]
 8004908:	4b91      	ldr	r3, [pc, #580]	; (8004b50 <HAL_RCC_OscConfig+0x5d4>)
 800490a:	2104      	movs	r1, #4
 800490c:	438a      	bics	r2, r1
 800490e:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	689b      	ldr	r3, [r3, #8]
 8004914:	2b00      	cmp	r3, #0
 8004916:	d014      	beq.n	8004942 <HAL_RCC_OscConfig+0x3c6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004918:	f7fe fdb6 	bl	8003488 <HAL_GetTick>
 800491c:	0003      	movs	r3, r0
 800491e:	613b      	str	r3, [r7, #16]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004920:	e009      	b.n	8004936 <HAL_RCC_OscConfig+0x3ba>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004922:	f7fe fdb1 	bl	8003488 <HAL_GetTick>
 8004926:	0002      	movs	r2, r0
 8004928:	693b      	ldr	r3, [r7, #16]
 800492a:	1ad3      	subs	r3, r2, r3
 800492c:	4a89      	ldr	r2, [pc, #548]	; (8004b54 <HAL_RCC_OscConfig+0x5d8>)
 800492e:	4293      	cmp	r3, r2
 8004930:	d901      	bls.n	8004936 <HAL_RCC_OscConfig+0x3ba>
        {
          return HAL_TIMEOUT;
 8004932:	2303      	movs	r3, #3
 8004934:	e108      	b.n	8004b48 <HAL_RCC_OscConfig+0x5cc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004936:	4b86      	ldr	r3, [pc, #536]	; (8004b50 <HAL_RCC_OscConfig+0x5d4>)
 8004938:	6a1b      	ldr	r3, [r3, #32]
 800493a:	2202      	movs	r2, #2
 800493c:	4013      	ands	r3, r2
 800493e:	d0f0      	beq.n	8004922 <HAL_RCC_OscConfig+0x3a6>
 8004940:	e013      	b.n	800496a <HAL_RCC_OscConfig+0x3ee>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004942:	f7fe fda1 	bl	8003488 <HAL_GetTick>
 8004946:	0003      	movs	r3, r0
 8004948:	613b      	str	r3, [r7, #16]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800494a:	e009      	b.n	8004960 <HAL_RCC_OscConfig+0x3e4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800494c:	f7fe fd9c 	bl	8003488 <HAL_GetTick>
 8004950:	0002      	movs	r2, r0
 8004952:	693b      	ldr	r3, [r7, #16]
 8004954:	1ad3      	subs	r3, r2, r3
 8004956:	4a7f      	ldr	r2, [pc, #508]	; (8004b54 <HAL_RCC_OscConfig+0x5d8>)
 8004958:	4293      	cmp	r3, r2
 800495a:	d901      	bls.n	8004960 <HAL_RCC_OscConfig+0x3e4>
        {
          return HAL_TIMEOUT;
 800495c:	2303      	movs	r3, #3
 800495e:	e0f3      	b.n	8004b48 <HAL_RCC_OscConfig+0x5cc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004960:	4b7b      	ldr	r3, [pc, #492]	; (8004b50 <HAL_RCC_OscConfig+0x5d4>)
 8004962:	6a1b      	ldr	r3, [r3, #32]
 8004964:	2202      	movs	r2, #2
 8004966:	4013      	ands	r3, r2
 8004968:	d1f0      	bne.n	800494c <HAL_RCC_OscConfig+0x3d0>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800496a:	2317      	movs	r3, #23
 800496c:	18fb      	adds	r3, r7, r3
 800496e:	781b      	ldrb	r3, [r3, #0]
 8004970:	2b01      	cmp	r3, #1
 8004972:	d105      	bne.n	8004980 <HAL_RCC_OscConfig+0x404>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004974:	4b76      	ldr	r3, [pc, #472]	; (8004b50 <HAL_RCC_OscConfig+0x5d4>)
 8004976:	69da      	ldr	r2, [r3, #28]
 8004978:	4b75      	ldr	r3, [pc, #468]	; (8004b50 <HAL_RCC_OscConfig+0x5d4>)
 800497a:	4977      	ldr	r1, [pc, #476]	; (8004b58 <HAL_RCC_OscConfig+0x5dc>)
 800497c:	400a      	ands	r2, r1
 800497e:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	2210      	movs	r2, #16
 8004986:	4013      	ands	r3, r2
 8004988:	d063      	beq.n	8004a52 <HAL_RCC_OscConfig+0x4d6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	695b      	ldr	r3, [r3, #20]
 800498e:	2b01      	cmp	r3, #1
 8004990:	d12a      	bne.n	80049e8 <HAL_RCC_OscConfig+0x46c>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8004992:	4b6f      	ldr	r3, [pc, #444]	; (8004b50 <HAL_RCC_OscConfig+0x5d4>)
 8004994:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004996:	4b6e      	ldr	r3, [pc, #440]	; (8004b50 <HAL_RCC_OscConfig+0x5d4>)
 8004998:	2104      	movs	r1, #4
 800499a:	430a      	orrs	r2, r1
 800499c:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 800499e:	4b6c      	ldr	r3, [pc, #432]	; (8004b50 <HAL_RCC_OscConfig+0x5d4>)
 80049a0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80049a2:	4b6b      	ldr	r3, [pc, #428]	; (8004b50 <HAL_RCC_OscConfig+0x5d4>)
 80049a4:	2101      	movs	r1, #1
 80049a6:	430a      	orrs	r2, r1
 80049a8:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80049aa:	f7fe fd6d 	bl	8003488 <HAL_GetTick>
 80049ae:	0003      	movs	r3, r0
 80049b0:	613b      	str	r3, [r7, #16]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80049b2:	e008      	b.n	80049c6 <HAL_RCC_OscConfig+0x44a>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80049b4:	f7fe fd68 	bl	8003488 <HAL_GetTick>
 80049b8:	0002      	movs	r2, r0
 80049ba:	693b      	ldr	r3, [r7, #16]
 80049bc:	1ad3      	subs	r3, r2, r3
 80049be:	2b02      	cmp	r3, #2
 80049c0:	d901      	bls.n	80049c6 <HAL_RCC_OscConfig+0x44a>
        {
          return HAL_TIMEOUT;
 80049c2:	2303      	movs	r3, #3
 80049c4:	e0c0      	b.n	8004b48 <HAL_RCC_OscConfig+0x5cc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80049c6:	4b62      	ldr	r3, [pc, #392]	; (8004b50 <HAL_RCC_OscConfig+0x5d4>)
 80049c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80049ca:	2202      	movs	r2, #2
 80049cc:	4013      	ands	r3, r2
 80049ce:	d0f1      	beq.n	80049b4 <HAL_RCC_OscConfig+0x438>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80049d0:	4b5f      	ldr	r3, [pc, #380]	; (8004b50 <HAL_RCC_OscConfig+0x5d4>)
 80049d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80049d4:	22f8      	movs	r2, #248	; 0xf8
 80049d6:	4393      	bics	r3, r2
 80049d8:	0019      	movs	r1, r3
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	699b      	ldr	r3, [r3, #24]
 80049de:	00da      	lsls	r2, r3, #3
 80049e0:	4b5b      	ldr	r3, [pc, #364]	; (8004b50 <HAL_RCC_OscConfig+0x5d4>)
 80049e2:	430a      	orrs	r2, r1
 80049e4:	635a      	str	r2, [r3, #52]	; 0x34
 80049e6:	e034      	b.n	8004a52 <HAL_RCC_OscConfig+0x4d6>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	695b      	ldr	r3, [r3, #20]
 80049ec:	3305      	adds	r3, #5
 80049ee:	d111      	bne.n	8004a14 <HAL_RCC_OscConfig+0x498>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 80049f0:	4b57      	ldr	r3, [pc, #348]	; (8004b50 <HAL_RCC_OscConfig+0x5d4>)
 80049f2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80049f4:	4b56      	ldr	r3, [pc, #344]	; (8004b50 <HAL_RCC_OscConfig+0x5d4>)
 80049f6:	2104      	movs	r1, #4
 80049f8:	438a      	bics	r2, r1
 80049fa:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80049fc:	4b54      	ldr	r3, [pc, #336]	; (8004b50 <HAL_RCC_OscConfig+0x5d4>)
 80049fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004a00:	22f8      	movs	r2, #248	; 0xf8
 8004a02:	4393      	bics	r3, r2
 8004a04:	0019      	movs	r1, r3
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	699b      	ldr	r3, [r3, #24]
 8004a0a:	00da      	lsls	r2, r3, #3
 8004a0c:	4b50      	ldr	r3, [pc, #320]	; (8004b50 <HAL_RCC_OscConfig+0x5d4>)
 8004a0e:	430a      	orrs	r2, r1
 8004a10:	635a      	str	r2, [r3, #52]	; 0x34
 8004a12:	e01e      	b.n	8004a52 <HAL_RCC_OscConfig+0x4d6>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8004a14:	4b4e      	ldr	r3, [pc, #312]	; (8004b50 <HAL_RCC_OscConfig+0x5d4>)
 8004a16:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004a18:	4b4d      	ldr	r3, [pc, #308]	; (8004b50 <HAL_RCC_OscConfig+0x5d4>)
 8004a1a:	2104      	movs	r1, #4
 8004a1c:	430a      	orrs	r2, r1
 8004a1e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8004a20:	4b4b      	ldr	r3, [pc, #300]	; (8004b50 <HAL_RCC_OscConfig+0x5d4>)
 8004a22:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004a24:	4b4a      	ldr	r3, [pc, #296]	; (8004b50 <HAL_RCC_OscConfig+0x5d4>)
 8004a26:	2101      	movs	r1, #1
 8004a28:	438a      	bics	r2, r1
 8004a2a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004a2c:	f7fe fd2c 	bl	8003488 <HAL_GetTick>
 8004a30:	0003      	movs	r3, r0
 8004a32:	613b      	str	r3, [r7, #16]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8004a34:	e008      	b.n	8004a48 <HAL_RCC_OscConfig+0x4cc>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8004a36:	f7fe fd27 	bl	8003488 <HAL_GetTick>
 8004a3a:	0002      	movs	r2, r0
 8004a3c:	693b      	ldr	r3, [r7, #16]
 8004a3e:	1ad3      	subs	r3, r2, r3
 8004a40:	2b02      	cmp	r3, #2
 8004a42:	d901      	bls.n	8004a48 <HAL_RCC_OscConfig+0x4cc>
        {
          return HAL_TIMEOUT;
 8004a44:	2303      	movs	r3, #3
 8004a46:	e07f      	b.n	8004b48 <HAL_RCC_OscConfig+0x5cc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8004a48:	4b41      	ldr	r3, [pc, #260]	; (8004b50 <HAL_RCC_OscConfig+0x5d4>)
 8004a4a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004a4c:	2202      	movs	r2, #2
 8004a4e:	4013      	ands	r3, r2
 8004a50:	d1f1      	bne.n	8004a36 <HAL_RCC_OscConfig+0x4ba>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	6a1b      	ldr	r3, [r3, #32]
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d100      	bne.n	8004a5c <HAL_RCC_OscConfig+0x4e0>
 8004a5a:	e074      	b.n	8004b46 <HAL_RCC_OscConfig+0x5ca>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004a5c:	4b3c      	ldr	r3, [pc, #240]	; (8004b50 <HAL_RCC_OscConfig+0x5d4>)
 8004a5e:	685b      	ldr	r3, [r3, #4]
 8004a60:	220c      	movs	r2, #12
 8004a62:	4013      	ands	r3, r2
 8004a64:	2b08      	cmp	r3, #8
 8004a66:	d100      	bne.n	8004a6a <HAL_RCC_OscConfig+0x4ee>
 8004a68:	e06b      	b.n	8004b42 <HAL_RCC_OscConfig+0x5c6>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	6a1b      	ldr	r3, [r3, #32]
 8004a6e:	2b02      	cmp	r3, #2
 8004a70:	d14c      	bne.n	8004b0c <HAL_RCC_OscConfig+0x590>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004a72:	4b37      	ldr	r3, [pc, #220]	; (8004b50 <HAL_RCC_OscConfig+0x5d4>)
 8004a74:	681a      	ldr	r2, [r3, #0]
 8004a76:	4b36      	ldr	r3, [pc, #216]	; (8004b50 <HAL_RCC_OscConfig+0x5d4>)
 8004a78:	4938      	ldr	r1, [pc, #224]	; (8004b5c <HAL_RCC_OscConfig+0x5e0>)
 8004a7a:	400a      	ands	r2, r1
 8004a7c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a7e:	f7fe fd03 	bl	8003488 <HAL_GetTick>
 8004a82:	0003      	movs	r3, r0
 8004a84:	613b      	str	r3, [r7, #16]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004a86:	e008      	b.n	8004a9a <HAL_RCC_OscConfig+0x51e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004a88:	f7fe fcfe 	bl	8003488 <HAL_GetTick>
 8004a8c:	0002      	movs	r2, r0
 8004a8e:	693b      	ldr	r3, [r7, #16]
 8004a90:	1ad3      	subs	r3, r2, r3
 8004a92:	2b02      	cmp	r3, #2
 8004a94:	d901      	bls.n	8004a9a <HAL_RCC_OscConfig+0x51e>
          {
            return HAL_TIMEOUT;
 8004a96:	2303      	movs	r3, #3
 8004a98:	e056      	b.n	8004b48 <HAL_RCC_OscConfig+0x5cc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004a9a:	4b2d      	ldr	r3, [pc, #180]	; (8004b50 <HAL_RCC_OscConfig+0x5d4>)
 8004a9c:	681a      	ldr	r2, [r3, #0]
 8004a9e:	2380      	movs	r3, #128	; 0x80
 8004aa0:	049b      	lsls	r3, r3, #18
 8004aa2:	4013      	ands	r3, r2
 8004aa4:	d1f0      	bne.n	8004a88 <HAL_RCC_OscConfig+0x50c>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004aa6:	4b2a      	ldr	r3, [pc, #168]	; (8004b50 <HAL_RCC_OscConfig+0x5d4>)
 8004aa8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004aaa:	220f      	movs	r2, #15
 8004aac:	4393      	bics	r3, r2
 8004aae:	0019      	movs	r1, r3
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004ab4:	4b26      	ldr	r3, [pc, #152]	; (8004b50 <HAL_RCC_OscConfig+0x5d4>)
 8004ab6:	430a      	orrs	r2, r1
 8004ab8:	62da      	str	r2, [r3, #44]	; 0x2c
 8004aba:	4b25      	ldr	r3, [pc, #148]	; (8004b50 <HAL_RCC_OscConfig+0x5d4>)
 8004abc:	685b      	ldr	r3, [r3, #4]
 8004abe:	4a28      	ldr	r2, [pc, #160]	; (8004b60 <HAL_RCC_OscConfig+0x5e4>)
 8004ac0:	4013      	ands	r3, r2
 8004ac2:	0019      	movs	r1, r3
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004acc:	431a      	orrs	r2, r3
 8004ace:	4b20      	ldr	r3, [pc, #128]	; (8004b50 <HAL_RCC_OscConfig+0x5d4>)
 8004ad0:	430a      	orrs	r2, r1
 8004ad2:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004ad4:	4b1e      	ldr	r3, [pc, #120]	; (8004b50 <HAL_RCC_OscConfig+0x5d4>)
 8004ad6:	681a      	ldr	r2, [r3, #0]
 8004ad8:	4b1d      	ldr	r3, [pc, #116]	; (8004b50 <HAL_RCC_OscConfig+0x5d4>)
 8004ada:	2180      	movs	r1, #128	; 0x80
 8004adc:	0449      	lsls	r1, r1, #17
 8004ade:	430a      	orrs	r2, r1
 8004ae0:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ae2:	f7fe fcd1 	bl	8003488 <HAL_GetTick>
 8004ae6:	0003      	movs	r3, r0
 8004ae8:	613b      	str	r3, [r7, #16]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004aea:	e008      	b.n	8004afe <HAL_RCC_OscConfig+0x582>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004aec:	f7fe fccc 	bl	8003488 <HAL_GetTick>
 8004af0:	0002      	movs	r2, r0
 8004af2:	693b      	ldr	r3, [r7, #16]
 8004af4:	1ad3      	subs	r3, r2, r3
 8004af6:	2b02      	cmp	r3, #2
 8004af8:	d901      	bls.n	8004afe <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 8004afa:	2303      	movs	r3, #3
 8004afc:	e024      	b.n	8004b48 <HAL_RCC_OscConfig+0x5cc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004afe:	4b14      	ldr	r3, [pc, #80]	; (8004b50 <HAL_RCC_OscConfig+0x5d4>)
 8004b00:	681a      	ldr	r2, [r3, #0]
 8004b02:	2380      	movs	r3, #128	; 0x80
 8004b04:	049b      	lsls	r3, r3, #18
 8004b06:	4013      	ands	r3, r2
 8004b08:	d0f0      	beq.n	8004aec <HAL_RCC_OscConfig+0x570>
 8004b0a:	e01c      	b.n	8004b46 <HAL_RCC_OscConfig+0x5ca>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004b0c:	4b10      	ldr	r3, [pc, #64]	; (8004b50 <HAL_RCC_OscConfig+0x5d4>)
 8004b0e:	681a      	ldr	r2, [r3, #0]
 8004b10:	4b0f      	ldr	r3, [pc, #60]	; (8004b50 <HAL_RCC_OscConfig+0x5d4>)
 8004b12:	4912      	ldr	r1, [pc, #72]	; (8004b5c <HAL_RCC_OscConfig+0x5e0>)
 8004b14:	400a      	ands	r2, r1
 8004b16:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b18:	f7fe fcb6 	bl	8003488 <HAL_GetTick>
 8004b1c:	0003      	movs	r3, r0
 8004b1e:	613b      	str	r3, [r7, #16]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004b20:	e008      	b.n	8004b34 <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004b22:	f7fe fcb1 	bl	8003488 <HAL_GetTick>
 8004b26:	0002      	movs	r2, r0
 8004b28:	693b      	ldr	r3, [r7, #16]
 8004b2a:	1ad3      	subs	r3, r2, r3
 8004b2c:	2b02      	cmp	r3, #2
 8004b2e:	d901      	bls.n	8004b34 <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 8004b30:	2303      	movs	r3, #3
 8004b32:	e009      	b.n	8004b48 <HAL_RCC_OscConfig+0x5cc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004b34:	4b06      	ldr	r3, [pc, #24]	; (8004b50 <HAL_RCC_OscConfig+0x5d4>)
 8004b36:	681a      	ldr	r2, [r3, #0]
 8004b38:	2380      	movs	r3, #128	; 0x80
 8004b3a:	049b      	lsls	r3, r3, #18
 8004b3c:	4013      	ands	r3, r2
 8004b3e:	d1f0      	bne.n	8004b22 <HAL_RCC_OscConfig+0x5a6>
 8004b40:	e001      	b.n	8004b46 <HAL_RCC_OscConfig+0x5ca>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8004b42:	2301      	movs	r3, #1
 8004b44:	e000      	b.n	8004b48 <HAL_RCC_OscConfig+0x5cc>
    }
  }
  
  return HAL_OK;
 8004b46:	2300      	movs	r3, #0
}
 8004b48:	0018      	movs	r0, r3
 8004b4a:	46bd      	mov	sp, r7
 8004b4c:	b006      	add	sp, #24
 8004b4e:	bd80      	pop	{r7, pc}
 8004b50:	40021000 	.word	0x40021000
 8004b54:	00001388 	.word	0x00001388
 8004b58:	efffffff 	.word	0xefffffff
 8004b5c:	feffffff 	.word	0xfeffffff
 8004b60:	ffc2ffff 	.word	0xffc2ffff

08004b64 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004b64:	b580      	push	{r7, lr}
 8004b66:	b084      	sub	sp, #16
 8004b68:	af00      	add	r7, sp, #0
 8004b6a:	6078      	str	r0, [r7, #4]
 8004b6c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8004b6e:	2300      	movs	r3, #0
 8004b70:	60fb      	str	r3, [r7, #12]
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8004b72:	4b6a      	ldr	r3, [pc, #424]	; (8004d1c <HAL_RCC_ClockConfig+0x1b8>)
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	2201      	movs	r2, #1
 8004b78:	4013      	ands	r3, r2
 8004b7a:	683a      	ldr	r2, [r7, #0]
 8004b7c:	429a      	cmp	r2, r3
 8004b7e:	d911      	bls.n	8004ba4 <HAL_RCC_ClockConfig+0x40>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004b80:	4b66      	ldr	r3, [pc, #408]	; (8004d1c <HAL_RCC_ClockConfig+0x1b8>)
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	2201      	movs	r2, #1
 8004b86:	4393      	bics	r3, r2
 8004b88:	0019      	movs	r1, r3
 8004b8a:	4b64      	ldr	r3, [pc, #400]	; (8004d1c <HAL_RCC_ClockConfig+0x1b8>)
 8004b8c:	683a      	ldr	r2, [r7, #0]
 8004b8e:	430a      	orrs	r2, r1
 8004b90:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004b92:	4b62      	ldr	r3, [pc, #392]	; (8004d1c <HAL_RCC_ClockConfig+0x1b8>)
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	2201      	movs	r2, #1
 8004b98:	4013      	ands	r3, r2
 8004b9a:	683a      	ldr	r2, [r7, #0]
 8004b9c:	429a      	cmp	r2, r3
 8004b9e:	d001      	beq.n	8004ba4 <HAL_RCC_ClockConfig+0x40>
    {
      return HAL_ERROR;
 8004ba0:	2301      	movs	r3, #1
 8004ba2:	e0b6      	b.n	8004d12 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	2202      	movs	r2, #2
 8004baa:	4013      	ands	r3, r2
 8004bac:	d009      	beq.n	8004bc2 <HAL_RCC_ClockConfig+0x5e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004bae:	4b5c      	ldr	r3, [pc, #368]	; (8004d20 <HAL_RCC_ClockConfig+0x1bc>)
 8004bb0:	685b      	ldr	r3, [r3, #4]
 8004bb2:	22f0      	movs	r2, #240	; 0xf0
 8004bb4:	4393      	bics	r3, r2
 8004bb6:	0019      	movs	r1, r3
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	689a      	ldr	r2, [r3, #8]
 8004bbc:	4b58      	ldr	r3, [pc, #352]	; (8004d20 <HAL_RCC_ClockConfig+0x1bc>)
 8004bbe:	430a      	orrs	r2, r1
 8004bc0:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	2201      	movs	r2, #1
 8004bc8:	4013      	ands	r3, r2
 8004bca:	d100      	bne.n	8004bce <HAL_RCC_ClockConfig+0x6a>
 8004bcc:	e067      	b.n	8004c9e <HAL_RCC_ClockConfig+0x13a>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	685b      	ldr	r3, [r3, #4]
 8004bd2:	2b01      	cmp	r3, #1
 8004bd4:	d107      	bne.n	8004be6 <HAL_RCC_ClockConfig+0x82>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004bd6:	4b52      	ldr	r3, [pc, #328]	; (8004d20 <HAL_RCC_ClockConfig+0x1bc>)
 8004bd8:	681a      	ldr	r2, [r3, #0]
 8004bda:	2380      	movs	r3, #128	; 0x80
 8004bdc:	029b      	lsls	r3, r3, #10
 8004bde:	4013      	ands	r3, r2
 8004be0:	d114      	bne.n	8004c0c <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8004be2:	2301      	movs	r3, #1
 8004be4:	e095      	b.n	8004d12 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	685b      	ldr	r3, [r3, #4]
 8004bea:	2b02      	cmp	r3, #2
 8004bec:	d107      	bne.n	8004bfe <HAL_RCC_ClockConfig+0x9a>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004bee:	4b4c      	ldr	r3, [pc, #304]	; (8004d20 <HAL_RCC_ClockConfig+0x1bc>)
 8004bf0:	681a      	ldr	r2, [r3, #0]
 8004bf2:	2380      	movs	r3, #128	; 0x80
 8004bf4:	049b      	lsls	r3, r3, #18
 8004bf6:	4013      	ands	r3, r2
 8004bf8:	d108      	bne.n	8004c0c <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8004bfa:	2301      	movs	r3, #1
 8004bfc:	e089      	b.n	8004d12 <HAL_RCC_ClockConfig+0x1ae>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004bfe:	4b48      	ldr	r3, [pc, #288]	; (8004d20 <HAL_RCC_ClockConfig+0x1bc>)
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	2202      	movs	r2, #2
 8004c04:	4013      	ands	r3, r2
 8004c06:	d101      	bne.n	8004c0c <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8004c08:	2301      	movs	r3, #1
 8004c0a:	e082      	b.n	8004d12 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004c0c:	4b44      	ldr	r3, [pc, #272]	; (8004d20 <HAL_RCC_ClockConfig+0x1bc>)
 8004c0e:	685b      	ldr	r3, [r3, #4]
 8004c10:	2203      	movs	r2, #3
 8004c12:	4393      	bics	r3, r2
 8004c14:	0019      	movs	r1, r3
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	685a      	ldr	r2, [r3, #4]
 8004c1a:	4b41      	ldr	r3, [pc, #260]	; (8004d20 <HAL_RCC_ClockConfig+0x1bc>)
 8004c1c:	430a      	orrs	r2, r1
 8004c1e:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004c20:	f7fe fc32 	bl	8003488 <HAL_GetTick>
 8004c24:	0003      	movs	r3, r0
 8004c26:	60fb      	str	r3, [r7, #12]
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	685b      	ldr	r3, [r3, #4]
 8004c2c:	2b01      	cmp	r3, #1
 8004c2e:	d111      	bne.n	8004c54 <HAL_RCC_ClockConfig+0xf0>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8004c30:	e009      	b.n	8004c46 <HAL_RCC_ClockConfig+0xe2>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004c32:	f7fe fc29 	bl	8003488 <HAL_GetTick>
 8004c36:	0002      	movs	r2, r0
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	1ad3      	subs	r3, r2, r3
 8004c3c:	4a39      	ldr	r2, [pc, #228]	; (8004d24 <HAL_RCC_ClockConfig+0x1c0>)
 8004c3e:	4293      	cmp	r3, r2
 8004c40:	d901      	bls.n	8004c46 <HAL_RCC_ClockConfig+0xe2>
        {
          return HAL_TIMEOUT;
 8004c42:	2303      	movs	r3, #3
 8004c44:	e065      	b.n	8004d12 <HAL_RCC_ClockConfig+0x1ae>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8004c46:	4b36      	ldr	r3, [pc, #216]	; (8004d20 <HAL_RCC_ClockConfig+0x1bc>)
 8004c48:	685b      	ldr	r3, [r3, #4]
 8004c4a:	220c      	movs	r2, #12
 8004c4c:	4013      	ands	r3, r2
 8004c4e:	2b04      	cmp	r3, #4
 8004c50:	d1ef      	bne.n	8004c32 <HAL_RCC_ClockConfig+0xce>
 8004c52:	e024      	b.n	8004c9e <HAL_RCC_ClockConfig+0x13a>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	685b      	ldr	r3, [r3, #4]
 8004c58:	2b02      	cmp	r3, #2
 8004c5a:	d11b      	bne.n	8004c94 <HAL_RCC_ClockConfig+0x130>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004c5c:	e009      	b.n	8004c72 <HAL_RCC_ClockConfig+0x10e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004c5e:	f7fe fc13 	bl	8003488 <HAL_GetTick>
 8004c62:	0002      	movs	r2, r0
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	1ad3      	subs	r3, r2, r3
 8004c68:	4a2e      	ldr	r2, [pc, #184]	; (8004d24 <HAL_RCC_ClockConfig+0x1c0>)
 8004c6a:	4293      	cmp	r3, r2
 8004c6c:	d901      	bls.n	8004c72 <HAL_RCC_ClockConfig+0x10e>
        {
          return HAL_TIMEOUT;
 8004c6e:	2303      	movs	r3, #3
 8004c70:	e04f      	b.n	8004d12 <HAL_RCC_ClockConfig+0x1ae>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004c72:	4b2b      	ldr	r3, [pc, #172]	; (8004d20 <HAL_RCC_ClockConfig+0x1bc>)
 8004c74:	685b      	ldr	r3, [r3, #4]
 8004c76:	220c      	movs	r2, #12
 8004c78:	4013      	ands	r3, r2
 8004c7a:	2b08      	cmp	r3, #8
 8004c7c:	d1ef      	bne.n	8004c5e <HAL_RCC_ClockConfig+0xfa>
 8004c7e:	e00e      	b.n	8004c9e <HAL_RCC_ClockConfig+0x13a>
#endif /* RCC_CFGR_SWS_HSI48 */
    else
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004c80:	f7fe fc02 	bl	8003488 <HAL_GetTick>
 8004c84:	0002      	movs	r2, r0
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	1ad3      	subs	r3, r2, r3
 8004c8a:	4a26      	ldr	r2, [pc, #152]	; (8004d24 <HAL_RCC_ClockConfig+0x1c0>)
 8004c8c:	4293      	cmp	r3, r2
 8004c8e:	d901      	bls.n	8004c94 <HAL_RCC_ClockConfig+0x130>
        {
          return HAL_TIMEOUT;
 8004c90:	2303      	movs	r3, #3
 8004c92:	e03e      	b.n	8004d12 <HAL_RCC_ClockConfig+0x1ae>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8004c94:	4b22      	ldr	r3, [pc, #136]	; (8004d20 <HAL_RCC_ClockConfig+0x1bc>)
 8004c96:	685b      	ldr	r3, [r3, #4]
 8004c98:	220c      	movs	r2, #12
 8004c9a:	4013      	ands	r3, r2
 8004c9c:	d1f0      	bne.n	8004c80 <HAL_RCC_ClockConfig+0x11c>
        }
      }
    }      
  }    
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8004c9e:	4b1f      	ldr	r3, [pc, #124]	; (8004d1c <HAL_RCC_ClockConfig+0x1b8>)
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	2201      	movs	r2, #1
 8004ca4:	4013      	ands	r3, r2
 8004ca6:	683a      	ldr	r2, [r7, #0]
 8004ca8:	429a      	cmp	r2, r3
 8004caa:	d211      	bcs.n	8004cd0 <HAL_RCC_ClockConfig+0x16c>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004cac:	4b1b      	ldr	r3, [pc, #108]	; (8004d1c <HAL_RCC_ClockConfig+0x1b8>)
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	2201      	movs	r2, #1
 8004cb2:	4393      	bics	r3, r2
 8004cb4:	0019      	movs	r1, r3
 8004cb6:	4b19      	ldr	r3, [pc, #100]	; (8004d1c <HAL_RCC_ClockConfig+0x1b8>)
 8004cb8:	683a      	ldr	r2, [r7, #0]
 8004cba:	430a      	orrs	r2, r1
 8004cbc:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8004cbe:	4b17      	ldr	r3, [pc, #92]	; (8004d1c <HAL_RCC_ClockConfig+0x1b8>)
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	2201      	movs	r2, #1
 8004cc4:	4013      	ands	r3, r2
 8004cc6:	683a      	ldr	r2, [r7, #0]
 8004cc8:	429a      	cmp	r2, r3
 8004cca:	d001      	beq.n	8004cd0 <HAL_RCC_ClockConfig+0x16c>
    {
      return HAL_ERROR;
 8004ccc:	2301      	movs	r3, #1
 8004cce:	e020      	b.n	8004d12 <HAL_RCC_ClockConfig+0x1ae>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	2204      	movs	r2, #4
 8004cd6:	4013      	ands	r3, r2
 8004cd8:	d009      	beq.n	8004cee <HAL_RCC_ClockConfig+0x18a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8004cda:	4b11      	ldr	r3, [pc, #68]	; (8004d20 <HAL_RCC_ClockConfig+0x1bc>)
 8004cdc:	685b      	ldr	r3, [r3, #4]
 8004cde:	4a12      	ldr	r2, [pc, #72]	; (8004d28 <HAL_RCC_ClockConfig+0x1c4>)
 8004ce0:	4013      	ands	r3, r2
 8004ce2:	0019      	movs	r1, r3
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	68da      	ldr	r2, [r3, #12]
 8004ce8:	4b0d      	ldr	r3, [pc, #52]	; (8004d20 <HAL_RCC_ClockConfig+0x1bc>)
 8004cea:	430a      	orrs	r2, r1
 8004cec:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8004cee:	f000 f821 	bl	8004d34 <HAL_RCC_GetSysClockFreq>
 8004cf2:	0001      	movs	r1, r0
 8004cf4:	4b0a      	ldr	r3, [pc, #40]	; (8004d20 <HAL_RCC_ClockConfig+0x1bc>)
 8004cf6:	685b      	ldr	r3, [r3, #4]
 8004cf8:	091b      	lsrs	r3, r3, #4
 8004cfa:	220f      	movs	r2, #15
 8004cfc:	4013      	ands	r3, r2
 8004cfe:	4a0b      	ldr	r2, [pc, #44]	; (8004d2c <HAL_RCC_ClockConfig+0x1c8>)
 8004d00:	5cd3      	ldrb	r3, [r2, r3]
 8004d02:	000a      	movs	r2, r1
 8004d04:	40da      	lsrs	r2, r3
 8004d06:	4b0a      	ldr	r3, [pc, #40]	; (8004d30 <HAL_RCC_ClockConfig+0x1cc>)
 8004d08:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8004d0a:	2000      	movs	r0, #0
 8004d0c:	f7fe fb94 	bl	8003438 <HAL_InitTick>
  
  return HAL_OK;
 8004d10:	2300      	movs	r3, #0
}
 8004d12:	0018      	movs	r0, r3
 8004d14:	46bd      	mov	sp, r7
 8004d16:	b004      	add	sp, #16
 8004d18:	bd80      	pop	{r7, pc}
 8004d1a:	46c0      	nop			; (mov r8, r8)
 8004d1c:	40022000 	.word	0x40022000
 8004d20:	40021000 	.word	0x40021000
 8004d24:	00001388 	.word	0x00001388
 8004d28:	fffff8ff 	.word	0xfffff8ff
 8004d2c:	08005ec8 	.word	0x08005ec8
 8004d30:	20000004 	.word	0x20000004

08004d34 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004d34:	b590      	push	{r4, r7, lr}
 8004d36:	b08f      	sub	sp, #60	; 0x3c
 8004d38:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8004d3a:	2314      	movs	r3, #20
 8004d3c:	18fb      	adds	r3, r7, r3
 8004d3e:	4a2b      	ldr	r2, [pc, #172]	; (8004dec <HAL_RCC_GetSysClockFreq+0xb8>)
 8004d40:	ca13      	ldmia	r2!, {r0, r1, r4}
 8004d42:	c313      	stmia	r3!, {r0, r1, r4}
 8004d44:	6812      	ldr	r2, [r2, #0]
 8004d46:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8004d48:	1d3b      	adds	r3, r7, #4
 8004d4a:	4a29      	ldr	r2, [pc, #164]	; (8004df0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8004d4c:	ca13      	ldmia	r2!, {r0, r1, r4}
 8004d4e:	c313      	stmia	r3!, {r0, r1, r4}
 8004d50:	6812      	ldr	r2, [r2, #0]
 8004d52:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004d54:	2300      	movs	r3, #0
 8004d56:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004d58:	2300      	movs	r3, #0
 8004d5a:	62bb      	str	r3, [r7, #40]	; 0x28
 8004d5c:	2300      	movs	r3, #0
 8004d5e:	637b      	str	r3, [r7, #52]	; 0x34
 8004d60:	2300      	movs	r3, #0
 8004d62:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 8004d64:	2300      	movs	r3, #0
 8004d66:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 8004d68:	4b22      	ldr	r3, [pc, #136]	; (8004df4 <HAL_RCC_GetSysClockFreq+0xc0>)
 8004d6a:	685b      	ldr	r3, [r3, #4]
 8004d6c:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004d6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d70:	220c      	movs	r2, #12
 8004d72:	4013      	ands	r3, r2
 8004d74:	2b04      	cmp	r3, #4
 8004d76:	d002      	beq.n	8004d7e <HAL_RCC_GetSysClockFreq+0x4a>
 8004d78:	2b08      	cmp	r3, #8
 8004d7a:	d003      	beq.n	8004d84 <HAL_RCC_GetSysClockFreq+0x50>
 8004d7c:	e02d      	b.n	8004dda <HAL_RCC_GetSysClockFreq+0xa6>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004d7e:	4b1e      	ldr	r3, [pc, #120]	; (8004df8 <HAL_RCC_GetSysClockFreq+0xc4>)
 8004d80:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8004d82:	e02d      	b.n	8004de0 <HAL_RCC_GetSysClockFreq+0xac>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8004d84:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d86:	0c9b      	lsrs	r3, r3, #18
 8004d88:	220f      	movs	r2, #15
 8004d8a:	4013      	ands	r3, r2
 8004d8c:	2214      	movs	r2, #20
 8004d8e:	18ba      	adds	r2, r7, r2
 8004d90:	5cd3      	ldrb	r3, [r2, r3]
 8004d92:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8004d94:	4b17      	ldr	r3, [pc, #92]	; (8004df4 <HAL_RCC_GetSysClockFreq+0xc0>)
 8004d96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004d98:	220f      	movs	r2, #15
 8004d9a:	4013      	ands	r3, r2
 8004d9c:	1d3a      	adds	r2, r7, #4
 8004d9e:	5cd3      	ldrb	r3, [r2, r3]
 8004da0:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8004da2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004da4:	2380      	movs	r3, #128	; 0x80
 8004da6:	025b      	lsls	r3, r3, #9
 8004da8:	4013      	ands	r3, r2
 8004daa:	d009      	beq.n	8004dc0 <HAL_RCC_GetSysClockFreq+0x8c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (HSE_VALUE / prediv) * pllmul;
 8004dac:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004dae:	4812      	ldr	r0, [pc, #72]	; (8004df8 <HAL_RCC_GetSysClockFreq+0xc4>)
 8004db0:	f7fb f9aa 	bl	8000108 <__udivsi3>
 8004db4:	0003      	movs	r3, r0
 8004db6:	001a      	movs	r2, r3
 8004db8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dba:	4353      	muls	r3, r2
 8004dbc:	637b      	str	r3, [r7, #52]	; 0x34
 8004dbe:	e009      	b.n	8004dd4 <HAL_RCC_GetSysClockFreq+0xa0>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (HSI_VALUE / prediv) * pllmul;
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1U) * pllmul);
 8004dc0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004dc2:	000a      	movs	r2, r1
 8004dc4:	0152      	lsls	r2, r2, #5
 8004dc6:	1a52      	subs	r2, r2, r1
 8004dc8:	0193      	lsls	r3, r2, #6
 8004dca:	1a9b      	subs	r3, r3, r2
 8004dcc:	00db      	lsls	r3, r3, #3
 8004dce:	185b      	adds	r3, r3, r1
 8004dd0:	021b      	lsls	r3, r3, #8
 8004dd2:	637b      	str	r3, [r7, #52]	; 0x34
#endif
      }
      sysclockfreq = pllclk;
 8004dd4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004dd6:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8004dd8:	e002      	b.n	8004de0 <HAL_RCC_GetSysClockFreq+0xac>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004dda:	4b08      	ldr	r3, [pc, #32]	; (8004dfc <HAL_RCC_GetSysClockFreq+0xc8>)
 8004ddc:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8004dde:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8004de0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8004de2:	0018      	movs	r0, r3
 8004de4:	46bd      	mov	sp, r7
 8004de6:	b00f      	add	sp, #60	; 0x3c
 8004de8:	bd90      	pop	{r4, r7, pc}
 8004dea:	46c0      	nop			; (mov r8, r8)
 8004dec:	08005da8 	.word	0x08005da8
 8004df0:	08005db8 	.word	0x08005db8
 8004df4:	40021000 	.word	0x40021000
 8004df8:	01e84800 	.word	0x01e84800
 8004dfc:	007a1200 	.word	0x007a1200

08004e00 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004e00:	b580      	push	{r7, lr}
 8004e02:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004e04:	4b02      	ldr	r3, [pc, #8]	; (8004e10 <HAL_RCC_GetHCLKFreq+0x10>)
 8004e06:	681b      	ldr	r3, [r3, #0]
}
 8004e08:	0018      	movs	r0, r3
 8004e0a:	46bd      	mov	sp, r7
 8004e0c:	bd80      	pop	{r7, pc}
 8004e0e:	46c0      	nop			; (mov r8, r8)
 8004e10:	20000004 	.word	0x20000004

08004e14 <HAL_TIM_Base_Init>:
  *         parameters in the TIM_HandleTypeDef and create the associated handle.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004e14:	b580      	push	{r7, lr}
 8004e16:	b082      	sub	sp, #8
 8004e18:	af00      	add	r7, sp, #0
 8004e1a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d101      	bne.n	8004e26 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004e22:	2301      	movs	r3, #1
 8004e24:	e01e      	b.n	8004e64 <HAL_TIM_Base_Init+0x50>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if(htim->State == HAL_TIM_STATE_RESET)
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	223d      	movs	r2, #61	; 0x3d
 8004e2a:	5c9b      	ldrb	r3, [r3, r2]
 8004e2c:	b2db      	uxtb	r3, r3
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	d107      	bne.n	8004e42 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	223c      	movs	r2, #60	; 0x3c
 8004e36:	2100      	movs	r1, #0
 8004e38:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	0018      	movs	r0, r3
 8004e3e:	f7fe f9cb 	bl	80031d8 <HAL_TIM_Base_MspInit>
  }

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	223d      	movs	r2, #61	; 0x3d
 8004e46:	2102      	movs	r1, #2
 8004e48:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	681a      	ldr	r2, [r3, #0]
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	3304      	adds	r3, #4
 8004e52:	0019      	movs	r1, r3
 8004e54:	0010      	movs	r0, r2
 8004e56:	f000 fbc7 	bl	80055e8 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	223d      	movs	r2, #61	; 0x3d
 8004e5e:	2101      	movs	r1, #1
 8004e60:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004e62:	2300      	movs	r3, #0
}
 8004e64:	0018      	movs	r0, r3
 8004e66:	46bd      	mov	sp, r7
 8004e68:	b002      	add	sp, #8
 8004e6a:	bd80      	pop	{r7, pc}

08004e6c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM handle
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8004e6c:	b580      	push	{r7, lr}
 8004e6e:	b082      	sub	sp, #8
 8004e70:	af00      	add	r7, sp, #0
 8004e72:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	223d      	movs	r2, #61	; 0x3d
 8004e78:	2102      	movs	r1, #2
 8004e7a:	5499      	strb	r1, [r3, r2]

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	681a      	ldr	r2, [r3, #0]
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	2101      	movs	r1, #1
 8004e88:	430a      	orrs	r2, r1
 8004e8a:	601a      	str	r2, [r3, #0]

  /* Change the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	223d      	movs	r2, #61	; 0x3d
 8004e90:	2101      	movs	r1, #1
 8004e92:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8004e94:	2300      	movs	r3, #0
}
 8004e96:	0018      	movs	r0, r3
 8004e98:	46bd      	mov	sp, r7
 8004e9a:	b002      	add	sp, #8
 8004e9c:	bd80      	pop	{r7, pc}

08004e9e <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM handle
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004e9e:	b580      	push	{r7, lr}
 8004ea0:	b082      	sub	sp, #8
 8004ea2:	af00      	add	r7, sp, #0
 8004ea4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

   /* Enable the TIM Update interrupt */
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	68da      	ldr	r2, [r3, #12]
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	2101      	movs	r1, #1
 8004eb2:	430a      	orrs	r2, r1
 8004eb4:	60da      	str	r2, [r3, #12]

   /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	681a      	ldr	r2, [r3, #0]
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	2101      	movs	r1, #1
 8004ec2:	430a      	orrs	r2, r1
 8004ec4:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8004ec6:	2300      	movs	r3, #0
}
 8004ec8:	0018      	movs	r0, r3
 8004eca:	46bd      	mov	sp, r7
 8004ecc:	b002      	add	sp, #8
 8004ece:	bd80      	pop	{r7, pc}

08004ed0 <HAL_TIM_IC_Init>:
  *         parameters in the TIM_HandleTypeDef and create the associated handle.
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8004ed0:	b580      	push	{r7, lr}
 8004ed2:	b082      	sub	sp, #8
 8004ed4:	af00      	add	r7, sp, #0
 8004ed6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d101      	bne.n	8004ee2 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8004ede:	2301      	movs	r3, #1
 8004ee0:	e01e      	b.n	8004f20 <HAL_TIM_IC_Init+0x50>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if(htim->State == HAL_TIM_STATE_RESET)
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	223d      	movs	r2, #61	; 0x3d
 8004ee6:	5c9b      	ldrb	r3, [r3, r2]
 8004ee8:	b2db      	uxtb	r3, r3
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d107      	bne.n	8004efe <HAL_TIM_IC_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	223c      	movs	r2, #60	; 0x3c
 8004ef2:	2100      	movs	r1, #0
 8004ef4:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	0018      	movs	r0, r3
 8004efa:	f000 f815 	bl	8004f28 <HAL_TIM_IC_MspInit>
  }

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	223d      	movs	r2, #61	; 0x3d
 8004f02:	2102      	movs	r1, #2
 8004f04:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	681a      	ldr	r2, [r3, #0]
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	3304      	adds	r3, #4
 8004f0e:	0019      	movs	r1, r3
 8004f10:	0010      	movs	r0, r2
 8004f12:	f000 fb69 	bl	80055e8 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	223d      	movs	r2, #61	; 0x3d
 8004f1a:	2101      	movs	r1, #1
 8004f1c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004f1e:	2300      	movs	r3, #0
}
 8004f20:	0018      	movs	r0, r3
 8004f22:	46bd      	mov	sp, r7
 8004f24:	b002      	add	sp, #8
 8004f26:	bd80      	pop	{r7, pc}

08004f28 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8004f28:	b580      	push	{r7, lr}
 8004f2a:	b082      	sub	sp, #8
 8004f2c:	af00      	add	r7, sp, #0
 8004f2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8004f30:	46c0      	nop			; (mov r8, r8)
 8004f32:	46bd      	mov	sp, r7
 8004f34:	b002      	add	sp, #8
 8004f36:	bd80      	pop	{r7, pc}

08004f38 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
*/
HAL_StatusTypeDef HAL_TIM_IC_Start_IT (TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004f38:	b580      	push	{r7, lr}
 8004f3a:	b082      	sub	sp, #8
 8004f3c:	af00      	add	r7, sp, #0
 8004f3e:	6078      	str	r0, [r7, #4]
 8004f40:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8004f42:	683b      	ldr	r3, [r7, #0]
 8004f44:	2b0c      	cmp	r3, #12
 8004f46:	d02a      	beq.n	8004f9e <HAL_TIM_IC_Start_IT+0x66>
 8004f48:	683b      	ldr	r3, [r7, #0]
 8004f4a:	2b0c      	cmp	r3, #12
 8004f4c:	d830      	bhi.n	8004fb0 <HAL_TIM_IC_Start_IT+0x78>
 8004f4e:	683b      	ldr	r3, [r7, #0]
 8004f50:	2b08      	cmp	r3, #8
 8004f52:	d01b      	beq.n	8004f8c <HAL_TIM_IC_Start_IT+0x54>
 8004f54:	683b      	ldr	r3, [r7, #0]
 8004f56:	2b08      	cmp	r3, #8
 8004f58:	d82a      	bhi.n	8004fb0 <HAL_TIM_IC_Start_IT+0x78>
 8004f5a:	683b      	ldr	r3, [r7, #0]
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d003      	beq.n	8004f68 <HAL_TIM_IC_Start_IT+0x30>
 8004f60:	683b      	ldr	r3, [r7, #0]
 8004f62:	2b04      	cmp	r3, #4
 8004f64:	d009      	beq.n	8004f7a <HAL_TIM_IC_Start_IT+0x42>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
    }
    break;

    default:
    break;
 8004f66:	e023      	b.n	8004fb0 <HAL_TIM_IC_Start_IT+0x78>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	68da      	ldr	r2, [r3, #12]
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	2102      	movs	r1, #2
 8004f74:	430a      	orrs	r2, r1
 8004f76:	60da      	str	r2, [r3, #12]
    break;
 8004f78:	e01b      	b.n	8004fb2 <HAL_TIM_IC_Start_IT+0x7a>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	68da      	ldr	r2, [r3, #12]
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	2104      	movs	r1, #4
 8004f86:	430a      	orrs	r2, r1
 8004f88:	60da      	str	r2, [r3, #12]
    break;
 8004f8a:	e012      	b.n	8004fb2 <HAL_TIM_IC_Start_IT+0x7a>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	68da      	ldr	r2, [r3, #12]
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	2108      	movs	r1, #8
 8004f98:	430a      	orrs	r2, r1
 8004f9a:	60da      	str	r2, [r3, #12]
    break;
 8004f9c:	e009      	b.n	8004fb2 <HAL_TIM_IC_Start_IT+0x7a>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	68da      	ldr	r2, [r3, #12]
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	2110      	movs	r1, #16
 8004faa:	430a      	orrs	r2, r1
 8004fac:	60da      	str	r2, [r3, #12]
    break;
 8004fae:	e000      	b.n	8004fb2 <HAL_TIM_IC_Start_IT+0x7a>
    break;
 8004fb0:	46c0      	nop			; (mov r8, r8)
  }
  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	6839      	ldr	r1, [r7, #0]
 8004fb8:	2201      	movs	r2, #1
 8004fba:	0018      	movs	r0, r3
 8004fbc:	f000 fd66 	bl	8005a8c <TIM_CCxChannelCmd>

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	681a      	ldr	r2, [r3, #0]
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	2101      	movs	r1, #1
 8004fcc:	430a      	orrs	r2, r1
 8004fce:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8004fd0:	2300      	movs	r3, #0
}
 8004fd2:	0018      	movs	r0, r3
 8004fd4:	46bd      	mov	sp, r7
 8004fd6:	b002      	add	sp, #8
 8004fd8:	bd80      	pop	{r7, pc}

08004fda <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004fda:	b580      	push	{r7, lr}
 8004fdc:	b082      	sub	sp, #8
 8004fde:	af00      	add	r7, sp, #0
 8004fe0:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	691b      	ldr	r3, [r3, #16]
 8004fe8:	2202      	movs	r2, #2
 8004fea:	4013      	ands	r3, r2
 8004fec:	2b02      	cmp	r3, #2
 8004fee:	d124      	bne.n	800503a <HAL_TIM_IRQHandler+0x60>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	68db      	ldr	r3, [r3, #12]
 8004ff6:	2202      	movs	r2, #2
 8004ff8:	4013      	ands	r3, r2
 8004ffa:	2b02      	cmp	r3, #2
 8004ffc:	d11d      	bne.n	800503a <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	2203      	movs	r2, #3
 8005004:	4252      	negs	r2, r2
 8005006:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	2201      	movs	r2, #1
 800500c:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	699b      	ldr	r3, [r3, #24]
 8005014:	2203      	movs	r2, #3
 8005016:	4013      	ands	r3, r2
 8005018:	d004      	beq.n	8005024 <HAL_TIM_IRQHandler+0x4a>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	0018      	movs	r0, r3
 800501e:	f7fd fff7 	bl	8003010 <HAL_TIM_IC_CaptureCallback>
 8005022:	e007      	b.n	8005034 <HAL_TIM_IRQHandler+0x5a>
        }
        /* Output compare event */
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	0018      	movs	r0, r3
 8005028:	f000 fac5 	bl	80055b6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	0018      	movs	r0, r3
 8005030:	f000 fac9 	bl	80055c6 <HAL_TIM_PWM_PulseFinishedCallback>
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	2200      	movs	r2, #0
 8005038:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	691b      	ldr	r3, [r3, #16]
 8005040:	2204      	movs	r2, #4
 8005042:	4013      	ands	r3, r2
 8005044:	2b04      	cmp	r3, #4
 8005046:	d125      	bne.n	8005094 <HAL_TIM_IRQHandler+0xba>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	68db      	ldr	r3, [r3, #12]
 800504e:	2204      	movs	r2, #4
 8005050:	4013      	ands	r3, r2
 8005052:	2b04      	cmp	r3, #4
 8005054:	d11e      	bne.n	8005094 <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	2205      	movs	r2, #5
 800505c:	4252      	negs	r2, r2
 800505e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	2202      	movs	r2, #2
 8005064:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	699a      	ldr	r2, [r3, #24]
 800506c:	23c0      	movs	r3, #192	; 0xc0
 800506e:	009b      	lsls	r3, r3, #2
 8005070:	4013      	ands	r3, r2
 8005072:	d004      	beq.n	800507e <HAL_TIM_IRQHandler+0xa4>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	0018      	movs	r0, r3
 8005078:	f7fd ffca 	bl	8003010 <HAL_TIM_IC_CaptureCallback>
 800507c:	e007      	b.n	800508e <HAL_TIM_IRQHandler+0xb4>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	0018      	movs	r0, r3
 8005082:	f000 fa98 	bl	80055b6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	0018      	movs	r0, r3
 800508a:	f000 fa9c 	bl	80055c6 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	2200      	movs	r2, #0
 8005092:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	691b      	ldr	r3, [r3, #16]
 800509a:	2208      	movs	r2, #8
 800509c:	4013      	ands	r3, r2
 800509e:	2b08      	cmp	r3, #8
 80050a0:	d124      	bne.n	80050ec <HAL_TIM_IRQHandler+0x112>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	68db      	ldr	r3, [r3, #12]
 80050a8:	2208      	movs	r2, #8
 80050aa:	4013      	ands	r3, r2
 80050ac:	2b08      	cmp	r3, #8
 80050ae:	d11d      	bne.n	80050ec <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	2209      	movs	r2, #9
 80050b6:	4252      	negs	r2, r2
 80050b8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	2204      	movs	r2, #4
 80050be:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	69db      	ldr	r3, [r3, #28]
 80050c6:	2203      	movs	r2, #3
 80050c8:	4013      	ands	r3, r2
 80050ca:	d004      	beq.n	80050d6 <HAL_TIM_IRQHandler+0xfc>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	0018      	movs	r0, r3
 80050d0:	f7fd ff9e 	bl	8003010 <HAL_TIM_IC_CaptureCallback>
 80050d4:	e007      	b.n	80050e6 <HAL_TIM_IRQHandler+0x10c>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	0018      	movs	r0, r3
 80050da:	f000 fa6c 	bl	80055b6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	0018      	movs	r0, r3
 80050e2:	f000 fa70 	bl	80055c6 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	2200      	movs	r2, #0
 80050ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	691b      	ldr	r3, [r3, #16]
 80050f2:	2210      	movs	r2, #16
 80050f4:	4013      	ands	r3, r2
 80050f6:	2b10      	cmp	r3, #16
 80050f8:	d125      	bne.n	8005146 <HAL_TIM_IRQHandler+0x16c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	68db      	ldr	r3, [r3, #12]
 8005100:	2210      	movs	r2, #16
 8005102:	4013      	ands	r3, r2
 8005104:	2b10      	cmp	r3, #16
 8005106:	d11e      	bne.n	8005146 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	2211      	movs	r2, #17
 800510e:	4252      	negs	r2, r2
 8005110:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	2208      	movs	r2, #8
 8005116:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	69da      	ldr	r2, [r3, #28]
 800511e:	23c0      	movs	r3, #192	; 0xc0
 8005120:	009b      	lsls	r3, r3, #2
 8005122:	4013      	ands	r3, r2
 8005124:	d004      	beq.n	8005130 <HAL_TIM_IRQHandler+0x156>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	0018      	movs	r0, r3
 800512a:	f7fd ff71 	bl	8003010 <HAL_TIM_IC_CaptureCallback>
 800512e:	e007      	b.n	8005140 <HAL_TIM_IRQHandler+0x166>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	0018      	movs	r0, r3
 8005134:	f000 fa3f 	bl	80055b6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	0018      	movs	r0, r3
 800513c:	f000 fa43 	bl	80055c6 <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	2200      	movs	r2, #0
 8005144:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	691b      	ldr	r3, [r3, #16]
 800514c:	2201      	movs	r2, #1
 800514e:	4013      	ands	r3, r2
 8005150:	2b01      	cmp	r3, #1
 8005152:	d10f      	bne.n	8005174 <HAL_TIM_IRQHandler+0x19a>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	68db      	ldr	r3, [r3, #12]
 800515a:	2201      	movs	r2, #1
 800515c:	4013      	ands	r3, r2
 800515e:	2b01      	cmp	r3, #1
 8005160:	d108      	bne.n	8005174 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	2202      	movs	r2, #2
 8005168:	4252      	negs	r2, r2
 800516a:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	0018      	movs	r0, r3
 8005170:	f000 fa19 	bl	80055a6 <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	691b      	ldr	r3, [r3, #16]
 800517a:	2280      	movs	r2, #128	; 0x80
 800517c:	4013      	ands	r3, r2
 800517e:	2b80      	cmp	r3, #128	; 0x80
 8005180:	d10f      	bne.n	80051a2 <HAL_TIM_IRQHandler+0x1c8>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	68db      	ldr	r3, [r3, #12]
 8005188:	2280      	movs	r2, #128	; 0x80
 800518a:	4013      	ands	r3, r2
 800518c:	2b80      	cmp	r3, #128	; 0x80
 800518e:	d108      	bne.n	80051a2 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	2281      	movs	r2, #129	; 0x81
 8005196:	4252      	negs	r2, r2
 8005198:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	0018      	movs	r0, r3
 800519e:	f000 fce1 	bl	8005b64 <HAL_TIMEx_BreakCallback>
    }
  }
  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	691b      	ldr	r3, [r3, #16]
 80051a8:	2240      	movs	r2, #64	; 0x40
 80051aa:	4013      	ands	r3, r2
 80051ac:	2b40      	cmp	r3, #64	; 0x40
 80051ae:	d10f      	bne.n	80051d0 <HAL_TIM_IRQHandler+0x1f6>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	68db      	ldr	r3, [r3, #12]
 80051b6:	2240      	movs	r2, #64	; 0x40
 80051b8:	4013      	ands	r3, r2
 80051ba:	2b40      	cmp	r3, #64	; 0x40
 80051bc:	d108      	bne.n	80051d0 <HAL_TIM_IRQHandler+0x1f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	2241      	movs	r2, #65	; 0x41
 80051c4:	4252      	negs	r2, r2
 80051c6:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	0018      	movs	r0, r3
 80051cc:	f000 fa03 	bl	80055d6 <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	691b      	ldr	r3, [r3, #16]
 80051d6:	2220      	movs	r2, #32
 80051d8:	4013      	ands	r3, r2
 80051da:	2b20      	cmp	r3, #32
 80051dc:	d10f      	bne.n	80051fe <HAL_TIM_IRQHandler+0x224>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	68db      	ldr	r3, [r3, #12]
 80051e4:	2220      	movs	r2, #32
 80051e6:	4013      	ands	r3, r2
 80051e8:	2b20      	cmp	r3, #32
 80051ea:	d108      	bne.n	80051fe <HAL_TIM_IRQHandler+0x224>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	2221      	movs	r2, #33	; 0x21
 80051f2:	4252      	negs	r2, r2
 80051f4:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	0018      	movs	r0, r3
 80051fa:	f000 fcab 	bl	8005b54 <HAL_TIMEx_CommutationCallback>
    }
  }
}
 80051fe:	46c0      	nop			; (mov r8, r8)
 8005200:	46bd      	mov	sp, r7
 8005202:	b002      	add	sp, #8
 8005204:	bd80      	pop	{r7, pc}
	...

08005208 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef* sConfig, uint32_t Channel)
{
 8005208:	b580      	push	{r7, lr}
 800520a:	b084      	sub	sp, #16
 800520c:	af00      	add	r7, sp, #0
 800520e:	60f8      	str	r0, [r7, #12]
 8005210:	60b9      	str	r1, [r7, #8]
 8005212:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_POLARITY(sConfig->ICPolarity));
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  __HAL_LOCK(htim);
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	223c      	movs	r2, #60	; 0x3c
 8005218:	5c9b      	ldrb	r3, [r3, r2]
 800521a:	2b01      	cmp	r3, #1
 800521c:	d101      	bne.n	8005222 <HAL_TIM_IC_ConfigChannel+0x1a>
 800521e:	2302      	movs	r3, #2
 8005220:	e08a      	b.n	8005338 <HAL_TIM_IC_ConfigChannel+0x130>
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	223c      	movs	r2, #60	; 0x3c
 8005226:	2101      	movs	r1, #1
 8005228:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	223d      	movs	r2, #61	; 0x3d
 800522e:	2102      	movs	r1, #2
 8005230:	5499      	strb	r1, [r3, r2]

  if (Channel == TIM_CHANNEL_1)
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	2b00      	cmp	r3, #0
 8005236:	d11b      	bne.n	8005270 <HAL_TIM_IC_ConfigChannel+0x68>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	6818      	ldr	r0, [r3, #0]
 800523c:	68bb      	ldr	r3, [r7, #8]
 800523e:	6819      	ldr	r1, [r3, #0]
 8005240:	68bb      	ldr	r3, [r7, #8]
 8005242:	685a      	ldr	r2, [r3, #4]
 8005244:	68bb      	ldr	r3, [r7, #8]
 8005246:	68db      	ldr	r3, [r3, #12]
 8005248:	f000 fa46 	bl	80056d8 <TIM_TI1_SetConfig>
               sConfig->ICPolarity,
               sConfig->ICSelection,
               sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	699a      	ldr	r2, [r3, #24]
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	210c      	movs	r1, #12
 8005258:	438a      	bics	r2, r1
 800525a:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	6999      	ldr	r1, [r3, #24]
 8005262:	68bb      	ldr	r3, [r7, #8]
 8005264:	689a      	ldr	r2, [r3, #8]
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	430a      	orrs	r2, r1
 800526c:	619a      	str	r2, [r3, #24]
 800526e:	e05a      	b.n	8005326 <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_2)
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	2b04      	cmp	r3, #4
 8005274:	d11c      	bne.n	80052b0 <HAL_TIM_IC_ConfigChannel+0xa8>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	6818      	ldr	r0, [r3, #0]
 800527a:	68bb      	ldr	r3, [r7, #8]
 800527c:	6819      	ldr	r1, [r3, #0]
 800527e:	68bb      	ldr	r3, [r7, #8]
 8005280:	685a      	ldr	r2, [r3, #4]
 8005282:	68bb      	ldr	r3, [r7, #8]
 8005284:	68db      	ldr	r3, [r3, #12]
 8005286:	f000 fab5 	bl	80057f4 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	699a      	ldr	r2, [r3, #24]
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	492a      	ldr	r1, [pc, #168]	; (8005340 <HAL_TIM_IC_ConfigChannel+0x138>)
 8005296:	400a      	ands	r2, r1
 8005298:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	6999      	ldr	r1, [r3, #24]
 80052a0:	68bb      	ldr	r3, [r7, #8]
 80052a2:	689b      	ldr	r3, [r3, #8]
 80052a4:	021a      	lsls	r2, r3, #8
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	430a      	orrs	r2, r1
 80052ac:	619a      	str	r2, [r3, #24]
 80052ae:	e03a      	b.n	8005326 <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_3)
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	2b08      	cmp	r3, #8
 80052b4:	d11b      	bne.n	80052ee <HAL_TIM_IC_ConfigChannel+0xe6>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	6818      	ldr	r0, [r3, #0]
 80052ba:	68bb      	ldr	r3, [r7, #8]
 80052bc:	6819      	ldr	r1, [r3, #0]
 80052be:	68bb      	ldr	r3, [r7, #8]
 80052c0:	685a      	ldr	r2, [r3, #4]
 80052c2:	68bb      	ldr	r3, [r7, #8]
 80052c4:	68db      	ldr	r3, [r3, #12]
 80052c6:	f000 fb11 	bl	80058ec <TIM_TI3_SetConfig>
               sConfig->ICPolarity,
               sConfig->ICSelection,
               sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	69da      	ldr	r2, [r3, #28]
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	210c      	movs	r1, #12
 80052d6:	438a      	bics	r2, r1
 80052d8:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	69d9      	ldr	r1, [r3, #28]
 80052e0:	68bb      	ldr	r3, [r7, #8]
 80052e2:	689a      	ldr	r2, [r3, #8]
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	430a      	orrs	r2, r1
 80052ea:	61da      	str	r2, [r3, #28]
 80052ec:	e01b      	b.n	8005326 <HAL_TIM_IC_ConfigChannel+0x11e>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	6818      	ldr	r0, [r3, #0]
 80052f2:	68bb      	ldr	r3, [r7, #8]
 80052f4:	6819      	ldr	r1, [r3, #0]
 80052f6:	68bb      	ldr	r3, [r7, #8]
 80052f8:	685a      	ldr	r2, [r3, #4]
 80052fa:	68bb      	ldr	r3, [r7, #8]
 80052fc:	68db      	ldr	r3, [r3, #12]
 80052fe:	f000 fb39 	bl	8005974 <TIM_TI4_SetConfig>
               sConfig->ICPolarity,
               sConfig->ICSelection,
               sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	69da      	ldr	r2, [r3, #28]
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	490c      	ldr	r1, [pc, #48]	; (8005340 <HAL_TIM_IC_ConfigChannel+0x138>)
 800530e:	400a      	ands	r2, r1
 8005310:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	69d9      	ldr	r1, [r3, #28]
 8005318:	68bb      	ldr	r3, [r7, #8]
 800531a:	689b      	ldr	r3, [r3, #8]
 800531c:	021a      	lsls	r2, r3, #8
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	430a      	orrs	r2, r1
 8005324:	61da      	str	r2, [r3, #28]
  }

  htim->State = HAL_TIM_STATE_READY;
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	223d      	movs	r2, #61	; 0x3d
 800532a:	2101      	movs	r1, #1
 800532c:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	223c      	movs	r2, #60	; 0x3c
 8005332:	2100      	movs	r1, #0
 8005334:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005336:	2300      	movs	r3, #0
}
 8005338:	0018      	movs	r0, r3
 800533a:	46bd      	mov	sp, r7
 800533c:	b004      	add	sp, #16
 800533e:	bd80      	pop	{r7, pc}
 8005340:	fffff3ff 	.word	0xfffff3ff

08005344 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */ 
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef * sClockSourceConfig)
{
 8005344:	b580      	push	{r7, lr}
 8005346:	b084      	sub	sp, #16
 8005348:	af00      	add	r7, sp, #0
 800534a:	6078      	str	r0, [r7, #4]
 800534c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr = 0U;
 800534e:	2300      	movs	r3, #0
 8005350:	60fb      	str	r3, [r7, #12]

  /* Process Locked */
  __HAL_LOCK(htim);
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	223c      	movs	r2, #60	; 0x3c
 8005356:	5c9b      	ldrb	r3, [r3, r2]
 8005358:	2b01      	cmp	r3, #1
 800535a:	d101      	bne.n	8005360 <HAL_TIM_ConfigClockSource+0x1c>
 800535c:	2302      	movs	r3, #2
 800535e:	e0d8      	b.n	8005512 <HAL_TIM_ConfigClockSource+0x1ce>
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	223c      	movs	r2, #60	; 0x3c
 8005364:	2101      	movs	r1, #1
 8005366:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	223d      	movs	r2, #61	; 0x3d
 800536c:	2102      	movs	r1, #2
 800536e:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	689b      	ldr	r3, [r3, #8]
 8005376:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	2277      	movs	r2, #119	; 0x77
 800537c:	4393      	bics	r3, r2
 800537e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	4a66      	ldr	r2, [pc, #408]	; (800551c <HAL_TIM_ConfigClockSource+0x1d8>)
 8005384:	4013      	ands	r3, r2
 8005386:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	68fa      	ldr	r2, [r7, #12]
 800538e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005390:	683b      	ldr	r3, [r7, #0]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	2280      	movs	r2, #128	; 0x80
 8005396:	0192      	lsls	r2, r2, #6
 8005398:	4293      	cmp	r3, r2
 800539a:	d050      	beq.n	800543e <HAL_TIM_ConfigClockSource+0xfa>
 800539c:	2280      	movs	r2, #128	; 0x80
 800539e:	0192      	lsls	r2, r2, #6
 80053a0:	4293      	cmp	r3, r2
 80053a2:	d900      	bls.n	80053a6 <HAL_TIM_ConfigClockSource+0x62>
 80053a4:	e0ab      	b.n	80054fe <HAL_TIM_ConfigClockSource+0x1ba>
 80053a6:	2280      	movs	r2, #128	; 0x80
 80053a8:	0152      	lsls	r2, r2, #5
 80053aa:	4293      	cmp	r3, r2
 80053ac:	d023      	beq.n	80053f6 <HAL_TIM_ConfigClockSource+0xb2>
 80053ae:	2280      	movs	r2, #128	; 0x80
 80053b0:	0152      	lsls	r2, r2, #5
 80053b2:	4293      	cmp	r3, r2
 80053b4:	d900      	bls.n	80053b8 <HAL_TIM_ConfigClockSource+0x74>
 80053b6:	e0a2      	b.n	80054fe <HAL_TIM_ConfigClockSource+0x1ba>
 80053b8:	2b70      	cmp	r3, #112	; 0x70
 80053ba:	d025      	beq.n	8005408 <HAL_TIM_ConfigClockSource+0xc4>
 80053bc:	d900      	bls.n	80053c0 <HAL_TIM_ConfigClockSource+0x7c>
 80053be:	e09e      	b.n	80054fe <HAL_TIM_ConfigClockSource+0x1ba>
 80053c0:	2b60      	cmp	r3, #96	; 0x60
 80053c2:	d060      	beq.n	8005486 <HAL_TIM_ConfigClockSource+0x142>
 80053c4:	d900      	bls.n	80053c8 <HAL_TIM_ConfigClockSource+0x84>
 80053c6:	e09a      	b.n	80054fe <HAL_TIM_ConfigClockSource+0x1ba>
 80053c8:	2b50      	cmp	r3, #80	; 0x50
 80053ca:	d04c      	beq.n	8005466 <HAL_TIM_ConfigClockSource+0x122>
 80053cc:	d900      	bls.n	80053d0 <HAL_TIM_ConfigClockSource+0x8c>
 80053ce:	e096      	b.n	80054fe <HAL_TIM_ConfigClockSource+0x1ba>
 80053d0:	2b40      	cmp	r3, #64	; 0x40
 80053d2:	d068      	beq.n	80054a6 <HAL_TIM_ConfigClockSource+0x162>
 80053d4:	d900      	bls.n	80053d8 <HAL_TIM_ConfigClockSource+0x94>
 80053d6:	e092      	b.n	80054fe <HAL_TIM_ConfigClockSource+0x1ba>
 80053d8:	2b30      	cmp	r3, #48	; 0x30
 80053da:	d100      	bne.n	80053de <HAL_TIM_ConfigClockSource+0x9a>
 80053dc:	e088      	b.n	80054f0 <HAL_TIM_ConfigClockSource+0x1ac>
 80053de:	d900      	bls.n	80053e2 <HAL_TIM_ConfigClockSource+0x9e>
 80053e0:	e08d      	b.n	80054fe <HAL_TIM_ConfigClockSource+0x1ba>
 80053e2:	2b20      	cmp	r3, #32
 80053e4:	d100      	bne.n	80053e8 <HAL_TIM_ConfigClockSource+0xa4>
 80053e6:	e07c      	b.n	80054e2 <HAL_TIM_ConfigClockSource+0x19e>
 80053e8:	d900      	bls.n	80053ec <HAL_TIM_ConfigClockSource+0xa8>
 80053ea:	e088      	b.n	80054fe <HAL_TIM_ConfigClockSource+0x1ba>
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	d06a      	beq.n	80054c6 <HAL_TIM_ConfigClockSource+0x182>
 80053f0:	2b10      	cmp	r3, #16
 80053f2:	d06f      	beq.n	80054d4 <HAL_TIM_ConfigClockSource+0x190>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
    }
    break;

  default:
    break;
 80053f4:	e083      	b.n	80054fe <HAL_TIM_ConfigClockSource+0x1ba>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	689a      	ldr	r2, [r3, #8]
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	2107      	movs	r1, #7
 8005402:	438a      	bics	r2, r1
 8005404:	609a      	str	r2, [r3, #8]
    break;
 8005406:	e07b      	b.n	8005500 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_ETR_SetConfig(htim->Instance,
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	6818      	ldr	r0, [r3, #0]
 800540c:	683b      	ldr	r3, [r7, #0]
 800540e:	6899      	ldr	r1, [r3, #8]
 8005410:	683b      	ldr	r3, [r7, #0]
 8005412:	685a      	ldr	r2, [r3, #4]
 8005414:	683b      	ldr	r3, [r7, #0]
 8005416:	68db      	ldr	r3, [r3, #12]
 8005418:	f000 fb16 	bl	8005a48 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	689b      	ldr	r3, [r3, #8]
 8005422:	60fb      	str	r3, [r7, #12]
      tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	2277      	movs	r2, #119	; 0x77
 8005428:	4393      	bics	r3, r2
 800542a:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	2277      	movs	r2, #119	; 0x77
 8005430:	4313      	orrs	r3, r2
 8005432:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	68fa      	ldr	r2, [r7, #12]
 800543a:	609a      	str	r2, [r3, #8]
    break;
 800543c:	e060      	b.n	8005500 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_ETR_SetConfig(htim->Instance,
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	6818      	ldr	r0, [r3, #0]
 8005442:	683b      	ldr	r3, [r7, #0]
 8005444:	6899      	ldr	r1, [r3, #8]
 8005446:	683b      	ldr	r3, [r7, #0]
 8005448:	685a      	ldr	r2, [r3, #4]
 800544a:	683b      	ldr	r3, [r7, #0]
 800544c:	68db      	ldr	r3, [r3, #12]
 800544e:	f000 fafb 	bl	8005a48 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	689a      	ldr	r2, [r3, #8]
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	2180      	movs	r1, #128	; 0x80
 800545e:	01c9      	lsls	r1, r1, #7
 8005460:	430a      	orrs	r2, r1
 8005462:	609a      	str	r2, [r3, #8]
    break;
 8005464:	e04c      	b.n	8005500 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	6818      	ldr	r0, [r3, #0]
 800546a:	683b      	ldr	r3, [r7, #0]
 800546c:	6859      	ldr	r1, [r3, #4]
 800546e:	683b      	ldr	r3, [r7, #0]
 8005470:	68db      	ldr	r3, [r3, #12]
 8005472:	001a      	movs	r2, r3
 8005474:	f000 f98c 	bl	8005790 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	2150      	movs	r1, #80	; 0x50
 800547e:	0018      	movs	r0, r3
 8005480:	f000 fac2 	bl	8005a08 <TIM_ITRx_SetConfig>
    break;
 8005484:	e03c      	b.n	8005500 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	6818      	ldr	r0, [r3, #0]
 800548a:	683b      	ldr	r3, [r7, #0]
 800548c:	6859      	ldr	r1, [r3, #4]
 800548e:	683b      	ldr	r3, [r7, #0]
 8005490:	68db      	ldr	r3, [r3, #12]
 8005492:	001a      	movs	r2, r3
 8005494:	f000 f9f4 	bl	8005880 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	2160      	movs	r1, #96	; 0x60
 800549e:	0018      	movs	r0, r3
 80054a0:	f000 fab2 	bl	8005a08 <TIM_ITRx_SetConfig>
    break;
 80054a4:	e02c      	b.n	8005500 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	6818      	ldr	r0, [r3, #0]
 80054aa:	683b      	ldr	r3, [r7, #0]
 80054ac:	6859      	ldr	r1, [r3, #4]
 80054ae:	683b      	ldr	r3, [r7, #0]
 80054b0:	68db      	ldr	r3, [r3, #12]
 80054b2:	001a      	movs	r2, r3
 80054b4:	f000 f96c 	bl	8005790 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	2140      	movs	r1, #64	; 0x40
 80054be:	0018      	movs	r0, r3
 80054c0:	f000 faa2 	bl	8005a08 <TIM_ITRx_SetConfig>
    break;
 80054c4:	e01c      	b.n	8005500 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR0);
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	2100      	movs	r1, #0
 80054cc:	0018      	movs	r0, r3
 80054ce:	f000 fa9b 	bl	8005a08 <TIM_ITRx_SetConfig>
    break;
 80054d2:	e015      	b.n	8005500 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR1);
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	2110      	movs	r1, #16
 80054da:	0018      	movs	r0, r3
 80054dc:	f000 fa94 	bl	8005a08 <TIM_ITRx_SetConfig>
    break;
 80054e0:	e00e      	b.n	8005500 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR2);
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	2120      	movs	r1, #32
 80054e8:	0018      	movs	r0, r3
 80054ea:	f000 fa8d 	bl	8005a08 <TIM_ITRx_SetConfig>
    break;
 80054ee:	e007      	b.n	8005500 <HAL_TIM_ConfigClockSource+0x1bc>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	2130      	movs	r1, #48	; 0x30
 80054f6:	0018      	movs	r0, r3
 80054f8:	f000 fa86 	bl	8005a08 <TIM_ITRx_SetConfig>
    break;
 80054fc:	e000      	b.n	8005500 <HAL_TIM_ConfigClockSource+0x1bc>
    break;
 80054fe:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	223d      	movs	r2, #61	; 0x3d
 8005504:	2101      	movs	r1, #1
 8005506:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	223c      	movs	r2, #60	; 0x3c
 800550c:	2100      	movs	r1, #0
 800550e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005510:	2300      	movs	r3, #0
}
 8005512:	0018      	movs	r0, r3
 8005514:	46bd      	mov	sp, r7
 8005516:	b004      	add	sp, #16
 8005518:	bd80      	pop	{r7, pc}
 800551a:	46c0      	nop			; (mov r8, r8)
 800551c:	ffff00ff 	.word	0xffff00ff

08005520 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3 : TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4 : TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005520:	b580      	push	{r7, lr}
 8005522:	b084      	sub	sp, #16
 8005524:	af00      	add	r7, sp, #0
 8005526:	6078      	str	r0, [r7, #4]
 8005528:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 800552a:	2300      	movs	r3, #0
 800552c:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(htim);
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	223c      	movs	r2, #60	; 0x3c
 8005532:	5c9b      	ldrb	r3, [r3, r2]
 8005534:	2b01      	cmp	r3, #1
 8005536:	d101      	bne.n	800553c <HAL_TIM_ReadCapturedValue+0x1c>
 8005538:	2302      	movs	r3, #2
 800553a:	e030      	b.n	800559e <HAL_TIM_ReadCapturedValue+0x7e>
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	223c      	movs	r2, #60	; 0x3c
 8005540:	2101      	movs	r1, #1
 8005542:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8005544:	683b      	ldr	r3, [r7, #0]
 8005546:	2b0c      	cmp	r3, #12
 8005548:	d01e      	beq.n	8005588 <HAL_TIM_ReadCapturedValue+0x68>
 800554a:	683b      	ldr	r3, [r7, #0]
 800554c:	2b0c      	cmp	r3, #12
 800554e:	d820      	bhi.n	8005592 <HAL_TIM_ReadCapturedValue+0x72>
 8005550:	683b      	ldr	r3, [r7, #0]
 8005552:	2b08      	cmp	r3, #8
 8005554:	d013      	beq.n	800557e <HAL_TIM_ReadCapturedValue+0x5e>
 8005556:	683b      	ldr	r3, [r7, #0]
 8005558:	2b08      	cmp	r3, #8
 800555a:	d81a      	bhi.n	8005592 <HAL_TIM_ReadCapturedValue+0x72>
 800555c:	683b      	ldr	r3, [r7, #0]
 800555e:	2b00      	cmp	r3, #0
 8005560:	d003      	beq.n	800556a <HAL_TIM_ReadCapturedValue+0x4a>
 8005562:	683b      	ldr	r3, [r7, #0]
 8005564:	2b04      	cmp	r3, #4
 8005566:	d005      	beq.n	8005574 <HAL_TIM_ReadCapturedValue+0x54>

      break;
    }

  default:
    break;
 8005568:	e013      	b.n	8005592 <HAL_TIM_ReadCapturedValue+0x72>
      tmpreg =  htim->Instance->CCR1;
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005570:	60fb      	str	r3, [r7, #12]
      break;
 8005572:	e00f      	b.n	8005594 <HAL_TIM_ReadCapturedValue+0x74>
      tmpreg =   htim->Instance->CCR2;
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800557a:	60fb      	str	r3, [r7, #12]
      break;
 800557c:	e00a      	b.n	8005594 <HAL_TIM_ReadCapturedValue+0x74>
      tmpreg =   htim->Instance->CCR3;
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005584:	60fb      	str	r3, [r7, #12]
      break;
 8005586:	e005      	b.n	8005594 <HAL_TIM_ReadCapturedValue+0x74>
      tmpreg =   htim->Instance->CCR4;
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800558e:	60fb      	str	r3, [r7, #12]
      break;
 8005590:	e000      	b.n	8005594 <HAL_TIM_ReadCapturedValue+0x74>
    break;
 8005592:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	223c      	movs	r2, #60	; 0x3c
 8005598:	2100      	movs	r1, #0
 800559a:	5499      	strb	r1, [r3, r2]
  return tmpreg;
 800559c:	68fb      	ldr	r3, [r7, #12]
}
 800559e:	0018      	movs	r0, r3
 80055a0:	46bd      	mov	sp, r7
 80055a2:	b004      	add	sp, #16
 80055a4:	bd80      	pop	{r7, pc}

080055a6 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non blocking mode 
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80055a6:	b580      	push	{r7, lr}
 80055a8:	b082      	sub	sp, #8
 80055aa:	af00      	add	r7, sp, #0
 80055ac:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */

}
 80055ae:	46c0      	nop			; (mov r8, r8)
 80055b0:	46bd      	mov	sp, r7
 80055b2:	b002      	add	sp, #8
 80055b4:	bd80      	pop	{r7, pc}

080055b6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non blocking mode 
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80055b6:	b580      	push	{r7, lr}
 80055b8:	b082      	sub	sp, #8
 80055ba:	af00      	add	r7, sp, #0
 80055bc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80055be:	46c0      	nop			; (mov r8, r8)
 80055c0:	46bd      	mov	sp, r7
 80055c2:	b002      	add	sp, #8
 80055c4:	bd80      	pop	{r7, pc}

080055c6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non blocking mode 
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80055c6:	b580      	push	{r7, lr}
 80055c8:	b082      	sub	sp, #8
 80055ca:	af00      	add	r7, sp, #0
 80055cc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the __HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80055ce:	46c0      	nop			; (mov r8, r8)
 80055d0:	46bd      	mov	sp, r7
 80055d2:	b002      	add	sp, #8
 80055d4:	bd80      	pop	{r7, pc}

080055d6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non blocking mode 
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80055d6:	b580      	push	{r7, lr}
 80055d8:	b082      	sub	sp, #8
 80055da:	af00      	add	r7, sp, #0
 80055dc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80055de:	46c0      	nop			; (mov r8, r8)
 80055e0:	46bd      	mov	sp, r7
 80055e2:	b002      	add	sp, #8
 80055e4:	bd80      	pop	{r7, pc}
	...

080055e8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM periheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80055e8:	b580      	push	{r7, lr}
 80055ea:	b084      	sub	sp, #16
 80055ec:	af00      	add	r7, sp, #0
 80055ee:	6078      	str	r0, [r7, #4]
 80055f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1 = 0U;
 80055f2:	2300      	movs	r3, #0
 80055f4:	60fb      	str	r3, [r7, #12]
  tmpcr1 = TIMx->CR1;
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	4a2f      	ldr	r2, [pc, #188]	; (80056bc <TIM_Base_SetConfig+0xd4>)
 8005600:	4293      	cmp	r3, r2
 8005602:	d003      	beq.n	800560c <TIM_Base_SetConfig+0x24>
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	4a2e      	ldr	r2, [pc, #184]	; (80056c0 <TIM_Base_SetConfig+0xd8>)
 8005608:	4293      	cmp	r3, r2
 800560a:	d108      	bne.n	800561e <TIM_Base_SetConfig+0x36>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	2270      	movs	r2, #112	; 0x70
 8005610:	4393      	bics	r3, r2
 8005612:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005614:	683b      	ldr	r3, [r7, #0]
 8005616:	685b      	ldr	r3, [r3, #4]
 8005618:	68fa      	ldr	r2, [r7, #12]
 800561a:	4313      	orrs	r3, r2
 800561c:	60fb      	str	r3, [r7, #12]
  }

  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	4a26      	ldr	r2, [pc, #152]	; (80056bc <TIM_Base_SetConfig+0xd4>)
 8005622:	4293      	cmp	r3, r2
 8005624:	d013      	beq.n	800564e <TIM_Base_SetConfig+0x66>
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	4a25      	ldr	r2, [pc, #148]	; (80056c0 <TIM_Base_SetConfig+0xd8>)
 800562a:	4293      	cmp	r3, r2
 800562c:	d00f      	beq.n	800564e <TIM_Base_SetConfig+0x66>
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	4a24      	ldr	r2, [pc, #144]	; (80056c4 <TIM_Base_SetConfig+0xdc>)
 8005632:	4293      	cmp	r3, r2
 8005634:	d00b      	beq.n	800564e <TIM_Base_SetConfig+0x66>
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	4a23      	ldr	r2, [pc, #140]	; (80056c8 <TIM_Base_SetConfig+0xe0>)
 800563a:	4293      	cmp	r3, r2
 800563c:	d007      	beq.n	800564e <TIM_Base_SetConfig+0x66>
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	4a22      	ldr	r2, [pc, #136]	; (80056cc <TIM_Base_SetConfig+0xe4>)
 8005642:	4293      	cmp	r3, r2
 8005644:	d003      	beq.n	800564e <TIM_Base_SetConfig+0x66>
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	4a21      	ldr	r2, [pc, #132]	; (80056d0 <TIM_Base_SetConfig+0xe8>)
 800564a:	4293      	cmp	r3, r2
 800564c:	d108      	bne.n	8005660 <TIM_Base_SetConfig+0x78>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	4a20      	ldr	r2, [pc, #128]	; (80056d4 <TIM_Base_SetConfig+0xec>)
 8005652:	4013      	ands	r3, r2
 8005654:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005656:	683b      	ldr	r3, [r7, #0]
 8005658:	68db      	ldr	r3, [r3, #12]
 800565a:	68fa      	ldr	r2, [r7, #12]
 800565c:	4313      	orrs	r3, r2
 800565e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	2280      	movs	r2, #128	; 0x80
 8005664:	4393      	bics	r3, r2
 8005666:	001a      	movs	r2, r3
 8005668:	683b      	ldr	r3, [r7, #0]
 800566a:	695b      	ldr	r3, [r3, #20]
 800566c:	4313      	orrs	r3, r2
 800566e:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	68fa      	ldr	r2, [r7, #12]
 8005674:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005676:	683b      	ldr	r3, [r7, #0]
 8005678:	689a      	ldr	r2, [r3, #8]
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 800567e:	683b      	ldr	r3, [r7, #0]
 8005680:	681a      	ldr	r2, [r3, #0]
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	4a0c      	ldr	r2, [pc, #48]	; (80056bc <TIM_Base_SetConfig+0xd4>)
 800568a:	4293      	cmp	r3, r2
 800568c:	d00b      	beq.n	80056a6 <TIM_Base_SetConfig+0xbe>
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	4a0d      	ldr	r2, [pc, #52]	; (80056c8 <TIM_Base_SetConfig+0xe0>)
 8005692:	4293      	cmp	r3, r2
 8005694:	d007      	beq.n	80056a6 <TIM_Base_SetConfig+0xbe>
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	4a0c      	ldr	r2, [pc, #48]	; (80056cc <TIM_Base_SetConfig+0xe4>)
 800569a:	4293      	cmp	r3, r2
 800569c:	d003      	beq.n	80056a6 <TIM_Base_SetConfig+0xbe>
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	4a0b      	ldr	r2, [pc, #44]	; (80056d0 <TIM_Base_SetConfig+0xe8>)
 80056a2:	4293      	cmp	r3, r2
 80056a4:	d103      	bne.n	80056ae <TIM_Base_SetConfig+0xc6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80056a6:	683b      	ldr	r3, [r7, #0]
 80056a8:	691a      	ldr	r2, [r3, #16]
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_EGR_UG;
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	2201      	movs	r2, #1
 80056b2:	615a      	str	r2, [r3, #20]
}
 80056b4:	46c0      	nop			; (mov r8, r8)
 80056b6:	46bd      	mov	sp, r7
 80056b8:	b004      	add	sp, #16
 80056ba:	bd80      	pop	{r7, pc}
 80056bc:	40012c00 	.word	0x40012c00
 80056c0:	40000400 	.word	0x40000400
 80056c4:	40002000 	.word	0x40002000
 80056c8:	40014000 	.word	0x40014000
 80056cc:	40014400 	.word	0x40014400
 80056d0:	40014800 	.word	0x40014800
 80056d4:	fffffcff 	.word	0xfffffcff

080056d8 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be 
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80056d8:	b580      	push	{r7, lr}
 80056da:	b086      	sub	sp, #24
 80056dc:	af00      	add	r7, sp, #0
 80056de:	60f8      	str	r0, [r7, #12]
 80056e0:	60b9      	str	r1, [r7, #8]
 80056e2:	607a      	str	r2, [r7, #4]
 80056e4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1 = 0U;
 80056e6:	2300      	movs	r3, #0
 80056e8:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 80056ea:	2300      	movs	r3, #0
 80056ec:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	6a1b      	ldr	r3, [r3, #32]
 80056f2:	2201      	movs	r2, #1
 80056f4:	4393      	bics	r3, r2
 80056f6:	001a      	movs	r2, r3
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	699b      	ldr	r3, [r3, #24]
 8005700:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	6a1b      	ldr	r3, [r3, #32]
 8005706:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if(IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	4a1e      	ldr	r2, [pc, #120]	; (8005784 <TIM_TI1_SetConfig+0xac>)
 800570c:	4293      	cmp	r3, r2
 800570e:	d007      	beq.n	8005720 <TIM_TI1_SetConfig+0x48>
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	4a1d      	ldr	r2, [pc, #116]	; (8005788 <TIM_TI1_SetConfig+0xb0>)
 8005714:	4293      	cmp	r3, r2
 8005716:	d003      	beq.n	8005720 <TIM_TI1_SetConfig+0x48>
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	4a1c      	ldr	r2, [pc, #112]	; (800578c <TIM_TI1_SetConfig+0xb4>)
 800571c:	4293      	cmp	r3, r2
 800571e:	d101      	bne.n	8005724 <TIM_TI1_SetConfig+0x4c>
 8005720:	2301      	movs	r3, #1
 8005722:	e000      	b.n	8005726 <TIM_TI1_SetConfig+0x4e>
 8005724:	2300      	movs	r3, #0
 8005726:	2b00      	cmp	r3, #0
 8005728:	d008      	beq.n	800573c <TIM_TI1_SetConfig+0x64>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800572a:	697b      	ldr	r3, [r7, #20]
 800572c:	2203      	movs	r2, #3
 800572e:	4393      	bics	r3, r2
 8005730:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8005732:	697a      	ldr	r2, [r7, #20]
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	4313      	orrs	r3, r2
 8005738:	617b      	str	r3, [r7, #20]
 800573a:	e003      	b.n	8005744 <TIM_TI1_SetConfig+0x6c>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800573c:	697b      	ldr	r3, [r7, #20]
 800573e:	2201      	movs	r2, #1
 8005740:	4313      	orrs	r3, r2
 8005742:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005744:	697b      	ldr	r3, [r7, #20]
 8005746:	22f0      	movs	r2, #240	; 0xf0
 8005748:	4393      	bics	r3, r2
 800574a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800574c:	683b      	ldr	r3, [r7, #0]
 800574e:	011b      	lsls	r3, r3, #4
 8005750:	22ff      	movs	r2, #255	; 0xff
 8005752:	4013      	ands	r3, r2
 8005754:	697a      	ldr	r2, [r7, #20]
 8005756:	4313      	orrs	r3, r2
 8005758:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800575a:	693b      	ldr	r3, [r7, #16]
 800575c:	220a      	movs	r2, #10
 800575e:	4393      	bics	r3, r2
 8005760:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8005762:	68bb      	ldr	r3, [r7, #8]
 8005764:	220a      	movs	r2, #10
 8005766:	4013      	ands	r3, r2
 8005768:	693a      	ldr	r2, [r7, #16]
 800576a:	4313      	orrs	r3, r2
 800576c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	697a      	ldr	r2, [r7, #20]
 8005772:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	693a      	ldr	r2, [r7, #16]
 8005778:	621a      	str	r2, [r3, #32]
}
 800577a:	46c0      	nop			; (mov r8, r8)
 800577c:	46bd      	mov	sp, r7
 800577e:	b006      	add	sp, #24
 8005780:	bd80      	pop	{r7, pc}
 8005782:	46c0      	nop			; (mov r8, r8)
 8005784:	40012c00 	.word	0x40012c00
 8005788:	40000400 	.word	0x40000400
 800578c:	40014000 	.word	0x40014000

08005790 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005790:	b580      	push	{r7, lr}
 8005792:	b086      	sub	sp, #24
 8005794:	af00      	add	r7, sp, #0
 8005796:	60f8      	str	r0, [r7, #12]
 8005798:	60b9      	str	r1, [r7, #8]
 800579a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1 = 0U;
 800579c:	2300      	movs	r3, #0
 800579e:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 80057a0:	2300      	movs	r3, #0
 80057a2:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	6a1b      	ldr	r3, [r3, #32]
 80057a8:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	6a1b      	ldr	r3, [r3, #32]
 80057ae:	2201      	movs	r2, #1
 80057b0:	4393      	bics	r3, r2
 80057b2:	001a      	movs	r2, r3
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	699b      	ldr	r3, [r3, #24]
 80057bc:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80057be:	697b      	ldr	r3, [r7, #20]
 80057c0:	22f0      	movs	r2, #240	; 0xf0
 80057c2:	4393      	bics	r3, r2
 80057c4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	011b      	lsls	r3, r3, #4
 80057ca:	697a      	ldr	r2, [r7, #20]
 80057cc:	4313      	orrs	r3, r2
 80057ce:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80057d0:	693b      	ldr	r3, [r7, #16]
 80057d2:	220a      	movs	r2, #10
 80057d4:	4393      	bics	r3, r2
 80057d6:	613b      	str	r3, [r7, #16]
  tmpccer |= TIM_ICPolarity;
 80057d8:	693a      	ldr	r2, [r7, #16]
 80057da:	68bb      	ldr	r3, [r7, #8]
 80057dc:	4313      	orrs	r3, r2
 80057de:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	697a      	ldr	r2, [r7, #20]
 80057e4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	693a      	ldr	r2, [r7, #16]
 80057ea:	621a      	str	r2, [r3, #32]
}
 80057ec:	46c0      	nop			; (mov r8, r8)
 80057ee:	46bd      	mov	sp, r7
 80057f0:	b006      	add	sp, #24
 80057f2:	bd80      	pop	{r7, pc}

080057f4 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be 
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80057f4:	b580      	push	{r7, lr}
 80057f6:	b086      	sub	sp, #24
 80057f8:	af00      	add	r7, sp, #0
 80057fa:	60f8      	str	r0, [r7, #12]
 80057fc:	60b9      	str	r1, [r7, #8]
 80057fe:	607a      	str	r2, [r7, #4]
 8005800:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1 = 0U;
 8005802:	2300      	movs	r3, #0
 8005804:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 8005806:	2300      	movs	r3, #0
 8005808:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	6a1b      	ldr	r3, [r3, #32]
 800580e:	2210      	movs	r2, #16
 8005810:	4393      	bics	r3, r2
 8005812:	001a      	movs	r2, r3
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	699b      	ldr	r3, [r3, #24]
 800581c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	6a1b      	ldr	r3, [r3, #32]
 8005822:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8005824:	697b      	ldr	r3, [r7, #20]
 8005826:	4a14      	ldr	r2, [pc, #80]	; (8005878 <TIM_TI2_SetConfig+0x84>)
 8005828:	4013      	ands	r3, r2
 800582a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	021b      	lsls	r3, r3, #8
 8005830:	697a      	ldr	r2, [r7, #20]
 8005832:	4313      	orrs	r3, r2
 8005834:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005836:	697b      	ldr	r3, [r7, #20]
 8005838:	4a10      	ldr	r2, [pc, #64]	; (800587c <TIM_TI2_SetConfig+0x88>)
 800583a:	4013      	ands	r3, r2
 800583c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800583e:	683b      	ldr	r3, [r7, #0]
 8005840:	031b      	lsls	r3, r3, #12
 8005842:	041b      	lsls	r3, r3, #16
 8005844:	0c1b      	lsrs	r3, r3, #16
 8005846:	697a      	ldr	r2, [r7, #20]
 8005848:	4313      	orrs	r3, r2
 800584a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800584c:	693b      	ldr	r3, [r7, #16]
 800584e:	22a0      	movs	r2, #160	; 0xa0
 8005850:	4393      	bics	r3, r2
 8005852:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8005854:	68bb      	ldr	r3, [r7, #8]
 8005856:	011b      	lsls	r3, r3, #4
 8005858:	22a0      	movs	r2, #160	; 0xa0
 800585a:	4013      	ands	r3, r2
 800585c:	693a      	ldr	r2, [r7, #16]
 800585e:	4313      	orrs	r3, r2
 8005860:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	697a      	ldr	r2, [r7, #20]
 8005866:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	693a      	ldr	r2, [r7, #16]
 800586c:	621a      	str	r2, [r3, #32]
}
 800586e:	46c0      	nop			; (mov r8, r8)
 8005870:	46bd      	mov	sp, r7
 8005872:	b006      	add	sp, #24
 8005874:	bd80      	pop	{r7, pc}
 8005876:	46c0      	nop			; (mov r8, r8)
 8005878:	fffffcff 	.word	0xfffffcff
 800587c:	ffff0fff 	.word	0xffff0fff

08005880 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005880:	b580      	push	{r7, lr}
 8005882:	b086      	sub	sp, #24
 8005884:	af00      	add	r7, sp, #0
 8005886:	60f8      	str	r0, [r7, #12]
 8005888:	60b9      	str	r1, [r7, #8]
 800588a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1 = 0U;
 800588c:	2300      	movs	r3, #0
 800588e:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 8005890:	2300      	movs	r3, #0
 8005892:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	6a1b      	ldr	r3, [r3, #32]
 8005898:	2210      	movs	r2, #16
 800589a:	4393      	bics	r3, r2
 800589c:	001a      	movs	r2, r3
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	699b      	ldr	r3, [r3, #24]
 80058a6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	6a1b      	ldr	r3, [r3, #32]
 80058ac:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80058ae:	697b      	ldr	r3, [r7, #20]
 80058b0:	4a0d      	ldr	r2, [pc, #52]	; (80058e8 <TIM_TI2_ConfigInputStage+0x68>)
 80058b2:	4013      	ands	r3, r2
 80058b4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	031b      	lsls	r3, r3, #12
 80058ba:	697a      	ldr	r2, [r7, #20]
 80058bc:	4313      	orrs	r3, r2
 80058be:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80058c0:	693b      	ldr	r3, [r7, #16]
 80058c2:	22a0      	movs	r2, #160	; 0xa0
 80058c4:	4393      	bics	r3, r2
 80058c6:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80058c8:	68bb      	ldr	r3, [r7, #8]
 80058ca:	011b      	lsls	r3, r3, #4
 80058cc:	693a      	ldr	r2, [r7, #16]
 80058ce:	4313      	orrs	r3, r2
 80058d0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	697a      	ldr	r2, [r7, #20]
 80058d6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	693a      	ldr	r2, [r7, #16]
 80058dc:	621a      	str	r2, [r3, #32]
}
 80058de:	46c0      	nop			; (mov r8, r8)
 80058e0:	46bd      	mov	sp, r7
 80058e2:	b006      	add	sp, #24
 80058e4:	bd80      	pop	{r7, pc}
 80058e6:	46c0      	nop			; (mov r8, r8)
 80058e8:	ffff0fff 	.word	0xffff0fff

080058ec <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be 
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80058ec:	b580      	push	{r7, lr}
 80058ee:	b086      	sub	sp, #24
 80058f0:	af00      	add	r7, sp, #0
 80058f2:	60f8      	str	r0, [r7, #12]
 80058f4:	60b9      	str	r1, [r7, #8]
 80058f6:	607a      	str	r2, [r7, #4]
 80058f8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2 = 0U;
 80058fa:	2300      	movs	r3, #0
 80058fc:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 80058fe:	2300      	movs	r3, #0
 8005900:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	6a1b      	ldr	r3, [r3, #32]
 8005906:	4a19      	ldr	r2, [pc, #100]	; (800596c <TIM_TI3_SetConfig+0x80>)
 8005908:	401a      	ands	r2, r3
 800590a:	68fb      	ldr	r3, [r7, #12]
 800590c:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	69db      	ldr	r3, [r3, #28]
 8005912:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	6a1b      	ldr	r3, [r3, #32]
 8005918:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800591a:	697b      	ldr	r3, [r7, #20]
 800591c:	2203      	movs	r2, #3
 800591e:	4393      	bics	r3, r2
 8005920:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8005922:	697a      	ldr	r2, [r7, #20]
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	4313      	orrs	r3, r2
 8005928:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800592a:	697b      	ldr	r3, [r7, #20]
 800592c:	22f0      	movs	r2, #240	; 0xf0
 800592e:	4393      	bics	r3, r2
 8005930:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8005932:	683b      	ldr	r3, [r7, #0]
 8005934:	011b      	lsls	r3, r3, #4
 8005936:	22ff      	movs	r2, #255	; 0xff
 8005938:	4013      	ands	r3, r2
 800593a:	697a      	ldr	r2, [r7, #20]
 800593c:	4313      	orrs	r3, r2
 800593e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8005940:	693b      	ldr	r3, [r7, #16]
 8005942:	4a0b      	ldr	r2, [pc, #44]	; (8005970 <TIM_TI3_SetConfig+0x84>)
 8005944:	4013      	ands	r3, r2
 8005946:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8005948:	68bb      	ldr	r3, [r7, #8]
 800594a:	021a      	lsls	r2, r3, #8
 800594c:	23a0      	movs	r3, #160	; 0xa0
 800594e:	011b      	lsls	r3, r3, #4
 8005950:	4013      	ands	r3, r2
 8005952:	693a      	ldr	r2, [r7, #16]
 8005954:	4313      	orrs	r3, r2
 8005956:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	697a      	ldr	r2, [r7, #20]
 800595c:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	693a      	ldr	r2, [r7, #16]
 8005962:	621a      	str	r2, [r3, #32]
}
 8005964:	46c0      	nop			; (mov r8, r8)
 8005966:	46bd      	mov	sp, r7
 8005968:	b006      	add	sp, #24
 800596a:	bd80      	pop	{r7, pc}
 800596c:	fffffeff 	.word	0xfffffeff
 8005970:	fffff5ff 	.word	0xfffff5ff

08005974 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8005974:	b580      	push	{r7, lr}
 8005976:	b086      	sub	sp, #24
 8005978:	af00      	add	r7, sp, #0
 800597a:	60f8      	str	r0, [r7, #12]
 800597c:	60b9      	str	r1, [r7, #8]
 800597e:	607a      	str	r2, [r7, #4]
 8005980:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2 = 0U;
 8005982:	2300      	movs	r3, #0
 8005984:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0U;
 8005986:	2300      	movs	r3, #0
 8005988:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	6a1b      	ldr	r3, [r3, #32]
 800598e:	4a1a      	ldr	r2, [pc, #104]	; (80059f8 <TIM_TI4_SetConfig+0x84>)
 8005990:	401a      	ands	r2, r3
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	69db      	ldr	r3, [r3, #28]
 800599a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	6a1b      	ldr	r3, [r3, #32]
 80059a0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 80059a2:	697b      	ldr	r3, [r7, #20]
 80059a4:	4a15      	ldr	r2, [pc, #84]	; (80059fc <TIM_TI4_SetConfig+0x88>)
 80059a6:	4013      	ands	r3, r2
 80059a8:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	021b      	lsls	r3, r3, #8
 80059ae:	697a      	ldr	r2, [r7, #20]
 80059b0:	4313      	orrs	r3, r2
 80059b2:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 80059b4:	697b      	ldr	r3, [r7, #20]
 80059b6:	4a12      	ldr	r2, [pc, #72]	; (8005a00 <TIM_TI4_SetConfig+0x8c>)
 80059b8:	4013      	ands	r3, r2
 80059ba:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80059bc:	683b      	ldr	r3, [r7, #0]
 80059be:	031b      	lsls	r3, r3, #12
 80059c0:	041b      	lsls	r3, r3, #16
 80059c2:	0c1b      	lsrs	r3, r3, #16
 80059c4:	697a      	ldr	r2, [r7, #20]
 80059c6:	4313      	orrs	r3, r2
 80059c8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 80059ca:	693b      	ldr	r3, [r7, #16]
 80059cc:	4a0d      	ldr	r2, [pc, #52]	; (8005a04 <TIM_TI4_SetConfig+0x90>)
 80059ce:	4013      	ands	r3, r2
 80059d0:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 80059d2:	68bb      	ldr	r3, [r7, #8]
 80059d4:	031a      	lsls	r2, r3, #12
 80059d6:	23a0      	movs	r3, #160	; 0xa0
 80059d8:	021b      	lsls	r3, r3, #8
 80059da:	4013      	ands	r3, r2
 80059dc:	693a      	ldr	r2, [r7, #16]
 80059de:	4313      	orrs	r3, r2
 80059e0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	697a      	ldr	r2, [r7, #20]
 80059e6:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	693a      	ldr	r2, [r7, #16]
 80059ec:	621a      	str	r2, [r3, #32]
}
 80059ee:	46c0      	nop			; (mov r8, r8)
 80059f0:	46bd      	mov	sp, r7
 80059f2:	b006      	add	sp, #24
 80059f4:	bd80      	pop	{r7, pc}
 80059f6:	46c0      	nop			; (mov r8, r8)
 80059f8:	ffffefff 	.word	0xffffefff
 80059fc:	fffffcff 	.word	0xfffffcff
 8005a00:	ffff0fff 	.word	0xffff0fff
 8005a04:	ffff5fff 	.word	0xffff5fff

08005a08 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2 : Filtered Timer Input 2
  *            @arg TIM_TS_ETRF : External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t InputTriggerSource)
{
 8005a08:	b580      	push	{r7, lr}
 8005a0a:	b084      	sub	sp, #16
 8005a0c:	af00      	add	r7, sp, #0
 8005a0e:	6078      	str	r0, [r7, #4]
 8005a10:	000a      	movs	r2, r1
 8005a12:	1cbb      	adds	r3, r7, #2
 8005a14:	801a      	strh	r2, [r3, #0]
  uint32_t tmpsmcr = 0U;
 8005a16:	2300      	movs	r3, #0
 8005a18:	60fb      	str	r3, [r7, #12]

   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	689b      	ldr	r3, [r3, #8]
 8005a1e:	60fb      	str	r3, [r7, #12]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	2270      	movs	r2, #112	; 0x70
 8005a24:	4393      	bics	r3, r2
 8005a26:	60fb      	str	r3, [r7, #12]
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8005a28:	1cbb      	adds	r3, r7, #2
 8005a2a:	881b      	ldrh	r3, [r3, #0]
 8005a2c:	2207      	movs	r2, #7
 8005a2e:	4313      	orrs	r3, r2
 8005a30:	b29b      	uxth	r3, r3
 8005a32:	001a      	movs	r2, r3
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	4313      	orrs	r3, r2
 8005a38:	60fb      	str	r3, [r7, #12]
   /* Write to TIMx SMCR */
   TIMx->SMCR = tmpsmcr;
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	68fa      	ldr	r2, [r7, #12]
 8005a3e:	609a      	str	r2, [r3, #8]
}
 8005a40:	46c0      	nop			; (mov r8, r8)
 8005a42:	46bd      	mov	sp, r7
 8005a44:	b004      	add	sp, #16
 8005a46:	bd80      	pop	{r7, pc}

08005a48 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef* TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005a48:	b580      	push	{r7, lr}
 8005a4a:	b086      	sub	sp, #24
 8005a4c:	af00      	add	r7, sp, #0
 8005a4e:	60f8      	str	r0, [r7, #12]
 8005a50:	60b9      	str	r1, [r7, #8]
 8005a52:	607a      	str	r2, [r7, #4]
 8005a54:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr = 0U;
 8005a56:	2300      	movs	r3, #0
 8005a58:	617b      	str	r3, [r7, #20]

  tmpsmcr = TIMx->SMCR;
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	689b      	ldr	r3, [r3, #8]
 8005a5e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005a60:	697b      	ldr	r3, [r7, #20]
 8005a62:	4a09      	ldr	r2, [pc, #36]	; (8005a88 <TIM_ETR_SetConfig+0x40>)
 8005a64:	4013      	ands	r3, r2
 8005a66:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005a68:	683b      	ldr	r3, [r7, #0]
 8005a6a:	021a      	lsls	r2, r3, #8
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	431a      	orrs	r2, r3
 8005a70:	68bb      	ldr	r3, [r7, #8]
 8005a72:	4313      	orrs	r3, r2
 8005a74:	697a      	ldr	r2, [r7, #20]
 8005a76:	4313      	orrs	r3, r2
 8005a78:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	697a      	ldr	r2, [r7, #20]
 8005a7e:	609a      	str	r2, [r3, #8]
}
 8005a80:	46c0      	nop			; (mov r8, r8)
 8005a82:	46bd      	mov	sp, r7
 8005a84:	b006      	add	sp, #24
 8005a86:	bd80      	pop	{r7, pc}
 8005a88:	ffff00ff 	.word	0xffff00ff

08005a8c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_Disable.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef* TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005a8c:	b580      	push	{r7, lr}
 8005a8e:	b086      	sub	sp, #24
 8005a90:	af00      	add	r7, sp, #0
 8005a92:	60f8      	str	r0, [r7, #12]
 8005a94:	60b9      	str	r1, [r7, #8]
 8005a96:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 8005a98:	2300      	movs	r3, #0
 8005a9a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << Channel;
 8005a9c:	2201      	movs	r2, #1
 8005a9e:	68bb      	ldr	r3, [r7, #8]
 8005aa0:	409a      	lsls	r2, r3
 8005aa2:	0013      	movs	r3, r2
 8005aa4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	6a1b      	ldr	r3, [r3, #32]
 8005aaa:	697a      	ldr	r2, [r7, #20]
 8005aac:	43d2      	mvns	r2, r2
 8005aae:	401a      	ands	r2, r3
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |=  (uint32_t)(ChannelState << Channel);
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	6a1a      	ldr	r2, [r3, #32]
 8005ab8:	6879      	ldr	r1, [r7, #4]
 8005aba:	68bb      	ldr	r3, [r7, #8]
 8005abc:	4099      	lsls	r1, r3
 8005abe:	000b      	movs	r3, r1
 8005ac0:	431a      	orrs	r2, r3
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	621a      	str	r2, [r3, #32]
}
 8005ac6:	46c0      	nop			; (mov r8, r8)
 8005ac8:	46bd      	mov	sp, r7
 8005aca:	b006      	add	sp, #24
 8005acc:	bd80      	pop	{r7, pc}

08005ace <HAL_TIMEx_MasterConfigSynchronization>:
  *         contains the selected trigger output (TRGO) and the Master/Slave 
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim, TIM_MasterConfigTypeDef * sMasterConfig)
{
 8005ace:	b580      	push	{r7, lr}
 8005ad0:	b082      	sub	sp, #8
 8005ad2:	af00      	add	r7, sp, #0
 8005ad4:	6078      	str	r0, [r7, #4]
 8005ad6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  __HAL_LOCK(htim);
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	223c      	movs	r2, #60	; 0x3c
 8005adc:	5c9b      	ldrb	r3, [r3, r2]
 8005ade:	2b01      	cmp	r3, #1
 8005ae0:	d101      	bne.n	8005ae6 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005ae2:	2302      	movs	r3, #2
 8005ae4:	e032      	b.n	8005b4c <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	223c      	movs	r2, #60	; 0x3c
 8005aea:	2101      	movs	r1, #1
 8005aec:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	223d      	movs	r2, #61	; 0x3d
 8005af2:	2102      	movs	r1, #2
 8005af4:	5499      	strb	r1, [r3, r2]

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	685a      	ldr	r2, [r3, #4]
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	2170      	movs	r1, #112	; 0x70
 8005b02:	438a      	bics	r2, r1
 8005b04:	605a      	str	r2, [r3, #4]
  /* Select the TRGO source */
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	6859      	ldr	r1, [r3, #4]
 8005b0c:	683b      	ldr	r3, [r7, #0]
 8005b0e:	681a      	ldr	r2, [r3, #0]
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	430a      	orrs	r2, r1
 8005b16:	605a      	str	r2, [r3, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	689a      	ldr	r2, [r3, #8]
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	2180      	movs	r1, #128	; 0x80
 8005b24:	438a      	bics	r2, r1
 8005b26:	609a      	str	r2, [r3, #8]
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	6899      	ldr	r1, [r3, #8]
 8005b2e:	683b      	ldr	r3, [r7, #0]
 8005b30:	685a      	ldr	r2, [r3, #4]
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	430a      	orrs	r2, r1
 8005b38:	609a      	str	r2, [r3, #8]

  htim->State = HAL_TIM_STATE_READY;
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	223d      	movs	r2, #61	; 0x3d
 8005b3e:	2101      	movs	r1, #1
 8005b40:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	223c      	movs	r2, #60	; 0x3c
 8005b46:	2100      	movs	r1, #0
 8005b48:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005b4a:	2300      	movs	r3, #0
}
 8005b4c:	0018      	movs	r0, r3
 8005b4e:	46bd      	mov	sp, r7
 8005b50:	b002      	add	sp, #8
 8005b52:	bd80      	pop	{r7, pc}

08005b54 <HAL_TIMEx_CommutationCallback>:
  * @brief  Hall commutation changed callback in non blocking mode 
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutationCallback(TIM_HandleTypeDef *htim)
{
 8005b54:	b580      	push	{r7, lr}
 8005b56:	b082      	sub	sp, #8
 8005b58:	af00      	add	r7, sp, #0
 8005b5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutationCallback could be implemented in the user file
   */
}
 8005b5c:	46c0      	nop			; (mov r8, r8)
 8005b5e:	46bd      	mov	sp, r7
 8005b60:	b002      	add	sp, #8
 8005b62:	bd80      	pop	{r7, pc}

08005b64 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non blocking mode 
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005b64:	b580      	push	{r7, lr}
 8005b66:	b082      	sub	sp, #8
 8005b68:	af00      	add	r7, sp, #0
 8005b6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005b6c:	46c0      	nop			; (mov r8, r8)
 8005b6e:	46bd      	mov	sp, r7
 8005b70:	b002      	add	sp, #8
 8005b72:	bd80      	pop	{r7, pc}

08005b74 <sqrt>:
 8005b74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b76:	0004      	movs	r4, r0
 8005b78:	000d      	movs	r5, r1
 8005b7a:	f000 f821 	bl	8005bc0 <__ieee754_sqrt>
 8005b7e:	0022      	movs	r2, r4
 8005b80:	0006      	movs	r6, r0
 8005b82:	000f      	movs	r7, r1
 8005b84:	002b      	movs	r3, r5
 8005b86:	0020      	movs	r0, r4
 8005b88:	0029      	movs	r1, r5
 8005b8a:	f7fc fbfd 	bl	8002388 <__aeabi_dcmpun>
 8005b8e:	2800      	cmp	r0, #0
 8005b90:	d113      	bne.n	8005bba <sqrt+0x46>
 8005b92:	2200      	movs	r2, #0
 8005b94:	2300      	movs	r3, #0
 8005b96:	0020      	movs	r0, r4
 8005b98:	0029      	movs	r1, r5
 8005b9a:	f7fa fc41 	bl	8000420 <__aeabi_dcmplt>
 8005b9e:	2800      	cmp	r0, #0
 8005ba0:	d00b      	beq.n	8005bba <sqrt+0x46>
 8005ba2:	f000 f8c3 	bl	8005d2c <__errno>
 8005ba6:	2321      	movs	r3, #33	; 0x21
 8005ba8:	2200      	movs	r2, #0
 8005baa:	6003      	str	r3, [r0, #0]
 8005bac:	2300      	movs	r3, #0
 8005bae:	0010      	movs	r0, r2
 8005bb0:	0019      	movs	r1, r3
 8005bb2:	f7fb f9e9 	bl	8000f88 <__aeabi_ddiv>
 8005bb6:	0006      	movs	r6, r0
 8005bb8:	000f      	movs	r7, r1
 8005bba:	0030      	movs	r0, r6
 8005bbc:	0039      	movs	r1, r7
 8005bbe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08005bc0 <__ieee754_sqrt>:
 8005bc0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005bc2:	000b      	movs	r3, r1
 8005bc4:	000c      	movs	r4, r1
 8005bc6:	4956      	ldr	r1, [pc, #344]	; (8005d20 <__ieee754_sqrt+0x160>)
 8005bc8:	0005      	movs	r5, r0
 8005bca:	0002      	movs	r2, r0
 8005bcc:	0008      	movs	r0, r1
 8005bce:	b085      	sub	sp, #20
 8005bd0:	4020      	ands	r0, r4
 8005bd2:	4288      	cmp	r0, r1
 8005bd4:	d10f      	bne.n	8005bf6 <__ieee754_sqrt+0x36>
 8005bd6:	0028      	movs	r0, r5
 8005bd8:	0021      	movs	r1, r4
 8005bda:	f7fb fdd7 	bl	800178c <__aeabi_dmul>
 8005bde:	0002      	movs	r2, r0
 8005be0:	000b      	movs	r3, r1
 8005be2:	0028      	movs	r0, r5
 8005be4:	0021      	movs	r1, r4
 8005be6:	f7fa fe93 	bl	8000910 <__aeabi_dadd>
 8005bea:	0005      	movs	r5, r0
 8005bec:	000c      	movs	r4, r1
 8005bee:	0028      	movs	r0, r5
 8005bf0:	0021      	movs	r1, r4
 8005bf2:	b005      	add	sp, #20
 8005bf4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005bf6:	2c00      	cmp	r4, #0
 8005bf8:	dc10      	bgt.n	8005c1c <__ieee754_sqrt+0x5c>
 8005bfa:	0061      	lsls	r1, r4, #1
 8005bfc:	0849      	lsrs	r1, r1, #1
 8005bfe:	4329      	orrs	r1, r5
 8005c00:	d0f5      	beq.n	8005bee <__ieee754_sqrt+0x2e>
 8005c02:	2100      	movs	r1, #0
 8005c04:	428c      	cmp	r4, r1
 8005c06:	d100      	bne.n	8005c0a <__ieee754_sqrt+0x4a>
 8005c08:	e080      	b.n	8005d0c <__ieee754_sqrt+0x14c>
 8005c0a:	0028      	movs	r0, r5
 8005c0c:	0021      	movs	r1, r4
 8005c0e:	f7fc f829 	bl	8001c64 <__aeabi_dsub>
 8005c12:	0002      	movs	r2, r0
 8005c14:	000b      	movs	r3, r1
 8005c16:	f7fb f9b7 	bl	8000f88 <__aeabi_ddiv>
 8005c1a:	e7e6      	b.n	8005bea <__ieee754_sqrt+0x2a>
 8005c1c:	1521      	asrs	r1, r4, #20
 8005c1e:	d075      	beq.n	8005d0c <__ieee754_sqrt+0x14c>
 8005c20:	4840      	ldr	r0, [pc, #256]	; (8005d24 <__ieee754_sqrt+0x164>)
 8005c22:	031b      	lsls	r3, r3, #12
 8005c24:	180c      	adds	r4, r1, r0
 8005c26:	2080      	movs	r0, #128	; 0x80
 8005c28:	0b1b      	lsrs	r3, r3, #12
 8005c2a:	0340      	lsls	r0, r0, #13
 8005c2c:	4303      	orrs	r3, r0
 8005c2e:	07c9      	lsls	r1, r1, #31
 8005c30:	d403      	bmi.n	8005c3a <__ieee754_sqrt+0x7a>
 8005c32:	0fd1      	lsrs	r1, r2, #31
 8005c34:	005b      	lsls	r3, r3, #1
 8005c36:	185b      	adds	r3, r3, r1
 8005c38:	0052      	lsls	r2, r2, #1
 8005c3a:	1061      	asrs	r1, r4, #1
 8005c3c:	2400      	movs	r4, #0
 8005c3e:	9103      	str	r1, [sp, #12]
 8005c40:	005b      	lsls	r3, r3, #1
 8005c42:	0fd1      	lsrs	r1, r2, #31
 8005c44:	185b      	adds	r3, r3, r1
 8005c46:	2180      	movs	r1, #128	; 0x80
 8005c48:	2516      	movs	r5, #22
 8005c4a:	0020      	movs	r0, r4
 8005c4c:	0052      	lsls	r2, r2, #1
 8005c4e:	0389      	lsls	r1, r1, #14
 8005c50:	1846      	adds	r6, r0, r1
 8005c52:	429e      	cmp	r6, r3
 8005c54:	dc02      	bgt.n	8005c5c <__ieee754_sqrt+0x9c>
 8005c56:	1870      	adds	r0, r6, r1
 8005c58:	1b9b      	subs	r3, r3, r6
 8005c5a:	1864      	adds	r4, r4, r1
 8005c5c:	0fd6      	lsrs	r6, r2, #31
 8005c5e:	005b      	lsls	r3, r3, #1
 8005c60:	3d01      	subs	r5, #1
 8005c62:	18f3      	adds	r3, r6, r3
 8005c64:	0052      	lsls	r2, r2, #1
 8005c66:	0849      	lsrs	r1, r1, #1
 8005c68:	2d00      	cmp	r5, #0
 8005c6a:	d1f1      	bne.n	8005c50 <__ieee754_sqrt+0x90>
 8005c6c:	2620      	movs	r6, #32
 8005c6e:	2780      	movs	r7, #128	; 0x80
 8005c70:	0029      	movs	r1, r5
 8005c72:	9601      	str	r6, [sp, #4]
 8005c74:	063f      	lsls	r7, r7, #24
 8005c76:	197e      	adds	r6, r7, r5
 8005c78:	46b4      	mov	ip, r6
 8005c7a:	4283      	cmp	r3, r0
 8005c7c:	dc02      	bgt.n	8005c84 <__ieee754_sqrt+0xc4>
 8005c7e:	d114      	bne.n	8005caa <__ieee754_sqrt+0xea>
 8005c80:	4296      	cmp	r6, r2
 8005c82:	d812      	bhi.n	8005caa <__ieee754_sqrt+0xea>
 8005c84:	4665      	mov	r5, ip
 8005c86:	4666      	mov	r6, ip
 8005c88:	19ed      	adds	r5, r5, r7
 8005c8a:	9002      	str	r0, [sp, #8]
 8005c8c:	2e00      	cmp	r6, #0
 8005c8e:	da03      	bge.n	8005c98 <__ieee754_sqrt+0xd8>
 8005c90:	43ee      	mvns	r6, r5
 8005c92:	0ff6      	lsrs	r6, r6, #31
 8005c94:	1986      	adds	r6, r0, r6
 8005c96:	9602      	str	r6, [sp, #8]
 8005c98:	1a1b      	subs	r3, r3, r0
 8005c9a:	4562      	cmp	r2, ip
 8005c9c:	4180      	sbcs	r0, r0
 8005c9e:	4240      	negs	r0, r0
 8005ca0:	1a1b      	subs	r3, r3, r0
 8005ca2:	4660      	mov	r0, ip
 8005ca4:	1a12      	subs	r2, r2, r0
 8005ca6:	9802      	ldr	r0, [sp, #8]
 8005ca8:	19c9      	adds	r1, r1, r7
 8005caa:	0fd6      	lsrs	r6, r2, #31
 8005cac:	005b      	lsls	r3, r3, #1
 8005cae:	199b      	adds	r3, r3, r6
 8005cb0:	9e01      	ldr	r6, [sp, #4]
 8005cb2:	0052      	lsls	r2, r2, #1
 8005cb4:	3e01      	subs	r6, #1
 8005cb6:	087f      	lsrs	r7, r7, #1
 8005cb8:	9601      	str	r6, [sp, #4]
 8005cba:	2e00      	cmp	r6, #0
 8005cbc:	d1db      	bne.n	8005c76 <__ieee754_sqrt+0xb6>
 8005cbe:	4313      	orrs	r3, r2
 8005cc0:	d003      	beq.n	8005cca <__ieee754_sqrt+0x10a>
 8005cc2:	1c4b      	adds	r3, r1, #1
 8005cc4:	d127      	bne.n	8005d16 <__ieee754_sqrt+0x156>
 8005cc6:	0031      	movs	r1, r6
 8005cc8:	3401      	adds	r4, #1
 8005cca:	4b17      	ldr	r3, [pc, #92]	; (8005d28 <__ieee754_sqrt+0x168>)
 8005ccc:	1060      	asrs	r0, r4, #1
 8005cce:	18c0      	adds	r0, r0, r3
 8005cd0:	0849      	lsrs	r1, r1, #1
 8005cd2:	07e3      	lsls	r3, r4, #31
 8005cd4:	d502      	bpl.n	8005cdc <__ieee754_sqrt+0x11c>
 8005cd6:	2380      	movs	r3, #128	; 0x80
 8005cd8:	061b      	lsls	r3, r3, #24
 8005cda:	4319      	orrs	r1, r3
 8005cdc:	9b03      	ldr	r3, [sp, #12]
 8005cde:	000d      	movs	r5, r1
 8005ce0:	051c      	lsls	r4, r3, #20
 8005ce2:	1823      	adds	r3, r4, r0
 8005ce4:	001c      	movs	r4, r3
 8005ce6:	e782      	b.n	8005bee <__ieee754_sqrt+0x2e>
 8005ce8:	0ad3      	lsrs	r3, r2, #11
 8005cea:	3815      	subs	r0, #21
 8005cec:	0552      	lsls	r2, r2, #21
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d0fa      	beq.n	8005ce8 <__ieee754_sqrt+0x128>
 8005cf2:	2480      	movs	r4, #128	; 0x80
 8005cf4:	0364      	lsls	r4, r4, #13
 8005cf6:	4223      	tst	r3, r4
 8005cf8:	d00a      	beq.n	8005d10 <__ieee754_sqrt+0x150>
 8005cfa:	2420      	movs	r4, #32
 8005cfc:	0016      	movs	r6, r2
 8005cfe:	1a64      	subs	r4, r4, r1
 8005d00:	40e6      	lsrs	r6, r4
 8005d02:	1e4d      	subs	r5, r1, #1
 8005d04:	408a      	lsls	r2, r1
 8005d06:	4333      	orrs	r3, r6
 8005d08:	1b41      	subs	r1, r0, r5
 8005d0a:	e789      	b.n	8005c20 <__ieee754_sqrt+0x60>
 8005d0c:	2000      	movs	r0, #0
 8005d0e:	e7ee      	b.n	8005cee <__ieee754_sqrt+0x12e>
 8005d10:	005b      	lsls	r3, r3, #1
 8005d12:	3101      	adds	r1, #1
 8005d14:	e7ef      	b.n	8005cf6 <__ieee754_sqrt+0x136>
 8005d16:	2301      	movs	r3, #1
 8005d18:	3101      	adds	r1, #1
 8005d1a:	4399      	bics	r1, r3
 8005d1c:	e7d5      	b.n	8005cca <__ieee754_sqrt+0x10a>
 8005d1e:	46c0      	nop			; (mov r8, r8)
 8005d20:	7ff00000 	.word	0x7ff00000
 8005d24:	fffffc01 	.word	0xfffffc01
 8005d28:	3fe00000 	.word	0x3fe00000

08005d2c <__errno>:
 8005d2c:	4b01      	ldr	r3, [pc, #4]	; (8005d34 <__errno+0x8>)
 8005d2e:	6818      	ldr	r0, [r3, #0]
 8005d30:	4770      	bx	lr
 8005d32:	46c0      	nop			; (mov r8, r8)
 8005d34:	20000008 	.word	0x20000008

08005d38 <__libc_init_array>:
 8005d38:	b570      	push	{r4, r5, r6, lr}
 8005d3a:	2600      	movs	r6, #0
 8005d3c:	4d0c      	ldr	r5, [pc, #48]	; (8005d70 <__libc_init_array+0x38>)
 8005d3e:	4c0d      	ldr	r4, [pc, #52]	; (8005d74 <__libc_init_array+0x3c>)
 8005d40:	1b64      	subs	r4, r4, r5
 8005d42:	10a4      	asrs	r4, r4, #2
 8005d44:	42a6      	cmp	r6, r4
 8005d46:	d109      	bne.n	8005d5c <__libc_init_array+0x24>
 8005d48:	2600      	movs	r6, #0
 8005d4a:	f000 f821 	bl	8005d90 <_init>
 8005d4e:	4d0a      	ldr	r5, [pc, #40]	; (8005d78 <__libc_init_array+0x40>)
 8005d50:	4c0a      	ldr	r4, [pc, #40]	; (8005d7c <__libc_init_array+0x44>)
 8005d52:	1b64      	subs	r4, r4, r5
 8005d54:	10a4      	asrs	r4, r4, #2
 8005d56:	42a6      	cmp	r6, r4
 8005d58:	d105      	bne.n	8005d66 <__libc_init_array+0x2e>
 8005d5a:	bd70      	pop	{r4, r5, r6, pc}
 8005d5c:	00b3      	lsls	r3, r6, #2
 8005d5e:	58eb      	ldr	r3, [r5, r3]
 8005d60:	4798      	blx	r3
 8005d62:	3601      	adds	r6, #1
 8005d64:	e7ee      	b.n	8005d44 <__libc_init_array+0xc>
 8005d66:	00b3      	lsls	r3, r6, #2
 8005d68:	58eb      	ldr	r3, [r5, r3]
 8005d6a:	4798      	blx	r3
 8005d6c:	3601      	adds	r6, #1
 8005d6e:	e7f2      	b.n	8005d56 <__libc_init_array+0x1e>
 8005d70:	08005ed8 	.word	0x08005ed8
 8005d74:	08005ed8 	.word	0x08005ed8
 8005d78:	08005ed8 	.word	0x08005ed8
 8005d7c:	08005edc 	.word	0x08005edc

08005d80 <memset>:
 8005d80:	0003      	movs	r3, r0
 8005d82:	1882      	adds	r2, r0, r2
 8005d84:	4293      	cmp	r3, r2
 8005d86:	d100      	bne.n	8005d8a <memset+0xa>
 8005d88:	4770      	bx	lr
 8005d8a:	7019      	strb	r1, [r3, #0]
 8005d8c:	3301      	adds	r3, #1
 8005d8e:	e7f9      	b.n	8005d84 <memset+0x4>

08005d90 <_init>:
 8005d90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005d92:	46c0      	nop			; (mov r8, r8)
 8005d94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005d96:	bc08      	pop	{r3}
 8005d98:	469e      	mov	lr, r3
 8005d9a:	4770      	bx	lr

08005d9c <_fini>:
 8005d9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005d9e:	46c0      	nop			; (mov r8, r8)
 8005da0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005da2:	bc08      	pop	{r3}
 8005da4:	469e      	mov	lr, r3
 8005da6:	4770      	bx	lr
