<!-- This comment will put IE 6, 7 and 8 in quirks mode -->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>DMA</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="$relpath/search.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<table width="100%">
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border="0" src="tilogo.gif" /></a></td>
  <td bgcolor="red"><img src="titagline.gif" /></td>
</tr>
</table>
<!-- Generated by Doxygen 1.8.4 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">DMA</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gafb24dc3641edf6de2825263e011276ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__api.html#gafb24dc3641edf6de2825263e011276ca">DMA_CFG_ONESHOT_DISABLE</a>&#160;&#160;&#160;0U</td></tr>
<tr class="memdesc:gafb24dc3641edf6de2825263e011276ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Only one burst transfer performed per trigger.  <a href="#gafb24dc3641edf6de2825263e011276ca">More...</a><br/></td></tr>
<tr class="separator:gafb24dc3641edf6de2825263e011276ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d169efab7d753a99565375a5498b123"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__api.html#ga4d169efab7d753a99565375a5498b123">DMA_CFG_ONESHOT_ENABLE</a>&#160;&#160;&#160;<a class="el" href="hw__dma_8h.html#adbf4cb50fd772673279b301003d7f21c">DMA_MODE_ONESHOT</a></td></tr>
<tr class="memdesc:ga4d169efab7d753a99565375a5498b123"><td class="mdescLeft">&#160;</td><td class="mdescRight">Burst transfers occur without additional event triggers after the first.  <a href="#ga4d169efab7d753a99565375a5498b123">More...</a><br/></td></tr>
<tr class="separator:ga4d169efab7d753a99565375a5498b123"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9b388933f94abc75c681a86663e7142"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__api.html#gaa9b388933f94abc75c681a86663e7142">DMA_CFG_CONTINUOUS_DISABLE</a>&#160;&#160;&#160;0U</td></tr>
<tr class="memdesc:gaa9b388933f94abc75c681a86663e7142"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA channel will be disabled at the end of a transfer.  <a href="#gaa9b388933f94abc75c681a86663e7142">More...</a><br/></td></tr>
<tr class="separator:gaa9b388933f94abc75c681a86663e7142"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9454e1d36871bcdcd3b49aa61f21cec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__api.html#gac9454e1d36871bcdcd3b49aa61f21cec">DMA_CFG_CONTINUOUS_ENABLE</a>&#160;&#160;&#160;<a class="el" href="hw__dma_8h.html#a3c014ba701c13f3fd11a12ce4e03d1d3">DMA_MODE_CONTINUOUS</a></td></tr>
<tr class="memdesc:gac9454e1d36871bcdcd3b49aa61f21cec"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA reinitializes when the transfer count is zero and waits for a trigger.  <a href="#gac9454e1d36871bcdcd3b49aa61f21cec">More...</a><br/></td></tr>
<tr class="separator:gac9454e1d36871bcdcd3b49aa61f21cec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9518c4804b92cdd68c4456a91f6d82aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__api.html#ga9518c4804b92cdd68c4456a91f6d82aa">DMA_CFG_SIZE_16BIT</a>&#160;&#160;&#160;0U</td></tr>
<tr class="memdesc:ga9518c4804b92cdd68c4456a91f6d82aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA transfers 16 bits at a time.  <a href="#ga9518c4804b92cdd68c4456a91f6d82aa">More...</a><br/></td></tr>
<tr class="separator:ga9518c4804b92cdd68c4456a91f6d82aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58bf946ba53a61ce4d9565c23bf8a861"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__api.html#ga58bf946ba53a61ce4d9565c23bf8a861">DMA_CFG_SIZE_32BIT</a>&#160;&#160;&#160;<a class="el" href="hw__dma_8h.html#a33fbe7de08a13a3d7f7cd4fc98b11a79">DMA_MODE_DATASIZE</a></td></tr>
<tr class="memdesc:ga58bf946ba53a61ce4d9565c23bf8a861"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA transfers 32 bits at a time.  <a href="#ga58bf946ba53a61ce4d9565c23bf8a861">More...</a><br/></td></tr>
<tr class="separator:ga58bf946ba53a61ce4d9565c23bf8a861"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:ga754b55b8adb26102e0d825ad5ecf1973"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__api.html#ga754b55b8adb26102e0d825ad5ecf1973">DMA_Trigger</a> { <br/>
&#160;&#160;<a class="el" href="group__dma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a0a9a7347ed1c488a3592cee213cae79b">DMA_TRIGGER_SOFTWARE</a> = 0, 
<br/>
&#160;&#160;<a class="el" href="group__dma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a895b8583ad80c8e1ee5bcdb5933d9d43">DMA_TRIGGER_ADCA1</a> = 1, 
<br/>
&#160;&#160;<a class="el" href="group__dma__api.html#gga754b55b8adb26102e0d825ad5ecf1973aca3d0d20a5dc46e124d4a4d25f3e0b88">DMA_TRIGGER_ADCA2</a> = 2, 
<br/>
&#160;&#160;<a class="el" href="group__dma__api.html#gga754b55b8adb26102e0d825ad5ecf1973ada60a15551bd58351d0b993b9954f806">DMA_TRIGGER_ADCA3</a> = 3, 
<br/>
&#160;&#160;<a class="el" href="group__dma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a6b66d7167548aa7a6c9c07ed12fa6a61">DMA_TRIGGER_ADCA4</a> = 4, 
<br/>
&#160;&#160;<a class="el" href="group__dma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a251cf7d67b30469f9b0729233fdd64dc">DMA_TRIGGER_ADCAEVT</a> = 5, 
<br/>
&#160;&#160;<a class="el" href="group__dma__api.html#gga754b55b8adb26102e0d825ad5ecf1973aa272f3bd36729bf76e38a3e902852416">DMA_TRIGGER_ADCB1</a> = 6, 
<br/>
&#160;&#160;<a class="el" href="group__dma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a6a386f71f6b6e69235ab480810f22afe">DMA_TRIGGER_ADCB2</a> = 7, 
<br/>
&#160;&#160;<a class="el" href="group__dma__api.html#gga754b55b8adb26102e0d825ad5ecf1973aabb10054745a3c0195f197b1ee3ba0b8">DMA_TRIGGER_ADCB3</a> = 8, 
<br/>
&#160;&#160;<a class="el" href="group__dma__api.html#gga754b55b8adb26102e0d825ad5ecf1973afb86285c57b9f2d9e0f59b10bec4c938">DMA_TRIGGER_ADCB4</a> = 9, 
<br/>
&#160;&#160;<a class="el" href="group__dma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a705bcdb2033dad1e3e864e606700d70f">DMA_TRIGGER_ADCBEVT</a> = 10, 
<br/>
&#160;&#160;<a class="el" href="group__dma__api.html#gga754b55b8adb26102e0d825ad5ecf1973af96b7f95434275556a4e7bc99cf9b9c5">DMA_TRIGGER_ADCC1</a> = 11, 
<br/>
&#160;&#160;<a class="el" href="group__dma__api.html#gga754b55b8adb26102e0d825ad5ecf1973ab5728e243163b0ec69f18b9e93ea1cda">DMA_TRIGGER_ADCC2</a> = 12, 
<br/>
&#160;&#160;<a class="el" href="group__dma__api.html#gga754b55b8adb26102e0d825ad5ecf1973ac6987473f3e4327c0e4b6d10581579a3">DMA_TRIGGER_ADCC3</a> = 13, 
<br/>
&#160;&#160;<a class="el" href="group__dma__api.html#gga754b55b8adb26102e0d825ad5ecf1973aeeb505f95e0a7dee281e11a07b0565b9">DMA_TRIGGER_ADCC4</a> = 14, 
<br/>
&#160;&#160;<a class="el" href="group__dma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a300fb7a1a87bae590b6a1c28d3f4b0c5">DMA_TRIGGER_ADCCEVT</a> = 15, 
<br/>
&#160;&#160;<a class="el" href="group__dma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a9cf83f005b82f0a771051ee007eed6c0">DMA_TRIGGER_ADCD1</a> = 16, 
<br/>
&#160;&#160;<a class="el" href="group__dma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a9cbafe0b31d1cab095b017dd425ba50d">DMA_TRIGGER_ADCD2</a> = 17, 
<br/>
&#160;&#160;<a class="el" href="group__dma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a42fdc171414eadc72fc79db5064c1852">DMA_TRIGGER_ADCD3</a> = 18, 
<br/>
&#160;&#160;<a class="el" href="group__dma__api.html#gga754b55b8adb26102e0d825ad5ecf1973aa08f0b92de40ccd5c786b5af7de357e3">DMA_TRIGGER_ADCD4</a> = 19, 
<br/>
&#160;&#160;<a class="el" href="group__dma__api.html#gga754b55b8adb26102e0d825ad5ecf1973ab1b7ab59b2ede06b09cceba17bd2ccd9">DMA_TRIGGER_ADCDEVT</a> = 20, 
<br/>
&#160;&#160;<a class="el" href="group__dma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a4e98385d3caeb0f8ee396ab37f58ba1a">DMA_TRIGGER_XINT1</a> = 29, 
<br/>
&#160;&#160;<a class="el" href="group__dma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a2fc7c5cf5ea5c9dfd0341d0ae2d7033d">DMA_TRIGGER_XINT2</a> = 30, 
<br/>
&#160;&#160;<a class="el" href="group__dma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a8fef9e5ecb6814795f7323b9f0f94767">DMA_TRIGGER_XINT3</a> = 31, 
<br/>
&#160;&#160;<a class="el" href="group__dma__api.html#gga754b55b8adb26102e0d825ad5ecf1973af7af14e3100a04eed96cf79d2f1af593">DMA_TRIGGER_XINT4</a> = 32, 
<br/>
&#160;&#160;<a class="el" href="group__dma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a02b42a5d33432bc88499ddfddd34db0c">DMA_TRIGGER_XINT5</a> = 33, 
<br/>
&#160;&#160;<a class="el" href="group__dma__api.html#gga754b55b8adb26102e0d825ad5ecf1973ae24692052e8abc4cb740fc1c600372ec">DMA_TRIGGER_EPWM1SOCA</a> = 36, 
<br/>
&#160;&#160;<a class="el" href="group__dma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a7d0b3d2e62475a36c168a10c4d69e91e">DMA_TRIGGER_EPWM1SOCB</a> = 37, 
<br/>
&#160;&#160;<a class="el" href="group__dma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a0ffb8f8fed15dc0cb73eda87b881c7c5">DMA_TRIGGER_EPWM2SOCA</a> = 38, 
<br/>
&#160;&#160;<a class="el" href="group__dma__api.html#gga754b55b8adb26102e0d825ad5ecf1973add2e828881c3b39c5f79d221ea361efc">DMA_TRIGGER_EPWM2SOCB</a> = 39, 
<br/>
&#160;&#160;<a class="el" href="group__dma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a96a98ea768d49e1b68d4044dc51c655d">DMA_TRIGGER_EPWM3SOCA</a> = 40, 
<br/>
&#160;&#160;<a class="el" href="group__dma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a730a6ec941a3a55154ebd4cf796c8a05">DMA_TRIGGER_EPWM3SOCB</a> = 41, 
<br/>
&#160;&#160;<a class="el" href="group__dma__api.html#gga754b55b8adb26102e0d825ad5ecf1973ad0d7da9c56fe63524aec75a1182b4899">DMA_TRIGGER_EPWM4SOCA</a> = 42, 
<br/>
&#160;&#160;<a class="el" href="group__dma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a5413c2fd9a80468f1fc915cb2959cbf2">DMA_TRIGGER_EPWM4SOCB</a> = 43, 
<br/>
&#160;&#160;<a class="el" href="group__dma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a6ee58e8faef58b30d49691a332ab3c91">DMA_TRIGGER_EPWM5SOCA</a> = 44, 
<br/>
&#160;&#160;<a class="el" href="group__dma__api.html#gga754b55b8adb26102e0d825ad5ecf1973ab25a77f17ea82aff58aa91e18e0032bf">DMA_TRIGGER_EPWM5SOCB</a> = 45, 
<br/>
&#160;&#160;<a class="el" href="group__dma__api.html#gga754b55b8adb26102e0d825ad5ecf1973aea4e46d49803ab44b66476d5e3143d38">DMA_TRIGGER_EPWM6SOCA</a> = 46, 
<br/>
&#160;&#160;<a class="el" href="group__dma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a506d7e23a96a15fca0aed411cb41f4b3">DMA_TRIGGER_EPWM6SOCB</a> = 47, 
<br/>
&#160;&#160;<a class="el" href="group__dma__api.html#gga754b55b8adb26102e0d825ad5ecf1973abc59627bd68f2569ba8386ba7e9e64ff">DMA_TRIGGER_EPWM7SOCA</a> = 48, 
<br/>
&#160;&#160;<a class="el" href="group__dma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a83d98fe1f50a0d96129403302e899e5a">DMA_TRIGGER_EPWM7SOCB</a> = 49, 
<br/>
&#160;&#160;<a class="el" href="group__dma__api.html#gga754b55b8adb26102e0d825ad5ecf1973af74dc64f8e21477f12daa2f1aaddd193">DMA_TRIGGER_EPWM8SOCA</a> = 50, 
<br/>
&#160;&#160;<a class="el" href="group__dma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a0472ebdd52a541981542472dfa0a6190">DMA_TRIGGER_EPWM8SOCB</a> = 51, 
<br/>
&#160;&#160;<a class="el" href="group__dma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a60adabe7fa531fff7ff3cd67f0a5eec9">DMA_TRIGGER_EPWM9SOCA</a> = 52, 
<br/>
&#160;&#160;<a class="el" href="group__dma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a3b7869663f83ddc5869d10192efdcf58">DMA_TRIGGER_EPWM9SOCB</a> = 53, 
<br/>
&#160;&#160;<a class="el" href="group__dma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a39e35a187b7c1f94c224495a22942e46">DMA_TRIGGER_EPWM10SOCA</a> = 54, 
<br/>
&#160;&#160;<a class="el" href="group__dma__api.html#gga754b55b8adb26102e0d825ad5ecf1973aa2d39454cbf3fe8af0dde34cb8fde72b">DMA_TRIGGER_EPWM10SOCB</a> = 55, 
<br/>
&#160;&#160;<a class="el" href="group__dma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a7e1f3a4f8e1e54e229c60a0cbec5ce31">DMA_TRIGGER_EPWM11SOCA</a> = 56, 
<br/>
&#160;&#160;<a class="el" href="group__dma__api.html#gga754b55b8adb26102e0d825ad5ecf1973aba29f2fb4eba3fd498a1776557ead5a1">DMA_TRIGGER_EPWM11SOCB</a> = 57, 
<br/>
&#160;&#160;<a class="el" href="group__dma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a757b16982a60de3d48a4fc59744b01ed">DMA_TRIGGER_EPWM12SOCA</a> = 58, 
<br/>
&#160;&#160;<a class="el" href="group__dma__api.html#gga754b55b8adb26102e0d825ad5ecf1973ad88695deca4b5d3a81b295d5fbb2a930">DMA_TRIGGER_EPWM12SOCB</a> = 59, 
<br/>
&#160;&#160;<a class="el" href="group__dma__api.html#gga754b55b8adb26102e0d825ad5ecf1973afdc53959788c4b7484b68b0e182d75d6">DMA_TRIGGER_TINT0</a> = 68, 
<br/>
&#160;&#160;<a class="el" href="group__dma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a30d298ff199db6d46ee33f5f36cda04f">DMA_TRIGGER_TINT1</a> = 69, 
<br/>
&#160;&#160;<a class="el" href="group__dma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a34a63182646f2ff12b6adc90cd077b99">DMA_TRIGGER_TINT2</a> = 70, 
<br/>
&#160;&#160;<a class="el" href="group__dma__api.html#gga754b55b8adb26102e0d825ad5ecf1973ab4326e484d6761875ca537872cf58045">DMA_TRIGGER_MCBSPAMXEVT</a> = 71, 
<br/>
&#160;&#160;<a class="el" href="group__dma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a6c4802b5a194ea5372c3f4a08ac55f3e">DMA_TRIGGER_MCBSPAMREVT</a> = 72, 
<br/>
&#160;&#160;<a class="el" href="group__dma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a2cda81cc8664faa2c6618a60d44753c2">DMA_TRIGGER_MCBSPBMXEVT</a> = 73, 
<br/>
&#160;&#160;<a class="el" href="group__dma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a4bff384e9bca0aad7e868851f442b1a7">DMA_TRIGGER_MCBSPBMREVT</a> = 74, 
<br/>
&#160;&#160;<a class="el" href="group__dma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a7f1e60278126ccf94dc405bb51849a1f">DMA_TRIGGER_SDFM1FLT1</a> = 95, 
<br/>
&#160;&#160;<a class="el" href="group__dma__api.html#gga754b55b8adb26102e0d825ad5ecf1973adc1cf80599eee1f8e4887c766b534214">DMA_TRIGGER_SDFM1FLT2</a> = 96, 
<br/>
&#160;&#160;<a class="el" href="group__dma__api.html#gga754b55b8adb26102e0d825ad5ecf1973ac3e018c6b92d75f121cbdbbaa3ce7205">DMA_TRIGGER_SDFM1FLT3</a> = 97, 
<br/>
&#160;&#160;<a class="el" href="group__dma__api.html#gga754b55b8adb26102e0d825ad5ecf1973aaa448bd065eae36ffae11b806ae4af1b">DMA_TRIGGER_SDFM1FLT4</a> = 98, 
<br/>
&#160;&#160;<a class="el" href="group__dma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a1b0afedf03f66c7babfc0b879104b7d0">DMA_TRIGGER_SDFM2FLT1</a> = 99, 
<br/>
&#160;&#160;<a class="el" href="group__dma__api.html#gga754b55b8adb26102e0d825ad5ecf1973ab4b5925c87e2056d7456f7d31c266dce">DMA_TRIGGER_SDFM2FLT2</a> = 100, 
<br/>
&#160;&#160;<a class="el" href="group__dma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a810c19d7f2b426e9d29b8f1e1339a8d4">DMA_TRIGGER_SDFM2FLT3</a> = 101, 
<br/>
&#160;&#160;<a class="el" href="group__dma__api.html#gga754b55b8adb26102e0d825ad5ecf1973af141014f37a0a8be3d0675b54bd09bac">DMA_TRIGGER_SDFM2FLT4</a> = 102, 
<br/>
&#160;&#160;<a class="el" href="group__dma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a45b2b59a43ab1ede2911621de60e8a54">DMA_TRIGGER_SPIATX</a> = 109, 
<br/>
&#160;&#160;<a class="el" href="group__dma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a5051e85523782550936f592d76330e6f">DMA_TRIGGER_SPIARX</a> = 110, 
<br/>
&#160;&#160;<a class="el" href="group__dma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a8544217f62a9acb58b35cf63e213bf47">DMA_TRIGGER_SPIBTX</a> = 111, 
<br/>
&#160;&#160;<a class="el" href="group__dma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a79b4b1e8c919f9ddb44ec247bf93a8e4">DMA_TRIGGER_SPIBRX</a> = 112, 
<br/>
&#160;&#160;<a class="el" href="group__dma__api.html#gga754b55b8adb26102e0d825ad5ecf1973ae142e019f0272770e87fdaec25d9b5ee">DMA_TRIGGER_SPICTX</a> = 113, 
<br/>
&#160;&#160;<a class="el" href="group__dma__api.html#gga754b55b8adb26102e0d825ad5ecf1973a87a7f129824edc2f2003972ec417d459">DMA_TRIGGER_SPICRX</a> = 114
<br/>
 }</td></tr>
<tr class="memdesc:ga754b55b8adb26102e0d825ad5ecf1973"><td class="mdescLeft">&#160;</td><td class="mdescRight">Values that can be passed to <a class="el" href="group__dma__api.html#ga60e33dcbda8ed7c6d603cab17bdb7f19">DMA_configMode()</a> as the <em>trigger</em> parameter.  <a href="group__dma__api.html#ga754b55b8adb26102e0d825ad5ecf1973">More...</a><br/></td></tr>
<tr class="separator:ga754b55b8adb26102e0d825ad5ecf1973"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97af429464af799862f05c17057a5274"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__api.html#ga97af429464af799862f05c17057a5274">DMA_InterruptMode</a> { <br/>
&#160;&#160;<a class="el" href="group__dma__api.html#gga97af429464af799862f05c17057a5274ab83f42cce7a0bb8f4dc2950f20b3b409">DMA_INT_AT_BEGINNING</a>, 
<br/>
&#160;&#160;<a class="el" href="group__dma__api.html#gga97af429464af799862f05c17057a5274ad62cd29e6a459fd9d45786032b860fba">DMA_INT_AT_END</a>
<br/>
 }</td></tr>
<tr class="separator:ga97af429464af799862f05c17057a5274"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f299229c8568154779e9a37d8125596"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__api.html#ga1f299229c8568154779e9a37d8125596">DMA_EmulationMode</a> { <br/>
&#160;&#160;<a class="el" href="group__dma__api.html#gga1f299229c8568154779e9a37d8125596ac63080115e0c9ec6e4dffc295e0c45e9">DMA_EMULATION_STOP</a>, 
<br/>
&#160;&#160;<a class="el" href="group__dma__api.html#gga1f299229c8568154779e9a37d8125596a6f4c60bc1b1e35112c38fb01802c0720">DMA_EMULATION_FREE_RUN</a>
<br/>
 }</td></tr>
<tr class="separator:ga1f299229c8568154779e9a37d8125596"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:gaf24429e47b48eda3aef685d79053c083"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__api.html#gaf24429e47b48eda3aef685d79053c083">DMA_initController</a> (void)</td></tr>
<tr class="separator:gaf24429e47b48eda3aef685d79053c083"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e0855abdfe02a0540d21bfd7fa058a3"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__api.html#ga8e0855abdfe02a0540d21bfd7fa058a3">DMA_setEmulationMode</a> (<a class="el" href="group__dma__api.html#ga1f299229c8568154779e9a37d8125596">DMA_EmulationMode</a> mode)</td></tr>
<tr class="separator:ga8e0855abdfe02a0540d21bfd7fa058a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9fb39491d7b069639418c8070c5477d"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__api.html#gae9fb39491d7b069639418c8070c5477d">DMA_enableTrigger</a> (uint32_t base)</td></tr>
<tr class="separator:gae9fb39491d7b069639418c8070c5477d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad05fcef34d43fc4b27e3b68eedef5ff3"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__api.html#gad05fcef34d43fc4b27e3b68eedef5ff3">DMA_disableTrigger</a> (uint32_t base)</td></tr>
<tr class="separator:gad05fcef34d43fc4b27e3b68eedef5ff3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49257e24c76546865be3e2dbad79ede4"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__api.html#ga49257e24c76546865be3e2dbad79ede4">DMA_forceTrigger</a> (uint32_t base)</td></tr>
<tr class="separator:ga49257e24c76546865be3e2dbad79ede4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20440b78c16f2d22c2c3a7d6821b98e7"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__api.html#ga20440b78c16f2d22c2c3a7d6821b98e7">DMA_clearTriggerFlag</a> (uint32_t base)</td></tr>
<tr class="separator:ga20440b78c16f2d22c2c3a7d6821b98e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac19fecbd3d7828bdcb724d2bc366e79d"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__api.html#gac19fecbd3d7828bdcb724d2bc366e79d">DMA_getTriggerFlagStatus</a> (uint32_t base)</td></tr>
<tr class="separator:gac19fecbd3d7828bdcb724d2bc366e79d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga307b1f39953f45040b0feb3d6b6c05db"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__api.html#ga307b1f39953f45040b0feb3d6b6c05db">DMA_startChannel</a> (uint32_t base)</td></tr>
<tr class="separator:ga307b1f39953f45040b0feb3d6b6c05db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7eadb5b54eb1a3248b9fcb5148cd8570"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__api.html#ga7eadb5b54eb1a3248b9fcb5148cd8570">DMA_stopChannel</a> (uint32_t base)</td></tr>
<tr class="separator:ga7eadb5b54eb1a3248b9fcb5148cd8570"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51c845f784ba6f47e493610ce6084b34"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__api.html#ga51c845f784ba6f47e493610ce6084b34">DMA_enableInterrupt</a> (uint32_t base)</td></tr>
<tr class="separator:ga51c845f784ba6f47e493610ce6084b34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e1fe4e880dd93f80a26f96405b35fde"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__api.html#ga6e1fe4e880dd93f80a26f96405b35fde">DMA_disableInterrupt</a> (uint32_t base)</td></tr>
<tr class="separator:ga6e1fe4e880dd93f80a26f96405b35fde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44032aea9d6cf961b7b82b591b2475af"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__api.html#ga44032aea9d6cf961b7b82b591b2475af">DMA_enableOverrunInterrupt</a> (uint32_t base)</td></tr>
<tr class="separator:ga44032aea9d6cf961b7b82b591b2475af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e2c2b6c11267d8b23b22720afa24fdb"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__api.html#ga4e2c2b6c11267d8b23b22720afa24fdb">DMA_disableOverrunInterrupt</a> (uint32_t base)</td></tr>
<tr class="separator:ga4e2c2b6c11267d8b23b22720afa24fdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9fec00e68d03c8c1fcc8741fd15d473"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__api.html#gaf9fec00e68d03c8c1fcc8741fd15d473">DMA_clearErrorFlag</a> (uint32_t base)</td></tr>
<tr class="separator:gaf9fec00e68d03c8c1fcc8741fd15d473"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga596c5bb7d03fc2f4e2c404751a98da83"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__api.html#ga596c5bb7d03fc2f4e2c404751a98da83">DMA_setInterruptMode</a> (uint32_t base, <a class="el" href="group__dma__api.html#ga97af429464af799862f05c17057a5274">DMA_InterruptMode</a> mode)</td></tr>
<tr class="separator:ga596c5bb7d03fc2f4e2c404751a98da83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga543dc469332c63aaa8a7408063297608"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__api.html#ga543dc469332c63aaa8a7408063297608">DMA_setPriorityMode</a> (bool ch1IsHighPri)</td></tr>
<tr class="separator:ga543dc469332c63aaa8a7408063297608"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ce0b2e96a07ac5ece62f8dff7a61ad2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__api.html#ga6ce0b2e96a07ac5ece62f8dff7a61ad2">DMA_configAddresses</a> (uint32_t base, const void *destAddr, const void *srcAddr)</td></tr>
<tr class="separator:ga6ce0b2e96a07ac5ece62f8dff7a61ad2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2439c8b8c65376c649965a180166e0d9"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__api.html#ga2439c8b8c65376c649965a180166e0d9">DMA_configBurst</a> (uint32_t base, uint16_t size, int16_t srcStep, int16_t destStep)</td></tr>
<tr class="separator:ga2439c8b8c65376c649965a180166e0d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0aa51ed5155166eb9332bf6c2165ae92"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__api.html#ga0aa51ed5155166eb9332bf6c2165ae92">DMA_configTransfer</a> (uint32_t base, uint32_t transferSize, int16_t srcStep, int16_t destStep)</td></tr>
<tr class="separator:ga0aa51ed5155166eb9332bf6c2165ae92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bf1e97d735ac34a5dc04645227ee31a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__api.html#ga3bf1e97d735ac34a5dc04645227ee31a">DMA_configWrap</a> (uint32_t base, uint32_t srcWrapSize, int16_t srcStep, uint32_t destWrapSize, int16_t destStep)</td></tr>
<tr class="separator:ga3bf1e97d735ac34a5dc04645227ee31a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60e33dcbda8ed7c6d603cab17bdb7f19"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__dma__api.html#ga60e33dcbda8ed7c6d603cab17bdb7f19">DMA_configMode</a> (uint32_t base, <a class="el" href="group__dma__api.html#ga754b55b8adb26102e0d825ad5ecf1973">DMA_Trigger</a> trigger, uint32_t config)</td></tr>
<tr class="separator:ga60e33dcbda8ed7c6d603cab17bdb7f19"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="gafb24dc3641edf6de2825263e011276ca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CFG_ONESHOT_DISABLE&#160;&#160;&#160;0U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Only one burst transfer performed per trigger. </p>

</div>
</div>
<a class="anchor" id="ga4d169efab7d753a99565375a5498b123"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CFG_ONESHOT_ENABLE&#160;&#160;&#160;<a class="el" href="hw__dma_8h.html#adbf4cb50fd772673279b301003d7f21c">DMA_MODE_ONESHOT</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Burst transfers occur without additional event triggers after the first. </p>

</div>
</div>
<a class="anchor" id="gaa9b388933f94abc75c681a86663e7142"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CFG_CONTINUOUS_DISABLE&#160;&#160;&#160;0U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA channel will be disabled at the end of a transfer. </p>

</div>
</div>
<a class="anchor" id="gac9454e1d36871bcdcd3b49aa61f21cec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CFG_CONTINUOUS_ENABLE&#160;&#160;&#160;<a class="el" href="hw__dma_8h.html#a3c014ba701c13f3fd11a12ce4e03d1d3">DMA_MODE_CONTINUOUS</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA reinitializes when the transfer count is zero and waits for a trigger. </p>

</div>
</div>
<a class="anchor" id="ga9518c4804b92cdd68c4456a91f6d82aa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CFG_SIZE_16BIT&#160;&#160;&#160;0U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA transfers 16 bits at a time. </p>

</div>
</div>
<a class="anchor" id="ga58bf946ba53a61ce4d9565c23bf8a861"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CFG_SIZE_32BIT&#160;&#160;&#160;<a class="el" href="hw__dma_8h.html#a33fbe7de08a13a3d7f7cd4fc98b11a79">DMA_MODE_DATASIZE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA transfers 32 bits at a time. </p>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a class="anchor" id="ga754b55b8adb26102e0d825ad5ecf1973"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__dma__api.html#ga754b55b8adb26102e0d825ad5ecf1973">DMA_Trigger</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Values that can be passed to <a class="el" href="group__dma__api.html#ga60e33dcbda8ed7c6d603cab17bdb7f19">DMA_configMode()</a> as the <em>trigger</em> parameter. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><em><a class="anchor" id="gga754b55b8adb26102e0d825ad5ecf1973a0a9a7347ed1c488a3592cee213cae79b"></a>DMA_TRIGGER_SOFTWARE</em>&nbsp;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga754b55b8adb26102e0d825ad5ecf1973a895b8583ad80c8e1ee5bcdb5933d9d43"></a>DMA_TRIGGER_ADCA1</em>&nbsp;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga754b55b8adb26102e0d825ad5ecf1973aca3d0d20a5dc46e124d4a4d25f3e0b88"></a>DMA_TRIGGER_ADCA2</em>&nbsp;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga754b55b8adb26102e0d825ad5ecf1973ada60a15551bd58351d0b993b9954f806"></a>DMA_TRIGGER_ADCA3</em>&nbsp;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga754b55b8adb26102e0d825ad5ecf1973a6b66d7167548aa7a6c9c07ed12fa6a61"></a>DMA_TRIGGER_ADCA4</em>&nbsp;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga754b55b8adb26102e0d825ad5ecf1973a251cf7d67b30469f9b0729233fdd64dc"></a>DMA_TRIGGER_ADCAEVT</em>&nbsp;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga754b55b8adb26102e0d825ad5ecf1973aa272f3bd36729bf76e38a3e902852416"></a>DMA_TRIGGER_ADCB1</em>&nbsp;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga754b55b8adb26102e0d825ad5ecf1973a6a386f71f6b6e69235ab480810f22afe"></a>DMA_TRIGGER_ADCB2</em>&nbsp;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga754b55b8adb26102e0d825ad5ecf1973aabb10054745a3c0195f197b1ee3ba0b8"></a>DMA_TRIGGER_ADCB3</em>&nbsp;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga754b55b8adb26102e0d825ad5ecf1973afb86285c57b9f2d9e0f59b10bec4c938"></a>DMA_TRIGGER_ADCB4</em>&nbsp;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga754b55b8adb26102e0d825ad5ecf1973a705bcdb2033dad1e3e864e606700d70f"></a>DMA_TRIGGER_ADCBEVT</em>&nbsp;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga754b55b8adb26102e0d825ad5ecf1973af96b7f95434275556a4e7bc99cf9b9c5"></a>DMA_TRIGGER_ADCC1</em>&nbsp;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga754b55b8adb26102e0d825ad5ecf1973ab5728e243163b0ec69f18b9e93ea1cda"></a>DMA_TRIGGER_ADCC2</em>&nbsp;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga754b55b8adb26102e0d825ad5ecf1973ac6987473f3e4327c0e4b6d10581579a3"></a>DMA_TRIGGER_ADCC3</em>&nbsp;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga754b55b8adb26102e0d825ad5ecf1973aeeb505f95e0a7dee281e11a07b0565b9"></a>DMA_TRIGGER_ADCC4</em>&nbsp;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga754b55b8adb26102e0d825ad5ecf1973a300fb7a1a87bae590b6a1c28d3f4b0c5"></a>DMA_TRIGGER_ADCCEVT</em>&nbsp;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga754b55b8adb26102e0d825ad5ecf1973a9cf83f005b82f0a771051ee007eed6c0"></a>DMA_TRIGGER_ADCD1</em>&nbsp;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga754b55b8adb26102e0d825ad5ecf1973a9cbafe0b31d1cab095b017dd425ba50d"></a>DMA_TRIGGER_ADCD2</em>&nbsp;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga754b55b8adb26102e0d825ad5ecf1973a42fdc171414eadc72fc79db5064c1852"></a>DMA_TRIGGER_ADCD3</em>&nbsp;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga754b55b8adb26102e0d825ad5ecf1973aa08f0b92de40ccd5c786b5af7de357e3"></a>DMA_TRIGGER_ADCD4</em>&nbsp;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga754b55b8adb26102e0d825ad5ecf1973ab1b7ab59b2ede06b09cceba17bd2ccd9"></a>DMA_TRIGGER_ADCDEVT</em>&nbsp;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga754b55b8adb26102e0d825ad5ecf1973a4e98385d3caeb0f8ee396ab37f58ba1a"></a>DMA_TRIGGER_XINT1</em>&nbsp;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga754b55b8adb26102e0d825ad5ecf1973a2fc7c5cf5ea5c9dfd0341d0ae2d7033d"></a>DMA_TRIGGER_XINT2</em>&nbsp;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga754b55b8adb26102e0d825ad5ecf1973a8fef9e5ecb6814795f7323b9f0f94767"></a>DMA_TRIGGER_XINT3</em>&nbsp;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga754b55b8adb26102e0d825ad5ecf1973af7af14e3100a04eed96cf79d2f1af593"></a>DMA_TRIGGER_XINT4</em>&nbsp;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga754b55b8adb26102e0d825ad5ecf1973a02b42a5d33432bc88499ddfddd34db0c"></a>DMA_TRIGGER_XINT5</em>&nbsp;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga754b55b8adb26102e0d825ad5ecf1973ae24692052e8abc4cb740fc1c600372ec"></a>DMA_TRIGGER_EPWM1SOCA</em>&nbsp;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga754b55b8adb26102e0d825ad5ecf1973a7d0b3d2e62475a36c168a10c4d69e91e"></a>DMA_TRIGGER_EPWM1SOCB</em>&nbsp;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga754b55b8adb26102e0d825ad5ecf1973a0ffb8f8fed15dc0cb73eda87b881c7c5"></a>DMA_TRIGGER_EPWM2SOCA</em>&nbsp;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga754b55b8adb26102e0d825ad5ecf1973add2e828881c3b39c5f79d221ea361efc"></a>DMA_TRIGGER_EPWM2SOCB</em>&nbsp;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga754b55b8adb26102e0d825ad5ecf1973a96a98ea768d49e1b68d4044dc51c655d"></a>DMA_TRIGGER_EPWM3SOCA</em>&nbsp;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga754b55b8adb26102e0d825ad5ecf1973a730a6ec941a3a55154ebd4cf796c8a05"></a>DMA_TRIGGER_EPWM3SOCB</em>&nbsp;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga754b55b8adb26102e0d825ad5ecf1973ad0d7da9c56fe63524aec75a1182b4899"></a>DMA_TRIGGER_EPWM4SOCA</em>&nbsp;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga754b55b8adb26102e0d825ad5ecf1973a5413c2fd9a80468f1fc915cb2959cbf2"></a>DMA_TRIGGER_EPWM4SOCB</em>&nbsp;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga754b55b8adb26102e0d825ad5ecf1973a6ee58e8faef58b30d49691a332ab3c91"></a>DMA_TRIGGER_EPWM5SOCA</em>&nbsp;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga754b55b8adb26102e0d825ad5ecf1973ab25a77f17ea82aff58aa91e18e0032bf"></a>DMA_TRIGGER_EPWM5SOCB</em>&nbsp;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga754b55b8adb26102e0d825ad5ecf1973aea4e46d49803ab44b66476d5e3143d38"></a>DMA_TRIGGER_EPWM6SOCA</em>&nbsp;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga754b55b8adb26102e0d825ad5ecf1973a506d7e23a96a15fca0aed411cb41f4b3"></a>DMA_TRIGGER_EPWM6SOCB</em>&nbsp;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga754b55b8adb26102e0d825ad5ecf1973abc59627bd68f2569ba8386ba7e9e64ff"></a>DMA_TRIGGER_EPWM7SOCA</em>&nbsp;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga754b55b8adb26102e0d825ad5ecf1973a83d98fe1f50a0d96129403302e899e5a"></a>DMA_TRIGGER_EPWM7SOCB</em>&nbsp;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga754b55b8adb26102e0d825ad5ecf1973af74dc64f8e21477f12daa2f1aaddd193"></a>DMA_TRIGGER_EPWM8SOCA</em>&nbsp;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga754b55b8adb26102e0d825ad5ecf1973a0472ebdd52a541981542472dfa0a6190"></a>DMA_TRIGGER_EPWM8SOCB</em>&nbsp;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga754b55b8adb26102e0d825ad5ecf1973a60adabe7fa531fff7ff3cd67f0a5eec9"></a>DMA_TRIGGER_EPWM9SOCA</em>&nbsp;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga754b55b8adb26102e0d825ad5ecf1973a3b7869663f83ddc5869d10192efdcf58"></a>DMA_TRIGGER_EPWM9SOCB</em>&nbsp;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga754b55b8adb26102e0d825ad5ecf1973a39e35a187b7c1f94c224495a22942e46"></a>DMA_TRIGGER_EPWM10SOCA</em>&nbsp;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga754b55b8adb26102e0d825ad5ecf1973aa2d39454cbf3fe8af0dde34cb8fde72b"></a>DMA_TRIGGER_EPWM10SOCB</em>&nbsp;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga754b55b8adb26102e0d825ad5ecf1973a7e1f3a4f8e1e54e229c60a0cbec5ce31"></a>DMA_TRIGGER_EPWM11SOCA</em>&nbsp;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga754b55b8adb26102e0d825ad5ecf1973aba29f2fb4eba3fd498a1776557ead5a1"></a>DMA_TRIGGER_EPWM11SOCB</em>&nbsp;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga754b55b8adb26102e0d825ad5ecf1973a757b16982a60de3d48a4fc59744b01ed"></a>DMA_TRIGGER_EPWM12SOCA</em>&nbsp;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga754b55b8adb26102e0d825ad5ecf1973ad88695deca4b5d3a81b295d5fbb2a930"></a>DMA_TRIGGER_EPWM12SOCB</em>&nbsp;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga754b55b8adb26102e0d825ad5ecf1973afdc53959788c4b7484b68b0e182d75d6"></a>DMA_TRIGGER_TINT0</em>&nbsp;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga754b55b8adb26102e0d825ad5ecf1973a30d298ff199db6d46ee33f5f36cda04f"></a>DMA_TRIGGER_TINT1</em>&nbsp;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga754b55b8adb26102e0d825ad5ecf1973a34a63182646f2ff12b6adc90cd077b99"></a>DMA_TRIGGER_TINT2</em>&nbsp;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga754b55b8adb26102e0d825ad5ecf1973ab4326e484d6761875ca537872cf58045"></a>DMA_TRIGGER_MCBSPAMXEVT</em>&nbsp;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga754b55b8adb26102e0d825ad5ecf1973a6c4802b5a194ea5372c3f4a08ac55f3e"></a>DMA_TRIGGER_MCBSPAMREVT</em>&nbsp;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga754b55b8adb26102e0d825ad5ecf1973a2cda81cc8664faa2c6618a60d44753c2"></a>DMA_TRIGGER_MCBSPBMXEVT</em>&nbsp;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga754b55b8adb26102e0d825ad5ecf1973a4bff384e9bca0aad7e868851f442b1a7"></a>DMA_TRIGGER_MCBSPBMREVT</em>&nbsp;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga754b55b8adb26102e0d825ad5ecf1973a7f1e60278126ccf94dc405bb51849a1f"></a>DMA_TRIGGER_SDFM1FLT1</em>&nbsp;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga754b55b8adb26102e0d825ad5ecf1973adc1cf80599eee1f8e4887c766b534214"></a>DMA_TRIGGER_SDFM1FLT2</em>&nbsp;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga754b55b8adb26102e0d825ad5ecf1973ac3e018c6b92d75f121cbdbbaa3ce7205"></a>DMA_TRIGGER_SDFM1FLT3</em>&nbsp;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga754b55b8adb26102e0d825ad5ecf1973aaa448bd065eae36ffae11b806ae4af1b"></a>DMA_TRIGGER_SDFM1FLT4</em>&nbsp;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga754b55b8adb26102e0d825ad5ecf1973a1b0afedf03f66c7babfc0b879104b7d0"></a>DMA_TRIGGER_SDFM2FLT1</em>&nbsp;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga754b55b8adb26102e0d825ad5ecf1973ab4b5925c87e2056d7456f7d31c266dce"></a>DMA_TRIGGER_SDFM2FLT2</em>&nbsp;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga754b55b8adb26102e0d825ad5ecf1973a810c19d7f2b426e9d29b8f1e1339a8d4"></a>DMA_TRIGGER_SDFM2FLT3</em>&nbsp;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga754b55b8adb26102e0d825ad5ecf1973af141014f37a0a8be3d0675b54bd09bac"></a>DMA_TRIGGER_SDFM2FLT4</em>&nbsp;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga754b55b8adb26102e0d825ad5ecf1973a45b2b59a43ab1ede2911621de60e8a54"></a>DMA_TRIGGER_SPIATX</em>&nbsp;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga754b55b8adb26102e0d825ad5ecf1973a5051e85523782550936f592d76330e6f"></a>DMA_TRIGGER_SPIARX</em>&nbsp;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga754b55b8adb26102e0d825ad5ecf1973a8544217f62a9acb58b35cf63e213bf47"></a>DMA_TRIGGER_SPIBTX</em>&nbsp;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga754b55b8adb26102e0d825ad5ecf1973a79b4b1e8c919f9ddb44ec247bf93a8e4"></a>DMA_TRIGGER_SPIBRX</em>&nbsp;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga754b55b8adb26102e0d825ad5ecf1973ae142e019f0272770e87fdaec25d9b5ee"></a>DMA_TRIGGER_SPICTX</em>&nbsp;</td><td class="fielddoc">
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga754b55b8adb26102e0d825ad5ecf1973a87a7f129824edc2f2003972ec417d459"></a>DMA_TRIGGER_SPICRX</em>&nbsp;</td><td class="fielddoc">
</td></tr>
</table>

</div>
</div>
<a class="anchor" id="ga97af429464af799862f05c17057a5274"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__dma__api.html#ga97af429464af799862f05c17057a5274">DMA_InterruptMode</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Values that can be passed to <a class="el" href="group__dma__api.html#ga596c5bb7d03fc2f4e2c404751a98da83">DMA_setInterruptMode()</a> as the <em>mode</em> parameter. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><em><a class="anchor" id="gga97af429464af799862f05c17057a5274ab83f42cce7a0bb8f4dc2950f20b3b409"></a>DMA_INT_AT_BEGINNING</em>&nbsp;</td><td class="fielddoc">
<p>DMA interrupt is generated at the beginning of a transfer. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga97af429464af799862f05c17057a5274ad62cd29e6a459fd9d45786032b860fba"></a>DMA_INT_AT_END</em>&nbsp;</td><td class="fielddoc">
<p>DMA interrupt is generated at the end of a transfer. </p>
</td></tr>
</table>

</div>
</div>
<a class="anchor" id="ga1f299229c8568154779e9a37d8125596"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__dma__api.html#ga1f299229c8568154779e9a37d8125596">DMA_EmulationMode</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Values that can be passed to <a class="el" href="group__dma__api.html#ga8e0855abdfe02a0540d21bfd7fa058a3">DMA_setEmulationMode()</a> as the <em>mode</em> parameter. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><em><a class="anchor" id="gga1f299229c8568154779e9a37d8125596ac63080115e0c9ec6e4dffc295e0c45e9"></a>DMA_EMULATION_STOP</em>&nbsp;</td><td class="fielddoc">
<p>Transmission stops after current read-write access is completed. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga1f299229c8568154779e9a37d8125596a6f4c60bc1b1e35112c38fb01802c0720"></a>DMA_EMULATION_FREE_RUN</em>&nbsp;</td><td class="fielddoc">
<p>Continue DMA operation regardless of emulation suspend. </p>
</td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="gaf24429e47b48eda3aef685d79053c083"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void DMA_initController </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname">)</td><td></td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Initializes the DMA controller to a known state.</p>
<p>This function configures does a hard reset of the DMA controller in order to put it into a known state. The function also sets the DMA to run free during an emulation suspend (see the field DEBUGCTRL.FREE for more info).</p>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>References <a class="el" href="hw__memmap_8h.html#ab04dd812f37907dc8bd6ed82e346b563">DMA_BASE</a>, <a class="el" href="hw__dma_8h.html#a9ed73a309a2e6a99646980552e9fdb7b">DMA_CTRL_HARDRESET</a>, <a class="el" href="hw__dma_8h.html#af29defe5e41bc146059be49adffcc04d">DMA_O_CTRL</a>, <a class="el" href="cpu_8h.html#a1a95377ebb4695a49196cd666e26d97d">EALLOW</a>, <a class="el" href="cpu_8h.html#a4b430256ca8934310dac586331dd358f">EDIS</a>, <a class="el" href="hw__types_8h.html#ac664ac49fa3d7c414f67572e522a74fb">HWREGH</a>, and <a class="el" href="cpu_8h.html#a700f88377bf36711b711f69b06c52f5d">NOP</a>.</p>

</div>
</div>
<a class="anchor" id="ga8e0855abdfe02a0540d21bfd7fa058a3"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void DMA_setEmulationMode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__dma__api.html#ga1f299229c8568154779e9a37d8125596">DMA_EmulationMode</a>&#160;</td>
          <td class="paramname"><em>mode</em>)</td><td></td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Sets DMA emulation mode.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">mode</td><td>is the emulation mode to be selected.</td></tr>
  </table>
  </dd>
</dl>
<p>This function sets the behavior of the DMA operation when an emulation suspend occurs. The <em>mode</em> parameter can be one of the following:</p>
<ul>
<li><b>DMA_EMULATION_STOP</b> - DMA runs until the current read-write access is completed.</li>
<li><b>DMA_EMULATION_FREE_RUN</b> - DMA operation continues regardless of a the suspend.</li>
</ul>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>References <a class="el" href="hw__memmap_8h.html#ab04dd812f37907dc8bd6ed82e346b563">DMA_BASE</a>, <a class="el" href="hw__dma_8h.html#a7978be4198c9bb31ca4a0dcf40749b9d">DMA_DEBUGCTRL_FREE</a>, <a class="el" href="group__dma__api.html#gga1f299229c8568154779e9a37d8125596ac63080115e0c9ec6e4dffc295e0c45e9">DMA_EMULATION_STOP</a>, <a class="el" href="hw__dma_8h.html#a91842f741e10155884cc022dc73ba434">DMA_O_DEBUGCTRL</a>, <a class="el" href="cpu_8h.html#a1a95377ebb4695a49196cd666e26d97d">EALLOW</a>, <a class="el" href="cpu_8h.html#a4b430256ca8934310dac586331dd358f">EDIS</a>, and <a class="el" href="hw__types_8h.html#ac664ac49fa3d7c414f67572e522a74fb">HWREGH</a>.</p>

</div>
</div>
<a class="anchor" id="gae9fb39491d7b069639418c8070c5477d"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void DMA_enableTrigger </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>base</em>)</td><td></td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Enables peripherals to trigger a DMA transfer.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>is the base address of the DMA channel control registers.</td></tr>
  </table>
  </dd>
</dl>
<p>This function enables the selected peripheral trigger to start a DMA transfer on the specified channel.</p>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>References <a class="el" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>, <a class="el" href="hw__dma_8h.html#a71e69ce7fd730c7584611f655630ade1">DMA_MODE_PERINTE</a>, <a class="el" href="hw__dma_8h.html#a50195bb794b536fad293632e132bbd21">DMA_O_MODE</a>, <a class="el" href="cpu_8h.html#a1a95377ebb4695a49196cd666e26d97d">EALLOW</a>, <a class="el" href="cpu_8h.html#a4b430256ca8934310dac586331dd358f">EDIS</a>, and <a class="el" href="hw__types_8h.html#ac664ac49fa3d7c414f67572e522a74fb">HWREGH</a>.</p>

</div>
</div>
<a class="anchor" id="gad05fcef34d43fc4b27e3b68eedef5ff3"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void DMA_disableTrigger </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>base</em>)</td><td></td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Disables peripherals from triggering a DMA transfer.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>is the base address of the DMA channel control registers.</td></tr>
  </table>
  </dd>
</dl>
<p>This function disables the selected peripheral trigger from starting a DMA transfer on the specified channel. This also disables the use of the software force using the <a class="el" href="group__dma__api.html#ga49257e24c76546865be3e2dbad79ede4">DMA_forceTrigger()</a> API.</p>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>References <a class="el" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>, <a class="el" href="hw__dma_8h.html#a71e69ce7fd730c7584611f655630ade1">DMA_MODE_PERINTE</a>, <a class="el" href="hw__dma_8h.html#a50195bb794b536fad293632e132bbd21">DMA_O_MODE</a>, <a class="el" href="cpu_8h.html#a1a95377ebb4695a49196cd666e26d97d">EALLOW</a>, <a class="el" href="cpu_8h.html#a4b430256ca8934310dac586331dd358f">EDIS</a>, and <a class="el" href="hw__types_8h.html#ac664ac49fa3d7c414f67572e522a74fb">HWREGH</a>.</p>

</div>
</div>
<a class="anchor" id="ga49257e24c76546865be3e2dbad79ede4"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void DMA_forceTrigger </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>base</em>)</td><td></td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Force a peripheral trigger to a DMA channel.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>is the base address of the DMA channel control registers.</td></tr>
  </table>
  </dd>
</dl>
<p>This function sets the peripheral trigger flag and if triggering a DMA burst is enabled (see <a class="el" href="group__dma__api.html#gae9fb39491d7b069639418c8070c5477d">DMA_enableTrigger()</a>), a DMA burst transfer will be forced.</p>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>References <a class="el" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>, <a class="el" href="hw__dma_8h.html#a53dda6138699601cdcf6bc94ab59a11f">DMA_CONTROL_PERINTFRC</a>, <a class="el" href="hw__dma_8h.html#aad60f9b6ea941441fc03e0cfc0662a02">DMA_O_CONTROL</a>, <a class="el" href="cpu_8h.html#a1a95377ebb4695a49196cd666e26d97d">EALLOW</a>, <a class="el" href="cpu_8h.html#a4b430256ca8934310dac586331dd358f">EDIS</a>, and <a class="el" href="hw__types_8h.html#ac664ac49fa3d7c414f67572e522a74fb">HWREGH</a>.</p>

</div>
</div>
<a class="anchor" id="ga20440b78c16f2d22c2c3a7d6821b98e7"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void DMA_clearTriggerFlag </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>base</em>)</td><td></td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Clears a DMA channel's peripheral trigger flag.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>is the base address of the DMA channel control registers.</td></tr>
  </table>
  </dd>
</dl>
<p>This function clears the peripheral trigger flag. Normally, you would use this function when initializing the DMA for the first time. The flag is cleared automatically when the DMA starts the first burst of a transfer.</p>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>References <a class="el" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>, <a class="el" href="hw__dma_8h.html#a87700cfdfcdd21b48e3a304aa2c615ac">DMA_CONTROL_PERINTCLR</a>, <a class="el" href="hw__dma_8h.html#aad60f9b6ea941441fc03e0cfc0662a02">DMA_O_CONTROL</a>, <a class="el" href="cpu_8h.html#a1a95377ebb4695a49196cd666e26d97d">EALLOW</a>, <a class="el" href="cpu_8h.html#a4b430256ca8934310dac586331dd358f">EDIS</a>, and <a class="el" href="hw__types_8h.html#ac664ac49fa3d7c414f67572e522a74fb">HWREGH</a>.</p>

</div>
</div>
<a class="anchor" id="gac19fecbd3d7828bdcb724d2bc366e79d"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool DMA_getTriggerFlagStatus </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>base</em>)</td><td></td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Gets the status of a DMA channel's peripheral trigger flag.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>is the base address of the DMA channel control registers.</td></tr>
  </table>
  </dd>
</dl>
<p>This function returns <b>true</b> if a peripheral trigger event has occurred The flag is automatically cleared when the first burst transfer begins, but if needed, it can be cleared using <a class="el" href="group__dma__api.html#ga20440b78c16f2d22c2c3a7d6821b98e7">DMA_clearTriggerFlag()</a>.</p>
<dl class="section return"><dt>Returns</dt><dd>Returns <b>true</b> if a peripheral trigger event has occurred and its flag is set. Returns <b>false</b> otherwise. </dd></dl>

<p>References <a class="el" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>, <a class="el" href="hw__dma_8h.html#a38e1f9ccf0640ff01df1f6b4147047f7">DMA_CONTROL_PERINTFLG</a>, <a class="el" href="hw__dma_8h.html#aad60f9b6ea941441fc03e0cfc0662a02">DMA_O_CONTROL</a>, and <a class="el" href="hw__types_8h.html#ac664ac49fa3d7c414f67572e522a74fb">HWREGH</a>.</p>

</div>
</div>
<a class="anchor" id="ga307b1f39953f45040b0feb3d6b6c05db"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void DMA_startChannel </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>base</em>)</td><td></td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Starts a DMA channel.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>is the base address of the DMA channel control registers.</td></tr>
  </table>
  </dd>
</dl>
<p>This function starts the DMA running, typically after you have configured it. It will wait for the first trigger event to start operation. To halt the channel use <a class="el" href="group__dma__api.html#ga7eadb5b54eb1a3248b9fcb5148cd8570">DMA_stopChannel()</a>.</p>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>References <a class="el" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>, <a class="el" href="hw__dma_8h.html#a1eec2efc38cbd6c0f6d3b8775c1ec1db">DMA_CONTROL_RUN</a>, <a class="el" href="hw__dma_8h.html#aad60f9b6ea941441fc03e0cfc0662a02">DMA_O_CONTROL</a>, <a class="el" href="cpu_8h.html#a1a95377ebb4695a49196cd666e26d97d">EALLOW</a>, <a class="el" href="cpu_8h.html#a4b430256ca8934310dac586331dd358f">EDIS</a>, and <a class="el" href="hw__types_8h.html#ac664ac49fa3d7c414f67572e522a74fb">HWREGH</a>.</p>

</div>
</div>
<a class="anchor" id="ga7eadb5b54eb1a3248b9fcb5148cd8570"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void DMA_stopChannel </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>base</em>)</td><td></td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Halts a DMA channel.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>is the base address of the DMA channel control registers.</td></tr>
  </table>
  </dd>
</dl>
<p>This function halts the DMA at its current state and any current read-write access is completed. To start the channel again use <a class="el" href="group__dma__api.html#ga307b1f39953f45040b0feb3d6b6c05db">DMA_startChannel()</a>.</p>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>References <a class="el" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>, <a class="el" href="hw__dma_8h.html#abefb626ca30461ec9947398b6a0738c0">DMA_CONTROL_HALT</a>, <a class="el" href="hw__dma_8h.html#aad60f9b6ea941441fc03e0cfc0662a02">DMA_O_CONTROL</a>, <a class="el" href="cpu_8h.html#a1a95377ebb4695a49196cd666e26d97d">EALLOW</a>, <a class="el" href="cpu_8h.html#a4b430256ca8934310dac586331dd358f">EDIS</a>, and <a class="el" href="hw__types_8h.html#ac664ac49fa3d7c414f67572e522a74fb">HWREGH</a>.</p>

</div>
</div>
<a class="anchor" id="ga51c845f784ba6f47e493610ce6084b34"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void DMA_enableInterrupt </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>base</em>)</td><td></td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Enables a DMA channel interrupt source.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>is the base address of the DMA channel control registers.</td></tr>
  </table>
  </dd>
</dl>
<p>This function enables the indicated DMA channel interrupt source.</p>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>References <a class="el" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>, <a class="el" href="hw__dma_8h.html#a278a6daeba790dcdbdf60b58cff0b679">DMA_MODE_CHINTE</a>, <a class="el" href="hw__dma_8h.html#a50195bb794b536fad293632e132bbd21">DMA_O_MODE</a>, <a class="el" href="cpu_8h.html#a1a95377ebb4695a49196cd666e26d97d">EALLOW</a>, <a class="el" href="cpu_8h.html#a4b430256ca8934310dac586331dd358f">EDIS</a>, and <a class="el" href="hw__types_8h.html#ac664ac49fa3d7c414f67572e522a74fb">HWREGH</a>.</p>

</div>
</div>
<a class="anchor" id="ga6e1fe4e880dd93f80a26f96405b35fde"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void DMA_disableInterrupt </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>base</em>)</td><td></td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Disables a DMA channel interrupt source.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>is the base address of the DMA channel control registers.</td></tr>
  </table>
  </dd>
</dl>
<p>This function disables the indicated DMA channel interrupt source.</p>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>References <a class="el" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>, <a class="el" href="hw__dma_8h.html#a278a6daeba790dcdbdf60b58cff0b679">DMA_MODE_CHINTE</a>, <a class="el" href="hw__dma_8h.html#a50195bb794b536fad293632e132bbd21">DMA_O_MODE</a>, <a class="el" href="cpu_8h.html#a1a95377ebb4695a49196cd666e26d97d">EALLOW</a>, <a class="el" href="cpu_8h.html#a4b430256ca8934310dac586331dd358f">EDIS</a>, and <a class="el" href="hw__types_8h.html#ac664ac49fa3d7c414f67572e522a74fb">HWREGH</a>.</p>

</div>
</div>
<a class="anchor" id="ga44032aea9d6cf961b7b82b591b2475af"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void DMA_enableOverrunInterrupt </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>base</em>)</td><td></td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Enables the DMA channel overrun interrupt.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>is the base address of the DMA channel control registers.</td></tr>
  </table>
  </dd>
</dl>
<p>This function enables the indicated DMA channel's ability to generate an interrupt upon the detection of an overrun. An overrun is when a peripheral event trigger is received by the DMA before a previous trigger on that channel had been serviced and its flag had been cleared.</p>
<p>Note that this is the same interrupt signal as the interrupt that gets generated at the beginning/end of a transfer. That interrupt must first be enabled using <a class="el" href="group__dma__api.html#ga51c845f784ba6f47e493610ce6084b34">DMA_enableInterrupt()</a> in order for the overrun interrupt to be generated.</p>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>References <a class="el" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>, <a class="el" href="hw__dma_8h.html#a989cc8454b281b1fc21ead1406a54bff">DMA_MODE_OVRINTE</a>, <a class="el" href="hw__dma_8h.html#a50195bb794b536fad293632e132bbd21">DMA_O_MODE</a>, <a class="el" href="cpu_8h.html#a1a95377ebb4695a49196cd666e26d97d">EALLOW</a>, <a class="el" href="cpu_8h.html#a4b430256ca8934310dac586331dd358f">EDIS</a>, and <a class="el" href="hw__types_8h.html#ac664ac49fa3d7c414f67572e522a74fb">HWREGH</a>.</p>

</div>
</div>
<a class="anchor" id="ga4e2c2b6c11267d8b23b22720afa24fdb"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void DMA_disableOverrunInterrupt </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>base</em>)</td><td></td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Disables the DMA channel overrun interrupt.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>is the base address of the DMA channel control registers.</td></tr>
  </table>
  </dd>
</dl>
<p>This function disables the indicated DMA channel's ability to generate an interrupt upon the detection of an overrun.</p>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>References <a class="el" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>, <a class="el" href="hw__dma_8h.html#a989cc8454b281b1fc21ead1406a54bff">DMA_MODE_OVRINTE</a>, <a class="el" href="hw__dma_8h.html#a50195bb794b536fad293632e132bbd21">DMA_O_MODE</a>, <a class="el" href="cpu_8h.html#a1a95377ebb4695a49196cd666e26d97d">EALLOW</a>, <a class="el" href="cpu_8h.html#a4b430256ca8934310dac586331dd358f">EDIS</a>, and <a class="el" href="hw__types_8h.html#ac664ac49fa3d7c414f67572e522a74fb">HWREGH</a>.</p>

</div>
</div>
<a class="anchor" id="gaf9fec00e68d03c8c1fcc8741fd15d473"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void DMA_clearErrorFlag </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>base</em>)</td><td></td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Clears the DMA channel error flags.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>is the base address of the DMA channel control registers.</td></tr>
  </table>
  </dd>
</dl>
<p>This function clears both the DMA channel's sync error flag and its overrun error flag.</p>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>References <a class="el" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>, <a class="el" href="hw__dma_8h.html#a15cfc51fa96ee81f0c163ef8c2dd47d3">DMA_CONTROL_ERRCLR</a>, <a class="el" href="hw__dma_8h.html#aad60f9b6ea941441fc03e0cfc0662a02">DMA_O_CONTROL</a>, <a class="el" href="cpu_8h.html#a1a95377ebb4695a49196cd666e26d97d">EALLOW</a>, <a class="el" href="cpu_8h.html#a4b430256ca8934310dac586331dd358f">EDIS</a>, and <a class="el" href="hw__types_8h.html#ac664ac49fa3d7c414f67572e522a74fb">HWREGH</a>.</p>

</div>
</div>
<a class="anchor" id="ga596c5bb7d03fc2f4e2c404751a98da83"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void DMA_setInterruptMode </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__dma__api.html#ga97af429464af799862f05c17057a5274">DMA_InterruptMode</a>&#160;</td>
          <td class="paramname"><em>mode</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Sets the interrupt generation mode of a DMA channel interrupt.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>is the base address of the DMA channel control registers. </td></tr>
    <tr><td class="paramname">mode</td><td>is a flag to indicate the channel interrupt mode.</td></tr>
  </table>
  </dd>
</dl>
<p>This function sets the channel interrupt mode. When the <em>mode</em> parameter is <b>DMA_INT_AT_END</b>, the DMA channel interrupt will be generated at the end of the transfer. If <b>DMA_INT_AT_BEGINNING</b>, the interrupt will be generated at the beginning of a new transfer. Generating at the beginning of a new transfer is the default behavior.</p>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>References <a class="el" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>, <a class="el" href="group__dma__api.html#gga97af429464af799862f05c17057a5274ad62cd29e6a459fd9d45786032b860fba">DMA_INT_AT_END</a>, <a class="el" href="hw__dma_8h.html#a5fb28ff57a43dd61ed9c2437355fc8e4">DMA_MODE_CHINTMODE</a>, <a class="el" href="hw__dma_8h.html#a50195bb794b536fad293632e132bbd21">DMA_O_MODE</a>, <a class="el" href="cpu_8h.html#a1a95377ebb4695a49196cd666e26d97d">EALLOW</a>, <a class="el" href="cpu_8h.html#a4b430256ca8934310dac586331dd358f">EDIS</a>, and <a class="el" href="hw__types_8h.html#ac664ac49fa3d7c414f67572e522a74fb">HWREGH</a>.</p>

</div>
</div>
<a class="anchor" id="ga543dc469332c63aaa8a7408063297608"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void DMA_setPriorityMode </td>
          <td>(</td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>ch1IsHighPri</em>)</td><td></td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Sets the DMA channel priority mode.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ch1IsHighPri</td><td>is a flag to indicate the channel interrupt mode.</td></tr>
  </table>
  </dd>
</dl>
<p>This function sets the channel interrupt mode. When the <em>ch1IsHighPri</em> parameter is <b>false</b>, the DMA channels are serviced in round-robin mode. This is the default behavior.</p>
<p>If <b>true</b>, channel 1 will be given higher priority than the other channels. This means that if a channel 1 trigger occurs, the current word transfer on any other channel is completed and channel 1 is serviced for the complete burst count. The lower-priority channel's interrupted transfer will then resume.</p>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>References <a class="el" href="hw__memmap_8h.html#ab04dd812f37907dc8bd6ed82e346b563">DMA_BASE</a>, <a class="el" href="hw__dma_8h.html#a44285892e9c2ef77faee704c273def24">DMA_O_PRIORITYCTRL1</a>, <a class="el" href="hw__dma_8h.html#ae969cf0f4a1826d6dfb09527304441e8">DMA_PRIORITYCTRL1_CH1PRIORITY</a>, <a class="el" href="cpu_8h.html#a1a95377ebb4695a49196cd666e26d97d">EALLOW</a>, <a class="el" href="cpu_8h.html#a4b430256ca8934310dac586331dd358f">EDIS</a>, and <a class="el" href="hw__types_8h.html#ac664ac49fa3d7c414f67572e522a74fb">HWREGH</a>.</p>

</div>
</div>
<a class="anchor" id="ga6ce0b2e96a07ac5ece62f8dff7a61ad2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DMA_configAddresses </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const void *&#160;</td>
          <td class="paramname"><em>destAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const void *&#160;</td>
          <td class="paramname"><em>srcAddr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Configures the DMA channel</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>is the base address of the DMA channel control registers. </td></tr>
    <tr><td class="paramname">*destAddr</td><td>is the interrupt source that triggers a DMA transfer. </td></tr>
    <tr><td class="paramname">*srcAddr</td><td>is a bit field of several configuration selections.</td></tr>
  </table>
  </dd>
</dl>
<p>This function configures the source and destination addresses of a DMA channel. The parameters are pointers to the data to be transferred.</p>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>References <a class="el" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>, <a class="el" href="hw__dma_8h.html#a3568fb5a90874cc9cda2d2880819786a">DMA_O_DST_ADDR_SHADOW</a>, <a class="el" href="hw__dma_8h.html#a49fd20715eb88404f789be73e7fabf0c">DMA_O_DST_BEG_ADDR_SHADOW</a>, <a class="el" href="hw__dma_8h.html#a6690df33561d9cec859ebf009f00956f">DMA_O_SRC_ADDR_SHADOW</a>, <a class="el" href="hw__dma_8h.html#a37dcd5babd40b28d97f09195cd76d601">DMA_O_SRC_BEG_ADDR_SHADOW</a>, <a class="el" href="cpu_8h.html#a1a95377ebb4695a49196cd666e26d97d">EALLOW</a>, <a class="el" href="cpu_8h.html#a4b430256ca8934310dac586331dd358f">EDIS</a>, and <a class="el" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>.</p>

</div>
</div>
<a class="anchor" id="ga2439c8b8c65376c649965a180166e0d9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DMA_configBurst </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t&#160;</td>
          <td class="paramname"><em>size</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int16_t&#160;</td>
          <td class="paramname"><em>srcStep</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int16_t&#160;</td>
          <td class="paramname"><em>destStep</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Configures the DMA channel's burst settings.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>is the base address of the DMA channel control registers. </td></tr>
    <tr><td class="paramname">size</td><td>is the number of words transferred per burst. </td></tr>
    <tr><td class="paramname">srcStep</td><td>is the amount to increment or decrement the source address after each word of a burst. </td></tr>
    <tr><td class="paramname">destStep</td><td>is the amount to increment or decrement the destination address after each word of a burst.</td></tr>
  </table>
  </dd>
</dl>
<p>This function configures the size of each burst and the address step size.</p>
<p>The <em>size</em> parameter is the number of words that will be transferred during a single burst. Possible amounts range from 1 word to 32 words.</p>
<p>The <em>srcStep</em> and <em>destStep</em> parameters specify the address step that should be added to the source and destination addresses after each transferred word of a burst. Only signed values from -4096 to 4095 are valid.</p>
<dl class="section note"><dt>Note</dt><dd>Note that regardless of what data size (configured by <a class="el" href="group__dma__api.html#ga60e33dcbda8ed7c6d603cab17bdb7f19">DMA_configMode()</a>) is used, parameters are in terms of 16-bits words.</dd></dl>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>References <a class="el" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>, <a class="el" href="hw__dma_8h.html#ac8b64740785ef3b0aa4c1147958a3355">DMA_O_BURST_SIZE</a>, <a class="el" href="hw__dma_8h.html#a28c719c9752cfd01182a75abf49d1ed6">DMA_O_DST_BURST_STEP</a>, <a class="el" href="hw__dma_8h.html#a2f309dc8fab57c61792ccdcc92da0868">DMA_O_SRC_BURST_STEP</a>, <a class="el" href="cpu_8h.html#a1a95377ebb4695a49196cd666e26d97d">EALLOW</a>, <a class="el" href="cpu_8h.html#a4b430256ca8934310dac586331dd358f">EDIS</a>, and <a class="el" href="hw__types_8h.html#ac664ac49fa3d7c414f67572e522a74fb">HWREGH</a>.</p>

</div>
</div>
<a class="anchor" id="ga0aa51ed5155166eb9332bf6c2165ae92"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DMA_configTransfer </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>transferSize</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int16_t&#160;</td>
          <td class="paramname"><em>srcStep</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int16_t&#160;</td>
          <td class="paramname"><em>destStep</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Configures the DMA channel's transfer settings.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>is the base address of the DMA channel control registers. </td></tr>
    <tr><td class="paramname">transferSize</td><td>is the number of bursts per transfer. </td></tr>
    <tr><td class="paramname">srcStep</td><td>is the amount to increment or decrement the source address after each burst of a transfer unless a wrap occurs. </td></tr>
    <tr><td class="paramname">destStep</td><td>is the amount to increment or decrement the destination address after each burst of a transfer unless a wrap occurs.</td></tr>
  </table>
  </dd>
</dl>
<p>This function configures the transfer size and the address step that is made after each burst.</p>
<p>The <em>transferSize</em> parameter is the number of bursts per transfer. If DMA channel interrupts are enabled, they will occur after this number of bursts have completed. The maximum number of bursts is 65536.</p>
<p>The <em>srcStep</em> and <em>destStep</em> parameters specify the address step that should be added to the source and destination addresses after each transferred burst of a transfer. Only signed values from -4096 to 4095 are valid. If a wrap occurs, these step values will be ignored. Wrapping is configured with <a class="el" href="group__dma__api.html#ga3bf1e97d735ac34a5dc04645227ee31a">DMA_configWrap()</a>.</p>
<dl class="section note"><dt>Note</dt><dd>Note that regardless of what data size (configured by <a class="el" href="group__dma__api.html#ga60e33dcbda8ed7c6d603cab17bdb7f19">DMA_configMode()</a>) is used, parameters are in terms of 16-bits words.</dd></dl>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>References <a class="el" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>, <a class="el" href="hw__dma_8h.html#a56b8ec4a8d1bfb0283516dbd31710462">DMA_O_DST_TRANSFER_STEP</a>, <a class="el" href="hw__dma_8h.html#a58dc0fe13b530b28259269c2d241d1b8">DMA_O_SRC_TRANSFER_STEP</a>, <a class="el" href="hw__dma_8h.html#aa6dcc37ee284ee943b6acbdeca08d027">DMA_O_TRANSFER_SIZE</a>, <a class="el" href="cpu_8h.html#a1a95377ebb4695a49196cd666e26d97d">EALLOW</a>, <a class="el" href="cpu_8h.html#a4b430256ca8934310dac586331dd358f">EDIS</a>, and <a class="el" href="hw__types_8h.html#ac664ac49fa3d7c414f67572e522a74fb">HWREGH</a>.</p>

</div>
</div>
<a class="anchor" id="ga3bf1e97d735ac34a5dc04645227ee31a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DMA_configWrap </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>srcWrapSize</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int16_t&#160;</td>
          <td class="paramname"><em>srcStep</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>destWrapSize</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int16_t&#160;</td>
          <td class="paramname"><em>destStep</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Configures the DMA channel's wrap settings.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>is the base address of the DMA channel control registers. </td></tr>
    <tr><td class="paramname">srcWrapSize</td><td>is the number of bursts to be transferred before a wrap of the source address occurs. </td></tr>
    <tr><td class="paramname">srcStep</td><td>is the amount to increment or decrement the source address after each burst of a transfer unless a wrap occurs. </td></tr>
    <tr><td class="paramname">destWrapSize</td><td>is the number of bursts to be transferred before a wrap of the destination address occurs. </td></tr>
    <tr><td class="paramname">destStep</td><td>is the amount to increment or decrement the destination address after each burst of a transfer unless a wrap occurs.</td></tr>
  </table>
  </dd>
</dl>
<p>This function configures the DMA channel's wrap settings.</p>
<p>The <em>srcWrapSize</em> and <em>destWrapSize</em> parameters are the number of bursts that are to be transferred before their respective addresses are wrapped. The maximum wrap size is 65536 bursts.</p>
<p>The <em>srcStep</em> and <em>destStep</em> parameters specify the address step that should be added to the source and destination addresses when the wrap occurs. Only signed values from -4096 to 4095 are valid.</p>
<dl class="section note"><dt>Note</dt><dd>Note that regardless of what data size (configured by <a class="el" href="group__dma__api.html#ga60e33dcbda8ed7c6d603cab17bdb7f19">DMA_configMode()</a>) is used, parameters are in terms of 16-bits words.</dd></dl>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>References <a class="el" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>, <a class="el" href="hw__dma_8h.html#a52961ee12c733176ad87a720f643685b">DMA_O_DST_WRAP_SIZE</a>, <a class="el" href="hw__dma_8h.html#aaff326659840b126bdd388cdf8aea5cb">DMA_O_DST_WRAP_STEP</a>, <a class="el" href="hw__dma_8h.html#a44a73b3e236e7b541f9151292c9fe997">DMA_O_SRC_WRAP_SIZE</a>, <a class="el" href="hw__dma_8h.html#a37e65e768a7d537777d9394a0b0713d6">DMA_O_SRC_WRAP_STEP</a>, <a class="el" href="cpu_8h.html#a1a95377ebb4695a49196cd666e26d97d">EALLOW</a>, <a class="el" href="cpu_8h.html#a4b430256ca8934310dac586331dd358f">EDIS</a>, and <a class="el" href="hw__types_8h.html#ac664ac49fa3d7c414f67572e522a74fb">HWREGH</a>.</p>

</div>
</div>
<a class="anchor" id="ga60e33dcbda8ed7c6d603cab17bdb7f19"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DMA_configMode </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__dma__api.html#ga754b55b8adb26102e0d825ad5ecf1973">DMA_Trigger</a>&#160;</td>
          <td class="paramname"><em>trigger</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>config</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Configures the DMA channel trigger and mode.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>is the base address of the DMA channel control registers. </td></tr>
    <tr><td class="paramname">trigger</td><td>is the interrupt source that triggers a DMA transfer. </td></tr>
    <tr><td class="paramname">config</td><td>is a bit field of several configuration selections.</td></tr>
  </table>
  </dd>
</dl>
<p>This function configures the DMA channel's trigger and mode.</p>
<p>The <em>trigger</em> parameter is the interrupt source that will trigger the start of a DMA transfer.</p>
<p>The <em>config</em> parameter is the logical OR of the following values:</p>
<ul>
<li><b>DMA_CFG_ONESHOT_DISABLE</b> or <b>DMA_CFG_ONESHOT_ENABLE</b>. If enabled, the subsequent burst transfers occur without additional event triggers after the first event trigger. If disabled, only one burst transfer is performed per event trigger.</li>
<li><b>DMA_CFG_CONTINUOUS_DISABLE</b> or <b>DMA_CFG_CONTINUOUS_ENABLE</b>. If enabled the DMA reinitializes when the transfer count is zero and waits for the next interrupt event trigger. If disabled, the DMA stops and clears the run status bit.</li>
<li><b>DMA_CFG_SIZE_16BIT</b> or <b>DMA_CFG_SIZE_32BIT</b>. This setting selects whether the databus width is 16 or 32 bits.</li>
</ul>
<dl class="section return"><dt>Returns</dt><dd>None. </dd></dl>

<p>References <a class="el" href="debug_8h.html#a28301f76c53b643912da7c538f74e2c6">ASSERT</a>, <a class="el" href="hw__memmap_8h.html#a56af825cb4b6d577ba7fecc981c3ac76">DMA_CH1_BASE</a>, <a class="el" href="hw__memmap_8h.html#a09d3456ae522766aede03e015ee513bc">DMA_CH2_BASE</a>, <a class="el" href="hw__memmap_8h.html#a459a252f126eed7c5170912165c30064">DMA_CH3_BASE</a>, <a class="el" href="hw__memmap_8h.html#a99734721fa18f062b949044b2c920a61">DMA_CH4_BASE</a>, <a class="el" href="hw__memmap_8h.html#aa6f8ac0102328a15db6b70a41b008909">DMA_CH5_BASE</a>, <a class="el" href="hw__memmap_8h.html#a88765e6e8eb8caa856afc9dccae2d7dc">DMA_CH6_BASE</a>, <a class="el" href="hw__dma_8h.html#a3c014ba701c13f3fd11a12ce4e03d1d3">DMA_MODE_CONTINUOUS</a>, <a class="el" href="hw__dma_8h.html#a33fbe7de08a13a3d7f7cd4fc98b11a79">DMA_MODE_DATASIZE</a>, <a class="el" href="hw__dma_8h.html#adbf4cb50fd772673279b301003d7f21c">DMA_MODE_ONESHOT</a>, <a class="el" href="hw__dma_8h.html#ac8133971d145fe8ebbc6d0bcc1245e0a">DMA_MODE_PERINTSEL_M</a>, <a class="el" href="hw__dma_8h.html#a50195bb794b536fad293632e132bbd21">DMA_O_MODE</a>, <a class="el" href="hw__memmap_8h.html#ad267fd792c52383f3d4f894ee6fc091f">DMACLASRCSEL_BASE</a>, <a class="el" href="cpu_8h.html#a1a95377ebb4695a49196cd666e26d97d">EALLOW</a>, <a class="el" href="cpu_8h.html#a4b430256ca8934310dac586331dd358f">EDIS</a>, <a class="el" href="hw__types_8h.html#ac9660181819fceac0b5abcd67d76ca6e">HWREG</a>, <a class="el" href="hw__types_8h.html#ac664ac49fa3d7c414f67572e522a74fb">HWREGH</a>, <a class="el" href="hw__sysctl_8h.html#abb7246732e543a2b0dd2c4e2e5cef057">SYSCTL_DMACHSRCSEL1_CH1_M</a>, <a class="el" href="hw__sysctl_8h.html#a921e95ed72a02333f51fa41c32b6e9e5">SYSCTL_DMACHSRCSEL1_CH1_S</a>, <a class="el" href="hw__sysctl_8h.html#a0662451f7d3e5d945eea0069f3cdd33b">SYSCTL_DMACHSRCSEL1_CH2_M</a>, <a class="el" href="hw__sysctl_8h.html#a4822643752db80673aafa8832411d809">SYSCTL_DMACHSRCSEL1_CH2_S</a>, <a class="el" href="hw__sysctl_8h.html#ad0d9328db4ac739d02a53a7f93b8d49d">SYSCTL_DMACHSRCSEL1_CH3_M</a>, <a class="el" href="hw__sysctl_8h.html#a1bb5d7f9f8e48c5848ac94d8659db4b6">SYSCTL_DMACHSRCSEL1_CH3_S</a>, <a class="el" href="hw__sysctl_8h.html#a397b0304f8afbc3c6bbc5627d09fcb41">SYSCTL_DMACHSRCSEL1_CH4_M</a>, <a class="el" href="hw__sysctl_8h.html#a118fdc51d1fc5299a7151b0723213754">SYSCTL_DMACHSRCSEL1_CH4_S</a>, <a class="el" href="hw__sysctl_8h.html#a7bd517663d23b091a90a0734f2c193a8">SYSCTL_DMACHSRCSEL2_CH5_M</a>, <a class="el" href="hw__sysctl_8h.html#a64c50c30e5e1f8eb48682a6578e47cf5">SYSCTL_DMACHSRCSEL2_CH5_S</a>, <a class="el" href="hw__sysctl_8h.html#a4f43329bc34e2024beedc3f9f4fedaa0">SYSCTL_DMACHSRCSEL2_CH6_M</a>, <a class="el" href="hw__sysctl_8h.html#a1c9d6fcaecf32353c52d2a6358bfcd18">SYSCTL_DMACHSRCSEL2_CH6_S</a>, <a class="el" href="hw__sysctl_8h.html#aa3379fc1723d11197045dace0dac2390">SYSCTL_O_DMACHSRCSEL1</a>, and <a class="el" href="hw__sysctl_8h.html#abc5d4d3a106562ac943104c27a1cc3bc">SYSCTL_O_DMACHSRCSEL2</a>.</p>

</div>
</div>
</div><!-- contents -->
<hr size="1" /><small>
Copyright  2018, Texas Instruments Incorporated</small>
</body>
</html>
