INFO: [VRFC 10-163] Analyzing VHDL file "E:/3310Labs/Lab4/lab4_342/lab4_342.srcs/sim_1/new/four_bit_adder_sub_tb_342.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'four_bit_adder_sub_tb_342'
