
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:24:36 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from /home/wei/Software/ISE14.7/install/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [/home/wei/Software/ISE14.7/install/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/home/wei/Software/ISE14.7/install/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source /media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/pa.fromNcd.tcl
# create_project -name PSR_DDC_150M_V1.5 -dir "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/planAhead_run_2" -part xc6vlx240tff1156-1
# set srcset [get_property srcset [current_run -impl]]
# set_property design_mode GateLvl $srcset
# set_property edif_top_file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/psr_ddc_150M_top.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M} {ipcore_dir} }
# add_files [list {ipcore_dir/adc_snap_ram_psr.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/Adder4.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/adder_acc.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/ARM_DATA.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/DATA_ADJ_N.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/data_FIFO.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/DDC_FIFO.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/DEDISP_FIFO.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/adder.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/DISP_RAM.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/FreqEqua_Multi.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/Freq_Equa_Para.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/mul.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/Power_Adder.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/ram_acc.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/RAM_ethernet.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/ram_para.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/ROM_sin2400.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/Adder2.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/Adder3.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/DATA_ADJ.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/fft_512.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/fifo_cross_clock.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/fir1_70M63.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/fir1_72M.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/fir2_70M63.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/fir2_72M.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/fir3_70M63.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/fir4_70M63.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/fir4_72M.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/fir5_70M63.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/fir5_72M.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/fir6_70M63.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/fir6_72M.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/fir7_70M63.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/fir7_72M.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/fir3_72M.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/subber.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/fir8_70M63.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/fir8_72M.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/multiplier.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/PARA_RAM.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/ram_para_all_V2.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/rgmii.ncf}] -fileset [get_property constrset [current_run]]
# add_files [list {ipcore_dir/ROM_cos2400.ncf}] -fileset [get_property constrset [current_run]]
# set_property target_constrs_file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/constraints/fpga.ucf" [current_fileset -constrset]
Adding file '/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/constraints/fpga.ucf' to fileset 'constrs_1'
# add_files [list {/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/constraints/rgmii_example_design.ucf}] -fileset [get_property constrset [current_run]]
# add_files [list {/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/constraints/fpga.ucf}] -fileset [get_property constrset [current_run]]
# add_files [list {/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/constraints/ADC_Interface.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc6vlx240tff1156-1
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design psr_ddc_150M_top.ngc ...
WARNING:NetListWriters:298 - No output is written to psr_ddc_150M_top.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus n0029<10 : 0> on block
   NCO_MUL_CHANNEL_NO15 is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus Msub_GND_70_o_GND_70_o_sub_3_OUT_cy<11 :
   0> on block NCO_MUL_CHANNEL_NO15 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus Msub_GND_70_o_GND_70_o_sub_3_OUT_lut<10
   : 3> on block NCO_MUL_CHANNEL_NO15 is not reconstructed, because there are
   some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   Msub_GND_70_o_GND_70_o_sub_6_OUT<11:0>_cy<9 : 5> on block
   NCO_MUL_CHANNEL_NO15 is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   Msub_GND_70_o_GND_70_o_sub_6_OUT<11:0>_lut<11 : 6> on block
   NCO_MUL_CHANNEL_NO15 is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus n0029<10 : 0> on block
   NCO_MUL_CHANNEL_NO14 is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus Msub_GND_70_o_GND_70_o_sub_3_OUT_cy<11 :
   0> on block NCO_MUL_CHANNEL_NO14 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus Msub_GND_70_o_GND_70_o_sub_3_OUT_lut<10
   : 3> on block NCO_MUL_CHANNEL_NO14 is not reconstructed, because there are
   some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   Msub_GND_70_o_GND_70_o_sub_6_OUT<11:0>_cy<9 : 5> on block
   NCO_MUL_CHANNEL_NO14 is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   Msub_GND_70_o_GND_70_o_sub_6_OUT<11:0>_lut<11 : 6> on block
   NCO_MUL_CHANNEL_NO14 is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus n0029<10 : 0> on block
   NCO_MUL_CHANNEL_NO13 is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus Msub_GND_70_o_GND_70_o_sub_3_OUT_cy<11 :
   0> on block NCO_MUL_CHANNEL_NO13 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus Msub_GND_70_o_GND_70_o_sub_3_OUT_lut<10
   : 3> on block NCO_MUL_CHANNEL_NO13 is not reconstructed, because there are
   some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   Msub_GND_70_o_GND_70_o_sub_6_OUT<11:0>_cy<9 : 5> on block
   NCO_MUL_CHANNEL_NO13 is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   Msub_GND_70_o_GND_70_o_sub_6_OUT<11:0>_lut<11 : 6> on block
   NCO_MUL_CHANNEL_NO13 is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus n0029<10 : 0> on block
   NCO_MUL_CHANNEL_NO12 is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus Msub_GND_70_o_GND_70_o_sub_3_OUT_cy<11 :
   0> on block NCO_MUL_CHANNEL_NO12 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus Msub_GND_70_o_GND_70_o_sub_3_OUT_lut<10
   : 3> on block NCO_MUL_CHANNEL_NO12 is not reconstructed, because there are
   some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   Msub_GND_70_o_GND_70_o_sub_6_OUT<11:0>_cy<9 : 5> on block
   NCO_MUL_CHANNEL_NO12 is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   Msub_GND_70_o_GND_70_o_sub_6_OUT<11:0>_lut<11 : 6> on block
   NCO_MUL_CHANNEL_NO12 is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus n0029<10 : 0> on block
   NCO_MUL_CHANNEL_NO11 is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus Msub_GND_70_o_GND_70_o_sub_3_OUT_cy<11 :
   0> on block NCO_MUL_CHANNEL_NO11 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus Msub_GND_70_o_GND_70_o_sub_3_OUT_lut<10
   : 3> on block NCO_MUL_CHANNEL_NO11 is not reconstructed, because there are
   some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   Msub_GND_70_o_GND_70_o_sub_6_OUT<11:0>_cy<9 : 5> on block
   NCO_MUL_CHANNEL_NO11 is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   Msub_GND_70_o_GND_70_o_sub_6_OUT<11:0>_lut<11 : 6> on block
   NCO_MUL_CHANNEL_NO11 is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus n0029<10 : 0> on block
   NCO_MUL_CHANNEL_NO10 is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus Msub_GND_70_o_GND_70_o_sub_3_OUT_cy<11 :
   0> on block NCO_MUL_CHANNEL_NO10 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus Msub_GND_70_o_GND_70_o_sub_3_OUT_lut<10
   : 3> on block NCO_MUL_CHANNEL_NO10 is not reconstructed, because there are
   some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   Msub_GND_70_o_GND_70_o_sub_6_OUT<11:0>_cy<9 : 5> on block
   NCO_MUL_CHANNEL_NO10 is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   Msub_GND_70_o_GND_70_o_sub_6_OUT<11:0>_lut<11 : 6> on block
   NCO_MUL_CHANNEL_NO10 is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus n0029<10 : 0> on block
   NCO_MUL_CHANNEL_NO9 is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus Msub_GND_70_o_GND_70_o_sub_3_OUT_cy<11 :
   0> on block NCO_MUL_CHANNEL_NO9 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus Msub_GND_70_o_GND_70_o_sub_3_OUT_lut<10
   : 3> on block NCO_MUL_CHANNEL_NO9 is not reconstructed, because there are
   some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   Msub_GND_70_o_GND_70_o_sub_6_OUT<11:0>_cy<9 : 5> on block NCO_MUL_CHANNEL_NO9
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   Msub_GND_70_o_GND_70_o_sub_6_OUT<11:0>_lut<11 : 6> on block
   NCO_MUL_CHANNEL_NO9 is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus n0029<10 : 0> on block
   NCO_MUL_CHANNEL_NO8 is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus Msub_GND_70_o_GND_70_o_sub_3_OUT_cy<11 :
   0> on block NCO_MUL_CHANNEL_NO8 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus Msub_GND_70_o_GND_70_o_sub_3_OUT_lut<10
   : 3> on block NCO_MUL_CHANNEL_NO8 is not reconstructed, because there are
   some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   Msub_GND_70_o_GND_70_o_sub_6_OUT<11:0>_cy<9 : 5> on block NCO_MUL_CHANNEL_NO8
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   Msub_GND_70_o_GND_70_o_sub_6_OUT<11:0>_lut<11 : 6> on block
   NCO_MUL_CHANNEL_NO8 is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus n0138<12 : 1> on block nco_2400M_NO1 is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus n0143<12 : 0> on block nco_2400M_NO1 is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus n0148<12 : 0> on block nco_2400M_NO1 is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus n0153<12 : 0> on block nco_2400M_NO1 is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus n0158<12 : 0> on block nco_2400M_NO1 is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus n0163<12 : 0> on block nco_2400M_NO1 is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus Msub_GND_69_o_GND_69_o_sub_35_OUT_lut<11
   : 6> on block nco_2400M_NO1 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus Msub_GND_69_o_GND_69_o_sub_41_OUT_lut<11
   : 6> on block nco_2400M_NO1 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus Msub_GND_69_o_GND_69_o_sub_47_OUT_lut<11
   : 6> on block nco_2400M_NO1 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus Msub_GND_69_o_GND_69_o_sub_53_OUT_lut<11
   : 6> on block nco_2400M_NO1 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus Msub_GND_69_o_GND_69_o_sub_59_OUT_lut<11
   : 6> on block nco_2400M_NO1 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus Msub_GND_69_o_GND_69_o_sub_65_OUT_lut<11
   : 6> on block nco_2400M_NO1 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus n0029<10 : 0> on block
   NCO_MUL_CHANNEL_NO7 is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus Msub_GND_70_o_GND_70_o_sub_3_OUT_cy<11 :
   0> on block NCO_MUL_CHANNEL_NO7 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus Msub_GND_70_o_GND_70_o_sub_3_OUT_lut<10
   : 3> on block NCO_MUL_CHANNEL_NO7 is not reconstructed, because there are
   some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   Msub_GND_70_o_GND_70_o_sub_6_OUT<11:0>_cy<9 : 5> on block NCO_MUL_CHANNEL_NO7
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   Msub_GND_70_o_GND_70_o_sub_6_OUT<11:0>_lut<11 : 6> on block
   NCO_MUL_CHANNEL_NO7 is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus n0029<10 : 0> on block
   NCO_MUL_CHANNEL_NO6 is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus Msub_GND_70_o_GND_70_o_sub_3_OUT_cy<11 :
   0> on block NCO_MUL_CHANNEL_NO6 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus Msub_GND_70_o_GND_70_o_sub_3_OUT_lut<10
   : 3> on block NCO_MUL_CHANNEL_NO6 is not reconstructed, because there are
   some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   Msub_GND_70_o_GND_70_o_sub_6_OUT<11:0>_cy<9 : 5> on block NCO_MUL_CHANNEL_NO6
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   Msub_GND_70_o_GND_70_o_sub_6_OUT<11:0>_lut<11 : 6> on block
   NCO_MUL_CHANNEL_NO6 is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus n0029<10 : 0> on block
   NCO_MUL_CHANNEL_NO5 is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus Msub_GND_70_o_GND_70_o_sub_3_OUT_cy<11 :
   0> on block NCO_MUL_CHANNEL_NO5 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus Msub_GND_70_o_GND_70_o_sub_3_OUT_lut<10
   : 3> on block NCO_MUL_CHANNEL_NO5 is not reconstructed, because there are
   some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   Msub_GND_70_o_GND_70_o_sub_6_OUT<11:0>_cy<9 : 5> on block NCO_MUL_CHANNEL_NO5
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   Msub_GND_70_o_GND_70_o_sub_6_OUT<11:0>_lut<11 : 6> on block
   NCO_MUL_CHANNEL_NO5 is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus n0029<10 : 0> on block
   NCO_MUL_CHANNEL_NO4 is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus Msub_GND_70_o_GND_70_o_sub_3_OUT_cy<11 :
   0> on block NCO_MUL_CHANNEL_NO4 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus Msub_GND_70_o_GND_70_o_sub_3_OUT_lut<10
   : 3> on block NCO_MUL_CHANNEL_NO4 is not reconstructed, because there are
   some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   Msub_GND_70_o_GND_70_o_sub_6_OUT<11:0>_cy<9 : 5> on block NCO_MUL_CHANNEL_NO4
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   Msub_GND_70_o_GND_70_o_sub_6_OUT<11:0>_lut<11 : 6> on block
   NCO_MUL_CHANNEL_NO4 is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus n0029<10 : 0> on block
   NCO_MUL_CHANNEL_NO3 is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus Msub_GND_70_o_GND_70_o_sub_3_OUT_cy<11 :
   0> on block NCO_MUL_CHANNEL_NO3 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus Msub_GND_70_o_GND_70_o_sub_3_OUT_lut<10
   : 3> on block NCO_MUL_CHANNEL_NO3 is not reconstructed, because there are
   some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   Msub_GND_70_o_GND_70_o_sub_6_OUT<11:0>_cy<9 : 5> on block NCO_MUL_CHANNEL_NO3
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   Msub_GND_70_o_GND_70_o_sub_6_OUT<11:0>_lut<11 : 6> on block
   NCO_MUL_CHANNEL_NO3 is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus n0029<10 : 0> on block
   NCO_MUL_CHANNEL_NO2 is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus Msub_GND_70_o_GND_70_o_sub_3_OUT_cy<11 :
   0> on block NCO_MUL_CHANNEL_NO2 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus Msub_GND_70_o_GND_70_o_sub_3_OUT_lut<10
   : 3> on block NCO_MUL_CHANNEL_NO2 is not reconstructed, because there are
   some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   Msub_GND_70_o_GND_70_o_sub_6_OUT<11:0>_cy<9 : 5> on block NCO_MUL_CHANNEL_NO2
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   Msub_GND_70_o_GND_70_o_sub_6_OUT<11:0>_lut<11 : 6> on block
   NCO_MUL_CHANNEL_NO2 is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus n0029<10 : 0> on block
   NCO_MUL_CHANNEL_NO1 is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus Msub_GND_70_o_GND_70_o_sub_3_OUT_cy<11 :
   0> on block NCO_MUL_CHANNEL_NO1 is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus Msub_GND_70_o_GND_70_o_sub_3_OUT_lut<10
   : 3> on block NCO_MUL_CHANNEL_NO1 is not reconstructed, because there are
   some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   Msub_GND_70_o_GND_70_o_sub_6_OUT<11:0>_cy<9 : 5> on block NCO_MUL_CHANNEL_NO1
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   Msub_GND_70_o_GND_70_o_sub_6_OUT<11:0>_lut<11 : 6> on block
   NCO_MUL_CHANNEL_NO1 is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus n0029<10 : 0> on block NCO_MUL_CHANNEL
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus Msub_GND_70_o_GND_70_o_sub_3_OUT_cy<11 :
   0> on block NCO_MUL_CHANNEL is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus Msub_GND_70_o_GND_70_o_sub_3_OUT_lut<10
   : 3> on block NCO_MUL_CHANNEL is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   Msub_GND_70_o_GND_70_o_sub_6_OUT<11:0>_cy<9 : 5> on block NCO_MUL_CHANNEL is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   Msub_GND_70_o_GND_70_o_sub_6_OUT<11:0>_lut<11 : 6> on block NCO_MUL_CHANNEL
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus n0138<12 : 1> on block nco_2400M is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus n0143<12 : 0> on block nco_2400M is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus n0148<12 : 0> on block nco_2400M is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus n0153<12 : 0> on block nco_2400M is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus n0158<12 : 0> on block nco_2400M is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus n0163<12 : 0> on block nco_2400M is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus Msub_GND_69_o_GND_69_o_sub_35_OUT_lut<11
   : 6> on block nco_2400M is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus Msub_GND_69_o_GND_69_o_sub_41_OUT_lut<11
   : 6> on block nco_2400M is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus Msub_GND_69_o_GND_69_o_sub_47_OUT_lut<11
   : 6> on block nco_2400M is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus Msub_GND_69_o_GND_69_o_sub_53_OUT_lut<11
   : 6> on block nco_2400M is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus Msub_GND_69_o_GND_69_o_sub_59_OUT_lut<11
   : 6> on block nco_2400M is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus Msub_GND_69_o_GND_69_o_sub_65_OUT_lut<11
   : 6> on block nco_2400M is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus addr[8 : 2] on block axi_lite_sm is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus axi_wr_data[31 : 0] on block axi_lite_sm
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus axi_wr_data[31]_GND_153_o_mux_79_OUT[31
   : 0] on block axi_lite_sm is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus GND_153_o_GND_153_o_mux_72_OUT[10 : 2]
   on block axi_lite_sm is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus axi_state[4]_addr[10]_select_32_OUT[8 :
   2] on block axi_lite_sm is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus
   axi_state[4]_axi_wr_data[31]_select_33_OUT[31 : 0] on block axi_lite_sm is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus tx_statistics_vector_reg[31 : 0] on
   block vector_decode is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus rx_statistics_vector_reg[26 : 0] on
   block vector_decode is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus bus2ip_addr_reg<10 : 2> on block
   slave_attachment is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus bus2ip_addr_i<10 : 2> on block
   slave_attachment is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus wr_rd_addr<11 : 0> on block
   rx_client_fifo_8 is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus Maccum_rd_addr_lut<11 : 0> on block
   rx_client_fifo_8 is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus Maccum_wr_frames_lut<7 : 0> on block
   tx_client_fifo_8 is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus FREQEQUA_EN<12 : 0> on block
   psr_ddc_150M_top is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file psr_ddc_150M_top.edif ...
ngc2edif: Total memory usage is 155164 kilobytes

Parsing EDIF File [./planAhead_run_2/PSR_DDC_150M_V1.5.data/cache/psr_ddc_150M_top_ngc_dad7b318.edif]
Finished Parsing EDIF File [./planAhead_run_2/PSR_DDC_150M_V1.5.data/cache/psr_ddc_150M_top_ngc_dad7b318.edif]
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design adc_snap_ram_psr.ngc ...
WARNING:NetListWriters:298 - No output is written to adc_snap_ram_psr.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file adc_snap_ram_psr.edif ...
ngc2edif: Total memory usage is 105192 kilobytes

Reading core file '/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/adc_snap_ram_psr.ngc' for (cell view 'adc_snap_ram_psr', library 'psr_ddc_150M_top_lib', file 'psr_ddc_150M_top.ngc')
Parsing EDIF File [./planAhead_run_2/PSR_DDC_150M_V1.5.data/cache/adc_snap_ram_psr_ngc_f71bafbb.edif]
Finished Parsing EDIF File [./planAhead_run_2/PSR_DDC_150M_V1.5.data/cache/adc_snap_ram_psr_ngc_f71bafbb.edif]
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design rgmii.ngc ...
WARNING:NetListWriters:298 - No output is written to rgmii.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   U0/STATGEN.statistics_counters/rd_data_ref<71 : 0> on block
   rgmii_emac_wrapper_1 is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   U0/G_HAS_IPIF.ipic_mux_inst/bus2ip_cs_int<3 : 0> on block
   rgmii_emac_wrapper_1 is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   U0/G_HAS_IPIF.ipic_mux_inst/bus2ip_wrce_int<3 : 0> on block
   rgmii_emac_wrapper_1 is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   U0/G_HAS_IPIF.ipic_mux_inst/bus2ip_rdce_int<3 : 0> on block
   rgmii_emac_wrapper_1 is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   U0/STATGEN.statistics_counters/increment_reset<31 : 0> on block
   rgmii_emac_wrapper_1 is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   U0/G_HAS_IPIF.ipic_host_shim/host_rd_data_int<28 : 0> on block
   rgmii_emac_wrapper_1 is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file rgmii.edif ...
ngc2edif: Total memory usage is 111380 kilobytes

Reading core file '/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/rgmii.ngc' for (cell view 'rgmii', library 'psr_ddc_150M_top_lib', file 'psr_ddc_150M_top.ngc')
Parsing EDIF File [./planAhead_run_2/PSR_DDC_150M_V1.5.data/cache/rgmii_ngc_f71bafbb.edif]
Finished Parsing EDIF File [./planAhead_run_2/PSR_DDC_150M_V1.5.data/cache/rgmii_ngc_f71bafbb.edif]
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design RAM_ethernet.ngc ...
WARNING:NetListWriters:298 - No output is written to RAM_ethernet.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file RAM_ethernet.edif ...
ngc2edif: Total memory usage is 105108 kilobytes

Reading core file '/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/RAM_ethernet.ngc' for (cell view 'RAM_ethernet', library 'psr_ddc_150M_top_lib', file 'psr_ddc_150M_top.ngc')
Parsing EDIF File [./planAhead_run_2/PSR_DDC_150M_V1.5.data/cache/RAM_ethernet_ngc_f71bafbb.edif]
Finished Parsing EDIF File [./planAhead_run_2/PSR_DDC_150M_V1.5.data/cache/RAM_ethernet_ngc_f71bafbb.edif]
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design ram_acc.ngc ...
WARNING:NetListWriters:298 - No output is written to ram_acc.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file ram_acc.edif ...
ngc2edif: Total memory usage is 104644 kilobytes

Reading core file '/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/ram_acc.ngc' for (cell view 'ram_acc', library 'psr_ddc_150M_top_lib', file 'psr_ddc_150M_top.ngc')
Parsing EDIF File [./planAhead_run_2/PSR_DDC_150M_V1.5.data/cache/ram_acc_ngc_f71bafbb.edif]
Finished Parsing EDIF File [./planAhead_run_2/PSR_DDC_150M_V1.5.data/cache/ram_acc_ngc_f71bafbb.edif]
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design adder_acc.ngc ...
WARNING:NetListWriters:298 - No output is written to adder_acc.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file adder_acc.edif ...
ngc2edif: Total memory usage is 105144 kilobytes

Reading core file '/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/adder_acc.ngc' for (cell view 'adder_acc', library 'psr_ddc_150M_top_lib', file 'psr_ddc_150M_top.ngc')
Parsing EDIF File [./planAhead_run_2/PSR_DDC_150M_V1.5.data/cache/adder_acc_ngc_f71bafbb.edif]
Finished Parsing EDIF File [./planAhead_run_2/PSR_DDC_150M_V1.5.data/cache/adder_acc_ngc_f71bafbb.edif]
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design ARM_DATA.ngc ...
WARNING:NetListWriters:298 - No output is written to ARM_DATA.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file ARM_DATA.edif ...
ngc2edif: Total memory usage is 104828 kilobytes

Reading core file '/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/ARM_DATA.ngc' for (cell view 'ARM_DATA', library 'psr_ddc_150M_top_lib', file 'psr_ddc_150M_top.ngc')
Parsing EDIF File [./planAhead_run_2/PSR_DDC_150M_V1.5.data/cache/ARM_DATA_ngc_f71bafbb.edif]
Finished Parsing EDIF File [./planAhead_run_2/PSR_DDC_150M_V1.5.data/cache/ARM_DATA_ngc_f71bafbb.edif]
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design DISP_RAM.ngc ...
WARNING:NetListWriters:298 - No output is written to DISP_RAM.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file DISP_RAM.edif ...
ngc2edif: Total memory usage is 109428 kilobytes

Reading core file '/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/DISP_RAM.ngc' for (cell view 'DISP_RAM', library 'psr_ddc_150M_top_lib', file 'psr_ddc_150M_top.ngc')
Parsing EDIF File [./planAhead_run_2/PSR_DDC_150M_V1.5.data/cache/DISP_RAM_ngc_f71bafbb.edif]
Finished Parsing EDIF File [./planAhead_run_2/PSR_DDC_150M_V1.5.data/cache/DISP_RAM_ngc_f71bafbb.edif]
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design PARA_RAM.ngc ...
WARNING:NetListWriters:298 - No output is written to PARA_RAM.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file PARA_RAM.edif ...
ngc2edif: Total memory usage is 104760 kilobytes

Reading core file '/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/PARA_RAM.ngc' for (cell view 'PARA_RAM', library 'psr_ddc_150M_top_lib', file 'psr_ddc_150M_top.ngc')
Parsing EDIF File [./planAhead_run_2/PSR_DDC_150M_V1.5.data/cache/PARA_RAM_ngc_f71bafbb.edif]
Finished Parsing EDIF File [./planAhead_run_2/PSR_DDC_150M_V1.5.data/cache/PARA_RAM_ngc_f71bafbb.edif]
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design FreqEqua_Multi.ngc ...
WARNING:NetListWriters:298 - No output is written to FreqEqua_Multi.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file FreqEqua_Multi.edif ...
ngc2edif: Total memory usage is 105096 kilobytes

Reading core file '/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/FreqEqua_Multi.ngc' for (cell view 'FreqEqua_Multi', library 'psr_ddc_150M_top_lib', file 'psr_ddc_150M_top.ngc')
Parsing EDIF File [./planAhead_run_2/PSR_DDC_150M_V1.5.data/cache/FreqEqua_Multi_ngc_f71bafbb.edif]
Finished Parsing EDIF File [./planAhead_run_2/PSR_DDC_150M_V1.5.data/cache/FreqEqua_Multi_ngc_f71bafbb.edif]
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design Freq_Equa_Para.ngc ...
WARNING:NetListWriters:298 - No output is written to Freq_Equa_Para.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file Freq_Equa_Para.edif ...
ngc2edif: Total memory usage is 104764 kilobytes

Reading core file '/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/Freq_Equa_Para.ngc' for (cell view 'Freq_Equa_Para', library 'psr_ddc_150M_top_lib', file 'psr_ddc_150M_top.ngc')
Parsing EDIF File [./planAhead_run_2/PSR_DDC_150M_V1.5.data/cache/Freq_Equa_Para_ngc_f71bafbb.edif]
Finished Parsing EDIF File [./planAhead_run_2/PSR_DDC_150M_V1.5.data/cache/Freq_Equa_Para_ngc_f71bafbb.edif]
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design DATA_ADJ.ngc ...
WARNING:NetListWriters:298 - No output is written to DATA_ADJ.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file DATA_ADJ.edif ...
ngc2edif: Total memory usage is 105072 kilobytes

Reading core file '/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/DATA_ADJ.ngc' for (cell view 'DATA_ADJ', library 'psr_ddc_150M_top_lib', file 'psr_ddc_150M_top.ngc')
Parsing EDIF File [./planAhead_run_2/PSR_DDC_150M_V1.5.data/cache/DATA_ADJ_ngc_f71bafbb.edif]
Finished Parsing EDIF File [./planAhead_run_2/PSR_DDC_150M_V1.5.data/cache/DATA_ADJ_ngc_f71bafbb.edif]
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design DATA_ADJ_N.ngc ...
WARNING:NetListWriters:298 - No output is written to DATA_ADJ_N.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file DATA_ADJ_N.edif ...
ngc2edif: Total memory usage is 107104 kilobytes

Reading core file '/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/DATA_ADJ_N.ngc' for (cell view 'DATA_ADJ_N', library 'psr_ddc_150M_top_lib', file 'psr_ddc_150M_top.ngc')
Parsing EDIF File [./planAhead_run_2/PSR_DDC_150M_V1.5.data/cache/DATA_ADJ_N_ngc_f71bafbb.edif]
Finished Parsing EDIF File [./planAhead_run_2/PSR_DDC_150M_V1.5.data/cache/DATA_ADJ_N_ngc_f71bafbb.edif]
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design DEDISP_FIFO.ngc ...
WARNING:NetListWriters:298 - No output is written to DEDISP_FIFO.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file DEDISP_FIFO.edif ...
ngc2edif: Total memory usage is 109832 kilobytes

Reading core file '/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/DEDISP_FIFO.ngc' for (cell view 'DEDISP_FIFO', library 'psr_ddc_150M_top_lib', file 'psr_ddc_150M_top.ngc')
Parsing EDIF File [./planAhead_run_2/PSR_DDC_150M_V1.5.data/cache/DEDISP_FIFO_ngc_f71bafbb.edif]
Finished Parsing EDIF File [./planAhead_run_2/PSR_DDC_150M_V1.5.data/cache/DEDISP_FIFO_ngc_f71bafbb.edif]
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design mul.ngc ...
WARNING:NetListWriters:298 - No output is written to mul.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file mul.edif ...
ngc2edif: Total memory usage is 105060 kilobytes

Reading core file '/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/mul.ngc' for (cell view 'mul', library 'psr_ddc_150M_top_lib', file 'psr_ddc_150M_top.ngc')
Parsing EDIF File [./planAhead_run_2/PSR_DDC_150M_V1.5.data/cache/mul_ngc_f71bafbb.edif]
Finished Parsing EDIF File [./planAhead_run_2/PSR_DDC_150M_V1.5.data/cache/mul_ngc_f71bafbb.edif]
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design ROM_cos2400.ngc ...
WARNING:NetListWriters:298 - No output is written to ROM_cos2400.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file ROM_cos2400.edif ...
ngc2edif: Total memory usage is 104864 kilobytes

Reading core file '/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/ROM_cos2400.ngc' for (cell view 'ROM_cos2400', library 'psr_ddc_150M_top_lib', file 'psr_ddc_150M_top.ngc')
Parsing EDIF File [./planAhead_run_2/PSR_DDC_150M_V1.5.data/cache/ROM_cos2400_ngc_f71bafbb.edif]
Finished Parsing EDIF File [./planAhead_run_2/PSR_DDC_150M_V1.5.data/cache/ROM_cos2400_ngc_f71bafbb.edif]
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design ROM_sin2400.ngc ...
WARNING:NetListWriters:298 - No output is written to ROM_sin2400.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file ROM_sin2400.edif ...
ngc2edif: Total memory usage is 104860 kilobytes

Reading core file '/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/ROM_sin2400.ngc' for (cell view 'ROM_sin2400', library 'psr_ddc_150M_top_lib', file 'psr_ddc_150M_top.ngc')
Parsing EDIF File [./planAhead_run_2/PSR_DDC_150M_V1.5.data/cache/ROM_sin2400_ngc_f71bafbb.edif]
Finished Parsing EDIF File [./planAhead_run_2/PSR_DDC_150M_V1.5.data/cache/ROM_sin2400_ngc_f71bafbb.edif]
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design Adder2.ngc ...
WARNING:NetListWriters:298 - No output is written to Adder2.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file Adder2.edif ...
ngc2edif: Total memory usage is 105120 kilobytes

Reading core file '/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/Adder2.ngc' for (cell view 'Adder2', library 'psr_ddc_150M_top_lib', file 'psr_ddc_150M_top.ngc')
Parsing EDIF File [./planAhead_run_2/PSR_DDC_150M_V1.5.data/cache/Adder2_ngc_f71bafbb.edif]
Finished Parsing EDIF File [./planAhead_run_2/PSR_DDC_150M_V1.5.data/cache/Adder2_ngc_f71bafbb.edif]
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design Adder3.ngc ...
WARNING:NetListWriters:298 - No output is written to Adder3.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file Adder3.edif ...
ngc2edif: Total memory usage is 105124 kilobytes

Reading core file '/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/Adder3.ngc' for (cell view 'Adder3', library 'psr_ddc_150M_top_lib', file 'psr_ddc_150M_top.ngc')
Parsing EDIF File [./planAhead_run_2/PSR_DDC_150M_V1.5.data/cache/Adder3_ngc_f71bafbb.edif]
Finished Parsing EDIF File [./planAhead_run_2/PSR_DDC_150M_V1.5.data/cache/Adder3_ngc_f71bafbb.edif]
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design Adder4.ngc ...
WARNING:NetListWriters:298 - No output is written to Adder4.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file Adder4.edif ...
ngc2edif: Total memory usage is 105132 kilobytes

Reading core file '/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/Adder4.ngc' for (cell view 'Adder4', library 'psr_ddc_150M_top_lib', file 'psr_ddc_150M_top.ngc')
Parsing EDIF File [./planAhead_run_2/PSR_DDC_150M_V1.5.data/cache/Adder4_ngc_f71bafbb.edif]
Finished Parsing EDIF File [./planAhead_run_2/PSR_DDC_150M_V1.5.data/cache/Adder4_ngc_f71bafbb.edif]
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design fir8_72M.ngc ...
WARNING:NetListWriters:298 - No output is written to fir8_72M.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file fir8_72M.edif ...
ngc2edif: Total memory usage is 106692 kilobytes

Reading core file '/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/fir8_72M.ngc' for (cell view 'fir8_72M', library 'psr_ddc_150M_top_lib', file 'psr_ddc_150M_top.ngc')
Parsing EDIF File [./planAhead_run_2/PSR_DDC_150M_V1.5.data/cache/fir8_72M_ngc_f71bafbb.edif]
Finished Parsing EDIF File [./planAhead_run_2/PSR_DDC_150M_V1.5.data/cache/fir8_72M_ngc_f71bafbb.edif]
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design fir7_72M.ngc ...
WARNING:NetListWriters:298 - No output is written to fir7_72M.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file fir7_72M.edif ...
ngc2edif: Total memory usage is 106696 kilobytes

Reading core file '/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/fir7_72M.ngc' for (cell view 'fir7_72M', library 'psr_ddc_150M_top_lib', file 'psr_ddc_150M_top.ngc')
Parsing EDIF File [./planAhead_run_2/PSR_DDC_150M_V1.5.data/cache/fir7_72M_ngc_f71bafbb.edif]
Finished Parsing EDIF File [./planAhead_run_2/PSR_DDC_150M_V1.5.data/cache/fir7_72M_ngc_f71bafbb.edif]
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design fir6_72M.ngc ...
WARNING:NetListWriters:298 - No output is written to fir6_72M.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file fir6_72M.edif ...
ngc2edif: Total memory usage is 106688 kilobytes

Reading core file '/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/fir6_72M.ngc' for (cell view 'fir6_72M', library 'psr_ddc_150M_top_lib', file 'psr_ddc_150M_top.ngc')
Parsing EDIF File [./planAhead_run_2/PSR_DDC_150M_V1.5.data/cache/fir6_72M_ngc_f71bafbb.edif]
Finished Parsing EDIF File [./planAhead_run_2/PSR_DDC_150M_V1.5.data/cache/fir6_72M_ngc_f71bafbb.edif]
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design fir5_72M.ngc ...
WARNING:NetListWriters:298 - No output is written to fir5_72M.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file fir5_72M.edif ...
ngc2edif: Total memory usage is 106684 kilobytes

Reading core file '/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/fir5_72M.ngc' for (cell view 'fir5_72M', library 'psr_ddc_150M_top_lib', file 'psr_ddc_150M_top.ngc')
Parsing EDIF File [./planAhead_run_2/PSR_DDC_150M_V1.5.data/cache/fir5_72M_ngc_f71bafbb.edif]
Finished Parsing EDIF File [./planAhead_run_2/PSR_DDC_150M_V1.5.data/cache/fir5_72M_ngc_f71bafbb.edif]
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design fir4_72M.ngc ...
WARNING:NetListWriters:298 - No output is written to fir4_72M.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file fir4_72M.edif ...
ngc2edif: Total memory usage is 106692 kilobytes

Reading core file '/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/fir4_72M.ngc' for (cell view 'fir4_72M', library 'psr_ddc_150M_top_lib', file 'psr_ddc_150M_top.ngc')
Parsing EDIF File [./planAhead_run_2/PSR_DDC_150M_V1.5.data/cache/fir4_72M_ngc_f71bafbb.edif]
Finished Parsing EDIF File [./planAhead_run_2/PSR_DDC_150M_V1.5.data/cache/fir4_72M_ngc_f71bafbb.edif]
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design fir3_72M.ngc ...
WARNING:NetListWriters:298 - No output is written to fir3_72M.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file fir3_72M.edif ...
ngc2edif: Total memory usage is 106684 kilobytes

Reading core file '/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/fir3_72M.ngc' for (cell view 'fir3_72M', library 'psr_ddc_150M_top_lib', file 'psr_ddc_150M_top.ngc')
Parsing EDIF File [./planAhead_run_2/PSR_DDC_150M_V1.5.data/cache/fir3_72M_ngc_f71bafbb.edif]
Finished Parsing EDIF File [./planAhead_run_2/PSR_DDC_150M_V1.5.data/cache/fir3_72M_ngc_f71bafbb.edif]
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design fir2_72M.ngc ...
WARNING:NetListWriters:298 - No output is written to fir2_72M.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file fir2_72M.edif ...
ngc2edif: Total memory usage is 106696 kilobytes

Reading core file '/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/fir2_72M.ngc' for (cell view 'fir2_72M', library 'psr_ddc_150M_top_lib', file 'psr_ddc_150M_top.ngc')
Parsing EDIF File [./planAhead_run_2/PSR_DDC_150M_V1.5.data/cache/fir2_72M_ngc_f71bafbb.edif]
Finished Parsing EDIF File [./planAhead_run_2/PSR_DDC_150M_V1.5.data/cache/fir2_72M_ngc_f71bafbb.edif]
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design fir1_72M.ngc ...
WARNING:NetListWriters:298 - No output is written to fir1_72M.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file fir1_72M.edif ...
ngc2edif: Total memory usage is 106696 kilobytes

Reading core file '/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/fir1_72M.ngc' for (cell view 'fir1_72M', library 'psr_ddc_150M_top_lib', file 'psr_ddc_150M_top.ngc')
Parsing EDIF File [./planAhead_run_2/PSR_DDC_150M_V1.5.data/cache/fir1_72M_ngc_f71bafbb.edif]
Finished Parsing EDIF File [./planAhead_run_2/PSR_DDC_150M_V1.5.data/cache/fir1_72M_ngc_f71bafbb.edif]
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design DDC_FIFO.ngc ...
WARNING:NetListWriters:298 - No output is written to DDC_FIFO.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file DDC_FIFO.edif ...
ngc2edif: Total memory usage is 104904 kilobytes

Reading core file '/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/DDC_FIFO.ngc' for (cell view 'DDC_FIFO', library 'psr_ddc_150M_top_lib', file 'psr_ddc_150M_top.ngc')
Parsing EDIF File [./planAhead_run_2/PSR_DDC_150M_V1.5.data/cache/DDC_FIFO_ngc_f71bafbb.edif]
Finished Parsing EDIF File [./planAhead_run_2/PSR_DDC_150M_V1.5.data/cache/DDC_FIFO_ngc_f71bafbb.edif]
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design fft_512.ngc ...
WARNING:NetListWriters:298 - No output is written to fft_512.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file fft_512.edif ...
ngc2edif: Total memory usage is 133932 kilobytes

Reading core file '/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/fft_512.ngc' for (cell view 'fft_512', library 'psr_ddc_150M_top_lib', file 'psr_ddc_150M_top.ngc')
Parsing EDIF File [./planAhead_run_2/PSR_DDC_150M_V1.5.data/cache/fft_512_ngc_f71bafbb.edif]
Finished Parsing EDIF File [./planAhead_run_2/PSR_DDC_150M_V1.5.data/cache/fft_512_ngc_f71bafbb.edif]
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design multiplier.ngc ...
WARNING:NetListWriters:298 - No output is written to multiplier.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file multiplier.edif ...
ngc2edif: Total memory usage is 105296 kilobytes

Reading core file '/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/multiplier.ngc' for (cell view 'multiplier', library 'psr_ddc_150M_top_lib', file 'psr_ddc_150M_top.ngc')
Parsing EDIF File [./planAhead_run_2/PSR_DDC_150M_V1.5.data/cache/multiplier_ngc_f71bafbb.edif]
Finished Parsing EDIF File [./planAhead_run_2/PSR_DDC_150M_V1.5.data/cache/multiplier_ngc_f71bafbb.edif]
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design adder.ngc ...
WARNING:NetListWriters:298 - No output is written to adder.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file adder.edif ...
ngc2edif: Total memory usage is 105284 kilobytes

Reading core file '/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/adder.ngc' for (cell view 'adder', library 'psr_ddc_150M_top_lib', file 'psr_ddc_150M_top.ngc')
Parsing EDIF File [./planAhead_run_2/PSR_DDC_150M_V1.5.data/cache/adder_ngc_f71bafbb.edif]
Finished Parsing EDIF File [./planAhead_run_2/PSR_DDC_150M_V1.5.data/cache/adder_ngc_f71bafbb.edif]
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design subber.ngc ...
WARNING:NetListWriters:298 - No output is written to subber.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file subber.edif ...
ngc2edif: Total memory usage is 105284 kilobytes

Reading core file '/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/subber.ngc' for (cell view 'subber', library 'psr_ddc_150M_top_lib', file 'psr_ddc_150M_top.ngc')
Parsing EDIF File [./planAhead_run_2/PSR_DDC_150M_V1.5.data/cache/subber_ngc_f71bafbb.edif]
Finished Parsing EDIF File [./planAhead_run_2/PSR_DDC_150M_V1.5.data/cache/subber_ngc_f71bafbb.edif]
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design ram_para.ngc ...
WARNING:NetListWriters:298 - No output is written to ram_para.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file ram_para.edif ...
ngc2edif: Total memory usage is 104756 kilobytes

Reading core file '/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/ram_para.ngc' for (cell view 'ram_para', library 'psr_ddc_150M_top_lib', file 'psr_ddc_150M_top.ngc')
Parsing EDIF File [./planAhead_run_2/PSR_DDC_150M_V1.5.data/cache/ram_para_ngc_f71bafbb.edif]
Finished Parsing EDIF File [./planAhead_run_2/PSR_DDC_150M_V1.5.data/cache/ram_para_ngc_f71bafbb.edif]
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design ram_para_all_V2.ngc ...
WARNING:NetListWriters:298 - No output is written to ram_para_all_V2.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file ram_para_all_V2.edif ...
ngc2edif: Total memory usage is 104768 kilobytes

Reading core file '/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/ram_para_all_V2.ngc' for (cell view 'ram_para_all_V2', library 'psr_ddc_150M_top_lib', file 'psr_ddc_150M_top.ngc')
Parsing EDIF File [./planAhead_run_2/PSR_DDC_150M_V1.5.data/cache/ram_para_all_V2_ngc_f71bafbb.edif]
Finished Parsing EDIF File [./planAhead_run_2/PSR_DDC_150M_V1.5.data/cache/ram_para_all_V2_ngc_f71bafbb.edif]
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design Power_Adder.ngc ...
WARNING:NetListWriters:298 - No output is written to Power_Adder.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file Power_Adder.edif ...
ngc2edif: Total memory usage is 105020 kilobytes

Reading core file '/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/Power_Adder.ngc' for (cell view 'Power_Adder', library 'psr_ddc_150M_top_lib', file 'psr_ddc_150M_top.ngc')
Parsing EDIF File [./planAhead_run_2/PSR_DDC_150M_V1.5.data/cache/Power_Adder_ngc_f71bafbb.edif]
Finished Parsing EDIF File [./planAhead_run_2/PSR_DDC_150M_V1.5.data/cache/Power_Adder_ngc_f71bafbb.edif]
INFO: [Netlist 29-17] Analyzing 563 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from /home/wei/Software/ISE14.7/install/14.7/ISE_DS/PlanAhead/data/parts/xilinx/virtex6/virtex6lxt/xc6vlx240t/ClockRegion.xml
Loading clock buffers from /home/wei/Software/ISE14.7/install/14.7/ISE_DS/PlanAhead/data/parts/xilinx/virtex6/virtex6lxt/xc6vlx240t/ClockBuffers.xml
Loading clock placement rules from /home/wei/Software/ISE14.7/install/14.7/ISE_DS/PlanAhead/data/parts/xilinx/virtex6/ClockPlacerRules.xml
Loading clock capable ios from /home/wei/Software/ISE14.7/install/14.7/ISE_DS/PlanAhead/data/parts/xilinx/virtex6/ClockCapableIOBs.xml
Loading package pin functions from /home/wei/Software/ISE14.7/install/14.7/ISE_DS/PlanAhead/data/parts/xilinx/virtex6/PinFunctions.xml...
Loading package from /home/wei/Software/ISE14.7/install/14.7/ISE_DS/PlanAhead/data/parts/xilinx/virtex6/virtex6lxt/xc6vlx240t/ff1156/Package.xml
Loading io standards from /home/wei/Software/ISE14.7/install/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/virtex6/IOStandards.xml
Loading device configuration modes from /home/wei/Software/ISE14.7/install/14.7/ISE_DS/PlanAhead/data/parts/xilinx/virtex6/ConfigModes.xml
Loading list of drcs for the architecture : /home/wei/Software/ISE14.7/install/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/virtex6/drc.xml
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/adc_snap_ram_psr.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/adc_snap_ram_psr.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/Adder4.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/Adder4.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/Adder4.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/Adder4.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/Adder4.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/Adder4.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/Adder4.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/Adder4.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/adder_acc.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/adder_acc.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/adder_acc.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/adder_acc.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/adder_acc.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/adder_acc.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/adder_acc.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/adder_acc.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/ARM_DATA.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/ARM_DATA.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/DATA_ADJ_N.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/DATA_ADJ_N.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/DATA_ADJ_N.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/DATA_ADJ_N.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/DDC_FIFO.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/DDC_FIFO.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/DDC_FIFO.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/DDC_FIFO.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/DDC_FIFO.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/DDC_FIFO.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/DDC_FIFO.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/DDC_FIFO.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/DEDISP_FIFO.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/DEDISP_FIFO.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/adder.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/adder.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/adder.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/adder.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/adder.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/adder.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/DISP_RAM.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/DISP_RAM.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/FreqEqua_Multi.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/FreqEqua_Multi.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/FreqEqua_Multi.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/FreqEqua_Multi.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/FreqEqua_Multi.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/FreqEqua_Multi.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/FreqEqua_Multi.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/FreqEqua_Multi.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/Freq_Equa_Para.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/Freq_Equa_Para.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/Freq_Equa_Para.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/Freq_Equa_Para.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/mul.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/mul.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/mul.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/mul.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/mul.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/mul.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/mul.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/mul.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/mul.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/mul.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/mul.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/mul.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/mul.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/mul.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/mul.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/mul.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/mul.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/mul.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/mul.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/mul.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/mul.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/mul.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/mul.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/mul.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/mul.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/mul.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/mul.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/mul.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/mul.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/mul.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/mul.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/mul.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/mul.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/mul.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/mul.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/mul.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/mul.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/mul.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/mul.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/mul.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/mul.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/mul.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/mul.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/mul.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/mul.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/mul.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/mul.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/mul.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/mul.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/mul.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/mul.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/mul.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/mul.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/mul.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/mul.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/mul.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/mul.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/mul.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/mul.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/mul.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/mul.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/mul.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/mul.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/mul.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/Power_Adder.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/Power_Adder.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/ram_acc.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/ram_acc.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/ram_acc.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/ram_acc.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/ram_acc.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/ram_acc.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/ram_acc.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/ram_acc.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/RAM_ethernet.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/RAM_ethernet.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/ram_para.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/ram_para.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/ram_para.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/ram_para.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/ram_para.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/ram_para.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/ROM_sin2400.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/ROM_sin2400.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/ROM_sin2400.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/ROM_sin2400.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/ROM_sin2400.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/ROM_sin2400.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/ROM_sin2400.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/ROM_sin2400.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/ROM_sin2400.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/ROM_sin2400.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/ROM_sin2400.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/ROM_sin2400.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/ROM_sin2400.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/ROM_sin2400.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/ROM_sin2400.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/ROM_sin2400.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/ROM_sin2400.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/ROM_sin2400.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/ROM_sin2400.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/ROM_sin2400.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/ROM_sin2400.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/ROM_sin2400.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/ROM_sin2400.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/ROM_sin2400.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/ROM_sin2400.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/ROM_sin2400.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/ROM_sin2400.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/ROM_sin2400.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/ROM_sin2400.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/ROM_sin2400.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/ROM_sin2400.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/ROM_sin2400.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/Adder2.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/Adder2.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/Adder2.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/Adder2.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/Adder2.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/Adder2.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/Adder2.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/Adder2.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/Adder2.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/Adder2.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/Adder2.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/Adder2.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/Adder2.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/Adder2.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/Adder2.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/Adder2.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/Adder2.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/Adder2.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/Adder2.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/Adder2.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/Adder2.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/Adder2.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/Adder2.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/Adder2.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/Adder2.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/Adder2.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/Adder2.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/Adder2.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/Adder2.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/Adder2.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/Adder2.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/Adder2.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/Adder3.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/Adder3.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/Adder3.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/Adder3.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/Adder3.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/Adder3.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/Adder3.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/Adder3.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/Adder3.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/Adder3.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/Adder3.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/Adder3.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/Adder3.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/Adder3.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/Adder3.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/Adder3.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/DATA_ADJ.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/DATA_ADJ.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/DATA_ADJ.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/DATA_ADJ.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/fft_512.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/fft_512.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/fft_512.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/fft_512.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/fir1_72M.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/fir1_72M.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/fir1_72M.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/fir1_72M.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/fir2_72M.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/fir2_72M.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/fir2_72M.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/fir2_72M.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/fir4_72M.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/fir4_72M.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/fir4_72M.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/fir4_72M.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/fir5_72M.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/fir5_72M.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/fir5_72M.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/fir5_72M.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/fir6_72M.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/fir6_72M.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/fir6_72M.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/fir6_72M.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/fir7_72M.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/fir7_72M.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/fir7_72M.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/fir7_72M.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/fir3_72M.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/fir3_72M.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/fir3_72M.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/fir3_72M.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/subber.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/subber.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/fir8_72M.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/fir8_72M.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/fir8_72M.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/fir8_72M.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/multiplier.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/multiplier.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/multiplier.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/multiplier.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/multiplier.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/multiplier.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/multiplier.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/multiplier.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/multiplier.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/multiplier.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/multiplier.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/multiplier.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/multiplier.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/multiplier.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/multiplier.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/multiplier.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/PARA_RAM.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/PARA_RAM.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/ram_para_all_V2.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/ram_para_all_V2.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/rgmii.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/rgmii.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/ROM_cos2400.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/ROM_cos2400.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/ROM_cos2400.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/ROM_cos2400.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/ROM_cos2400.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/ROM_cos2400.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/ROM_cos2400.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/ROM_cos2400.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/ROM_cos2400.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/ROM_cos2400.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/ROM_cos2400.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/ROM_cos2400.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/ROM_cos2400.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/ROM_cos2400.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/ROM_cos2400.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/ROM_cos2400.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/ROM_cos2400.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/ROM_cos2400.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/ROM_cos2400.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/ROM_cos2400.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/ROM_cos2400.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/ROM_cos2400.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/ROM_cos2400.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/ROM_cos2400.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/ROM_cos2400.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/ROM_cos2400.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/ROM_cos2400.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/ROM_cos2400.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/ROM_cos2400.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/ROM_cos2400.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/ROM_cos2400.ncf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/ipcore_dir/ROM_cos2400.ncf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/constraints/fpga.ucf]
WARNING: [Shape Builder 18-132] Instance U14_BTC/lad_out_0 has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance U14_BTC/lad_out_0 cannot be placed in site OLOGIC_X0Y0 because the output signal of the instance requires general routing to fabric. But the instance can only be routed to delay or I/O site.
.
WARNING: [Shape Builder 18-132] Instance U14_BTC/lad_out_0 has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance U14_BTC/lad_out_0 cannot be placed in site OLOGIC_X0Y0 because the output signal of the instance requires general routing to fabric. But the instance can only be routed to delay or I/O site.
.
WARNING: [Shape Builder 18-132] Instance U14_BTC/lad_out_1 has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance U14_BTC/lad_out_1 cannot be placed in site OLOGIC_X0Y0 because the output signal of the instance requires general routing to fabric. But the instance can only be routed to delay or I/O site.
.
WARNING: [Shape Builder 18-132] Instance U14_BTC/lad_out_1 has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance U14_BTC/lad_out_1 cannot be placed in site OLOGIC_X0Y0 because the output signal of the instance requires general routing to fabric. But the instance can only be routed to delay or I/O site.
.
WARNING: [Shape Builder 18-132] Instance U14_BTC/lad_out_2 has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance U14_BTC/lad_out_2 cannot be placed in site OLOGIC_X0Y0 because the output signal of the instance requires general routing to fabric. But the instance can only be routed to delay or I/O site.
.
WARNING: [Shape Builder 18-132] Instance U14_BTC/lad_out_2 has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance U14_BTC/lad_out_2 cannot be placed in site OLOGIC_X0Y0 because the output signal of the instance requires general routing to fabric. But the instance can only be routed to delay or I/O site.
.
WARNING: [Shape Builder 18-132] Instance U14_BTC/lad_out_3 has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance U14_BTC/lad_out_3 cannot be placed in site OLOGIC_X0Y0 because the output signal of the instance requires general routing to fabric. But the instance can only be routed to delay or I/O site.
.
WARNING: [Shape Builder 18-132] Instance U14_BTC/lad_out_3 has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance U14_BTC/lad_out_3 cannot be placed in site OLOGIC_X0Y0 because the output signal of the instance requires general routing to fabric. But the instance can only be routed to delay or I/O site.
.
WARNING: [Shape Builder 18-132] Instance U14_BTC/lad_out_4 has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance U14_BTC/lad_out_4 cannot be placed in site OLOGIC_X0Y0 because the output signal of the instance requires general routing to fabric. But the instance can only be routed to delay or I/O site.
.
WARNING: [Shape Builder 18-132] Instance U14_BTC/lad_out_4 has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance U14_BTC/lad_out_4 cannot be placed in site OLOGIC_X0Y0 because the output signal of the instance requires general routing to fabric. But the instance can only be routed to delay or I/O site.
.
WARNING: [Shape Builder 18-132] Instance U14_BTC/lad_out_5 has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance U14_BTC/lad_out_5 cannot be placed in site OLOGIC_X0Y0 because the output signal of the instance requires general routing to fabric. But the instance can only be routed to delay or I/O site.
.
WARNING: [Shape Builder 18-132] Instance U14_BTC/lad_out_5 has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance U14_BTC/lad_out_5 cannot be placed in site OLOGIC_X0Y0 because the output signal of the instance requires general routing to fabric. But the instance can only be routed to delay or I/O site.
.
WARNING: [Shape Builder 18-132] Instance U14_BTC/lad_out_6 has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance U14_BTC/lad_out_6 cannot be placed in site OLOGIC_X0Y0 because the output signal of the instance requires general routing to fabric. But the instance can only be routed to delay or I/O site.
.
WARNING: [Shape Builder 18-132] Instance U14_BTC/lad_out_6 has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance U14_BTC/lad_out_6 cannot be placed in site OLOGIC_X0Y0 because the output signal of the instance requires general routing to fabric. But the instance can only be routed to delay or I/O site.
.
WARNING: [Shape Builder 18-132] Instance U14_BTC/lad_out_7 has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance U14_BTC/lad_out_7 cannot be placed in site OLOGIC_X0Y0 because the output signal of the instance requires general routing to fabric. But the instance can only be routed to delay or I/O site.
.
WARNING: [Shape Builder 18-132] Instance U14_BTC/lad_out_7 has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance U14_BTC/lad_out_7 cannot be placed in site OLOGIC_X0Y0 because the output signal of the instance requires general routing to fabric. But the instance can only be routed to delay or I/O site.
.
WARNING: [Shape Builder 18-132] Instance U14_BTC/lad_out_8 has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance U14_BTC/lad_out_8 cannot be placed in site OLOGIC_X0Y0 because the output signal of the instance requires general routing to fabric. But the instance can only be routed to delay or I/O site.
.
WARNING: [Shape Builder 18-132] Instance U14_BTC/lad_out_8 has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance U14_BTC/lad_out_8 cannot be placed in site OLOGIC_X0Y0 because the output signal of the instance requires general routing to fabric. But the instance can only be routed to delay or I/O site.
.
WARNING: [Shape Builder 18-132] Instance U14_BTC/lad_out_9 has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance U14_BTC/lad_out_9 cannot be placed in site OLOGIC_X0Y0 because the output signal of the instance requires general routing to fabric. But the instance can only be routed to delay or I/O site.
.
WARNING: [Shape Builder 18-132] Instance U14_BTC/lad_out_9 has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance U14_BTC/lad_out_9 cannot be placed in site OLOGIC_X0Y0 because the output signal of the instance requires general routing to fabric. But the instance can only be routed to delay or I/O site.
.
WARNING: [Shape Builder 18-132] Instance U14_BTC/lad_out_10 has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance U14_BTC/lad_out_10 cannot be placed in site OLOGIC_X0Y0 because the output signal of the instance requires general routing to fabric. But the instance can only be routed to delay or I/O site.
.
WARNING: [Shape Builder 18-132] Instance U14_BTC/lad_out_10 has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance U14_BTC/lad_out_10 cannot be placed in site OLOGIC_X0Y0 because the output signal of the instance requires general routing to fabric. But the instance can only be routed to delay or I/O site.
.
WARNING: [Shape Builder 18-132] Instance U14_BTC/lad_out_11 has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance U14_BTC/lad_out_11 cannot be placed in site OLOGIC_X0Y0 because the output signal of the instance requires general routing to fabric. But the instance can only be routed to delay or I/O site.
.
WARNING: [Shape Builder 18-132] Instance U14_BTC/lad_out_11 has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance U14_BTC/lad_out_11 cannot be placed in site OLOGIC_X0Y0 because the output signal of the instance requires general routing to fabric. But the instance can only be routed to delay or I/O site.
.
WARNING: [Shape Builder 18-132] Instance U14_BTC/lad_out_12 has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance U14_BTC/lad_out_12 cannot be placed in site OLOGIC_X0Y0 because the output signal of the instance requires general routing to fabric. But the instance can only be routed to delay or I/O site.
.
WARNING: [Shape Builder 18-132] Instance U14_BTC/lad_out_12 has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance U14_BTC/lad_out_12 cannot be placed in site OLOGIC_X0Y0 because the output signal of the instance requires general routing to fabric. But the instance can only be routed to delay or I/O site.
.
WARNING: [Shape Builder 18-132] Instance U14_BTC/lad_out_13 has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance U14_BTC/lad_out_13 cannot be placed in site OLOGIC_X0Y0 because the output signal of the instance requires general routing to fabric. But the instance can only be routed to delay or I/O site.
.
WARNING: [Shape Builder 18-132] Instance U14_BTC/lad_out_13 has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance U14_BTC/lad_out_13 cannot be placed in site OLOGIC_X0Y0 because the output signal of the instance requires general routing to fabric. But the instance can only be routed to delay or I/O site.
.
WARNING: [Shape Builder 18-132] Instance U14_BTC/lad_out_14 has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance U14_BTC/lad_out_14 cannot be placed in site OLOGIC_X0Y0 because the output signal of the instance requires general routing to fabric. But the instance can only be routed to delay or I/O site.
.
WARNING: [Shape Builder 18-132] Instance U14_BTC/lad_out_14 has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance U14_BTC/lad_out_14 cannot be placed in site OLOGIC_X0Y0 because the output signal of the instance requires general routing to fabric. But the instance can only be routed to delay or I/O site.
.
WARNING: [Shape Builder 18-132] Instance U14_BTC/lad_out_15 has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance U14_BTC/lad_out_15 cannot be placed in site OLOGIC_X0Y0 because the output signal of the instance requires general routing to fabric. But the instance can only be routed to delay or I/O site.
.
WARNING: [Shape Builder 18-132] Instance U14_BTC/lad_out_15 has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance U14_BTC/lad_out_15 cannot be placed in site OLOGIC_X0Y0 because the output signal of the instance requires general routing to fabric. But the instance can only be routed to delay or I/O site.
.
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/constraints/fpga.ucf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/constraints/rgmii_example_design.ucf]
INFO: [Designutils 20-22] PART constraint ignored, using PlanAhead selected device [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/constraints/rgmii_example_design.ucf:67]
WARNING: [Shape Builder 18-132] Instance U14_BTC/lad_out_0 has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance U14_BTC/lad_out_0 cannot be placed in site OLOGIC_X0Y0 because the output signal of the instance requires general routing to fabric. But the instance can only be routed to delay or I/O site.
.
WARNING: [Shape Builder 18-132] Instance U14_BTC/lad_out_0 has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance U14_BTC/lad_out_0 cannot be placed in site OLOGIC_X0Y0 because the output signal of the instance requires general routing to fabric. But the instance can only be routed to delay or I/O site.
.
WARNING: [Shape Builder 18-132] Instance U14_BTC/lad_out_1 has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance U14_BTC/lad_out_1 cannot be placed in site OLOGIC_X0Y0 because the output signal of the instance requires general routing to fabric. But the instance can only be routed to delay or I/O site.
.
WARNING: [Shape Builder 18-132] Instance U14_BTC/lad_out_1 has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance U14_BTC/lad_out_1 cannot be placed in site OLOGIC_X0Y0 because the output signal of the instance requires general routing to fabric. But the instance can only be routed to delay or I/O site.
.
WARNING: [Shape Builder 18-132] Instance U14_BTC/lad_out_2 has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance U14_BTC/lad_out_2 cannot be placed in site OLOGIC_X0Y0 because the output signal of the instance requires general routing to fabric. But the instance can only be routed to delay or I/O site.
.
WARNING: [Shape Builder 18-132] Instance U14_BTC/lad_out_2 has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance U14_BTC/lad_out_2 cannot be placed in site OLOGIC_X0Y0 because the output signal of the instance requires general routing to fabric. But the instance can only be routed to delay or I/O site.
.
WARNING: [Shape Builder 18-132] Instance U14_BTC/lad_out_3 has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance U14_BTC/lad_out_3 cannot be placed in site OLOGIC_X0Y0 because the output signal of the instance requires general routing to fabric. But the instance can only be routed to delay or I/O site.
.
WARNING: [Shape Builder 18-132] Instance U14_BTC/lad_out_3 has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance U14_BTC/lad_out_3 cannot be placed in site OLOGIC_X0Y0 because the output signal of the instance requires general routing to fabric. But the instance can only be routed to delay or I/O site.
.
WARNING: [Shape Builder 18-132] Instance U14_BTC/lad_out_4 has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance U14_BTC/lad_out_4 cannot be placed in site OLOGIC_X0Y0 because the output signal of the instance requires general routing to fabric. But the instance can only be routed to delay or I/O site.
.
WARNING: [Shape Builder 18-132] Instance U14_BTC/lad_out_4 has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance U14_BTC/lad_out_4 cannot be placed in site OLOGIC_X0Y0 because the output signal of the instance requires general routing to fabric. But the instance can only be routed to delay or I/O site.
.
WARNING: [Shape Builder 18-132] Instance U14_BTC/lad_out_5 has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance U14_BTC/lad_out_5 cannot be placed in site OLOGIC_X0Y0 because the output signal of the instance requires general routing to fabric. But the instance can only be routed to delay or I/O site.
.
WARNING: [Shape Builder 18-132] Instance U14_BTC/lad_out_5 has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance U14_BTC/lad_out_5 cannot be placed in site OLOGIC_X0Y0 because the output signal of the instance requires general routing to fabric. But the instance can only be routed to delay or I/O site.
.
WARNING: [Shape Builder 18-132] Instance U14_BTC/lad_out_6 has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance U14_BTC/lad_out_6 cannot be placed in site OLOGIC_X0Y0 because the output signal of the instance requires general routing to fabric. But the instance can only be routed to delay or I/O site.
.
WARNING: [Shape Builder 18-132] Instance U14_BTC/lad_out_6 has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance U14_BTC/lad_out_6 cannot be placed in site OLOGIC_X0Y0 because the output signal of the instance requires general routing to fabric. But the instance can only be routed to delay or I/O site.
.
WARNING: [Shape Builder 18-132] Instance U14_BTC/lad_out_7 has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance U14_BTC/lad_out_7 cannot be placed in site OLOGIC_X0Y0 because the output signal of the instance requires general routing to fabric. But the instance can only be routed to delay or I/O site.
.
WARNING: [Shape Builder 18-132] Instance U14_BTC/lad_out_7 has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance U14_BTC/lad_out_7 cannot be placed in site OLOGIC_X0Y0 because the output signal of the instance requires general routing to fabric. But the instance can only be routed to delay or I/O site.
.
WARNING: [Shape Builder 18-132] Instance U14_BTC/lad_out_8 has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance U14_BTC/lad_out_8 cannot be placed in site OLOGIC_X0Y0 because the output signal of the instance requires general routing to fabric. But the instance can only be routed to delay or I/O site.
.
WARNING: [Shape Builder 18-132] Instance U14_BTC/lad_out_8 has IOB = TRUE property, but it cannot be placed in an OLOGIC site. Instance U14_BTC/lad_out_8 cannot be placed in site OLOGIC_X0Y0 because the output signal of the instance requires general routing to fabric. But the instance can only be routed to delay or I/O site.
.
INFO: [Common 17-14] Message 'Shape Builder 18-132' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_limit to change the current settings.
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/constraints/rgmii_example_design.ucf]
Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/constraints/ADC_Interface.ucf]
Finished Parsing UCF File [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/constraints/ADC_Interface.ucf]
CRITICAL WARNING: [Constraints 18-329] No definition for group 'clock_generator_clkout0', timing constraint is ignored [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/constraints/rgmii_example_design.ucf:183]
CRITICAL WARNING: [Constraints 18-329] No definition for group 'clock_generator_clkout0', timing constraint is ignored [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/constraints/rgmii_example_design.ucf:184]
CRITICAL WARNING: [Constraints 18-329] No definition for group 'clock_generator_clkout1', timing constraint is ignored [/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/constraints/rgmii_example_design.ucf:185]
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 563 instances were transformed.
  BUFGP => BUFGP (IBUF, BUFG): 1 instances
  IOBUF => IOBUF (OBUFT, IBUF): 16 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 320 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 210 instances

Phase 0 | Netlist Checksum: 757d7254
link_design: Time (s): cpu = 00:01:03 ; elapsed = 00:01:03 . Memory (MB): peak = 3197.035 ; gain = 457.270
# read_xdl -file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/psr_ddc_150M_top.ncd"
Release 14.7 - xdl P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

WARNING:XDL:213 - The resulting xdl output will not have LUT equation strings or RAM INIT strings.
Loading device for application Rf_Device from file '6vlx240t.nph' in environment /home/wei/Software/ISE14.7/install/14.7/ISE_DS/ISE/.
   "psr_ddc_150M_top" is an NCD, version 3.2, device xc6vlx240t, package ff1156, speed -1
Successfully converted design '/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/psr_ddc_150M_top.ncd' to '/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/psr_ddc_150M_top.xdl'.
INFO: [Designutils 20-669] Parsing Placement File : /media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/psr_ddc_150M_top.ncd
WARNING: [Designutils 20-665] Net Name: RST_SW. Found in file: /media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/psr_ddc_150M_top.ncd. Not Recognizable in the Context
WARNING: [Designutils 20-665] Net Name: BUS_IRQ. Found in file: /media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/psr_ddc_150M_top.ncd. Not Recognizable in the Context
WARNING: [Designutils 20-665] Net Name: BUS_ADDR<0>. Found in file: /media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/psr_ddc_150M_top.ncd. Not Recognizable in the Context
INFO: [Designutils 20-658] Finished Parsing Placement File : /media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/psr_ddc_150M_top.ncd
INFO: [Designutils 20-671] Placed 45395 instances
read_xdl: Time (s): cpu = 00:00:38 ; elapsed = 00:00:33 . Memory (MB): peak = 3197.160 ; gain = 0.125
# if {[catch {read_twx -name results_1 -file "/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/psr_ddc_150M_top.twx"} eInfo]} {
#    puts "WARNING: there was a problem importing \"/media/wei/DATA/LW/Project/PSR/PSR_DDC_150M/psr_ddc_150M_top.twx\": $eInfo"
# }
INFO: [Timing 38-71] No path element with name U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/lut1218_7593 found. It will be ignored.
INFO: [Timing 38-71] No path element with name U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/lut1218_7593 found. It will be ignored.
INFO: [Timing 38-71] No path element with name U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/lut1218_7593 found. It will be ignored.
INFO: [Timing 38-71] No path element with name U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/lut1206_7589 found. It will be ignored.
INFO: [Timing 38-71] No path element with name U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/lut1206_7589 found. It will be ignored.
INFO: [Timing 38-71] No path element with name U12/v6emac_fifo_block/v6emac_block/v6emac_core/BU2/lut1206_7589 found. It will be ignored.
INFO: [Timing 38-71] No path element with name U12/v6emac_fifo_block/rx_mac_resetn1_INV_01_INV_0 found. It will be ignored.
INFO: [Timing 38-71] No path element with name U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/][1232_6801_INV_0 found. It will be ignored.
INFO: [Timing 38-71] No path element with name U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/][1232_6801 found. It will be ignored.
INFO: [Timing 38-71] No path element with name U12/v6emac_fifo_block/rx_mac_resetn1_INV_01_INV_0 found. It will be ignored.
INFO: [Timing 38-71] No path element with name U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/][1232_6801_INV_0 found. It will be ignored.
INFO: [Timing 38-71] No path element with name U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/][1232_6801 found. It will be ignored.
INFO: [Timing 38-71] No path element with name U12/v6emac_fifo_block/rx_mac_resetn1_INV_01_INV_0 found. It will be ignored.
INFO: [Timing 38-71] No path element with name U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/][1232_6801_INV_0 found. It will be ignored.
INFO: [Timing 38-71] No path element with name U12/v6emac_fifo_block/user_side_FIFO/rx_fifo_i/][1232_6801 found. It will be ignored.
INFO: [Timing 38-71] No path element with name U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/lut2168_6782 found. It will be ignored.
INFO: [Timing 38-71] No path element with name U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/lut2174_6786 found. It will be ignored.
INFO: [Timing 38-71] No path element with name U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/][596_6154_INV_0 found. It will be ignored.
INFO: [Timing 38-71] No path element with name U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/][596_6154_INV_0 found. It will be ignored.
INFO: [Timing 38-71] No path element with name U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/lut2174_6786 found. It will be ignored.
INFO: [Timing 38-71] No path element with name U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/lut2168_6782 found. It will be ignored.
INFO: [Timing 38-71] No path element with name U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/lut1400_6470 found. It will be ignored.
INFO: [Timing 38-71] No path element with name U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/lut1383_6462 found. It will be ignored.
INFO: [Timing 38-71] No path element with name U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/lut953_6338 found. It will be ignored.
INFO: [Timing 38-71] No path element with name U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/lut929_6326 found. It will be ignored.
INFO: [Timing 38-71] No path element with name U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/lut917_6320 found. It will be ignored.
INFO: [Timing 38-71] No path element with name U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/lut953_6338 found. It will be ignored.
INFO: [Timing 38-71] No path element with name U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/lut941_6332 found. It will be ignored.
INFO: [Timing 38-71] No path element with name U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/lut947_6335 found. It will be ignored.
INFO: [Timing 38-71] No path element with name U12/v6emac_fifo_block/user_side_FIFO/tx_fifo_i/lut935_6329 found. It will be ignored.
INFO: [Timing 38-71] No path element with name U14_BTC/lut2535_556 found. It will be ignored.
INFO: [Timing 38-71] No path element with name U14_BTC/lut2535_556 found. It will be ignored.
INFO: [Timing 38-71] No path element with name U14_BTC/lut2537_558 found. It will be ignored.
INFO: [Timing 38-71] No path element with name U14_BTC/lut2537_558 found. It will be ignored.
INFO: [Timing 38-71] No path element with name U14_BTC/lut2542_563 found. It will be ignored.
INFO: [Timing 38-71] No path element with name U14_BTC/lut2542_563 found. It will be ignored.
INFO: [Timing 38-71] No path element with name U14_BTC/lut2555_576 found. It will be ignored.
INFO: [Timing 38-71] No path element with name U14_BTC/lut2541_562 found. It will be ignored.
INFO: [Timing 38-71] No path element with name U14_BTC/lut2541_562 found. It will be ignored.
INFO: [Timing 38-71] No path element with name U14_BTC/lut2542_563 found. It will be ignored.
INFO: [Timing 38-71] No path element with name U14_BTC/lut2542_563 found. It will be ignored.
INFO: [Timing 38-71] No path element with name U14_BTC/lut2555_576 found. It will be ignored.
INFO: [Timing 38-71] No path element with name U14_BTC/lut2540_561 found. It will be ignored.
INFO: [Timing 38-71] No path element with name U14_BTC/lut2540_561 found. It will be ignored.
INFO: [Timing 38-71] No path element with name U14_BTC/lut2541_562 found. It will be ignored.
INFO: [Timing 38-71] No path element with name U14_BTC/lut2541_562 found. It will be ignored.
INFO: [Timing 38-71] No path element with name U14_BTC/lut2542_563 found. It will be ignored.
INFO: [Timing 38-71] No path element with name U14_BTC/lut2542_563 found. It will be ignored.
INFO: [Timing 38-71] No path element with name U14_BTC/lut2555_576 found. It will be ignored.
INFO: [Timing 38-71] No path element with name U14_BTC/lut2577_597 found. It will be ignored.
INFO: [Common 17-14] Message 'Timing 38-71' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_limit to change the current settings.
