read_verilog vc_table_cond.v
hierarchy -check -top vc_table_cond
proc; opt; fsm; opt; memory; opt
techmap; opt
abc -liberty cmos_cells.lib
show -lib cmos_cells.v -prefix synth -format eps
clean
write_verilog -noattr vc_table_synth.v
