// Seed: 290731734
macromodule module_0 (
    input wor  id_0,
    input tri0 id_1
);
  assign id_3 = "";
  assign module_2.type_8 = 0;
  assign module_1.type_0 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    output supply1 id_1
);
  final $display;
  supply0 id_3, id_4;
  assign id_4#(1, 1) = 1;
  module_0 modCall_1 (
      id_0,
      id_0
  );
endmodule
module module_2 (
    output tri id_0,
    input tri0 id_1,
    output supply0 id_2,
    input supply1 id_3,
    input tri0 id_4
);
  always @(*);
  module_0 modCall_1 (
      id_3,
      id_3
  );
  assign id_2 = 1'b0;
  wire id_6;
endmodule
