

================================================================
== Synthesis Summary Report of 'eucHW'
================================================================
+ General Information: 
    * Date:           Fri Mar 18 02:37:46 2022
    * Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
    * Project:        EucHLS
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: artix7
    * Target device:  xc7a12ti-csg325-1L
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------------------------+------+------+---------+---------+----------+---------+------+----------+------+------------+------------+--------------+-----+
    |              Modules              | Issue|      | Latency | Latency | Iteration|         | Trip |          |      |            |            |              |     |
    |              & Loops              | Type | Slack| (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined| BRAM |     DSP    |     FF     |      LUT     | URAM|
    +-----------------------------------+------+------+---------+---------+----------+---------+------+----------+------+------------+------------+--------------+-----+
    |+ eucHW                            |     -|  0.03|       19|  190.000|         -|       20|     -|        no|     -|  256 (640%)|  6799 (42%)|  29638 (370%)|    -|
    | + grp_sqrt_fixed_32_32_s_fu_2143  |    II|  0.29|        8|   80.000|         -|        1|     -|       yes|     -|           -|    643 (4%)|    1368 (17%)|    -|
    | o sumLoop                         |     -|  7.30|        8|   80.000|         8|        1|     2|       yes|     -|           -|           -|             -|    -|
    +-----------------------------------+------+------+---------+---------+----------+---------+------+----------+------+------------+------------+--------------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+------------+----------+
| Interface  | Bitwidth |
+------------+----------+
| A_address0 | 1        |
| A_q0       | 4096     |
| B_address0 | 1        |
| B_q0       | 4096     |
| C          | 32       |
+------------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------------+
| Argument | Direction | Datatype       |
+----------+-----------+----------------+
| A        | in        | unsigned char* |
| B        | in        | unsigned char* |
| C        | out       | int*           |
+----------+-----------+----------------+

* SW-to-HW Mapping
+----------+------------+---------+----------+
| Argument | HW Name    | HW Type | HW Usage |
+----------+------------+---------+----------+
| A        | A_address0 | port    | offset   |
| A        | A_ce0      | port    |          |
| A        | A_q0       | port    |          |
| B        | B_address0 | port    | offset   |
| B        | B_ce0      | port    |          |
| B        | B_q0       | port    |          |
| C        | C          | port    |          |
| C        | C_ap_vld   | port    |          |
+----------+------------+---------+----------+


================================================================
== M_AXI Burst Information
================================================================

