/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 16 16 168 144)
	(text "BCDDN_FPGA" (rect 5 0 89 19)(font "Intel Clear" (font_size 8)))
	(text "inst" (rect 8 107 24 124)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "clk" (rect 0 0 16 19)(font "Intel Clear" (font_size 8)))
		(text "clk" (rect 21 27 37 46)(font "Intel Clear" (font_size 8)))
		(line (pt 0 32)(pt 16 32))
	)
	(port
		(pt 0 48)
		(input)
		(text "resetN" (rect 0 0 38 19)(font "Intel Clear" (font_size 8)))
		(text "resetN" (rect 21 43 59 62)(font "Intel Clear" (font_size 8)))
		(line (pt 0 48)(pt 16 48))
	)
	(port
		(pt 0 64)
		(input)
		(text "Turbo" (rect 0 0 35 19)(font "Intel Clear" (font_size 8)))
		(text "Turbo" (rect 21 59 56 78)(font "Intel Clear" (font_size 8)))
		(line (pt 0 64)(pt 16 64))
	)
	(port
		(pt 152 32)
		(output)
		(text "onesec" (rect 0 0 40 19)(font "Intel Clear" (font_size 8)))
		(text "onesec" (rect 91 27 131 46)(font "Intel Clear" (font_size 8)))
		(line (pt 152 32)(pt 136 32))
	)
	(port
		(pt 152 48)
		(output)
		(text "duty50" (rect 0 0 43 19)(font "Intel Clear" (font_size 8)))
		(text "duty50" (rect 88 43 131 62)(font "Intel Clear" (font_size 8)))
		(line (pt 152 48)(pt 136 48))
	)
	(port
		(pt 152 64)
		(output)
		(text "HEX3[6..0]" (rect 0 0 63 19)(font "Intel Clear" (font_size 8)))
		(text "HEX3[6..0]" (rect 68 59 131 78)(font "Intel Clear" (font_size 8)))
		(line (pt 152 64)(pt 136 64)(line_width 3))
	)
	(port
		(pt 152 80)
		(output)
		(text "HEX2[6..0]" (rect 0 0 63 19)(font "Intel Clear" (font_size 8)))
		(text "HEX2[6..0]" (rect 68 75 131 94)(font "Intel Clear" (font_size 8)))
		(line (pt 152 80)(pt 136 80)(line_width 3))
	)
	(port
		(pt 152 96)
		(output)
		(text "TC" (rect 0 0 16 19)(font "Intel Clear" (font_size 8)))
		(text "TC" (rect 115 91 131 110)(font "Intel Clear" (font_size 8)))
		(line (pt 152 96)(pt 136 96))
	)
	(drawing
		(rectangle (rect 16 16 136 112))
	)
)
