Chronologic VCS simulator copyright 1991-2014
Contains Synopsys proprietary information.
Compiler version J-2014.12-SP3-1_Full64; Runtime version J-2014.12-SP3-1_Full64;  Oct 30 20:10 2019
VCD+ Writer J-2014.12-SP3-1_Full64 Copyright (c) 1991-2014 by Synopsys Inc.
The file '/afs/ece.cmu.edu/usr/jihoonr/Private/lab5/inter.vpd' was opened successfully.
$finish called from file "ChipInterface.sv", line 134.
$finish at simulation time               900005
Simulation complete, time is 900005.
           V C S   S i m u l a t i o n   R e p o r t 
Time: 900005
CPU Time:      0.430 seconds;       Data structure size:   0.0Mb
Wed Oct 30 20:12:24 2019
                         Chronologic VCS (TM)
      Version J-2014.12-SP3-1_Full64 -- Wed Oct 30 20:12:24 2019
               Copyright (c) 1991-2014 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file 'ChipInterface.sv'

Warning-[NMIN] No module instance name
ChipInterface.sv, 114
  No module instance name is specified.
  Source info: Counter #(20) (, 1, ((~line_counter_reset_n) | reset), 0, 
  CLOCK_50, 1, line_counter);

Top Level Modules:
       vga_test
       ChipInterface
       MagComp
No TimeScale specified

Warning-[PCWM-W] Port connection width mismatch
ChipInterface.sv, 88
"OffsetCheck #(16) ocpw(clock_count, 192, 0, pulse_width);"
  The following 32-bit expression is connected to 16-bit port "delta" of 
  module "OffsetCheck", instance "ocpw".
  Expression: 192
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
ChipInterface.sv, 88
"OffsetCheck #(16) ocpw(clock_count, 192, 0, pulse_width);"
  The following 32-bit expression is connected to 16-bit port "low" of module 
  "OffsetCheck", instance "ocpw".
  Expression: 0
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
ChipInterface.sv, 92
"OffsetCheck #(16) ocd(clock_count, 1280, 288, display);"
  The following 32-bit expression is connected to 16-bit port "delta" of 
  module "OffsetCheck", instance "ocd".
  Expression: 1280
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
ChipInterface.sv, 92
"OffsetCheck #(16) ocd(clock_count, 1280, 288, display);"
  The following 32-bit expression is connected to 16-bit port "low" of module 
  "OffsetCheck", instance "ocd".
  Expression: 288
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
ChipInterface.sv, 97
"RangeCheck #(16) colrange(clock_count, 1598, 0, colcountclear_n);"
  The following 32-bit expression is connected to 16-bit port "high" of module
  "RangeCheck", instance "colrange".
  Expression: 1598
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
ChipInterface.sv, 97
"RangeCheck #(16) colrange(clock_count, 1598, 0, colcountclear_n);"
  The following 32-bit expression is connected to 16-bit port "low" of module 
  "RangeCheck", instance "colrange".
  Expression: 0
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
ChipInterface.sv, 100
"Counter #(16) c(, 1, ((~colcountclear_n) | reset), 0, CLOCK_50, 1'b1, clock_count);"
  The following 32-bit expression is connected to 1-bit port "en" of module 
  "Counter", instance "c".
  Expression: 1
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
ChipInterface.sv, 100
"Counter #(16) c(, 1, ((~colcountclear_n) | reset), 0, CLOCK_50, 1'b1, clock_count);"
  The following 32-bit expression is connected to 1-bit port "load" of module 
  "Counter", instance "c".
  Expression: 0
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
ChipInterface.sv, 104
"Counter #(16) col_count(, cc_en, ((~colcountclear_n) | reset), 0, CLOCK_50, 1'b1, col);"
  The following 32-bit expression is connected to 1-bit port "load" of module 
  "Counter", instance "col_count".
  Expression: 0
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
ChipInterface.sv, 104
"Counter #(16) col_count(, cc_en, ((~colcountclear_n) | reset), 0, CLOCK_50, 1'b1, col);"
  The following 10-bit expression is connected to 16-bit port "Q" of module 
  "Counter", instance "col_count".
  Expression: col
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
ChipInterface.sv, 106
"Counter #(16) row_count(, (~colcountclear_n), ((~line_counter_reset_n) | reset), 0, CLOCK_50, 1, row);"
  The following 32-bit expression is connected to 1-bit port "load" of module 
  "Counter", instance "row_count".
  Expression: 0
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
ChipInterface.sv, 106
"Counter #(16) row_count(, (~colcountclear_n), ((~line_counter_reset_n) | reset), 0, CLOCK_50, 1, row);"
  The following 32-bit expression is connected to 1-bit port "up" of module 
  "Counter", instance "row_count".
  Expression: 1
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
ChipInterface.sv, 106
"Counter #(16) row_count(, (~colcountclear_n), ((~line_counter_reset_n) | reset), 0, CLOCK_50, 1, row);"
  The following 9-bit expression is connected to 16-bit port "Q" of module 
  "Counter", instance "row_count".
  Expression: row
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
ChipInterface.sv, 108
"OffsetCheck #(20) VS_check(line_counter, 900000, 3200, VS);"
  The following 32-bit expression is connected to 20-bit port "delta" of 
  module "OffsetCheck", instance "VS_check".
  Expression: 900000
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
ChipInterface.sv, 108
"OffsetCheck #(20) VS_check(line_counter, 900000, 3200, VS);"
  The following 32-bit expression is connected to 20-bit port "low" of module 
  "OffsetCheck", instance "VS_check".
  Expression: 3200
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
ChipInterface.sv, 110
"OffsetCheck #(20) clock_check(line_counter, 817400, 49600, blank_en);"
  The following 32-bit expression is connected to 20-bit port "delta" of 
  module "OffsetCheck", instance "clock_check".
  Expression: 817400
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
ChipInterface.sv, 110
"OffsetCheck #(20) clock_check(line_counter, 817400, 49600, blank_en);"
  The following 32-bit expression is connected to 20-bit port "low" of module 
  "OffsetCheck", instance "clock_check".
  Expression: 49600
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
ChipInterface.sv, 113
"RangeCheck #(20) line_counter_check(line_counter, 833599, 0, line_counter_reset_n);"
  The following 32-bit expression is connected to 20-bit port "high" of module
  "RangeCheck", instance "line_counter_check".
  Expression: 833599
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
ChipInterface.sv, 113
"RangeCheck #(20) line_counter_check(line_counter, 833599, 0, line_counter_reset_n);"
  The following 32-bit expression is connected to 20-bit port "low" of module 
  "RangeCheck", instance "line_counter_check".
  Expression: 0
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
ChipInterface.sv, 114
"Counter #(20) Counter(, 1, ((~line_counter_reset_n) | reset), 0, CLOCK_50, 1, line_counter);"
  The following 32-bit expression is connected to 1-bit port "en" of module 
  "Counter", instance "Counter".
  Expression: 1
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
ChipInterface.sv, 114
"Counter #(20) Counter(, 1, ((~line_counter_reset_n) | reset), 0, CLOCK_50, 1, line_counter);"
  The following 32-bit expression is connected to 1-bit port "load" of module 
  "Counter", instance "Counter".
  Expression: 0
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
ChipInterface.sv, 114
"Counter #(20) Counter(, 1, ((~line_counter_reset_n) | reset), 0, CLOCK_50, 1, line_counter);"
  The following 32-bit expression is connected to 1-bit port "up" of module 
  "Counter", instance "Counter".
  Expression: 1
  	use +lint=PCWM for more details

Starting vcs inline pass...
5 modules and 0 UDP read.
	However, due to incremental compilation, only 1 module needs to be compiled.
recompiling module vga because:
	This module or some inlined child module(s) has/have been modified.
rm -f _csrc*.so amd64_scvhdl_*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -shared  -o .//../simv.daidir//_csrc0.so amcQwB.o 
rm -f _csrc0.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir     _2573_archive_1.so _prev_archive_1.so _csrc0.so  SIM_l.o  _csrc0.so     rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /usr/local/synopsys/vcs-mx_vJ-2014.12/amd64/lib/libzerosoft_rt_stubs.so /usr/local/synopsys/vcs-mx_vJ-2014.12/amd64/lib/libvirsim.so /usr/local/synopsys/vcs-mx_vJ-2014.12/amd64/lib/liberrorinf.so /usr/local/synopsys/vcs-mx_vJ-2014.12/amd64/lib/libsnpsmalloc.so    /usr/local/synopsys/vcs-mx_vJ-2014.12/amd64/lib/libvcsnew.so /usr/local/synopsys/vcs-mx_vJ-2014.12/amd64/lib/libuclinative.so   -Wl,-whole-archive /usr/local/synopsys/vcs-mx_vJ-2014.12/amd64/lib/libvcsucli.so -Wl,-no-whole-archive          /usr/local/synopsys/vcs-mx_vJ-2014.12/amd64/lib/vcs_save_restore_new.o -ldl -lm  -lc -lpthread -ldl 
../simv up to date
CPU time: .119 seconds to compile + .121 seconds to elab + .175 seconds to link
Finished rebuilding the design.
Chronologic VCS simulator copyright 1991-2014
Contains Synopsys proprietary information.
Compiler version J-2014.12-SP3-1_Full64; Runtime version J-2014.12-SP3-1_Full64;  Oct 30 20:12 2019
VCD+ Writer J-2014.12-SP3-1_Full64 Copyright (c) 1991-2014 by Synopsys Inc.
The file '/afs/ece.cmu.edu/usr/jihoonr/Private/lab5/inter.vpd' was opened successfully.
$finish called from file "ChipInterface.sv", line 134.
$finish at simulation time               900005
Simulation complete, time is 900005.
ok

ok

ok

ok

ok

ok

ok

ok

           V C S   S i m u l a t i o n   R e p o r t 
Time: 900005
CPU Time:      0.380 seconds;       Data structure size:   0.0Mb
Wed Oct 30 20:28:28 2019
                         Chronologic VCS (TM)
      Version J-2014.12-SP3-1_Full64 -- Wed Oct 30 20:28:28 2019
               Copyright (c) 1991-2014 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file 'ChipInterface.sv'

Warning-[NMIN] No module instance name
ChipInterface.sv, 114
  No module instance name is specified.
  Source info: Counter #(20) (, 1, ((~line_counter_reset_n) | reset), 0, 
  CLOCK_50, 1, line_counter);

Top Level Modules:
       vga_test
       ChipInterface
       MagComp
No TimeScale specified

Warning-[PCWM-W] Port connection width mismatch
ChipInterface.sv, 88
"OffsetCheck #(16) ocpw(clock_count, 191, 0, pulse_width);"
  The following 32-bit expression is connected to 16-bit port "delta" of 
  module "OffsetCheck", instance "ocpw".
  Expression: 191
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
ChipInterface.sv, 88
"OffsetCheck #(16) ocpw(clock_count, 191, 0, pulse_width);"
  The following 32-bit expression is connected to 16-bit port "low" of module 
  "OffsetCheck", instance "ocpw".
  Expression: 0
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
ChipInterface.sv, 92
"OffsetCheck #(16) ocd(clock_count, 1279, 288, display);"
  The following 32-bit expression is connected to 16-bit port "delta" of 
  module "OffsetCheck", instance "ocd".
  Expression: 1279
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
ChipInterface.sv, 92
"OffsetCheck #(16) ocd(clock_count, 1279, 288, display);"
  The following 32-bit expression is connected to 16-bit port "low" of module 
  "OffsetCheck", instance "ocd".
  Expression: 288
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
ChipInterface.sv, 97
"RangeCheck #(16) colrange(clock_count, 1598, 0, colcountclear_n);"
  The following 32-bit expression is connected to 16-bit port "high" of module
  "RangeCheck", instance "colrange".
  Expression: 1598
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
ChipInterface.sv, 97
"RangeCheck #(16) colrange(clock_count, 1598, 0, colcountclear_n);"
  The following 32-bit expression is connected to 16-bit port "low" of module 
  "RangeCheck", instance "colrange".
  Expression: 0
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
ChipInterface.sv, 100
"Counter #(16) c(, 1, ((~colcountclear_n) | reset), 0, CLOCK_50, 1'b1, clock_count);"
  The following 32-bit expression is connected to 1-bit port "en" of module 
  "Counter", instance "c".
  Expression: 1
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
ChipInterface.sv, 100
"Counter #(16) c(, 1, ((~colcountclear_n) | reset), 0, CLOCK_50, 1'b1, clock_count);"
  The following 32-bit expression is connected to 1-bit port "load" of module 
  "Counter", instance "c".
  Expression: 0
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
ChipInterface.sv, 104
"Counter #(16) col_count(, cc_en, ((~colcountclear_n) | reset), 0, CLOCK_50, 1'b1, col);"
  The following 32-bit expression is connected to 1-bit port "load" of module 
  "Counter", instance "col_count".
  Expression: 0
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
ChipInterface.sv, 104
"Counter #(16) col_count(, cc_en, ((~colcountclear_n) | reset), 0, CLOCK_50, 1'b1, col);"
  The following 10-bit expression is connected to 16-bit port "Q" of module 
  "Counter", instance "col_count".
  Expression: col
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
ChipInterface.sv, 106
"Counter #(16) row_count(, (~colcountclear_n), ((~line_counter_reset_n) | reset), 0, CLOCK_50, 1, row);"
  The following 32-bit expression is connected to 1-bit port "load" of module 
  "Counter", instance "row_count".
  Expression: 0
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
ChipInterface.sv, 106
"Counter #(16) row_count(, (~colcountclear_n), ((~line_counter_reset_n) | reset), 0, CLOCK_50, 1, row);"
  The following 32-bit expression is connected to 1-bit port "up" of module 
  "Counter", instance "row_count".
  Expression: 1
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
ChipInterface.sv, 106
"Counter #(16) row_count(, (~colcountclear_n), ((~line_counter_reset_n) | reset), 0, CLOCK_50, 1, row);"
  The following 9-bit expression is connected to 16-bit port "Q" of module 
  "Counter", instance "row_count".
  Expression: row
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
ChipInterface.sv, 108
"OffsetCheck #(20) VS_check(line_counter, 900000, 3200, VS);"
  The following 32-bit expression is connected to 20-bit port "delta" of 
  module "OffsetCheck", instance "VS_check".
  Expression: 900000
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
ChipInterface.sv, 108
"OffsetCheck #(20) VS_check(line_counter, 900000, 3200, VS);"
  The following 32-bit expression is connected to 20-bit port "low" of module 
  "OffsetCheck", instance "VS_check".
  Expression: 3200
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
ChipInterface.sv, 110
"OffsetCheck #(20) clock_check(line_counter, 817399, 49600, blank_en);"
  The following 32-bit expression is connected to 20-bit port "delta" of 
  module "OffsetCheck", instance "clock_check".
  Expression: 817399
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
ChipInterface.sv, 110
"OffsetCheck #(20) clock_check(line_counter, 817399, 49600, blank_en);"
  The following 32-bit expression is connected to 20-bit port "low" of module 
  "OffsetCheck", instance "clock_check".
  Expression: 49600
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
ChipInterface.sv, 113
"RangeCheck #(20) line_counter_check(line_counter, 833598, 0, line_counter_reset_n);"
  The following 32-bit expression is connected to 20-bit port "high" of module
  "RangeCheck", instance "line_counter_check".
  Expression: 833598
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
ChipInterface.sv, 113
"RangeCheck #(20) line_counter_check(line_counter, 833598, 0, line_counter_reset_n);"
  The following 32-bit expression is connected to 20-bit port "low" of module 
  "RangeCheck", instance "line_counter_check".
  Expression: 0
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
ChipInterface.sv, 114
"Counter #(20) Counter(, 1, ((~line_counter_reset_n) | reset), 0, CLOCK_50, 1, line_counter);"
  The following 32-bit expression is connected to 1-bit port "en" of module 
  "Counter", instance "Counter".
  Expression: 1
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
ChipInterface.sv, 114
"Counter #(20) Counter(, 1, ((~line_counter_reset_n) | reset), 0, CLOCK_50, 1, line_counter);"
  The following 32-bit expression is connected to 1-bit port "load" of module 
  "Counter", instance "Counter".
  Expression: 0
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
ChipInterface.sv, 114
"Counter #(20) Counter(, 1, ((~line_counter_reset_n) | reset), 0, CLOCK_50, 1, line_counter);"
  The following 32-bit expression is connected to 1-bit port "up" of module 
  "Counter", instance "Counter".
  Expression: 1
  	use +lint=PCWM for more details

Starting vcs inline pass...
5 modules and 0 UDP read.
	However, due to incremental compilation, only 2 modules need to be compiled.
recompiling module vga because:
	This module or some inlined child module(s) has/have been modified.
recompiling module ChipInterface because:
	This module or some inlined child module(s) has/have been modified.
Both modules done.
rm -f _csrc*.so amd64_scvhdl_*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -shared  -o .//../simv.daidir//_csrc0.so amcQwB.o 
rm -f _csrc0.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir     _16801_archive_1.so _prev_archive_1.so _csrc0.so  SIM_l.o  _csrc0.so     rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /usr/local/synopsys/vcs-mx_vJ-2014.12/amd64/lib/libzerosoft_rt_stubs.so /usr/local/synopsys/vcs-mx_vJ-2014.12/amd64/lib/libvirsim.so /usr/local/synopsys/vcs-mx_vJ-2014.12/amd64/lib/liberrorinf.so /usr/local/synopsys/vcs-mx_vJ-2014.12/amd64/lib/libsnpsmalloc.so    /usr/local/synopsys/vcs-mx_vJ-2014.12/amd64/lib/libvcsnew.so /usr/local/synopsys/vcs-mx_vJ-2014.12/amd64/lib/libuclinative.so   -Wl,-whole-archive /usr/local/synopsys/vcs-mx_vJ-2014.12/amd64/lib/libvcsucli.so -Wl,-no-whole-archive          /usr/local/synopsys/vcs-mx_vJ-2014.12/amd64/lib/vcs_save_restore_new.o -ldl -lm  -lc -lpthread -ldl 
../simv up to date
CPU time: .126 seconds to compile + .122 seconds to elab + .175 seconds to link
Finished rebuilding the design.
Chronologic VCS simulator copyright 1991-2014
Contains Synopsys proprietary information.
Compiler version J-2014.12-SP3-1_Full64; Runtime version J-2014.12-SP3-1_Full64;  Oct 30 20:28 2019
VCD+ Writer J-2014.12-SP3-1_Full64 Copyright (c) 1991-2014 by Synopsys Inc.
The file '/afs/ece.cmu.edu/usr/jihoonr/Private/lab5/inter.vpd' was opened successfully.
$finish called from file "ChipInterface.sv", line 134.
$finish at simulation time               900005
Simulation complete, time is 900005.
Chronologic VCS simulator copyright 1991-2014
Contains Synopsys proprietary information.
Compiler version J-2014.12-SP3-1_Full64; Runtime version J-2014.12-SP3-1_Full64;  Oct 30 20:28 2019
VCD+ Writer J-2014.12-SP3-1_Full64 Copyright (c) 1991-2014 by Synopsys Inc.
The file '/afs/ece.cmu.edu/usr/jihoonr/Private/lab5/inter.vpd' was opened successfully.
$finish called from file "ChipInterface.sv", line 134.
$finish at simulation time               900005
Simulation complete, time is 900005.
ok

ok

ok

ok

ok

ok

ok

ok

ok

ok

ok

ok

ok

ok

ok

ok

ok

ok

ok

ok

           V C S   S i m u l a t i o n   R e p o r t 
Time: 900005
CPU Time:      0.370 seconds;       Data structure size:   0.0Mb
Wed Oct 30 20:31:48 2019
                         Chronologic VCS (TM)
      Version J-2014.12-SP3-1_Full64 -- Wed Oct 30 20:31:49 2019
               Copyright (c) 1991-2014 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file 'ChipInterface.sv'

Warning-[NMIN] No module instance name
ChipInterface.sv, 114
  No module instance name is specified.
  Source info: Counter #(20) (, 1, ((~line_counter_reset_n) | reset), 0, 
  CLOCK_50, 1, line_counter);

Top Level Modules:
       vga_test
       ChipInterface
       MagComp
No TimeScale specified

Warning-[PCWM-W] Port connection width mismatch
ChipInterface.sv, 88
"OffsetCheck #(16) ocpw(clock_count, 191, 0, pulse_width);"
  The following 32-bit expression is connected to 16-bit port "delta" of 
  module "OffsetCheck", instance "ocpw".
  Expression: 191
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
ChipInterface.sv, 88
"OffsetCheck #(16) ocpw(clock_count, 191, 0, pulse_width);"
  The following 32-bit expression is connected to 16-bit port "low" of module 
  "OffsetCheck", instance "ocpw".
  Expression: 0
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
ChipInterface.sv, 92
"OffsetCheck #(16) ocd(clock_count, 1279, 288, display);"
  The following 32-bit expression is connected to 16-bit port "delta" of 
  module "OffsetCheck", instance "ocd".
  Expression: 1279
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
ChipInterface.sv, 92
"OffsetCheck #(16) ocd(clock_count, 1279, 288, display);"
  The following 32-bit expression is connected to 16-bit port "low" of module 
  "OffsetCheck", instance "ocd".
  Expression: 288
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
ChipInterface.sv, 97
"RangeCheck #(16) colrange(clock_count, 1598, 0, colcountclear_n);"
  The following 32-bit expression is connected to 16-bit port "high" of module
  "RangeCheck", instance "colrange".
  Expression: 1598
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
ChipInterface.sv, 97
"RangeCheck #(16) colrange(clock_count, 1598, 0, colcountclear_n);"
  The following 32-bit expression is connected to 16-bit port "low" of module 
  "RangeCheck", instance "colrange".
  Expression: 0
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
ChipInterface.sv, 100
"Counter #(16) c(, 1, ((~colcountclear_n) | reset), 0, CLOCK_50, 1'b1, clock_count);"
  The following 32-bit expression is connected to 1-bit port "en" of module 
  "Counter", instance "c".
  Expression: 1
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
ChipInterface.sv, 100
"Counter #(16) c(, 1, ((~colcountclear_n) | reset), 0, CLOCK_50, 1'b1, clock_count);"
  The following 32-bit expression is connected to 1-bit port "load" of module 
  "Counter", instance "c".
  Expression: 0
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
ChipInterface.sv, 104
"Counter #(16) col_count(, cc_en, ((~colcountclear_n) | reset), 0, CLOCK_50, 1'b1, col);"
  The following 32-bit expression is connected to 1-bit port "load" of module 
  "Counter", instance "col_count".
  Expression: 0
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
ChipInterface.sv, 104
"Counter #(16) col_count(, cc_en, ((~colcountclear_n) | reset), 0, CLOCK_50, 1'b1, col);"
  The following 10-bit expression is connected to 16-bit port "Q" of module 
  "Counter", instance "col_count".
  Expression: col
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
ChipInterface.sv, 106
"Counter #(16) row_count(, (~colcountclear_n), ((~line_counter_reset_n) | reset), 0, CLOCK_50, 1, row);"
  The following 32-bit expression is connected to 1-bit port "load" of module 
  "Counter", instance "row_count".
  Expression: 0
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
ChipInterface.sv, 106
"Counter #(16) row_count(, (~colcountclear_n), ((~line_counter_reset_n) | reset), 0, CLOCK_50, 1, row);"
  The following 32-bit expression is connected to 1-bit port "up" of module 
  "Counter", instance "row_count".
  Expression: 1
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
ChipInterface.sv, 106
"Counter #(16) row_count(, (~colcountclear_n), ((~line_counter_reset_n) | reset), 0, CLOCK_50, 1, row);"
  The following 9-bit expression is connected to 16-bit port "Q" of module 
  "Counter", instance "row_count".
  Expression: row
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
ChipInterface.sv, 108
"OffsetCheck #(20) VS_check(line_counter, 900000, 3200, VS);"
  The following 32-bit expression is connected to 20-bit port "delta" of 
  module "OffsetCheck", instance "VS_check".
  Expression: 900000
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
ChipInterface.sv, 108
"OffsetCheck #(20) VS_check(line_counter, 900000, 3200, VS);"
  The following 32-bit expression is connected to 20-bit port "low" of module 
  "OffsetCheck", instance "VS_check".
  Expression: 3200
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
ChipInterface.sv, 110
"OffsetCheck #(20) clock_check(line_counter, 817399, 49600, blank_en);"
  The following 32-bit expression is connected to 20-bit port "delta" of 
  module "OffsetCheck", instance "clock_check".
  Expression: 817399
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
ChipInterface.sv, 110
"OffsetCheck #(20) clock_check(line_counter, 817399, 49600, blank_en);"
  The following 32-bit expression is connected to 20-bit port "low" of module 
  "OffsetCheck", instance "clock_check".
  Expression: 49600
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
ChipInterface.sv, 113
"RangeCheck #(20) line_counter_check(line_counter, 833598, 0, line_counter_reset_n);"
  The following 32-bit expression is connected to 20-bit port "high" of module
  "RangeCheck", instance "line_counter_check".
  Expression: 833598
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
ChipInterface.sv, 113
"RangeCheck #(20) line_counter_check(line_counter, 833598, 0, line_counter_reset_n);"
  The following 32-bit expression is connected to 20-bit port "low" of module 
  "RangeCheck", instance "line_counter_check".
  Expression: 0
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
ChipInterface.sv, 114
"Counter #(20) Counter(, 1, ((~line_counter_reset_n) | reset), 0, CLOCK_50, 1, line_counter);"
  The following 32-bit expression is connected to 1-bit port "en" of module 
  "Counter", instance "Counter".
  Expression: 1
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
ChipInterface.sv, 114
"Counter #(20) Counter(, 1, ((~line_counter_reset_n) | reset), 0, CLOCK_50, 1, line_counter);"
  The following 32-bit expression is connected to 1-bit port "load" of module 
  "Counter", instance "Counter".
  Expression: 0
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
ChipInterface.sv, 114
"Counter #(20) Counter(, 1, ((~line_counter_reset_n) | reset), 0, CLOCK_50, 1, line_counter);"
  The following 32-bit expression is connected to 1-bit port "up" of module 
  "Counter", instance "Counter".
  Expression: 1
  	use +lint=PCWM for more details

Starting vcs inline pass...
5 modules and 0 UDP read.
	However, due to incremental compilation, only 1 module needs to be compiled.
recompiling module vga_test because:
	This module or some inlined child module(s) has/have been modified.
rm -f _csrc*.so amd64_scvhdl_*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -shared  -o .//../simv.daidir//_csrc0.so amcQwB.o 
rm -f _csrc0.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir     _18653_archive_1.so _prev_archive_1.so _csrc0.so  SIM_l.o  _csrc0.so     rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /usr/local/synopsys/vcs-mx_vJ-2014.12/amd64/lib/libzerosoft_rt_stubs.so /usr/local/synopsys/vcs-mx_vJ-2014.12/amd64/lib/libvirsim.so /usr/local/synopsys/vcs-mx_vJ-2014.12/amd64/lib/liberrorinf.so /usr/local/synopsys/vcs-mx_vJ-2014.12/amd64/lib/libsnpsmalloc.so    /usr/local/synopsys/vcs-mx_vJ-2014.12/amd64/lib/libvcsnew.so /usr/local/synopsys/vcs-mx_vJ-2014.12/amd64/lib/libuclinative.so   -Wl,-whole-archive /usr/local/synopsys/vcs-mx_vJ-2014.12/amd64/lib/libvcsucli.so -Wl,-no-whole-archive          /usr/local/synopsys/vcs-mx_vJ-2014.12/amd64/lib/vcs_save_restore_new.o -ldl -lm  -lc -lpthread -ldl 
../simv up to date
CPU time: .115 seconds to compile + .122 seconds to elab + .175 seconds to link
Finished rebuilding the design.
Chronologic VCS simulator copyright 1991-2014
Contains Synopsys proprietary information.
Compiler version J-2014.12-SP3-1_Full64; Runtime version J-2014.12-SP3-1_Full64;  Oct 30 20:31 2019
VCD+ Writer J-2014.12-SP3-1_Full64 Copyright (c) 1991-2014 by Synopsys Inc.
The file '/afs/ece.cmu.edu/usr/jihoonr/Private/lab5/inter.vpd' was opened successfully.
$finish called from file "ChipInterface.sv", line 135.
$finish at simulation time              1800005
Simulation complete, time is 1800005.
ok

ok

ok

ok

ok

           V C S   S i m u l a t i o n   R e p o r t 
Time: 1800005
CPU Time:      0.710 seconds;       Data structure size:   0.0Mb
Wed Oct 30 20:34:44 2019
                         Chronologic VCS (TM)
      Version J-2014.12-SP3-1_Full64 -- Wed Oct 30 20:34:44 2019
               Copyright (c) 1991-2014 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file 'ChipInterface.sv'

Warning-[NMIN] No module instance name
ChipInterface.sv, 114
  No module instance name is specified.
  Source info: Counter #(20) (, 1, ((~line_counter_reset_n) | reset), 0, 
  CLOCK_50, 1, line_counter);

Top Level Modules:
       vga_test
       ChipInterface
       MagComp
No TimeScale specified

Warning-[PCWM-W] Port connection width mismatch
ChipInterface.sv, 88
"OffsetCheck #(16) ocpw(clock_count, 191, 0, pulse_width);"
  The following 32-bit expression is connected to 16-bit port "delta" of 
  module "OffsetCheck", instance "ocpw".
  Expression: 191
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
ChipInterface.sv, 88
"OffsetCheck #(16) ocpw(clock_count, 191, 0, pulse_width);"
  The following 32-bit expression is connected to 16-bit port "low" of module 
  "OffsetCheck", instance "ocpw".
  Expression: 0
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
ChipInterface.sv, 92
"OffsetCheck #(16) ocd(clock_count, 1279, 288, display);"
  The following 32-bit expression is connected to 16-bit port "delta" of 
  module "OffsetCheck", instance "ocd".
  Expression: 1279
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
ChipInterface.sv, 92
"OffsetCheck #(16) ocd(clock_count, 1279, 288, display);"
  The following 32-bit expression is connected to 16-bit port "low" of module 
  "OffsetCheck", instance "ocd".
  Expression: 288
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
ChipInterface.sv, 97
"RangeCheck #(16) colrange(clock_count, 1598, 0, colcountclear_n);"
  The following 32-bit expression is connected to 16-bit port "high" of module
  "RangeCheck", instance "colrange".
  Expression: 1598
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
ChipInterface.sv, 97
"RangeCheck #(16) colrange(clock_count, 1598, 0, colcountclear_n);"
  The following 32-bit expression is connected to 16-bit port "low" of module 
  "RangeCheck", instance "colrange".
  Expression: 0
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
ChipInterface.sv, 100
"Counter #(16) c(, 1, ((~colcountclear_n) | reset), 0, CLOCK_50, 1'b1, clock_count);"
  The following 32-bit expression is connected to 1-bit port "en" of module 
  "Counter", instance "c".
  Expression: 1
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
ChipInterface.sv, 100
"Counter #(16) c(, 1, ((~colcountclear_n) | reset), 0, CLOCK_50, 1'b1, clock_count);"
  The following 32-bit expression is connected to 1-bit port "load" of module 
  "Counter", instance "c".
  Expression: 0
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
ChipInterface.sv, 104
"Counter #(16) col_count(, cc_en, ((~colcountclear_n) | reset), 0, CLOCK_50, 1'b1, col);"
  The following 32-bit expression is connected to 1-bit port "load" of module 
  "Counter", instance "col_count".
  Expression: 0
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
ChipInterface.sv, 104
"Counter #(16) col_count(, cc_en, ((~colcountclear_n) | reset), 0, CLOCK_50, 1'b1, col);"
  The following 10-bit expression is connected to 16-bit port "Q" of module 
  "Counter", instance "col_count".
  Expression: col
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
ChipInterface.sv, 106
"Counter #(16) row_count(, ((~colcountclear_n) & blank), ((~line_counter_reset_n) | reset), 0, CLOCK_50, 1, row);"
  The following 32-bit expression is connected to 1-bit port "load" of module 
  "Counter", instance "row_count".
  Expression: 0
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
ChipInterface.sv, 106
"Counter #(16) row_count(, ((~colcountclear_n) & blank), ((~line_counter_reset_n) | reset), 0, CLOCK_50, 1, row);"
  The following 32-bit expression is connected to 1-bit port "up" of module 
  "Counter", instance "row_count".
  Expression: 1
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
ChipInterface.sv, 106
"Counter #(16) row_count(, ((~colcountclear_n) & blank), ((~line_counter_reset_n) | reset), 0, CLOCK_50, 1, row);"
  The following 9-bit expression is connected to 16-bit port "Q" of module 
  "Counter", instance "row_count".
  Expression: row
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
ChipInterface.sv, 108
"OffsetCheck #(20) VS_check(line_counter, 900000, 3200, VS);"
  The following 32-bit expression is connected to 20-bit port "delta" of 
  module "OffsetCheck", instance "VS_check".
  Expression: 900000
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
ChipInterface.sv, 108
"OffsetCheck #(20) VS_check(line_counter, 900000, 3200, VS);"
  The following 32-bit expression is connected to 20-bit port "low" of module 
  "OffsetCheck", instance "VS_check".
  Expression: 3200
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
ChipInterface.sv, 110
"OffsetCheck #(20) clock_check(line_counter, 817399, 49600, blank_en);"
  The following 32-bit expression is connected to 20-bit port "delta" of 
  module "OffsetCheck", instance "clock_check".
  Expression: 817399
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
ChipInterface.sv, 110
"OffsetCheck #(20) clock_check(line_counter, 817399, 49600, blank_en);"
  The following 32-bit expression is connected to 20-bit port "low" of module 
  "OffsetCheck", instance "clock_check".
  Expression: 49600
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
ChipInterface.sv, 113
"RangeCheck #(20) line_counter_check(line_counter, 833598, 0, line_counter_reset_n);"
  The following 32-bit expression is connected to 20-bit port "high" of module
  "RangeCheck", instance "line_counter_check".
  Expression: 833598
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
ChipInterface.sv, 113
"RangeCheck #(20) line_counter_check(line_counter, 833598, 0, line_counter_reset_n);"
  The following 32-bit expression is connected to 20-bit port "low" of module 
  "RangeCheck", instance "line_counter_check".
  Expression: 0
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
ChipInterface.sv, 114
"Counter #(20) Counter(, 1, ((~line_counter_reset_n) | reset), 0, CLOCK_50, 1, line_counter);"
  The following 32-bit expression is connected to 1-bit port "en" of module 
  "Counter", instance "Counter".
  Expression: 1
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
ChipInterface.sv, 114
"Counter #(20) Counter(, 1, ((~line_counter_reset_n) | reset), 0, CLOCK_50, 1, line_counter);"
  The following 32-bit expression is connected to 1-bit port "load" of module 
  "Counter", instance "Counter".
  Expression: 0
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
ChipInterface.sv, 114
"Counter #(20) Counter(, 1, ((~line_counter_reset_n) | reset), 0, CLOCK_50, 1, line_counter);"
  The following 32-bit expression is connected to 1-bit port "up" of module 
  "Counter", instance "Counter".
  Expression: 1
  	use +lint=PCWM for more details

Starting vcs inline pass...
5 modules and 0 UDP read.
	However, due to incremental compilation, only 1 module needs to be compiled.
recompiling module vga because:
	This module or some inlined child module(s) has/have been modified.
rm -f _csrc*.so amd64_scvhdl_*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -shared  -o .//../simv.daidir//_csrc0.so amcQwB.o 
rm -f _csrc0.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir     _20894_archive_1.so _prev_archive_1.so _csrc0.so  SIM_l.o  _csrc0.so     rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /usr/local/synopsys/vcs-mx_vJ-2014.12/amd64/lib/libzerosoft_rt_stubs.so /usr/local/synopsys/vcs-mx_vJ-2014.12/amd64/lib/libvirsim.so /usr/local/synopsys/vcs-mx_vJ-2014.12/amd64/lib/liberrorinf.so /usr/local/synopsys/vcs-mx_vJ-2014.12/amd64/lib/libsnpsmalloc.so    /usr/local/synopsys/vcs-mx_vJ-2014.12/amd64/lib/libvcsnew.so /usr/local/synopsys/vcs-mx_vJ-2014.12/amd64/lib/libuclinative.so   -Wl,-whole-archive /usr/local/synopsys/vcs-mx_vJ-2014.12/amd64/lib/libvcsucli.so -Wl,-no-whole-archive          /usr/local/synopsys/vcs-mx_vJ-2014.12/amd64/lib/vcs_save_restore_new.o -ldl -lm  -lc -lpthread -ldl 
../simv up to date
CPU time: .122 seconds to compile + .125 seconds to elab + .175 seconds to link
Finished rebuilding the design.
Chronologic VCS simulator copyright 1991-2014
Contains Synopsys proprietary information.
Compiler version J-2014.12-SP3-1_Full64; Runtime version J-2014.12-SP3-1_Full64;  Oct 30 20:34 2019
VCD+ Writer J-2014.12-SP3-1_Full64 Copyright (c) 1991-2014 by Synopsys Inc.
The file '/afs/ece.cmu.edu/usr/jihoonr/Private/lab5/inter.vpd' was opened successfully.
$finish called from file "ChipInterface.sv", line 135.
$finish at simulation time              1800005
Simulation complete, time is 1800005.
ok

           V C S   S i m u l a t i o n   R e p o r t 
Time: 1800005
CPU Time:      0.700 seconds;       Data structure size:   0.0Mb
Wed Oct 30 20:35:33 2019
                         Chronologic VCS (TM)
      Version J-2014.12-SP3-1_Full64 -- Wed Oct 30 20:35:33 2019
               Copyright (c) 1991-2014 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file 'ChipInterface.sv'

Warning-[NMIN] No module instance name
ChipInterface.sv, 114
  No module instance name is specified.
  Source info: Counter #(20) (, 1, ((~line_counter_reset_n) | reset), 0, 
  CLOCK_50, 1, line_counter);

Top Level Modules:
       vga_test
       ChipInterface
       MagComp
No TimeScale specified

Warning-[PCWM-W] Port connection width mismatch
ChipInterface.sv, 88
"OffsetCheck #(16) ocpw(clock_count, 191, 0, pulse_width);"
  The following 32-bit expression is connected to 16-bit port "delta" of 
  module "OffsetCheck", instance "ocpw".
  Expression: 191
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
ChipInterface.sv, 88
"OffsetCheck #(16) ocpw(clock_count, 191, 0, pulse_width);"
  The following 32-bit expression is connected to 16-bit port "low" of module 
  "OffsetCheck", instance "ocpw".
  Expression: 0
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
ChipInterface.sv, 92
"OffsetCheck #(16) ocd(clock_count, 1279, 288, display);"
  The following 32-bit expression is connected to 16-bit port "delta" of 
  module "OffsetCheck", instance "ocd".
  Expression: 1279
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
ChipInterface.sv, 92
"OffsetCheck #(16) ocd(clock_count, 1279, 288, display);"
  The following 32-bit expression is connected to 16-bit port "low" of module 
  "OffsetCheck", instance "ocd".
  Expression: 288
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
ChipInterface.sv, 97
"RangeCheck #(16) colrange(clock_count, 1598, 0, colcountclear_n);"
  The following 32-bit expression is connected to 16-bit port "high" of module
  "RangeCheck", instance "colrange".
  Expression: 1598
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
ChipInterface.sv, 97
"RangeCheck #(16) colrange(clock_count, 1598, 0, colcountclear_n);"
  The following 32-bit expression is connected to 16-bit port "low" of module 
  "RangeCheck", instance "colrange".
  Expression: 0
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
ChipInterface.sv, 100
"Counter #(16) c(, 1, ((~colcountclear_n) | reset), 0, CLOCK_50, 1'b1, clock_count);"
  The following 32-bit expression is connected to 1-bit port "en" of module 
  "Counter", instance "c".
  Expression: 1
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
ChipInterface.sv, 100
"Counter #(16) c(, 1, ((~colcountclear_n) | reset), 0, CLOCK_50, 1'b1, clock_count);"
  The following 32-bit expression is connected to 1-bit port "load" of module 
  "Counter", instance "c".
  Expression: 0
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
ChipInterface.sv, 104
"Counter #(16) col_count(, cc_en, ((~colcountclear_n) | reset), 0, CLOCK_50, 1'b1, col);"
  The following 32-bit expression is connected to 1-bit port "load" of module 
  "Counter", instance "col_count".
  Expression: 0
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
ChipInterface.sv, 104
"Counter #(16) col_count(, cc_en, ((~colcountclear_n) | reset), 0, CLOCK_50, 1'b1, col);"
  The following 10-bit expression is connected to 16-bit port "Q" of module 
  "Counter", instance "col_count".
  Expression: col
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
ChipInterface.sv, 106
"Counter #(16) row_count(, ((~colcountclear_n) & blank_en), ((~line_counter_reset_n) | reset), 0, CLOCK_50, 1, row);"
  The following 32-bit expression is connected to 1-bit port "load" of module 
  "Counter", instance "row_count".
  Expression: 0
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
ChipInterface.sv, 106
"Counter #(16) row_count(, ((~colcountclear_n) & blank_en), ((~line_counter_reset_n) | reset), 0, CLOCK_50, 1, row);"
  The following 32-bit expression is connected to 1-bit port "up" of module 
  "Counter", instance "row_count".
  Expression: 1
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
ChipInterface.sv, 106
"Counter #(16) row_count(, ((~colcountclear_n) & blank_en), ((~line_counter_reset_n) | reset), 0, CLOCK_50, 1, row);"
  The following 9-bit expression is connected to 16-bit port "Q" of module 
  "Counter", instance "row_count".
  Expression: row
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
ChipInterface.sv, 108
"OffsetCheck #(20) VS_check(line_counter, 900000, 3200, VS);"
  The following 32-bit expression is connected to 20-bit port "delta" of 
  module "OffsetCheck", instance "VS_check".
  Expression: 900000
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
ChipInterface.sv, 108
"OffsetCheck #(20) VS_check(line_counter, 900000, 3200, VS);"
  The following 32-bit expression is connected to 20-bit port "low" of module 
  "OffsetCheck", instance "VS_check".
  Expression: 3200
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
ChipInterface.sv, 110
"OffsetCheck #(20) clock_check(line_counter, 817399, 49600, blank_en);"
  The following 32-bit expression is connected to 20-bit port "delta" of 
  module "OffsetCheck", instance "clock_check".
  Expression: 817399
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
ChipInterface.sv, 110
"OffsetCheck #(20) clock_check(line_counter, 817399, 49600, blank_en);"
  The following 32-bit expression is connected to 20-bit port "low" of module 
  "OffsetCheck", instance "clock_check".
  Expression: 49600
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
ChipInterface.sv, 113
"RangeCheck #(20) line_counter_check(line_counter, 833598, 0, line_counter_reset_n);"
  The following 32-bit expression is connected to 20-bit port "high" of module
  "RangeCheck", instance "line_counter_check".
  Expression: 833598
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
ChipInterface.sv, 113
"RangeCheck #(20) line_counter_check(line_counter, 833598, 0, line_counter_reset_n);"
  The following 32-bit expression is connected to 20-bit port "low" of module 
  "RangeCheck", instance "line_counter_check".
  Expression: 0
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
ChipInterface.sv, 114
"Counter #(20) Counter(, 1, ((~line_counter_reset_n) | reset), 0, CLOCK_50, 1, line_counter);"
  The following 32-bit expression is connected to 1-bit port "en" of module 
  "Counter", instance "Counter".
  Expression: 1
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
ChipInterface.sv, 114
"Counter #(20) Counter(, 1, ((~line_counter_reset_n) | reset), 0, CLOCK_50, 1, line_counter);"
  The following 32-bit expression is connected to 1-bit port "load" of module 
  "Counter", instance "Counter".
  Expression: 0
  	use +lint=PCWM for more details


Warning-[PCWM-W] Port connection width mismatch
ChipInterface.sv, 114
"Counter #(20) Counter(, 1, ((~line_counter_reset_n) | reset), 0, CLOCK_50, 1, line_counter);"
  The following 32-bit expression is connected to 1-bit port "up" of module 
  "Counter", instance "Counter".
  Expression: 1
  	use +lint=PCWM for more details

Starting vcs inline pass...
5 modules and 0 UDP read.
	However, due to incremental compilation, only 1 module needs to be compiled.
recompiling module vga because:
	This module or some inlined child module(s) has/have been modified.
rm -f _csrc*.so amd64_scvhdl_*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -shared  -o .//../simv.daidir//_csrc0.so amcQwB.o 
rm -f _csrc0.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv   -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir     _21368_archive_1.so _prev_archive_1.so _csrc0.so  SIM_l.o  _csrc0.so     rmapats_mop.o rmapats.o rmar.o  rmar_llvm_0_1.o rmar_llvm_0_0.o          /usr/local/synopsys/vcs-mx_vJ-2014.12/amd64/lib/libzerosoft_rt_stubs.so /usr/local/synopsys/vcs-mx_vJ-2014.12/amd64/lib/libvirsim.so /usr/local/synopsys/vcs-mx_vJ-2014.12/amd64/lib/liberrorinf.so /usr/local/synopsys/vcs-mx_vJ-2014.12/amd64/lib/libsnpsmalloc.so    /usr/local/synopsys/vcs-mx_vJ-2014.12/amd64/lib/libvcsnew.so /usr/local/synopsys/vcs-mx_vJ-2014.12/amd64/lib/libuclinative.so   -Wl,-whole-archive /usr/local/synopsys/vcs-mx_vJ-2014.12/amd64/lib/libvcsucli.so -Wl,-no-whole-archive          /usr/local/synopsys/vcs-mx_vJ-2014.12/amd64/lib/vcs_save_restore_new.o -ldl -lm  -lc -lpthread -ldl 
../simv up to date
CPU time: .121 seconds to compile + .122 seconds to elab + .173 seconds to link
Finished rebuilding the design.
Chronologic VCS simulator copyright 1991-2014
Contains Synopsys proprietary information.
Compiler version J-2014.12-SP3-1_Full64; Runtime version J-2014.12-SP3-1_Full64;  Oct 30 20:35 2019
VCD+ Writer J-2014.12-SP3-1_Full64 Copyright (c) 1991-2014 by Synopsys Inc.
The file '/afs/ece.cmu.edu/usr/jihoonr/Private/lab5/inter.vpd' was opened successfully.
$finish called from file "ChipInterface.sv", line 135.
$finish at simulation time              1800005
Simulation complete, time is 1800005.
ok

