#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat Jan 13 18:26:53 2024
# Process ID: 7600
# Current directory: C:/Users/PC/Documents/GitHub/S4_APP1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6740 C:\Users\PC\Documents\GitHub\S4_APP1\pb_APP_log_comb.xpr
# Log file: C:/Users/PC/Documents/GitHub/S4_APP1/vivado.log
# Journal file: C:/Users/PC/Documents/GitHub/S4_APP1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/PC/Documents/GitHub/S4_APP1/pb_APP_log_comb.xpr
INFO: [Project 1-313] Project file moved from 'D:/GitHub/S4_APP1' since last save.
WARNING: [filemgmt 56-3] IP Output Repository Path: Could not find the directory 'D:/UNIVERSITE/S4/APP1/APP/pb_APP_log_comb.cache/ip'.
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'C:/Users/PC/Documents/GitHub/S4_APP1/pb_APP_log_comb.gen/sources_1', nor could it be found using path 'D:/GitHub/S4_APP1/pb_APP_log_comb.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:38 ; elapsed = 00:00:24 . Memory (MB): peak = 1155.750 ; gain = 0.000
import_files
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sources_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
file mkdir C:/Users/PC/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/PC/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sim_1/new/Thermo2Bin_TB.vhd w ]
add_files -fileset sim_1 C:/Users/PC/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sim_1/new/Thermo2Bin_TB.vhd
set_property top Thermo2Bin_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PC/Documents/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Thermo2Bin_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/PC/Documents/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Thermo2Bin_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/PC/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/imports/src/septSegments_encodeur.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'septSegments_encodeur'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/PC/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/imports/src/septSegments_refreshPmod.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'septSegments_refreshPmod'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/PC/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/imports/src/septSegments_Top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'septSegments_Top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/PC/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/imports/src/synchro_module_v2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'synchro_module_v2'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/PC/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/imports/src/AppCombi_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AppCombi_top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/PC/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_deco.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decodeur3_8'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/PC/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_parite.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Parite'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/PC/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_MUX.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MUX'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/PC/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_bin_ns.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Bin2DualBCD_NS'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/PC/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_bin_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Bin2DualBCD_S'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/PC/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_add.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Add1bit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/PC/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_add_4bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Add4bits'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/PC/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_moins5.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Moins_5'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/PC/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_Bin2DualBCD.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Bin2DualBCD'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/PC/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_add8bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Add12bit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/PC/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_2_3.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Fct2_3'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/PC/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_lecture2bin.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Thermo2'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/PC/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_thermo2bin.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Thermo2bin'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/PC/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_check_erreur.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'check_erreur'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/PC/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sim_1/imports/verif/AppCombi_top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AppCombi_top_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/PC/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sim_1/new/Thermo2Bin_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Thermo2Bin_TB'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1155.750 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/PC/Documents/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
"xelab -wto 6e88f38826214958bd01804f64fad5de --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Thermo2Bin_TB_behav xil_defaultlib.Thermo2Bin_TB -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6e88f38826214958bd01804f64fad5de --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Thermo2Bin_TB_behav xil_defaultlib.Thermo2Bin_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 12 elements ; expected 14 [C:/Users/PC/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sim_1/new/Thermo2Bin_TB.vhd:81]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit thermo2bin_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/PC/Documents/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/PC/Documents/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1155.750 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PC/Documents/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Thermo2Bin_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/PC/Documents/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Thermo2Bin_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/PC/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sim_1/new/Thermo2Bin_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Thermo2Bin_TB'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/PC/Documents/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
"xelab -wto 6e88f38826214958bd01804f64fad5de --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Thermo2Bin_TB_behav xil_defaultlib.Thermo2Bin_TB -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6e88f38826214958bd01804f64fad5de --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Thermo2Bin_TB_behav xil_defaultlib.Thermo2Bin_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 12 elements ; expected 14 [C:/Users/PC/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sim_1/new/Thermo2Bin_TB.vhd:138]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit thermo2bin_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/PC/Documents/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/PC/Documents/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1155.750 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PC/Documents/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Thermo2Bin_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/PC/Documents/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Thermo2Bin_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/PC/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sim_1/new/Thermo2Bin_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Thermo2Bin_TB'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/PC/Documents/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
"xelab -wto 6e88f38826214958bd01804f64fad5de --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Thermo2Bin_TB_behav xil_defaultlib.Thermo2Bin_TB -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6e88f38826214958bd01804f64fad5de --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Thermo2Bin_TB_behav xil_defaultlib.Thermo2Bin_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.check_erreur [check_erreur_default]
Compiling architecture behavioral of entity xil_defaultlib.Thermo2 [thermo2_default]
Compiling architecture behavioral of entity xil_defaultlib.Add1bit [add1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Add4bits [add4bits_default]
Compiling architecture behavioral of entity xil_defaultlib.Thermo2bin [thermo2bin_default]
Compiling architecture behavioral of entity xil_defaultlib.thermo2bin_tb
Built simulation snapshot Thermo2Bin_TB_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/PC/Documents/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim/xsim.dir/Thermo2Bin_TB_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Jan 13 18:41:50 2024...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1155.750 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/PC/Documents/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Thermo2Bin_TB_behav -key {Behavioral:sim_1:Functional:Thermo2Bin_TB} -tclbatch {Thermo2Bin_TB.tcl} -view {C:/Users/PC/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sim_1/imports/S4_APP1/AppCombi_top_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config C:/Users/PC/Documents/GitHub/S4_APP1/pb_APP_log_comb.srcs/sim_1/imports/S4_APP1/AppCombi_top_tb_behav.wcfg
WARNING: Simulation object /Thermo2bin/ADCbin was not found in the design.
WARNING: Simulation object /Thermo2bin/ADCth was not found in the design.
WARNING: Simulation object /Thermo2bin/Erreur_temp1 was not found in the design.
WARNING: Simulation object /Thermo2bin/Erreur_temp2 was not found in the design.
WARNING: Simulation object /Thermo2bin/Erreur_temp3 was not found in the design.
WARNING: Simulation object /Thermo2bin/Erreur_temp4 was not found in the design.
WARNING: Simulation object /Thermo2bin/Erreur_thermo was not found in the design.
WARNING: Simulation object /Thermo2bin/Erreur_entre1 was not found in the design.
WARNING: Simulation object /Thermo2bin/Erreur_entre2 was not found in the design.
WARNING: Simulation object /Thermo2bin/Erreur_entre3 was not found in the design.
WARNING: Simulation object /Thermo2bin/inst_Thermo2_1/inst_check_erreur/entree was not found in the design.
source Thermo2Bin_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Thermo2Bin_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 1158.574 ; gain = 2.824
current_wave_config {AppCombi_top_tb_behav.wcfg}
AppCombi_top_tb_behav.wcfg
add_wave {{/Thermo2Bin_TB/vecteur_test_sim}} 
current_wave_config {AppCombi_top_tb_behav.wcfg}
AppCombi_top_tb_behav.wcfg
add_wave {{/Thermo2Bin_TB/vecteur_Entree_sim}} 
current_wave_config {AppCombi_top_tb_behav.wcfg}
AppCombi_top_tb_behav.wcfg
add_wave {{/Thermo2Bin_TB/vecteur_ADC_sim}} 
current_wave_config {AppCombi_top_tb_behav.wcfg}
AppCombi_top_tb_behav.wcfg
add_wave {{/Thermo2Bin_TB/vecteur_Erreur_sim}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PC/Documents/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Thermo2Bin_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/PC/Documents/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Thermo2Bin_TB_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/PC/Documents/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/PC/Documents/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
"xelab -wto 6e88f38826214958bd01804f64fad5de --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Thermo2Bin_TB_behav xil_defaultlib.Thermo2Bin_TB -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6e88f38826214958bd01804f64fad5de --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Thermo2Bin_TB_behav xil_defaultlib.Thermo2Bin_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1178.289 ; gain = 0.000
archive_project C:/Users/PC/Documents/GitHub/pb_APP_log_comb.xpr.zip -temp_dir C:/Users/PC/Documents/GitHub/S4_APP1/.Xil/Vivado-7600-ProDesk-Mat -force -include_local_ip_cache
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Users/PC/Documents/GitHub/S4_APP1/.Xil/Vivado-7600-ProDesk-Mat' for archiving project
WARNING: [filemgmt 56-3] IP Output Repository Path: Could not find the directory 'D:/UNIVERSITE/S4/APP1/APP/pb_APP_log_comb.cache/ip'.
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/PC/Documents/GitHub/S4_APP1/pb_APP_log_comb.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-1209] Adding archive summary file to the project...
INFO: [Coretcl 2-1214] Preparing project files for archive...
INFO: [Coretcl 2-1210] Compressing project files and data...
INFO: [Coretcl 2-1215] Project archived (C:/Users/PC/Documents/GitHub/pb_APP_log_comb.xpr.zip)
INFO: [Coretcl 2-1216] To view the archive summary log in GUI, double click on 'Design Sources->Text->archive_project_summary.txt', or open this file from the archived project directory.
archive_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2189.898 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Jan 13 18:47:09 2024...
