#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Jun  5 16:46:38 2023
# Process ID: 10712
# Current directory: C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20424 C:\Users\KEVIN SANJULA\Desktop\NanoProcessor_Final\NanoProcessor_Final.xpr
# Log file: C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/vivado.log
# Journal file: C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/Konara/Desktop/NanoProcessor_Final' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'NanoProcessor_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj NanoProcessor_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/ADD_3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ADD_3
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/ADD_SUB_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ADD_SUB_4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/imports/Konara/Lab5/Lab5.srcs/sources_1/new/D_FF.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity D_FF
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/imports/Konara/LAB4_final/LAB4_final.srcs/sources_1/new/Decoder_2_to_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder_2_to_4
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/imports/Konara/LAB4_final/LAB4_final.srcs/sources_1/new/Decoder_3_to_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Decoder_3_to_8
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/imports/Konara/Lab3/Lab3.srcs/sources_1/new/FA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FA
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/imports/Konara/Lab3/Lab3.srcs/sources_1/new/HA.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity HA
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/Instruction_Decoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Instruction_Decoder
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/Mux_2_way_3_bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux_2_way_3_bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/Mux_2_way_4_bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux_2_way_4_bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/Mux_8_way_4_bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Mux_8_way_4_bit
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/Register_Bank.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Register_Bank
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/Nano_Processor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Nano_Processor
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/Program_Counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Program_Counter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/imports/Konara/Lab_06/Lab_06.srcs/sources_1/new/Reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Reg
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/Rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Rom
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/imports/Konara/Lab5/Lab5.srcs/sources_1/new/Slow_Clk.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Slow_Clk
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sim_1/new/NanoProcessor_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity NanoProcessor_TB
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 874.770 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6396dd941a3140118996668e31f3357d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot NanoProcessor_TB_behav xil_defaultlib.NanoProcessor_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.my_pkg
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Rom [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.ADD_3 [add_3_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2_way_3_bit [mux_2_way_3_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_Bank [register_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2_way_4_bit [mux_2_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.ADD_SUB_4 [add_sub_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_8_way_4_bit [mux_8_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Nano_Processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.nanoprocessor_tb
Built simulation snapshot NanoProcessor_TB_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/KEVIN -notrace
couldn't read file "C:/Users/KEVIN": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Mon Jun  5 16:47:25 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "NanoProcessor_TB_behav -key {Behavioral:sim_1:Functional:NanoProcessor_TB} -tclbatch {NanoProcessor_TB.tcl} -view {{C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sim_1/imports/NanoProcessor/NanoProcessor_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config {C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sim_1/imports/NanoProcessor/NanoProcessor_TB_behav.wcfg}
source NanoProcessor_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'NanoProcessor_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 879.711 ; gain = 4.941
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'NanoProcessor_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj NanoProcessor_TB_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 895.027 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6396dd941a3140118996668e31f3357d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot NanoProcessor_TB_behav xil_defaultlib.NanoProcessor_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "NanoProcessor_TB_behav -key {Behavioral:sim_1:Functional:NanoProcessor_TB} -tclbatch {NanoProcessor_TB.tcl} -view {{C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sim_1/imports/NanoProcessor/NanoProcessor_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config {C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sim_1/imports/NanoProcessor/NanoProcessor_TB_behav.wcfg}
source NanoProcessor_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'NanoProcessor_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 895.027 ; gain = 0.000
close [ open {C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/LUT_16_7.vhd} w ]
add_files {{C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/LUT_16_7.vhd}}
update_compile_order -fileset sources_1
close [ open {C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/AU_7_Seg.vhd} w ]
add_files {{C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/AU_7_Seg.vhd}}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/AU_7_Seg.vhd}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/AU_7_Seg.vhd}}
export_ip_user_files -of_objects  [get_files {{C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/LUT_16_7.vhd}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/LUT_16_7.vhd}}
close [ open {C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/Seg_7.vhd} w ]
add_files {{C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/Seg_7.vhd}}
update_compile_order -fileset sources_1
add_bp {C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/Nano_Processor.vhd} 241
remove_bps -file {C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/Nano_Processor.vhd} -line 241
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'NanoProcessor_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj NanoProcessor_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/Nano_Processor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Nano_Processor
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/Seg_7.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Seg_7
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 934.488 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6396dd941a3140118996668e31f3357d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot NanoProcessor_TB_behav xil_defaultlib.NanoProcessor_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.my_pkg
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Rom [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.ADD_3 [add_3_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2_way_3_bit [mux_2_way_3_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_Bank [register_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2_way_4_bit [mux_2_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.ADD_SUB_4 [add_sub_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_8_way_4_bit [mux_8_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Seg_7 [seg_7_default]
Compiling architecture behavioral of entity xil_defaultlib.Nano_Processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.nanoprocessor_tb
Built simulation snapshot NanoProcessor_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "NanoProcessor_TB_behav -key {Behavioral:sim_1:Functional:NanoProcessor_TB} -tclbatch {NanoProcessor_TB.tcl} -view {{C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sim_1/imports/NanoProcessor/NanoProcessor_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config {C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sim_1/imports/NanoProcessor/NanoProcessor_TB_behav.wcfg}
source NanoProcessor_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'NanoProcessor_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 934.488 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'NanoProcessor_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj NanoProcessor_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/Register_Bank.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Register_Bank
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/Nano_Processor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Nano_Processor
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6396dd941a3140118996668e31f3357d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot NanoProcessor_TB_behav xil_defaultlib.NanoProcessor_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.my_pkg
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Rom [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.ADD_3 [add_3_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2_way_3_bit [mux_2_way_3_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_Bank [register_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2_way_4_bit [mux_2_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.ADD_SUB_4 [add_sub_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_8_way_4_bit [mux_8_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Seg_7 [seg_7_default]
Compiling architecture behavioral of entity xil_defaultlib.Nano_Processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.nanoprocessor_tb
Built simulation snapshot NanoProcessor_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "NanoProcessor_TB_behav -key {Behavioral:sim_1:Functional:NanoProcessor_TB} -tclbatch {NanoProcessor_TB.tcl} -view {{C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sim_1/imports/NanoProcessor/NanoProcessor_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config {C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sim_1/imports/NanoProcessor/NanoProcessor_TB_behav.wcfg}
source NanoProcessor_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'NanoProcessor_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 936.172 ; gain = 1.012
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sim_1/new/Seg_7_TB.vhd} w ]
add_files -fileset sim_1 {{C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sim_1/new/Seg_7_TB.vhd}}
update_compile_order -fileset sim_1
set_property top Seg_7_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Seg_7_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Seg_7_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sim_1/new/Seg_7_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Seg_7_TB
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 944.992 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '12' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6396dd941a3140118996668e31f3357d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Seg_7_TB_behav xil_defaultlib.Seg_7_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-716] formal port o of mode out cannot be associated with actual port o of mode in [C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sim_1/new/Seg_7_TB.vhd:42]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit seg_7_tb in library work failed.
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 944.992 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 951.453 ; gain = 6.461
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Seg_7_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Seg_7_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sim_1/new/Seg_7_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Seg_7_TB
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6396dd941a3140118996668e31f3357d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Seg_7_TB_behav xil_defaultlib.Seg_7_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Seg_7 [seg_7_default]
Compiling architecture behavioral of entity xil_defaultlib.seg_7_tb
Built simulation snapshot Seg_7_TB_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/KEVIN -notrace
couldn't read file "C:/Users/KEVIN": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Mon Jun  5 18:21:01 2023...
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:05:44 . Memory (MB): peak = 953.840 ; gain = 0.574
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:05:46 . Memory (MB): peak = 953.840 ; gain = 0.602
INFO: [Common 17-344] 'launch_simulation' was cancelled
set_property top Seg_7 [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.runs/synth_1

launch_runs synth_1 -jobs 6
[Mon Jun  5 18:27:02 2023] Launched synth_1...
Run output will be captured here: C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Mon Jun  5 18:27:34 2023] Launched impl_1...
Run output will be captured here: C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 1258.012 ; gain = 0.133
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 1258.012 ; gain = 0.133
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1336.340 ; gain = 370.648
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Seg_7_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Seg_7_TB_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1793.277 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6396dd941a3140118996668e31f3357d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Seg_7_TB_behav xil_defaultlib.Seg_7_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Seg_7_TB_behav -key {Behavioral:sim_1:Functional:Seg_7_TB} -tclbatch {Seg_7_TB.tcl} -view {{C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sim_1/imports/NanoProcessor/NanoProcessor_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config {C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sim_1/imports/NanoProcessor/NanoProcessor_TB_behav.wcfg}
WARNING: Simulation object /NanoProcessor_TB/Res was not found in the design.
WARNING: Simulation object /NanoProcessor_TB/Overflow was not found in the design.
WARNING: Simulation object /NanoProcessor_TB/Zero was not found in the design.
WARNING: Simulation object /NanoProcessor_TB/Reg_out was not found in the design.
WARNING: Simulation object /NanoProcessor_TB/UUT/Register_Bank_0/EN was not found in the design.
WARNING: Simulation object /NanoProcessor_TB/UUT/Register_Bank_0/D was not found in the design.
WARNING: Simulation object /NanoProcessor_TB/UUT/Register_Bank_0/CLK was not found in the design.
WARNING: Simulation object /NanoProcessor_TB/UUT/Register_Bank_0/RES was not found in the design.
WARNING: Simulation object /NanoProcessor_TB/UUT/Register_Bank_0/Q was not found in the design.
WARNING: Simulation object /NanoProcessor_TB/UUT/Register_Bank_0/Y was not found in the design.
WARNING: Simulation object /NanoProcessor_TB/UUT/Instruction_Decoder_0/I was not found in the design.
WARNING: Simulation object /NanoProcessor_TB/UUT/Instruction_Decoder_0/Reg_Check was not found in the design.
WARNING: Simulation object /NanoProcessor_TB/UUT/Instruction_Decoder_0/Reg_A_Sel was not found in the design.
WARNING: Simulation object /NanoProcessor_TB/UUT/Instruction_Decoder_0/Reg_B_Sel was not found in the design.
WARNING: Simulation object /NanoProcessor_TB/UUT/Instruction_Decoder_0/Add_Sub_Sel was not found in the design.
WARNING: Simulation object /NanoProcessor_TB/UUT/Instruction_Decoder_0/Imd_Val was not found in the design.
WARNING: Simulation object /NanoProcessor_TB/UUT/Instruction_Decoder_0/Load_Sel was not found in the design.
WARNING: Simulation object /NanoProcessor_TB/UUT/Instruction_Decoder_0/Reg_EN was not found in the design.
WARNING: Simulation object /NanoProcessor_TB/UUT/Instruction_Decoder_0/Jmp_Flag was not found in the design.
WARNING: Simulation object /NanoProcessor_TB/UUT/Instruction_Decoder_0/Ad_Jmp was not found in the design.
WARNING: Simulation object /NanoProcessor_TB/UUT/Instruction_Decoder_0/R_EN was not found in the design.
WARNING: Simulation object /NanoProcessor_TB/UUT/Instruction_Decoder_0/MOVI was not found in the design.
WARNING: Simulation object /NanoProcessor_TB/UUT/Instruction_Decoder_0/ADD was not found in the design.
WARNING: Simulation object /NanoProcessor_TB/UUT/Instruction_Decoder_0/NEG was not found in the design.
WARNING: Simulation object /NanoProcessor_TB/UUT/Instruction_Decoder_0/JZR was not found in the design.
source Seg_7_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1800.691 ; gain = 7.414
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Seg_7_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 1800.691 ; gain = 7.414
save_wave_config {C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sim_1/imports/NanoProcessor/NanoProcessor_TB_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Seg_7_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Seg_7_TB_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6396dd941a3140118996668e31f3357d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Seg_7_TB_behav xil_defaultlib.Seg_7_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Seg_7_TB_behav -key {Behavioral:sim_1:Functional:Seg_7_TB} -tclbatch {Seg_7_TB.tcl} -view {{C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sim_1/imports/NanoProcessor/NanoProcessor_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config {C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sim_1/imports/NanoProcessor/NanoProcessor_TB_behav.wcfg}
source Seg_7_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1801.613 ; gain = 0.805
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Seg_7_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1801.613 ; gain = 0.805
set_property top Nano_Processor [current_fileset]
update_compile_order -fileset sources_1
set_property top NanoProcessor_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
current_sim simulation_4
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1803.355 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'NanoProcessor_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj NanoProcessor_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/Nano_Processor.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Nano_Processor
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6396dd941a3140118996668e31f3357d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot NanoProcessor_TB_behav xil_defaultlib.NanoProcessor_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.my_pkg
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Rom [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.ADD_3 [add_3_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2_way_3_bit [mux_2_way_3_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_Bank [register_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2_way_4_bit [mux_2_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.ADD_SUB_4 [add_sub_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_8_way_4_bit [mux_8_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Seg_7 [seg_7_default]
Compiling architecture behavioral of entity xil_defaultlib.Nano_Processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.nanoprocessor_tb
Built simulation snapshot NanoProcessor_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "NanoProcessor_TB_behav -key {Behavioral:sim_1:Functional:NanoProcessor_TB} -tclbatch {NanoProcessor_TB.tcl} -view {{C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sim_1/imports/NanoProcessor/NanoProcessor_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config {C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sim_1/imports/NanoProcessor/NanoProcessor_TB_behav.wcfg}
WARNING: Simulation object /Seg_7_TB/I was not found in the design.
WARNING: Simulation object /Seg_7_TB/O was not found in the design.
source NanoProcessor_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1803.355 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'NanoProcessor_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1803.355 ; gain = 0.000
save_wave_config {C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sim_1/imports/NanoProcessor/NanoProcessor_TB_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'NanoProcessor_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj NanoProcessor_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/Register_Bank.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Register_Bank
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 6396dd941a3140118996668e31f3357d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot NanoProcessor_TB_behav xil_defaultlib.NanoProcessor_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package xil_defaultlib.my_pkg
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Slow_Clk [slow_clk_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_2_to_4 [decoder_2_to_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Instruction_Decoder [instruction_decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.Rom [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.D_FF [d_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.Program_Counter [program_counter_default]
Compiling architecture behavioral of entity xil_defaultlib.HA [ha_default]
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling architecture behavioral of entity xil_defaultlib.ADD_3 [add_3_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2_way_3_bit [mux_2_way_3_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Decoder_3_to_8 [decoder_3_to_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.Register_Bank [register_bank_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_2_way_4_bit [mux_2_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.ADD_SUB_4 [add_sub_4_default]
Compiling architecture behavioral of entity xil_defaultlib.Mux_8_way_4_bit [mux_8_way_4_bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Seg_7 [seg_7_default]
Compiling architecture behavioral of entity xil_defaultlib.Nano_Processor [nano_processor_default]
Compiling architecture behavioral of entity xil_defaultlib.nanoprocessor_tb
Built simulation snapshot NanoProcessor_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "NanoProcessor_TB_behav -key {Behavioral:sim_1:Functional:NanoProcessor_TB} -tclbatch {NanoProcessor_TB.tcl} -view {{C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sim_1/imports/NanoProcessor/NanoProcessor_TB_behav.wcfg}} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
open_wave_config {C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sim_1/imports/NanoProcessor/NanoProcessor_TB_behav.wcfg}
source NanoProcessor_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1803.547 ; gain = 0.191
INFO: [USF-XSim-96] XSim completed. Design snapshot 'NanoProcessor_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 1803.547 ; gain = 0.191
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: Nano_Processor
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1920.422 ; gain = 115.512
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Nano_Processor' [C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/Nano_Processor.vhd:51]
INFO: [Synth 8-3491] module 'Slow_Clk' declared at 'C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/imports/Konara/Lab5/Lab5.srcs/sources_1/new/Slow_Clk.vhd:34' bound to instance 'Slow_Clk_0' of component 'Slow_Clk' [C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/Nano_Processor.vhd:153]
INFO: [Synth 8-638] synthesizing module 'Slow_Clk' [C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/imports/Konara/Lab5/Lab5.srcs/sources_1/new/Slow_Clk.vhd:39]
WARNING: [Synth 8-614] signal 'Clk_status' is read in the process but is not in the sensitivity list [C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/imports/Konara/Lab5/Lab5.srcs/sources_1/new/Slow_Clk.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'Slow_Clk' (1#1) [C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/imports/Konara/Lab5/Lab5.srcs/sources_1/new/Slow_Clk.vhd:39]
INFO: [Synth 8-3491] module 'Instruction_Decoder' declared at 'C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/Instruction_Decoder.vhd:34' bound to instance 'Instruction_Decoder_0' of component 'Instruction_Decoder' [C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/Nano_Processor.vhd:158]
INFO: [Synth 8-638] synthesizing module 'Instruction_Decoder' [C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/Instruction_Decoder.vhd:50]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/imports/Konara/LAB4_final/LAB4_final.srcs/sources_1/new/Decoder_2_to_4.vhd:34' bound to instance 'Decoder_2_to_4_0' of component 'Decoder_2_to_4' [C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/Instruction_Decoder.vhd:62]
INFO: [Synth 8-638] synthesizing module 'Decoder_2_to_4' [C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/imports/Konara/LAB4_final/LAB4_final.srcs/sources_1/new/Decoder_2_to_4.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Decoder_2_to_4' (2#1) [C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/imports/Konara/LAB4_final/LAB4_final.srcs/sources_1/new/Decoder_2_to_4.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Instruction_Decoder' (3#1) [C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/Instruction_Decoder.vhd:50]
INFO: [Synth 8-3491] module 'Rom' declared at 'C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/Rom.vhd:34' bound to instance 'Rom_0' of component 'Rom' [C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/Nano_Processor.vhd:171]
INFO: [Synth 8-638] synthesizing module 'Rom' [C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/Rom.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Rom' (4#1) [C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/Rom.vhd:39]
INFO: [Synth 8-3491] module 'Program_Counter' declared at 'C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/Program_Counter.vhd:34' bound to instance 'Program_Counter_0' of component 'Program_Counter' [C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/Nano_Processor.vhd:176]
INFO: [Synth 8-638] synthesizing module 'Program_Counter' [C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/Program_Counter.vhd:41]
INFO: [Synth 8-3491] module 'D_FF' declared at 'C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/imports/Konara/Lab5/Lab5.srcs/sources_1/new/D_FF.vhd:34' bound to instance 'D_FF_0' of component 'D_FF' [C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/Program_Counter.vhd:53]
INFO: [Synth 8-638] synthesizing module 'D_FF' [C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/imports/Konara/Lab5/Lab5.srcs/sources_1/new/D_FF.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'D_FF' (5#1) [C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/imports/Konara/Lab5/Lab5.srcs/sources_1/new/D_FF.vhd:42]
INFO: [Synth 8-3491] module 'D_FF' declared at 'C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/imports/Konara/Lab5/Lab5.srcs/sources_1/new/D_FF.vhd:34' bound to instance 'D_FF_1' of component 'D_FF' [C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/Program_Counter.vhd:61]
INFO: [Synth 8-3491] module 'D_FF' declared at 'C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/imports/Konara/Lab5/Lab5.srcs/sources_1/new/D_FF.vhd:34' bound to instance 'D_FF_2' of component 'D_FF' [C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/Program_Counter.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'Program_Counter' (6#1) [C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/Program_Counter.vhd:41]
INFO: [Synth 8-3491] module 'ADD_3' declared at 'C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/ADD_3.vhd:34' bound to instance 'ADD_3_0' of component 'ADD_3' [C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/Nano_Processor.vhd:183]
INFO: [Synth 8-638] synthesizing module 'ADD_3' [C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/ADD_3.vhd:42]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/imports/Konara/Lab3/Lab3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_0' of component 'FA' [C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/ADD_3.vhd:58]
INFO: [Synth 8-638] synthesizing module 'FA' [C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/imports/Konara/Lab3/Lab3.srcs/sources_1/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'HA' declared at 'C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/imports/Konara/Lab3/Lab3.srcs/sources_1/new/HA.vhd:34' bound to instance 'HA_0' of component 'HA' [C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/imports/Konara/Lab3/Lab3.srcs/sources_1/new/FA.vhd:55]
INFO: [Synth 8-638] synthesizing module 'HA' [C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/imports/Konara/Lab3/Lab3.srcs/sources_1/new/HA.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'HA' (7#1) [C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/imports/Konara/Lab3/Lab3.srcs/sources_1/new/HA.vhd:41]
INFO: [Synth 8-3491] module 'HA' declared at 'C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/imports/Konara/Lab3/Lab3.srcs/sources_1/new/HA.vhd:34' bound to instance 'HA_1' of component 'HA' [C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/imports/Konara/Lab3/Lab3.srcs/sources_1/new/FA.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'FA' (8#1) [C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/imports/Konara/Lab3/Lab3.srcs/sources_1/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/imports/Konara/Lab3/Lab3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_1' of component 'FA' [C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/ADD_3.vhd:67]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/imports/Konara/Lab3/Lab3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_2' of component 'FA' [C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/ADD_3.vhd:76]
INFO: [Synth 8-256] done synthesizing module 'ADD_3' (9#1) [C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/ADD_3.vhd:42]
INFO: [Synth 8-3491] module 'Mux_2_way_3_bit' declared at 'C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/Mux_2_way_3_bit.vhd:34' bound to instance 'Mux_2_way_3_bit_0' of component 'Mux_2_way_3_bit' [C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/Nano_Processor.vhd:190]
INFO: [Synth 8-638] synthesizing module 'Mux_2_way_3_bit' [C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/Mux_2_way_3_bit.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Mux_2_way_3_bit' (10#1) [C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/Mux_2_way_3_bit.vhd:41]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/Register_Bank.vhd:12' bound to instance 'Register_Bank_0' of component 'Register_Bank' [C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/Nano_Processor.vhd:197]
INFO: [Synth 8-638] synthesizing module 'Register_Bank' [C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/Register_Bank.vhd:22]
INFO: [Synth 8-3491] module 'Decoder_3_to_8' declared at 'C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/imports/Konara/LAB4_final/LAB4_final.srcs/sources_1/new/Decoder_3_to_8.vhd:15' bound to instance 'Decoder_3_to_8_0' of component 'Decoder_3_to_8' [C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/Register_Bank.vhd:42]
INFO: [Synth 8-638] synthesizing module 'Decoder_3_to_8' [C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/imports/Konara/LAB4_final/LAB4_final.srcs/sources_1/new/Decoder_3_to_8.vhd:21]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/imports/Konara/LAB4_final/LAB4_final.srcs/sources_1/new/Decoder_2_to_4.vhd:34' bound to instance 'Decode_2_to_4_0' of component 'Decoder_2_to_4' [C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/imports/Konara/LAB4_final/LAB4_final.srcs/sources_1/new/Decoder_3_to_8.vhd:37]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/imports/Konara/LAB4_final/LAB4_final.srcs/sources_1/new/Decoder_2_to_4.vhd:34' bound to instance 'Decode_2_to_4_1' of component 'Decoder_2_to_4' [C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/imports/Konara/LAB4_final/LAB4_final.srcs/sources_1/new/Decoder_3_to_8.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'Decoder_3_to_8' (11#1) [C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/imports/Konara/LAB4_final/LAB4_final.srcs/sources_1/new/Decoder_3_to_8.vhd:21]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/imports/Konara/Lab_06/Lab_06.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_0' of component 'Reg' [C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/Register_Bank.vhd:49]
INFO: [Synth 8-638] synthesizing module 'Reg' [C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/imports/Konara/Lab_06/Lab_06.srcs/sources_1/new/Reg.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Reg' (12#1) [C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/imports/Konara/Lab_06/Lab_06.srcs/sources_1/new/Reg.vhd:42]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/imports/Konara/Lab_06/Lab_06.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_1' of component 'Reg' [C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/Register_Bank.vhd:57]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/imports/Konara/Lab_06/Lab_06.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_2' of component 'Reg' [C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/Register_Bank.vhd:66]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/imports/Konara/Lab_06/Lab_06.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_3' of component 'Reg' [C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/Register_Bank.vhd:75]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/imports/Konara/Lab_06/Lab_06.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_4' of component 'Reg' [C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/Register_Bank.vhd:84]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/imports/Konara/Lab_06/Lab_06.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_5' of component 'Reg' [C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/Register_Bank.vhd:92]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/imports/Konara/Lab_06/Lab_06.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_6' of component 'Reg' [C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/Register_Bank.vhd:100]
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/imports/Konara/Lab_06/Lab_06.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_7' of component 'Reg' [C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/Register_Bank.vhd:108]
INFO: [Synth 8-256] done synthesizing module 'Register_Bank' (13#1) [C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/Register_Bank.vhd:22]
INFO: [Synth 8-3491] module 'Mux_2_way_4_bit' declared at 'C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/Mux_2_way_4_bit.vhd:34' bound to instance 'Mux_2_way_4_bit_0' of component 'Mux_2_way_4_bit' [C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/Nano_Processor.vhd:205]
INFO: [Synth 8-638] synthesizing module 'Mux_2_way_4_bit' [C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/Mux_2_way_4_bit.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Mux_2_way_4_bit' (14#1) [C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/Mux_2_way_4_bit.vhd:41]
INFO: [Synth 8-3491] module 'ADD_SUB_4' declared at 'C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/ADD_SUB_4.vhd:34' bound to instance 'ADD_SUB_4_0' of component 'ADD_SUB_4' [C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/Nano_Processor.vhd:212]
INFO: [Synth 8-638] synthesizing module 'ADD_SUB_4' [C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/ADD_SUB_4.vhd:44]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/imports/Konara/Lab3/Lab3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_0' of component 'FA' [C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/ADD_SUB_4.vhd:64]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/imports/Konara/Lab3/Lab3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_1' of component 'FA' [C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/ADD_SUB_4.vhd:73]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/imports/Konara/Lab3/Lab3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_2' of component 'FA' [C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/ADD_SUB_4.vhd:82]
INFO: [Synth 8-3491] module 'FA' declared at 'C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/imports/Konara/Lab3/Lab3.srcs/sources_1/new/FA.vhd:34' bound to instance 'FA_3' of component 'FA' [C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/ADD_SUB_4.vhd:91]
INFO: [Synth 8-256] done synthesizing module 'ADD_SUB_4' (15#1) [C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/ADD_SUB_4.vhd:44]
INFO: [Synth 8-3491] module 'Mux_8_way_4_bit' declared at 'C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/Mux_8_way_4_bit.vhd:34' bound to instance 'Mux_8_way_4_bit_A' of component 'Mux_8_way_4_bit' [C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/Nano_Processor.vhd:221]
INFO: [Synth 8-638] synthesizing module 'Mux_8_way_4_bit' [C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/Mux_8_way_4_bit.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'Mux_8_way_4_bit' (16#1) [C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/Mux_8_way_4_bit.vhd:48]
INFO: [Synth 8-3491] module 'Mux_8_way_4_bit' declared at 'C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/Mux_8_way_4_bit.vhd:34' bound to instance 'Mux_8_way_4_bit_B' of component 'Mux_8_way_4_bit' [C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/Nano_Processor.vhd:234]
INFO: [Synth 8-3491] module 'Seg_7' declared at 'C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/Seg_7.vhd:34' bound to instance 'Seg_7_0' of component 'Seg_7' [C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/Nano_Processor.vhd:247]
INFO: [Synth 8-638] synthesizing module 'Seg_7' [C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/Seg_7.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Seg_7' (17#1) [C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/Seg_7.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Nano_Processor' (18#1) [C:/Users/KEVIN SANJULA/Desktop/NanoProcessor_Final/NanoProcessor_Final.srcs/sources_1/new/Nano_Processor.vhd:51]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1961.781 ; gain = 156.871
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1961.781 ; gain = 156.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1961.781 ; gain = 156.871
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2088.664 ; gain = 283.754
75 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2088.664 ; gain = 283.754
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jun  5 19:19:53 2023...
