# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# IP: C:/DevWorks_HLS/Convolution_Project/Vivado/2dconv/2dconv.srcs/sources_1/bd/design_1/ip/design_1_conv2d_0_1/design_1_conv2d_0_1.xci
# IP: The module: 'design_1_conv2d_0_1' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: c:/DevWorks_HLS/Convolution_Project/Vivado/2dconv/2dconv.gen/sources_1/bd/design_1/ip/design_1_conv2d_0_1/constraints/conv2d_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'design_1_conv2d_0_1'. Do not add the DONT_TOUCH constraint.
set_property KEEP_HIERARCHY SOFT [get_cells U0 -quiet] -quiet

# IP: C:/DevWorks_HLS/Convolution_Project/Vivado/2dconv/2dconv.srcs/sources_1/bd/design_1/ip/design_1_conv2d_0_1/design_1_conv2d_0_1.xci
# IP: The module: 'design_1_conv2d_0_1' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: c:/DevWorks_HLS/Convolution_Project/Vivado/2dconv/2dconv.gen/sources_1/bd/design_1/ip/design_1_conv2d_0_1/constraints/conv2d_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'design_1_conv2d_0_1'. Do not add the DONT_TOUCH constraint.
#dup# set_property KEEP_HIERARCHY SOFT [get_cells U0 -quiet] -quiet
