#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Oct  9 19:23:36 2018
# Process ID: 3028
# Current directory: F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.runs/design_1_DSP_reg_read_0_0_synth_1
# Command line: vivado.exe -log design_1_DSP_reg_read_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_DSP_reg_read_0_0.tcl
# Log file: F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.runs/design_1_DSP_reg_read_0_0_synth_1/design_1_DSP_reg_read_0_0.vds
# Journal file: F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.runs/design_1_DSP_reg_read_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_DSP_reg_read_0_0.tcl -notrace
Command: synth_design -top design_1_DSP_reg_read_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12996 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 381.613 ; gain = 99.754
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_DSP_reg_read_0_0' [f:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.srcs/sources_1/bd/design_1/ip/design_1_DSP_reg_read_0_0/synth/design_1_DSP_reg_read_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'DSP_reg_read' [F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.srcs/sources_1/new/DSP_reg_read.v:23]
	Parameter EXT_MULT_DELAY bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'DSP_reg_read' (1#1) [F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.srcs/sources_1/new/DSP_reg_read.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_DSP_reg_read_0_0' (2#1) [f:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.srcs/sources_1/bd/design_1/ip/design_1_DSP_reg_read_0_0/synth/design_1_DSP_reg_read_0_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 434.406 ; gain = 152.547
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 434.406 ; gain = 152.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 434.406 ; gain = 152.547
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.091 . Memory (MB): peak = 758.781 ; gain = 1.477
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 758.781 ; gain = 476.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 758.781 ; gain = 476.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 758.781 ; gain = 476.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 758.781 ; gain = 476.922
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module DSP_reg_read 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3917] design design_1_DSP_reg_read_0_0 has port m_bram_addr[31] driven by constant 0
INFO: [Synth 8-3917] design design_1_DSP_reg_read_0_0 has port m_bram_addr[30] driven by constant 0
INFO: [Synth 8-3917] design design_1_DSP_reg_read_0_0 has port m_bram_addr[29] driven by constant 0
INFO: [Synth 8-3917] design design_1_DSP_reg_read_0_0 has port m_bram_addr[28] driven by constant 0
INFO: [Synth 8-3917] design design_1_DSP_reg_read_0_0 has port m_bram_addr[27] driven by constant 0
INFO: [Synth 8-3917] design design_1_DSP_reg_read_0_0 has port m_bram_addr[26] driven by constant 0
INFO: [Synth 8-3917] design design_1_DSP_reg_read_0_0 has port m_bram_addr[25] driven by constant 0
INFO: [Synth 8-3917] design design_1_DSP_reg_read_0_0 has port m_bram_addr[24] driven by constant 0
INFO: [Synth 8-3917] design design_1_DSP_reg_read_0_0 has port m_bram_addr[23] driven by constant 0
INFO: [Synth 8-3917] design design_1_DSP_reg_read_0_0 has port m_bram_addr[22] driven by constant 0
INFO: [Synth 8-3917] design design_1_DSP_reg_read_0_0 has port m_bram_addr[21] driven by constant 0
INFO: [Synth 8-3917] design design_1_DSP_reg_read_0_0 has port m_bram_addr[20] driven by constant 0
INFO: [Synth 8-3917] design design_1_DSP_reg_read_0_0 has port m_bram_addr[19] driven by constant 0
INFO: [Synth 8-3917] design design_1_DSP_reg_read_0_0 has port m_bram_addr[18] driven by constant 0
INFO: [Synth 8-3917] design design_1_DSP_reg_read_0_0 has port m_bram_addr[17] driven by constant 0
INFO: [Synth 8-3917] design design_1_DSP_reg_read_0_0 has port m_bram_addr[16] driven by constant 0
INFO: [Synth 8-3917] design design_1_DSP_reg_read_0_0 has port m_bram_addr[15] driven by constant 0
INFO: [Synth 8-3917] design design_1_DSP_reg_read_0_0 has port m_bram_addr[14] driven by constant 0
INFO: [Synth 8-3917] design design_1_DSP_reg_read_0_0 has port m_bram_addr[13] driven by constant 0
INFO: [Synth 8-3917] design design_1_DSP_reg_read_0_0 has port m_bram_addr[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_DSP_reg_read_0_0 has port m_bram_addr[0] driven by constant 0
INFO: [Synth 8-3917] design design_1_DSP_reg_read_0_0 has port m_bram_we driven by constant 0
INFO: [Synth 8-3917] design design_1_DSP_reg_read_0_0 has port const[17] driven by constant 1
INFO: [Synth 8-3917] design design_1_DSP_reg_read_0_0 has port const[16] driven by constant 0
INFO: [Synth 8-3917] design design_1_DSP_reg_read_0_0 has port const[15] driven by constant 0
INFO: [Synth 8-3917] design design_1_DSP_reg_read_0_0 has port const[14] driven by constant 0
INFO: [Synth 8-3917] design design_1_DSP_reg_read_0_0 has port const[13] driven by constant 1
INFO: [Synth 8-3917] design design_1_DSP_reg_read_0_0 has port const[12] driven by constant 0
INFO: [Synth 8-3917] design design_1_DSP_reg_read_0_0 has port const[11] driven by constant 1
INFO: [Synth 8-3917] design design_1_DSP_reg_read_0_0 has port const[10] driven by constant 1
INFO: [Synth 8-3917] design design_1_DSP_reg_read_0_0 has port const[9] driven by constant 1
INFO: [Synth 8-3917] design design_1_DSP_reg_read_0_0 has port const[8] driven by constant 1
INFO: [Synth 8-3917] design design_1_DSP_reg_read_0_0 has port const[7] driven by constant 0
INFO: [Synth 8-3917] design design_1_DSP_reg_read_0_0 has port const[6] driven by constant 0
INFO: [Synth 8-3917] design design_1_DSP_reg_read_0_0 has port const[5] driven by constant 1
INFO: [Synth 8-3917] design design_1_DSP_reg_read_0_0 has port const[4] driven by constant 1
INFO: [Synth 8-3917] design design_1_DSP_reg_read_0_0 has port const[3] driven by constant 1
INFO: [Synth 8-3917] design design_1_DSP_reg_read_0_0 has port const[2] driven by constant 1
INFO: [Synth 8-3917] design design_1_DSP_reg_read_0_0 has port const[1] driven by constant 0
INFO: [Synth 8-3917] design design_1_DSP_reg_read_0_0 has port const[0] driven by constant 1
WARNING: [Synth 8-3331] design design_1_DSP_reg_read_0_0 has unconnected port freqXconst[13]
WARNING: [Synth 8-3331] design design_1_DSP_reg_read_0_0 has unconnected port freqXconst[12]
WARNING: [Synth 8-3331] design design_1_DSP_reg_read_0_0 has unconnected port freqXconst[11]
WARNING: [Synth 8-3331] design design_1_DSP_reg_read_0_0 has unconnected port freqXconst[10]
WARNING: [Synth 8-3331] design design_1_DSP_reg_read_0_0 has unconnected port freqXconst[9]
WARNING: [Synth 8-3331] design design_1_DSP_reg_read_0_0 has unconnected port freqXconst[8]
WARNING: [Synth 8-3331] design design_1_DSP_reg_read_0_0 has unconnected port freqXconst[7]
WARNING: [Synth 8-3331] design design_1_DSP_reg_read_0_0 has unconnected port freqXconst[6]
WARNING: [Synth 8-3331] design design_1_DSP_reg_read_0_0 has unconnected port freqXconst[5]
WARNING: [Synth 8-3331] design design_1_DSP_reg_read_0_0 has unconnected port freqXconst[4]
WARNING: [Synth 8-3331] design design_1_DSP_reg_read_0_0 has unconnected port freqXconst[3]
WARNING: [Synth 8-3331] design design_1_DSP_reg_read_0_0 has unconnected port freqXconst[2]
WARNING: [Synth 8-3331] design design_1_DSP_reg_read_0_0 has unconnected port freqXconst[1]
WARNING: [Synth 8-3331] design design_1_DSP_reg_read_0_0 has unconnected port freqXconst[0]
INFO: [Synth 8-3886] merging instance 'inst/deltaBuffer_reg[22]' (FDR_1) to 'inst/deltaBuffer_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/deltaBuffer_reg[23] )
INFO: [Synth 8-3332] Sequential element (inst/deltaBuffer_reg[23]) is unused and will be removed from module design_1_DSP_reg_read_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 758.781 ; gain = 476.922
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 787.922 ; gain = 506.063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 787.922 ; gain = 506.063
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 797.605 ; gain = 515.746
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 797.605 ; gain = 515.746
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 797.605 ; gain = 515.746
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 797.605 ; gain = 515.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 797.605 ; gain = 515.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 797.605 ; gain = 515.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 797.605 ; gain = 515.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+--------------------------+-----------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name               | RTL Name                    | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+--------------------------+-----------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|design_1_DSP_reg_read_0_0 | inst/freqXconstValid_reg[0] | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+--------------------------+-----------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |LUT1   |     2|
|2     |LUT2   |     1|
|3     |SRL16E |     1|
|4     |FDRE   |    42|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------------+------+
|      |Instance |Module       |Cells |
+------+---------+-------------+------+
|1     |top      |             |    46|
|2     |  inst   |DSP_reg_read |    45|
+------+---------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 797.605 ; gain = 515.746
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 14 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 797.605 ; gain = 191.371
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 797.605 ; gain = 515.746
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
56 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 810.891 ; gain = 541.188
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.runs/design_1_DSP_reg_read_0_0_synth_1/design_1_DSP_reg_read_0_0.dcp' has been generated.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'F:/Git/DigitalViolin/ZynqBoard/Zynq7020/Zynq7020.runs/design_1_DSP_reg_read_0_0_synth_1/design_1_DSP_reg_read_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_DSP_reg_read_0_0_utilization_synth.rpt -pb design_1_DSP_reg_read_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 810.891 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Oct  9 19:24:23 2018...
