--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml UART.twx UART.ncd -o UART.twr UART.pcf -ucf UART.ucf

Design file:              UART.ncd
Physical constraint file: UART.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
-------------+------------+------------+------------+------------+------------------+--------+
             |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source       | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
-------------+------------+------------+------------+------------+------------------+--------+
tx_data_in<0>|    1.210(R)|      SLOW  |   -0.281(R)|      SLOW  |clk_BUFGP         |   0.000|
tx_data_in<1>|    1.158(R)|      SLOW  |   -0.231(R)|      SLOW  |clk_BUFGP         |   0.000|
tx_data_in<2>|    1.421(R)|      SLOW  |   -0.480(R)|      SLOW  |clk_BUFGP         |   0.000|
tx_data_in<3>|    1.371(R)|      SLOW  |   -0.433(R)|      SLOW  |clk_BUFGP         |   0.000|
tx_data_in<4>|    2.074(R)|      SLOW  |   -0.991(R)|      FAST  |clk_BUFGP         |   0.000|
tx_data_in<5>|    2.033(R)|      SLOW  |   -0.934(R)|      FAST  |clk_BUFGP         |   0.000|
tx_data_in<6>|    0.927(R)|      SLOW  |   -0.023(R)|      SLOW  |clk_BUFGP         |   0.000|
tx_data_in<7>|    1.226(R)|      SLOW  |   -0.308(R)|      SLOW  |clk_BUFGP         |   0.000|
tx_switch    |    1.569(R)|      SLOW  |   -0.427(R)|      SLOW  |clk_BUFGP         |   0.000|
uart_rx      |    3.191(R)|      SLOW  |   -0.904(R)|      SLOW  |clk_BUFGP         |   0.000|
-------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
--------------+-----------------+------------+-----------------+------------+------------------+--------+
              |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination   |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
--------------+-----------------+------------+-----------------+------------+------------------+--------+
rx_data_out<0>|         7.579(R)|      SLOW  |         3.921(R)|      FAST  |clk_BUFGP         |   0.000|
rx_data_out<1>|         7.504(R)|      SLOW  |         3.903(R)|      FAST  |clk_BUFGP         |   0.000|
rx_data_out<2>|         7.579(R)|      SLOW  |         3.927(R)|      FAST  |clk_BUFGP         |   0.000|
rx_data_out<3>|         7.459(R)|      SLOW  |         3.892(R)|      FAST  |clk_BUFGP         |   0.000|
rx_data_out<4>|         7.433(R)|      SLOW  |         3.849(R)|      FAST  |clk_BUFGP         |   0.000|
rx_data_out<5>|         7.426(R)|      SLOW  |         3.843(R)|      FAST  |clk_BUFGP         |   0.000|
rx_data_out<6>|         7.360(R)|      SLOW  |         3.814(R)|      FAST  |clk_BUFGP         |   0.000|
rx_data_out<7>|         7.229(R)|      SLOW  |         3.719(R)|      FAST  |clk_BUFGP         |   0.000|
uart_tx       |         7.589(R)|      SLOW  |         3.990(R)|      FAST  |clk_BUFGP         |   0.000|
--------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.636|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sat Mar 14 13:22:37 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4571 MB



