$comment
	File created using the following command:
		vcd file adder_1_bit.msim.vcd -direction
$end
$date
	Thu Feb 28 10:51:09 2019
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module adder_1_bit_vlg_vec_tst $end
$var reg 1 ! a $end
$var reg 1 " b $end
$var reg 1 # cin $end
$var wire 1 $ cout $end
$var wire 1 % s $end

$scope module i1 $end
$var wire 1 & gnd $end
$var wire 1 ' vcc $end
$var wire 1 ( unknown $end
$var tri1 1 ) devclrn $end
$var tri1 1 * devpor $end
$var tri1 1 + devoe $end
$var wire 1 , ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 - a~input_o $end
$var wire 1 . b~input_o $end
$var wire 1 / cin~input_o $end
$var wire 1 0 s~0_combout $end
$var wire 1 1 cout~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
0&
1'
x(
1)
1*
1+
0,
0-
0.
0/
00
01
$end
#5000
1!
1-
10
1%
#10000
1"
0!
1.
0-
#15000
1!
1-
11
00
0%
1$
#20000
1#
0"
0!
1/
0.
0-
01
10
1%
0$
#25000
1!
1-
11
00
0%
1$
#30000
1"
0!
1.
0-
#35000
1!
1-
10
1%
#40000
0#
0"
0!
0/
0.
0-
01
00
0%
0$
#45000
1!
1-
10
1%
#50000
1"
0!
1.
0-
#55000
1!
1-
11
00
0%
1$
#60000
1#
0"
0!
1/
0.
0-
01
10
1%
0$
#65000
1!
1-
11
00
0%
1$
#70000
1"
0!
1.
0-
#75000
1!
1-
10
1%
#80000
