
//synthesis attribute PERIOD of int_drm_clock_90_buffered is "12 ns";
//synthesis attribute PERIOD of int_drm_clock_buffered is "12 ns";

//synthesis attribute PERIOD of int_input_drm_clock_buffered is "12 ns";
//synthesis attribute PERIOD of int_input_drm_clock_90_buffered is "12 ns";

//synthesis attribute PERIOD of int_logic_slow_clock_buffered is "100 ns";
