Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Tue Aug 27 14:57:52 2024
| Host         : Lolo running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_methodology -file printeo_methodology_drc_routed.rpt -pb printeo_methodology_drc_routed.pb -rpx printeo_methodology_drc_routed.rpx
| Design       : printeo
| Device       : xc7s50csga324-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 25
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 25         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on reset relative to the rising and/or falling clock edge(s) of gclk.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on an_0[0] relative to the rising and/or falling clock edge(s) of gclk.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on an_0[1] relative to the rising and/or falling clock edge(s) of gclk.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on an_0[2] relative to the rising and/or falling clock edge(s) of gclk.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on an_0[3] relative to the rising and/or falling clock edge(s) of gclk.
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on an_1[0] relative to the rising and/or falling clock edge(s) of gclk.
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on an_1[1] relative to the rising and/or falling clock edge(s) of gclk.
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on an_1[2] relative to the rising and/or falling clock edge(s) of gclk.
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on an_1[3] relative to the rising and/or falling clock edge(s) of gclk.
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on sseg_0[0] relative to the rising and/or falling clock edge(s) of gclk.
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on sseg_0[1] relative to the rising and/or falling clock edge(s) of gclk.
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on sseg_0[2] relative to the rising and/or falling clock edge(s) of gclk.
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on sseg_0[3] relative to the rising and/or falling clock edge(s) of gclk.
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on sseg_0[4] relative to the rising and/or falling clock edge(s) of gclk.
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on sseg_0[5] relative to the rising and/or falling clock edge(s) of gclk.
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on sseg_0[6] relative to the rising and/or falling clock edge(s) of gclk.
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on sseg_0[7] relative to the rising and/or falling clock edge(s) of gclk.
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on sseg_1[0] relative to the rising and/or falling clock edge(s) of gclk.
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on sseg_1[1] relative to the rising and/or falling clock edge(s) of gclk.
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on sseg_1[2] relative to the rising and/or falling clock edge(s) of gclk.
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on sseg_1[3] relative to the rising and/or falling clock edge(s) of gclk.
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on sseg_1[4] relative to the rising and/or falling clock edge(s) of gclk.
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on sseg_1[5] relative to the rising and/or falling clock edge(s) of gclk.
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on sseg_1[6] relative to the rising and/or falling clock edge(s) of gclk.
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on sseg_1[7] relative to the rising and/or falling clock edge(s) of gclk.
Related violations: <none>


