verilog xil_defaultlib --include "../../../../20240620_Microblaze_GPIO_MyIP.gen/sources_1/bd/design_1/ipshared/d0f7" --include "../../../../20240620_Microblaze_GPIO_MyIP.gen/sources_1/bd/design_1/ipshared/ec67/hdl" \
"../../../bd/design_1/ip/design_1_lmb_bram_0/sim/design_1_lmb_bram_0.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_clk_wiz.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.v" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../bd/design_1/sim/design_1.v" \
"../../../bd/design_1/ipshared/522f/axi_lite_led_fnd.srcs/sources_1/imports/hdl/axi4_lite_test_ip_v1_0_S00_AXI.v" \
"../../../bd/design_1/ipshared/522f/axi_lite_led_fnd.srcs/sources_1/imports/hdl/axi4_lite_test_ip_v1_0.v" \
"../../../bd/design_1/ip/design_1_axi4_lite_test_ip_v1_0_0/sim/design_1_axi4_lite_test_ip_v1_0_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
