- 15th International Conference on High-Performance Computer Architecture (HPCA-15 2009), 14-18 February 2009, Raleigh, North Carolina, USA. IEEE Computer Society 2009, ISBN 978-1-4244-2932-5

## Keynote Session I

- [Prith Banerjee](http://dblp2.uni-trier.de/pers/hd/b/Banerjee:Prith):
  An intelligent IT infrastructure for the future. 3-4

## Best Paper Nominees

- [Eiman Ebrahimi](http://dblp2.uni-trier.de/pers/hd/e/Ebrahimi:Eiman), [Onur Mutlu](http://dblp2.uni-trier.de/pers/hd/m/Mutlu:Onur), [Yale N. Patt](http://dblp2.uni-trier.de/pers/hd/p/Patt:Yale_N=):
  **Techniques for bandwidth-efficient prefetching of linked data structures in hybrid prefetching systems**. 7-17

- [Vijay Janapa Reddi](http://dblp2.uni-trier.de/pers/hd/r/Reddi:Vijay_Janapa), [Meeta Sharma Gupta](http://dblp2.uni-trier.de/pers/hd/g/Gupta:Meeta_Sharma), [Glenn H. Holloway](http://dblp2.uni-trier.de/pers/hd/h/Holloway:Glenn_H=), [Gu-Yeon Wei](http://dblp2.uni-trier.de/pers/hd/w/Wei:Gu=Yeon), [Michael D. Smith](http://dblp2.uni-trier.de/pers/hd/s/Smith:Michael_D=), [David M. Brooks](http://dblp2.uni-trier.de/pers/hd/b/Brooks:David_M=):
  Voltage emergency prediction: Using signatures to reduce operating margins. 18-29

- [Yi Xu](http://dblp2.uni-trier.de/pers/hd/x/Xu:Yi), [Yu Du](http://dblp2.uni-trier.de/pers/hd/d/Du:Yu), [Bo Zhao](http://dblp2.uni-trier.de/pers/hd/z/Zhao:Bo), [Xiuyi Zhou](http://dblp2.uni-trier.de/pers/hd/z/Zhou:Xiuyi), [Youtao Zhang](http://dblp2.uni-trier.de/pers/hd/z/Zhang:Youtao), [Jun Yang](http://dblp2.uni-trier.de/pers/hd/y/Yang_0002:Jun):
  A low-radix and low-diameter 3D interconnection network design. 30-42

## Multicore Cache Architectures

- [Moinuddin K. Qureshi](http://dblp2.uni-trier.de/pers/hd/q/Qureshi:Moinuddin_K=):
  **Adaptive Spill-Receive for robust high-performance caching in CMPs**. 45-54

- [Sangmin Seo](http://dblp2.uni-trier.de/pers/hd/s/Seo:Sangmin), [Jaejin Lee](http://dblp2.uni-trier.de/pers/hd/l/Lee:Jaejin), [Zehra Sura](http://dblp2.uni-trier.de/pers/hd/s/Sura:Zehra):
  **Design and implementation of software-managed caches for multicores with local memory**. 55-66

- [Niket Agarwal](http://dblp2.uni-trier.de/pers/hd/a/Agarwal:Niket), [Li-Shiuan Peh](http://dblp2.uni-trier.de/pers/hd/p/Peh:Li=Shiuan), [Niraj K. Jha](http://dblp2.uni-trier.de/pers/hd/j/Jha:Niraj_K=):
  **In-Network Snoop Ordering (INSO): Snoopy coherence on unordered interconnects**. 67-78

- [Thomas F. Wenisch](http://dblp2.uni-trier.de/pers/hd/w/Wenisch:Thomas_F=), [Michael Ferdman](http://dblp2.uni-trier.de/pers/hd/f/Ferdman:Michael), [Anastasia Ailamaki](http://dblp2.uni-trier.de/pers/hd/a/Ailamaki:Anastasia), [Babak Falsafi](http://dblp2.uni-trier.de/pers/hd/f/Falsafi:Babak), [Andreas Moshovos](http://dblp2.uni-trier.de/pers/hd/m/Moshovos:Andreas):
  **Practical off-chip meta-data for temporal memory streaming**. 79-90

## Reliability

- [Xin Fu](http://dblp2.uni-trier.de/pers/hd/f/Fu:Xin), [Tao Li](http://dblp2.uni-trier.de/pers/hd/l/Li:Tao), [José A. B. Fortes](http://dblp2.uni-trier.de/pers/hd/f/Fortes:Jos=eacute=_A=_B=):
  Soft error vulnerability aware process variation mitigation. 93-104

- [Man-Lap Li](http://dblp2.uni-trier.de/pers/hd/l/Li:Man=Lap), [Pradeep Ramachandran](http://dblp2.uni-trier.de/pers/hd/r/Ramachandran:Pradeep), [Ulya R. Karpuzcu](http://dblp2.uni-trier.de/pers/hd/k/Karpuzcu:Ulya_R=), [Siva Kumar Sastry Hari](http://dblp2.uni-trier.de/pers/hd/h/Hari:Siva_Kumar_Sastry), [Sarita V. Adve](http://dblp2.uni-trier.de/pers/hd/a/Adve:Sarita_V=):
  Accurate microarchitecture-level fault modeling for studying hardware faults. 105-116

- [Vilas Sridharan](http://dblp2.uni-trier.de/pers/hd/s/Sridharan:Vilas), [David R. Kaeli](http://dblp2.uni-trier.de/pers/hd/k/Kaeli:David_R=):
  Eliminating microarchitectural dependency from Architectural Vulnerability. 117-128

- [Lide Duan](http://dblp2.uni-trier.de/pers/hd/d/Duan:Lide), [Bin Li](http://dblp2.uni-trier.de/pers/hd/l/Li:Bin), [Lu Peng](http://dblp2.uni-trier.de/pers/hd/p/Peng:Lu):
  Versatile prediction and fast estimation of Architectural Vulnerability Factor from processor performance metrics. 129-140

## Panel

- [Mark D. Hill](http://dblp2.uni-trier.de/pers/hd/h/Hill:Mark_D=):
  Opportunities beyond single-core microprocessors. 143-144

## Keynote II

- [Yale N. Patt](http://dblp2.uni-trier.de/pers/hd/p/Patt:Yale_N=):
  Multi-core demands multi-interfaces. 147-148

## On-Chip Networks-I

- [George Michelogiannakis](http://dblp2.uni-trier.de/pers/hd/m/Michelogiannakis:George), [James D. Balfour](http://dblp2.uni-trier.de/pers/hd/b/Balfour:James_D=), [William J. Dally](http://dblp2.uni-trier.de/pers/hd/d/Dally:William_J=):
  Elastic-buffer flow control for on-chip networks. 151-162

- [Boris Grot](http://dblp2.uni-trier.de/pers/hd/g/Grot:Boris), [Joel Hestness](http://dblp2.uni-trier.de/pers/hd/h/Hestness:Joel), [Stephen W. Keckler](http://dblp2.uni-trier.de/pers/hd/k/Keckler:Stephen_W=), [Onur Mutlu](http://dblp2.uni-trier.de/pers/hd/m/Mutlu:Onur):
  Express Cube Topologies for on-Chip Interconnects. 163-174

- [Reetuparna Das](http://dblp2.uni-trier.de/pers/hd/d/Das:Reetuparna), [Soumya Eachempati](http://dblp2.uni-trier.de/pers/hd/e/Eachempati:Soumya), [Asit K. Mishra](http://dblp2.uni-trier.de/pers/hd/m/Mishra:Asit_K=), [Narayanan Vijaykrishnan](http://dblp2.uni-trier.de/pers/hd/v/Vijaykrishnan:Narayanan), [Chita R. Das](http://dblp2.uni-trier.de/pers/hd/d/Das:Chita_R=):
  Design and evaluation of a hierarchical on-chip interconnect for next-generation CMPs. 175-186

## Processor Microarchitecture-I

- [Hashem Hashemi Najaf-abadi](http://dblp2.uni-trier.de/pers/hd/n/Najaf=abadi:Hashem_Hashemi), [Eric Rotenberg](http://dblp2.uni-trier.de/pers/hd/r/Rotenberg:Eric):
  Architectural Contesting. 189-200

- [Mark Stephenson](http://dblp2.uni-trier.de/pers/hd/s/Stephenson:Mark), [Lixin Zhang](http://dblp2.uni-trier.de/pers/hd/z/Zhang:Lixin), [Ram Rangan](http://dblp2.uni-trier.de/pers/hd/r/Rangan:Ram):
  Lightweight predication support for out of order processors. 201-212

- [Brian Greskamp](http://dblp2.uni-trier.de/pers/hd/g/Greskamp:Brian), [Lu Wan](http://dblp2.uni-trier.de/pers/hd/w/Wan:Lu), [Ulya R. Karpuzcu](http://dblp2.uni-trier.de/pers/hd/k/Karpuzcu:Ulya_R=), [Jeffrey J. Cook](http://dblp2.uni-trier.de/pers/hd/c/Cook:Jeffrey_J=), [Josep Torrellas](http://dblp2.uni-trier.de/pers/hd/t/Torrellas:Josep), [Deming Chen](http://dblp2.uni-trier.de/pers/hd/c/Chen:Deming), [Craig B. Zilles](http://dblp2.uni-trier.de/pers/hd/z/Zilles:Craig_B=):
  Blueshift: Designing processors for timing speculation from the ground up. 213-224

## NUCA and 3D Stacked Memory Hierarchies

- [Mainak Chaudhuri](http://dblp2.uni-trier.de/pers/hd/c/Chaudhuri:Mainak):
  **PageNUCA: Selected policies for page-grain locality management in large shared chip-multiprocessor caches**. 227-238

- [Guangyu Sun](http://dblp2.uni-trier.de/pers/hd/s/Sun:Guangyu), [Xiangyu Dong](http://dblp2.uni-trier.de/pers/hd/d/Dong:Xiangyu), [Yuan Xie](http://dblp2.uni-trier.de/pers/hd/x/Xie_0001:Yuan), [Jian Li](http://dblp2.uni-trier.de/pers/hd/l/Li:Jian), [Yiran Chen](http://dblp2.uni-trier.de/pers/hd/c/Chen:Yiran):
  **A novel architecture of the 3D stacked MRAM L2 cache for CMPs**. 239-249

- [Manu Awasthi](http://dblp2.uni-trier.de/pers/hd/a/Awasthi:Manu), [Kshitij Sudan](http://dblp2.uni-trier.de/pers/hd/s/Sudan:Kshitij), [Rajeev Balasubramonian](http://dblp2.uni-trier.de/pers/hd/b/Balasubramonian:Rajeev), [John B. Carter](http://dblp2.uni-trier.de/pers/hd/c/Carter:John_B=):
  **Dynamic hardware-assisted software-controlled page placement to manage capacity allocation and sharing within large caches**. 250-261

- [Niti Madan](http://dblp2.uni-trier.de/pers/hd/m/Madan:Niti), [Li Zhao](http://dblp2.uni-trier.de/pers/hd/z/Zhao:Li), [Naveen Muralimanohar](http://dblp2.uni-trier.de/pers/hd/m/Muralimanohar:Naveen), [Aniruddha N. Udipi](http://dblp2.uni-trier.de/pers/hd/u/Udipi:Aniruddha_N=), [Rajeev Balasubramonian](http://dblp2.uni-trier.de/pers/hd/b/Balasubramonian:Rajeev), [Ravishankar Iyer](http://dblp2.uni-trier.de/pers/hd/i/Iyer:Ravishankar), [Srihari Makineni](http://dblp2.uni-trier.de/pers/hd/m/Makineni:Srihari), [Donald Newell](http://dblp2.uni-trier.de/pers/hd/n/Newell:Donald):
  Optimizing communication and capacity in a 3D stacked reconfigurable cache hierarchy. 262-274

## Power/Performance-Efficient Architectures and Accelerators

- [Sami Yehia](http://dblp2.uni-trier.de/pers/hd/y/Yehia:Sami), [Sylvain Girbal](http://dblp2.uni-trier.de/pers/hd/g/Girbal:Sylvain), [Hugues Berry](http://dblp2.uni-trier.de/pers/hd/b/Berry:Hugues), [Olivier Temam](http://dblp2.uni-trier.de/pers/hd/t/Temam:Olivier):
  Reconciling specialization and flexibility through compound circuits. 277-288

- [Michael D. Powell](http://dblp2.uni-trier.de/pers/hd/p/Powell:Michael_D=), [Arijit Biswas](http://dblp2.uni-trier.de/pers/hd/b/Biswas:Arijit), [Joel S. Emer](http://dblp2.uni-trier.de/pers/hd/e/Emer:Joel_S=), [Shubhendu S. Mukherjee](http://dblp2.uni-trier.de/pers/hd/m/Mukherjee:Shubhendu_S=), [Basit R. Sheikh](http://dblp2.uni-trier.de/pers/hd/s/Sheikh:Basit_R=), [Shrirang M. Yardi](http://dblp2.uni-trier.de/pers/hd/y/Yardi:Shrirang_M=):
  CAMP: A technique to estimate per-structure power at run-time using a few simple parameters. 289-300

- [Sebastian Herbert](http://dblp2.uni-trier.de/pers/hd/h/Herbert:Sebastian), [Diana Marculescu](http://dblp2.uni-trier.de/pers/hd/m/Marculescu:Diana):
  Variation-aware dynamic voltage/frequency scaling. 301-312

- [Kevin Fan](http://dblp2.uni-trier.de/pers/hd/f/Fan:Kevin), [Manjunath Kudlur](http://dblp2.uni-trier.de/pers/hd/k/Kudlur:Manjunath), [Ganesh S. Dasika](http://dblp2.uni-trier.de/pers/hd/d/Dasika:Ganesh_S=), [Scott A. Mahlke](http://dblp2.uni-trier.de/pers/hd/m/Mahlke:Scott_A=):
  Bridging the computation gap between programmable processors and hardwired accelerators. 313-322

## Industrial Perspectives Panel

- [Parthasarathy Ranganathan](http://dblp2.uni-trier.de/pers/hd/r/Ranganathan:Parthasarathy):
  Industrial perspectives panel. 325-326

## Performance Modeling and Analysis

- [Xi E. Chen](http://dblp2.uni-trier.de/pers/hd/c/Chen:Xi_E=), [Tor M. Aamodt](http://dblp2.uni-trier.de/pers/hd/a/Aamodt:Tor_M=):
  A first-order fine-grained multithreaded throughput model. 329-340

- [Amit Kumar](http://dblp2.uni-trier.de/pers/hd/k/Kumar_0008:Amit), [Ram Huggahalli](http://dblp2.uni-trier.de/pers/hd/h/Huggahalli:Ram), [Srihari Makineni](http://dblp2.uni-trier.de/pers/hd/m/Makineni:Srihari):
  Characterization of Direct Cache Access on multi-core systems and 10GbE. 341-352

## On-Chip Networks-II

- [Pablo Abad Fidalgo](http://dblp2.uni-trier.de/pers/hd/f/Fidalgo:Pablo_Abad), [Valentin Puente](http://dblp2.uni-trier.de/pers/hd/p/Puente:Valentin), [José-Ángel Gregorio](http://dblp2.uni-trier.de/pers/hd/g/Gregorio:Jos=eacute===Aacute=ngel):
  MRR: Enabling fully adaptive multicast routing for CMP interconnection networks. 355-366

- [Hiroki Matsutani](http://dblp2.uni-trier.de/pers/hd/m/Matsutani:Hiroki), [Michihiro Koibuchi](http://dblp2.uni-trier.de/pers/hd/k/Koibuchi:Michihiro), [Hideharu Amano](http://dblp2.uni-trier.de/pers/hd/a/Amano:Hideharu), [Tsutomu Yoshinaga](http://dblp2.uni-trier.de/pers/hd/y/Yoshinaga:Tsutomu):
  Prediction router: Yet another low latency on-chip router architecture. 367-378

## Security, Verification, and Validation

- [Yunji Chen](http://dblp2.uni-trier.de/pers/hd/c/Chen:Yunji), [Yi Lv](http://dblp2.uni-trier.de/pers/hd/l/Lv:Yi), [Weiwu Hu](http://dblp2.uni-trier.de/pers/hd/h/Hu:Weiwu), [Tianshi Chen](http://dblp2.uni-trier.de/pers/hd/c/Chen:Tianshi), [Haihua Shen](http://dblp2.uni-trier.de/pers/hd/s/Shen:Haihua), [Pengyu Wang](http://dblp2.uni-trier.de/pers/hd/w/Wang:Pengyu), [Hong Pan](http://dblp2.uni-trier.de/pers/hd/p/Pan:Hong):
  Fast complete memory consistency verification. 381-392

- [Jingfei Kong](http://dblp2.uni-trier.de/pers/hd/k/Kong:Jingfei), [Onur Aciiçmez](http://dblp2.uni-trier.de/pers/hd/a/Acii=ccedil=mez:Onur), [Jean-Pierre Seifert](http://dblp2.uni-trier.de/pers/hd/s/Seifert:Jean=Pierre), [Huiyang Zhou](http://dblp2.uni-trier.de/pers/hd/z/Zhou:Huiyang):
  Hardware-software integrated approaches to defend against software cache-based side channel attacks. 393-404

- [Andrew DeOrio](http://dblp2.uni-trier.de/pers/hd/d/DeOrio:Andrew), [Ilya Wagner](http://dblp2.uni-trier.de/pers/hd/w/Wagner:Ilya), [Valeria Bertacco](http://dblp2.uni-trier.de/pers/hd/b/Bertacco:Valeria):
  Dacota: Post-silicon validation of the memory subsystem in multi-core designs. 405-416

## Processor Microarchitecture-II

- [Samantika Subramaniam](http://dblp2.uni-trier.de/pers/hd/s/Subramaniam:Samantika), [Anne Bracy](http://dblp2.uni-trier.de/pers/hd/b/Bracy:Anne), [Hong Wang](http://dblp2.uni-trier.de/pers/hd/w/Wang_0003:Hong), [Gabriel H. Loh](http://dblp2.uni-trier.de/pers/hd/l/Loh:Gabriel_H=):
  Criticality-based optimizations for efficient load processing. 419-430

- [Andrew D. Hilton](http://dblp2.uni-trier.de/pers/hd/h/Hilton:Andrew_D=), [Santosh Nagarakatte](http://dblp2.uni-trier.de/pers/hd/n/Nagarakatte:Santosh), [Amir Roth](http://dblp2.uni-trier.de/pers/hd/r/Roth:Amir):
  **iCFP: Tolerating all-level cache misses in in-order processors**. 431-442

- [Ibrahim Hur](http://dblp2.uni-trier.de/pers/hd/h/Hur:Ibrahim), [Calvin Lin](http://dblp2.uni-trier.de/pers/hd/l/Lin:Calvin):
  **Feedback mechanisms for improving probabilistic memory prefetching**. 443-454