<stg><name>pooling2d_large_cl_nopad_pad_me<ap_fixed,ap_fixed,config8></name>


<trans_list>

<trans id="232" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="233" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln484" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="235" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="236" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="238" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="239" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="240" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="241" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="243" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln498_2" val="1"/>
<literal name="icmp_ln500" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="264" from="10" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln500" val="1"/>
<literal name="icmp_ln522" val="0"/>
</and_exp><and_exp><literal name="and_ln498_2" val="0"/>
<literal name="icmp_ln522" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="267" from="10" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln500" val="1"/>
<literal name="icmp_ln522" val="1"/>
<literal name="icmp_ln526" val="0"/>
</and_exp><and_exp><literal name="and_ln498_2" val="0"/>
<literal name="icmp_ln522" val="1"/>
<literal name="icmp_ln526" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="270" from="10" to="30">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln500" val="1"/>
<literal name="icmp_ln522" val="1"/>
<literal name="icmp_ln526" val="1"/>
</and_exp><and_exp><literal name="and_ln498_2" val="0"/>
<literal name="icmp_ln522" val="1"/>
<literal name="icmp_ln526" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="245" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="246" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="247" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="248" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="249" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="250" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="251" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="252" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="19" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln512" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="263" from="19" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln512" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="255" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="256" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="257" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="258" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="259" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="260" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="261" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="262" from="27" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="266" from="28" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="269" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="271" from="30" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:0  call void (...)* @_ssdm_op_SpecInterface(i32* %res_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:1  call void (...)* @_ssdm_op_SpecInterface(i32* %data_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0">
<![CDATA[
codeRepl:2  br label %.preheader57

]]></Node>
<StgValue><ssdm name="br_ln484"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
.preheader57:0  %i_ih_0 = phi i12 [ 0, %codeRepl ], [ %i_ih, %6 ]

]]></Node>
<StgValue><ssdm name="i_ih_0"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader57:1  %icmp_ln484 = icmp eq i12 %i_ih_0, -1016

]]></Node>
<StgValue><ssdm name="icmp_ln484"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader57:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3080, i64 3080, i64 3080)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader57:3  %i_ih = add i12 %i_ih_0, 1

]]></Node>
<StgValue><ssdm name="i_ih"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader57:4  br i1 %icmp_ln484, label %7, label %.preheader56.0

]]></Node>
<StgValue><ssdm name="br_ln484"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln484" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader56.0:0  %tmp_V_65 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %data_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_65"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln484" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln542"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="41" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader56.0:1  %tmp_V_66 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %data_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_66"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="42" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader56.0:2  %tmp_V_67 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %data_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_67"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="43" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader56.0:3  %tmp_V_68 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %data_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_68"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="44" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader56.0:4  %tmp_V_69 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %data_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_69"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="45" st_id="7" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader56.0:5  %tmp_V_70 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %data_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_70"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="46" st_id="8" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader56.0:6  %tmp_V_71 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %data_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_71"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="47" st_id="9" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader56.0:7  %tmp_V_72 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %data_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_72"/></StgValue>
</operation>

<operation id="48" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1024" op_0_bw="1024">
<![CDATA[
.preheader56.0:8  %layer_in_V_23_load = load i1024* @layer_in_V_23, align 16

]]></Node>
<StgValue><ssdm name="layer_in_V_23_load"/></StgValue>
</operation>

<operation id="49" st_id="9" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1024" op_0_bw="1024" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="1024" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32">
<![CDATA[
.preheader56.0:9  %call_ret = call fastcc i1024 @"cnnshift_arr<ap_fixed,ap_fixed<32,16,5,3,0>,config8>"(i32 %tmp_V_65, i32 %tmp_V_66, i32 %tmp_V_67, i32 %tmp_V_68, i32 %tmp_V_69, i32 %tmp_V_70, i32 %tmp_V_71, i32 %tmp_V_72, i1024 %layer_in_V_23_load)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="50" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="1024" op_1_bw="1024" op_2_bw="1024">
<![CDATA[
.preheader56.0:10  store i1024 %call_ret, i1024* @layer_in_V_23, align 16

]]></Node>
<StgValue><ssdm name="store_ln491"/></StgValue>
</operation>

<operation id="51" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32">
<![CDATA[
.preheader56.0:11  %sX_load = load i32* @sX, align 4

]]></Node>
<StgValue><ssdm name="sX_load"/></StgValue>
</operation>

<operation id="52" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader56.0:12  %icmp_ln498 = icmp eq i32 %sX_load, 1

]]></Node>
<StgValue><ssdm name="icmp_ln498"/></StgValue>
</operation>

<operation id="53" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32">
<![CDATA[
.preheader56.0:13  %sY_load = load i32* @sY, align 4

]]></Node>
<StgValue><ssdm name="sY_load"/></StgValue>
</operation>

<operation id="54" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader56.0:14  %icmp_ln498_1 = icmp eq i32 %sY_load, 1

]]></Node>
<StgValue><ssdm name="icmp_ln498_1"/></StgValue>
</operation>

<operation id="55" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32">
<![CDATA[
.preheader56.0:15  %pY_load = load i32* @pY, align 4

]]></Node>
<StgValue><ssdm name="pY_load"/></StgValue>
</operation>

<operation id="56" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader56.0:16  %icmp_ln498_2 = icmp sgt i32 %pY_load, 0

]]></Node>
<StgValue><ssdm name="icmp_ln498_2"/></StgValue>
</operation>

<operation id="57" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32">
<![CDATA[
.preheader56.0:17  %pX_load = load i32* @pX, align 4

]]></Node>
<StgValue><ssdm name="pX_load"/></StgValue>
</operation>

<operation id="58" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader56.0:18  %icmp_ln498_3 = icmp sgt i32 %pX_load, 0

]]></Node>
<StgValue><ssdm name="icmp_ln498_3"/></StgValue>
</operation>

<operation id="59" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader56.0:19  %and_ln498 = and i1 %icmp_ln498, %icmp_ln498_1

]]></Node>
<StgValue><ssdm name="and_ln498"/></StgValue>
</operation>

<operation id="60" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader56.0:20  %and_ln498_1 = and i1 %icmp_ln498_2, %icmp_ln498_3

]]></Node>
<StgValue><ssdm name="and_ln498_1"/></StgValue>
</operation>

<operation id="61" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader56.0:21  %and_ln498_2 = and i1 %and_ln498_1, %and_ln498

]]></Node>
<StgValue><ssdm name="and_ln498_2"/></StgValue>
</operation>

<operation id="62" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader56.0:22  br i1 %and_ln498_2, label %.preheader.preheader, label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln498"/></StgValue>
</operation>

<operation id="63" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln498_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln500"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="64" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln498_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader:0  %i1_0 = phi i4 [ %i1, %hls_label_19_end ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i1_0"/></StgValue>
</operation>

<operation id="65" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln498_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:1  %icmp_ln500 = icmp eq i4 %i1_0, -8

]]></Node>
<StgValue><ssdm name="icmp_ln500"/></StgValue>
</operation>

<operation id="66" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln498_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_92 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty_92"/></StgValue>
</operation>

<operation id="67" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln498_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:3  %i1 = add i4 %i1_0, 1

]]></Node>
<StgValue><ssdm name="i1"/></StgValue>
</operation>

<operation id="68" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln498_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln500, label %.loopexit.loopexit, label %hls_label_19_begin

]]></Node>
<StgValue><ssdm name="br_ln500"/></StgValue>
</operation>

<operation id="69" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln498_2" val="1"/>
<literal name="icmp_ln500" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="1024" op_0_bw="1024" op_1_bw="0">
<![CDATA[
hls_label_19_begin:1  %layer_in_V_23_load_1 = load i1024* @layer_in_V_23, align 16

]]></Node>
<StgValue><ssdm name="layer_in_V_23_load_1"/></StgValue>
</operation>

<operation id="70" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln498_2" val="1"/>
<literal name="icmp_ln500" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="3" op_0_bw="4">
<![CDATA[
hls_label_19_begin:2  %empty_93 = trunc i4 %i1_0 to i3

]]></Node>
<StgValue><ssdm name="empty_93"/></StgValue>
</operation>

<operation id="71" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln498_2" val="1"/>
<literal name="icmp_ln500" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="8" op_1_bw="3" op_2_bw="5">
<![CDATA[
hls_label_19_begin:3  %tmp_2 = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %empty_93, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="72" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln498_2" val="1"/>
<literal name="icmp_ln500" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_19_begin:4  %empty_94 = or i8 %tmp_2, 31

]]></Node>
<StgValue><ssdm name="empty_94"/></StgValue>
</operation>

<operation id="73" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln498_2" val="1"/>
<literal name="icmp_ln500" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_19_begin:5  %icmp_ln203 = icmp ugt i8 %tmp_2, %empty_94

]]></Node>
<StgValue><ssdm name="icmp_ln203"/></StgValue>
</operation>

<operation id="74" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln498_2" val="1"/>
<literal name="icmp_ln500" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="11" op_0_bw="8">
<![CDATA[
hls_label_19_begin:6  %zext_ln203 = zext i8 %tmp_2 to i11

]]></Node>
<StgValue><ssdm name="zext_ln203"/></StgValue>
</operation>

<operation id="75" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln498_2" val="1"/>
<literal name="icmp_ln500" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="11" op_0_bw="8">
<![CDATA[
hls_label_19_begin:7  %zext_ln203_1 = zext i8 %empty_94 to i11

]]></Node>
<StgValue><ssdm name="zext_ln203_1"/></StgValue>
</operation>

<operation id="76" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln498_2" val="1"/>
<literal name="icmp_ln500" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1024" op_0_bw="1024" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_19_begin:8  %tmp_1 = call i1024 @llvm.part.select.i1024(i1024 %layer_in_V_23_load_1, i32 1023, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="77" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln498_2" val="1"/>
<literal name="icmp_ln500" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_19_begin:9  %sub_ln203 = sub i11 %zext_ln203, %zext_ln203_1

]]></Node>
<StgValue><ssdm name="sub_ln203"/></StgValue>
</operation>

<operation id="78" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln498_2" val="1"/>
<literal name="icmp_ln500" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_19_begin:10  %xor_ln203_1 = xor i11 %zext_ln203, 1023

]]></Node>
<StgValue><ssdm name="xor_ln203_1"/></StgValue>
</operation>

<operation id="79" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln498_2" val="1"/>
<literal name="icmp_ln500" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_19_begin:11  %sub_ln203_1 = sub i11 %zext_ln203_1, %zext_ln203

]]></Node>
<StgValue><ssdm name="sub_ln203_1"/></StgValue>
</operation>

<operation id="80" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln498_2" val="1"/>
<literal name="icmp_ln500" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
hls_label_19_begin:12  %select_ln203 = select i1 %icmp_ln203, i11 %sub_ln203, i11 %sub_ln203_1

]]></Node>
<StgValue><ssdm name="select_ln203"/></StgValue>
</operation>

<operation id="81" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln498_2" val="1"/>
<literal name="icmp_ln500" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="1024" op_0_bw="1" op_1_bw="1024" op_2_bw="1024">
<![CDATA[
hls_label_19_begin:13  %select_ln203_1 = select i1 %icmp_ln203, i1024 %tmp_1, i1024 %layer_in_V_23_load_1

]]></Node>
<StgValue><ssdm name="select_ln203_1"/></StgValue>
</operation>

<operation id="82" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln498_2" val="1"/>
<literal name="icmp_ln500" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
hls_label_19_begin:14  %select_ln203_2 = select i1 %icmp_ln203, i11 %xor_ln203_1, i11 %zext_ln203

]]></Node>
<StgValue><ssdm name="select_ln203_2"/></StgValue>
</operation>

<operation id="83" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln498_2" val="1"/>
<literal name="icmp_ln500" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_19_begin:15  %sub_ln203_2 = sub i11 1023, %select_ln203

]]></Node>
<StgValue><ssdm name="sub_ln203_2"/></StgValue>
</operation>

<operation id="84" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln498_2" val="1"/>
<literal name="icmp_ln500" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_19_begin:22  %xor_ln203 = xor i4 %i1_0, -8

]]></Node>
<StgValue><ssdm name="xor_ln203"/></StgValue>
</operation>

<operation id="85" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln498_2" val="1"/>
<literal name="icmp_ln500" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="1024" op_0_bw="1024" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_19_begin:28  %tmp_5 = call i1024 @llvm.part.select.i1024(i1024 %layer_in_V_23_load_1, i32 1023, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="86" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln498_2" val="1"/>
<literal name="icmp_ln500" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="10" op_0_bw="10" op_1_bw="1" op_2_bw="4" op_3_bw="5">
<![CDATA[
hls_label_19_begin:42  %tmp_4 = call i10 @_ssdm_op_BitConcatenate.i10.i1.i4.i5(i1 true, i4 %i1_0, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="87" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln498_2" val="1"/>
<literal name="icmp_ln500" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_19_begin:43  %empty_96 = or i10 %tmp_4, 31

]]></Node>
<StgValue><ssdm name="empty_96"/></StgValue>
</operation>

<operation id="88" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln498_2" val="1"/>
<literal name="icmp_ln500" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_19_begin:44  %icmp_ln203_2 = icmp ugt i10 %tmp_4, %empty_96

]]></Node>
<StgValue><ssdm name="icmp_ln203_2"/></StgValue>
</operation>

<operation id="89" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln498_2" val="1"/>
<literal name="icmp_ln500" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="11" op_0_bw="10">
<![CDATA[
hls_label_19_begin:45  %zext_ln203_8 = zext i10 %tmp_4 to i11

]]></Node>
<StgValue><ssdm name="zext_ln203_8"/></StgValue>
</operation>

<operation id="90" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln498_2" val="1"/>
<literal name="icmp_ln500" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="11" op_0_bw="10">
<![CDATA[
hls_label_19_begin:46  %zext_ln203_9 = zext i10 %empty_96 to i11

]]></Node>
<StgValue><ssdm name="zext_ln203_9"/></StgValue>
</operation>

<operation id="91" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln498_2" val="1"/>
<literal name="icmp_ln500" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="1024" op_0_bw="1024" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_19_begin:47  %tmp_6 = call i1024 @llvm.part.select.i1024(i1024 %layer_in_V_23_load_1, i32 1023, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="92" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln498_2" val="1"/>
<literal name="icmp_ln500" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_19_begin:48  %sub_ln203_6 = sub i11 %zext_ln203_8, %zext_ln203_9

]]></Node>
<StgValue><ssdm name="sub_ln203_6"/></StgValue>
</operation>

<operation id="93" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln498_2" val="1"/>
<literal name="icmp_ln500" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_19_begin:49  %xor_ln203_3 = xor i11 %zext_ln203_8, 1023

]]></Node>
<StgValue><ssdm name="xor_ln203_3"/></StgValue>
</operation>

<operation id="94" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln498_2" val="1"/>
<literal name="icmp_ln500" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_19_begin:50  %sub_ln203_7 = sub i11 %zext_ln203_9, %zext_ln203_8

]]></Node>
<StgValue><ssdm name="sub_ln203_7"/></StgValue>
</operation>

<operation id="95" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln498_2" val="1"/>
<literal name="icmp_ln500" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
hls_label_19_begin:51  %select_ln203_6 = select i1 %icmp_ln203_2, i11 %sub_ln203_6, i11 %sub_ln203_7

]]></Node>
<StgValue><ssdm name="select_ln203_6"/></StgValue>
</operation>

<operation id="96" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln498_2" val="1"/>
<literal name="icmp_ln500" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="1024" op_0_bw="1" op_1_bw="1024" op_2_bw="1024">
<![CDATA[
hls_label_19_begin:52  %select_ln203_7 = select i1 %icmp_ln203_2, i1024 %tmp_6, i1024 %layer_in_V_23_load_1

]]></Node>
<StgValue><ssdm name="select_ln203_7"/></StgValue>
</operation>

<operation id="97" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln498_2" val="1"/>
<literal name="icmp_ln500" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
hls_label_19_begin:53  %select_ln203_8 = select i1 %icmp_ln203_2, i11 %xor_ln203_3, i11 %zext_ln203_8

]]></Node>
<StgValue><ssdm name="select_ln203_8"/></StgValue>
</operation>

<operation id="98" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln498_2" val="1"/>
<literal name="icmp_ln500" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_19_begin:54  %sub_ln203_8 = sub i11 1023, %select_ln203_6

]]></Node>
<StgValue><ssdm name="sub_ln203_8"/></StgValue>
</operation>

<operation id="99" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln498_2" val="1"/>
<literal name="icmp_ln500" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="1024" op_0_bw="1024" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_19_begin:66  %tmp_7 = call i1024 @llvm.part.select.i1024(i1024 %layer_in_V_23_load_1, i32 1023, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="100" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln498_2" val="1"/>
<literal name="icmp_ln500" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="101" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln500" val="1"/>
</and_exp><and_exp><literal name="and_ln498_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:0  %icmp_ln522 = icmp eq i32 %pX_load, 54

]]></Node>
<StgValue><ssdm name="icmp_ln522"/></StgValue>
</operation>

<operation id="102" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln500" val="1"/>
</and_exp><and_exp><literal name="and_ln498_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:1  br i1 %icmp_ln522, label %1, label %5

]]></Node>
<StgValue><ssdm name="br_ln522"/></StgValue>
</operation>

<operation id="103" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln500" val="1"/>
<literal name="icmp_ln522" val="0"/>
</and_exp><and_exp><literal name="and_ln498_2" val="0"/>
<literal name="icmp_ln522" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %add_ln535 = add nsw i32 %pX_load, 1

]]></Node>
<StgValue><ssdm name="add_ln535"/></StgValue>
</operation>

<operation id="104" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln500" val="1"/>
<literal name="icmp_ln522" val="0"/>
</and_exp><and_exp><literal name="and_ln498_2" val="0"/>
<literal name="icmp_ln522" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  store i32 %add_ln535, i32* @pX, align 4

]]></Node>
<StgValue><ssdm name="store_ln535"/></StgValue>
</operation>

<operation id="105" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln500" val="1"/>
<literal name="icmp_ln522" val="0"/>
<literal name="icmp_ln498" val="0"/>
</and_exp><and_exp><literal name="and_ln498_2" val="0"/>
<literal name="icmp_ln522" val="0"/>
<literal name="icmp_ln498" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %add_ln537 = add i32 %sX_load, 1

]]></Node>
<StgValue><ssdm name="add_ln537"/></StgValue>
</operation>

<operation id="106" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln500" val="1"/>
<literal name="icmp_ln522" val="0"/>
</and_exp><and_exp><literal name="and_ln498_2" val="0"/>
<literal name="icmp_ln522" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %select_ln537 = select i1 %icmp_ln498, i32 0, i32 %add_ln537

]]></Node>
<StgValue><ssdm name="select_ln537"/></StgValue>
</operation>

<operation id="107" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln500" val="1"/>
<literal name="icmp_ln522" val="1"/>
</and_exp><and_exp><literal name="and_ln498_2" val="0"/>
<literal name="icmp_ln522" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  store i32 0, i32* @pX, align 4

]]></Node>
<StgValue><ssdm name="store_ln524"/></StgValue>
</operation>

<operation id="108" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln500" val="1"/>
<literal name="icmp_ln522" val="1"/>
</and_exp><and_exp><literal name="and_ln498_2" val="0"/>
<literal name="icmp_ln522" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  store i32 0, i32* @sX, align 4

]]></Node>
<StgValue><ssdm name="store_ln525"/></StgValue>
</operation>

<operation id="109" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln500" val="1"/>
<literal name="icmp_ln522" val="1"/>
</and_exp><and_exp><literal name="and_ln498_2" val="0"/>
<literal name="icmp_ln522" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %icmp_ln526 = icmp eq i32 %pY_load, 55

]]></Node>
<StgValue><ssdm name="icmp_ln526"/></StgValue>
</operation>

<operation id="110" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln500" val="1"/>
<literal name="icmp_ln522" val="1"/>
</and_exp><and_exp><literal name="and_ln498_2" val="0"/>
<literal name="icmp_ln522" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln526, label %2, label %3

]]></Node>
<StgValue><ssdm name="br_ln526"/></StgValue>
</operation>

<operation id="111" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln500" val="1"/>
<literal name="icmp_ln522" val="1"/>
<literal name="icmp_ln526" val="0"/>
</and_exp><and_exp><literal name="and_ln498_2" val="0"/>
<literal name="icmp_ln522" val="1"/>
<literal name="icmp_ln526" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %add_ln530 = add nsw i32 %pY_load, 1

]]></Node>
<StgValue><ssdm name="add_ln530"/></StgValue>
</operation>

<operation id="112" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln500" val="1"/>
<literal name="icmp_ln522" val="1"/>
<literal name="icmp_ln526" val="0"/>
</and_exp><and_exp><literal name="and_ln498_2" val="0"/>
<literal name="icmp_ln522" val="1"/>
<literal name="icmp_ln526" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  store i32 %add_ln530, i32* @pY, align 4

]]></Node>
<StgValue><ssdm name="store_ln530"/></StgValue>
</operation>

<operation id="113" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln500" val="1"/>
<literal name="icmp_ln522" val="1"/>
<literal name="icmp_ln526" val="0"/>
<literal name="icmp_ln498_1" val="0"/>
</and_exp><and_exp><literal name="and_ln498_2" val="0"/>
<literal name="icmp_ln522" val="1"/>
<literal name="icmp_ln526" val="0"/>
<literal name="icmp_ln498_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %add_ln532 = add i32 %sY_load, 1

]]></Node>
<StgValue><ssdm name="add_ln532"/></StgValue>
</operation>

<operation id="114" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln500" val="1"/>
<literal name="icmp_ln522" val="1"/>
<literal name="icmp_ln526" val="0"/>
</and_exp><and_exp><literal name="and_ln498_2" val="0"/>
<literal name="icmp_ln522" val="1"/>
<literal name="icmp_ln526" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %select_ln532 = select i1 %icmp_ln498_1, i32 0, i32 %add_ln532

]]></Node>
<StgValue><ssdm name="select_ln532"/></StgValue>
</operation>

<operation id="115" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln500" val="1"/>
<literal name="icmp_ln522" val="1"/>
<literal name="icmp_ln526" val="1"/>
</and_exp><and_exp><literal name="and_ln498_2" val="0"/>
<literal name="icmp_ln522" val="1"/>
<literal name="icmp_ln526" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  store i32 0, i32* @pY, align 4

]]></Node>
<StgValue><ssdm name="store_ln527"/></StgValue>
</operation>

<operation id="116" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln500" val="1"/>
<literal name="icmp_ln522" val="1"/>
<literal name="icmp_ln526" val="1"/>
</and_exp><and_exp><literal name="and_ln498_2" val="0"/>
<literal name="icmp_ln522" val="1"/>
<literal name="icmp_ln526" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %4

]]></Node>
<StgValue><ssdm name="br_ln529"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="117" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1024" op_0_bw="11">
<![CDATA[
hls_label_19_begin:16  %zext_ln203_2 = zext i11 %select_ln203_2 to i1024

]]></Node>
<StgValue><ssdm name="zext_ln203_2"/></StgValue>
</operation>

<operation id="118" st_id="11" stage="6" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
hls_label_19_begin:18  %lshr_ln203 = lshr i1024 %select_ln203_1, %zext_ln203_2

]]></Node>
<StgValue><ssdm name="lshr_ln203"/></StgValue>
</operation>

<operation id="119" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="9" op_0_bw="9" op_1_bw="4" op_2_bw="5">
<![CDATA[
hls_label_19_begin:23  %tmp_3 = call i9 @_ssdm_op_BitConcatenate.i9.i4.i5(i4 %xor_ln203, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="120" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_19_begin:24  %empty_95 = or i9 %tmp_3, 31

]]></Node>
<StgValue><ssdm name="empty_95"/></StgValue>
</operation>

<operation id="121" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_19_begin:25  %icmp_ln203_1 = icmp ugt i9 %tmp_3, %empty_95

]]></Node>
<StgValue><ssdm name="icmp_ln203_1"/></StgValue>
</operation>

<operation id="122" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="11" op_0_bw="9">
<![CDATA[
hls_label_19_begin:26  %zext_ln203_4 = zext i9 %tmp_3 to i11

]]></Node>
<StgValue><ssdm name="zext_ln203_4"/></StgValue>
</operation>

<operation id="123" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="11" op_0_bw="9">
<![CDATA[
hls_label_19_begin:27  %zext_ln203_5 = zext i9 %empty_95 to i11

]]></Node>
<StgValue><ssdm name="zext_ln203_5"/></StgValue>
</operation>

<operation id="124" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_19_begin:29  %sub_ln203_3 = sub i11 %zext_ln203_4, %zext_ln203_5

]]></Node>
<StgValue><ssdm name="sub_ln203_3"/></StgValue>
</operation>

<operation id="125" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_19_begin:30  %xor_ln203_2 = xor i11 %zext_ln203_4, 1023

]]></Node>
<StgValue><ssdm name="xor_ln203_2"/></StgValue>
</operation>

<operation id="126" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_19_begin:31  %sub_ln203_4 = sub i11 %zext_ln203_5, %zext_ln203_4

]]></Node>
<StgValue><ssdm name="sub_ln203_4"/></StgValue>
</operation>

<operation id="127" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
hls_label_19_begin:32  %select_ln203_3 = select i1 %icmp_ln203_1, i11 %sub_ln203_3, i11 %sub_ln203_4

]]></Node>
<StgValue><ssdm name="select_ln203_3"/></StgValue>
</operation>

<operation id="128" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1024" op_0_bw="1" op_1_bw="1024" op_2_bw="1024">
<![CDATA[
hls_label_19_begin:33  %select_ln203_4 = select i1 %icmp_ln203_1, i1024 %tmp_5, i1024 %layer_in_V_23_load_1

]]></Node>
<StgValue><ssdm name="select_ln203_4"/></StgValue>
</operation>

<operation id="129" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
hls_label_19_begin:34  %select_ln203_5 = select i1 %icmp_ln203_1, i11 %xor_ln203_2, i11 %zext_ln203_4

]]></Node>
<StgValue><ssdm name="select_ln203_5"/></StgValue>
</operation>

<operation id="130" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_19_begin:35  %sub_ln203_5 = sub i11 1023, %select_ln203_3

]]></Node>
<StgValue><ssdm name="sub_ln203_5"/></StgValue>
</operation>

<operation id="131" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="1024" op_0_bw="11">
<![CDATA[
hls_label_19_begin:55  %zext_ln203_10 = zext i11 %select_ln203_8 to i1024

]]></Node>
<StgValue><ssdm name="zext_ln203_10"/></StgValue>
</operation>

<operation id="132" st_id="11" stage="6" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
hls_label_19_begin:57  %lshr_ln203_4 = lshr i1024 %select_ln203_7, %zext_ln203_10

]]></Node>
<StgValue><ssdm name="lshr_ln203_4"/></StgValue>
</operation>

<operation id="133" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="10" op_0_bw="9">
<![CDATA[
hls_label_19_begin:61  %empty_97 = sext i9 %tmp_3 to i10

]]></Node>
<StgValue><ssdm name="empty_97"/></StgValue>
</operation>

<operation id="134" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="10" op_0_bw="9">
<![CDATA[
hls_label_19_begin:62  %p_cast1 = sext i9 %empty_95 to i10

]]></Node>
<StgValue><ssdm name="p_cast1"/></StgValue>
</operation>

<operation id="135" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_19_begin:63  %icmp_ln203_3 = icmp ugt i9 %tmp_3, %empty_95

]]></Node>
<StgValue><ssdm name="icmp_ln203_3"/></StgValue>
</operation>

<operation id="136" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="11" op_0_bw="10">
<![CDATA[
hls_label_19_begin:64  %zext_ln203_12 = zext i10 %empty_97 to i11

]]></Node>
<StgValue><ssdm name="zext_ln203_12"/></StgValue>
</operation>

<operation id="137" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="11" op_0_bw="10">
<![CDATA[
hls_label_19_begin:65  %zext_ln203_13 = zext i10 %p_cast1 to i11

]]></Node>
<StgValue><ssdm name="zext_ln203_13"/></StgValue>
</operation>

<operation id="138" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_19_begin:67  %sub_ln203_9 = sub i11 %zext_ln203_12, %zext_ln203_13

]]></Node>
<StgValue><ssdm name="sub_ln203_9"/></StgValue>
</operation>

<operation id="139" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_19_begin:68  %xor_ln203_4 = xor i11 %zext_ln203_12, 1023

]]></Node>
<StgValue><ssdm name="xor_ln203_4"/></StgValue>
</operation>

<operation id="140" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_19_begin:69  %sub_ln203_10 = sub i11 %zext_ln203_13, %zext_ln203_12

]]></Node>
<StgValue><ssdm name="sub_ln203_10"/></StgValue>
</operation>

<operation id="141" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
hls_label_19_begin:70  %select_ln203_9 = select i1 %icmp_ln203_3, i11 %sub_ln203_9, i11 %sub_ln203_10

]]></Node>
<StgValue><ssdm name="select_ln203_9"/></StgValue>
</operation>

<operation id="142" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1024" op_0_bw="1" op_1_bw="1024" op_2_bw="1024">
<![CDATA[
hls_label_19_begin:71  %select_ln203_10 = select i1 %icmp_ln203_3, i1024 %tmp_7, i1024 %layer_in_V_23_load_1

]]></Node>
<StgValue><ssdm name="select_ln203_10"/></StgValue>
</operation>

<operation id="143" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
hls_label_19_begin:72  %select_ln203_11 = select i1 %icmp_ln203_3, i11 %xor_ln203_4, i11 %zext_ln203_12

]]></Node>
<StgValue><ssdm name="select_ln203_11"/></StgValue>
</operation>

<operation id="144" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_19_begin:73  %sub_ln203_11 = sub i11 1023, %select_ln203_9

]]></Node>
<StgValue><ssdm name="sub_ln203_11"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="145" st_id="12" stage="5" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
hls_label_19_begin:18  %lshr_ln203 = lshr i1024 %select_ln203_1, %zext_ln203_2

]]></Node>
<StgValue><ssdm name="lshr_ln203"/></StgValue>
</operation>

<operation id="146" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1024" op_0_bw="11">
<![CDATA[
hls_label_19_begin:36  %zext_ln203_6 = zext i11 %select_ln203_5 to i1024

]]></Node>
<StgValue><ssdm name="zext_ln203_6"/></StgValue>
</operation>

<operation id="147" st_id="12" stage="6" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
hls_label_19_begin:38  %lshr_ln203_2 = lshr i1024 %select_ln203_4, %zext_ln203_6

]]></Node>
<StgValue><ssdm name="lshr_ln203_2"/></StgValue>
</operation>

<operation id="148" st_id="12" stage="5" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
hls_label_19_begin:57  %lshr_ln203_4 = lshr i1024 %select_ln203_7, %zext_ln203_10

]]></Node>
<StgValue><ssdm name="lshr_ln203_4"/></StgValue>
</operation>

<operation id="149" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="1024" op_0_bw="11">
<![CDATA[
hls_label_19_begin:74  %zext_ln203_14 = zext i11 %select_ln203_11 to i1024

]]></Node>
<StgValue><ssdm name="zext_ln203_14"/></StgValue>
</operation>

<operation id="150" st_id="12" stage="6" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
hls_label_19_begin:76  %lshr_ln203_6 = lshr i1024 %select_ln203_10, %zext_ln203_14

]]></Node>
<StgValue><ssdm name="lshr_ln203_6"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="151" st_id="13" stage="4" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
hls_label_19_begin:18  %lshr_ln203 = lshr i1024 %select_ln203_1, %zext_ln203_2

]]></Node>
<StgValue><ssdm name="lshr_ln203"/></StgValue>
</operation>

<operation id="152" st_id="13" stage="5" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
hls_label_19_begin:38  %lshr_ln203_2 = lshr i1024 %select_ln203_4, %zext_ln203_6

]]></Node>
<StgValue><ssdm name="lshr_ln203_2"/></StgValue>
</operation>

<operation id="153" st_id="13" stage="4" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
hls_label_19_begin:57  %lshr_ln203_4 = lshr i1024 %select_ln203_7, %zext_ln203_10

]]></Node>
<StgValue><ssdm name="lshr_ln203_4"/></StgValue>
</operation>

<operation id="154" st_id="13" stage="5" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
hls_label_19_begin:76  %lshr_ln203_6 = lshr i1024 %select_ln203_10, %zext_ln203_14

]]></Node>
<StgValue><ssdm name="lshr_ln203_6"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="155" st_id="14" stage="3" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
hls_label_19_begin:18  %lshr_ln203 = lshr i1024 %select_ln203_1, %zext_ln203_2

]]></Node>
<StgValue><ssdm name="lshr_ln203"/></StgValue>
</operation>

<operation id="156" st_id="14" stage="4" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
hls_label_19_begin:38  %lshr_ln203_2 = lshr i1024 %select_ln203_4, %zext_ln203_6

]]></Node>
<StgValue><ssdm name="lshr_ln203_2"/></StgValue>
</operation>

<operation id="157" st_id="14" stage="3" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
hls_label_19_begin:57  %lshr_ln203_4 = lshr i1024 %select_ln203_7, %zext_ln203_10

]]></Node>
<StgValue><ssdm name="lshr_ln203_4"/></StgValue>
</operation>

<operation id="158" st_id="14" stage="4" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
hls_label_19_begin:76  %lshr_ln203_6 = lshr i1024 %select_ln203_10, %zext_ln203_14

]]></Node>
<StgValue><ssdm name="lshr_ln203_6"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="159" st_id="15" stage="2" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
hls_label_19_begin:18  %lshr_ln203 = lshr i1024 %select_ln203_1, %zext_ln203_2

]]></Node>
<StgValue><ssdm name="lshr_ln203"/></StgValue>
</operation>

<operation id="160" st_id="15" stage="3" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
hls_label_19_begin:38  %lshr_ln203_2 = lshr i1024 %select_ln203_4, %zext_ln203_6

]]></Node>
<StgValue><ssdm name="lshr_ln203_2"/></StgValue>
</operation>

<operation id="161" st_id="15" stage="2" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
hls_label_19_begin:57  %lshr_ln203_4 = lshr i1024 %select_ln203_7, %zext_ln203_10

]]></Node>
<StgValue><ssdm name="lshr_ln203_4"/></StgValue>
</operation>

<operation id="162" st_id="15" stage="3" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
hls_label_19_begin:76  %lshr_ln203_6 = lshr i1024 %select_ln203_10, %zext_ln203_14

]]></Node>
<StgValue><ssdm name="lshr_ln203_6"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="163" st_id="16" stage="1" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
hls_label_19_begin:18  %lshr_ln203 = lshr i1024 %select_ln203_1, %zext_ln203_2

]]></Node>
<StgValue><ssdm name="lshr_ln203"/></StgValue>
</operation>

<operation id="164" st_id="16" stage="2" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
hls_label_19_begin:38  %lshr_ln203_2 = lshr i1024 %select_ln203_4, %zext_ln203_6

]]></Node>
<StgValue><ssdm name="lshr_ln203_2"/></StgValue>
</operation>

<operation id="165" st_id="16" stage="1" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
hls_label_19_begin:57  %lshr_ln203_4 = lshr i1024 %select_ln203_7, %zext_ln203_10

]]></Node>
<StgValue><ssdm name="lshr_ln203_4"/></StgValue>
</operation>

<operation id="166" st_id="16" stage="2" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
hls_label_19_begin:76  %lshr_ln203_6 = lshr i1024 %select_ln203_10, %zext_ln203_14

]]></Node>
<StgValue><ssdm name="lshr_ln203_6"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="167" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1024" op_0_bw="11">
<![CDATA[
hls_label_19_begin:17  %zext_ln203_3 = zext i11 %sub_ln203_2 to i1024

]]></Node>
<StgValue><ssdm name="zext_ln203_3"/></StgValue>
</operation>

<operation id="168" st_id="17" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
hls_label_19_begin:19  %lshr_ln203_1 = lshr i1024 -1, %zext_ln203_3

]]></Node>
<StgValue><ssdm name="lshr_ln203_1"/></StgValue>
</operation>

<operation id="169" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
hls_label_19_begin:20  %and_ln203 = and i1024 %lshr_ln203, %lshr_ln203_1

]]></Node>
<StgValue><ssdm name="and_ln203"/></StgValue>
</operation>

<operation id="170" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="1024">
<![CDATA[
hls_label_19_begin:21  %pool_res_V = trunc i1024 %and_ln203 to i32

]]></Node>
<StgValue><ssdm name="pool_res_V"/></StgValue>
</operation>

<operation id="171" st_id="17" stage="1" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
hls_label_19_begin:38  %lshr_ln203_2 = lshr i1024 %select_ln203_4, %zext_ln203_6

]]></Node>
<StgValue><ssdm name="lshr_ln203_2"/></StgValue>
</operation>

<operation id="172" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1024" op_0_bw="11">
<![CDATA[
hls_label_19_begin:56  %zext_ln203_11 = zext i11 %sub_ln203_8 to i1024

]]></Node>
<StgValue><ssdm name="zext_ln203_11"/></StgValue>
</operation>

<operation id="173" st_id="17" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
hls_label_19_begin:58  %lshr_ln203_5 = lshr i1024 -1, %zext_ln203_11

]]></Node>
<StgValue><ssdm name="lshr_ln203_5"/></StgValue>
</operation>

<operation id="174" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
hls_label_19_begin:59  %and_ln203_2 = and i1024 %lshr_ln203_4, %lshr_ln203_5

]]></Node>
<StgValue><ssdm name="and_ln203_2"/></StgValue>
</operation>

<operation id="175" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="1024">
<![CDATA[
hls_label_19_begin:60  %trunc_ln203_2 = trunc i1024 %and_ln203_2 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln203_2"/></StgValue>
</operation>

<operation id="176" st_id="17" stage="1" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
hls_label_19_begin:76  %lshr_ln203_6 = lshr i1024 %select_ln203_10, %zext_ln203_14

]]></Node>
<StgValue><ssdm name="lshr_ln203_6"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="177" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_19_begin:0  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str218)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="178" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1024" op_0_bw="11">
<![CDATA[
hls_label_19_begin:37  %zext_ln203_7 = zext i11 %sub_ln203_5 to i1024

]]></Node>
<StgValue><ssdm name="zext_ln203_7"/></StgValue>
</operation>

<operation id="179" st_id="18" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
hls_label_19_begin:39  %lshr_ln203_3 = lshr i1024 -1, %zext_ln203_7

]]></Node>
<StgValue><ssdm name="lshr_ln203_3"/></StgValue>
</operation>

<operation id="180" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
hls_label_19_begin:40  %and_ln203_1 = and i1024 %lshr_ln203_2, %lshr_ln203_3

]]></Node>
<StgValue><ssdm name="and_ln203_1"/></StgValue>
</operation>

<operation id="181" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="1024">
<![CDATA[
hls_label_19_begin:41  %trunc_ln203_1 = trunc i1024 %and_ln203_1 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln203_1"/></StgValue>
</operation>

<operation id="182" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1024" op_0_bw="11">
<![CDATA[
hls_label_19_begin:75  %zext_ln203_15 = zext i11 %sub_ln203_11 to i1024

]]></Node>
<StgValue><ssdm name="zext_ln203_15"/></StgValue>
</operation>

<operation id="183" st_id="18" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
hls_label_19_begin:77  %lshr_ln203_7 = lshr i1024 -1, %zext_ln203_15

]]></Node>
<StgValue><ssdm name="lshr_ln203_7"/></StgValue>
</operation>

<operation id="184" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="1024" op_0_bw="1024" op_1_bw="1024">
<![CDATA[
hls_label_19_begin:78  %and_ln203_3 = and i1024 %lshr_ln203_6, %lshr_ln203_7

]]></Node>
<StgValue><ssdm name="and_ln203_3"/></StgValue>
</operation>

<operation id="185" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="1024">
<![CDATA[
hls_label_19_begin:79  %trunc_ln203_3 = trunc i1024 %and_ln203_3 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln203_3"/></StgValue>
</operation>

<operation id="186" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="128" op_0_bw="128" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
hls_label_19_begin:80  %pool_V = call i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32(i32 %trunc_ln203_3, i32 %trunc_ln203_2, i32 %trunc_ln203_1, i32 %pool_res_V)

]]></Node>
<StgValue><ssdm name="pool_V"/></StgValue>
</operation>

<operation id="187" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0">
<![CDATA[
hls_label_19_begin:81  br label %0

]]></Node>
<StgValue><ssdm name="br_ln512"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="188" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %tmp_V = phi i32 [ %pool_res_V, %hls_label_19_begin ], [ %pool_res_V_1, %._crit_edge72 ]

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="189" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:1  %i_0 = phi i3 [ 1, %hls_label_19_begin ], [ %i, %._crit_edge72 ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="190" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2  %icmp_ln512 = icmp eq i3 %i_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln512"/></StgValue>
</operation>

<operation id="191" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_98 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_98"/></StgValue>
</operation>

<operation id="192" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln512, label %hls_label_19_end, label %._crit_edge72

]]></Node>
<StgValue><ssdm name="br_ln512"/></StgValue>
</operation>

<operation id="193" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln512" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="2" op_0_bw="3">
<![CDATA[
._crit_edge72:0  %empty_99 = trunc i3 %i_0 to i2

]]></Node>
<StgValue><ssdm name="empty_99"/></StgValue>
</operation>

<operation id="194" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln512" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
._crit_edge72:1  %tmp_s = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %empty_99, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="195" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln512" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge72:2  %empty_100 = or i7 %tmp_s, 31

]]></Node>
<StgValue><ssdm name="empty_100"/></StgValue>
</operation>

<operation id="196" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln512" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
._crit_edge72:3  %icmp_ln1494_1 = icmp ugt i7 %tmp_s, %empty_100

]]></Node>
<StgValue><ssdm name="icmp_ln1494_1"/></StgValue>
</operation>

<operation id="197" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln512" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge72:4  %zext_ln1494 = zext i7 %tmp_s to i8

]]></Node>
<StgValue><ssdm name="zext_ln1494"/></StgValue>
</operation>

<operation id="198" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln512" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="8" op_0_bw="7">
<![CDATA[
._crit_edge72:5  %zext_ln1494_1 = zext i7 %empty_100 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1494_1"/></StgValue>
</operation>

<operation id="199" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln512" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge72:6  %tmp_8 = call i128 @llvm.part.select.i128(i128 %pool_V, i32 127, i32 0)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="200" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln512" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge72:7  %sub_ln1494 = sub i8 %zext_ln1494, %zext_ln1494_1

]]></Node>
<StgValue><ssdm name="sub_ln1494"/></StgValue>
</operation>

<operation id="201" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln512" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge72:8  %xor_ln1494 = xor i8 %zext_ln1494, 127

]]></Node>
<StgValue><ssdm name="xor_ln1494"/></StgValue>
</operation>

<operation id="202" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln512" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge72:9  %sub_ln1494_1 = sub i8 %zext_ln1494_1, %zext_ln1494

]]></Node>
<StgValue><ssdm name="sub_ln1494_1"/></StgValue>
</operation>

<operation id="203" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln512" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge72:10  %select_ln1494 = select i1 %icmp_ln1494_1, i8 %sub_ln1494, i8 %sub_ln1494_1

]]></Node>
<StgValue><ssdm name="select_ln1494"/></StgValue>
</operation>

<operation id="204" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln512" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="128" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
._crit_edge72:11  %select_ln1494_1 = select i1 %icmp_ln1494_1, i128 %tmp_8, i128 %pool_V

]]></Node>
<StgValue><ssdm name="select_ln1494_1"/></StgValue>
</operation>

<operation id="205" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln512" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge72:12  %select_ln1494_2 = select i1 %icmp_ln1494_1, i8 %xor_ln1494, i8 %zext_ln1494

]]></Node>
<StgValue><ssdm name="select_ln1494_2"/></StgValue>
</operation>

<operation id="206" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln512" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge72:13  %sub_ln1494_2 = sub i8 127, %select_ln1494

]]></Node>
<StgValue><ssdm name="sub_ln1494_2"/></StgValue>
</operation>

<operation id="207" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln512" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge72:22  %i = add i3 1, %i_0

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="208" st_id="19" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_19_end:0  call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %res_V_V, i32 %tmp_V)

]]></Node>
<StgValue><ssdm name="write_ln516"/></StgValue>
</operation>

<operation id="209" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_19_end:1  %empty_101 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str218, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_101"/></StgValue>
</operation>

<operation id="210" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln512" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0">
<![CDATA[
hls_label_19_end:2  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln500"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="211" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="128" op_0_bw="8">
<![CDATA[
._crit_edge72:14  %zext_ln1494_2 = zext i8 %select_ln1494_2 to i128

]]></Node>
<StgValue><ssdm name="zext_ln1494_2"/></StgValue>
</operation>

<operation id="212" st_id="20" stage="6" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
._crit_edge72:16  %lshr_ln1494 = lshr i128 %select_ln1494_1, %zext_ln1494_2

]]></Node>
<StgValue><ssdm name="lshr_ln1494"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="213" st_id="21" stage="5" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
._crit_edge72:16  %lshr_ln1494 = lshr i128 %select_ln1494_1, %zext_ln1494_2

]]></Node>
<StgValue><ssdm name="lshr_ln1494"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="214" st_id="22" stage="4" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
._crit_edge72:16  %lshr_ln1494 = lshr i128 %select_ln1494_1, %zext_ln1494_2

]]></Node>
<StgValue><ssdm name="lshr_ln1494"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="215" st_id="23" stage="3" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
._crit_edge72:16  %lshr_ln1494 = lshr i128 %select_ln1494_1, %zext_ln1494_2

]]></Node>
<StgValue><ssdm name="lshr_ln1494"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="216" st_id="24" stage="2" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
._crit_edge72:16  %lshr_ln1494 = lshr i128 %select_ln1494_1, %zext_ln1494_2

]]></Node>
<StgValue><ssdm name="lshr_ln1494"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="217" st_id="25" stage="1" lat="6">
<core>ShiftnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
._crit_edge72:16  %lshr_ln1494 = lshr i128 %select_ln1494_1, %zext_ln1494_2

]]></Node>
<StgValue><ssdm name="lshr_ln1494"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="218" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="128" op_0_bw="8">
<![CDATA[
._crit_edge72:15  %zext_ln1494_3 = zext i8 %sub_ln1494_2 to i128

]]></Node>
<StgValue><ssdm name="zext_ln1494_3"/></StgValue>
</operation>

<operation id="219" st_id="26" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
._crit_edge72:17  %lshr_ln1494_1 = lshr i128 -1, %zext_ln1494_3

]]></Node>
<StgValue><ssdm name="lshr_ln1494_1"/></StgValue>
</operation>

<operation id="220" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
._crit_edge72:18  %and_ln1494 = and i128 %lshr_ln1494, %lshr_ln1494_1

]]></Node>
<StgValue><ssdm name="and_ln1494"/></StgValue>
</operation>

<operation id="221" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="128">
<![CDATA[
._crit_edge72:19  %trunc_ln1494 = trunc i128 %and_ln1494 to i32

]]></Node>
<StgValue><ssdm name="trunc_ln1494"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="222" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge72:20  %icmp_ln1494 = icmp sgt i32 %trunc_ln1494, %tmp_V

]]></Node>
<StgValue><ssdm name="icmp_ln1494"/></StgValue>
</operation>

<operation id="223" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge72:21  %pool_res_V_1 = select i1 %icmp_ln1494, i32 %trunc_ln1494, i32 %tmp_V

]]></Node>
<StgValue><ssdm name="pool_res_V_1"/></StgValue>
</operation>

<operation id="224" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge72:23  br label %0

]]></Node>
<StgValue><ssdm name="br_ln512"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="225" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  store i32 %select_ln537, i32* @sX, align 4

]]></Node>
<StgValue><ssdm name="store_ln537"/></StgValue>
</operation>

<operation id="226" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %6

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="227" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %4

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="228" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln522" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %storemerge = phi i32 [ %select_ln532, %3 ], [ 0, %2 ]

]]></Node>
<StgValue><ssdm name="storemerge"/></StgValue>
</operation>

<operation id="229" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln522" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  store i32 %storemerge, i32* @sY, align 4

]]></Node>
<StgValue><ssdm name="store_ln528"/></StgValue>
</operation>

<operation id="230" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln522" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %6

]]></Node>
<StgValue><ssdm name="br_ln534"/></StgValue>
</operation>

<operation id="231" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %.preheader57

]]></Node>
<StgValue><ssdm name="br_ln484"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
