// Seed: 3293239849
module module_0 ();
endmodule
module module_1 (
    inout wire id_0,
    output logic id_1,
    input supply1 id_2,
    output tri1 id_3,
    input tri1 id_4,
    input wire id_5,
    output tri1 id_6
);
  parameter id_8 = 1;
  module_0 modCall_1 ();
  always @(negedge 1)
    repeat (-1'b0 != -1)
      @(negedge 1) for (id_0 = 1'b0; id_0; id_1 = id_0 > id_2) @(posedge -1);
  always #1 begin : LABEL_0
    id_1 = -1'b0;
  end
  assign id_3 = -1;
endmodule
