

================================================================
== Vitis HLS Report for 'cordiccart2pol_Pipeline_VITIS_LOOP_30_1'
================================================================
* Date:           Tue Oct 21 19:08:15 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        cordiccart2pol.comp
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.160 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       51|       51|  0.510 us|  0.510 us|   48|   48|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_30_1  |       49|       49|         5|          3|          1|    16|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 3, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.91>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i1 = alloca i32 1"   --->   Operation 8 'alloca' 'i1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%current_x_12 = alloca i32 1"   --->   Operation 9 'alloca' 'current_x_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%current_y_14 = alloca i32 1"   --->   Operation 10 'alloca' 'current_y_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%current_theta5 = alloca i32 1"   --->   Operation 11 'alloca' 'current_theta5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%x_new_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %x_new"   --->   Operation 12 'read' 'x_new_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%y_new_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %y_new"   --->   Operation 13 'read' 'y_new_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%select_ln18_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %select_ln18"   --->   Operation 14 'read' 'select_ln18_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%select_ln18_cast = sext i31 %select_ln18_read"   --->   Operation 15 'sext' 'select_ln18_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %select_ln18_cast, i32 %current_theta5"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %y_new_read, i32 %current_y_14"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %x_new_read, i32 %current_x_12"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %i1"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.split_ifconv"   --->   Operation 20 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%i1_load = load i4 %i1" [cordiccart2pol.cpp:30]   --->   Operation 21 'load' 'i1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i4 %i1_load" [cordiccart2pol.cpp:30]   --->   Operation 22 'zext' 'zext_ln30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%Kvalues_addr = getelementptr i30 %Kvalues, i64 0, i64 %zext_ln30" [cordiccart2pol.cpp:41]   --->   Operation 23 'getelementptr' 'Kvalues_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (2.32ns)   --->   "%Kvalues_load = load i4 %Kvalues_addr" [cordiccart2pol.cpp:41]   --->   Operation 24 'load' 'Kvalues_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 30> <Depth = 16> <ROM>
ST_1 : Operation 25 [1/1] (1.73ns)   --->   "%i = add i4 %i1_load, i4 1" [cordiccart2pol.cpp:30]   --->   Operation 25 'add' 'i' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (1.73ns)   --->   "%icmp_ln30 = icmp_eq  i4 %i1_load, i4 15" [cordiccart2pol.cpp:30]   --->   Operation 26 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln30 = store i4 %i, i4 %i1" [cordiccart2pol.cpp:30]   --->   Operation 27 'store' 'store_ln30' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %icmp_ln30, void %for.body.split_ifconv, void %_ZNK13ap_fixed_baseILi32ELi3ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEmlILi32ELi3ELb1ELS0_5ELS1_3ELi0EEENS2_5RTypeIXT_EXT0_EXT1_EE4multERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.exitStub" [cordiccart2pol.cpp:30]   --->   Operation 28 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 29 [1/2] ( I:2.32ns O:2.32ns )   --->   "%Kvalues_load = load i4 %Kvalues_addr" [cordiccart2pol.cpp:41]   --->   Operation 29 'load' 'Kvalues_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 30> <Depth = 16> <ROM>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%current_x_12_load = load i32 %current_x_12" [cordiccart2pol.cpp:42]   --->   Operation 30 'load' 'current_x_12_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%current_y_14_load = load i32 %current_y_14" [cordiccart2pol.cpp:41]   --->   Operation 31 'load' 'current_y_14_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %current_y_14_load, i32 31" [cordiccart2pol.cpp:33]   --->   Operation 32 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln41 = sext i32 %current_y_14_load" [cordiccart2pol.cpp:41]   --->   Operation 33 'sext' 'sext_ln41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln42 = sext i32 %current_x_12_load" [cordiccart2pol.cpp:42]   --->   Operation 34 'sext' 'sext_ln42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln41_1 = zext i30 %Kvalues_load" [cordiccart2pol.cpp:41]   --->   Operation 35 'zext' 'zext_ln41_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [2/2] (6.91ns)   --->   "%mul_ln41 = mul i61 %zext_ln41_1, i61 %sext_ln41" [cordiccart2pol.cpp:41]   --->   Operation 36 'mul' 'mul_ln41' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [2/2] (6.91ns)   --->   "%mul_ln42 = mul i61 %zext_ln41_1, i61 %sext_ln42" [cordiccart2pol.cpp:42]   --->   Operation 37 'mul' 'mul_ln42' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%angles_addr = getelementptr i29 %angles, i64 0, i64 %zext_ln30" [cordiccart2pol.cpp:43]   --->   Operation 38 'getelementptr' 'angles_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [2/2] (2.32ns)   --->   "%angles_load = load i4 %angles_addr" [cordiccart2pol.cpp:43]   --->   Operation 39 'load' 'angles_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 29> <Depth = 16> <ROM>
ST_4 : Operation 40 [1/2] (6.91ns)   --->   "%mul_ln41 = mul i61 %zext_ln41_1, i61 %sext_ln41" [cordiccart2pol.cpp:41]   --->   Operation 40 'mul' 'mul_ln41' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/2] (6.91ns)   --->   "%mul_ln42 = mul i61 %zext_ln41_1, i61 %sext_ln42" [cordiccart2pol.cpp:42]   --->   Operation 41 'mul' 'mul_ln42' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.16>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%current_theta5_load = load i32 %current_theta5" [cordiccart2pol.cpp:43]   --->   Operation 42 'load' 'current_theta5_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [cordiccart2pol.cpp:13]   --->   Operation 43 'specpipeline' 'specpipeline_ln13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%speclooptripcount_ln13 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16" [cordiccart2pol.cpp:13]   --->   Operation 44 'speclooptripcount' 'speclooptripcount_ln13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%specloopname_ln30 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [cordiccart2pol.cpp:30]   --->   Operation 45 'specloopname' 'specloopname_ln30' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i61 @_ssdm_op_BitConcatenate.i61.i32.i29, i32 %current_x_12_load, i29 0" [cordiccart2pol.cpp:41]   --->   Operation 46 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i61 @_ssdm_op_BitConcatenate.i61.i32.i29, i32 %current_y_14_load, i29 0" [cordiccart2pol.cpp:42]   --->   Operation 47 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/2] ( I:2.32ns O:2.32ns )   --->   "%angles_load = load i4 %angles_addr" [cordiccart2pol.cpp:43]   --->   Operation 48 'load' 'angles_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 94 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 29> <Depth = 16> <ROM>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i29 %angles_load" [cordiccart2pol.cpp:41]   --->   Operation 49 'zext' 'zext_ln41' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (3.44ns)   --->   "%sub_ln35 = sub i61 %shl_ln, i61 %mul_ln41" [cordiccart2pol.cpp:35]   --->   Operation 50 'sub' 'sub_ln35' <Predicate = (tmp_4)> <Delay = 3.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [1/1] (3.44ns)   --->   "%add_ln36 = add i61 %shl_ln1, i61 %mul_ln42" [cordiccart2pol.cpp:36]   --->   Operation 51 'add' 'add_ln36' <Predicate = (tmp_4)> <Delay = 3.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (2.55ns)   --->   "%current_theta_1 = sub i32 %current_theta5_load, i32 %zext_ln41" [cordiccart2pol.cpp:37]   --->   Operation 52 'sub' 'current_theta_1' <Predicate = (tmp_4)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (3.44ns)   --->   "%add_ln41 = add i61 %shl_ln, i61 %mul_ln41" [cordiccart2pol.cpp:41]   --->   Operation 53 'add' 'add_ln41' <Predicate = (!tmp_4)> <Delay = 3.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (3.44ns)   --->   "%sub_ln42 = sub i61 %shl_ln1, i61 %mul_ln42" [cordiccart2pol.cpp:42]   --->   Operation 54 'sub' 'sub_ln42' <Predicate = (!tmp_4)> <Delay = 3.44> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.44> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (2.55ns)   --->   "%current_theta_2 = add i32 %zext_ln41, i32 %current_theta5_load" [cordiccart2pol.cpp:43]   --->   Operation 55 'add' 'current_theta_2' <Predicate = (!tmp_4)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (0.69ns)   --->   "%current_theta = select i1 %tmp_4, i32 %current_theta_1, i32 %current_theta_2" [cordiccart2pol.cpp:33]   --->   Operation 56 'select' 'current_theta' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%tmp = partselect i32 @_ssdm_op_PartSelect.i32.i61.i32.i32, i61 %add_ln36, i32 29, i32 60" [cordiccart2pol.cpp:42]   --->   Operation 57 'partselect' 'tmp' <Predicate = (tmp_4)> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i32 @_ssdm_op_PartSelect.i32.i61.i32.i32, i61 %sub_ln42, i32 29, i32 60" [cordiccart2pol.cpp:42]   --->   Operation 58 'partselect' 'tmp_1' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.69ns)   --->   "%current_y = select i1 %tmp_4, i32 %tmp, i32 %tmp_1" [cordiccart2pol.cpp:33]   --->   Operation 59 'select' 'current_y' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i32 @_ssdm_op_PartSelect.i32.i61.i32.i32, i61 %sub_ln35, i32 29, i32 60" [cordiccart2pol.cpp:41]   --->   Operation 60 'partselect' 'tmp_2' <Predicate = (tmp_4)> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i32 @_ssdm_op_PartSelect.i32.i61.i32.i32, i61 %add_ln41, i32 29, i32 60" [cordiccart2pol.cpp:41]   --->   Operation 61 'partselect' 'tmp_3' <Predicate = (!tmp_4)> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.69ns)   --->   "%current_x = select i1 %tmp_4, i32 %tmp_2, i32 %tmp_3" [cordiccart2pol.cpp:33]   --->   Operation 62 'select' 'current_x' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (1.58ns)   --->   "%store_ln33 = store i32 %current_theta, i32 %current_theta5" [cordiccart2pol.cpp:33]   --->   Operation 63 'store' 'store_ln33' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 64 [1/1] (1.58ns)   --->   "%store_ln33 = store i32 %current_y, i32 %current_y_14" [cordiccart2pol.cpp:33]   --->   Operation 64 'store' 'store_ln33' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 65 [1/1] (1.58ns)   --->   "%store_ln33 = store i32 %current_x, i32 %current_x_12" [cordiccart2pol.cpp:33]   --->   Operation 65 'store' 'store_ln33' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%write_ln33 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %current_theta_2_out, i32 %current_theta" [cordiccart2pol.cpp:33]   --->   Operation 66 'write' 'write_ln33' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%write_ln33 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %x_new_1_out, i32 %current_x" [cordiccart2pol.cpp:33]   --->   Operation 67 'write' 'write_ln33' <Predicate = (icmp_ln30)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 68 'ret' 'ret_ln0' <Predicate = (icmp_ln30)> <Delay = 1.58>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 4.911ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'i1' [19]  (1.588 ns)
	'load' operation 4 bit ('i1_load', cordiccart2pol.cpp:30) on local variable 'i1' [22]  (0.000 ns)
	'add' operation 4 bit ('i', cordiccart2pol.cpp:30) [56]  (1.735 ns)
	'store' operation 0 bit ('store_ln30', cordiccart2pol.cpp:30) of variable 'i', cordiccart2pol.cpp:30 on local variable 'i1' [61]  (1.588 ns)

 <State 2>: 2.322ns
The critical path consists of the following:
	'load' operation 30 bit ('Kvalues_load', cordiccart2pol.cpp:41) on array 'Kvalues' [37]  (2.322 ns)

 <State 3>: 6.912ns
The critical path consists of the following:
	'load' operation 32 bit ('current_y_14_load', cordiccart2pol.cpp:41) on local variable 'current_y_14' [24]  (0.000 ns)
	'mul' operation 61 bit ('mul_ln41', cordiccart2pol.cpp:41) [41]  (6.912 ns)

 <State 4>: 6.912ns
The critical path consists of the following:
	'mul' operation 61 bit ('mul_ln41', cordiccart2pol.cpp:41) [41]  (6.912 ns)

 <State 5>: 7.160ns
The critical path consists of the following:
	'load' operation 29 bit ('angles_load', cordiccart2pol.cpp:43) on array 'angles' [38]  (2.322 ns)
	'add' operation 32 bit ('current_theta', cordiccart2pol.cpp:43) [48]  (2.552 ns)
	'select' operation 32 bit ('current_theta', cordiccart2pol.cpp:33) [49]  (0.698 ns)
	'store' operation 0 bit ('store_ln33', cordiccart2pol.cpp:33) of variable 'current_theta', cordiccart2pol.cpp:33 on local variable 'current_theta5' [58]  (1.588 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
