# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../Lab_06/Lab_06.srcs/sources_1/new/Reg.vhd" \
"../../../../NanoProcessor.srcs/sim_1/new/Reg_TB.vhd" \

# Do not sort compile order
nosort
