
15_SPI_DMA.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000035ac  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000006c  0800366c  0800366c  0001366c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080036d8  080036d8  00020018  2**0
                  CONTENTS
  4 .ARM          00000008  080036d8  080036d8  000136d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080036e0  080036e0  00020018  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080036e0  080036e0  000136e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080036e4  080036e4  000136e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000018  20000000  080036e8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000022c  20000018  08003700  00020018  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000244  08003700  00020244  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020018  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020040  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000a39c  00000000  00000000  00020083  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000019f6  00000000  00000000  0002a41f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000920  00000000  00000000  0002be18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000711  00000000  00000000  0002c738  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00013b18  00000000  00000000  0002ce49  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000b9a1  00000000  00000000  00040961  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0007912e  00000000  00000000  0004c302  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00002028  00000000  00000000  000c5430  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004c  00000000  00000000  000c7458  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000018 	.word	0x20000018
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08003654 	.word	0x08003654

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000001c 	.word	0x2000001c
 8000104:	08003654 	.word	0x08003654

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <__aeabi_uldivmod>:
 8000220:	2b00      	cmp	r3, #0
 8000222:	d111      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000224:	2a00      	cmp	r2, #0
 8000226:	d10f      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000228:	2900      	cmp	r1, #0
 800022a:	d100      	bne.n	800022e <__aeabi_uldivmod+0xe>
 800022c:	2800      	cmp	r0, #0
 800022e:	d002      	beq.n	8000236 <__aeabi_uldivmod+0x16>
 8000230:	2100      	movs	r1, #0
 8000232:	43c9      	mvns	r1, r1
 8000234:	0008      	movs	r0, r1
 8000236:	b407      	push	{r0, r1, r2}
 8000238:	4802      	ldr	r0, [pc, #8]	; (8000244 <__aeabi_uldivmod+0x24>)
 800023a:	a102      	add	r1, pc, #8	; (adr r1, 8000244 <__aeabi_uldivmod+0x24>)
 800023c:	1840      	adds	r0, r0, r1
 800023e:	9002      	str	r0, [sp, #8]
 8000240:	bd03      	pop	{r0, r1, pc}
 8000242:	46c0      	nop			; (mov r8, r8)
 8000244:	ffffffd9 	.word	0xffffffd9
 8000248:	b403      	push	{r0, r1}
 800024a:	4668      	mov	r0, sp
 800024c:	b501      	push	{r0, lr}
 800024e:	9802      	ldr	r0, [sp, #8]
 8000250:	f000 f834 	bl	80002bc <__udivmoddi4>
 8000254:	9b01      	ldr	r3, [sp, #4]
 8000256:	469e      	mov	lr, r3
 8000258:	b002      	add	sp, #8
 800025a:	bc0c      	pop	{r2, r3}
 800025c:	4770      	bx	lr
 800025e:	46c0      	nop			; (mov r8, r8)

08000260 <__aeabi_lmul>:
 8000260:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000262:	46ce      	mov	lr, r9
 8000264:	4699      	mov	r9, r3
 8000266:	0c03      	lsrs	r3, r0, #16
 8000268:	469c      	mov	ip, r3
 800026a:	0413      	lsls	r3, r2, #16
 800026c:	4647      	mov	r7, r8
 800026e:	0c1b      	lsrs	r3, r3, #16
 8000270:	001d      	movs	r5, r3
 8000272:	000e      	movs	r6, r1
 8000274:	4661      	mov	r1, ip
 8000276:	0404      	lsls	r4, r0, #16
 8000278:	0c24      	lsrs	r4, r4, #16
 800027a:	b580      	push	{r7, lr}
 800027c:	0007      	movs	r7, r0
 800027e:	0c10      	lsrs	r0, r2, #16
 8000280:	434b      	muls	r3, r1
 8000282:	4365      	muls	r5, r4
 8000284:	4341      	muls	r1, r0
 8000286:	4360      	muls	r0, r4
 8000288:	0c2c      	lsrs	r4, r5, #16
 800028a:	18c0      	adds	r0, r0, r3
 800028c:	1820      	adds	r0, r4, r0
 800028e:	468c      	mov	ip, r1
 8000290:	4283      	cmp	r3, r0
 8000292:	d903      	bls.n	800029c <__aeabi_lmul+0x3c>
 8000294:	2380      	movs	r3, #128	; 0x80
 8000296:	025b      	lsls	r3, r3, #9
 8000298:	4698      	mov	r8, r3
 800029a:	44c4      	add	ip, r8
 800029c:	4649      	mov	r1, r9
 800029e:	4379      	muls	r1, r7
 80002a0:	4356      	muls	r6, r2
 80002a2:	0c03      	lsrs	r3, r0, #16
 80002a4:	042d      	lsls	r5, r5, #16
 80002a6:	0c2d      	lsrs	r5, r5, #16
 80002a8:	1989      	adds	r1, r1, r6
 80002aa:	4463      	add	r3, ip
 80002ac:	0400      	lsls	r0, r0, #16
 80002ae:	1940      	adds	r0, r0, r5
 80002b0:	18c9      	adds	r1, r1, r3
 80002b2:	bcc0      	pop	{r6, r7}
 80002b4:	46b9      	mov	r9, r7
 80002b6:	46b0      	mov	r8, r6
 80002b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80002ba:	46c0      	nop			; (mov r8, r8)

080002bc <__udivmoddi4>:
 80002bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80002be:	4657      	mov	r7, sl
 80002c0:	464e      	mov	r6, r9
 80002c2:	4645      	mov	r5, r8
 80002c4:	46de      	mov	lr, fp
 80002c6:	b5e0      	push	{r5, r6, r7, lr}
 80002c8:	0004      	movs	r4, r0
 80002ca:	000d      	movs	r5, r1
 80002cc:	4692      	mov	sl, r2
 80002ce:	4699      	mov	r9, r3
 80002d0:	b083      	sub	sp, #12
 80002d2:	428b      	cmp	r3, r1
 80002d4:	d830      	bhi.n	8000338 <__udivmoddi4+0x7c>
 80002d6:	d02d      	beq.n	8000334 <__udivmoddi4+0x78>
 80002d8:	4649      	mov	r1, r9
 80002da:	4650      	mov	r0, sl
 80002dc:	f000 f8ba 	bl	8000454 <__clzdi2>
 80002e0:	0029      	movs	r1, r5
 80002e2:	0006      	movs	r6, r0
 80002e4:	0020      	movs	r0, r4
 80002e6:	f000 f8b5 	bl	8000454 <__clzdi2>
 80002ea:	1a33      	subs	r3, r6, r0
 80002ec:	4698      	mov	r8, r3
 80002ee:	3b20      	subs	r3, #32
 80002f0:	d434      	bmi.n	800035c <__udivmoddi4+0xa0>
 80002f2:	469b      	mov	fp, r3
 80002f4:	4653      	mov	r3, sl
 80002f6:	465a      	mov	r2, fp
 80002f8:	4093      	lsls	r3, r2
 80002fa:	4642      	mov	r2, r8
 80002fc:	001f      	movs	r7, r3
 80002fe:	4653      	mov	r3, sl
 8000300:	4093      	lsls	r3, r2
 8000302:	001e      	movs	r6, r3
 8000304:	42af      	cmp	r7, r5
 8000306:	d83b      	bhi.n	8000380 <__udivmoddi4+0xc4>
 8000308:	42af      	cmp	r7, r5
 800030a:	d100      	bne.n	800030e <__udivmoddi4+0x52>
 800030c:	e079      	b.n	8000402 <__udivmoddi4+0x146>
 800030e:	465b      	mov	r3, fp
 8000310:	1ba4      	subs	r4, r4, r6
 8000312:	41bd      	sbcs	r5, r7
 8000314:	2b00      	cmp	r3, #0
 8000316:	da00      	bge.n	800031a <__udivmoddi4+0x5e>
 8000318:	e076      	b.n	8000408 <__udivmoddi4+0x14c>
 800031a:	2200      	movs	r2, #0
 800031c:	2300      	movs	r3, #0
 800031e:	9200      	str	r2, [sp, #0]
 8000320:	9301      	str	r3, [sp, #4]
 8000322:	2301      	movs	r3, #1
 8000324:	465a      	mov	r2, fp
 8000326:	4093      	lsls	r3, r2
 8000328:	9301      	str	r3, [sp, #4]
 800032a:	2301      	movs	r3, #1
 800032c:	4642      	mov	r2, r8
 800032e:	4093      	lsls	r3, r2
 8000330:	9300      	str	r3, [sp, #0]
 8000332:	e029      	b.n	8000388 <__udivmoddi4+0xcc>
 8000334:	4282      	cmp	r2, r0
 8000336:	d9cf      	bls.n	80002d8 <__udivmoddi4+0x1c>
 8000338:	2200      	movs	r2, #0
 800033a:	2300      	movs	r3, #0
 800033c:	9200      	str	r2, [sp, #0]
 800033e:	9301      	str	r3, [sp, #4]
 8000340:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8000342:	2b00      	cmp	r3, #0
 8000344:	d001      	beq.n	800034a <__udivmoddi4+0x8e>
 8000346:	601c      	str	r4, [r3, #0]
 8000348:	605d      	str	r5, [r3, #4]
 800034a:	9800      	ldr	r0, [sp, #0]
 800034c:	9901      	ldr	r1, [sp, #4]
 800034e:	b003      	add	sp, #12
 8000350:	bcf0      	pop	{r4, r5, r6, r7}
 8000352:	46bb      	mov	fp, r7
 8000354:	46b2      	mov	sl, r6
 8000356:	46a9      	mov	r9, r5
 8000358:	46a0      	mov	r8, r4
 800035a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800035c:	4642      	mov	r2, r8
 800035e:	469b      	mov	fp, r3
 8000360:	2320      	movs	r3, #32
 8000362:	1a9b      	subs	r3, r3, r2
 8000364:	4652      	mov	r2, sl
 8000366:	40da      	lsrs	r2, r3
 8000368:	4641      	mov	r1, r8
 800036a:	0013      	movs	r3, r2
 800036c:	464a      	mov	r2, r9
 800036e:	408a      	lsls	r2, r1
 8000370:	0017      	movs	r7, r2
 8000372:	4642      	mov	r2, r8
 8000374:	431f      	orrs	r7, r3
 8000376:	4653      	mov	r3, sl
 8000378:	4093      	lsls	r3, r2
 800037a:	001e      	movs	r6, r3
 800037c:	42af      	cmp	r7, r5
 800037e:	d9c3      	bls.n	8000308 <__udivmoddi4+0x4c>
 8000380:	2200      	movs	r2, #0
 8000382:	2300      	movs	r3, #0
 8000384:	9200      	str	r2, [sp, #0]
 8000386:	9301      	str	r3, [sp, #4]
 8000388:	4643      	mov	r3, r8
 800038a:	2b00      	cmp	r3, #0
 800038c:	d0d8      	beq.n	8000340 <__udivmoddi4+0x84>
 800038e:	07fb      	lsls	r3, r7, #31
 8000390:	0872      	lsrs	r2, r6, #1
 8000392:	431a      	orrs	r2, r3
 8000394:	4646      	mov	r6, r8
 8000396:	087b      	lsrs	r3, r7, #1
 8000398:	e00e      	b.n	80003b8 <__udivmoddi4+0xfc>
 800039a:	42ab      	cmp	r3, r5
 800039c:	d101      	bne.n	80003a2 <__udivmoddi4+0xe6>
 800039e:	42a2      	cmp	r2, r4
 80003a0:	d80c      	bhi.n	80003bc <__udivmoddi4+0x100>
 80003a2:	1aa4      	subs	r4, r4, r2
 80003a4:	419d      	sbcs	r5, r3
 80003a6:	2001      	movs	r0, #1
 80003a8:	1924      	adds	r4, r4, r4
 80003aa:	416d      	adcs	r5, r5
 80003ac:	2100      	movs	r1, #0
 80003ae:	3e01      	subs	r6, #1
 80003b0:	1824      	adds	r4, r4, r0
 80003b2:	414d      	adcs	r5, r1
 80003b4:	2e00      	cmp	r6, #0
 80003b6:	d006      	beq.n	80003c6 <__udivmoddi4+0x10a>
 80003b8:	42ab      	cmp	r3, r5
 80003ba:	d9ee      	bls.n	800039a <__udivmoddi4+0xde>
 80003bc:	3e01      	subs	r6, #1
 80003be:	1924      	adds	r4, r4, r4
 80003c0:	416d      	adcs	r5, r5
 80003c2:	2e00      	cmp	r6, #0
 80003c4:	d1f8      	bne.n	80003b8 <__udivmoddi4+0xfc>
 80003c6:	9800      	ldr	r0, [sp, #0]
 80003c8:	9901      	ldr	r1, [sp, #4]
 80003ca:	465b      	mov	r3, fp
 80003cc:	1900      	adds	r0, r0, r4
 80003ce:	4169      	adcs	r1, r5
 80003d0:	2b00      	cmp	r3, #0
 80003d2:	db24      	blt.n	800041e <__udivmoddi4+0x162>
 80003d4:	002b      	movs	r3, r5
 80003d6:	465a      	mov	r2, fp
 80003d8:	4644      	mov	r4, r8
 80003da:	40d3      	lsrs	r3, r2
 80003dc:	002a      	movs	r2, r5
 80003de:	40e2      	lsrs	r2, r4
 80003e0:	001c      	movs	r4, r3
 80003e2:	465b      	mov	r3, fp
 80003e4:	0015      	movs	r5, r2
 80003e6:	2b00      	cmp	r3, #0
 80003e8:	db2a      	blt.n	8000440 <__udivmoddi4+0x184>
 80003ea:	0026      	movs	r6, r4
 80003ec:	409e      	lsls	r6, r3
 80003ee:	0033      	movs	r3, r6
 80003f0:	0026      	movs	r6, r4
 80003f2:	4647      	mov	r7, r8
 80003f4:	40be      	lsls	r6, r7
 80003f6:	0032      	movs	r2, r6
 80003f8:	1a80      	subs	r0, r0, r2
 80003fa:	4199      	sbcs	r1, r3
 80003fc:	9000      	str	r0, [sp, #0]
 80003fe:	9101      	str	r1, [sp, #4]
 8000400:	e79e      	b.n	8000340 <__udivmoddi4+0x84>
 8000402:	42a3      	cmp	r3, r4
 8000404:	d8bc      	bhi.n	8000380 <__udivmoddi4+0xc4>
 8000406:	e782      	b.n	800030e <__udivmoddi4+0x52>
 8000408:	4642      	mov	r2, r8
 800040a:	2320      	movs	r3, #32
 800040c:	2100      	movs	r1, #0
 800040e:	1a9b      	subs	r3, r3, r2
 8000410:	2200      	movs	r2, #0
 8000412:	9100      	str	r1, [sp, #0]
 8000414:	9201      	str	r2, [sp, #4]
 8000416:	2201      	movs	r2, #1
 8000418:	40da      	lsrs	r2, r3
 800041a:	9201      	str	r2, [sp, #4]
 800041c:	e785      	b.n	800032a <__udivmoddi4+0x6e>
 800041e:	4642      	mov	r2, r8
 8000420:	2320      	movs	r3, #32
 8000422:	1a9b      	subs	r3, r3, r2
 8000424:	002a      	movs	r2, r5
 8000426:	4646      	mov	r6, r8
 8000428:	409a      	lsls	r2, r3
 800042a:	0023      	movs	r3, r4
 800042c:	40f3      	lsrs	r3, r6
 800042e:	4644      	mov	r4, r8
 8000430:	4313      	orrs	r3, r2
 8000432:	002a      	movs	r2, r5
 8000434:	40e2      	lsrs	r2, r4
 8000436:	001c      	movs	r4, r3
 8000438:	465b      	mov	r3, fp
 800043a:	0015      	movs	r5, r2
 800043c:	2b00      	cmp	r3, #0
 800043e:	dad4      	bge.n	80003ea <__udivmoddi4+0x12e>
 8000440:	4642      	mov	r2, r8
 8000442:	002f      	movs	r7, r5
 8000444:	2320      	movs	r3, #32
 8000446:	0026      	movs	r6, r4
 8000448:	4097      	lsls	r7, r2
 800044a:	1a9b      	subs	r3, r3, r2
 800044c:	40de      	lsrs	r6, r3
 800044e:	003b      	movs	r3, r7
 8000450:	4333      	orrs	r3, r6
 8000452:	e7cd      	b.n	80003f0 <__udivmoddi4+0x134>

08000454 <__clzdi2>:
 8000454:	b510      	push	{r4, lr}
 8000456:	2900      	cmp	r1, #0
 8000458:	d103      	bne.n	8000462 <__clzdi2+0xe>
 800045a:	f000 f807 	bl	800046c <__clzsi2>
 800045e:	3020      	adds	r0, #32
 8000460:	e002      	b.n	8000468 <__clzdi2+0x14>
 8000462:	0008      	movs	r0, r1
 8000464:	f000 f802 	bl	800046c <__clzsi2>
 8000468:	bd10      	pop	{r4, pc}
 800046a:	46c0      	nop			; (mov r8, r8)

0800046c <__clzsi2>:
 800046c:	211c      	movs	r1, #28
 800046e:	2301      	movs	r3, #1
 8000470:	041b      	lsls	r3, r3, #16
 8000472:	4298      	cmp	r0, r3
 8000474:	d301      	bcc.n	800047a <__clzsi2+0xe>
 8000476:	0c00      	lsrs	r0, r0, #16
 8000478:	3910      	subs	r1, #16
 800047a:	0a1b      	lsrs	r3, r3, #8
 800047c:	4298      	cmp	r0, r3
 800047e:	d301      	bcc.n	8000484 <__clzsi2+0x18>
 8000480:	0a00      	lsrs	r0, r0, #8
 8000482:	3908      	subs	r1, #8
 8000484:	091b      	lsrs	r3, r3, #4
 8000486:	4298      	cmp	r0, r3
 8000488:	d301      	bcc.n	800048e <__clzsi2+0x22>
 800048a:	0900      	lsrs	r0, r0, #4
 800048c:	3904      	subs	r1, #4
 800048e:	a202      	add	r2, pc, #8	; (adr r2, 8000498 <__clzsi2+0x2c>)
 8000490:	5c10      	ldrb	r0, [r2, r0]
 8000492:	1840      	adds	r0, r0, r1
 8000494:	4770      	bx	lr
 8000496:	46c0      	nop			; (mov r8, r8)
 8000498:	02020304 	.word	0x02020304
 800049c:	01010101 	.word	0x01010101
	...

080004a8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004a8:	b580      	push	{r7, lr}
 80004aa:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004ac:	f000 fb2c 	bl	8000b08 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004b0:	f000 f816 	bl	80004e0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004b4:	f000 f916 	bl	80006e4 <MX_GPIO_Init>
  MX_DMA_Init();
 80004b8:	f000 f8ee 	bl	8000698 <MX_DMA_Init>
  MX_SPI2_Init();
 80004bc:	f000 f884 	bl	80005c8 <MX_SPI2_Init>
  MX_USART1_UART_Init();
 80004c0:	f000 f8ba 	bl	8000638 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_SPI_TransmitReceive_DMA(&hspi2, tx_data, rx_data, sizeof(rx_data));
 80004c4:	4a03      	ldr	r2, [pc, #12]	; (80004d4 <main+0x2c>)
 80004c6:	4904      	ldr	r1, [pc, #16]	; (80004d8 <main+0x30>)
 80004c8:	4804      	ldr	r0, [pc, #16]	; (80004dc <main+0x34>)
 80004ca:	230a      	movs	r3, #10
 80004cc:	f001 ffa4 	bl	8002418 <HAL_SPI_TransmitReceive_DMA>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80004d0:	e7fe      	b.n	80004d0 <main+0x28>
 80004d2:	46c0      	nop			; (mov r8, r8)
 80004d4:	20000234 	.word	0x20000234
 80004d8:	20000000 	.word	0x20000000
 80004dc:	20000034 	.word	0x20000034

080004e0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80004e0:	b590      	push	{r4, r7, lr}
 80004e2:	b09d      	sub	sp, #116	; 0x74
 80004e4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80004e6:	2438      	movs	r4, #56	; 0x38
 80004e8:	193b      	adds	r3, r7, r4
 80004ea:	0018      	movs	r0, r3
 80004ec:	2338      	movs	r3, #56	; 0x38
 80004ee:	001a      	movs	r2, r3
 80004f0:	2100      	movs	r1, #0
 80004f2:	f003 f883 	bl	80035fc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80004f6:	2324      	movs	r3, #36	; 0x24
 80004f8:	18fb      	adds	r3, r7, r3
 80004fa:	0018      	movs	r0, r3
 80004fc:	2314      	movs	r3, #20
 80004fe:	001a      	movs	r2, r3
 8000500:	2100      	movs	r1, #0
 8000502:	f003 f87b 	bl	80035fc <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000506:	003b      	movs	r3, r7
 8000508:	0018      	movs	r0, r3
 800050a:	2324      	movs	r3, #36	; 0x24
 800050c:	001a      	movs	r2, r3
 800050e:	2100      	movs	r1, #0
 8000510:	f003 f874 	bl	80035fc <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000514:	4b2a      	ldr	r3, [pc, #168]	; (80005c0 <SystemClock_Config+0xe0>)
 8000516:	681b      	ldr	r3, [r3, #0]
 8000518:	4a2a      	ldr	r2, [pc, #168]	; (80005c4 <SystemClock_Config+0xe4>)
 800051a:	401a      	ands	r2, r3
 800051c:	4b28      	ldr	r3, [pc, #160]	; (80005c0 <SystemClock_Config+0xe0>)
 800051e:	2180      	movs	r1, #128	; 0x80
 8000520:	0109      	lsls	r1, r1, #4
 8000522:	430a      	orrs	r2, r1
 8000524:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000526:	0021      	movs	r1, r4
 8000528:	187b      	adds	r3, r7, r1
 800052a:	2202      	movs	r2, #2
 800052c:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800052e:	187b      	adds	r3, r7, r1
 8000530:	2201      	movs	r2, #1
 8000532:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000534:	187b      	adds	r3, r7, r1
 8000536:	2210      	movs	r2, #16
 8000538:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800053a:	187b      	adds	r3, r7, r1
 800053c:	2202      	movs	r2, #2
 800053e:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000540:	187b      	adds	r3, r7, r1
 8000542:	2200      	movs	r2, #0
 8000544:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLLMUL_3;
 8000546:	187b      	adds	r3, r7, r1
 8000548:	2200      	movs	r2, #0
 800054a:	631a      	str	r2, [r3, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_3;
 800054c:	187b      	adds	r3, r7, r1
 800054e:	2280      	movs	r2, #128	; 0x80
 8000550:	0412      	lsls	r2, r2, #16
 8000552:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000554:	187b      	adds	r3, r7, r1
 8000556:	0018      	movs	r0, r3
 8000558:	f000 ff54 	bl	8001404 <HAL_RCC_OscConfig>
 800055c:	1e03      	subs	r3, r0, #0
 800055e:	d001      	beq.n	8000564 <SystemClock_Config+0x84>
  {
    Error_Handler();
 8000560:	f000 f8f6 	bl	8000750 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000564:	2124      	movs	r1, #36	; 0x24
 8000566:	187b      	adds	r3, r7, r1
 8000568:	220f      	movs	r2, #15
 800056a:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800056c:	187b      	adds	r3, r7, r1
 800056e:	2203      	movs	r2, #3
 8000570:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000572:	187b      	adds	r3, r7, r1
 8000574:	2200      	movs	r2, #0
 8000576:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000578:	187b      	adds	r3, r7, r1
 800057a:	2280      	movs	r2, #128	; 0x80
 800057c:	00d2      	lsls	r2, r2, #3
 800057e:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000580:	187b      	adds	r3, r7, r1
 8000582:	2280      	movs	r2, #128	; 0x80
 8000584:	00d2      	lsls	r2, r2, #3
 8000586:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000588:	187b      	adds	r3, r7, r1
 800058a:	2100      	movs	r1, #0
 800058c:	0018      	movs	r0, r3
 800058e:	f001 fafd 	bl	8001b8c <HAL_RCC_ClockConfig>
 8000592:	1e03      	subs	r3, r0, #0
 8000594:	d001      	beq.n	800059a <SystemClock_Config+0xba>
  {
    Error_Handler();
 8000596:	f000 f8db 	bl	8000750 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800059a:	003b      	movs	r3, r7
 800059c:	2201      	movs	r2, #1
 800059e:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80005a0:	003b      	movs	r3, r7
 80005a2:	2200      	movs	r2, #0
 80005a4:	60da      	str	r2, [r3, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80005a6:	003b      	movs	r3, r7
 80005a8:	0018      	movs	r0, r3
 80005aa:	f001 fd13 	bl	8001fd4 <HAL_RCCEx_PeriphCLKConfig>
 80005ae:	1e03      	subs	r3, r0, #0
 80005b0:	d001      	beq.n	80005b6 <SystemClock_Config+0xd6>
  {
    Error_Handler();
 80005b2:	f000 f8cd 	bl	8000750 <Error_Handler>
  }
}
 80005b6:	46c0      	nop			; (mov r8, r8)
 80005b8:	46bd      	mov	sp, r7
 80005ba:	b01d      	add	sp, #116	; 0x74
 80005bc:	bd90      	pop	{r4, r7, pc}
 80005be:	46c0      	nop			; (mov r8, r8)
 80005c0:	40007000 	.word	0x40007000
 80005c4:	ffffe7ff 	.word	0xffffe7ff

080005c8 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80005c8:	b580      	push	{r7, lr}
 80005ca:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80005cc:	4b18      	ldr	r3, [pc, #96]	; (8000630 <MX_SPI2_Init+0x68>)
 80005ce:	4a19      	ldr	r2, [pc, #100]	; (8000634 <MX_SPI2_Init+0x6c>)
 80005d0:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80005d2:	4b17      	ldr	r3, [pc, #92]	; (8000630 <MX_SPI2_Init+0x68>)
 80005d4:	2282      	movs	r2, #130	; 0x82
 80005d6:	0052      	lsls	r2, r2, #1
 80005d8:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80005da:	4b15      	ldr	r3, [pc, #84]	; (8000630 <MX_SPI2_Init+0x68>)
 80005dc:	2200      	movs	r2, #0
 80005de:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80005e0:	4b13      	ldr	r3, [pc, #76]	; (8000630 <MX_SPI2_Init+0x68>)
 80005e2:	2200      	movs	r2, #0
 80005e4:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80005e6:	4b12      	ldr	r3, [pc, #72]	; (8000630 <MX_SPI2_Init+0x68>)
 80005e8:	2200      	movs	r2, #0
 80005ea:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80005ec:	4b10      	ldr	r3, [pc, #64]	; (8000630 <MX_SPI2_Init+0x68>)
 80005ee:	2200      	movs	r2, #0
 80005f0:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80005f2:	4b0f      	ldr	r3, [pc, #60]	; (8000630 <MX_SPI2_Init+0x68>)
 80005f4:	2280      	movs	r2, #128	; 0x80
 80005f6:	0092      	lsls	r2, r2, #2
 80005f8:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80005fa:	4b0d      	ldr	r3, [pc, #52]	; (8000630 <MX_SPI2_Init+0x68>)
 80005fc:	2200      	movs	r2, #0
 80005fe:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000600:	4b0b      	ldr	r3, [pc, #44]	; (8000630 <MX_SPI2_Init+0x68>)
 8000602:	2200      	movs	r2, #0
 8000604:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000606:	4b0a      	ldr	r3, [pc, #40]	; (8000630 <MX_SPI2_Init+0x68>)
 8000608:	2200      	movs	r2, #0
 800060a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800060c:	4b08      	ldr	r3, [pc, #32]	; (8000630 <MX_SPI2_Init+0x68>)
 800060e:	2200      	movs	r2, #0
 8000610:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 8000612:	4b07      	ldr	r3, [pc, #28]	; (8000630 <MX_SPI2_Init+0x68>)
 8000614:	2207      	movs	r2, #7
 8000616:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000618:	4b05      	ldr	r3, [pc, #20]	; (8000630 <MX_SPI2_Init+0x68>)
 800061a:	0018      	movs	r0, r3
 800061c:	f001 fe68 	bl	80022f0 <HAL_SPI_Init>
 8000620:	1e03      	subs	r3, r0, #0
 8000622:	d001      	beq.n	8000628 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8000624:	f000 f894 	bl	8000750 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000628:	46c0      	nop			; (mov r8, r8)
 800062a:	46bd      	mov	sp, r7
 800062c:	bd80      	pop	{r7, pc}
 800062e:	46c0      	nop			; (mov r8, r8)
 8000630:	20000034 	.word	0x20000034
 8000634:	40003800 	.word	0x40003800

08000638 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000638:	b580      	push	{r7, lr}
 800063a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800063c:	4b14      	ldr	r3, [pc, #80]	; (8000690 <MX_USART1_UART_Init+0x58>)
 800063e:	4a15      	ldr	r2, [pc, #84]	; (8000694 <MX_USART1_UART_Init+0x5c>)
 8000640:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000642:	4b13      	ldr	r3, [pc, #76]	; (8000690 <MX_USART1_UART_Init+0x58>)
 8000644:	22e1      	movs	r2, #225	; 0xe1
 8000646:	0252      	lsls	r2, r2, #9
 8000648:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800064a:	4b11      	ldr	r3, [pc, #68]	; (8000690 <MX_USART1_UART_Init+0x58>)
 800064c:	2200      	movs	r2, #0
 800064e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000650:	4b0f      	ldr	r3, [pc, #60]	; (8000690 <MX_USART1_UART_Init+0x58>)
 8000652:	2200      	movs	r2, #0
 8000654:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000656:	4b0e      	ldr	r3, [pc, #56]	; (8000690 <MX_USART1_UART_Init+0x58>)
 8000658:	2200      	movs	r2, #0
 800065a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800065c:	4b0c      	ldr	r3, [pc, #48]	; (8000690 <MX_USART1_UART_Init+0x58>)
 800065e:	220c      	movs	r2, #12
 8000660:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000662:	4b0b      	ldr	r3, [pc, #44]	; (8000690 <MX_USART1_UART_Init+0x58>)
 8000664:	2200      	movs	r2, #0
 8000666:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000668:	4b09      	ldr	r3, [pc, #36]	; (8000690 <MX_USART1_UART_Init+0x58>)
 800066a:	2200      	movs	r2, #0
 800066c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800066e:	4b08      	ldr	r3, [pc, #32]	; (8000690 <MX_USART1_UART_Init+0x58>)
 8000670:	2200      	movs	r2, #0
 8000672:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000674:	4b06      	ldr	r3, [pc, #24]	; (8000690 <MX_USART1_UART_Init+0x58>)
 8000676:	2200      	movs	r2, #0
 8000678:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800067a:	4b05      	ldr	r3, [pc, #20]	; (8000690 <MX_USART1_UART_Init+0x58>)
 800067c:	0018      	movs	r0, r3
 800067e:	f002 fa1b 	bl	8002ab8 <HAL_UART_Init>
 8000682:	1e03      	subs	r3, r0, #0
 8000684:	d001      	beq.n	800068a <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8000686:	f000 f863 	bl	8000750 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800068a:	46c0      	nop			; (mov r8, r8)
 800068c:	46bd      	mov	sp, r7
 800068e:	bd80      	pop	{r7, pc}
 8000690:	2000011c 	.word	0x2000011c
 8000694:	40013800 	.word	0x40013800

08000698 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000698:	b580      	push	{r7, lr}
 800069a:	b082      	sub	sp, #8
 800069c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800069e:	4b10      	ldr	r3, [pc, #64]	; (80006e0 <MX_DMA_Init+0x48>)
 80006a0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80006a2:	4b0f      	ldr	r3, [pc, #60]	; (80006e0 <MX_DMA_Init+0x48>)
 80006a4:	2101      	movs	r1, #1
 80006a6:	430a      	orrs	r2, r1
 80006a8:	631a      	str	r2, [r3, #48]	; 0x30
 80006aa:	4b0d      	ldr	r3, [pc, #52]	; (80006e0 <MX_DMA_Init+0x48>)
 80006ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006ae:	2201      	movs	r2, #1
 80006b0:	4013      	ands	r3, r2
 80006b2:	607b      	str	r3, [r7, #4]
 80006b4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 80006b6:	2200      	movs	r2, #0
 80006b8:	2100      	movs	r1, #0
 80006ba:	200a      	movs	r0, #10
 80006bc:	f000 fb40 	bl	8000d40 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 80006c0:	200a      	movs	r0, #10
 80006c2:	f000 fb52 	bl	8000d6a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_5_6_7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_5_6_7_IRQn, 0, 0);
 80006c6:	2200      	movs	r2, #0
 80006c8:	2100      	movs	r1, #0
 80006ca:	200b      	movs	r0, #11
 80006cc:	f000 fb38 	bl	8000d40 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_5_6_7_IRQn);
 80006d0:	200b      	movs	r0, #11
 80006d2:	f000 fb4a 	bl	8000d6a <HAL_NVIC_EnableIRQ>

}
 80006d6:	46c0      	nop			; (mov r8, r8)
 80006d8:	46bd      	mov	sp, r7
 80006da:	b002      	add	sp, #8
 80006dc:	bd80      	pop	{r7, pc}
 80006de:	46c0      	nop			; (mov r8, r8)
 80006e0:	40021000 	.word	0x40021000

080006e4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80006e4:	b580      	push	{r7, lr}
 80006e6:	b082      	sub	sp, #8
 80006e8:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80006ea:	4b0e      	ldr	r3, [pc, #56]	; (8000724 <MX_GPIO_Init+0x40>)
 80006ec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80006ee:	4b0d      	ldr	r3, [pc, #52]	; (8000724 <MX_GPIO_Init+0x40>)
 80006f0:	2102      	movs	r1, #2
 80006f2:	430a      	orrs	r2, r1
 80006f4:	62da      	str	r2, [r3, #44]	; 0x2c
 80006f6:	4b0b      	ldr	r3, [pc, #44]	; (8000724 <MX_GPIO_Init+0x40>)
 80006f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80006fa:	2202      	movs	r2, #2
 80006fc:	4013      	ands	r3, r2
 80006fe:	607b      	str	r3, [r7, #4]
 8000700:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000702:	4b08      	ldr	r3, [pc, #32]	; (8000724 <MX_GPIO_Init+0x40>)
 8000704:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000706:	4b07      	ldr	r3, [pc, #28]	; (8000724 <MX_GPIO_Init+0x40>)
 8000708:	2101      	movs	r1, #1
 800070a:	430a      	orrs	r2, r1
 800070c:	62da      	str	r2, [r3, #44]	; 0x2c
 800070e:	4b05      	ldr	r3, [pc, #20]	; (8000724 <MX_GPIO_Init+0x40>)
 8000710:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000712:	2201      	movs	r2, #1
 8000714:	4013      	ands	r3, r2
 8000716:	603b      	str	r3, [r7, #0]
 8000718:	683b      	ldr	r3, [r7, #0]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800071a:	46c0      	nop			; (mov r8, r8)
 800071c:	46bd      	mov	sp, r7
 800071e:	b002      	add	sp, #8
 8000720:	bd80      	pop	{r7, pc}
 8000722:	46c0      	nop			; (mov r8, r8)
 8000724:	40021000 	.word	0x40021000

08000728 <HAL_SPI_TxRxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8000728:	b580      	push	{r7, lr}
 800072a:	b082      	sub	sp, #8
 800072c:	af00      	add	r7, sp, #0
 800072e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
  HAL_UART_Transmit(&huart1, rx_data, sizeof(rx_data), 1000);
 8000730:	23fa      	movs	r3, #250	; 0xfa
 8000732:	009b      	lsls	r3, r3, #2
 8000734:	4904      	ldr	r1, [pc, #16]	; (8000748 <HAL_SPI_TxRxCpltCallback+0x20>)
 8000736:	4805      	ldr	r0, [pc, #20]	; (800074c <HAL_SPI_TxRxCpltCallback+0x24>)
 8000738:	220a      	movs	r2, #10
 800073a:	f002 fa11 	bl	8002b60 <HAL_UART_Transmit>
}
 800073e:	46c0      	nop			; (mov r8, r8)
 8000740:	46bd      	mov	sp, r7
 8000742:	b002      	add	sp, #8
 8000744:	bd80      	pop	{r7, pc}
 8000746:	46c0      	nop			; (mov r8, r8)
 8000748:	20000234 	.word	0x20000234
 800074c:	2000011c 	.word	0x2000011c

08000750 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000750:	b580      	push	{r7, lr}
 8000752:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000754:	b672      	cpsid	i
}
 8000756:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000758:	e7fe      	b.n	8000758 <Error_Handler+0x8>
	...

0800075c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800075c:	b580      	push	{r7, lr}
 800075e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000760:	4b07      	ldr	r3, [pc, #28]	; (8000780 <HAL_MspInit+0x24>)
 8000762:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000764:	4b06      	ldr	r3, [pc, #24]	; (8000780 <HAL_MspInit+0x24>)
 8000766:	2101      	movs	r1, #1
 8000768:	430a      	orrs	r2, r1
 800076a:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 800076c:	4b04      	ldr	r3, [pc, #16]	; (8000780 <HAL_MspInit+0x24>)
 800076e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000770:	4b03      	ldr	r3, [pc, #12]	; (8000780 <HAL_MspInit+0x24>)
 8000772:	2180      	movs	r1, #128	; 0x80
 8000774:	0549      	lsls	r1, r1, #21
 8000776:	430a      	orrs	r2, r1
 8000778:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800077a:	46c0      	nop			; (mov r8, r8)
 800077c:	46bd      	mov	sp, r7
 800077e:	bd80      	pop	{r7, pc}
 8000780:	40021000 	.word	0x40021000

08000784 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000784:	b590      	push	{r4, r7, lr}
 8000786:	b089      	sub	sp, #36	; 0x24
 8000788:	af00      	add	r7, sp, #0
 800078a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800078c:	240c      	movs	r4, #12
 800078e:	193b      	adds	r3, r7, r4
 8000790:	0018      	movs	r0, r3
 8000792:	2314      	movs	r3, #20
 8000794:	001a      	movs	r2, r3
 8000796:	2100      	movs	r1, #0
 8000798:	f002 ff30 	bl	80035fc <memset>
  if(hspi->Instance==SPI2)
 800079c:	687b      	ldr	r3, [r7, #4]
 800079e:	681b      	ldr	r3, [r3, #0]
 80007a0:	4a4c      	ldr	r2, [pc, #304]	; (80008d4 <HAL_SPI_MspInit+0x150>)
 80007a2:	4293      	cmp	r3, r2
 80007a4:	d000      	beq.n	80007a8 <HAL_SPI_MspInit+0x24>
 80007a6:	e091      	b.n	80008cc <HAL_SPI_MspInit+0x148>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80007a8:	4b4b      	ldr	r3, [pc, #300]	; (80008d8 <HAL_SPI_MspInit+0x154>)
 80007aa:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80007ac:	4b4a      	ldr	r3, [pc, #296]	; (80008d8 <HAL_SPI_MspInit+0x154>)
 80007ae:	2180      	movs	r1, #128	; 0x80
 80007b0:	01c9      	lsls	r1, r1, #7
 80007b2:	430a      	orrs	r2, r1
 80007b4:	639a      	str	r2, [r3, #56]	; 0x38

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80007b6:	4b48      	ldr	r3, [pc, #288]	; (80008d8 <HAL_SPI_MspInit+0x154>)
 80007b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80007ba:	4b47      	ldr	r3, [pc, #284]	; (80008d8 <HAL_SPI_MspInit+0x154>)
 80007bc:	2102      	movs	r1, #2
 80007be:	430a      	orrs	r2, r1
 80007c0:	62da      	str	r2, [r3, #44]	; 0x2c
 80007c2:	4b45      	ldr	r3, [pc, #276]	; (80008d8 <HAL_SPI_MspInit+0x154>)
 80007c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80007c6:	2202      	movs	r2, #2
 80007c8:	4013      	ands	r3, r2
 80007ca:	60bb      	str	r3, [r7, #8]
 80007cc:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PB10     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = BSP_SPI2_SCK_Pin;
 80007ce:	193b      	adds	r3, r7, r4
 80007d0:	2280      	movs	r2, #128	; 0x80
 80007d2:	00d2      	lsls	r2, r2, #3
 80007d4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007d6:	193b      	adds	r3, r7, r4
 80007d8:	2202      	movs	r2, #2
 80007da:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007dc:	193b      	adds	r3, r7, r4
 80007de:	2200      	movs	r2, #0
 80007e0:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80007e2:	193b      	adds	r3, r7, r4
 80007e4:	2203      	movs	r2, #3
 80007e6:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80007e8:	193b      	adds	r3, r7, r4
 80007ea:	2205      	movs	r2, #5
 80007ec:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(BSP_SPI2_SCK_GPIO_Port, &GPIO_InitStruct);
 80007ee:	193b      	adds	r3, r7, r4
 80007f0:	4a3a      	ldr	r2, [pc, #232]	; (80008dc <HAL_SPI_MspInit+0x158>)
 80007f2:	0019      	movs	r1, r3
 80007f4:	0010      	movs	r0, r2
 80007f6:	f000 fc8f 	bl	8001118 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BSP_SPI2_MISO_Pin|BSP_SPI2_MOSI_Pin;
 80007fa:	0021      	movs	r1, r4
 80007fc:	187b      	adds	r3, r7, r1
 80007fe:	22c0      	movs	r2, #192	; 0xc0
 8000800:	0212      	lsls	r2, r2, #8
 8000802:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000804:	187b      	adds	r3, r7, r1
 8000806:	2202      	movs	r2, #2
 8000808:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800080a:	187b      	adds	r3, r7, r1
 800080c:	2200      	movs	r2, #0
 800080e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000810:	187b      	adds	r3, r7, r1
 8000812:	2203      	movs	r2, #3
 8000814:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI2;
 8000816:	187b      	adds	r3, r7, r1
 8000818:	2200      	movs	r2, #0
 800081a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800081c:	187b      	adds	r3, r7, r1
 800081e:	4a2f      	ldr	r2, [pc, #188]	; (80008dc <HAL_SPI_MspInit+0x158>)
 8000820:	0019      	movs	r1, r3
 8000822:	0010      	movs	r0, r2
 8000824:	f000 fc78 	bl	8001118 <HAL_GPIO_Init>

    /* SPI2 DMA Init */
    /* SPI2_RX Init */
    hdma_spi2_rx.Instance = DMA1_Channel4;
 8000828:	4b2d      	ldr	r3, [pc, #180]	; (80008e0 <HAL_SPI_MspInit+0x15c>)
 800082a:	4a2e      	ldr	r2, [pc, #184]	; (80008e4 <HAL_SPI_MspInit+0x160>)
 800082c:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Request = DMA_REQUEST_2;
 800082e:	4b2c      	ldr	r3, [pc, #176]	; (80008e0 <HAL_SPI_MspInit+0x15c>)
 8000830:	2202      	movs	r2, #2
 8000832:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000834:	4b2a      	ldr	r3, [pc, #168]	; (80008e0 <HAL_SPI_MspInit+0x15c>)
 8000836:	2200      	movs	r2, #0
 8000838:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800083a:	4b29      	ldr	r3, [pc, #164]	; (80008e0 <HAL_SPI_MspInit+0x15c>)
 800083c:	2200      	movs	r2, #0
 800083e:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000840:	4b27      	ldr	r3, [pc, #156]	; (80008e0 <HAL_SPI_MspInit+0x15c>)
 8000842:	2280      	movs	r2, #128	; 0x80
 8000844:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000846:	4b26      	ldr	r3, [pc, #152]	; (80008e0 <HAL_SPI_MspInit+0x15c>)
 8000848:	2200      	movs	r2, #0
 800084a:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800084c:	4b24      	ldr	r3, [pc, #144]	; (80008e0 <HAL_SPI_MspInit+0x15c>)
 800084e:	2200      	movs	r2, #0
 8000850:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_NORMAL;
 8000852:	4b23      	ldr	r3, [pc, #140]	; (80008e0 <HAL_SPI_MspInit+0x15c>)
 8000854:	2200      	movs	r2, #0
 8000856:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000858:	4b21      	ldr	r3, [pc, #132]	; (80008e0 <HAL_SPI_MspInit+0x15c>)
 800085a:	2200      	movs	r2, #0
 800085c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 800085e:	4b20      	ldr	r3, [pc, #128]	; (80008e0 <HAL_SPI_MspInit+0x15c>)
 8000860:	0018      	movs	r0, r3
 8000862:	f000 fa9f 	bl	8000da4 <HAL_DMA_Init>
 8000866:	1e03      	subs	r3, r0, #0
 8000868:	d001      	beq.n	800086e <HAL_SPI_MspInit+0xea>
    {
      Error_Handler();
 800086a:	f7ff ff71 	bl	8000750 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi2_rx);
 800086e:	687b      	ldr	r3, [r7, #4]
 8000870:	4a1b      	ldr	r2, [pc, #108]	; (80008e0 <HAL_SPI_MspInit+0x15c>)
 8000872:	64da      	str	r2, [r3, #76]	; 0x4c
 8000874:	4b1a      	ldr	r3, [pc, #104]	; (80008e0 <HAL_SPI_MspInit+0x15c>)
 8000876:	687a      	ldr	r2, [r7, #4]
 8000878:	629a      	str	r2, [r3, #40]	; 0x28

    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Channel5;
 800087a:	4b1b      	ldr	r3, [pc, #108]	; (80008e8 <HAL_SPI_MspInit+0x164>)
 800087c:	4a1b      	ldr	r2, [pc, #108]	; (80008ec <HAL_SPI_MspInit+0x168>)
 800087e:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Request = DMA_REQUEST_2;
 8000880:	4b19      	ldr	r3, [pc, #100]	; (80008e8 <HAL_SPI_MspInit+0x164>)
 8000882:	2202      	movs	r2, #2
 8000884:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000886:	4b18      	ldr	r3, [pc, #96]	; (80008e8 <HAL_SPI_MspInit+0x164>)
 8000888:	2210      	movs	r2, #16
 800088a:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800088c:	4b16      	ldr	r3, [pc, #88]	; (80008e8 <HAL_SPI_MspInit+0x164>)
 800088e:	2200      	movs	r2, #0
 8000890:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000892:	4b15      	ldr	r3, [pc, #84]	; (80008e8 <HAL_SPI_MspInit+0x164>)
 8000894:	2280      	movs	r2, #128	; 0x80
 8000896:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000898:	4b13      	ldr	r3, [pc, #76]	; (80008e8 <HAL_SPI_MspInit+0x164>)
 800089a:	2200      	movs	r2, #0
 800089c:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800089e:	4b12      	ldr	r3, [pc, #72]	; (80008e8 <HAL_SPI_MspInit+0x164>)
 80008a0:	2200      	movs	r2, #0
 80008a2:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 80008a4:	4b10      	ldr	r3, [pc, #64]	; (80008e8 <HAL_SPI_MspInit+0x164>)
 80008a6:	2200      	movs	r2, #0
 80008a8:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 80008aa:	4b0f      	ldr	r3, [pc, #60]	; (80008e8 <HAL_SPI_MspInit+0x164>)
 80008ac:	2200      	movs	r2, #0
 80008ae:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 80008b0:	4b0d      	ldr	r3, [pc, #52]	; (80008e8 <HAL_SPI_MspInit+0x164>)
 80008b2:	0018      	movs	r0, r3
 80008b4:	f000 fa76 	bl	8000da4 <HAL_DMA_Init>
 80008b8:	1e03      	subs	r3, r0, #0
 80008ba:	d001      	beq.n	80008c0 <HAL_SPI_MspInit+0x13c>
    {
      Error_Handler();
 80008bc:	f7ff ff48 	bl	8000750 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi2_tx);
 80008c0:	687b      	ldr	r3, [r7, #4]
 80008c2:	4a09      	ldr	r2, [pc, #36]	; (80008e8 <HAL_SPI_MspInit+0x164>)
 80008c4:	649a      	str	r2, [r3, #72]	; 0x48
 80008c6:	4b08      	ldr	r3, [pc, #32]	; (80008e8 <HAL_SPI_MspInit+0x164>)
 80008c8:	687a      	ldr	r2, [r7, #4]
 80008ca:	629a      	str	r2, [r3, #40]	; 0x28
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 80008cc:	46c0      	nop			; (mov r8, r8)
 80008ce:	46bd      	mov	sp, r7
 80008d0:	b009      	add	sp, #36	; 0x24
 80008d2:	bd90      	pop	{r4, r7, pc}
 80008d4:	40003800 	.word	0x40003800
 80008d8:	40021000 	.word	0x40021000
 80008dc:	50000400 	.word	0x50000400
 80008e0:	2000008c 	.word	0x2000008c
 80008e4:	40020044 	.word	0x40020044
 80008e8:	200000d4 	.word	0x200000d4
 80008ec:	40020058 	.word	0x40020058

080008f0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80008f0:	b590      	push	{r4, r7, lr}
 80008f2:	b089      	sub	sp, #36	; 0x24
 80008f4:	af00      	add	r7, sp, #0
 80008f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008f8:	240c      	movs	r4, #12
 80008fa:	193b      	adds	r3, r7, r4
 80008fc:	0018      	movs	r0, r3
 80008fe:	2314      	movs	r3, #20
 8000900:	001a      	movs	r2, r3
 8000902:	2100      	movs	r1, #0
 8000904:	f002 fe7a 	bl	80035fc <memset>
  if(huart->Instance==USART1)
 8000908:	687b      	ldr	r3, [r7, #4]
 800090a:	681b      	ldr	r3, [r3, #0]
 800090c:	4a42      	ldr	r2, [pc, #264]	; (8000a18 <HAL_UART_MspInit+0x128>)
 800090e:	4293      	cmp	r3, r2
 8000910:	d000      	beq.n	8000914 <HAL_UART_MspInit+0x24>
 8000912:	e07c      	b.n	8000a0e <HAL_UART_MspInit+0x11e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000914:	4b41      	ldr	r3, [pc, #260]	; (8000a1c <HAL_UART_MspInit+0x12c>)
 8000916:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000918:	4b40      	ldr	r3, [pc, #256]	; (8000a1c <HAL_UART_MspInit+0x12c>)
 800091a:	2180      	movs	r1, #128	; 0x80
 800091c:	01c9      	lsls	r1, r1, #7
 800091e:	430a      	orrs	r2, r1
 8000920:	635a      	str	r2, [r3, #52]	; 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000922:	4b3e      	ldr	r3, [pc, #248]	; (8000a1c <HAL_UART_MspInit+0x12c>)
 8000924:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000926:	4b3d      	ldr	r3, [pc, #244]	; (8000a1c <HAL_UART_MspInit+0x12c>)
 8000928:	2101      	movs	r1, #1
 800092a:	430a      	orrs	r2, r1
 800092c:	62da      	str	r2, [r3, #44]	; 0x2c
 800092e:	4b3b      	ldr	r3, [pc, #236]	; (8000a1c <HAL_UART_MspInit+0x12c>)
 8000930:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000932:	2201      	movs	r2, #1
 8000934:	4013      	ands	r3, r2
 8000936:	60bb      	str	r3, [r7, #8]
 8000938:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = BSP_USART1_TX_Pin|BSP_USART1_RX_Pin;
 800093a:	193b      	adds	r3, r7, r4
 800093c:	22c0      	movs	r2, #192	; 0xc0
 800093e:	00d2      	lsls	r2, r2, #3
 8000940:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000942:	0021      	movs	r1, r4
 8000944:	187b      	adds	r3, r7, r1
 8000946:	2202      	movs	r2, #2
 8000948:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800094a:	187b      	adds	r3, r7, r1
 800094c:	2200      	movs	r2, #0
 800094e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000950:	187b      	adds	r3, r7, r1
 8000952:	2203      	movs	r2, #3
 8000954:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8000956:	187b      	adds	r3, r7, r1
 8000958:	2204      	movs	r2, #4
 800095a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800095c:	187a      	adds	r2, r7, r1
 800095e:	23a0      	movs	r3, #160	; 0xa0
 8000960:	05db      	lsls	r3, r3, #23
 8000962:	0011      	movs	r1, r2
 8000964:	0018      	movs	r0, r3
 8000966:	f000 fbd7 	bl	8001118 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel3;
 800096a:	4b2d      	ldr	r3, [pc, #180]	; (8000a20 <HAL_UART_MspInit+0x130>)
 800096c:	4a2d      	ldr	r2, [pc, #180]	; (8000a24 <HAL_UART_MspInit+0x134>)
 800096e:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_3;
 8000970:	4b2b      	ldr	r3, [pc, #172]	; (8000a20 <HAL_UART_MspInit+0x130>)
 8000972:	2203      	movs	r2, #3
 8000974:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000976:	4b2a      	ldr	r3, [pc, #168]	; (8000a20 <HAL_UART_MspInit+0x130>)
 8000978:	2200      	movs	r2, #0
 800097a:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800097c:	4b28      	ldr	r3, [pc, #160]	; (8000a20 <HAL_UART_MspInit+0x130>)
 800097e:	2200      	movs	r2, #0
 8000980:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000982:	4b27      	ldr	r3, [pc, #156]	; (8000a20 <HAL_UART_MspInit+0x130>)
 8000984:	2280      	movs	r2, #128	; 0x80
 8000986:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000988:	4b25      	ldr	r3, [pc, #148]	; (8000a20 <HAL_UART_MspInit+0x130>)
 800098a:	2200      	movs	r2, #0
 800098c:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800098e:	4b24      	ldr	r3, [pc, #144]	; (8000a20 <HAL_UART_MspInit+0x130>)
 8000990:	2200      	movs	r2, #0
 8000992:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8000994:	4b22      	ldr	r3, [pc, #136]	; (8000a20 <HAL_UART_MspInit+0x130>)
 8000996:	2200      	movs	r2, #0
 8000998:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 800099a:	4b21      	ldr	r3, [pc, #132]	; (8000a20 <HAL_UART_MspInit+0x130>)
 800099c:	2200      	movs	r2, #0
 800099e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80009a0:	4b1f      	ldr	r3, [pc, #124]	; (8000a20 <HAL_UART_MspInit+0x130>)
 80009a2:	0018      	movs	r0, r3
 80009a4:	f000 f9fe 	bl	8000da4 <HAL_DMA_Init>
 80009a8:	1e03      	subs	r3, r0, #0
 80009aa:	d001      	beq.n	80009b0 <HAL_UART_MspInit+0xc0>
    {
      Error_Handler();
 80009ac:	f7ff fed0 	bl	8000750 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 80009b0:	687b      	ldr	r3, [r7, #4]
 80009b2:	4a1b      	ldr	r2, [pc, #108]	; (8000a20 <HAL_UART_MspInit+0x130>)
 80009b4:	675a      	str	r2, [r3, #116]	; 0x74
 80009b6:	4b1a      	ldr	r3, [pc, #104]	; (8000a20 <HAL_UART_MspInit+0x130>)
 80009b8:	687a      	ldr	r2, [r7, #4]
 80009ba:	629a      	str	r2, [r3, #40]	; 0x28

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel2;
 80009bc:	4b1a      	ldr	r3, [pc, #104]	; (8000a28 <HAL_UART_MspInit+0x138>)
 80009be:	4a1b      	ldr	r2, [pc, #108]	; (8000a2c <HAL_UART_MspInit+0x13c>)
 80009c0:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_3;
 80009c2:	4b19      	ldr	r3, [pc, #100]	; (8000a28 <HAL_UART_MspInit+0x138>)
 80009c4:	2203      	movs	r2, #3
 80009c6:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80009c8:	4b17      	ldr	r3, [pc, #92]	; (8000a28 <HAL_UART_MspInit+0x138>)
 80009ca:	2210      	movs	r2, #16
 80009cc:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80009ce:	4b16      	ldr	r3, [pc, #88]	; (8000a28 <HAL_UART_MspInit+0x138>)
 80009d0:	2200      	movs	r2, #0
 80009d2:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80009d4:	4b14      	ldr	r3, [pc, #80]	; (8000a28 <HAL_UART_MspInit+0x138>)
 80009d6:	2280      	movs	r2, #128	; 0x80
 80009d8:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80009da:	4b13      	ldr	r3, [pc, #76]	; (8000a28 <HAL_UART_MspInit+0x138>)
 80009dc:	2200      	movs	r2, #0
 80009de:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80009e0:	4b11      	ldr	r3, [pc, #68]	; (8000a28 <HAL_UART_MspInit+0x138>)
 80009e2:	2200      	movs	r2, #0
 80009e4:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 80009e6:	4b10      	ldr	r3, [pc, #64]	; (8000a28 <HAL_UART_MspInit+0x138>)
 80009e8:	2200      	movs	r2, #0
 80009ea:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80009ec:	4b0e      	ldr	r3, [pc, #56]	; (8000a28 <HAL_UART_MspInit+0x138>)
 80009ee:	2200      	movs	r2, #0
 80009f0:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 80009f2:	4b0d      	ldr	r3, [pc, #52]	; (8000a28 <HAL_UART_MspInit+0x138>)
 80009f4:	0018      	movs	r0, r3
 80009f6:	f000 f9d5 	bl	8000da4 <HAL_DMA_Init>
 80009fa:	1e03      	subs	r3, r0, #0
 80009fc:	d001      	beq.n	8000a02 <HAL_UART_MspInit+0x112>
    {
      Error_Handler();
 80009fe:	f7ff fea7 	bl	8000750 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8000a02:	687b      	ldr	r3, [r7, #4]
 8000a04:	4a08      	ldr	r2, [pc, #32]	; (8000a28 <HAL_UART_MspInit+0x138>)
 8000a06:	671a      	str	r2, [r3, #112]	; 0x70
 8000a08:	4b07      	ldr	r3, [pc, #28]	; (8000a28 <HAL_UART_MspInit+0x138>)
 8000a0a:	687a      	ldr	r2, [r7, #4]
 8000a0c:	629a      	str	r2, [r3, #40]	; 0x28
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000a0e:	46c0      	nop			; (mov r8, r8)
 8000a10:	46bd      	mov	sp, r7
 8000a12:	b009      	add	sp, #36	; 0x24
 8000a14:	bd90      	pop	{r4, r7, pc}
 8000a16:	46c0      	nop			; (mov r8, r8)
 8000a18:	40013800 	.word	0x40013800
 8000a1c:	40021000 	.word	0x40021000
 8000a20:	200001a4 	.word	0x200001a4
 8000a24:	40020030 	.word	0x40020030
 8000a28:	200001ec 	.word	0x200001ec
 8000a2c:	4002001c 	.word	0x4002001c

08000a30 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a30:	b580      	push	{r7, lr}
 8000a32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000a34:	e7fe      	b.n	8000a34 <NMI_Handler+0x4>

08000a36 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a36:	b580      	push	{r7, lr}
 8000a38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a3a:	e7fe      	b.n	8000a3a <HardFault_Handler+0x4>

08000a3c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000a3c:	b580      	push	{r7, lr}
 8000a3e:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000a40:	46c0      	nop			; (mov r8, r8)
 8000a42:	46bd      	mov	sp, r7
 8000a44:	bd80      	pop	{r7, pc}

08000a46 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000a46:	b580      	push	{r7, lr}
 8000a48:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000a4a:	46c0      	nop			; (mov r8, r8)
 8000a4c:	46bd      	mov	sp, r7
 8000a4e:	bd80      	pop	{r7, pc}

08000a50 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000a50:	b580      	push	{r7, lr}
 8000a52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000a54:	f000 f8ac 	bl	8000bb0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000a58:	46c0      	nop			; (mov r8, r8)
 8000a5a:	46bd      	mov	sp, r7
 8000a5c:	bd80      	pop	{r7, pc}
	...

08000a60 <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and channel 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 8000a60:	b580      	push	{r7, lr}
 8000a62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8000a64:	4b05      	ldr	r3, [pc, #20]	; (8000a7c <DMA1_Channel2_3_IRQHandler+0x1c>)
 8000a66:	0018      	movs	r0, r3
 8000a68:	f000 fa7a 	bl	8000f60 <HAL_DMA_IRQHandler>
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8000a6c:	4b04      	ldr	r3, [pc, #16]	; (8000a80 <DMA1_Channel2_3_IRQHandler+0x20>)
 8000a6e:	0018      	movs	r0, r3
 8000a70:	f000 fa76 	bl	8000f60 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 8000a74:	46c0      	nop			; (mov r8, r8)
 8000a76:	46bd      	mov	sp, r7
 8000a78:	bd80      	pop	{r7, pc}
 8000a7a:	46c0      	nop			; (mov r8, r8)
 8000a7c:	200001ec 	.word	0x200001ec
 8000a80:	200001a4 	.word	0x200001a4

08000a84 <DMA1_Channel4_5_6_7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 4, channel 5, channel 6 and channel 7 interrupts.
  */
void DMA1_Channel4_5_6_7_IRQHandler(void)
{
 8000a84:	b580      	push	{r7, lr}
 8000a86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_5_6_7_IRQn 0 */

  /* USER CODE END DMA1_Channel4_5_6_7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 8000a88:	4b05      	ldr	r3, [pc, #20]	; (8000aa0 <DMA1_Channel4_5_6_7_IRQHandler+0x1c>)
 8000a8a:	0018      	movs	r0, r3
 8000a8c:	f000 fa68 	bl	8000f60 <HAL_DMA_IRQHandler>
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8000a90:	4b04      	ldr	r3, [pc, #16]	; (8000aa4 <DMA1_Channel4_5_6_7_IRQHandler+0x20>)
 8000a92:	0018      	movs	r0, r3
 8000a94:	f000 fa64 	bl	8000f60 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_5_6_7_IRQn 1 */

  /* USER CODE END DMA1_Channel4_5_6_7_IRQn 1 */
}
 8000a98:	46c0      	nop			; (mov r8, r8)
 8000a9a:	46bd      	mov	sp, r7
 8000a9c:	bd80      	pop	{r7, pc}
 8000a9e:	46c0      	nop			; (mov r8, r8)
 8000aa0:	2000008c 	.word	0x2000008c
 8000aa4:	200000d4 	.word	0x200000d4

08000aa8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000aa8:	b580      	push	{r7, lr}
 8000aaa:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000aac:	46c0      	nop			; (mov r8, r8)
 8000aae:	46bd      	mov	sp, r7
 8000ab0:	bd80      	pop	{r7, pc}
	...

08000ab4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   r0, =_estack
 8000ab4:	480d      	ldr	r0, [pc, #52]	; (8000aec <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000ab6:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000ab8:	f7ff fff6 	bl	8000aa8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000abc:	480c      	ldr	r0, [pc, #48]	; (8000af0 <LoopForever+0x6>)
  ldr r1, =_edata
 8000abe:	490d      	ldr	r1, [pc, #52]	; (8000af4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000ac0:	4a0d      	ldr	r2, [pc, #52]	; (8000af8 <LoopForever+0xe>)
  movs r3, #0
 8000ac2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ac4:	e002      	b.n	8000acc <LoopCopyDataInit>

08000ac6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ac6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ac8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000aca:	3304      	adds	r3, #4

08000acc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000acc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000ace:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ad0:	d3f9      	bcc.n	8000ac6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000ad2:	4a0a      	ldr	r2, [pc, #40]	; (8000afc <LoopForever+0x12>)
  ldr r4, =_ebss
 8000ad4:	4c0a      	ldr	r4, [pc, #40]	; (8000b00 <LoopForever+0x16>)
  movs r3, #0
 8000ad6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ad8:	e001      	b.n	8000ade <LoopFillZerobss>

08000ada <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000ada:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000adc:	3204      	adds	r2, #4

08000ade <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000ade:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000ae0:	d3fb      	bcc.n	8000ada <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000ae2:	f002 fd93 	bl	800360c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000ae6:	f7ff fcdf 	bl	80004a8 <main>

08000aea <LoopForever>:

LoopForever:
    b LoopForever
 8000aea:	e7fe      	b.n	8000aea <LoopForever>
  ldr   r0, =_estack
 8000aec:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8000af0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000af4:	20000018 	.word	0x20000018
  ldr r2, =_sidata
 8000af8:	080036e8 	.word	0x080036e8
  ldr r2, =_sbss
 8000afc:	20000018 	.word	0x20000018
  ldr r4, =_ebss
 8000b00:	20000244 	.word	0x20000244

08000b04 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000b04:	e7fe      	b.n	8000b04 <ADC1_COMP_IRQHandler>
	...

08000b08 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b08:	b580      	push	{r7, lr}
 8000b0a:	b082      	sub	sp, #8
 8000b0c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000b0e:	1dfb      	adds	r3, r7, #7
 8000b10:	2200      	movs	r2, #0
 8000b12:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8000b14:	4b0b      	ldr	r3, [pc, #44]	; (8000b44 <HAL_Init+0x3c>)
 8000b16:	681a      	ldr	r2, [r3, #0]
 8000b18:	4b0a      	ldr	r3, [pc, #40]	; (8000b44 <HAL_Init+0x3c>)
 8000b1a:	2140      	movs	r1, #64	; 0x40
 8000b1c:	430a      	orrs	r2, r1
 8000b1e:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000b20:	2000      	movs	r0, #0
 8000b22:	f000 f811 	bl	8000b48 <HAL_InitTick>
 8000b26:	1e03      	subs	r3, r0, #0
 8000b28:	d003      	beq.n	8000b32 <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8000b2a:	1dfb      	adds	r3, r7, #7
 8000b2c:	2201      	movs	r2, #1
 8000b2e:	701a      	strb	r2, [r3, #0]
 8000b30:	e001      	b.n	8000b36 <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000b32:	f7ff fe13 	bl	800075c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000b36:	1dfb      	adds	r3, r7, #7
 8000b38:	781b      	ldrb	r3, [r3, #0]
}
 8000b3a:	0018      	movs	r0, r3
 8000b3c:	46bd      	mov	sp, r7
 8000b3e:	b002      	add	sp, #8
 8000b40:	bd80      	pop	{r7, pc}
 8000b42:	46c0      	nop			; (mov r8, r8)
 8000b44:	40022000 	.word	0x40022000

08000b48 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b48:	b590      	push	{r4, r7, lr}
 8000b4a:	b083      	sub	sp, #12
 8000b4c:	af00      	add	r7, sp, #0
 8000b4e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000b50:	4b14      	ldr	r3, [pc, #80]	; (8000ba4 <HAL_InitTick+0x5c>)
 8000b52:	681c      	ldr	r4, [r3, #0]
 8000b54:	4b14      	ldr	r3, [pc, #80]	; (8000ba8 <HAL_InitTick+0x60>)
 8000b56:	781b      	ldrb	r3, [r3, #0]
 8000b58:	0019      	movs	r1, r3
 8000b5a:	23fa      	movs	r3, #250	; 0xfa
 8000b5c:	0098      	lsls	r0, r3, #2
 8000b5e:	f7ff fad3 	bl	8000108 <__udivsi3>
 8000b62:	0003      	movs	r3, r0
 8000b64:	0019      	movs	r1, r3
 8000b66:	0020      	movs	r0, r4
 8000b68:	f7ff face 	bl	8000108 <__udivsi3>
 8000b6c:	0003      	movs	r3, r0
 8000b6e:	0018      	movs	r0, r3
 8000b70:	f000 f90b 	bl	8000d8a <HAL_SYSTICK_Config>
 8000b74:	1e03      	subs	r3, r0, #0
 8000b76:	d001      	beq.n	8000b7c <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000b78:	2301      	movs	r3, #1
 8000b7a:	e00f      	b.n	8000b9c <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b7c:	687b      	ldr	r3, [r7, #4]
 8000b7e:	2b03      	cmp	r3, #3
 8000b80:	d80b      	bhi.n	8000b9a <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000b82:	6879      	ldr	r1, [r7, #4]
 8000b84:	2301      	movs	r3, #1
 8000b86:	425b      	negs	r3, r3
 8000b88:	2200      	movs	r2, #0
 8000b8a:	0018      	movs	r0, r3
 8000b8c:	f000 f8d8 	bl	8000d40 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000b90:	4b06      	ldr	r3, [pc, #24]	; (8000bac <HAL_InitTick+0x64>)
 8000b92:	687a      	ldr	r2, [r7, #4]
 8000b94:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000b96:	2300      	movs	r3, #0
 8000b98:	e000      	b.n	8000b9c <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000b9a:	2301      	movs	r3, #1
}
 8000b9c:	0018      	movs	r0, r3
 8000b9e:	46bd      	mov	sp, r7
 8000ba0:	b003      	add	sp, #12
 8000ba2:	bd90      	pop	{r4, r7, pc}
 8000ba4:	2000000c 	.word	0x2000000c
 8000ba8:	20000014 	.word	0x20000014
 8000bac:	20000010 	.word	0x20000010

08000bb0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000bb0:	b580      	push	{r7, lr}
 8000bb2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000bb4:	4b05      	ldr	r3, [pc, #20]	; (8000bcc <HAL_IncTick+0x1c>)
 8000bb6:	781b      	ldrb	r3, [r3, #0]
 8000bb8:	001a      	movs	r2, r3
 8000bba:	4b05      	ldr	r3, [pc, #20]	; (8000bd0 <HAL_IncTick+0x20>)
 8000bbc:	681b      	ldr	r3, [r3, #0]
 8000bbe:	18d2      	adds	r2, r2, r3
 8000bc0:	4b03      	ldr	r3, [pc, #12]	; (8000bd0 <HAL_IncTick+0x20>)
 8000bc2:	601a      	str	r2, [r3, #0]
}
 8000bc4:	46c0      	nop			; (mov r8, r8)
 8000bc6:	46bd      	mov	sp, r7
 8000bc8:	bd80      	pop	{r7, pc}
 8000bca:	46c0      	nop			; (mov r8, r8)
 8000bcc:	20000014 	.word	0x20000014
 8000bd0:	20000240 	.word	0x20000240

08000bd4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	af00      	add	r7, sp, #0
  return uwTick;
 8000bd8:	4b02      	ldr	r3, [pc, #8]	; (8000be4 <HAL_GetTick+0x10>)
 8000bda:	681b      	ldr	r3, [r3, #0]
}
 8000bdc:	0018      	movs	r0, r3
 8000bde:	46bd      	mov	sp, r7
 8000be0:	bd80      	pop	{r7, pc}
 8000be2:	46c0      	nop			; (mov r8, r8)
 8000be4:	20000240 	.word	0x20000240

08000be8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000be8:	b580      	push	{r7, lr}
 8000bea:	b082      	sub	sp, #8
 8000bec:	af00      	add	r7, sp, #0
 8000bee:	0002      	movs	r2, r0
 8000bf0:	1dfb      	adds	r3, r7, #7
 8000bf2:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000bf4:	1dfb      	adds	r3, r7, #7
 8000bf6:	781b      	ldrb	r3, [r3, #0]
 8000bf8:	2b7f      	cmp	r3, #127	; 0x7f
 8000bfa:	d809      	bhi.n	8000c10 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000bfc:	1dfb      	adds	r3, r7, #7
 8000bfe:	781b      	ldrb	r3, [r3, #0]
 8000c00:	001a      	movs	r2, r3
 8000c02:	231f      	movs	r3, #31
 8000c04:	401a      	ands	r2, r3
 8000c06:	4b04      	ldr	r3, [pc, #16]	; (8000c18 <__NVIC_EnableIRQ+0x30>)
 8000c08:	2101      	movs	r1, #1
 8000c0a:	4091      	lsls	r1, r2
 8000c0c:	000a      	movs	r2, r1
 8000c0e:	601a      	str	r2, [r3, #0]
  }
}
 8000c10:	46c0      	nop			; (mov r8, r8)
 8000c12:	46bd      	mov	sp, r7
 8000c14:	b002      	add	sp, #8
 8000c16:	bd80      	pop	{r7, pc}
 8000c18:	e000e100 	.word	0xe000e100

08000c1c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000c1c:	b590      	push	{r4, r7, lr}
 8000c1e:	b083      	sub	sp, #12
 8000c20:	af00      	add	r7, sp, #0
 8000c22:	0002      	movs	r2, r0
 8000c24:	6039      	str	r1, [r7, #0]
 8000c26:	1dfb      	adds	r3, r7, #7
 8000c28:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000c2a:	1dfb      	adds	r3, r7, #7
 8000c2c:	781b      	ldrb	r3, [r3, #0]
 8000c2e:	2b7f      	cmp	r3, #127	; 0x7f
 8000c30:	d828      	bhi.n	8000c84 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000c32:	4a2f      	ldr	r2, [pc, #188]	; (8000cf0 <__NVIC_SetPriority+0xd4>)
 8000c34:	1dfb      	adds	r3, r7, #7
 8000c36:	781b      	ldrb	r3, [r3, #0]
 8000c38:	b25b      	sxtb	r3, r3
 8000c3a:	089b      	lsrs	r3, r3, #2
 8000c3c:	33c0      	adds	r3, #192	; 0xc0
 8000c3e:	009b      	lsls	r3, r3, #2
 8000c40:	589b      	ldr	r3, [r3, r2]
 8000c42:	1dfa      	adds	r2, r7, #7
 8000c44:	7812      	ldrb	r2, [r2, #0]
 8000c46:	0011      	movs	r1, r2
 8000c48:	2203      	movs	r2, #3
 8000c4a:	400a      	ands	r2, r1
 8000c4c:	00d2      	lsls	r2, r2, #3
 8000c4e:	21ff      	movs	r1, #255	; 0xff
 8000c50:	4091      	lsls	r1, r2
 8000c52:	000a      	movs	r2, r1
 8000c54:	43d2      	mvns	r2, r2
 8000c56:	401a      	ands	r2, r3
 8000c58:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000c5a:	683b      	ldr	r3, [r7, #0]
 8000c5c:	019b      	lsls	r3, r3, #6
 8000c5e:	22ff      	movs	r2, #255	; 0xff
 8000c60:	401a      	ands	r2, r3
 8000c62:	1dfb      	adds	r3, r7, #7
 8000c64:	781b      	ldrb	r3, [r3, #0]
 8000c66:	0018      	movs	r0, r3
 8000c68:	2303      	movs	r3, #3
 8000c6a:	4003      	ands	r3, r0
 8000c6c:	00db      	lsls	r3, r3, #3
 8000c6e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000c70:	481f      	ldr	r0, [pc, #124]	; (8000cf0 <__NVIC_SetPriority+0xd4>)
 8000c72:	1dfb      	adds	r3, r7, #7
 8000c74:	781b      	ldrb	r3, [r3, #0]
 8000c76:	b25b      	sxtb	r3, r3
 8000c78:	089b      	lsrs	r3, r3, #2
 8000c7a:	430a      	orrs	r2, r1
 8000c7c:	33c0      	adds	r3, #192	; 0xc0
 8000c7e:	009b      	lsls	r3, r3, #2
 8000c80:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000c82:	e031      	b.n	8000ce8 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000c84:	4a1b      	ldr	r2, [pc, #108]	; (8000cf4 <__NVIC_SetPriority+0xd8>)
 8000c86:	1dfb      	adds	r3, r7, #7
 8000c88:	781b      	ldrb	r3, [r3, #0]
 8000c8a:	0019      	movs	r1, r3
 8000c8c:	230f      	movs	r3, #15
 8000c8e:	400b      	ands	r3, r1
 8000c90:	3b08      	subs	r3, #8
 8000c92:	089b      	lsrs	r3, r3, #2
 8000c94:	3306      	adds	r3, #6
 8000c96:	009b      	lsls	r3, r3, #2
 8000c98:	18d3      	adds	r3, r2, r3
 8000c9a:	3304      	adds	r3, #4
 8000c9c:	681b      	ldr	r3, [r3, #0]
 8000c9e:	1dfa      	adds	r2, r7, #7
 8000ca0:	7812      	ldrb	r2, [r2, #0]
 8000ca2:	0011      	movs	r1, r2
 8000ca4:	2203      	movs	r2, #3
 8000ca6:	400a      	ands	r2, r1
 8000ca8:	00d2      	lsls	r2, r2, #3
 8000caa:	21ff      	movs	r1, #255	; 0xff
 8000cac:	4091      	lsls	r1, r2
 8000cae:	000a      	movs	r2, r1
 8000cb0:	43d2      	mvns	r2, r2
 8000cb2:	401a      	ands	r2, r3
 8000cb4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000cb6:	683b      	ldr	r3, [r7, #0]
 8000cb8:	019b      	lsls	r3, r3, #6
 8000cba:	22ff      	movs	r2, #255	; 0xff
 8000cbc:	401a      	ands	r2, r3
 8000cbe:	1dfb      	adds	r3, r7, #7
 8000cc0:	781b      	ldrb	r3, [r3, #0]
 8000cc2:	0018      	movs	r0, r3
 8000cc4:	2303      	movs	r3, #3
 8000cc6:	4003      	ands	r3, r0
 8000cc8:	00db      	lsls	r3, r3, #3
 8000cca:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000ccc:	4809      	ldr	r0, [pc, #36]	; (8000cf4 <__NVIC_SetPriority+0xd8>)
 8000cce:	1dfb      	adds	r3, r7, #7
 8000cd0:	781b      	ldrb	r3, [r3, #0]
 8000cd2:	001c      	movs	r4, r3
 8000cd4:	230f      	movs	r3, #15
 8000cd6:	4023      	ands	r3, r4
 8000cd8:	3b08      	subs	r3, #8
 8000cda:	089b      	lsrs	r3, r3, #2
 8000cdc:	430a      	orrs	r2, r1
 8000cde:	3306      	adds	r3, #6
 8000ce0:	009b      	lsls	r3, r3, #2
 8000ce2:	18c3      	adds	r3, r0, r3
 8000ce4:	3304      	adds	r3, #4
 8000ce6:	601a      	str	r2, [r3, #0]
}
 8000ce8:	46c0      	nop			; (mov r8, r8)
 8000cea:	46bd      	mov	sp, r7
 8000cec:	b003      	add	sp, #12
 8000cee:	bd90      	pop	{r4, r7, pc}
 8000cf0:	e000e100 	.word	0xe000e100
 8000cf4:	e000ed00 	.word	0xe000ed00

08000cf8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000cf8:	b580      	push	{r7, lr}
 8000cfa:	b082      	sub	sp, #8
 8000cfc:	af00      	add	r7, sp, #0
 8000cfe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	1e5a      	subs	r2, r3, #1
 8000d04:	2380      	movs	r3, #128	; 0x80
 8000d06:	045b      	lsls	r3, r3, #17
 8000d08:	429a      	cmp	r2, r3
 8000d0a:	d301      	bcc.n	8000d10 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000d0c:	2301      	movs	r3, #1
 8000d0e:	e010      	b.n	8000d32 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000d10:	4b0a      	ldr	r3, [pc, #40]	; (8000d3c <SysTick_Config+0x44>)
 8000d12:	687a      	ldr	r2, [r7, #4]
 8000d14:	3a01      	subs	r2, #1
 8000d16:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000d18:	2301      	movs	r3, #1
 8000d1a:	425b      	negs	r3, r3
 8000d1c:	2103      	movs	r1, #3
 8000d1e:	0018      	movs	r0, r3
 8000d20:	f7ff ff7c 	bl	8000c1c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000d24:	4b05      	ldr	r3, [pc, #20]	; (8000d3c <SysTick_Config+0x44>)
 8000d26:	2200      	movs	r2, #0
 8000d28:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000d2a:	4b04      	ldr	r3, [pc, #16]	; (8000d3c <SysTick_Config+0x44>)
 8000d2c:	2207      	movs	r2, #7
 8000d2e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000d30:	2300      	movs	r3, #0
}
 8000d32:	0018      	movs	r0, r3
 8000d34:	46bd      	mov	sp, r7
 8000d36:	b002      	add	sp, #8
 8000d38:	bd80      	pop	{r7, pc}
 8000d3a:	46c0      	nop			; (mov r8, r8)
 8000d3c:	e000e010 	.word	0xe000e010

08000d40 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000d40:	b580      	push	{r7, lr}
 8000d42:	b084      	sub	sp, #16
 8000d44:	af00      	add	r7, sp, #0
 8000d46:	60b9      	str	r1, [r7, #8]
 8000d48:	607a      	str	r2, [r7, #4]
 8000d4a:	210f      	movs	r1, #15
 8000d4c:	187b      	adds	r3, r7, r1
 8000d4e:	1c02      	adds	r2, r0, #0
 8000d50:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000d52:	68ba      	ldr	r2, [r7, #8]
 8000d54:	187b      	adds	r3, r7, r1
 8000d56:	781b      	ldrb	r3, [r3, #0]
 8000d58:	b25b      	sxtb	r3, r3
 8000d5a:	0011      	movs	r1, r2
 8000d5c:	0018      	movs	r0, r3
 8000d5e:	f7ff ff5d 	bl	8000c1c <__NVIC_SetPriority>
}
 8000d62:	46c0      	nop			; (mov r8, r8)
 8000d64:	46bd      	mov	sp, r7
 8000d66:	b004      	add	sp, #16
 8000d68:	bd80      	pop	{r7, pc}

08000d6a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d6a:	b580      	push	{r7, lr}
 8000d6c:	b082      	sub	sp, #8
 8000d6e:	af00      	add	r7, sp, #0
 8000d70:	0002      	movs	r2, r0
 8000d72:	1dfb      	adds	r3, r7, #7
 8000d74:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000d76:	1dfb      	adds	r3, r7, #7
 8000d78:	781b      	ldrb	r3, [r3, #0]
 8000d7a:	b25b      	sxtb	r3, r3
 8000d7c:	0018      	movs	r0, r3
 8000d7e:	f7ff ff33 	bl	8000be8 <__NVIC_EnableIRQ>
}
 8000d82:	46c0      	nop			; (mov r8, r8)
 8000d84:	46bd      	mov	sp, r7
 8000d86:	b002      	add	sp, #8
 8000d88:	bd80      	pop	{r7, pc}

08000d8a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000d8a:	b580      	push	{r7, lr}
 8000d8c:	b082      	sub	sp, #8
 8000d8e:	af00      	add	r7, sp, #0
 8000d90:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	0018      	movs	r0, r3
 8000d96:	f7ff ffaf 	bl	8000cf8 <SysTick_Config>
 8000d9a:	0003      	movs	r3, r0
}
 8000d9c:	0018      	movs	r0, r3
 8000d9e:	46bd      	mov	sp, r7
 8000da0:	b002      	add	sp, #8
 8000da2:	bd80      	pop	{r7, pc}

08000da4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8000da4:	b580      	push	{r7, lr}
 8000da6:	b084      	sub	sp, #16
 8000da8:	af00      	add	r7, sp, #0
 8000daa:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	2b00      	cmp	r3, #0
 8000db0:	d101      	bne.n	8000db6 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8000db2:	2301      	movs	r3, #1
 8000db4:	e061      	b.n	8000e7a <HAL_DMA_Init+0xd6>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Compute the channel index */
  /* Only one DMA: DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	681b      	ldr	r3, [r3, #0]
 8000dba:	4a32      	ldr	r2, [pc, #200]	; (8000e84 <HAL_DMA_Init+0xe0>)
 8000dbc:	4694      	mov	ip, r2
 8000dbe:	4463      	add	r3, ip
 8000dc0:	2114      	movs	r1, #20
 8000dc2:	0018      	movs	r0, r3
 8000dc4:	f7ff f9a0 	bl	8000108 <__udivsi3>
 8000dc8:	0003      	movs	r3, r0
 8000dca:	009a      	lsls	r2, r3, #2
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->DmaBaseAddress = DMA1;
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	4a2d      	ldr	r2, [pc, #180]	; (8000e88 <HAL_DMA_Init+0xe4>)
 8000dd4:	641a      	str	r2, [r3, #64]	; 0x40

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	2225      	movs	r2, #37	; 0x25
 8000dda:	2102      	movs	r1, #2
 8000ddc:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8000dde:	687b      	ldr	r3, [r7, #4]
 8000de0:	681b      	ldr	r3, [r3, #0]
 8000de2:	681b      	ldr	r3, [r3, #0]
 8000de4:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8000de6:	68fb      	ldr	r3, [r7, #12]
 8000de8:	4a28      	ldr	r2, [pc, #160]	; (8000e8c <HAL_DMA_Init+0xe8>)
 8000dea:	4013      	ands	r3, r2
 8000dec:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8000dee:	687b      	ldr	r3, [r7, #4]
 8000df0:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8000df6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000df8:	687b      	ldr	r3, [r7, #4]
 8000dfa:	691b      	ldr	r3, [r3, #16]
 8000dfc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000e02:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	699b      	ldr	r3, [r3, #24]
 8000e08:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000e0e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	6a1b      	ldr	r3, [r3, #32]
 8000e14:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8000e16:	68fa      	ldr	r2, [r7, #12]
 8000e18:	4313      	orrs	r3, r2
 8000e1a:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	681b      	ldr	r3, [r3, #0]
 8000e20:	68fa      	ldr	r2, [r7, #12]
 8000e22:	601a      	str	r2, [r3, #0]

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8000e24:	687b      	ldr	r3, [r7, #4]
 8000e26:	689a      	ldr	r2, [r3, #8]
 8000e28:	2380      	movs	r3, #128	; 0x80
 8000e2a:	01db      	lsls	r3, r3, #7
 8000e2c:	429a      	cmp	r2, r3
 8000e2e:	d018      	beq.n	8000e62 <HAL_DMA_Init+0xbe>
  {
    /* Write to DMA channel selection register */
    /* Reset request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8000e30:	4b17      	ldr	r3, [pc, #92]	; (8000e90 <HAL_DMA_Init+0xec>)
 8000e32:	681a      	ldr	r2, [r3, #0]
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e38:	211c      	movs	r1, #28
 8000e3a:	400b      	ands	r3, r1
 8000e3c:	210f      	movs	r1, #15
 8000e3e:	4099      	lsls	r1, r3
 8000e40:	000b      	movs	r3, r1
 8000e42:	43d9      	mvns	r1, r3
 8000e44:	4b12      	ldr	r3, [pc, #72]	; (8000e90 <HAL_DMA_Init+0xec>)
 8000e46:	400a      	ands	r2, r1
 8000e48:	601a      	str	r2, [r3, #0]

    /* Configure request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8000e4a:	4b11      	ldr	r3, [pc, #68]	; (8000e90 <HAL_DMA_Init+0xec>)
 8000e4c:	6819      	ldr	r1, [r3, #0]
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	685a      	ldr	r2, [r3, #4]
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e56:	201c      	movs	r0, #28
 8000e58:	4003      	ands	r3, r0
 8000e5a:	409a      	lsls	r2, r3
 8000e5c:	4b0c      	ldr	r3, [pc, #48]	; (8000e90 <HAL_DMA_Init+0xec>)
 8000e5e:	430a      	orrs	r2, r1
 8000e60:	601a      	str	r2, [r3, #0]
  }

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	2200      	movs	r2, #0
 8000e66:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	2225      	movs	r2, #37	; 0x25
 8000e6c:	2101      	movs	r1, #1
 8000e6e:	5499      	strb	r1, [r3, r2]

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	2224      	movs	r2, #36	; 0x24
 8000e74:	2100      	movs	r1, #0
 8000e76:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8000e78:	2300      	movs	r3, #0
}
 8000e7a:	0018      	movs	r0, r3
 8000e7c:	46bd      	mov	sp, r7
 8000e7e:	b004      	add	sp, #16
 8000e80:	bd80      	pop	{r7, pc}
 8000e82:	46c0      	nop			; (mov r8, r8)
 8000e84:	bffdfff8 	.word	0xbffdfff8
 8000e88:	40020000 	.word	0x40020000
 8000e8c:	ffff800f 	.word	0xffff800f
 8000e90:	400200a8 	.word	0x400200a8

08000e94 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The amount of data items to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8000e94:	b580      	push	{r7, lr}
 8000e96:	b086      	sub	sp, #24
 8000e98:	af00      	add	r7, sp, #0
 8000e9a:	60f8      	str	r0, [r7, #12]
 8000e9c:	60b9      	str	r1, [r7, #8]
 8000e9e:	607a      	str	r2, [r7, #4]
 8000ea0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8000ea2:	2317      	movs	r3, #23
 8000ea4:	18fb      	adds	r3, r7, r3
 8000ea6:	2200      	movs	r2, #0
 8000ea8:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8000eaa:	68fb      	ldr	r3, [r7, #12]
 8000eac:	2224      	movs	r2, #36	; 0x24
 8000eae:	5c9b      	ldrb	r3, [r3, r2]
 8000eb0:	2b01      	cmp	r3, #1
 8000eb2:	d101      	bne.n	8000eb8 <HAL_DMA_Start_IT+0x24>
 8000eb4:	2302      	movs	r3, #2
 8000eb6:	e04f      	b.n	8000f58 <HAL_DMA_Start_IT+0xc4>
 8000eb8:	68fb      	ldr	r3, [r7, #12]
 8000eba:	2224      	movs	r2, #36	; 0x24
 8000ebc:	2101      	movs	r1, #1
 8000ebe:	5499      	strb	r1, [r3, r2]

  if(HAL_DMA_STATE_READY == hdma->State)
 8000ec0:	68fb      	ldr	r3, [r7, #12]
 8000ec2:	2225      	movs	r2, #37	; 0x25
 8000ec4:	5c9b      	ldrb	r3, [r3, r2]
 8000ec6:	b2db      	uxtb	r3, r3
 8000ec8:	2b01      	cmp	r3, #1
 8000eca:	d13a      	bne.n	8000f42 <HAL_DMA_Start_IT+0xae>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8000ecc:	68fb      	ldr	r3, [r7, #12]
 8000ece:	2225      	movs	r2, #37	; 0x25
 8000ed0:	2102      	movs	r1, #2
 8000ed2:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000ed4:	68fb      	ldr	r3, [r7, #12]
 8000ed6:	2200      	movs	r2, #0
 8000ed8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8000eda:	68fb      	ldr	r3, [r7, #12]
 8000edc:	681b      	ldr	r3, [r3, #0]
 8000ede:	681a      	ldr	r2, [r3, #0]
 8000ee0:	68fb      	ldr	r3, [r7, #12]
 8000ee2:	681b      	ldr	r3, [r3, #0]
 8000ee4:	2101      	movs	r1, #1
 8000ee6:	438a      	bics	r2, r1
 8000ee8:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8000eea:	683b      	ldr	r3, [r7, #0]
 8000eec:	687a      	ldr	r2, [r7, #4]
 8000eee:	68b9      	ldr	r1, [r7, #8]
 8000ef0:	68f8      	ldr	r0, [r7, #12]
 8000ef2:	f000 f8e3 	bl	80010bc <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 8000ef6:	68fb      	ldr	r3, [r7, #12]
 8000ef8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000efa:	2b00      	cmp	r3, #0
 8000efc:	d008      	beq.n	8000f10 <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000efe:	68fb      	ldr	r3, [r7, #12]
 8000f00:	681b      	ldr	r3, [r3, #0]
 8000f02:	681a      	ldr	r2, [r3, #0]
 8000f04:	68fb      	ldr	r3, [r7, #12]
 8000f06:	681b      	ldr	r3, [r3, #0]
 8000f08:	210e      	movs	r1, #14
 8000f0a:	430a      	orrs	r2, r1
 8000f0c:	601a      	str	r2, [r3, #0]
 8000f0e:	e00f      	b.n	8000f30 <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8000f10:	68fb      	ldr	r3, [r7, #12]
 8000f12:	681b      	ldr	r3, [r3, #0]
 8000f14:	681a      	ldr	r2, [r3, #0]
 8000f16:	68fb      	ldr	r3, [r7, #12]
 8000f18:	681b      	ldr	r3, [r3, #0]
 8000f1a:	2104      	movs	r1, #4
 8000f1c:	438a      	bics	r2, r1
 8000f1e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8000f20:	68fb      	ldr	r3, [r7, #12]
 8000f22:	681b      	ldr	r3, [r3, #0]
 8000f24:	681a      	ldr	r2, [r3, #0]
 8000f26:	68fb      	ldr	r3, [r7, #12]
 8000f28:	681b      	ldr	r3, [r3, #0]
 8000f2a:	210a      	movs	r1, #10
 8000f2c:	430a      	orrs	r2, r1
 8000f2e:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8000f30:	68fb      	ldr	r3, [r7, #12]
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	681a      	ldr	r2, [r3, #0]
 8000f36:	68fb      	ldr	r3, [r7, #12]
 8000f38:	681b      	ldr	r3, [r3, #0]
 8000f3a:	2101      	movs	r1, #1
 8000f3c:	430a      	orrs	r2, r1
 8000f3e:	601a      	str	r2, [r3, #0]
 8000f40:	e007      	b.n	8000f52 <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000f42:	68fb      	ldr	r3, [r7, #12]
 8000f44:	2224      	movs	r2, #36	; 0x24
 8000f46:	2100      	movs	r1, #0
 8000f48:	5499      	strb	r1, [r3, r2]

    /* Remain BUSY */
    status = HAL_BUSY;
 8000f4a:	2317      	movs	r3, #23
 8000f4c:	18fb      	adds	r3, r7, r3
 8000f4e:	2202      	movs	r2, #2
 8000f50:	701a      	strb	r2, [r3, #0]
  }
  return status;
 8000f52:	2317      	movs	r3, #23
 8000f54:	18fb      	adds	r3, r7, r3
 8000f56:	781b      	ldrb	r3, [r3, #0]
}
 8000f58:	0018      	movs	r0, r3
 8000f5a:	46bd      	mov	sp, r7
 8000f5c:	b006      	add	sp, #24
 8000f5e:	bd80      	pop	{r7, pc}

08000f60 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8000f60:	b580      	push	{r7, lr}
 8000f62:	b084      	sub	sp, #16
 8000f64:	af00      	add	r7, sp, #0
 8000f66:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f6c:	681b      	ldr	r3, [r3, #0]
 8000f6e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	681b      	ldr	r3, [r3, #0]
 8000f76:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_HT)))
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f7c:	221c      	movs	r2, #28
 8000f7e:	4013      	ands	r3, r2
 8000f80:	2204      	movs	r2, #4
 8000f82:	409a      	lsls	r2, r3
 8000f84:	0013      	movs	r3, r2
 8000f86:	68fa      	ldr	r2, [r7, #12]
 8000f88:	4013      	ands	r3, r2
 8000f8a:	d026      	beq.n	8000fda <HAL_DMA_IRQHandler+0x7a>
 8000f8c:	68bb      	ldr	r3, [r7, #8]
 8000f8e:	2204      	movs	r2, #4
 8000f90:	4013      	ands	r3, r2
 8000f92:	d022      	beq.n	8000fda <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	681b      	ldr	r3, [r3, #0]
 8000f9a:	2220      	movs	r2, #32
 8000f9c:	4013      	ands	r3, r2
 8000f9e:	d107      	bne.n	8000fb0 <HAL_DMA_IRQHandler+0x50>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	681b      	ldr	r3, [r3, #0]
 8000fa4:	681a      	ldr	r2, [r3, #0]
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	681b      	ldr	r3, [r3, #0]
 8000faa:	2104      	movs	r1, #4
 8000fac:	438a      	bics	r2, r1
 8000fae:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1cU);
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000fb4:	221c      	movs	r2, #28
 8000fb6:	401a      	ands	r2, r3
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fbc:	2104      	movs	r1, #4
 8000fbe:	4091      	lsls	r1, r2
 8000fc0:	000a      	movs	r2, r1
 8000fc2:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

     if(hdma->XferHalfCpltCallback != NULL)
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fc8:	2b00      	cmp	r3, #0
 8000fca:	d100      	bne.n	8000fce <HAL_DMA_IRQHandler+0x6e>
 8000fcc:	e071      	b.n	80010b2 <HAL_DMA_IRQHandler+0x152>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fd2:	687a      	ldr	r2, [r7, #4]
 8000fd4:	0010      	movs	r0, r2
 8000fd6:	4798      	blx	r3
     if(hdma->XferHalfCpltCallback != NULL)
 8000fd8:	e06b      	b.n	80010b2 <HAL_DMA_IRQHandler+0x152>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TC)))
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000fde:	221c      	movs	r2, #28
 8000fe0:	4013      	ands	r3, r2
 8000fe2:	2202      	movs	r2, #2
 8000fe4:	409a      	lsls	r2, r3
 8000fe6:	0013      	movs	r3, r2
 8000fe8:	68fa      	ldr	r2, [r7, #12]
 8000fea:	4013      	ands	r3, r2
 8000fec:	d02d      	beq.n	800104a <HAL_DMA_IRQHandler+0xea>
 8000fee:	68bb      	ldr	r3, [r7, #8]
 8000ff0:	2202      	movs	r2, #2
 8000ff2:	4013      	ands	r3, r2
 8000ff4:	d029      	beq.n	800104a <HAL_DMA_IRQHandler+0xea>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	681b      	ldr	r3, [r3, #0]
 8000ffa:	681b      	ldr	r3, [r3, #0]
 8000ffc:	2220      	movs	r2, #32
 8000ffe:	4013      	ands	r3, r2
 8001000:	d10b      	bne.n	800101a <HAL_DMA_IRQHandler+0xba>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	681b      	ldr	r3, [r3, #0]
 8001006:	681a      	ldr	r2, [r3, #0]
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	210a      	movs	r1, #10
 800100e:	438a      	bics	r2, r1
 8001010:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	2225      	movs	r2, #37	; 0x25
 8001016:	2101      	movs	r1, #1
 8001018:	5499      	strb	r1, [r3, r2]
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1cU));
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800101e:	221c      	movs	r2, #28
 8001020:	401a      	ands	r2, r3
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001026:	2102      	movs	r1, #2
 8001028:	4091      	lsls	r1, r2
 800102a:	000a      	movs	r2, r1
 800102c:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	2224      	movs	r2, #36	; 0x24
 8001032:	2100      	movs	r1, #0
 8001034:	5499      	strb	r1, [r3, r2]

    if(hdma->XferCpltCallback != NULL)
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800103a:	2b00      	cmp	r3, #0
 800103c:	d039      	beq.n	80010b2 <HAL_DMA_IRQHandler+0x152>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001042:	687a      	ldr	r2, [r7, #4]
 8001044:	0010      	movs	r0, r2
 8001046:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8001048:	e033      	b.n	80010b2 <HAL_DMA_IRQHandler+0x152>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TE)))
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800104e:	221c      	movs	r2, #28
 8001050:	4013      	ands	r3, r2
 8001052:	2208      	movs	r2, #8
 8001054:	409a      	lsls	r2, r3
 8001056:	0013      	movs	r3, r2
 8001058:	68fa      	ldr	r2, [r7, #12]
 800105a:	4013      	ands	r3, r2
 800105c:	d02a      	beq.n	80010b4 <HAL_DMA_IRQHandler+0x154>
 800105e:	68bb      	ldr	r3, [r7, #8]
 8001060:	2208      	movs	r2, #8
 8001062:	4013      	ands	r3, r2
 8001064:	d026      	beq.n	80010b4 <HAL_DMA_IRQHandler+0x154>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	681b      	ldr	r3, [r3, #0]
 800106a:	681a      	ldr	r2, [r3, #0]
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	210e      	movs	r1, #14
 8001072:	438a      	bics	r2, r1
 8001074:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800107a:	221c      	movs	r2, #28
 800107c:	401a      	ands	r2, r3
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001082:	2101      	movs	r1, #1
 8001084:	4091      	lsls	r1, r2
 8001086:	000a      	movs	r2, r1
 8001088:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	2201      	movs	r2, #1
 800108e:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	2225      	movs	r2, #37	; 0x25
 8001094:	2101      	movs	r1, #1
 8001096:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	2224      	movs	r2, #36	; 0x24
 800109c:	2100      	movs	r1, #0
 800109e:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	d005      	beq.n	80010b4 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80010ac:	687a      	ldr	r2, [r7, #4]
 80010ae:	0010      	movs	r0, r2
 80010b0:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80010b2:	46c0      	nop			; (mov r8, r8)
 80010b4:	46c0      	nop			; (mov r8, r8)
}
 80010b6:	46bd      	mov	sp, r7
 80010b8:	b004      	add	sp, #16
 80010ba:	bd80      	pop	{r7, pc}

080010bc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The amount of data items to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80010bc:	b580      	push	{r7, lr}
 80010be:	b084      	sub	sp, #16
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	60f8      	str	r0, [r7, #12]
 80010c4:	60b9      	str	r1, [r7, #8]
 80010c6:	607a      	str	r2, [r7, #4]
 80010c8:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80010ca:	68fb      	ldr	r3, [r7, #12]
 80010cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010ce:	221c      	movs	r2, #28
 80010d0:	401a      	ands	r2, r3
 80010d2:	68fb      	ldr	r3, [r7, #12]
 80010d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010d6:	2101      	movs	r1, #1
 80010d8:	4091      	lsls	r1, r2
 80010da:	000a      	movs	r2, r1
 80010dc:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80010de:	68fb      	ldr	r3, [r7, #12]
 80010e0:	681b      	ldr	r3, [r3, #0]
 80010e2:	683a      	ldr	r2, [r7, #0]
 80010e4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80010e6:	68fb      	ldr	r3, [r7, #12]
 80010e8:	689b      	ldr	r3, [r3, #8]
 80010ea:	2b10      	cmp	r3, #16
 80010ec:	d108      	bne.n	8001100 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80010ee:	68fb      	ldr	r3, [r7, #12]
 80010f0:	681b      	ldr	r3, [r3, #0]
 80010f2:	687a      	ldr	r2, [r7, #4]
 80010f4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80010f6:	68fb      	ldr	r3, [r7, #12]
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	68ba      	ldr	r2, [r7, #8]
 80010fc:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80010fe:	e007      	b.n	8001110 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8001100:	68fb      	ldr	r3, [r7, #12]
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	68ba      	ldr	r2, [r7, #8]
 8001106:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001108:	68fb      	ldr	r3, [r7, #12]
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	687a      	ldr	r2, [r7, #4]
 800110e:	60da      	str	r2, [r3, #12]
}
 8001110:	46c0      	nop			; (mov r8, r8)
 8001112:	46bd      	mov	sp, r7
 8001114:	b004      	add	sp, #16
 8001116:	bd80      	pop	{r7, pc}

08001118 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001118:	b580      	push	{r7, lr}
 800111a:	b086      	sub	sp, #24
 800111c:	af00      	add	r7, sp, #0
 800111e:	6078      	str	r0, [r7, #4]
 8001120:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001122:	2300      	movs	r3, #0
 8001124:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001126:	2300      	movs	r3, #0
 8001128:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 800112a:	2300      	movs	r3, #0
 800112c:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 800112e:	e14f      	b.n	80013d0 <HAL_GPIO_Init+0x2b8>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8001130:	683b      	ldr	r3, [r7, #0]
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	2101      	movs	r1, #1
 8001136:	697a      	ldr	r2, [r7, #20]
 8001138:	4091      	lsls	r1, r2
 800113a:	000a      	movs	r2, r1
 800113c:	4013      	ands	r3, r2
 800113e:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8001140:	68fb      	ldr	r3, [r7, #12]
 8001142:	2b00      	cmp	r3, #0
 8001144:	d100      	bne.n	8001148 <HAL_GPIO_Init+0x30>
 8001146:	e140      	b.n	80013ca <HAL_GPIO_Init+0x2b2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001148:	683b      	ldr	r3, [r7, #0]
 800114a:	685b      	ldr	r3, [r3, #4]
 800114c:	2203      	movs	r2, #3
 800114e:	4013      	ands	r3, r2
 8001150:	2b01      	cmp	r3, #1
 8001152:	d005      	beq.n	8001160 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001154:	683b      	ldr	r3, [r7, #0]
 8001156:	685b      	ldr	r3, [r3, #4]
 8001158:	2203      	movs	r2, #3
 800115a:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800115c:	2b02      	cmp	r3, #2
 800115e:	d130      	bne.n	80011c2 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	689b      	ldr	r3, [r3, #8]
 8001164:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8001166:	697b      	ldr	r3, [r7, #20]
 8001168:	005b      	lsls	r3, r3, #1
 800116a:	2203      	movs	r2, #3
 800116c:	409a      	lsls	r2, r3
 800116e:	0013      	movs	r3, r2
 8001170:	43da      	mvns	r2, r3
 8001172:	693b      	ldr	r3, [r7, #16]
 8001174:	4013      	ands	r3, r2
 8001176:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001178:	683b      	ldr	r3, [r7, #0]
 800117a:	68da      	ldr	r2, [r3, #12]
 800117c:	697b      	ldr	r3, [r7, #20]
 800117e:	005b      	lsls	r3, r3, #1
 8001180:	409a      	lsls	r2, r3
 8001182:	0013      	movs	r3, r2
 8001184:	693a      	ldr	r2, [r7, #16]
 8001186:	4313      	orrs	r3, r2
 8001188:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	693a      	ldr	r2, [r7, #16]
 800118e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	685b      	ldr	r3, [r3, #4]
 8001194:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001196:	2201      	movs	r2, #1
 8001198:	697b      	ldr	r3, [r7, #20]
 800119a:	409a      	lsls	r2, r3
 800119c:	0013      	movs	r3, r2
 800119e:	43da      	mvns	r2, r3
 80011a0:	693b      	ldr	r3, [r7, #16]
 80011a2:	4013      	ands	r3, r2
 80011a4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80011a6:	683b      	ldr	r3, [r7, #0]
 80011a8:	685b      	ldr	r3, [r3, #4]
 80011aa:	091b      	lsrs	r3, r3, #4
 80011ac:	2201      	movs	r2, #1
 80011ae:	401a      	ands	r2, r3
 80011b0:	697b      	ldr	r3, [r7, #20]
 80011b2:	409a      	lsls	r2, r3
 80011b4:	0013      	movs	r3, r2
 80011b6:	693a      	ldr	r2, [r7, #16]
 80011b8:	4313      	orrs	r3, r2
 80011ba:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	693a      	ldr	r2, [r7, #16]
 80011c0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80011c2:	683b      	ldr	r3, [r7, #0]
 80011c4:	685b      	ldr	r3, [r3, #4]
 80011c6:	2203      	movs	r2, #3
 80011c8:	4013      	ands	r3, r2
 80011ca:	2b03      	cmp	r3, #3
 80011cc:	d017      	beq.n	80011fe <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	68db      	ldr	r3, [r3, #12]
 80011d2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80011d4:	697b      	ldr	r3, [r7, #20]
 80011d6:	005b      	lsls	r3, r3, #1
 80011d8:	2203      	movs	r2, #3
 80011da:	409a      	lsls	r2, r3
 80011dc:	0013      	movs	r3, r2
 80011de:	43da      	mvns	r2, r3
 80011e0:	693b      	ldr	r3, [r7, #16]
 80011e2:	4013      	ands	r3, r2
 80011e4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80011e6:	683b      	ldr	r3, [r7, #0]
 80011e8:	689a      	ldr	r2, [r3, #8]
 80011ea:	697b      	ldr	r3, [r7, #20]
 80011ec:	005b      	lsls	r3, r3, #1
 80011ee:	409a      	lsls	r2, r3
 80011f0:	0013      	movs	r3, r2
 80011f2:	693a      	ldr	r2, [r7, #16]
 80011f4:	4313      	orrs	r3, r2
 80011f6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	693a      	ldr	r2, [r7, #16]
 80011fc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80011fe:	683b      	ldr	r3, [r7, #0]
 8001200:	685b      	ldr	r3, [r3, #4]
 8001202:	2203      	movs	r2, #3
 8001204:	4013      	ands	r3, r2
 8001206:	2b02      	cmp	r3, #2
 8001208:	d123      	bne.n	8001252 <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800120a:	697b      	ldr	r3, [r7, #20]
 800120c:	08da      	lsrs	r2, r3, #3
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	3208      	adds	r2, #8
 8001212:	0092      	lsls	r2, r2, #2
 8001214:	58d3      	ldr	r3, [r2, r3]
 8001216:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8001218:	697b      	ldr	r3, [r7, #20]
 800121a:	2207      	movs	r2, #7
 800121c:	4013      	ands	r3, r2
 800121e:	009b      	lsls	r3, r3, #2
 8001220:	220f      	movs	r2, #15
 8001222:	409a      	lsls	r2, r3
 8001224:	0013      	movs	r3, r2
 8001226:	43da      	mvns	r2, r3
 8001228:	693b      	ldr	r3, [r7, #16]
 800122a:	4013      	ands	r3, r2
 800122c:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 800122e:	683b      	ldr	r3, [r7, #0]
 8001230:	691a      	ldr	r2, [r3, #16]
 8001232:	697b      	ldr	r3, [r7, #20]
 8001234:	2107      	movs	r1, #7
 8001236:	400b      	ands	r3, r1
 8001238:	009b      	lsls	r3, r3, #2
 800123a:	409a      	lsls	r2, r3
 800123c:	0013      	movs	r3, r2
 800123e:	693a      	ldr	r2, [r7, #16]
 8001240:	4313      	orrs	r3, r2
 8001242:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8001244:	697b      	ldr	r3, [r7, #20]
 8001246:	08da      	lsrs	r2, r3, #3
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	3208      	adds	r2, #8
 800124c:	0092      	lsls	r2, r2, #2
 800124e:	6939      	ldr	r1, [r7, #16]
 8001250:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001258:	697b      	ldr	r3, [r7, #20]
 800125a:	005b      	lsls	r3, r3, #1
 800125c:	2203      	movs	r2, #3
 800125e:	409a      	lsls	r2, r3
 8001260:	0013      	movs	r3, r2
 8001262:	43da      	mvns	r2, r3
 8001264:	693b      	ldr	r3, [r7, #16]
 8001266:	4013      	ands	r3, r2
 8001268:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800126a:	683b      	ldr	r3, [r7, #0]
 800126c:	685b      	ldr	r3, [r3, #4]
 800126e:	2203      	movs	r2, #3
 8001270:	401a      	ands	r2, r3
 8001272:	697b      	ldr	r3, [r7, #20]
 8001274:	005b      	lsls	r3, r3, #1
 8001276:	409a      	lsls	r2, r3
 8001278:	0013      	movs	r3, r2
 800127a:	693a      	ldr	r2, [r7, #16]
 800127c:	4313      	orrs	r3, r2
 800127e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	693a      	ldr	r2, [r7, #16]
 8001284:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001286:	683b      	ldr	r3, [r7, #0]
 8001288:	685a      	ldr	r2, [r3, #4]
 800128a:	23c0      	movs	r3, #192	; 0xc0
 800128c:	029b      	lsls	r3, r3, #10
 800128e:	4013      	ands	r3, r2
 8001290:	d100      	bne.n	8001294 <HAL_GPIO_Init+0x17c>
 8001292:	e09a      	b.n	80013ca <HAL_GPIO_Init+0x2b2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001294:	4b54      	ldr	r3, [pc, #336]	; (80013e8 <HAL_GPIO_Init+0x2d0>)
 8001296:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001298:	4b53      	ldr	r3, [pc, #332]	; (80013e8 <HAL_GPIO_Init+0x2d0>)
 800129a:	2101      	movs	r1, #1
 800129c:	430a      	orrs	r2, r1
 800129e:	635a      	str	r2, [r3, #52]	; 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 80012a0:	4a52      	ldr	r2, [pc, #328]	; (80013ec <HAL_GPIO_Init+0x2d4>)
 80012a2:	697b      	ldr	r3, [r7, #20]
 80012a4:	089b      	lsrs	r3, r3, #2
 80012a6:	3302      	adds	r3, #2
 80012a8:	009b      	lsls	r3, r3, #2
 80012aa:	589b      	ldr	r3, [r3, r2]
 80012ac:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 80012ae:	697b      	ldr	r3, [r7, #20]
 80012b0:	2203      	movs	r2, #3
 80012b2:	4013      	ands	r3, r2
 80012b4:	009b      	lsls	r3, r3, #2
 80012b6:	220f      	movs	r2, #15
 80012b8:	409a      	lsls	r2, r3
 80012ba:	0013      	movs	r3, r2
 80012bc:	43da      	mvns	r2, r3
 80012be:	693b      	ldr	r3, [r7, #16]
 80012c0:	4013      	ands	r3, r2
 80012c2:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 80012c4:	687a      	ldr	r2, [r7, #4]
 80012c6:	23a0      	movs	r3, #160	; 0xa0
 80012c8:	05db      	lsls	r3, r3, #23
 80012ca:	429a      	cmp	r2, r3
 80012cc:	d019      	beq.n	8001302 <HAL_GPIO_Init+0x1ea>
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	4a47      	ldr	r2, [pc, #284]	; (80013f0 <HAL_GPIO_Init+0x2d8>)
 80012d2:	4293      	cmp	r3, r2
 80012d4:	d013      	beq.n	80012fe <HAL_GPIO_Init+0x1e6>
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	4a46      	ldr	r2, [pc, #280]	; (80013f4 <HAL_GPIO_Init+0x2dc>)
 80012da:	4293      	cmp	r3, r2
 80012dc:	d00d      	beq.n	80012fa <HAL_GPIO_Init+0x1e2>
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	4a45      	ldr	r2, [pc, #276]	; (80013f8 <HAL_GPIO_Init+0x2e0>)
 80012e2:	4293      	cmp	r3, r2
 80012e4:	d007      	beq.n	80012f6 <HAL_GPIO_Init+0x1de>
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	4a44      	ldr	r2, [pc, #272]	; (80013fc <HAL_GPIO_Init+0x2e4>)
 80012ea:	4293      	cmp	r3, r2
 80012ec:	d101      	bne.n	80012f2 <HAL_GPIO_Init+0x1da>
 80012ee:	2305      	movs	r3, #5
 80012f0:	e008      	b.n	8001304 <HAL_GPIO_Init+0x1ec>
 80012f2:	2306      	movs	r3, #6
 80012f4:	e006      	b.n	8001304 <HAL_GPIO_Init+0x1ec>
 80012f6:	2303      	movs	r3, #3
 80012f8:	e004      	b.n	8001304 <HAL_GPIO_Init+0x1ec>
 80012fa:	2302      	movs	r3, #2
 80012fc:	e002      	b.n	8001304 <HAL_GPIO_Init+0x1ec>
 80012fe:	2301      	movs	r3, #1
 8001300:	e000      	b.n	8001304 <HAL_GPIO_Init+0x1ec>
 8001302:	2300      	movs	r3, #0
 8001304:	697a      	ldr	r2, [r7, #20]
 8001306:	2103      	movs	r1, #3
 8001308:	400a      	ands	r2, r1
 800130a:	0092      	lsls	r2, r2, #2
 800130c:	4093      	lsls	r3, r2
 800130e:	693a      	ldr	r2, [r7, #16]
 8001310:	4313      	orrs	r3, r2
 8001312:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001314:	4935      	ldr	r1, [pc, #212]	; (80013ec <HAL_GPIO_Init+0x2d4>)
 8001316:	697b      	ldr	r3, [r7, #20]
 8001318:	089b      	lsrs	r3, r3, #2
 800131a:	3302      	adds	r3, #2
 800131c:	009b      	lsls	r3, r3, #2
 800131e:	693a      	ldr	r2, [r7, #16]
 8001320:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001322:	4b37      	ldr	r3, [pc, #220]	; (8001400 <HAL_GPIO_Init+0x2e8>)
 8001324:	689b      	ldr	r3, [r3, #8]
 8001326:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001328:	68fb      	ldr	r3, [r7, #12]
 800132a:	43da      	mvns	r2, r3
 800132c:	693b      	ldr	r3, [r7, #16]
 800132e:	4013      	ands	r3, r2
 8001330:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001332:	683b      	ldr	r3, [r7, #0]
 8001334:	685a      	ldr	r2, [r3, #4]
 8001336:	2380      	movs	r3, #128	; 0x80
 8001338:	035b      	lsls	r3, r3, #13
 800133a:	4013      	ands	r3, r2
 800133c:	d003      	beq.n	8001346 <HAL_GPIO_Init+0x22e>
        {
          temp |= iocurrent;
 800133e:	693a      	ldr	r2, [r7, #16]
 8001340:	68fb      	ldr	r3, [r7, #12]
 8001342:	4313      	orrs	r3, r2
 8001344:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001346:	4b2e      	ldr	r3, [pc, #184]	; (8001400 <HAL_GPIO_Init+0x2e8>)
 8001348:	693a      	ldr	r2, [r7, #16]
 800134a:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 800134c:	4b2c      	ldr	r3, [pc, #176]	; (8001400 <HAL_GPIO_Init+0x2e8>)
 800134e:	68db      	ldr	r3, [r3, #12]
 8001350:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001352:	68fb      	ldr	r3, [r7, #12]
 8001354:	43da      	mvns	r2, r3
 8001356:	693b      	ldr	r3, [r7, #16]
 8001358:	4013      	ands	r3, r2
 800135a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800135c:	683b      	ldr	r3, [r7, #0]
 800135e:	685a      	ldr	r2, [r3, #4]
 8001360:	2380      	movs	r3, #128	; 0x80
 8001362:	039b      	lsls	r3, r3, #14
 8001364:	4013      	ands	r3, r2
 8001366:	d003      	beq.n	8001370 <HAL_GPIO_Init+0x258>
        {
          temp |= iocurrent;
 8001368:	693a      	ldr	r2, [r7, #16]
 800136a:	68fb      	ldr	r3, [r7, #12]
 800136c:	4313      	orrs	r3, r2
 800136e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001370:	4b23      	ldr	r3, [pc, #140]	; (8001400 <HAL_GPIO_Init+0x2e8>)
 8001372:	693a      	ldr	r2, [r7, #16]
 8001374:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 8001376:	4b22      	ldr	r3, [pc, #136]	; (8001400 <HAL_GPIO_Init+0x2e8>)
 8001378:	685b      	ldr	r3, [r3, #4]
 800137a:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800137c:	68fb      	ldr	r3, [r7, #12]
 800137e:	43da      	mvns	r2, r3
 8001380:	693b      	ldr	r3, [r7, #16]
 8001382:	4013      	ands	r3, r2
 8001384:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001386:	683b      	ldr	r3, [r7, #0]
 8001388:	685a      	ldr	r2, [r3, #4]
 800138a:	2380      	movs	r3, #128	; 0x80
 800138c:	029b      	lsls	r3, r3, #10
 800138e:	4013      	ands	r3, r2
 8001390:	d003      	beq.n	800139a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8001392:	693a      	ldr	r2, [r7, #16]
 8001394:	68fb      	ldr	r3, [r7, #12]
 8001396:	4313      	orrs	r3, r2
 8001398:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800139a:	4b19      	ldr	r3, [pc, #100]	; (8001400 <HAL_GPIO_Init+0x2e8>)
 800139c:	693a      	ldr	r2, [r7, #16]
 800139e:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80013a0:	4b17      	ldr	r3, [pc, #92]	; (8001400 <HAL_GPIO_Init+0x2e8>)
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80013a6:	68fb      	ldr	r3, [r7, #12]
 80013a8:	43da      	mvns	r2, r3
 80013aa:	693b      	ldr	r3, [r7, #16]
 80013ac:	4013      	ands	r3, r2
 80013ae:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80013b0:	683b      	ldr	r3, [r7, #0]
 80013b2:	685a      	ldr	r2, [r3, #4]
 80013b4:	2380      	movs	r3, #128	; 0x80
 80013b6:	025b      	lsls	r3, r3, #9
 80013b8:	4013      	ands	r3, r2
 80013ba:	d003      	beq.n	80013c4 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80013bc:	693a      	ldr	r2, [r7, #16]
 80013be:	68fb      	ldr	r3, [r7, #12]
 80013c0:	4313      	orrs	r3, r2
 80013c2:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80013c4:	4b0e      	ldr	r3, [pc, #56]	; (8001400 <HAL_GPIO_Init+0x2e8>)
 80013c6:	693a      	ldr	r2, [r7, #16]
 80013c8:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 80013ca:	697b      	ldr	r3, [r7, #20]
 80013cc:	3301      	adds	r3, #1
 80013ce:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 80013d0:	683b      	ldr	r3, [r7, #0]
 80013d2:	681a      	ldr	r2, [r3, #0]
 80013d4:	697b      	ldr	r3, [r7, #20]
 80013d6:	40da      	lsrs	r2, r3
 80013d8:	1e13      	subs	r3, r2, #0
 80013da:	d000      	beq.n	80013de <HAL_GPIO_Init+0x2c6>
 80013dc:	e6a8      	b.n	8001130 <HAL_GPIO_Init+0x18>
  }
}
 80013de:	46c0      	nop			; (mov r8, r8)
 80013e0:	46c0      	nop			; (mov r8, r8)
 80013e2:	46bd      	mov	sp, r7
 80013e4:	b006      	add	sp, #24
 80013e6:	bd80      	pop	{r7, pc}
 80013e8:	40021000 	.word	0x40021000
 80013ec:	40010000 	.word	0x40010000
 80013f0:	50000400 	.word	0x50000400
 80013f4:	50000800 	.word	0x50000800
 80013f8:	50000c00 	.word	0x50000c00
 80013fc:	50001c00 	.word	0x50001c00
 8001400:	40010400 	.word	0x40010400

08001404 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001404:	b5b0      	push	{r4, r5, r7, lr}
 8001406:	b08a      	sub	sp, #40	; 0x28
 8001408:	af00      	add	r7, sp, #0
 800140a:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	2b00      	cmp	r3, #0
 8001410:	d102      	bne.n	8001418 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001412:	2301      	movs	r3, #1
 8001414:	f000 fbaf 	bl	8001b76 <HAL_RCC_OscConfig+0x772>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001418:	4bcf      	ldr	r3, [pc, #828]	; (8001758 <HAL_RCC_OscConfig+0x354>)
 800141a:	68db      	ldr	r3, [r3, #12]
 800141c:	220c      	movs	r2, #12
 800141e:	4013      	ands	r3, r2
 8001420:	623b      	str	r3, [r7, #32]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001422:	4bcd      	ldr	r3, [pc, #820]	; (8001758 <HAL_RCC_OscConfig+0x354>)
 8001424:	68da      	ldr	r2, [r3, #12]
 8001426:	2380      	movs	r3, #128	; 0x80
 8001428:	025b      	lsls	r3, r3, #9
 800142a:	4013      	ands	r3, r2
 800142c:	61fb      	str	r3, [r7, #28]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	2201      	movs	r2, #1
 8001434:	4013      	ands	r3, r2
 8001436:	d100      	bne.n	800143a <HAL_RCC_OscConfig+0x36>
 8001438:	e07e      	b.n	8001538 <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 800143a:	6a3b      	ldr	r3, [r7, #32]
 800143c:	2b08      	cmp	r3, #8
 800143e:	d007      	beq.n	8001450 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001440:	6a3b      	ldr	r3, [r7, #32]
 8001442:	2b0c      	cmp	r3, #12
 8001444:	d112      	bne.n	800146c <HAL_RCC_OscConfig+0x68>
 8001446:	69fa      	ldr	r2, [r7, #28]
 8001448:	2380      	movs	r3, #128	; 0x80
 800144a:	025b      	lsls	r3, r3, #9
 800144c:	429a      	cmp	r2, r3
 800144e:	d10d      	bne.n	800146c <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001450:	4bc1      	ldr	r3, [pc, #772]	; (8001758 <HAL_RCC_OscConfig+0x354>)
 8001452:	681a      	ldr	r2, [r3, #0]
 8001454:	2380      	movs	r3, #128	; 0x80
 8001456:	029b      	lsls	r3, r3, #10
 8001458:	4013      	ands	r3, r2
 800145a:	d100      	bne.n	800145e <HAL_RCC_OscConfig+0x5a>
 800145c:	e06b      	b.n	8001536 <HAL_RCC_OscConfig+0x132>
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	685b      	ldr	r3, [r3, #4]
 8001462:	2b00      	cmp	r3, #0
 8001464:	d167      	bne.n	8001536 <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 8001466:	2301      	movs	r3, #1
 8001468:	f000 fb85 	bl	8001b76 <HAL_RCC_OscConfig+0x772>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	685a      	ldr	r2, [r3, #4]
 8001470:	2380      	movs	r3, #128	; 0x80
 8001472:	025b      	lsls	r3, r3, #9
 8001474:	429a      	cmp	r2, r3
 8001476:	d107      	bne.n	8001488 <HAL_RCC_OscConfig+0x84>
 8001478:	4bb7      	ldr	r3, [pc, #732]	; (8001758 <HAL_RCC_OscConfig+0x354>)
 800147a:	681a      	ldr	r2, [r3, #0]
 800147c:	4bb6      	ldr	r3, [pc, #728]	; (8001758 <HAL_RCC_OscConfig+0x354>)
 800147e:	2180      	movs	r1, #128	; 0x80
 8001480:	0249      	lsls	r1, r1, #9
 8001482:	430a      	orrs	r2, r1
 8001484:	601a      	str	r2, [r3, #0]
 8001486:	e027      	b.n	80014d8 <HAL_RCC_OscConfig+0xd4>
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	685a      	ldr	r2, [r3, #4]
 800148c:	23a0      	movs	r3, #160	; 0xa0
 800148e:	02db      	lsls	r3, r3, #11
 8001490:	429a      	cmp	r2, r3
 8001492:	d10e      	bne.n	80014b2 <HAL_RCC_OscConfig+0xae>
 8001494:	4bb0      	ldr	r3, [pc, #704]	; (8001758 <HAL_RCC_OscConfig+0x354>)
 8001496:	681a      	ldr	r2, [r3, #0]
 8001498:	4baf      	ldr	r3, [pc, #700]	; (8001758 <HAL_RCC_OscConfig+0x354>)
 800149a:	2180      	movs	r1, #128	; 0x80
 800149c:	02c9      	lsls	r1, r1, #11
 800149e:	430a      	orrs	r2, r1
 80014a0:	601a      	str	r2, [r3, #0]
 80014a2:	4bad      	ldr	r3, [pc, #692]	; (8001758 <HAL_RCC_OscConfig+0x354>)
 80014a4:	681a      	ldr	r2, [r3, #0]
 80014a6:	4bac      	ldr	r3, [pc, #688]	; (8001758 <HAL_RCC_OscConfig+0x354>)
 80014a8:	2180      	movs	r1, #128	; 0x80
 80014aa:	0249      	lsls	r1, r1, #9
 80014ac:	430a      	orrs	r2, r1
 80014ae:	601a      	str	r2, [r3, #0]
 80014b0:	e012      	b.n	80014d8 <HAL_RCC_OscConfig+0xd4>
 80014b2:	4ba9      	ldr	r3, [pc, #676]	; (8001758 <HAL_RCC_OscConfig+0x354>)
 80014b4:	681a      	ldr	r2, [r3, #0]
 80014b6:	4ba8      	ldr	r3, [pc, #672]	; (8001758 <HAL_RCC_OscConfig+0x354>)
 80014b8:	49a8      	ldr	r1, [pc, #672]	; (800175c <HAL_RCC_OscConfig+0x358>)
 80014ba:	400a      	ands	r2, r1
 80014bc:	601a      	str	r2, [r3, #0]
 80014be:	4ba6      	ldr	r3, [pc, #664]	; (8001758 <HAL_RCC_OscConfig+0x354>)
 80014c0:	681a      	ldr	r2, [r3, #0]
 80014c2:	2380      	movs	r3, #128	; 0x80
 80014c4:	025b      	lsls	r3, r3, #9
 80014c6:	4013      	ands	r3, r2
 80014c8:	60fb      	str	r3, [r7, #12]
 80014ca:	68fb      	ldr	r3, [r7, #12]
 80014cc:	4ba2      	ldr	r3, [pc, #648]	; (8001758 <HAL_RCC_OscConfig+0x354>)
 80014ce:	681a      	ldr	r2, [r3, #0]
 80014d0:	4ba1      	ldr	r3, [pc, #644]	; (8001758 <HAL_RCC_OscConfig+0x354>)
 80014d2:	49a3      	ldr	r1, [pc, #652]	; (8001760 <HAL_RCC_OscConfig+0x35c>)
 80014d4:	400a      	ands	r2, r1
 80014d6:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	685b      	ldr	r3, [r3, #4]
 80014dc:	2b00      	cmp	r3, #0
 80014de:	d015      	beq.n	800150c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014e0:	f7ff fb78 	bl	8000bd4 <HAL_GetTick>
 80014e4:	0003      	movs	r3, r0
 80014e6:	61bb      	str	r3, [r7, #24]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80014e8:	e009      	b.n	80014fe <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80014ea:	f7ff fb73 	bl	8000bd4 <HAL_GetTick>
 80014ee:	0002      	movs	r2, r0
 80014f0:	69bb      	ldr	r3, [r7, #24]
 80014f2:	1ad3      	subs	r3, r2, r3
 80014f4:	2b64      	cmp	r3, #100	; 0x64
 80014f6:	d902      	bls.n	80014fe <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80014f8:	2303      	movs	r3, #3
 80014fa:	f000 fb3c 	bl	8001b76 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80014fe:	4b96      	ldr	r3, [pc, #600]	; (8001758 <HAL_RCC_OscConfig+0x354>)
 8001500:	681a      	ldr	r2, [r3, #0]
 8001502:	2380      	movs	r3, #128	; 0x80
 8001504:	029b      	lsls	r3, r3, #10
 8001506:	4013      	ands	r3, r2
 8001508:	d0ef      	beq.n	80014ea <HAL_RCC_OscConfig+0xe6>
 800150a:	e015      	b.n	8001538 <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800150c:	f7ff fb62 	bl	8000bd4 <HAL_GetTick>
 8001510:	0003      	movs	r3, r0
 8001512:	61bb      	str	r3, [r7, #24]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001514:	e008      	b.n	8001528 <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001516:	f7ff fb5d 	bl	8000bd4 <HAL_GetTick>
 800151a:	0002      	movs	r2, r0
 800151c:	69bb      	ldr	r3, [r7, #24]
 800151e:	1ad3      	subs	r3, r2, r3
 8001520:	2b64      	cmp	r3, #100	; 0x64
 8001522:	d901      	bls.n	8001528 <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 8001524:	2303      	movs	r3, #3
 8001526:	e326      	b.n	8001b76 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001528:	4b8b      	ldr	r3, [pc, #556]	; (8001758 <HAL_RCC_OscConfig+0x354>)
 800152a:	681a      	ldr	r2, [r3, #0]
 800152c:	2380      	movs	r3, #128	; 0x80
 800152e:	029b      	lsls	r3, r3, #10
 8001530:	4013      	ands	r3, r2
 8001532:	d1f0      	bne.n	8001516 <HAL_RCC_OscConfig+0x112>
 8001534:	e000      	b.n	8001538 <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001536:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	2202      	movs	r2, #2
 800153e:	4013      	ands	r3, r2
 8001540:	d100      	bne.n	8001544 <HAL_RCC_OscConfig+0x140>
 8001542:	e08b      	b.n	800165c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	68db      	ldr	r3, [r3, #12]
 8001548:	617b      	str	r3, [r7, #20]
      hsi_state &= ~RCC_CR_HSIOUTEN;
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 800154a:	6a3b      	ldr	r3, [r7, #32]
 800154c:	2b04      	cmp	r3, #4
 800154e:	d005      	beq.n	800155c <HAL_RCC_OscConfig+0x158>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001550:	6a3b      	ldr	r3, [r7, #32]
 8001552:	2b0c      	cmp	r3, #12
 8001554:	d13e      	bne.n	80015d4 <HAL_RCC_OscConfig+0x1d0>
 8001556:	69fb      	ldr	r3, [r7, #28]
 8001558:	2b00      	cmp	r3, #0
 800155a:	d13b      	bne.n	80015d4 <HAL_RCC_OscConfig+0x1d0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 800155c:	4b7e      	ldr	r3, [pc, #504]	; (8001758 <HAL_RCC_OscConfig+0x354>)
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	2204      	movs	r2, #4
 8001562:	4013      	ands	r3, r2
 8001564:	d004      	beq.n	8001570 <HAL_RCC_OscConfig+0x16c>
 8001566:	697b      	ldr	r3, [r7, #20]
 8001568:	2b00      	cmp	r3, #0
 800156a:	d101      	bne.n	8001570 <HAL_RCC_OscConfig+0x16c>
      {
        return HAL_ERROR;
 800156c:	2301      	movs	r3, #1
 800156e:	e302      	b.n	8001b76 <HAL_RCC_OscConfig+0x772>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001570:	4b79      	ldr	r3, [pc, #484]	; (8001758 <HAL_RCC_OscConfig+0x354>)
 8001572:	685b      	ldr	r3, [r3, #4]
 8001574:	4a7b      	ldr	r2, [pc, #492]	; (8001764 <HAL_RCC_OscConfig+0x360>)
 8001576:	4013      	ands	r3, r2
 8001578:	0019      	movs	r1, r3
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	691b      	ldr	r3, [r3, #16]
 800157e:	021a      	lsls	r2, r3, #8
 8001580:	4b75      	ldr	r3, [pc, #468]	; (8001758 <HAL_RCC_OscConfig+0x354>)
 8001582:	430a      	orrs	r2, r1
 8001584:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8001586:	4b74      	ldr	r3, [pc, #464]	; (8001758 <HAL_RCC_OscConfig+0x354>)
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	2209      	movs	r2, #9
 800158c:	4393      	bics	r3, r2
 800158e:	0019      	movs	r1, r3
 8001590:	4b71      	ldr	r3, [pc, #452]	; (8001758 <HAL_RCC_OscConfig+0x354>)
 8001592:	697a      	ldr	r2, [r7, #20]
 8001594:	430a      	orrs	r2, r1
 8001596:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001598:	f000 fc40 	bl	8001e1c <HAL_RCC_GetSysClockFreq>
 800159c:	0001      	movs	r1, r0
 800159e:	4b6e      	ldr	r3, [pc, #440]	; (8001758 <HAL_RCC_OscConfig+0x354>)
 80015a0:	68db      	ldr	r3, [r3, #12]
 80015a2:	091b      	lsrs	r3, r3, #4
 80015a4:	220f      	movs	r2, #15
 80015a6:	4013      	ands	r3, r2
 80015a8:	4a6f      	ldr	r2, [pc, #444]	; (8001768 <HAL_RCC_OscConfig+0x364>)
 80015aa:	5cd3      	ldrb	r3, [r2, r3]
 80015ac:	000a      	movs	r2, r1
 80015ae:	40da      	lsrs	r2, r3
 80015b0:	4b6e      	ldr	r3, [pc, #440]	; (800176c <HAL_RCC_OscConfig+0x368>)
 80015b2:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 80015b4:	4b6e      	ldr	r3, [pc, #440]	; (8001770 <HAL_RCC_OscConfig+0x36c>)
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	2513      	movs	r5, #19
 80015ba:	197c      	adds	r4, r7, r5
 80015bc:	0018      	movs	r0, r3
 80015be:	f7ff fac3 	bl	8000b48 <HAL_InitTick>
 80015c2:	0003      	movs	r3, r0
 80015c4:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 80015c6:	197b      	adds	r3, r7, r5
 80015c8:	781b      	ldrb	r3, [r3, #0]
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d046      	beq.n	800165c <HAL_RCC_OscConfig+0x258>
      {
        return status;
 80015ce:	197b      	adds	r3, r7, r5
 80015d0:	781b      	ldrb	r3, [r3, #0]
 80015d2:	e2d0      	b.n	8001b76 <HAL_RCC_OscConfig+0x772>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 80015d4:	697b      	ldr	r3, [r7, #20]
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d027      	beq.n	800162a <HAL_RCC_OscConfig+0x226>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80015da:	4b5f      	ldr	r3, [pc, #380]	; (8001758 <HAL_RCC_OscConfig+0x354>)
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	2209      	movs	r2, #9
 80015e0:	4393      	bics	r3, r2
 80015e2:	0019      	movs	r1, r3
 80015e4:	4b5c      	ldr	r3, [pc, #368]	; (8001758 <HAL_RCC_OscConfig+0x354>)
 80015e6:	697a      	ldr	r2, [r7, #20]
 80015e8:	430a      	orrs	r2, r1
 80015ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015ec:	f7ff faf2 	bl	8000bd4 <HAL_GetTick>
 80015f0:	0003      	movs	r3, r0
 80015f2:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80015f4:	e008      	b.n	8001608 <HAL_RCC_OscConfig+0x204>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80015f6:	f7ff faed 	bl	8000bd4 <HAL_GetTick>
 80015fa:	0002      	movs	r2, r0
 80015fc:	69bb      	ldr	r3, [r7, #24]
 80015fe:	1ad3      	subs	r3, r2, r3
 8001600:	2b02      	cmp	r3, #2
 8001602:	d901      	bls.n	8001608 <HAL_RCC_OscConfig+0x204>
          {
            return HAL_TIMEOUT;
 8001604:	2303      	movs	r3, #3
 8001606:	e2b6      	b.n	8001b76 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001608:	4b53      	ldr	r3, [pc, #332]	; (8001758 <HAL_RCC_OscConfig+0x354>)
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	2204      	movs	r2, #4
 800160e:	4013      	ands	r3, r2
 8001610:	d0f1      	beq.n	80015f6 <HAL_RCC_OscConfig+0x1f2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001612:	4b51      	ldr	r3, [pc, #324]	; (8001758 <HAL_RCC_OscConfig+0x354>)
 8001614:	685b      	ldr	r3, [r3, #4]
 8001616:	4a53      	ldr	r2, [pc, #332]	; (8001764 <HAL_RCC_OscConfig+0x360>)
 8001618:	4013      	ands	r3, r2
 800161a:	0019      	movs	r1, r3
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	691b      	ldr	r3, [r3, #16]
 8001620:	021a      	lsls	r2, r3, #8
 8001622:	4b4d      	ldr	r3, [pc, #308]	; (8001758 <HAL_RCC_OscConfig+0x354>)
 8001624:	430a      	orrs	r2, r1
 8001626:	605a      	str	r2, [r3, #4]
 8001628:	e018      	b.n	800165c <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800162a:	4b4b      	ldr	r3, [pc, #300]	; (8001758 <HAL_RCC_OscConfig+0x354>)
 800162c:	681a      	ldr	r2, [r3, #0]
 800162e:	4b4a      	ldr	r3, [pc, #296]	; (8001758 <HAL_RCC_OscConfig+0x354>)
 8001630:	2101      	movs	r1, #1
 8001632:	438a      	bics	r2, r1
 8001634:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001636:	f7ff facd 	bl	8000bd4 <HAL_GetTick>
 800163a:	0003      	movs	r3, r0
 800163c:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800163e:	e008      	b.n	8001652 <HAL_RCC_OscConfig+0x24e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001640:	f7ff fac8 	bl	8000bd4 <HAL_GetTick>
 8001644:	0002      	movs	r2, r0
 8001646:	69bb      	ldr	r3, [r7, #24]
 8001648:	1ad3      	subs	r3, r2, r3
 800164a:	2b02      	cmp	r3, #2
 800164c:	d901      	bls.n	8001652 <HAL_RCC_OscConfig+0x24e>
          {
            return HAL_TIMEOUT;
 800164e:	2303      	movs	r3, #3
 8001650:	e291      	b.n	8001b76 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001652:	4b41      	ldr	r3, [pc, #260]	; (8001758 <HAL_RCC_OscConfig+0x354>)
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	2204      	movs	r2, #4
 8001658:	4013      	ands	r3, r2
 800165a:	d1f1      	bne.n	8001640 <HAL_RCC_OscConfig+0x23c>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	2210      	movs	r2, #16
 8001662:	4013      	ands	r3, r2
 8001664:	d100      	bne.n	8001668 <HAL_RCC_OscConfig+0x264>
 8001666:	e0a1      	b.n	80017ac <HAL_RCC_OscConfig+0x3a8>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001668:	6a3b      	ldr	r3, [r7, #32]
 800166a:	2b00      	cmp	r3, #0
 800166c:	d140      	bne.n	80016f0 <HAL_RCC_OscConfig+0x2ec>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800166e:	4b3a      	ldr	r3, [pc, #232]	; (8001758 <HAL_RCC_OscConfig+0x354>)
 8001670:	681a      	ldr	r2, [r3, #0]
 8001672:	2380      	movs	r3, #128	; 0x80
 8001674:	009b      	lsls	r3, r3, #2
 8001676:	4013      	ands	r3, r2
 8001678:	d005      	beq.n	8001686 <HAL_RCC_OscConfig+0x282>
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	69db      	ldr	r3, [r3, #28]
 800167e:	2b00      	cmp	r3, #0
 8001680:	d101      	bne.n	8001686 <HAL_RCC_OscConfig+0x282>
      {
        return HAL_ERROR;
 8001682:	2301      	movs	r3, #1
 8001684:	e277      	b.n	8001b76 <HAL_RCC_OscConfig+0x772>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001686:	4b34      	ldr	r3, [pc, #208]	; (8001758 <HAL_RCC_OscConfig+0x354>)
 8001688:	685b      	ldr	r3, [r3, #4]
 800168a:	4a3a      	ldr	r2, [pc, #232]	; (8001774 <HAL_RCC_OscConfig+0x370>)
 800168c:	4013      	ands	r3, r2
 800168e:	0019      	movs	r1, r3
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001694:	4b30      	ldr	r3, [pc, #192]	; (8001758 <HAL_RCC_OscConfig+0x354>)
 8001696:	430a      	orrs	r2, r1
 8001698:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800169a:	4b2f      	ldr	r3, [pc, #188]	; (8001758 <HAL_RCC_OscConfig+0x354>)
 800169c:	685b      	ldr	r3, [r3, #4]
 800169e:	021b      	lsls	r3, r3, #8
 80016a0:	0a19      	lsrs	r1, r3, #8
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	6a1b      	ldr	r3, [r3, #32]
 80016a6:	061a      	lsls	r2, r3, #24
 80016a8:	4b2b      	ldr	r3, [pc, #172]	; (8001758 <HAL_RCC_OscConfig+0x354>)
 80016aa:	430a      	orrs	r2, r1
 80016ac:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016b2:	0b5b      	lsrs	r3, r3, #13
 80016b4:	3301      	adds	r3, #1
 80016b6:	2280      	movs	r2, #128	; 0x80
 80016b8:	0212      	lsls	r2, r2, #8
 80016ba:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 80016bc:	4b26      	ldr	r3, [pc, #152]	; (8001758 <HAL_RCC_OscConfig+0x354>)
 80016be:	68db      	ldr	r3, [r3, #12]
 80016c0:	091b      	lsrs	r3, r3, #4
 80016c2:	210f      	movs	r1, #15
 80016c4:	400b      	ands	r3, r1
 80016c6:	4928      	ldr	r1, [pc, #160]	; (8001768 <HAL_RCC_OscConfig+0x364>)
 80016c8:	5ccb      	ldrb	r3, [r1, r3]
 80016ca:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80016cc:	4b27      	ldr	r3, [pc, #156]	; (800176c <HAL_RCC_OscConfig+0x368>)
 80016ce:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 80016d0:	4b27      	ldr	r3, [pc, #156]	; (8001770 <HAL_RCC_OscConfig+0x36c>)
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	2513      	movs	r5, #19
 80016d6:	197c      	adds	r4, r7, r5
 80016d8:	0018      	movs	r0, r3
 80016da:	f7ff fa35 	bl	8000b48 <HAL_InitTick>
 80016de:	0003      	movs	r3, r0
 80016e0:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 80016e2:	197b      	adds	r3, r7, r5
 80016e4:	781b      	ldrb	r3, [r3, #0]
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d060      	beq.n	80017ac <HAL_RCC_OscConfig+0x3a8>
        {
          return status;
 80016ea:	197b      	adds	r3, r7, r5
 80016ec:	781b      	ldrb	r3, [r3, #0]
 80016ee:	e242      	b.n	8001b76 <HAL_RCC_OscConfig+0x772>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	69db      	ldr	r3, [r3, #28]
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d03f      	beq.n	8001778 <HAL_RCC_OscConfig+0x374>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80016f8:	4b17      	ldr	r3, [pc, #92]	; (8001758 <HAL_RCC_OscConfig+0x354>)
 80016fa:	681a      	ldr	r2, [r3, #0]
 80016fc:	4b16      	ldr	r3, [pc, #88]	; (8001758 <HAL_RCC_OscConfig+0x354>)
 80016fe:	2180      	movs	r1, #128	; 0x80
 8001700:	0049      	lsls	r1, r1, #1
 8001702:	430a      	orrs	r2, r1
 8001704:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001706:	f7ff fa65 	bl	8000bd4 <HAL_GetTick>
 800170a:	0003      	movs	r3, r0
 800170c:	61bb      	str	r3, [r7, #24]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800170e:	e008      	b.n	8001722 <HAL_RCC_OscConfig+0x31e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001710:	f7ff fa60 	bl	8000bd4 <HAL_GetTick>
 8001714:	0002      	movs	r2, r0
 8001716:	69bb      	ldr	r3, [r7, #24]
 8001718:	1ad3      	subs	r3, r2, r3
 800171a:	2b02      	cmp	r3, #2
 800171c:	d901      	bls.n	8001722 <HAL_RCC_OscConfig+0x31e>
          {
            return HAL_TIMEOUT;
 800171e:	2303      	movs	r3, #3
 8001720:	e229      	b.n	8001b76 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001722:	4b0d      	ldr	r3, [pc, #52]	; (8001758 <HAL_RCC_OscConfig+0x354>)
 8001724:	681a      	ldr	r2, [r3, #0]
 8001726:	2380      	movs	r3, #128	; 0x80
 8001728:	009b      	lsls	r3, r3, #2
 800172a:	4013      	ands	r3, r2
 800172c:	d0f0      	beq.n	8001710 <HAL_RCC_OscConfig+0x30c>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800172e:	4b0a      	ldr	r3, [pc, #40]	; (8001758 <HAL_RCC_OscConfig+0x354>)
 8001730:	685b      	ldr	r3, [r3, #4]
 8001732:	4a10      	ldr	r2, [pc, #64]	; (8001774 <HAL_RCC_OscConfig+0x370>)
 8001734:	4013      	ands	r3, r2
 8001736:	0019      	movs	r1, r3
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800173c:	4b06      	ldr	r3, [pc, #24]	; (8001758 <HAL_RCC_OscConfig+0x354>)
 800173e:	430a      	orrs	r2, r1
 8001740:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001742:	4b05      	ldr	r3, [pc, #20]	; (8001758 <HAL_RCC_OscConfig+0x354>)
 8001744:	685b      	ldr	r3, [r3, #4]
 8001746:	021b      	lsls	r3, r3, #8
 8001748:	0a19      	lsrs	r1, r3, #8
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	6a1b      	ldr	r3, [r3, #32]
 800174e:	061a      	lsls	r2, r3, #24
 8001750:	4b01      	ldr	r3, [pc, #4]	; (8001758 <HAL_RCC_OscConfig+0x354>)
 8001752:	430a      	orrs	r2, r1
 8001754:	605a      	str	r2, [r3, #4]
 8001756:	e029      	b.n	80017ac <HAL_RCC_OscConfig+0x3a8>
 8001758:	40021000 	.word	0x40021000
 800175c:	fffeffff 	.word	0xfffeffff
 8001760:	fffbffff 	.word	0xfffbffff
 8001764:	ffffe0ff 	.word	0xffffe0ff
 8001768:	0800366c 	.word	0x0800366c
 800176c:	2000000c 	.word	0x2000000c
 8001770:	20000010 	.word	0x20000010
 8001774:	ffff1fff 	.word	0xffff1fff
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001778:	4bbd      	ldr	r3, [pc, #756]	; (8001a70 <HAL_RCC_OscConfig+0x66c>)
 800177a:	681a      	ldr	r2, [r3, #0]
 800177c:	4bbc      	ldr	r3, [pc, #752]	; (8001a70 <HAL_RCC_OscConfig+0x66c>)
 800177e:	49bd      	ldr	r1, [pc, #756]	; (8001a74 <HAL_RCC_OscConfig+0x670>)
 8001780:	400a      	ands	r2, r1
 8001782:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001784:	f7ff fa26 	bl	8000bd4 <HAL_GetTick>
 8001788:	0003      	movs	r3, r0
 800178a:	61bb      	str	r3, [r7, #24]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 800178c:	e008      	b.n	80017a0 <HAL_RCC_OscConfig+0x39c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800178e:	f7ff fa21 	bl	8000bd4 <HAL_GetTick>
 8001792:	0002      	movs	r2, r0
 8001794:	69bb      	ldr	r3, [r7, #24]
 8001796:	1ad3      	subs	r3, r2, r3
 8001798:	2b02      	cmp	r3, #2
 800179a:	d901      	bls.n	80017a0 <HAL_RCC_OscConfig+0x39c>
          {
            return HAL_TIMEOUT;
 800179c:	2303      	movs	r3, #3
 800179e:	e1ea      	b.n	8001b76 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80017a0:	4bb3      	ldr	r3, [pc, #716]	; (8001a70 <HAL_RCC_OscConfig+0x66c>)
 80017a2:	681a      	ldr	r2, [r3, #0]
 80017a4:	2380      	movs	r3, #128	; 0x80
 80017a6:	009b      	lsls	r3, r3, #2
 80017a8:	4013      	ands	r3, r2
 80017aa:	d1f0      	bne.n	800178e <HAL_RCC_OscConfig+0x38a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	2208      	movs	r2, #8
 80017b2:	4013      	ands	r3, r2
 80017b4:	d036      	beq.n	8001824 <HAL_RCC_OscConfig+0x420>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	695b      	ldr	r3, [r3, #20]
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d019      	beq.n	80017f2 <HAL_RCC_OscConfig+0x3ee>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80017be:	4bac      	ldr	r3, [pc, #688]	; (8001a70 <HAL_RCC_OscConfig+0x66c>)
 80017c0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80017c2:	4bab      	ldr	r3, [pc, #684]	; (8001a70 <HAL_RCC_OscConfig+0x66c>)
 80017c4:	2101      	movs	r1, #1
 80017c6:	430a      	orrs	r2, r1
 80017c8:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80017ca:	f7ff fa03 	bl	8000bd4 <HAL_GetTick>
 80017ce:	0003      	movs	r3, r0
 80017d0:	61bb      	str	r3, [r7, #24]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80017d2:	e008      	b.n	80017e6 <HAL_RCC_OscConfig+0x3e2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80017d4:	f7ff f9fe 	bl	8000bd4 <HAL_GetTick>
 80017d8:	0002      	movs	r2, r0
 80017da:	69bb      	ldr	r3, [r7, #24]
 80017dc:	1ad3      	subs	r3, r2, r3
 80017de:	2b02      	cmp	r3, #2
 80017e0:	d901      	bls.n	80017e6 <HAL_RCC_OscConfig+0x3e2>
        {
          return HAL_TIMEOUT;
 80017e2:	2303      	movs	r3, #3
 80017e4:	e1c7      	b.n	8001b76 <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80017e6:	4ba2      	ldr	r3, [pc, #648]	; (8001a70 <HAL_RCC_OscConfig+0x66c>)
 80017e8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80017ea:	2202      	movs	r2, #2
 80017ec:	4013      	ands	r3, r2
 80017ee:	d0f1      	beq.n	80017d4 <HAL_RCC_OscConfig+0x3d0>
 80017f0:	e018      	b.n	8001824 <HAL_RCC_OscConfig+0x420>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80017f2:	4b9f      	ldr	r3, [pc, #636]	; (8001a70 <HAL_RCC_OscConfig+0x66c>)
 80017f4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80017f6:	4b9e      	ldr	r3, [pc, #632]	; (8001a70 <HAL_RCC_OscConfig+0x66c>)
 80017f8:	2101      	movs	r1, #1
 80017fa:	438a      	bics	r2, r1
 80017fc:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80017fe:	f7ff f9e9 	bl	8000bd4 <HAL_GetTick>
 8001802:	0003      	movs	r3, r0
 8001804:	61bb      	str	r3, [r7, #24]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001806:	e008      	b.n	800181a <HAL_RCC_OscConfig+0x416>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001808:	f7ff f9e4 	bl	8000bd4 <HAL_GetTick>
 800180c:	0002      	movs	r2, r0
 800180e:	69bb      	ldr	r3, [r7, #24]
 8001810:	1ad3      	subs	r3, r2, r3
 8001812:	2b02      	cmp	r3, #2
 8001814:	d901      	bls.n	800181a <HAL_RCC_OscConfig+0x416>
        {
          return HAL_TIMEOUT;
 8001816:	2303      	movs	r3, #3
 8001818:	e1ad      	b.n	8001b76 <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800181a:	4b95      	ldr	r3, [pc, #596]	; (8001a70 <HAL_RCC_OscConfig+0x66c>)
 800181c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800181e:	2202      	movs	r2, #2
 8001820:	4013      	ands	r3, r2
 8001822:	d1f1      	bne.n	8001808 <HAL_RCC_OscConfig+0x404>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	2204      	movs	r2, #4
 800182a:	4013      	ands	r3, r2
 800182c:	d100      	bne.n	8001830 <HAL_RCC_OscConfig+0x42c>
 800182e:	e0ae      	b.n	800198e <HAL_RCC_OscConfig+0x58a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001830:	2027      	movs	r0, #39	; 0x27
 8001832:	183b      	adds	r3, r7, r0
 8001834:	2200      	movs	r2, #0
 8001836:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001838:	4b8d      	ldr	r3, [pc, #564]	; (8001a70 <HAL_RCC_OscConfig+0x66c>)
 800183a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800183c:	2380      	movs	r3, #128	; 0x80
 800183e:	055b      	lsls	r3, r3, #21
 8001840:	4013      	ands	r3, r2
 8001842:	d109      	bne.n	8001858 <HAL_RCC_OscConfig+0x454>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001844:	4b8a      	ldr	r3, [pc, #552]	; (8001a70 <HAL_RCC_OscConfig+0x66c>)
 8001846:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001848:	4b89      	ldr	r3, [pc, #548]	; (8001a70 <HAL_RCC_OscConfig+0x66c>)
 800184a:	2180      	movs	r1, #128	; 0x80
 800184c:	0549      	lsls	r1, r1, #21
 800184e:	430a      	orrs	r2, r1
 8001850:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8001852:	183b      	adds	r3, r7, r0
 8001854:	2201      	movs	r2, #1
 8001856:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001858:	4b87      	ldr	r3, [pc, #540]	; (8001a78 <HAL_RCC_OscConfig+0x674>)
 800185a:	681a      	ldr	r2, [r3, #0]
 800185c:	2380      	movs	r3, #128	; 0x80
 800185e:	005b      	lsls	r3, r3, #1
 8001860:	4013      	ands	r3, r2
 8001862:	d11a      	bne.n	800189a <HAL_RCC_OscConfig+0x496>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001864:	4b84      	ldr	r3, [pc, #528]	; (8001a78 <HAL_RCC_OscConfig+0x674>)
 8001866:	681a      	ldr	r2, [r3, #0]
 8001868:	4b83      	ldr	r3, [pc, #524]	; (8001a78 <HAL_RCC_OscConfig+0x674>)
 800186a:	2180      	movs	r1, #128	; 0x80
 800186c:	0049      	lsls	r1, r1, #1
 800186e:	430a      	orrs	r2, r1
 8001870:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001872:	f7ff f9af 	bl	8000bd4 <HAL_GetTick>
 8001876:	0003      	movs	r3, r0
 8001878:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800187a:	e008      	b.n	800188e <HAL_RCC_OscConfig+0x48a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800187c:	f7ff f9aa 	bl	8000bd4 <HAL_GetTick>
 8001880:	0002      	movs	r2, r0
 8001882:	69bb      	ldr	r3, [r7, #24]
 8001884:	1ad3      	subs	r3, r2, r3
 8001886:	2b64      	cmp	r3, #100	; 0x64
 8001888:	d901      	bls.n	800188e <HAL_RCC_OscConfig+0x48a>
        {
          return HAL_TIMEOUT;
 800188a:	2303      	movs	r3, #3
 800188c:	e173      	b.n	8001b76 <HAL_RCC_OscConfig+0x772>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800188e:	4b7a      	ldr	r3, [pc, #488]	; (8001a78 <HAL_RCC_OscConfig+0x674>)
 8001890:	681a      	ldr	r2, [r3, #0]
 8001892:	2380      	movs	r3, #128	; 0x80
 8001894:	005b      	lsls	r3, r3, #1
 8001896:	4013      	ands	r3, r2
 8001898:	d0f0      	beq.n	800187c <HAL_RCC_OscConfig+0x478>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	689a      	ldr	r2, [r3, #8]
 800189e:	2380      	movs	r3, #128	; 0x80
 80018a0:	005b      	lsls	r3, r3, #1
 80018a2:	429a      	cmp	r2, r3
 80018a4:	d107      	bne.n	80018b6 <HAL_RCC_OscConfig+0x4b2>
 80018a6:	4b72      	ldr	r3, [pc, #456]	; (8001a70 <HAL_RCC_OscConfig+0x66c>)
 80018a8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80018aa:	4b71      	ldr	r3, [pc, #452]	; (8001a70 <HAL_RCC_OscConfig+0x66c>)
 80018ac:	2180      	movs	r1, #128	; 0x80
 80018ae:	0049      	lsls	r1, r1, #1
 80018b0:	430a      	orrs	r2, r1
 80018b2:	651a      	str	r2, [r3, #80]	; 0x50
 80018b4:	e031      	b.n	800191a <HAL_RCC_OscConfig+0x516>
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	689b      	ldr	r3, [r3, #8]
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d10c      	bne.n	80018d8 <HAL_RCC_OscConfig+0x4d4>
 80018be:	4b6c      	ldr	r3, [pc, #432]	; (8001a70 <HAL_RCC_OscConfig+0x66c>)
 80018c0:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80018c2:	4b6b      	ldr	r3, [pc, #428]	; (8001a70 <HAL_RCC_OscConfig+0x66c>)
 80018c4:	496b      	ldr	r1, [pc, #428]	; (8001a74 <HAL_RCC_OscConfig+0x670>)
 80018c6:	400a      	ands	r2, r1
 80018c8:	651a      	str	r2, [r3, #80]	; 0x50
 80018ca:	4b69      	ldr	r3, [pc, #420]	; (8001a70 <HAL_RCC_OscConfig+0x66c>)
 80018cc:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80018ce:	4b68      	ldr	r3, [pc, #416]	; (8001a70 <HAL_RCC_OscConfig+0x66c>)
 80018d0:	496a      	ldr	r1, [pc, #424]	; (8001a7c <HAL_RCC_OscConfig+0x678>)
 80018d2:	400a      	ands	r2, r1
 80018d4:	651a      	str	r2, [r3, #80]	; 0x50
 80018d6:	e020      	b.n	800191a <HAL_RCC_OscConfig+0x516>
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	689a      	ldr	r2, [r3, #8]
 80018dc:	23a0      	movs	r3, #160	; 0xa0
 80018de:	00db      	lsls	r3, r3, #3
 80018e0:	429a      	cmp	r2, r3
 80018e2:	d10e      	bne.n	8001902 <HAL_RCC_OscConfig+0x4fe>
 80018e4:	4b62      	ldr	r3, [pc, #392]	; (8001a70 <HAL_RCC_OscConfig+0x66c>)
 80018e6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80018e8:	4b61      	ldr	r3, [pc, #388]	; (8001a70 <HAL_RCC_OscConfig+0x66c>)
 80018ea:	2180      	movs	r1, #128	; 0x80
 80018ec:	00c9      	lsls	r1, r1, #3
 80018ee:	430a      	orrs	r2, r1
 80018f0:	651a      	str	r2, [r3, #80]	; 0x50
 80018f2:	4b5f      	ldr	r3, [pc, #380]	; (8001a70 <HAL_RCC_OscConfig+0x66c>)
 80018f4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80018f6:	4b5e      	ldr	r3, [pc, #376]	; (8001a70 <HAL_RCC_OscConfig+0x66c>)
 80018f8:	2180      	movs	r1, #128	; 0x80
 80018fa:	0049      	lsls	r1, r1, #1
 80018fc:	430a      	orrs	r2, r1
 80018fe:	651a      	str	r2, [r3, #80]	; 0x50
 8001900:	e00b      	b.n	800191a <HAL_RCC_OscConfig+0x516>
 8001902:	4b5b      	ldr	r3, [pc, #364]	; (8001a70 <HAL_RCC_OscConfig+0x66c>)
 8001904:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001906:	4b5a      	ldr	r3, [pc, #360]	; (8001a70 <HAL_RCC_OscConfig+0x66c>)
 8001908:	495a      	ldr	r1, [pc, #360]	; (8001a74 <HAL_RCC_OscConfig+0x670>)
 800190a:	400a      	ands	r2, r1
 800190c:	651a      	str	r2, [r3, #80]	; 0x50
 800190e:	4b58      	ldr	r3, [pc, #352]	; (8001a70 <HAL_RCC_OscConfig+0x66c>)
 8001910:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001912:	4b57      	ldr	r3, [pc, #348]	; (8001a70 <HAL_RCC_OscConfig+0x66c>)
 8001914:	4959      	ldr	r1, [pc, #356]	; (8001a7c <HAL_RCC_OscConfig+0x678>)
 8001916:	400a      	ands	r2, r1
 8001918:	651a      	str	r2, [r3, #80]	; 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	689b      	ldr	r3, [r3, #8]
 800191e:	2b00      	cmp	r3, #0
 8001920:	d015      	beq.n	800194e <HAL_RCC_OscConfig+0x54a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001922:	f7ff f957 	bl	8000bd4 <HAL_GetTick>
 8001926:	0003      	movs	r3, r0
 8001928:	61bb      	str	r3, [r7, #24]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800192a:	e009      	b.n	8001940 <HAL_RCC_OscConfig+0x53c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800192c:	f7ff f952 	bl	8000bd4 <HAL_GetTick>
 8001930:	0002      	movs	r2, r0
 8001932:	69bb      	ldr	r3, [r7, #24]
 8001934:	1ad3      	subs	r3, r2, r3
 8001936:	4a52      	ldr	r2, [pc, #328]	; (8001a80 <HAL_RCC_OscConfig+0x67c>)
 8001938:	4293      	cmp	r3, r2
 800193a:	d901      	bls.n	8001940 <HAL_RCC_OscConfig+0x53c>
        {
          return HAL_TIMEOUT;
 800193c:	2303      	movs	r3, #3
 800193e:	e11a      	b.n	8001b76 <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001940:	4b4b      	ldr	r3, [pc, #300]	; (8001a70 <HAL_RCC_OscConfig+0x66c>)
 8001942:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001944:	2380      	movs	r3, #128	; 0x80
 8001946:	009b      	lsls	r3, r3, #2
 8001948:	4013      	ands	r3, r2
 800194a:	d0ef      	beq.n	800192c <HAL_RCC_OscConfig+0x528>
 800194c:	e014      	b.n	8001978 <HAL_RCC_OscConfig+0x574>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800194e:	f7ff f941 	bl	8000bd4 <HAL_GetTick>
 8001952:	0003      	movs	r3, r0
 8001954:	61bb      	str	r3, [r7, #24]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001956:	e009      	b.n	800196c <HAL_RCC_OscConfig+0x568>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001958:	f7ff f93c 	bl	8000bd4 <HAL_GetTick>
 800195c:	0002      	movs	r2, r0
 800195e:	69bb      	ldr	r3, [r7, #24]
 8001960:	1ad3      	subs	r3, r2, r3
 8001962:	4a47      	ldr	r2, [pc, #284]	; (8001a80 <HAL_RCC_OscConfig+0x67c>)
 8001964:	4293      	cmp	r3, r2
 8001966:	d901      	bls.n	800196c <HAL_RCC_OscConfig+0x568>
        {
          return HAL_TIMEOUT;
 8001968:	2303      	movs	r3, #3
 800196a:	e104      	b.n	8001b76 <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800196c:	4b40      	ldr	r3, [pc, #256]	; (8001a70 <HAL_RCC_OscConfig+0x66c>)
 800196e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001970:	2380      	movs	r3, #128	; 0x80
 8001972:	009b      	lsls	r3, r3, #2
 8001974:	4013      	ands	r3, r2
 8001976:	d1ef      	bne.n	8001958 <HAL_RCC_OscConfig+0x554>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001978:	2327      	movs	r3, #39	; 0x27
 800197a:	18fb      	adds	r3, r7, r3
 800197c:	781b      	ldrb	r3, [r3, #0]
 800197e:	2b01      	cmp	r3, #1
 8001980:	d105      	bne.n	800198e <HAL_RCC_OscConfig+0x58a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001982:	4b3b      	ldr	r3, [pc, #236]	; (8001a70 <HAL_RCC_OscConfig+0x66c>)
 8001984:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001986:	4b3a      	ldr	r3, [pc, #232]	; (8001a70 <HAL_RCC_OscConfig+0x66c>)
 8001988:	493e      	ldr	r1, [pc, #248]	; (8001a84 <HAL_RCC_OscConfig+0x680>)
 800198a:	400a      	ands	r2, r1
 800198c:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	2220      	movs	r2, #32
 8001994:	4013      	ands	r3, r2
 8001996:	d049      	beq.n	8001a2c <HAL_RCC_OscConfig+0x628>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	699b      	ldr	r3, [r3, #24]
 800199c:	2b00      	cmp	r3, #0
 800199e:	d026      	beq.n	80019ee <HAL_RCC_OscConfig+0x5ea>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 80019a0:	4b33      	ldr	r3, [pc, #204]	; (8001a70 <HAL_RCC_OscConfig+0x66c>)
 80019a2:	689a      	ldr	r2, [r3, #8]
 80019a4:	4b32      	ldr	r3, [pc, #200]	; (8001a70 <HAL_RCC_OscConfig+0x66c>)
 80019a6:	2101      	movs	r1, #1
 80019a8:	430a      	orrs	r2, r1
 80019aa:	609a      	str	r2, [r3, #8]
 80019ac:	4b30      	ldr	r3, [pc, #192]	; (8001a70 <HAL_RCC_OscConfig+0x66c>)
 80019ae:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80019b0:	4b2f      	ldr	r3, [pc, #188]	; (8001a70 <HAL_RCC_OscConfig+0x66c>)
 80019b2:	2101      	movs	r1, #1
 80019b4:	430a      	orrs	r2, r1
 80019b6:	635a      	str	r2, [r3, #52]	; 0x34
 80019b8:	4b33      	ldr	r3, [pc, #204]	; (8001a88 <HAL_RCC_OscConfig+0x684>)
 80019ba:	6a1a      	ldr	r2, [r3, #32]
 80019bc:	4b32      	ldr	r3, [pc, #200]	; (8001a88 <HAL_RCC_OscConfig+0x684>)
 80019be:	2180      	movs	r1, #128	; 0x80
 80019c0:	0189      	lsls	r1, r1, #6
 80019c2:	430a      	orrs	r2, r1
 80019c4:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019c6:	f7ff f905 	bl	8000bd4 <HAL_GetTick>
 80019ca:	0003      	movs	r3, r0
 80019cc:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80019ce:	e008      	b.n	80019e2 <HAL_RCC_OscConfig+0x5de>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80019d0:	f7ff f900 	bl	8000bd4 <HAL_GetTick>
 80019d4:	0002      	movs	r2, r0
 80019d6:	69bb      	ldr	r3, [r7, #24]
 80019d8:	1ad3      	subs	r3, r2, r3
 80019da:	2b02      	cmp	r3, #2
 80019dc:	d901      	bls.n	80019e2 <HAL_RCC_OscConfig+0x5de>
          {
            return HAL_TIMEOUT;
 80019de:	2303      	movs	r3, #3
 80019e0:	e0c9      	b.n	8001b76 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80019e2:	4b23      	ldr	r3, [pc, #140]	; (8001a70 <HAL_RCC_OscConfig+0x66c>)
 80019e4:	689b      	ldr	r3, [r3, #8]
 80019e6:	2202      	movs	r2, #2
 80019e8:	4013      	ands	r3, r2
 80019ea:	d0f1      	beq.n	80019d0 <HAL_RCC_OscConfig+0x5cc>
 80019ec:	e01e      	b.n	8001a2c <HAL_RCC_OscConfig+0x628>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 80019ee:	4b20      	ldr	r3, [pc, #128]	; (8001a70 <HAL_RCC_OscConfig+0x66c>)
 80019f0:	689a      	ldr	r2, [r3, #8]
 80019f2:	4b1f      	ldr	r3, [pc, #124]	; (8001a70 <HAL_RCC_OscConfig+0x66c>)
 80019f4:	2101      	movs	r1, #1
 80019f6:	438a      	bics	r2, r1
 80019f8:	609a      	str	r2, [r3, #8]
 80019fa:	4b23      	ldr	r3, [pc, #140]	; (8001a88 <HAL_RCC_OscConfig+0x684>)
 80019fc:	6a1a      	ldr	r2, [r3, #32]
 80019fe:	4b22      	ldr	r3, [pc, #136]	; (8001a88 <HAL_RCC_OscConfig+0x684>)
 8001a00:	4922      	ldr	r1, [pc, #136]	; (8001a8c <HAL_RCC_OscConfig+0x688>)
 8001a02:	400a      	ands	r2, r1
 8001a04:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a06:	f7ff f8e5 	bl	8000bd4 <HAL_GetTick>
 8001a0a:	0003      	movs	r3, r0
 8001a0c:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001a0e:	e008      	b.n	8001a22 <HAL_RCC_OscConfig+0x61e>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001a10:	f7ff f8e0 	bl	8000bd4 <HAL_GetTick>
 8001a14:	0002      	movs	r2, r0
 8001a16:	69bb      	ldr	r3, [r7, #24]
 8001a18:	1ad3      	subs	r3, r2, r3
 8001a1a:	2b02      	cmp	r3, #2
 8001a1c:	d901      	bls.n	8001a22 <HAL_RCC_OscConfig+0x61e>
          {
            return HAL_TIMEOUT;
 8001a1e:	2303      	movs	r3, #3
 8001a20:	e0a9      	b.n	8001b76 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001a22:	4b13      	ldr	r3, [pc, #76]	; (8001a70 <HAL_RCC_OscConfig+0x66c>)
 8001a24:	689b      	ldr	r3, [r3, #8]
 8001a26:	2202      	movs	r2, #2
 8001a28:	4013      	ands	r3, r2
 8001a2a:	d1f1      	bne.n	8001a10 <HAL_RCC_OscConfig+0x60c>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d100      	bne.n	8001a36 <HAL_RCC_OscConfig+0x632>
 8001a34:	e09e      	b.n	8001b74 <HAL_RCC_OscConfig+0x770>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001a36:	6a3b      	ldr	r3, [r7, #32]
 8001a38:	2b0c      	cmp	r3, #12
 8001a3a:	d100      	bne.n	8001a3e <HAL_RCC_OscConfig+0x63a>
 8001a3c:	e077      	b.n	8001b2e <HAL_RCC_OscConfig+0x72a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a42:	2b02      	cmp	r3, #2
 8001a44:	d158      	bne.n	8001af8 <HAL_RCC_OscConfig+0x6f4>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a46:	4b0a      	ldr	r3, [pc, #40]	; (8001a70 <HAL_RCC_OscConfig+0x66c>)
 8001a48:	681a      	ldr	r2, [r3, #0]
 8001a4a:	4b09      	ldr	r3, [pc, #36]	; (8001a70 <HAL_RCC_OscConfig+0x66c>)
 8001a4c:	4910      	ldr	r1, [pc, #64]	; (8001a90 <HAL_RCC_OscConfig+0x68c>)
 8001a4e:	400a      	ands	r2, r1
 8001a50:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a52:	f7ff f8bf 	bl	8000bd4 <HAL_GetTick>
 8001a56:	0003      	movs	r3, r0
 8001a58:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001a5a:	e01b      	b.n	8001a94 <HAL_RCC_OscConfig+0x690>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001a5c:	f7ff f8ba 	bl	8000bd4 <HAL_GetTick>
 8001a60:	0002      	movs	r2, r0
 8001a62:	69bb      	ldr	r3, [r7, #24]
 8001a64:	1ad3      	subs	r3, r2, r3
 8001a66:	2b02      	cmp	r3, #2
 8001a68:	d914      	bls.n	8001a94 <HAL_RCC_OscConfig+0x690>
          {
            return HAL_TIMEOUT;
 8001a6a:	2303      	movs	r3, #3
 8001a6c:	e083      	b.n	8001b76 <HAL_RCC_OscConfig+0x772>
 8001a6e:	46c0      	nop			; (mov r8, r8)
 8001a70:	40021000 	.word	0x40021000
 8001a74:	fffffeff 	.word	0xfffffeff
 8001a78:	40007000 	.word	0x40007000
 8001a7c:	fffffbff 	.word	0xfffffbff
 8001a80:	00001388 	.word	0x00001388
 8001a84:	efffffff 	.word	0xefffffff
 8001a88:	40010000 	.word	0x40010000
 8001a8c:	ffffdfff 	.word	0xffffdfff
 8001a90:	feffffff 	.word	0xfeffffff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001a94:	4b3a      	ldr	r3, [pc, #232]	; (8001b80 <HAL_RCC_OscConfig+0x77c>)
 8001a96:	681a      	ldr	r2, [r3, #0]
 8001a98:	2380      	movs	r3, #128	; 0x80
 8001a9a:	049b      	lsls	r3, r3, #18
 8001a9c:	4013      	ands	r3, r2
 8001a9e:	d1dd      	bne.n	8001a5c <HAL_RCC_OscConfig+0x658>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001aa0:	4b37      	ldr	r3, [pc, #220]	; (8001b80 <HAL_RCC_OscConfig+0x77c>)
 8001aa2:	68db      	ldr	r3, [r3, #12]
 8001aa4:	4a37      	ldr	r2, [pc, #220]	; (8001b84 <HAL_RCC_OscConfig+0x780>)
 8001aa6:	4013      	ands	r3, r2
 8001aa8:	0019      	movs	r1, r3
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ab2:	431a      	orrs	r2, r3
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001ab8:	431a      	orrs	r2, r3
 8001aba:	4b31      	ldr	r3, [pc, #196]	; (8001b80 <HAL_RCC_OscConfig+0x77c>)
 8001abc:	430a      	orrs	r2, r1
 8001abe:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001ac0:	4b2f      	ldr	r3, [pc, #188]	; (8001b80 <HAL_RCC_OscConfig+0x77c>)
 8001ac2:	681a      	ldr	r2, [r3, #0]
 8001ac4:	4b2e      	ldr	r3, [pc, #184]	; (8001b80 <HAL_RCC_OscConfig+0x77c>)
 8001ac6:	2180      	movs	r1, #128	; 0x80
 8001ac8:	0449      	lsls	r1, r1, #17
 8001aca:	430a      	orrs	r2, r1
 8001acc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ace:	f7ff f881 	bl	8000bd4 <HAL_GetTick>
 8001ad2:	0003      	movs	r3, r0
 8001ad4:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8001ad6:	e008      	b.n	8001aea <HAL_RCC_OscConfig+0x6e6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001ad8:	f7ff f87c 	bl	8000bd4 <HAL_GetTick>
 8001adc:	0002      	movs	r2, r0
 8001ade:	69bb      	ldr	r3, [r7, #24]
 8001ae0:	1ad3      	subs	r3, r2, r3
 8001ae2:	2b02      	cmp	r3, #2
 8001ae4:	d901      	bls.n	8001aea <HAL_RCC_OscConfig+0x6e6>
          {
            return HAL_TIMEOUT;
 8001ae6:	2303      	movs	r3, #3
 8001ae8:	e045      	b.n	8001b76 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8001aea:	4b25      	ldr	r3, [pc, #148]	; (8001b80 <HAL_RCC_OscConfig+0x77c>)
 8001aec:	681a      	ldr	r2, [r3, #0]
 8001aee:	2380      	movs	r3, #128	; 0x80
 8001af0:	049b      	lsls	r3, r3, #18
 8001af2:	4013      	ands	r3, r2
 8001af4:	d0f0      	beq.n	8001ad8 <HAL_RCC_OscConfig+0x6d4>
 8001af6:	e03d      	b.n	8001b74 <HAL_RCC_OscConfig+0x770>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001af8:	4b21      	ldr	r3, [pc, #132]	; (8001b80 <HAL_RCC_OscConfig+0x77c>)
 8001afa:	681a      	ldr	r2, [r3, #0]
 8001afc:	4b20      	ldr	r3, [pc, #128]	; (8001b80 <HAL_RCC_OscConfig+0x77c>)
 8001afe:	4922      	ldr	r1, [pc, #136]	; (8001b88 <HAL_RCC_OscConfig+0x784>)
 8001b00:	400a      	ands	r2, r1
 8001b02:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b04:	f7ff f866 	bl	8000bd4 <HAL_GetTick>
 8001b08:	0003      	movs	r3, r0
 8001b0a:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001b0c:	e008      	b.n	8001b20 <HAL_RCC_OscConfig+0x71c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001b0e:	f7ff f861 	bl	8000bd4 <HAL_GetTick>
 8001b12:	0002      	movs	r2, r0
 8001b14:	69bb      	ldr	r3, [r7, #24]
 8001b16:	1ad3      	subs	r3, r2, r3
 8001b18:	2b02      	cmp	r3, #2
 8001b1a:	d901      	bls.n	8001b20 <HAL_RCC_OscConfig+0x71c>
          {
            return HAL_TIMEOUT;
 8001b1c:	2303      	movs	r3, #3
 8001b1e:	e02a      	b.n	8001b76 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001b20:	4b17      	ldr	r3, [pc, #92]	; (8001b80 <HAL_RCC_OscConfig+0x77c>)
 8001b22:	681a      	ldr	r2, [r3, #0]
 8001b24:	2380      	movs	r3, #128	; 0x80
 8001b26:	049b      	lsls	r3, r3, #18
 8001b28:	4013      	ands	r3, r2
 8001b2a:	d1f0      	bne.n	8001b0e <HAL_RCC_OscConfig+0x70a>
 8001b2c:	e022      	b.n	8001b74 <HAL_RCC_OscConfig+0x770>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b32:	2b01      	cmp	r3, #1
 8001b34:	d101      	bne.n	8001b3a <HAL_RCC_OscConfig+0x736>
      {
        return HAL_ERROR;
 8001b36:	2301      	movs	r3, #1
 8001b38:	e01d      	b.n	8001b76 <HAL_RCC_OscConfig+0x772>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001b3a:	4b11      	ldr	r3, [pc, #68]	; (8001b80 <HAL_RCC_OscConfig+0x77c>)
 8001b3c:	68db      	ldr	r3, [r3, #12]
 8001b3e:	61fb      	str	r3, [r7, #28]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b40:	69fa      	ldr	r2, [r7, #28]
 8001b42:	2380      	movs	r3, #128	; 0x80
 8001b44:	025b      	lsls	r3, r3, #9
 8001b46:	401a      	ands	r2, r3
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b4c:	429a      	cmp	r2, r3
 8001b4e:	d10f      	bne.n	8001b70 <HAL_RCC_OscConfig+0x76c>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8001b50:	69fa      	ldr	r2, [r7, #28]
 8001b52:	23f0      	movs	r3, #240	; 0xf0
 8001b54:	039b      	lsls	r3, r3, #14
 8001b56:	401a      	ands	r2, r3
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b5c:	429a      	cmp	r2, r3
 8001b5e:	d107      	bne.n	8001b70 <HAL_RCC_OscConfig+0x76c>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8001b60:	69fa      	ldr	r2, [r7, #28]
 8001b62:	23c0      	movs	r3, #192	; 0xc0
 8001b64:	041b      	lsls	r3, r3, #16
 8001b66:	401a      	ands	r2, r3
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8001b6c:	429a      	cmp	r2, r3
 8001b6e:	d001      	beq.n	8001b74 <HAL_RCC_OscConfig+0x770>
        {
          return HAL_ERROR;
 8001b70:	2301      	movs	r3, #1
 8001b72:	e000      	b.n	8001b76 <HAL_RCC_OscConfig+0x772>
        }
      }
    }
  }
  return HAL_OK;
 8001b74:	2300      	movs	r3, #0
}
 8001b76:	0018      	movs	r0, r3
 8001b78:	46bd      	mov	sp, r7
 8001b7a:	b00a      	add	sp, #40	; 0x28
 8001b7c:	bdb0      	pop	{r4, r5, r7, pc}
 8001b7e:	46c0      	nop			; (mov r8, r8)
 8001b80:	40021000 	.word	0x40021000
 8001b84:	ff02ffff 	.word	0xff02ffff
 8001b88:	feffffff 	.word	0xfeffffff

08001b8c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001b8c:	b5b0      	push	{r4, r5, r7, lr}
 8001b8e:	b084      	sub	sp, #16
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	6078      	str	r0, [r7, #4]
 8001b94:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d101      	bne.n	8001ba0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001b9c:	2301      	movs	r3, #1
 8001b9e:	e128      	b.n	8001df2 <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001ba0:	4b96      	ldr	r3, [pc, #600]	; (8001dfc <HAL_RCC_ClockConfig+0x270>)
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	2201      	movs	r2, #1
 8001ba6:	4013      	ands	r3, r2
 8001ba8:	683a      	ldr	r2, [r7, #0]
 8001baa:	429a      	cmp	r2, r3
 8001bac:	d91e      	bls.n	8001bec <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001bae:	4b93      	ldr	r3, [pc, #588]	; (8001dfc <HAL_RCC_ClockConfig+0x270>)
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	2201      	movs	r2, #1
 8001bb4:	4393      	bics	r3, r2
 8001bb6:	0019      	movs	r1, r3
 8001bb8:	4b90      	ldr	r3, [pc, #576]	; (8001dfc <HAL_RCC_ClockConfig+0x270>)
 8001bba:	683a      	ldr	r2, [r7, #0]
 8001bbc:	430a      	orrs	r2, r1
 8001bbe:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001bc0:	f7ff f808 	bl	8000bd4 <HAL_GetTick>
 8001bc4:	0003      	movs	r3, r0
 8001bc6:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001bc8:	e009      	b.n	8001bde <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001bca:	f7ff f803 	bl	8000bd4 <HAL_GetTick>
 8001bce:	0002      	movs	r2, r0
 8001bd0:	68fb      	ldr	r3, [r7, #12]
 8001bd2:	1ad3      	subs	r3, r2, r3
 8001bd4:	4a8a      	ldr	r2, [pc, #552]	; (8001e00 <HAL_RCC_ClockConfig+0x274>)
 8001bd6:	4293      	cmp	r3, r2
 8001bd8:	d901      	bls.n	8001bde <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8001bda:	2303      	movs	r3, #3
 8001bdc:	e109      	b.n	8001df2 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001bde:	4b87      	ldr	r3, [pc, #540]	; (8001dfc <HAL_RCC_ClockConfig+0x270>)
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	2201      	movs	r2, #1
 8001be4:	4013      	ands	r3, r2
 8001be6:	683a      	ldr	r2, [r7, #0]
 8001be8:	429a      	cmp	r2, r3
 8001bea:	d1ee      	bne.n	8001bca <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	2202      	movs	r2, #2
 8001bf2:	4013      	ands	r3, r2
 8001bf4:	d009      	beq.n	8001c0a <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001bf6:	4b83      	ldr	r3, [pc, #524]	; (8001e04 <HAL_RCC_ClockConfig+0x278>)
 8001bf8:	68db      	ldr	r3, [r3, #12]
 8001bfa:	22f0      	movs	r2, #240	; 0xf0
 8001bfc:	4393      	bics	r3, r2
 8001bfe:	0019      	movs	r1, r3
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	689a      	ldr	r2, [r3, #8]
 8001c04:	4b7f      	ldr	r3, [pc, #508]	; (8001e04 <HAL_RCC_ClockConfig+0x278>)
 8001c06:	430a      	orrs	r2, r1
 8001c08:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	2201      	movs	r2, #1
 8001c10:	4013      	ands	r3, r2
 8001c12:	d100      	bne.n	8001c16 <HAL_RCC_ClockConfig+0x8a>
 8001c14:	e089      	b.n	8001d2a <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	685b      	ldr	r3, [r3, #4]
 8001c1a:	2b02      	cmp	r3, #2
 8001c1c:	d107      	bne.n	8001c2e <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001c1e:	4b79      	ldr	r3, [pc, #484]	; (8001e04 <HAL_RCC_ClockConfig+0x278>)
 8001c20:	681a      	ldr	r2, [r3, #0]
 8001c22:	2380      	movs	r3, #128	; 0x80
 8001c24:	029b      	lsls	r3, r3, #10
 8001c26:	4013      	ands	r3, r2
 8001c28:	d120      	bne.n	8001c6c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001c2a:	2301      	movs	r3, #1
 8001c2c:	e0e1      	b.n	8001df2 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	685b      	ldr	r3, [r3, #4]
 8001c32:	2b03      	cmp	r3, #3
 8001c34:	d107      	bne.n	8001c46 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001c36:	4b73      	ldr	r3, [pc, #460]	; (8001e04 <HAL_RCC_ClockConfig+0x278>)
 8001c38:	681a      	ldr	r2, [r3, #0]
 8001c3a:	2380      	movs	r3, #128	; 0x80
 8001c3c:	049b      	lsls	r3, r3, #18
 8001c3e:	4013      	ands	r3, r2
 8001c40:	d114      	bne.n	8001c6c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001c42:	2301      	movs	r3, #1
 8001c44:	e0d5      	b.n	8001df2 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	685b      	ldr	r3, [r3, #4]
 8001c4a:	2b01      	cmp	r3, #1
 8001c4c:	d106      	bne.n	8001c5c <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001c4e:	4b6d      	ldr	r3, [pc, #436]	; (8001e04 <HAL_RCC_ClockConfig+0x278>)
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	2204      	movs	r2, #4
 8001c54:	4013      	ands	r3, r2
 8001c56:	d109      	bne.n	8001c6c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001c58:	2301      	movs	r3, #1
 8001c5a:	e0ca      	b.n	8001df2 <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001c5c:	4b69      	ldr	r3, [pc, #420]	; (8001e04 <HAL_RCC_ClockConfig+0x278>)
 8001c5e:	681a      	ldr	r2, [r3, #0]
 8001c60:	2380      	movs	r3, #128	; 0x80
 8001c62:	009b      	lsls	r3, r3, #2
 8001c64:	4013      	ands	r3, r2
 8001c66:	d101      	bne.n	8001c6c <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001c68:	2301      	movs	r3, #1
 8001c6a:	e0c2      	b.n	8001df2 <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001c6c:	4b65      	ldr	r3, [pc, #404]	; (8001e04 <HAL_RCC_ClockConfig+0x278>)
 8001c6e:	68db      	ldr	r3, [r3, #12]
 8001c70:	2203      	movs	r2, #3
 8001c72:	4393      	bics	r3, r2
 8001c74:	0019      	movs	r1, r3
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	685a      	ldr	r2, [r3, #4]
 8001c7a:	4b62      	ldr	r3, [pc, #392]	; (8001e04 <HAL_RCC_ClockConfig+0x278>)
 8001c7c:	430a      	orrs	r2, r1
 8001c7e:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001c80:	f7fe ffa8 	bl	8000bd4 <HAL_GetTick>
 8001c84:	0003      	movs	r3, r0
 8001c86:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	685b      	ldr	r3, [r3, #4]
 8001c8c:	2b02      	cmp	r3, #2
 8001c8e:	d111      	bne.n	8001cb4 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001c90:	e009      	b.n	8001ca6 <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c92:	f7fe ff9f 	bl	8000bd4 <HAL_GetTick>
 8001c96:	0002      	movs	r2, r0
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	1ad3      	subs	r3, r2, r3
 8001c9c:	4a58      	ldr	r2, [pc, #352]	; (8001e00 <HAL_RCC_ClockConfig+0x274>)
 8001c9e:	4293      	cmp	r3, r2
 8001ca0:	d901      	bls.n	8001ca6 <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 8001ca2:	2303      	movs	r3, #3
 8001ca4:	e0a5      	b.n	8001df2 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001ca6:	4b57      	ldr	r3, [pc, #348]	; (8001e04 <HAL_RCC_ClockConfig+0x278>)
 8001ca8:	68db      	ldr	r3, [r3, #12]
 8001caa:	220c      	movs	r2, #12
 8001cac:	4013      	ands	r3, r2
 8001cae:	2b08      	cmp	r3, #8
 8001cb0:	d1ef      	bne.n	8001c92 <HAL_RCC_ClockConfig+0x106>
 8001cb2:	e03a      	b.n	8001d2a <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	685b      	ldr	r3, [r3, #4]
 8001cb8:	2b03      	cmp	r3, #3
 8001cba:	d111      	bne.n	8001ce0 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001cbc:	e009      	b.n	8001cd2 <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001cbe:	f7fe ff89 	bl	8000bd4 <HAL_GetTick>
 8001cc2:	0002      	movs	r2, r0
 8001cc4:	68fb      	ldr	r3, [r7, #12]
 8001cc6:	1ad3      	subs	r3, r2, r3
 8001cc8:	4a4d      	ldr	r2, [pc, #308]	; (8001e00 <HAL_RCC_ClockConfig+0x274>)
 8001cca:	4293      	cmp	r3, r2
 8001ccc:	d901      	bls.n	8001cd2 <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 8001cce:	2303      	movs	r3, #3
 8001cd0:	e08f      	b.n	8001df2 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001cd2:	4b4c      	ldr	r3, [pc, #304]	; (8001e04 <HAL_RCC_ClockConfig+0x278>)
 8001cd4:	68db      	ldr	r3, [r3, #12]
 8001cd6:	220c      	movs	r2, #12
 8001cd8:	4013      	ands	r3, r2
 8001cda:	2b0c      	cmp	r3, #12
 8001cdc:	d1ef      	bne.n	8001cbe <HAL_RCC_ClockConfig+0x132>
 8001cde:	e024      	b.n	8001d2a <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	685b      	ldr	r3, [r3, #4]
 8001ce4:	2b01      	cmp	r3, #1
 8001ce6:	d11b      	bne.n	8001d20 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001ce8:	e009      	b.n	8001cfe <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001cea:	f7fe ff73 	bl	8000bd4 <HAL_GetTick>
 8001cee:	0002      	movs	r2, r0
 8001cf0:	68fb      	ldr	r3, [r7, #12]
 8001cf2:	1ad3      	subs	r3, r2, r3
 8001cf4:	4a42      	ldr	r2, [pc, #264]	; (8001e00 <HAL_RCC_ClockConfig+0x274>)
 8001cf6:	4293      	cmp	r3, r2
 8001cf8:	d901      	bls.n	8001cfe <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 8001cfa:	2303      	movs	r3, #3
 8001cfc:	e079      	b.n	8001df2 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001cfe:	4b41      	ldr	r3, [pc, #260]	; (8001e04 <HAL_RCC_ClockConfig+0x278>)
 8001d00:	68db      	ldr	r3, [r3, #12]
 8001d02:	220c      	movs	r2, #12
 8001d04:	4013      	ands	r3, r2
 8001d06:	2b04      	cmp	r3, #4
 8001d08:	d1ef      	bne.n	8001cea <HAL_RCC_ClockConfig+0x15e>
 8001d0a:	e00e      	b.n	8001d2a <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d0c:	f7fe ff62 	bl	8000bd4 <HAL_GetTick>
 8001d10:	0002      	movs	r2, r0
 8001d12:	68fb      	ldr	r3, [r7, #12]
 8001d14:	1ad3      	subs	r3, r2, r3
 8001d16:	4a3a      	ldr	r2, [pc, #232]	; (8001e00 <HAL_RCC_ClockConfig+0x274>)
 8001d18:	4293      	cmp	r3, r2
 8001d1a:	d901      	bls.n	8001d20 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 8001d1c:	2303      	movs	r3, #3
 8001d1e:	e068      	b.n	8001df2 <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8001d20:	4b38      	ldr	r3, [pc, #224]	; (8001e04 <HAL_RCC_ClockConfig+0x278>)
 8001d22:	68db      	ldr	r3, [r3, #12]
 8001d24:	220c      	movs	r2, #12
 8001d26:	4013      	ands	r3, r2
 8001d28:	d1f0      	bne.n	8001d0c <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001d2a:	4b34      	ldr	r3, [pc, #208]	; (8001dfc <HAL_RCC_ClockConfig+0x270>)
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	2201      	movs	r2, #1
 8001d30:	4013      	ands	r3, r2
 8001d32:	683a      	ldr	r2, [r7, #0]
 8001d34:	429a      	cmp	r2, r3
 8001d36:	d21e      	bcs.n	8001d76 <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d38:	4b30      	ldr	r3, [pc, #192]	; (8001dfc <HAL_RCC_ClockConfig+0x270>)
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	2201      	movs	r2, #1
 8001d3e:	4393      	bics	r3, r2
 8001d40:	0019      	movs	r1, r3
 8001d42:	4b2e      	ldr	r3, [pc, #184]	; (8001dfc <HAL_RCC_ClockConfig+0x270>)
 8001d44:	683a      	ldr	r2, [r7, #0]
 8001d46:	430a      	orrs	r2, r1
 8001d48:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001d4a:	f7fe ff43 	bl	8000bd4 <HAL_GetTick>
 8001d4e:	0003      	movs	r3, r0
 8001d50:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d52:	e009      	b.n	8001d68 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d54:	f7fe ff3e 	bl	8000bd4 <HAL_GetTick>
 8001d58:	0002      	movs	r2, r0
 8001d5a:	68fb      	ldr	r3, [r7, #12]
 8001d5c:	1ad3      	subs	r3, r2, r3
 8001d5e:	4a28      	ldr	r2, [pc, #160]	; (8001e00 <HAL_RCC_ClockConfig+0x274>)
 8001d60:	4293      	cmp	r3, r2
 8001d62:	d901      	bls.n	8001d68 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 8001d64:	2303      	movs	r3, #3
 8001d66:	e044      	b.n	8001df2 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d68:	4b24      	ldr	r3, [pc, #144]	; (8001dfc <HAL_RCC_ClockConfig+0x270>)
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	2201      	movs	r2, #1
 8001d6e:	4013      	ands	r3, r2
 8001d70:	683a      	ldr	r2, [r7, #0]
 8001d72:	429a      	cmp	r2, r3
 8001d74:	d1ee      	bne.n	8001d54 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	2204      	movs	r2, #4
 8001d7c:	4013      	ands	r3, r2
 8001d7e:	d009      	beq.n	8001d94 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001d80:	4b20      	ldr	r3, [pc, #128]	; (8001e04 <HAL_RCC_ClockConfig+0x278>)
 8001d82:	68db      	ldr	r3, [r3, #12]
 8001d84:	4a20      	ldr	r2, [pc, #128]	; (8001e08 <HAL_RCC_ClockConfig+0x27c>)
 8001d86:	4013      	ands	r3, r2
 8001d88:	0019      	movs	r1, r3
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	68da      	ldr	r2, [r3, #12]
 8001d8e:	4b1d      	ldr	r3, [pc, #116]	; (8001e04 <HAL_RCC_ClockConfig+0x278>)
 8001d90:	430a      	orrs	r2, r1
 8001d92:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	2208      	movs	r2, #8
 8001d9a:	4013      	ands	r3, r2
 8001d9c:	d00a      	beq.n	8001db4 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001d9e:	4b19      	ldr	r3, [pc, #100]	; (8001e04 <HAL_RCC_ClockConfig+0x278>)
 8001da0:	68db      	ldr	r3, [r3, #12]
 8001da2:	4a1a      	ldr	r2, [pc, #104]	; (8001e0c <HAL_RCC_ClockConfig+0x280>)
 8001da4:	4013      	ands	r3, r2
 8001da6:	0019      	movs	r1, r3
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	691b      	ldr	r3, [r3, #16]
 8001dac:	00da      	lsls	r2, r3, #3
 8001dae:	4b15      	ldr	r3, [pc, #84]	; (8001e04 <HAL_RCC_ClockConfig+0x278>)
 8001db0:	430a      	orrs	r2, r1
 8001db2:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001db4:	f000 f832 	bl	8001e1c <HAL_RCC_GetSysClockFreq>
 8001db8:	0001      	movs	r1, r0
 8001dba:	4b12      	ldr	r3, [pc, #72]	; (8001e04 <HAL_RCC_ClockConfig+0x278>)
 8001dbc:	68db      	ldr	r3, [r3, #12]
 8001dbe:	091b      	lsrs	r3, r3, #4
 8001dc0:	220f      	movs	r2, #15
 8001dc2:	4013      	ands	r3, r2
 8001dc4:	4a12      	ldr	r2, [pc, #72]	; (8001e10 <HAL_RCC_ClockConfig+0x284>)
 8001dc6:	5cd3      	ldrb	r3, [r2, r3]
 8001dc8:	000a      	movs	r2, r1
 8001dca:	40da      	lsrs	r2, r3
 8001dcc:	4b11      	ldr	r3, [pc, #68]	; (8001e14 <HAL_RCC_ClockConfig+0x288>)
 8001dce:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001dd0:	4b11      	ldr	r3, [pc, #68]	; (8001e18 <HAL_RCC_ClockConfig+0x28c>)
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	250b      	movs	r5, #11
 8001dd6:	197c      	adds	r4, r7, r5
 8001dd8:	0018      	movs	r0, r3
 8001dda:	f7fe feb5 	bl	8000b48 <HAL_InitTick>
 8001dde:	0003      	movs	r3, r0
 8001de0:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 8001de2:	197b      	adds	r3, r7, r5
 8001de4:	781b      	ldrb	r3, [r3, #0]
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d002      	beq.n	8001df0 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 8001dea:	197b      	adds	r3, r7, r5
 8001dec:	781b      	ldrb	r3, [r3, #0]
 8001dee:	e000      	b.n	8001df2 <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8001df0:	2300      	movs	r3, #0
}
 8001df2:	0018      	movs	r0, r3
 8001df4:	46bd      	mov	sp, r7
 8001df6:	b004      	add	sp, #16
 8001df8:	bdb0      	pop	{r4, r5, r7, pc}
 8001dfa:	46c0      	nop			; (mov r8, r8)
 8001dfc:	40022000 	.word	0x40022000
 8001e00:	00001388 	.word	0x00001388
 8001e04:	40021000 	.word	0x40021000
 8001e08:	fffff8ff 	.word	0xfffff8ff
 8001e0c:	ffffc7ff 	.word	0xffffc7ff
 8001e10:	0800366c 	.word	0x0800366c
 8001e14:	2000000c 	.word	0x2000000c
 8001e18:	20000010 	.word	0x20000010

08001e1c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001e1c:	b5b0      	push	{r4, r5, r7, lr}
 8001e1e:	b08e      	sub	sp, #56	; 0x38
 8001e20:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8001e22:	4b4c      	ldr	r3, [pc, #304]	; (8001f54 <HAL_RCC_GetSysClockFreq+0x138>)
 8001e24:	68db      	ldr	r3, [r3, #12]
 8001e26:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001e28:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001e2a:	230c      	movs	r3, #12
 8001e2c:	4013      	ands	r3, r2
 8001e2e:	2b0c      	cmp	r3, #12
 8001e30:	d014      	beq.n	8001e5c <HAL_RCC_GetSysClockFreq+0x40>
 8001e32:	d900      	bls.n	8001e36 <HAL_RCC_GetSysClockFreq+0x1a>
 8001e34:	e07b      	b.n	8001f2e <HAL_RCC_GetSysClockFreq+0x112>
 8001e36:	2b04      	cmp	r3, #4
 8001e38:	d002      	beq.n	8001e40 <HAL_RCC_GetSysClockFreq+0x24>
 8001e3a:	2b08      	cmp	r3, #8
 8001e3c:	d00b      	beq.n	8001e56 <HAL_RCC_GetSysClockFreq+0x3a>
 8001e3e:	e076      	b.n	8001f2e <HAL_RCC_GetSysClockFreq+0x112>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8001e40:	4b44      	ldr	r3, [pc, #272]	; (8001f54 <HAL_RCC_GetSysClockFreq+0x138>)
 8001e42:	681b      	ldr	r3, [r3, #0]
 8001e44:	2210      	movs	r2, #16
 8001e46:	4013      	ands	r3, r2
 8001e48:	d002      	beq.n	8001e50 <HAL_RCC_GetSysClockFreq+0x34>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8001e4a:	4b43      	ldr	r3, [pc, #268]	; (8001f58 <HAL_RCC_GetSysClockFreq+0x13c>)
 8001e4c:	633b      	str	r3, [r7, #48]	; 0x30
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8001e4e:	e07c      	b.n	8001f4a <HAL_RCC_GetSysClockFreq+0x12e>
        sysclockfreq =  HSI_VALUE;
 8001e50:	4b42      	ldr	r3, [pc, #264]	; (8001f5c <HAL_RCC_GetSysClockFreq+0x140>)
 8001e52:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001e54:	e079      	b.n	8001f4a <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001e56:	4b42      	ldr	r3, [pc, #264]	; (8001f60 <HAL_RCC_GetSysClockFreq+0x144>)
 8001e58:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001e5a:	e076      	b.n	8001f4a <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8001e5c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001e5e:	0c9a      	lsrs	r2, r3, #18
 8001e60:	230f      	movs	r3, #15
 8001e62:	401a      	ands	r2, r3
 8001e64:	4b3f      	ldr	r3, [pc, #252]	; (8001f64 <HAL_RCC_GetSysClockFreq+0x148>)
 8001e66:	5c9b      	ldrb	r3, [r3, r2]
 8001e68:	62bb      	str	r3, [r7, #40]	; 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8001e6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001e6c:	0d9a      	lsrs	r2, r3, #22
 8001e6e:	2303      	movs	r3, #3
 8001e70:	4013      	ands	r3, r2
 8001e72:	3301      	adds	r3, #1
 8001e74:	627b      	str	r3, [r7, #36]	; 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001e76:	4b37      	ldr	r3, [pc, #220]	; (8001f54 <HAL_RCC_GetSysClockFreq+0x138>)
 8001e78:	68da      	ldr	r2, [r3, #12]
 8001e7a:	2380      	movs	r3, #128	; 0x80
 8001e7c:	025b      	lsls	r3, r3, #9
 8001e7e:	4013      	ands	r3, r2
 8001e80:	d01a      	beq.n	8001eb8 <HAL_RCC_GetSysClockFreq+0x9c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8001e82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e84:	61bb      	str	r3, [r7, #24]
 8001e86:	2300      	movs	r3, #0
 8001e88:	61fb      	str	r3, [r7, #28]
 8001e8a:	4a35      	ldr	r2, [pc, #212]	; (8001f60 <HAL_RCC_GetSysClockFreq+0x144>)
 8001e8c:	2300      	movs	r3, #0
 8001e8e:	69b8      	ldr	r0, [r7, #24]
 8001e90:	69f9      	ldr	r1, [r7, #28]
 8001e92:	f7fe f9e5 	bl	8000260 <__aeabi_lmul>
 8001e96:	0002      	movs	r2, r0
 8001e98:	000b      	movs	r3, r1
 8001e9a:	0010      	movs	r0, r2
 8001e9c:	0019      	movs	r1, r3
 8001e9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ea0:	613b      	str	r3, [r7, #16]
 8001ea2:	2300      	movs	r3, #0
 8001ea4:	617b      	str	r3, [r7, #20]
 8001ea6:	693a      	ldr	r2, [r7, #16]
 8001ea8:	697b      	ldr	r3, [r7, #20]
 8001eaa:	f7fe f9b9 	bl	8000220 <__aeabi_uldivmod>
 8001eae:	0002      	movs	r2, r0
 8001eb0:	000b      	movs	r3, r1
 8001eb2:	0013      	movs	r3, r2
 8001eb4:	637b      	str	r3, [r7, #52]	; 0x34
 8001eb6:	e037      	b.n	8001f28 <HAL_RCC_GetSysClockFreq+0x10c>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8001eb8:	4b26      	ldr	r3, [pc, #152]	; (8001f54 <HAL_RCC_GetSysClockFreq+0x138>)
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	2210      	movs	r2, #16
 8001ebe:	4013      	ands	r3, r2
 8001ec0:	d01a      	beq.n	8001ef8 <HAL_RCC_GetSysClockFreq+0xdc>
        {
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 8001ec2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001ec4:	60bb      	str	r3, [r7, #8]
 8001ec6:	2300      	movs	r3, #0
 8001ec8:	60fb      	str	r3, [r7, #12]
 8001eca:	4a23      	ldr	r2, [pc, #140]	; (8001f58 <HAL_RCC_GetSysClockFreq+0x13c>)
 8001ecc:	2300      	movs	r3, #0
 8001ece:	68b8      	ldr	r0, [r7, #8]
 8001ed0:	68f9      	ldr	r1, [r7, #12]
 8001ed2:	f7fe f9c5 	bl	8000260 <__aeabi_lmul>
 8001ed6:	0002      	movs	r2, r0
 8001ed8:	000b      	movs	r3, r1
 8001eda:	0010      	movs	r0, r2
 8001edc:	0019      	movs	r1, r3
 8001ede:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ee0:	603b      	str	r3, [r7, #0]
 8001ee2:	2300      	movs	r3, #0
 8001ee4:	607b      	str	r3, [r7, #4]
 8001ee6:	683a      	ldr	r2, [r7, #0]
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	f7fe f999 	bl	8000220 <__aeabi_uldivmod>
 8001eee:	0002      	movs	r2, r0
 8001ef0:	000b      	movs	r3, r1
 8001ef2:	0013      	movs	r3, r2
 8001ef4:	637b      	str	r3, [r7, #52]	; 0x34
 8001ef6:	e017      	b.n	8001f28 <HAL_RCC_GetSysClockFreq+0x10c>
        }
        else
        {
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8001ef8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001efa:	0018      	movs	r0, r3
 8001efc:	2300      	movs	r3, #0
 8001efe:	0019      	movs	r1, r3
 8001f00:	4a16      	ldr	r2, [pc, #88]	; (8001f5c <HAL_RCC_GetSysClockFreq+0x140>)
 8001f02:	2300      	movs	r3, #0
 8001f04:	f7fe f9ac 	bl	8000260 <__aeabi_lmul>
 8001f08:	0002      	movs	r2, r0
 8001f0a:	000b      	movs	r3, r1
 8001f0c:	0010      	movs	r0, r2
 8001f0e:	0019      	movs	r1, r3
 8001f10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f12:	001c      	movs	r4, r3
 8001f14:	2300      	movs	r3, #0
 8001f16:	001d      	movs	r5, r3
 8001f18:	0022      	movs	r2, r4
 8001f1a:	002b      	movs	r3, r5
 8001f1c:	f7fe f980 	bl	8000220 <__aeabi_uldivmod>
 8001f20:	0002      	movs	r2, r0
 8001f22:	000b      	movs	r3, r1
 8001f24:	0013      	movs	r3, r2
 8001f26:	637b      	str	r3, [r7, #52]	; 0x34
        }
      }
      sysclockfreq = pllvco;
 8001f28:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001f2a:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001f2c:	e00d      	b.n	8001f4a <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8001f2e:	4b09      	ldr	r3, [pc, #36]	; (8001f54 <HAL_RCC_GetSysClockFreq+0x138>)
 8001f30:	685b      	ldr	r3, [r3, #4]
 8001f32:	0b5b      	lsrs	r3, r3, #13
 8001f34:	2207      	movs	r2, #7
 8001f36:	4013      	ands	r3, r2
 8001f38:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8001f3a:	6a3b      	ldr	r3, [r7, #32]
 8001f3c:	3301      	adds	r3, #1
 8001f3e:	2280      	movs	r2, #128	; 0x80
 8001f40:	0212      	lsls	r2, r2, #8
 8001f42:	409a      	lsls	r2, r3
 8001f44:	0013      	movs	r3, r2
 8001f46:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001f48:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8001f4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8001f4c:	0018      	movs	r0, r3
 8001f4e:	46bd      	mov	sp, r7
 8001f50:	b00e      	add	sp, #56	; 0x38
 8001f52:	bdb0      	pop	{r4, r5, r7, pc}
 8001f54:	40021000 	.word	0x40021000
 8001f58:	003d0900 	.word	0x003d0900
 8001f5c:	00f42400 	.word	0x00f42400
 8001f60:	007a1200 	.word	0x007a1200
 8001f64:	08003684 	.word	0x08003684

08001f68 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001f68:	b580      	push	{r7, lr}
 8001f6a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001f6c:	4b02      	ldr	r3, [pc, #8]	; (8001f78 <HAL_RCC_GetHCLKFreq+0x10>)
 8001f6e:	681b      	ldr	r3, [r3, #0]
}
 8001f70:	0018      	movs	r0, r3
 8001f72:	46bd      	mov	sp, r7
 8001f74:	bd80      	pop	{r7, pc}
 8001f76:	46c0      	nop			; (mov r8, r8)
 8001f78:	2000000c 	.word	0x2000000c

08001f7c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001f7c:	b580      	push	{r7, lr}
 8001f7e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001f80:	f7ff fff2 	bl	8001f68 <HAL_RCC_GetHCLKFreq>
 8001f84:	0001      	movs	r1, r0
 8001f86:	4b06      	ldr	r3, [pc, #24]	; (8001fa0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001f88:	68db      	ldr	r3, [r3, #12]
 8001f8a:	0a1b      	lsrs	r3, r3, #8
 8001f8c:	2207      	movs	r2, #7
 8001f8e:	4013      	ands	r3, r2
 8001f90:	4a04      	ldr	r2, [pc, #16]	; (8001fa4 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001f92:	5cd3      	ldrb	r3, [r2, r3]
 8001f94:	40d9      	lsrs	r1, r3
 8001f96:	000b      	movs	r3, r1
}
 8001f98:	0018      	movs	r0, r3
 8001f9a:	46bd      	mov	sp, r7
 8001f9c:	bd80      	pop	{r7, pc}
 8001f9e:	46c0      	nop			; (mov r8, r8)
 8001fa0:	40021000 	.word	0x40021000
 8001fa4:	0800367c 	.word	0x0800367c

08001fa8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001fa8:	b580      	push	{r7, lr}
 8001faa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001fac:	f7ff ffdc 	bl	8001f68 <HAL_RCC_GetHCLKFreq>
 8001fb0:	0001      	movs	r1, r0
 8001fb2:	4b06      	ldr	r3, [pc, #24]	; (8001fcc <HAL_RCC_GetPCLK2Freq+0x24>)
 8001fb4:	68db      	ldr	r3, [r3, #12]
 8001fb6:	0adb      	lsrs	r3, r3, #11
 8001fb8:	2207      	movs	r2, #7
 8001fba:	4013      	ands	r3, r2
 8001fbc:	4a04      	ldr	r2, [pc, #16]	; (8001fd0 <HAL_RCC_GetPCLK2Freq+0x28>)
 8001fbe:	5cd3      	ldrb	r3, [r2, r3]
 8001fc0:	40d9      	lsrs	r1, r3
 8001fc2:	000b      	movs	r3, r1
}
 8001fc4:	0018      	movs	r0, r3
 8001fc6:	46bd      	mov	sp, r7
 8001fc8:	bd80      	pop	{r7, pc}
 8001fca:	46c0      	nop			; (mov r8, r8)
 8001fcc:	40021000 	.word	0x40021000
 8001fd0:	0800367c 	.word	0x0800367c

08001fd4 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	b086      	sub	sp, #24
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 8001fdc:	2317      	movs	r3, #23
 8001fde:	18fb      	adds	r3, r7, r3
 8001fe0:	2200      	movs	r2, #0
 8001fe2:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	2220      	movs	r2, #32
 8001fea:	4013      	ands	r3, r2
 8001fec:	d106      	bne.n	8001ffc <HAL_RCCEx_PeriphCLKConfig+0x28>
#if defined(LCD)
   || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	681a      	ldr	r2, [r3, #0]
 8001ff2:	2380      	movs	r3, #128	; 0x80
 8001ff4:	011b      	lsls	r3, r3, #4
 8001ff6:	4013      	ands	r3, r2
 8001ff8:	d100      	bne.n	8001ffc <HAL_RCCEx_PeriphCLKConfig+0x28>
 8001ffa:	e104      	b.n	8002206 <HAL_RCCEx_PeriphCLKConfig+0x232>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001ffc:	4bb1      	ldr	r3, [pc, #708]	; (80022c4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8001ffe:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002000:	2380      	movs	r3, #128	; 0x80
 8002002:	055b      	lsls	r3, r3, #21
 8002004:	4013      	ands	r3, r2
 8002006:	d10a      	bne.n	800201e <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002008:	4bae      	ldr	r3, [pc, #696]	; (80022c4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800200a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800200c:	4bad      	ldr	r3, [pc, #692]	; (80022c4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800200e:	2180      	movs	r1, #128	; 0x80
 8002010:	0549      	lsls	r1, r1, #21
 8002012:	430a      	orrs	r2, r1
 8002014:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8002016:	2317      	movs	r3, #23
 8002018:	18fb      	adds	r3, r7, r3
 800201a:	2201      	movs	r2, #1
 800201c:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800201e:	4baa      	ldr	r3, [pc, #680]	; (80022c8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8002020:	681a      	ldr	r2, [r3, #0]
 8002022:	2380      	movs	r3, #128	; 0x80
 8002024:	005b      	lsls	r3, r3, #1
 8002026:	4013      	ands	r3, r2
 8002028:	d11a      	bne.n	8002060 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800202a:	4ba7      	ldr	r3, [pc, #668]	; (80022c8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800202c:	681a      	ldr	r2, [r3, #0]
 800202e:	4ba6      	ldr	r3, [pc, #664]	; (80022c8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8002030:	2180      	movs	r1, #128	; 0x80
 8002032:	0049      	lsls	r1, r1, #1
 8002034:	430a      	orrs	r2, r1
 8002036:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002038:	f7fe fdcc 	bl	8000bd4 <HAL_GetTick>
 800203c:	0003      	movs	r3, r0
 800203e:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002040:	e008      	b.n	8002054 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002042:	f7fe fdc7 	bl	8000bd4 <HAL_GetTick>
 8002046:	0002      	movs	r2, r0
 8002048:	693b      	ldr	r3, [r7, #16]
 800204a:	1ad3      	subs	r3, r2, r3
 800204c:	2b64      	cmp	r3, #100	; 0x64
 800204e:	d901      	bls.n	8002054 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8002050:	2303      	movs	r3, #3
 8002052:	e133      	b.n	80022bc <HAL_RCCEx_PeriphCLKConfig+0x2e8>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002054:	4b9c      	ldr	r3, [pc, #624]	; (80022c8 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 8002056:	681a      	ldr	r2, [r3, #0]
 8002058:	2380      	movs	r3, #128	; 0x80
 800205a:	005b      	lsls	r3, r3, #1
 800205c:	4013      	ands	r3, r2
 800205e:	d0f0      	beq.n	8002042 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8002060:	4b98      	ldr	r3, [pc, #608]	; (80022c4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002062:	681a      	ldr	r2, [r3, #0]
 8002064:	23c0      	movs	r3, #192	; 0xc0
 8002066:	039b      	lsls	r3, r3, #14
 8002068:	4013      	ands	r3, r2
 800206a:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	685a      	ldr	r2, [r3, #4]
 8002070:	23c0      	movs	r3, #192	; 0xc0
 8002072:	039b      	lsls	r3, r3, #14
 8002074:	4013      	ands	r3, r2
 8002076:	68fa      	ldr	r2, [r7, #12]
 8002078:	429a      	cmp	r2, r3
 800207a:	d107      	bne.n	800208c <HAL_RCCEx_PeriphCLKConfig+0xb8>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	689a      	ldr	r2, [r3, #8]
 8002080:	23c0      	movs	r3, #192	; 0xc0
 8002082:	039b      	lsls	r3, r3, #14
 8002084:	4013      	ands	r3, r2
 8002086:	68fa      	ldr	r2, [r7, #12]
 8002088:	429a      	cmp	r2, r3
 800208a:	d013      	beq.n	80020b4 <HAL_RCCEx_PeriphCLKConfig+0xe0>
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	685a      	ldr	r2, [r3, #4]
 8002090:	23c0      	movs	r3, #192	; 0xc0
 8002092:	029b      	lsls	r3, r3, #10
 8002094:	401a      	ands	r2, r3
 8002096:	23c0      	movs	r3, #192	; 0xc0
 8002098:	029b      	lsls	r3, r3, #10
 800209a:	429a      	cmp	r2, r3
 800209c:	d10a      	bne.n	80020b4 <HAL_RCCEx_PeriphCLKConfig+0xe0>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800209e:	4b89      	ldr	r3, [pc, #548]	; (80022c4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80020a0:	681a      	ldr	r2, [r3, #0]
 80020a2:	2380      	movs	r3, #128	; 0x80
 80020a4:	029b      	lsls	r3, r3, #10
 80020a6:	401a      	ands	r2, r3
 80020a8:	2380      	movs	r3, #128	; 0x80
 80020aa:	029b      	lsls	r3, r3, #10
 80020ac:	429a      	cmp	r2, r3
 80020ae:	d101      	bne.n	80020b4 <HAL_RCCEx_PeriphCLKConfig+0xe0>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 80020b0:	2301      	movs	r3, #1
 80020b2:	e103      	b.n	80022bc <HAL_RCCEx_PeriphCLKConfig+0x2e8>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 80020b4:	4b83      	ldr	r3, [pc, #524]	; (80022c4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80020b6:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80020b8:	23c0      	movs	r3, #192	; 0xc0
 80020ba:	029b      	lsls	r3, r3, #10
 80020bc:	4013      	ands	r3, r2
 80020be:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d049      	beq.n	800215a <HAL_RCCEx_PeriphCLKConfig+0x186>
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	685a      	ldr	r2, [r3, #4]
 80020ca:	23c0      	movs	r3, #192	; 0xc0
 80020cc:	029b      	lsls	r3, r3, #10
 80020ce:	4013      	ands	r3, r2
 80020d0:	68fa      	ldr	r2, [r7, #12]
 80020d2:	429a      	cmp	r2, r3
 80020d4:	d004      	beq.n	80020e0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	2220      	movs	r2, #32
 80020dc:	4013      	ands	r3, r2
 80020de:	d10d      	bne.n	80020fc <HAL_RCCEx_PeriphCLKConfig+0x128>
#if defined(LCD)
      || ((temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CSR_RTCSEL)) \
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	689a      	ldr	r2, [r3, #8]
 80020e4:	23c0      	movs	r3, #192	; 0xc0
 80020e6:	029b      	lsls	r3, r3, #10
 80020e8:	4013      	ands	r3, r2
 80020ea:	68fa      	ldr	r2, [r7, #12]
 80020ec:	429a      	cmp	r2, r3
 80020ee:	d034      	beq.n	800215a <HAL_RCCEx_PeriphCLKConfig+0x186>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681a      	ldr	r2, [r3, #0]
 80020f4:	2380      	movs	r3, #128	; 0x80
 80020f6:	011b      	lsls	r3, r3, #4
 80020f8:	4013      	ands	r3, r2
 80020fa:	d02e      	beq.n	800215a <HAL_RCCEx_PeriphCLKConfig+0x186>
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 80020fc:	4b71      	ldr	r3, [pc, #452]	; (80022c4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80020fe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002100:	4a72      	ldr	r2, [pc, #456]	; (80022cc <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 8002102:	4013      	ands	r3, r2
 8002104:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002106:	4b6f      	ldr	r3, [pc, #444]	; (80022c4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002108:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800210a:	4b6e      	ldr	r3, [pc, #440]	; (80022c4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800210c:	2180      	movs	r1, #128	; 0x80
 800210e:	0309      	lsls	r1, r1, #12
 8002110:	430a      	orrs	r2, r1
 8002112:	651a      	str	r2, [r3, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002114:	4b6b      	ldr	r3, [pc, #428]	; (80022c4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002116:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002118:	4b6a      	ldr	r3, [pc, #424]	; (80022c4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800211a:	496d      	ldr	r1, [pc, #436]	; (80022d0 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 800211c:	400a      	ands	r2, r1
 800211e:	651a      	str	r2, [r3, #80]	; 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8002120:	4b68      	ldr	r3, [pc, #416]	; (80022c4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002122:	68fa      	ldr	r2, [r7, #12]
 8002124:	651a      	str	r2, [r3, #80]	; 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8002126:	68fa      	ldr	r2, [r7, #12]
 8002128:	2380      	movs	r3, #128	; 0x80
 800212a:	005b      	lsls	r3, r3, #1
 800212c:	4013      	ands	r3, r2
 800212e:	d014      	beq.n	800215a <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002130:	f7fe fd50 	bl	8000bd4 <HAL_GetTick>
 8002134:	0003      	movs	r3, r0
 8002136:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002138:	e009      	b.n	800214e <HAL_RCCEx_PeriphCLKConfig+0x17a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800213a:	f7fe fd4b 	bl	8000bd4 <HAL_GetTick>
 800213e:	0002      	movs	r2, r0
 8002140:	693b      	ldr	r3, [r7, #16]
 8002142:	1ad3      	subs	r3, r2, r3
 8002144:	4a63      	ldr	r2, [pc, #396]	; (80022d4 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 8002146:	4293      	cmp	r3, r2
 8002148:	d901      	bls.n	800214e <HAL_RCCEx_PeriphCLKConfig+0x17a>
          {
            return HAL_TIMEOUT;
 800214a:	2303      	movs	r3, #3
 800214c:	e0b6      	b.n	80022bc <HAL_RCCEx_PeriphCLKConfig+0x2e8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800214e:	4b5d      	ldr	r3, [pc, #372]	; (80022c4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002150:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002152:	2380      	movs	r3, #128	; 0x80
 8002154:	009b      	lsls	r3, r3, #2
 8002156:	4013      	ands	r3, r2
 8002158:	d0ef      	beq.n	800213a <HAL_RCCEx_PeriphCLKConfig+0x166>
          }
        }
      }
    }
#if defined(LCD)
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681a      	ldr	r2, [r3, #0]
 800215e:	2380      	movs	r3, #128	; 0x80
 8002160:	011b      	lsls	r3, r3, #4
 8002162:	4013      	ands	r3, r2
 8002164:	d01f      	beq.n	80021a6 <HAL_RCCEx_PeriphCLKConfig+0x1d2>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	689a      	ldr	r2, [r3, #8]
 800216a:	23c0      	movs	r3, #192	; 0xc0
 800216c:	029b      	lsls	r3, r3, #10
 800216e:	401a      	ands	r2, r3
 8002170:	23c0      	movs	r3, #192	; 0xc0
 8002172:	029b      	lsls	r3, r3, #10
 8002174:	429a      	cmp	r2, r3
 8002176:	d10c      	bne.n	8002192 <HAL_RCCEx_PeriphCLKConfig+0x1be>
 8002178:	4b52      	ldr	r3, [pc, #328]	; (80022c4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	4a56      	ldr	r2, [pc, #344]	; (80022d8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800217e:	4013      	ands	r3, r2
 8002180:	0019      	movs	r1, r3
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	689a      	ldr	r2, [r3, #8]
 8002186:	23c0      	movs	r3, #192	; 0xc0
 8002188:	039b      	lsls	r3, r3, #14
 800218a:	401a      	ands	r2, r3
 800218c:	4b4d      	ldr	r3, [pc, #308]	; (80022c4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800218e:	430a      	orrs	r2, r1
 8002190:	601a      	str	r2, [r3, #0]
 8002192:	4b4c      	ldr	r3, [pc, #304]	; (80022c4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002194:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	689a      	ldr	r2, [r3, #8]
 800219a:	23c0      	movs	r3, #192	; 0xc0
 800219c:	029b      	lsls	r3, r3, #10
 800219e:	401a      	ands	r2, r3
 80021a0:	4b48      	ldr	r3, [pc, #288]	; (80022c4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80021a2:	430a      	orrs	r2, r1
 80021a4:	651a      	str	r2, [r3, #80]	; 0x50
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	2220      	movs	r2, #32
 80021ac:	4013      	ands	r3, r2
 80021ae:	d01f      	beq.n	80021f0 <HAL_RCCEx_PeriphCLKConfig+0x21c>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	685a      	ldr	r2, [r3, #4]
 80021b4:	23c0      	movs	r3, #192	; 0xc0
 80021b6:	029b      	lsls	r3, r3, #10
 80021b8:	401a      	ands	r2, r3
 80021ba:	23c0      	movs	r3, #192	; 0xc0
 80021bc:	029b      	lsls	r3, r3, #10
 80021be:	429a      	cmp	r2, r3
 80021c0:	d10c      	bne.n	80021dc <HAL_RCCEx_PeriphCLKConfig+0x208>
 80021c2:	4b40      	ldr	r3, [pc, #256]	; (80022c4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	4a44      	ldr	r2, [pc, #272]	; (80022d8 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 80021c8:	4013      	ands	r3, r2
 80021ca:	0019      	movs	r1, r3
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	685a      	ldr	r2, [r3, #4]
 80021d0:	23c0      	movs	r3, #192	; 0xc0
 80021d2:	039b      	lsls	r3, r3, #14
 80021d4:	401a      	ands	r2, r3
 80021d6:	4b3b      	ldr	r3, [pc, #236]	; (80022c4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80021d8:	430a      	orrs	r2, r1
 80021da:	601a      	str	r2, [r3, #0]
 80021dc:	4b39      	ldr	r3, [pc, #228]	; (80022c4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80021de:	6d19      	ldr	r1, [r3, #80]	; 0x50
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	685a      	ldr	r2, [r3, #4]
 80021e4:	23c0      	movs	r3, #192	; 0xc0
 80021e6:	029b      	lsls	r3, r3, #10
 80021e8:	401a      	ands	r2, r3
 80021ea:	4b36      	ldr	r3, [pc, #216]	; (80022c4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80021ec:	430a      	orrs	r2, r1
 80021ee:	651a      	str	r2, [r3, #80]	; 0x50
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80021f0:	2317      	movs	r3, #23
 80021f2:	18fb      	adds	r3, r7, r3
 80021f4:	781b      	ldrb	r3, [r3, #0]
 80021f6:	2b01      	cmp	r3, #1
 80021f8:	d105      	bne.n	8002206 <HAL_RCCEx_PeriphCLKConfig+0x232>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80021fa:	4b32      	ldr	r3, [pc, #200]	; (80022c4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80021fc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80021fe:	4b31      	ldr	r3, [pc, #196]	; (80022c4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002200:	4936      	ldr	r1, [pc, #216]	; (80022dc <HAL_RCCEx_PeriphCLKConfig+0x308>)
 8002202:	400a      	ands	r2, r1
 8002204:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	2201      	movs	r2, #1
 800220c:	4013      	ands	r3, r2
 800220e:	d009      	beq.n	8002224 <HAL_RCCEx_PeriphCLKConfig+0x250>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002210:	4b2c      	ldr	r3, [pc, #176]	; (80022c4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002212:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002214:	2203      	movs	r2, #3
 8002216:	4393      	bics	r3, r2
 8002218:	0019      	movs	r1, r3
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	68da      	ldr	r2, [r3, #12]
 800221e:	4b29      	ldr	r3, [pc, #164]	; (80022c4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002220:	430a      	orrs	r2, r1
 8002222:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	2202      	movs	r2, #2
 800222a:	4013      	ands	r3, r2
 800222c:	d009      	beq.n	8002242 <HAL_RCCEx_PeriphCLKConfig+0x26e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800222e:	4b25      	ldr	r3, [pc, #148]	; (80022c4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002230:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002232:	220c      	movs	r2, #12
 8002234:	4393      	bics	r3, r2
 8002236:	0019      	movs	r1, r3
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	691a      	ldr	r2, [r3, #16]
 800223c:	4b21      	ldr	r3, [pc, #132]	; (80022c4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800223e:	430a      	orrs	r2, r1
 8002240:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	2204      	movs	r2, #4
 8002248:	4013      	ands	r3, r2
 800224a:	d009      	beq.n	8002260 <HAL_RCCEx_PeriphCLKConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800224c:	4b1d      	ldr	r3, [pc, #116]	; (80022c4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800224e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002250:	4a23      	ldr	r2, [pc, #140]	; (80022e0 <HAL_RCCEx_PeriphCLKConfig+0x30c>)
 8002252:	4013      	ands	r3, r2
 8002254:	0019      	movs	r1, r3
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	695a      	ldr	r2, [r3, #20]
 800225a:	4b1a      	ldr	r3, [pc, #104]	; (80022c4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800225c:	430a      	orrs	r2, r1
 800225e:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	2208      	movs	r2, #8
 8002266:	4013      	ands	r3, r2
 8002268:	d009      	beq.n	800227e <HAL_RCCEx_PeriphCLKConfig+0x2aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800226a:	4b16      	ldr	r3, [pc, #88]	; (80022c4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800226c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800226e:	4a1d      	ldr	r2, [pc, #116]	; (80022e4 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 8002270:	4013      	ands	r3, r2
 8002272:	0019      	movs	r1, r3
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	699a      	ldr	r2, [r3, #24]
 8002278:	4b12      	ldr	r3, [pc, #72]	; (80022c4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800227a:	430a      	orrs	r2, r1
 800227c:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	2240      	movs	r2, #64	; 0x40
 8002284:	4013      	ands	r3, r2
 8002286:	d009      	beq.n	800229c <HAL_RCCEx_PeriphCLKConfig+0x2c8>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002288:	4b0e      	ldr	r3, [pc, #56]	; (80022c4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800228a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800228c:	4a16      	ldr	r2, [pc, #88]	; (80022e8 <HAL_RCCEx_PeriphCLKConfig+0x314>)
 800228e:	4013      	ands	r3, r2
 8002290:	0019      	movs	r1, r3
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	6a1a      	ldr	r2, [r3, #32]
 8002296:	4b0b      	ldr	r3, [pc, #44]	; (80022c4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002298:	430a      	orrs	r2, r1
 800229a:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	2280      	movs	r2, #128	; 0x80
 80022a2:	4013      	ands	r3, r2
 80022a4:	d009      	beq.n	80022ba <HAL_RCCEx_PeriphCLKConfig+0x2e6>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 80022a6:	4b07      	ldr	r3, [pc, #28]	; (80022c4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80022a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80022aa:	4a10      	ldr	r2, [pc, #64]	; (80022ec <HAL_RCCEx_PeriphCLKConfig+0x318>)
 80022ac:	4013      	ands	r3, r2
 80022ae:	0019      	movs	r1, r3
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	69da      	ldr	r2, [r3, #28]
 80022b4:	4b03      	ldr	r3, [pc, #12]	; (80022c4 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80022b6:	430a      	orrs	r2, r1
 80022b8:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 80022ba:	2300      	movs	r3, #0
}
 80022bc:	0018      	movs	r0, r3
 80022be:	46bd      	mov	sp, r7
 80022c0:	b006      	add	sp, #24
 80022c2:	bd80      	pop	{r7, pc}
 80022c4:	40021000 	.word	0x40021000
 80022c8:	40007000 	.word	0x40007000
 80022cc:	fffcffff 	.word	0xfffcffff
 80022d0:	fff7ffff 	.word	0xfff7ffff
 80022d4:	00001388 	.word	0x00001388
 80022d8:	ffcfffff 	.word	0xffcfffff
 80022dc:	efffffff 	.word	0xefffffff
 80022e0:	fffff3ff 	.word	0xfffff3ff
 80022e4:	ffffcfff 	.word	0xffffcfff
 80022e8:	fbffffff 	.word	0xfbffffff
 80022ec:	fff3ffff 	.word	0xfff3ffff

080022f0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80022f0:	b580      	push	{r7, lr}
 80022f2:	b082      	sub	sp, #8
 80022f4:	af00      	add	r7, sp, #0
 80022f6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d101      	bne.n	8002302 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80022fe:	2301      	movs	r3, #1
 8002300:	e083      	b.n	800240a <HAL_SPI_Init+0x11a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002306:	2b00      	cmp	r3, #0
 8002308:	d109      	bne.n	800231e <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	685a      	ldr	r2, [r3, #4]
 800230e:	2382      	movs	r3, #130	; 0x82
 8002310:	005b      	lsls	r3, r3, #1
 8002312:	429a      	cmp	r2, r3
 8002314:	d009      	beq.n	800232a <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	2200      	movs	r2, #0
 800231a:	61da      	str	r2, [r3, #28]
 800231c:	e005      	b.n	800232a <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	2200      	movs	r2, #0
 8002322:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	2200      	movs	r2, #0
 8002328:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	2200      	movs	r2, #0
 800232e:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	2251      	movs	r2, #81	; 0x51
 8002334:	5c9b      	ldrb	r3, [r3, r2]
 8002336:	b2db      	uxtb	r3, r3
 8002338:	2b00      	cmp	r3, #0
 800233a:	d107      	bne.n	800234c <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	2250      	movs	r2, #80	; 0x50
 8002340:	2100      	movs	r1, #0
 8002342:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	0018      	movs	r0, r3
 8002348:	f7fe fa1c 	bl	8000784 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	2251      	movs	r2, #81	; 0x51
 8002350:	2102      	movs	r1, #2
 8002352:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	681a      	ldr	r2, [r3, #0]
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	2140      	movs	r1, #64	; 0x40
 8002360:	438a      	bics	r2, r1
 8002362:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	685a      	ldr	r2, [r3, #4]
 8002368:	2382      	movs	r3, #130	; 0x82
 800236a:	005b      	lsls	r3, r3, #1
 800236c:	401a      	ands	r2, r3
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	6899      	ldr	r1, [r3, #8]
 8002372:	2384      	movs	r3, #132	; 0x84
 8002374:	021b      	lsls	r3, r3, #8
 8002376:	400b      	ands	r3, r1
 8002378:	431a      	orrs	r2, r3
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	68d9      	ldr	r1, [r3, #12]
 800237e:	2380      	movs	r3, #128	; 0x80
 8002380:	011b      	lsls	r3, r3, #4
 8002382:	400b      	ands	r3, r1
 8002384:	431a      	orrs	r2, r3
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	691b      	ldr	r3, [r3, #16]
 800238a:	2102      	movs	r1, #2
 800238c:	400b      	ands	r3, r1
 800238e:	431a      	orrs	r2, r3
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	695b      	ldr	r3, [r3, #20]
 8002394:	2101      	movs	r1, #1
 8002396:	400b      	ands	r3, r1
 8002398:	431a      	orrs	r2, r3
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	6999      	ldr	r1, [r3, #24]
 800239e:	2380      	movs	r3, #128	; 0x80
 80023a0:	009b      	lsls	r3, r3, #2
 80023a2:	400b      	ands	r3, r1
 80023a4:	431a      	orrs	r2, r3
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	69db      	ldr	r3, [r3, #28]
 80023aa:	2138      	movs	r1, #56	; 0x38
 80023ac:	400b      	ands	r3, r1
 80023ae:	431a      	orrs	r2, r3
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	6a1b      	ldr	r3, [r3, #32]
 80023b4:	2180      	movs	r1, #128	; 0x80
 80023b6:	400b      	ands	r3, r1
 80023b8:	431a      	orrs	r2, r3
 80023ba:	0011      	movs	r1, r2
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80023c0:	2380      	movs	r3, #128	; 0x80
 80023c2:	019b      	lsls	r3, r3, #6
 80023c4:	401a      	ands	r2, r3
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	430a      	orrs	r2, r1
 80023cc:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	699b      	ldr	r3, [r3, #24]
 80023d2:	0c1b      	lsrs	r3, r3, #16
 80023d4:	2204      	movs	r2, #4
 80023d6:	4013      	ands	r3, r2
 80023d8:	0019      	movs	r1, r3
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023de:	2210      	movs	r2, #16
 80023e0:	401a      	ands	r2, r3
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	430a      	orrs	r2, r1
 80023e8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	69da      	ldr	r2, [r3, #28]
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	4907      	ldr	r1, [pc, #28]	; (8002414 <HAL_SPI_Init+0x124>)
 80023f6:	400a      	ands	r2, r1
 80023f8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	2200      	movs	r2, #0
 80023fe:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	2251      	movs	r2, #81	; 0x51
 8002404:	2101      	movs	r1, #1
 8002406:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002408:	2300      	movs	r3, #0
}
 800240a:	0018      	movs	r0, r3
 800240c:	46bd      	mov	sp, r7
 800240e:	b002      	add	sp, #8
 8002410:	bd80      	pop	{r7, pc}
 8002412:	46c0      	nop			; (mov r8, r8)
 8002414:	fffff7ff 	.word	0xfffff7ff

08002418 <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 8002418:	b580      	push	{r7, lr}
 800241a:	b086      	sub	sp, #24
 800241c:	af00      	add	r7, sp, #0
 800241e:	60f8      	str	r0, [r7, #12]
 8002420:	60b9      	str	r1, [r7, #8]
 8002422:	607a      	str	r2, [r7, #4]
 8002424:	001a      	movs	r2, r3
 8002426:	1cbb      	adds	r3, r7, #2
 8002428:	801a      	strh	r2, [r3, #0]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800242a:	2317      	movs	r3, #23
 800242c:	18fb      	adds	r3, r7, r3
 800242e:	2200      	movs	r2, #0
 8002430:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	2250      	movs	r2, #80	; 0x50
 8002436:	5c9b      	ldrb	r3, [r3, r2]
 8002438:	2b01      	cmp	r3, #1
 800243a:	d101      	bne.n	8002440 <HAL_SPI_TransmitReceive_DMA+0x28>
 800243c:	2302      	movs	r3, #2
 800243e:	e0ee      	b.n	800261e <HAL_SPI_TransmitReceive_DMA+0x206>
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	2250      	movs	r2, #80	; 0x50
 8002444:	2101      	movs	r1, #1
 8002446:	5499      	strb	r1, [r3, r2]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8002448:	2016      	movs	r0, #22
 800244a:	183b      	adds	r3, r7, r0
 800244c:	68fa      	ldr	r2, [r7, #12]
 800244e:	2151      	movs	r1, #81	; 0x51
 8002450:	5c52      	ldrb	r2, [r2, r1]
 8002452:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	685b      	ldr	r3, [r3, #4]
 8002458:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 800245a:	0001      	movs	r1, r0
 800245c:	187b      	adds	r3, r7, r1
 800245e:	781b      	ldrb	r3, [r3, #0]
 8002460:	2b01      	cmp	r3, #1
 8002462:	d011      	beq.n	8002488 <HAL_SPI_TransmitReceive_DMA+0x70>
 8002464:	693a      	ldr	r2, [r7, #16]
 8002466:	2382      	movs	r3, #130	; 0x82
 8002468:	005b      	lsls	r3, r3, #1
 800246a:	429a      	cmp	r2, r3
 800246c:	d107      	bne.n	800247e <HAL_SPI_TransmitReceive_DMA+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	689b      	ldr	r3, [r3, #8]
 8002472:	2b00      	cmp	r3, #0
 8002474:	d103      	bne.n	800247e <HAL_SPI_TransmitReceive_DMA+0x66>
 8002476:	187b      	adds	r3, r7, r1
 8002478:	781b      	ldrb	r3, [r3, #0]
 800247a:	2b04      	cmp	r3, #4
 800247c:	d004      	beq.n	8002488 <HAL_SPI_TransmitReceive_DMA+0x70>
  {
    errorcode = HAL_BUSY;
 800247e:	2317      	movs	r3, #23
 8002480:	18fb      	adds	r3, r7, r3
 8002482:	2202      	movs	r2, #2
 8002484:	701a      	strb	r2, [r3, #0]
    goto error;
 8002486:	e0c3      	b.n	8002610 <HAL_SPI_TransmitReceive_DMA+0x1f8>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8002488:	68bb      	ldr	r3, [r7, #8]
 800248a:	2b00      	cmp	r3, #0
 800248c:	d006      	beq.n	800249c <HAL_SPI_TransmitReceive_DMA+0x84>
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	2b00      	cmp	r3, #0
 8002492:	d003      	beq.n	800249c <HAL_SPI_TransmitReceive_DMA+0x84>
 8002494:	1cbb      	adds	r3, r7, #2
 8002496:	881b      	ldrh	r3, [r3, #0]
 8002498:	2b00      	cmp	r3, #0
 800249a:	d104      	bne.n	80024a6 <HAL_SPI_TransmitReceive_DMA+0x8e>
  {
    errorcode = HAL_ERROR;
 800249c:	2317      	movs	r3, #23
 800249e:	18fb      	adds	r3, r7, r3
 80024a0:	2201      	movs	r2, #1
 80024a2:	701a      	strb	r2, [r3, #0]
    goto error;
 80024a4:	e0b4      	b.n	8002610 <HAL_SPI_TransmitReceive_DMA+0x1f8>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	2251      	movs	r2, #81	; 0x51
 80024aa:	5c9b      	ldrb	r3, [r3, r2]
 80024ac:	b2db      	uxtb	r3, r3
 80024ae:	2b04      	cmp	r3, #4
 80024b0:	d003      	beq.n	80024ba <HAL_SPI_TransmitReceive_DMA+0xa2>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	2251      	movs	r2, #81	; 0x51
 80024b6:	2105      	movs	r1, #5
 80024b8:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	2200      	movs	r2, #0
 80024be:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	68ba      	ldr	r2, [r7, #8]
 80024c4:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	1cba      	adds	r2, r7, #2
 80024ca:	8812      	ldrh	r2, [r2, #0]
 80024cc:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	1cba      	adds	r2, r7, #2
 80024d2:	8812      	ldrh	r2, [r2, #0]
 80024d4:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	687a      	ldr	r2, [r7, #4]
 80024da:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	1cba      	adds	r2, r7, #2
 80024e0:	8812      	ldrh	r2, [r2, #0]
 80024e2:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	1cba      	adds	r2, r7, #2
 80024e8:	8812      	ldrh	r2, [r2, #0]
 80024ea:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	2200      	movs	r2, #0
 80024f0:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	2200      	movs	r2, #0
 80024f6:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	2251      	movs	r2, #81	; 0x51
 80024fc:	5c9b      	ldrb	r3, [r3, r2]
 80024fe:	b2db      	uxtb	r3, r3
 8002500:	2b04      	cmp	r3, #4
 8002502:	d108      	bne.n	8002516 <HAL_SPI_TransmitReceive_DMA+0xfe>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002508:	4a47      	ldr	r2, [pc, #284]	; (8002628 <HAL_SPI_TransmitReceive_DMA+0x210>)
 800250a:	631a      	str	r2, [r3, #48]	; 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002510:	4a46      	ldr	r2, [pc, #280]	; (800262c <HAL_SPI_TransmitReceive_DMA+0x214>)
 8002512:	62da      	str	r2, [r3, #44]	; 0x2c
 8002514:	e007      	b.n	8002526 <HAL_SPI_TransmitReceive_DMA+0x10e>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 8002516:	68fb      	ldr	r3, [r7, #12]
 8002518:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800251a:	4a45      	ldr	r2, [pc, #276]	; (8002630 <HAL_SPI_TransmitReceive_DMA+0x218>)
 800251c:	631a      	str	r2, [r3, #48]	; 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002522:	4a44      	ldr	r2, [pc, #272]	; (8002634 <HAL_SPI_TransmitReceive_DMA+0x21c>)
 8002524:	62da      	str	r2, [r3, #44]	; 0x2c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800252a:	4a43      	ldr	r2, [pc, #268]	; (8002638 <HAL_SPI_TransmitReceive_DMA+0x220>)
 800252c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 800252e:	68fb      	ldr	r3, [r7, #12]
 8002530:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002532:	2200      	movs	r2, #0
 8002534:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	330c      	adds	r3, #12
 8002540:	0019      	movs	r1, r3
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002546:	001a      	movs	r2, r3
                                 hspi->RxXferCount))
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800254c:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 800254e:	f7fe fca1 	bl	8000e94 <HAL_DMA_Start_IT>
 8002552:	1e03      	subs	r3, r0, #0
 8002554:	d00a      	beq.n	800256c <HAL_SPI_TransmitReceive_DMA+0x154>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800255a:	2210      	movs	r2, #16
 800255c:	431a      	orrs	r2, r3
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	655a      	str	r2, [r3, #84]	; 0x54
    errorcode = HAL_ERROR;
 8002562:	2317      	movs	r3, #23
 8002564:	18fb      	adds	r3, r7, r3
 8002566:	2201      	movs	r2, #1
 8002568:	701a      	strb	r2, [r3, #0]

    goto error;
 800256a:	e051      	b.n	8002610 <HAL_SPI_TransmitReceive_DMA+0x1f8>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	685a      	ldr	r2, [r3, #4]
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	2101      	movs	r1, #1
 8002578:	430a      	orrs	r2, r1
 800257a:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002580:	2200      	movs	r2, #0
 8002582:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->hdmatx->XferCpltCallback     = NULL;
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002588:	2200      	movs	r2, #0
 800258a:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi->hdmatx->XferErrorCallback    = NULL;
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002590:	2200      	movs	r2, #0
 8002592:	635a      	str	r2, [r3, #52]	; 0x34
  hspi->hdmatx->XferAbortCallback    = NULL;
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002598:	2200      	movs	r2, #0
 800259a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	6c98      	ldr	r0, [r3, #72]	; 0x48
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025a4:	0019      	movs	r1, r3
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	330c      	adds	r3, #12
 80025ac:	001a      	movs	r2, r3
                                 hspi->TxXferCount))
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80025b2:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80025b4:	f7fe fc6e 	bl	8000e94 <HAL_DMA_Start_IT>
 80025b8:	1e03      	subs	r3, r0, #0
 80025ba:	d00a      	beq.n	80025d2 <HAL_SPI_TransmitReceive_DMA+0x1ba>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80025c0:	2210      	movs	r2, #16
 80025c2:	431a      	orrs	r2, r3
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	655a      	str	r2, [r3, #84]	; 0x54
    errorcode = HAL_ERROR;
 80025c8:	2317      	movs	r3, #23
 80025ca:	18fb      	adds	r3, r7, r3
 80025cc:	2201      	movs	r2, #1
 80025ce:	701a      	strb	r2, [r3, #0]

    goto error;
 80025d0:	e01e      	b.n	8002610 <HAL_SPI_TransmitReceive_DMA+0x1f8>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	2240      	movs	r2, #64	; 0x40
 80025da:	4013      	ands	r3, r2
 80025dc:	2b40      	cmp	r3, #64	; 0x40
 80025de:	d007      	beq.n	80025f0 <HAL_SPI_TransmitReceive_DMA+0x1d8>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	681a      	ldr	r2, [r3, #0]
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	2140      	movs	r1, #64	; 0x40
 80025ec:	430a      	orrs	r2, r1
 80025ee:	601a      	str	r2, [r3, #0]
  }
  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	685a      	ldr	r2, [r3, #4]
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	2120      	movs	r1, #32
 80025fc:	430a      	orrs	r2, r1
 80025fe:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	685a      	ldr	r2, [r3, #4]
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	2102      	movs	r1, #2
 800260c:	430a      	orrs	r2, r1
 800260e:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	2250      	movs	r2, #80	; 0x50
 8002614:	2100      	movs	r1, #0
 8002616:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8002618:	2317      	movs	r3, #23
 800261a:	18fb      	adds	r3, r7, r3
 800261c:	781b      	ldrb	r3, [r3, #0]
}
 800261e:	0018      	movs	r0, r3
 8002620:	46bd      	mov	sp, r7
 8002622:	b006      	add	sp, #24
 8002624:	bd80      	pop	{r7, pc}
 8002626:	46c0      	nop			; (mov r8, r8)
 8002628:	080027bf 	.word	0x080027bf
 800262c:	0800267d 	.word	0x0800267d
 8002630:	080027dd 	.word	0x080027dd
 8002634:	0800272b 	.word	0x0800272b
 8002638:	080027fb 	.word	0x080027fb

0800263c <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800263c:	b580      	push	{r7, lr}
 800263e:	b082      	sub	sp, #8
 8002640:	af00      	add	r7, sp, #0
 8002642:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 8002644:	46c0      	nop			; (mov r8, r8)
 8002646:	46bd      	mov	sp, r7
 8002648:	b002      	add	sp, #8
 800264a:	bd80      	pop	{r7, pc}

0800264c <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800264c:	b580      	push	{r7, lr}
 800264e:	b082      	sub	sp, #8
 8002650:	af00      	add	r7, sp, #0
 8002652:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 8002654:	46c0      	nop			; (mov r8, r8)
 8002656:	46bd      	mov	sp, r7
 8002658:	b002      	add	sp, #8
 800265a:	bd80      	pop	{r7, pc}

0800265c <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800265c:	b580      	push	{r7, lr}
 800265e:	b082      	sub	sp, #8
 8002660:	af00      	add	r7, sp, #0
 8002662:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 8002664:	46c0      	nop			; (mov r8, r8)
 8002666:	46bd      	mov	sp, r7
 8002668:	b002      	add	sp, #8
 800266a:	bd80      	pop	{r7, pc}

0800266c <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800266c:	b580      	push	{r7, lr}
 800266e:	b082      	sub	sp, #8
 8002670:	af00      	add	r7, sp, #0
 8002672:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8002674:	46c0      	nop			; (mov r8, r8)
 8002676:	46bd      	mov	sp, r7
 8002678:	b002      	add	sp, #8
 800267a:	bd80      	pop	{r7, pc}

0800267c <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800267c:	b580      	push	{r7, lr}
 800267e:	b084      	sub	sp, #16
 8002680:	af00      	add	r7, sp, #0
 8002682:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002688:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800268a:	f7fe faa3 	bl	8000bd4 <HAL_GetTick>
 800268e:	0003      	movs	r3, r0
 8002690:	60bb      	str	r3, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	2220      	movs	r2, #32
 800269a:	4013      	ands	r3, r2
 800269c:	2b20      	cmp	r3, #32
 800269e:	d03d      	beq.n	800271c <SPI_DMAReceiveCplt+0xa0>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	685a      	ldr	r2, [r3, #4]
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	2120      	movs	r1, #32
 80026ac:	438a      	bics	r2, r1
 80026ae:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	689b      	ldr	r3, [r3, #8]
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d10e      	bne.n	80026d6 <SPI_DMAReceiveCplt+0x5a>
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	685a      	ldr	r2, [r3, #4]
 80026bc:	2382      	movs	r3, #130	; 0x82
 80026be:	005b      	lsls	r3, r3, #1
 80026c0:	429a      	cmp	r2, r3
 80026c2:	d108      	bne.n	80026d6 <SPI_DMAReceiveCplt+0x5a>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	685a      	ldr	r2, [r3, #4]
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	2103      	movs	r1, #3
 80026d0:	438a      	bics	r2, r1
 80026d2:	605a      	str	r2, [r3, #4]
 80026d4:	e007      	b.n	80026e6 <SPI_DMAReceiveCplt+0x6a>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	685a      	ldr	r2, [r3, #4]
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	2101      	movs	r1, #1
 80026e2:	438a      	bics	r2, r1
 80026e4:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 80026e6:	68ba      	ldr	r2, [r7, #8]
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	2164      	movs	r1, #100	; 0x64
 80026ec:	0018      	movs	r0, r3
 80026ee:	f000 f933 	bl	8002958 <SPI_EndRxTransaction>
 80026f2:	1e03      	subs	r3, r0, #0
 80026f4:	d002      	beq.n	80026fc <SPI_DMAReceiveCplt+0x80>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	2220      	movs	r2, #32
 80026fa:	655a      	str	r2, [r3, #84]	; 0x54
    }

    hspi->RxXferCount = 0U;
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	2200      	movs	r2, #0
 8002700:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	2251      	movs	r2, #81	; 0x51
 8002706:	2101      	movs	r1, #1
 8002708:	5499      	strb	r1, [r3, r2]
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800270e:	2b00      	cmp	r3, #0
 8002710:	d004      	beq.n	800271c <SPI_DMAReceiveCplt+0xa0>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	0018      	movs	r0, r3
 8002716:	f7ff ffa9 	bl	800266c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800271a:	e003      	b.n	8002724 <SPI_DMAReceiveCplt+0xa8>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	0018      	movs	r0, r3
 8002720:	f7ff ff8c 	bl	800263c <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8002724:	46bd      	mov	sp, r7
 8002726:	b004      	add	sp, #16
 8002728:	bd80      	pop	{r7, pc}

0800272a <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800272a:	b580      	push	{r7, lr}
 800272c:	b084      	sub	sp, #16
 800272e:	af00      	add	r7, sp, #0
 8002730:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002736:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002738:	f7fe fa4c 	bl	8000bd4 <HAL_GetTick>
 800273c:	0003      	movs	r3, r0
 800273e:	60bb      	str	r3, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	2220      	movs	r2, #32
 8002748:	4013      	ands	r3, r2
 800274a:	2b20      	cmp	r3, #32
 800274c:	d030      	beq.n	80027b0 <SPI_DMATransmitReceiveCplt+0x86>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	685a      	ldr	r2, [r3, #4]
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	2120      	movs	r1, #32
 800275a:	438a      	bics	r2, r1
 800275c:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800275e:	68ba      	ldr	r2, [r7, #8]
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	2164      	movs	r1, #100	; 0x64
 8002764:	0018      	movs	r0, r3
 8002766:	f000 f961 	bl	8002a2c <SPI_EndRxTxTransaction>
 800276a:	1e03      	subs	r3, r0, #0
 800276c:	d005      	beq.n	800277a <SPI_DMATransmitReceiveCplt+0x50>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002772:	2220      	movs	r2, #32
 8002774:	431a      	orrs	r2, r3
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	685a      	ldr	r2, [r3, #4]
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	2103      	movs	r1, #3
 8002786:	438a      	bics	r2, r1
 8002788:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	2200      	movs	r2, #0
 800278e:	86da      	strh	r2, [r3, #54]	; 0x36
    hspi->RxXferCount = 0U;
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	2200      	movs	r2, #0
 8002794:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	2251      	movs	r2, #81	; 0x51
 800279a:	2101      	movs	r1, #1
 800279c:	5499      	strb	r1, [r3, r2]
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d004      	beq.n	80027b0 <SPI_DMATransmitReceiveCplt+0x86>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	0018      	movs	r0, r3
 80027aa:	f7ff ff5f 	bl	800266c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 80027ae:	e003      	b.n	80027b8 <SPI_DMATransmitReceiveCplt+0x8e>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	0018      	movs	r0, r3
 80027b4:	f7fd ffb8 	bl	8000728 <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80027b8:	46bd      	mov	sp, r7
 80027ba:	b004      	add	sp, #16
 80027bc:	bd80      	pop	{r7, pc}

080027be <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80027be:	b580      	push	{r7, lr}
 80027c0:	b084      	sub	sp, #16
 80027c2:	af00      	add	r7, sp, #0
 80027c4:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027ca:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	0018      	movs	r0, r3
 80027d0:	f7ff ff3c 	bl	800264c <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80027d4:	46c0      	nop			; (mov r8, r8)
 80027d6:	46bd      	mov	sp, r7
 80027d8:	b004      	add	sp, #16
 80027da:	bd80      	pop	{r7, pc}

080027dc <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80027dc:	b580      	push	{r7, lr}
 80027de:	b084      	sub	sp, #16
 80027e0:	af00      	add	r7, sp, #0
 80027e2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027e8:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	0018      	movs	r0, r3
 80027ee:	f7ff ff35 	bl	800265c <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80027f2:	46c0      	nop			; (mov r8, r8)
 80027f4:	46bd      	mov	sp, r7
 80027f6:	b004      	add	sp, #16
 80027f8:	bd80      	pop	{r7, pc}

080027fa <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 80027fa:	b580      	push	{r7, lr}
 80027fc:	b084      	sub	sp, #16
 80027fe:	af00      	add	r7, sp, #0
 8002800:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002806:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	685a      	ldr	r2, [r3, #4]
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	2103      	movs	r1, #3
 8002814:	438a      	bics	r2, r1
 8002816:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800281c:	2210      	movs	r2, #16
 800281e:	431a      	orrs	r2, r3
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	2251      	movs	r2, #81	; 0x51
 8002828:	2101      	movs	r1, #1
 800282a:	5499      	strb	r1, [r3, r2]
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	0018      	movs	r0, r3
 8002830:	f7ff ff1c 	bl	800266c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8002834:	46c0      	nop			; (mov r8, r8)
 8002836:	46bd      	mov	sp, r7
 8002838:	b004      	add	sp, #16
 800283a:	bd80      	pop	{r7, pc}

0800283c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800283c:	b580      	push	{r7, lr}
 800283e:	b088      	sub	sp, #32
 8002840:	af00      	add	r7, sp, #0
 8002842:	60f8      	str	r0, [r7, #12]
 8002844:	60b9      	str	r1, [r7, #8]
 8002846:	603b      	str	r3, [r7, #0]
 8002848:	1dfb      	adds	r3, r7, #7
 800284a:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800284c:	f7fe f9c2 	bl	8000bd4 <HAL_GetTick>
 8002850:	0002      	movs	r2, r0
 8002852:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002854:	1a9b      	subs	r3, r3, r2
 8002856:	683a      	ldr	r2, [r7, #0]
 8002858:	18d3      	adds	r3, r2, r3
 800285a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800285c:	f7fe f9ba 	bl	8000bd4 <HAL_GetTick>
 8002860:	0003      	movs	r3, r0
 8002862:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8002864:	4b3a      	ldr	r3, [pc, #232]	; (8002950 <SPI_WaitFlagStateUntilTimeout+0x114>)
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	015b      	lsls	r3, r3, #5
 800286a:	0d1b      	lsrs	r3, r3, #20
 800286c:	69fa      	ldr	r2, [r7, #28]
 800286e:	4353      	muls	r3, r2
 8002870:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002872:	e058      	b.n	8002926 <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002874:	683b      	ldr	r3, [r7, #0]
 8002876:	3301      	adds	r3, #1
 8002878:	d055      	beq.n	8002926 <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800287a:	f7fe f9ab 	bl	8000bd4 <HAL_GetTick>
 800287e:	0002      	movs	r2, r0
 8002880:	69bb      	ldr	r3, [r7, #24]
 8002882:	1ad3      	subs	r3, r2, r3
 8002884:	69fa      	ldr	r2, [r7, #28]
 8002886:	429a      	cmp	r2, r3
 8002888:	d902      	bls.n	8002890 <SPI_WaitFlagStateUntilTimeout+0x54>
 800288a:	69fb      	ldr	r3, [r7, #28]
 800288c:	2b00      	cmp	r3, #0
 800288e:	d142      	bne.n	8002916 <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	685a      	ldr	r2, [r3, #4]
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	21e0      	movs	r1, #224	; 0xe0
 800289c:	438a      	bics	r2, r1
 800289e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	685a      	ldr	r2, [r3, #4]
 80028a4:	2382      	movs	r3, #130	; 0x82
 80028a6:	005b      	lsls	r3, r3, #1
 80028a8:	429a      	cmp	r2, r3
 80028aa:	d113      	bne.n	80028d4 <SPI_WaitFlagStateUntilTimeout+0x98>
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	689a      	ldr	r2, [r3, #8]
 80028b0:	2380      	movs	r3, #128	; 0x80
 80028b2:	021b      	lsls	r3, r3, #8
 80028b4:	429a      	cmp	r2, r3
 80028b6:	d005      	beq.n	80028c4 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	689a      	ldr	r2, [r3, #8]
 80028bc:	2380      	movs	r3, #128	; 0x80
 80028be:	00db      	lsls	r3, r3, #3
 80028c0:	429a      	cmp	r2, r3
 80028c2:	d107      	bne.n	80028d4 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	681a      	ldr	r2, [r3, #0]
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	2140      	movs	r1, #64	; 0x40
 80028d0:	438a      	bics	r2, r1
 80028d2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80028d8:	2380      	movs	r3, #128	; 0x80
 80028da:	019b      	lsls	r3, r3, #6
 80028dc:	429a      	cmp	r2, r3
 80028de:	d110      	bne.n	8002902 <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	681a      	ldr	r2, [r3, #0]
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	491a      	ldr	r1, [pc, #104]	; (8002954 <SPI_WaitFlagStateUntilTimeout+0x118>)
 80028ec:	400a      	ands	r2, r1
 80028ee:	601a      	str	r2, [r3, #0]
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	681a      	ldr	r2, [r3, #0]
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	2180      	movs	r1, #128	; 0x80
 80028fc:	0189      	lsls	r1, r1, #6
 80028fe:	430a      	orrs	r2, r1
 8002900:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	2251      	movs	r2, #81	; 0x51
 8002906:	2101      	movs	r1, #1
 8002908:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	2250      	movs	r2, #80	; 0x50
 800290e:	2100      	movs	r1, #0
 8002910:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8002912:	2303      	movs	r3, #3
 8002914:	e017      	b.n	8002946 <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8002916:	697b      	ldr	r3, [r7, #20]
 8002918:	2b00      	cmp	r3, #0
 800291a:	d101      	bne.n	8002920 <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 800291c:	2300      	movs	r3, #0
 800291e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8002920:	697b      	ldr	r3, [r7, #20]
 8002922:	3b01      	subs	r3, #1
 8002924:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	689b      	ldr	r3, [r3, #8]
 800292c:	68ba      	ldr	r2, [r7, #8]
 800292e:	4013      	ands	r3, r2
 8002930:	68ba      	ldr	r2, [r7, #8]
 8002932:	1ad3      	subs	r3, r2, r3
 8002934:	425a      	negs	r2, r3
 8002936:	4153      	adcs	r3, r2
 8002938:	b2db      	uxtb	r3, r3
 800293a:	001a      	movs	r2, r3
 800293c:	1dfb      	adds	r3, r7, #7
 800293e:	781b      	ldrb	r3, [r3, #0]
 8002940:	429a      	cmp	r2, r3
 8002942:	d197      	bne.n	8002874 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8002944:	2300      	movs	r3, #0
}
 8002946:	0018      	movs	r0, r3
 8002948:	46bd      	mov	sp, r7
 800294a:	b008      	add	sp, #32
 800294c:	bd80      	pop	{r7, pc}
 800294e:	46c0      	nop			; (mov r8, r8)
 8002950:	2000000c 	.word	0x2000000c
 8002954:	ffffdfff 	.word	0xffffdfff

08002958 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8002958:	b580      	push	{r7, lr}
 800295a:	b086      	sub	sp, #24
 800295c:	af02      	add	r7, sp, #8
 800295e:	60f8      	str	r0, [r7, #12]
 8002960:	60b9      	str	r1, [r7, #8]
 8002962:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	685a      	ldr	r2, [r3, #4]
 8002968:	2382      	movs	r3, #130	; 0x82
 800296a:	005b      	lsls	r3, r3, #1
 800296c:	429a      	cmp	r2, r3
 800296e:	d113      	bne.n	8002998 <SPI_EndRxTransaction+0x40>
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	689a      	ldr	r2, [r3, #8]
 8002974:	2380      	movs	r3, #128	; 0x80
 8002976:	021b      	lsls	r3, r3, #8
 8002978:	429a      	cmp	r2, r3
 800297a:	d005      	beq.n	8002988 <SPI_EndRxTransaction+0x30>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	689a      	ldr	r2, [r3, #8]
 8002980:	2380      	movs	r3, #128	; 0x80
 8002982:	00db      	lsls	r3, r3, #3
 8002984:	429a      	cmp	r2, r3
 8002986:	d107      	bne.n	8002998 <SPI_EndRxTransaction+0x40>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	681a      	ldr	r2, [r3, #0]
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	2140      	movs	r1, #64	; 0x40
 8002994:	438a      	bics	r2, r1
 8002996:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	685a      	ldr	r2, [r3, #4]
 800299c:	2382      	movs	r3, #130	; 0x82
 800299e:	005b      	lsls	r3, r3, #1
 80029a0:	429a      	cmp	r2, r3
 80029a2:	d12b      	bne.n	80029fc <SPI_EndRxTransaction+0xa4>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	689a      	ldr	r2, [r3, #8]
 80029a8:	2380      	movs	r3, #128	; 0x80
 80029aa:	00db      	lsls	r3, r3, #3
 80029ac:	429a      	cmp	r2, r3
 80029ae:	d012      	beq.n	80029d6 <SPI_EndRxTransaction+0x7e>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80029b0:	68ba      	ldr	r2, [r7, #8]
 80029b2:	68f8      	ldr	r0, [r7, #12]
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	9300      	str	r3, [sp, #0]
 80029b8:	0013      	movs	r3, r2
 80029ba:	2200      	movs	r2, #0
 80029bc:	2180      	movs	r1, #128	; 0x80
 80029be:	f7ff ff3d 	bl	800283c <SPI_WaitFlagStateUntilTimeout>
 80029c2:	1e03      	subs	r3, r0, #0
 80029c4:	d02d      	beq.n	8002a22 <SPI_EndRxTransaction+0xca>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80029ca:	2220      	movs	r2, #32
 80029cc:	431a      	orrs	r2, r3
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 80029d2:	2303      	movs	r3, #3
 80029d4:	e026      	b.n	8002a24 <SPI_EndRxTransaction+0xcc>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80029d6:	68ba      	ldr	r2, [r7, #8]
 80029d8:	68f8      	ldr	r0, [r7, #12]
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	9300      	str	r3, [sp, #0]
 80029de:	0013      	movs	r3, r2
 80029e0:	2200      	movs	r2, #0
 80029e2:	2101      	movs	r1, #1
 80029e4:	f7ff ff2a 	bl	800283c <SPI_WaitFlagStateUntilTimeout>
 80029e8:	1e03      	subs	r3, r0, #0
 80029ea:	d01a      	beq.n	8002a22 <SPI_EndRxTransaction+0xca>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80029f0:	2220      	movs	r2, #32
 80029f2:	431a      	orrs	r2, r3
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 80029f8:	2303      	movs	r3, #3
 80029fa:	e013      	b.n	8002a24 <SPI_EndRxTransaction+0xcc>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80029fc:	68ba      	ldr	r2, [r7, #8]
 80029fe:	68f8      	ldr	r0, [r7, #12]
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	9300      	str	r3, [sp, #0]
 8002a04:	0013      	movs	r3, r2
 8002a06:	2200      	movs	r2, #0
 8002a08:	2101      	movs	r1, #1
 8002a0a:	f7ff ff17 	bl	800283c <SPI_WaitFlagStateUntilTimeout>
 8002a0e:	1e03      	subs	r3, r0, #0
 8002a10:	d007      	beq.n	8002a22 <SPI_EndRxTransaction+0xca>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a16:	2220      	movs	r2, #32
 8002a18:	431a      	orrs	r2, r3
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8002a1e:	2303      	movs	r3, #3
 8002a20:	e000      	b.n	8002a24 <SPI_EndRxTransaction+0xcc>
    }
  }
  return HAL_OK;
 8002a22:	2300      	movs	r3, #0
}
 8002a24:	0018      	movs	r0, r3
 8002a26:	46bd      	mov	sp, r7
 8002a28:	b004      	add	sp, #16
 8002a2a:	bd80      	pop	{r7, pc}

08002a2c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002a2c:	b580      	push	{r7, lr}
 8002a2e:	b088      	sub	sp, #32
 8002a30:	af02      	add	r7, sp, #8
 8002a32:	60f8      	str	r0, [r7, #12]
 8002a34:	60b9      	str	r1, [r7, #8]
 8002a36:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8002a38:	4b1d      	ldr	r3, [pc, #116]	; (8002ab0 <SPI_EndRxTxTransaction+0x84>)
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	491d      	ldr	r1, [pc, #116]	; (8002ab4 <SPI_EndRxTxTransaction+0x88>)
 8002a3e:	0018      	movs	r0, r3
 8002a40:	f7fd fb62 	bl	8000108 <__udivsi3>
 8002a44:	0003      	movs	r3, r0
 8002a46:	001a      	movs	r2, r3
 8002a48:	0013      	movs	r3, r2
 8002a4a:	015b      	lsls	r3, r3, #5
 8002a4c:	1a9b      	subs	r3, r3, r2
 8002a4e:	009b      	lsls	r3, r3, #2
 8002a50:	189b      	adds	r3, r3, r2
 8002a52:	00db      	lsls	r3, r3, #3
 8002a54:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	685a      	ldr	r2, [r3, #4]
 8002a5a:	2382      	movs	r3, #130	; 0x82
 8002a5c:	005b      	lsls	r3, r3, #1
 8002a5e:	429a      	cmp	r2, r3
 8002a60:	d112      	bne.n	8002a88 <SPI_EndRxTxTransaction+0x5c>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002a62:	68ba      	ldr	r2, [r7, #8]
 8002a64:	68f8      	ldr	r0, [r7, #12]
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	9300      	str	r3, [sp, #0]
 8002a6a:	0013      	movs	r3, r2
 8002a6c:	2200      	movs	r2, #0
 8002a6e:	2180      	movs	r1, #128	; 0x80
 8002a70:	f7ff fee4 	bl	800283c <SPI_WaitFlagStateUntilTimeout>
 8002a74:	1e03      	subs	r3, r0, #0
 8002a76:	d016      	beq.n	8002aa6 <SPI_EndRxTxTransaction+0x7a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002a7c:	2220      	movs	r2, #32
 8002a7e:	431a      	orrs	r2, r3
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8002a84:	2303      	movs	r3, #3
 8002a86:	e00f      	b.n	8002aa8 <SPI_EndRxTxTransaction+0x7c>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8002a88:	697b      	ldr	r3, [r7, #20]
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d00a      	beq.n	8002aa4 <SPI_EndRxTxTransaction+0x78>
      {
        break;
      }
      count--;
 8002a8e:	697b      	ldr	r3, [r7, #20]
 8002a90:	3b01      	subs	r3, #1
 8002a92:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	689b      	ldr	r3, [r3, #8]
 8002a9a:	2280      	movs	r2, #128	; 0x80
 8002a9c:	4013      	ands	r3, r2
 8002a9e:	2b80      	cmp	r3, #128	; 0x80
 8002aa0:	d0f2      	beq.n	8002a88 <SPI_EndRxTxTransaction+0x5c>
 8002aa2:	e000      	b.n	8002aa6 <SPI_EndRxTxTransaction+0x7a>
        break;
 8002aa4:	46c0      	nop			; (mov r8, r8)
  }

  return HAL_OK;
 8002aa6:	2300      	movs	r3, #0
}
 8002aa8:	0018      	movs	r0, r3
 8002aaa:	46bd      	mov	sp, r7
 8002aac:	b006      	add	sp, #24
 8002aae:	bd80      	pop	{r7, pc}
 8002ab0:	2000000c 	.word	0x2000000c
 8002ab4:	016e3600 	.word	0x016e3600

08002ab8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002ab8:	b580      	push	{r7, lr}
 8002aba:	b082      	sub	sp, #8
 8002abc:	af00      	add	r7, sp, #0
 8002abe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	d101      	bne.n	8002aca <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002ac6:	2301      	movs	r3, #1
 8002ac8:	e044      	b.n	8002b54 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d107      	bne.n	8002ae2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	2278      	movs	r2, #120	; 0x78
 8002ad6:	2100      	movs	r1, #0
 8002ad8:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	0018      	movs	r0, r3
 8002ade:	f7fd ff07 	bl	80008f0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	2224      	movs	r2, #36	; 0x24
 8002ae6:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	681a      	ldr	r2, [r3, #0]
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	2101      	movs	r1, #1
 8002af4:	438a      	bics	r2, r1
 8002af6:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	0018      	movs	r0, r3
 8002afc:	f000 f8d0 	bl	8002ca0 <UART_SetConfig>
 8002b00:	0003      	movs	r3, r0
 8002b02:	2b01      	cmp	r3, #1
 8002b04:	d101      	bne.n	8002b0a <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8002b06:	2301      	movs	r3, #1
 8002b08:	e024      	b.n	8002b54 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d003      	beq.n	8002b1a <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	0018      	movs	r0, r3
 8002b16:	f000 fb47 	bl	80031a8 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	685a      	ldr	r2, [r3, #4]
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	490d      	ldr	r1, [pc, #52]	; (8002b5c <HAL_UART_Init+0xa4>)
 8002b26:	400a      	ands	r2, r1
 8002b28:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	689a      	ldr	r2, [r3, #8]
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	212a      	movs	r1, #42	; 0x2a
 8002b36:	438a      	bics	r2, r1
 8002b38:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	681a      	ldr	r2, [r3, #0]
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	2101      	movs	r1, #1
 8002b46:	430a      	orrs	r2, r1
 8002b48:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	0018      	movs	r0, r3
 8002b4e:	f000 fbdf 	bl	8003310 <UART_CheckIdleState>
 8002b52:	0003      	movs	r3, r0
}
 8002b54:	0018      	movs	r0, r3
 8002b56:	46bd      	mov	sp, r7
 8002b58:	b002      	add	sp, #8
 8002b5a:	bd80      	pop	{r7, pc}
 8002b5c:	ffffb7ff 	.word	0xffffb7ff

08002b60 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002b60:	b580      	push	{r7, lr}
 8002b62:	b08a      	sub	sp, #40	; 0x28
 8002b64:	af02      	add	r7, sp, #8
 8002b66:	60f8      	str	r0, [r7, #12]
 8002b68:	60b9      	str	r1, [r7, #8]
 8002b6a:	603b      	str	r3, [r7, #0]
 8002b6c:	1dbb      	adds	r3, r7, #6
 8002b6e:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002b74:	2b20      	cmp	r3, #32
 8002b76:	d000      	beq.n	8002b7a <HAL_UART_Transmit+0x1a>
 8002b78:	e08c      	b.n	8002c94 <HAL_UART_Transmit+0x134>
  {
    if ((pData == NULL) || (Size == 0U))
 8002b7a:	68bb      	ldr	r3, [r7, #8]
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d003      	beq.n	8002b88 <HAL_UART_Transmit+0x28>
 8002b80:	1dbb      	adds	r3, r7, #6
 8002b82:	881b      	ldrh	r3, [r3, #0]
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d101      	bne.n	8002b8c <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8002b88:	2301      	movs	r3, #1
 8002b8a:	e084      	b.n	8002c96 <HAL_UART_Transmit+0x136>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	689a      	ldr	r2, [r3, #8]
 8002b90:	2380      	movs	r3, #128	; 0x80
 8002b92:	015b      	lsls	r3, r3, #5
 8002b94:	429a      	cmp	r2, r3
 8002b96:	d109      	bne.n	8002bac <HAL_UART_Transmit+0x4c>
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	691b      	ldr	r3, [r3, #16]
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d105      	bne.n	8002bac <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8002ba0:	68bb      	ldr	r3, [r7, #8]
 8002ba2:	2201      	movs	r2, #1
 8002ba4:	4013      	ands	r3, r2
 8002ba6:	d001      	beq.n	8002bac <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8002ba8:	2301      	movs	r3, #1
 8002baa:	e074      	b.n	8002c96 <HAL_UART_Transmit+0x136>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	2284      	movs	r2, #132	; 0x84
 8002bb0:	2100      	movs	r1, #0
 8002bb2:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	2221      	movs	r2, #33	; 0x21
 8002bb8:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002bba:	f7fe f80b 	bl	8000bd4 <HAL_GetTick>
 8002bbe:	0003      	movs	r3, r0
 8002bc0:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	1dba      	adds	r2, r7, #6
 8002bc6:	2150      	movs	r1, #80	; 0x50
 8002bc8:	8812      	ldrh	r2, [r2, #0]
 8002bca:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	1dba      	adds	r2, r7, #6
 8002bd0:	2152      	movs	r1, #82	; 0x52
 8002bd2:	8812      	ldrh	r2, [r2, #0]
 8002bd4:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	689a      	ldr	r2, [r3, #8]
 8002bda:	2380      	movs	r3, #128	; 0x80
 8002bdc:	015b      	lsls	r3, r3, #5
 8002bde:	429a      	cmp	r2, r3
 8002be0:	d108      	bne.n	8002bf4 <HAL_UART_Transmit+0x94>
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	691b      	ldr	r3, [r3, #16]
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d104      	bne.n	8002bf4 <HAL_UART_Transmit+0x94>
    {
      pdata8bits  = NULL;
 8002bea:	2300      	movs	r3, #0
 8002bec:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002bee:	68bb      	ldr	r3, [r7, #8]
 8002bf0:	61bb      	str	r3, [r7, #24]
 8002bf2:	e003      	b.n	8002bfc <HAL_UART_Transmit+0x9c>
    }
    else
    {
      pdata8bits  = pData;
 8002bf4:	68bb      	ldr	r3, [r7, #8]
 8002bf6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002bf8:	2300      	movs	r3, #0
 8002bfa:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002bfc:	e02f      	b.n	8002c5e <HAL_UART_Transmit+0xfe>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002bfe:	697a      	ldr	r2, [r7, #20]
 8002c00:	68f8      	ldr	r0, [r7, #12]
 8002c02:	683b      	ldr	r3, [r7, #0]
 8002c04:	9300      	str	r3, [sp, #0]
 8002c06:	0013      	movs	r3, r2
 8002c08:	2200      	movs	r2, #0
 8002c0a:	2180      	movs	r1, #128	; 0x80
 8002c0c:	f000 fc28 	bl	8003460 <UART_WaitOnFlagUntilTimeout>
 8002c10:	1e03      	subs	r3, r0, #0
 8002c12:	d004      	beq.n	8002c1e <HAL_UART_Transmit+0xbe>
      {

        huart->gState = HAL_UART_STATE_READY;
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	2220      	movs	r2, #32
 8002c18:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 8002c1a:	2303      	movs	r3, #3
 8002c1c:	e03b      	b.n	8002c96 <HAL_UART_Transmit+0x136>
      }
      if (pdata8bits == NULL)
 8002c1e:	69fb      	ldr	r3, [r7, #28]
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d10b      	bne.n	8002c3c <HAL_UART_Transmit+0xdc>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002c24:	69bb      	ldr	r3, [r7, #24]
 8002c26:	881b      	ldrh	r3, [r3, #0]
 8002c28:	001a      	movs	r2, r3
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	05d2      	lsls	r2, r2, #23
 8002c30:	0dd2      	lsrs	r2, r2, #23
 8002c32:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8002c34:	69bb      	ldr	r3, [r7, #24]
 8002c36:	3302      	adds	r3, #2
 8002c38:	61bb      	str	r3, [r7, #24]
 8002c3a:	e007      	b.n	8002c4c <HAL_UART_Transmit+0xec>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8002c3c:	69fb      	ldr	r3, [r7, #28]
 8002c3e:	781a      	ldrb	r2, [r3, #0]
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8002c46:	69fb      	ldr	r3, [r7, #28]
 8002c48:	3301      	adds	r3, #1
 8002c4a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	2252      	movs	r2, #82	; 0x52
 8002c50:	5a9b      	ldrh	r3, [r3, r2]
 8002c52:	b29b      	uxth	r3, r3
 8002c54:	3b01      	subs	r3, #1
 8002c56:	b299      	uxth	r1, r3
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	2252      	movs	r2, #82	; 0x52
 8002c5c:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	2252      	movs	r2, #82	; 0x52
 8002c62:	5a9b      	ldrh	r3, [r3, r2]
 8002c64:	b29b      	uxth	r3, r3
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d1c9      	bne.n	8002bfe <HAL_UART_Transmit+0x9e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002c6a:	697a      	ldr	r2, [r7, #20]
 8002c6c:	68f8      	ldr	r0, [r7, #12]
 8002c6e:	683b      	ldr	r3, [r7, #0]
 8002c70:	9300      	str	r3, [sp, #0]
 8002c72:	0013      	movs	r3, r2
 8002c74:	2200      	movs	r2, #0
 8002c76:	2140      	movs	r1, #64	; 0x40
 8002c78:	f000 fbf2 	bl	8003460 <UART_WaitOnFlagUntilTimeout>
 8002c7c:	1e03      	subs	r3, r0, #0
 8002c7e:	d004      	beq.n	8002c8a <HAL_UART_Transmit+0x12a>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	2220      	movs	r2, #32
 8002c84:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 8002c86:	2303      	movs	r3, #3
 8002c88:	e005      	b.n	8002c96 <HAL_UART_Transmit+0x136>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	2220      	movs	r2, #32
 8002c8e:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8002c90:	2300      	movs	r3, #0
 8002c92:	e000      	b.n	8002c96 <HAL_UART_Transmit+0x136>
  }
  else
  {
    return HAL_BUSY;
 8002c94:	2302      	movs	r3, #2
  }
}
 8002c96:	0018      	movs	r0, r3
 8002c98:	46bd      	mov	sp, r7
 8002c9a:	b008      	add	sp, #32
 8002c9c:	bd80      	pop	{r7, pc}
	...

08002ca0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002ca0:	b5b0      	push	{r4, r5, r7, lr}
 8002ca2:	b08e      	sub	sp, #56	; 0x38
 8002ca4:	af00      	add	r7, sp, #0
 8002ca6:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002ca8:	231a      	movs	r3, #26
 8002caa:	2218      	movs	r2, #24
 8002cac:	189b      	adds	r3, r3, r2
 8002cae:	19db      	adds	r3, r3, r7
 8002cb0:	2200      	movs	r2, #0
 8002cb2:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002cb4:	69fb      	ldr	r3, [r7, #28]
 8002cb6:	689a      	ldr	r2, [r3, #8]
 8002cb8:	69fb      	ldr	r3, [r7, #28]
 8002cba:	691b      	ldr	r3, [r3, #16]
 8002cbc:	431a      	orrs	r2, r3
 8002cbe:	69fb      	ldr	r3, [r7, #28]
 8002cc0:	695b      	ldr	r3, [r3, #20]
 8002cc2:	431a      	orrs	r2, r3
 8002cc4:	69fb      	ldr	r3, [r7, #28]
 8002cc6:	69db      	ldr	r3, [r3, #28]
 8002cc8:	4313      	orrs	r3, r2
 8002cca:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002ccc:	69fb      	ldr	r3, [r7, #28]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	4ac6      	ldr	r2, [pc, #792]	; (8002fec <UART_SetConfig+0x34c>)
 8002cd4:	4013      	ands	r3, r2
 8002cd6:	0019      	movs	r1, r3
 8002cd8:	69fb      	ldr	r3, [r7, #28]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002cde:	430a      	orrs	r2, r1
 8002ce0:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002ce2:	69fb      	ldr	r3, [r7, #28]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	685b      	ldr	r3, [r3, #4]
 8002ce8:	4ac1      	ldr	r2, [pc, #772]	; (8002ff0 <UART_SetConfig+0x350>)
 8002cea:	4013      	ands	r3, r2
 8002cec:	0019      	movs	r1, r3
 8002cee:	69fb      	ldr	r3, [r7, #28]
 8002cf0:	68da      	ldr	r2, [r3, #12]
 8002cf2:	69fb      	ldr	r3, [r7, #28]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	430a      	orrs	r2, r1
 8002cf8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002cfa:	69fb      	ldr	r3, [r7, #28]
 8002cfc:	699b      	ldr	r3, [r3, #24]
 8002cfe:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002d00:	69fb      	ldr	r3, [r7, #28]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	4abb      	ldr	r2, [pc, #748]	; (8002ff4 <UART_SetConfig+0x354>)
 8002d06:	4293      	cmp	r3, r2
 8002d08:	d004      	beq.n	8002d14 <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8002d0a:	69fb      	ldr	r3, [r7, #28]
 8002d0c:	6a1b      	ldr	r3, [r3, #32]
 8002d0e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002d10:	4313      	orrs	r3, r2
 8002d12:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002d14:	69fb      	ldr	r3, [r7, #28]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	689b      	ldr	r3, [r3, #8]
 8002d1a:	4ab7      	ldr	r2, [pc, #732]	; (8002ff8 <UART_SetConfig+0x358>)
 8002d1c:	4013      	ands	r3, r2
 8002d1e:	0019      	movs	r1, r3
 8002d20:	69fb      	ldr	r3, [r7, #28]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002d26:	430a      	orrs	r2, r1
 8002d28:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002d2a:	69fb      	ldr	r3, [r7, #28]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	4ab3      	ldr	r2, [pc, #716]	; (8002ffc <UART_SetConfig+0x35c>)
 8002d30:	4293      	cmp	r3, r2
 8002d32:	d131      	bne.n	8002d98 <UART_SetConfig+0xf8>
 8002d34:	4bb2      	ldr	r3, [pc, #712]	; (8003000 <UART_SetConfig+0x360>)
 8002d36:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002d38:	2203      	movs	r2, #3
 8002d3a:	4013      	ands	r3, r2
 8002d3c:	2b03      	cmp	r3, #3
 8002d3e:	d01d      	beq.n	8002d7c <UART_SetConfig+0xdc>
 8002d40:	d823      	bhi.n	8002d8a <UART_SetConfig+0xea>
 8002d42:	2b02      	cmp	r3, #2
 8002d44:	d00c      	beq.n	8002d60 <UART_SetConfig+0xc0>
 8002d46:	d820      	bhi.n	8002d8a <UART_SetConfig+0xea>
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d002      	beq.n	8002d52 <UART_SetConfig+0xb2>
 8002d4c:	2b01      	cmp	r3, #1
 8002d4e:	d00e      	beq.n	8002d6e <UART_SetConfig+0xce>
 8002d50:	e01b      	b.n	8002d8a <UART_SetConfig+0xea>
 8002d52:	231b      	movs	r3, #27
 8002d54:	2218      	movs	r2, #24
 8002d56:	189b      	adds	r3, r3, r2
 8002d58:	19db      	adds	r3, r3, r7
 8002d5a:	2201      	movs	r2, #1
 8002d5c:	701a      	strb	r2, [r3, #0]
 8002d5e:	e09c      	b.n	8002e9a <UART_SetConfig+0x1fa>
 8002d60:	231b      	movs	r3, #27
 8002d62:	2218      	movs	r2, #24
 8002d64:	189b      	adds	r3, r3, r2
 8002d66:	19db      	adds	r3, r3, r7
 8002d68:	2202      	movs	r2, #2
 8002d6a:	701a      	strb	r2, [r3, #0]
 8002d6c:	e095      	b.n	8002e9a <UART_SetConfig+0x1fa>
 8002d6e:	231b      	movs	r3, #27
 8002d70:	2218      	movs	r2, #24
 8002d72:	189b      	adds	r3, r3, r2
 8002d74:	19db      	adds	r3, r3, r7
 8002d76:	2204      	movs	r2, #4
 8002d78:	701a      	strb	r2, [r3, #0]
 8002d7a:	e08e      	b.n	8002e9a <UART_SetConfig+0x1fa>
 8002d7c:	231b      	movs	r3, #27
 8002d7e:	2218      	movs	r2, #24
 8002d80:	189b      	adds	r3, r3, r2
 8002d82:	19db      	adds	r3, r3, r7
 8002d84:	2208      	movs	r2, #8
 8002d86:	701a      	strb	r2, [r3, #0]
 8002d88:	e087      	b.n	8002e9a <UART_SetConfig+0x1fa>
 8002d8a:	231b      	movs	r3, #27
 8002d8c:	2218      	movs	r2, #24
 8002d8e:	189b      	adds	r3, r3, r2
 8002d90:	19db      	adds	r3, r3, r7
 8002d92:	2210      	movs	r2, #16
 8002d94:	701a      	strb	r2, [r3, #0]
 8002d96:	e080      	b.n	8002e9a <UART_SetConfig+0x1fa>
 8002d98:	69fb      	ldr	r3, [r7, #28]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	4a99      	ldr	r2, [pc, #612]	; (8003004 <UART_SetConfig+0x364>)
 8002d9e:	4293      	cmp	r3, r2
 8002da0:	d131      	bne.n	8002e06 <UART_SetConfig+0x166>
 8002da2:	4b97      	ldr	r3, [pc, #604]	; (8003000 <UART_SetConfig+0x360>)
 8002da4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002da6:	220c      	movs	r2, #12
 8002da8:	4013      	ands	r3, r2
 8002daa:	2b0c      	cmp	r3, #12
 8002dac:	d01d      	beq.n	8002dea <UART_SetConfig+0x14a>
 8002dae:	d823      	bhi.n	8002df8 <UART_SetConfig+0x158>
 8002db0:	2b08      	cmp	r3, #8
 8002db2:	d00c      	beq.n	8002dce <UART_SetConfig+0x12e>
 8002db4:	d820      	bhi.n	8002df8 <UART_SetConfig+0x158>
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d002      	beq.n	8002dc0 <UART_SetConfig+0x120>
 8002dba:	2b04      	cmp	r3, #4
 8002dbc:	d00e      	beq.n	8002ddc <UART_SetConfig+0x13c>
 8002dbe:	e01b      	b.n	8002df8 <UART_SetConfig+0x158>
 8002dc0:	231b      	movs	r3, #27
 8002dc2:	2218      	movs	r2, #24
 8002dc4:	189b      	adds	r3, r3, r2
 8002dc6:	19db      	adds	r3, r3, r7
 8002dc8:	2200      	movs	r2, #0
 8002dca:	701a      	strb	r2, [r3, #0]
 8002dcc:	e065      	b.n	8002e9a <UART_SetConfig+0x1fa>
 8002dce:	231b      	movs	r3, #27
 8002dd0:	2218      	movs	r2, #24
 8002dd2:	189b      	adds	r3, r3, r2
 8002dd4:	19db      	adds	r3, r3, r7
 8002dd6:	2202      	movs	r2, #2
 8002dd8:	701a      	strb	r2, [r3, #0]
 8002dda:	e05e      	b.n	8002e9a <UART_SetConfig+0x1fa>
 8002ddc:	231b      	movs	r3, #27
 8002dde:	2218      	movs	r2, #24
 8002de0:	189b      	adds	r3, r3, r2
 8002de2:	19db      	adds	r3, r3, r7
 8002de4:	2204      	movs	r2, #4
 8002de6:	701a      	strb	r2, [r3, #0]
 8002de8:	e057      	b.n	8002e9a <UART_SetConfig+0x1fa>
 8002dea:	231b      	movs	r3, #27
 8002dec:	2218      	movs	r2, #24
 8002dee:	189b      	adds	r3, r3, r2
 8002df0:	19db      	adds	r3, r3, r7
 8002df2:	2208      	movs	r2, #8
 8002df4:	701a      	strb	r2, [r3, #0]
 8002df6:	e050      	b.n	8002e9a <UART_SetConfig+0x1fa>
 8002df8:	231b      	movs	r3, #27
 8002dfa:	2218      	movs	r2, #24
 8002dfc:	189b      	adds	r3, r3, r2
 8002dfe:	19db      	adds	r3, r3, r7
 8002e00:	2210      	movs	r2, #16
 8002e02:	701a      	strb	r2, [r3, #0]
 8002e04:	e049      	b.n	8002e9a <UART_SetConfig+0x1fa>
 8002e06:	69fb      	ldr	r3, [r7, #28]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	4a7a      	ldr	r2, [pc, #488]	; (8002ff4 <UART_SetConfig+0x354>)
 8002e0c:	4293      	cmp	r3, r2
 8002e0e:	d13e      	bne.n	8002e8e <UART_SetConfig+0x1ee>
 8002e10:	4b7b      	ldr	r3, [pc, #492]	; (8003000 <UART_SetConfig+0x360>)
 8002e12:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002e14:	23c0      	movs	r3, #192	; 0xc0
 8002e16:	011b      	lsls	r3, r3, #4
 8002e18:	4013      	ands	r3, r2
 8002e1a:	22c0      	movs	r2, #192	; 0xc0
 8002e1c:	0112      	lsls	r2, r2, #4
 8002e1e:	4293      	cmp	r3, r2
 8002e20:	d027      	beq.n	8002e72 <UART_SetConfig+0x1d2>
 8002e22:	22c0      	movs	r2, #192	; 0xc0
 8002e24:	0112      	lsls	r2, r2, #4
 8002e26:	4293      	cmp	r3, r2
 8002e28:	d82a      	bhi.n	8002e80 <UART_SetConfig+0x1e0>
 8002e2a:	2280      	movs	r2, #128	; 0x80
 8002e2c:	0112      	lsls	r2, r2, #4
 8002e2e:	4293      	cmp	r3, r2
 8002e30:	d011      	beq.n	8002e56 <UART_SetConfig+0x1b6>
 8002e32:	2280      	movs	r2, #128	; 0x80
 8002e34:	0112      	lsls	r2, r2, #4
 8002e36:	4293      	cmp	r3, r2
 8002e38:	d822      	bhi.n	8002e80 <UART_SetConfig+0x1e0>
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d004      	beq.n	8002e48 <UART_SetConfig+0x1a8>
 8002e3e:	2280      	movs	r2, #128	; 0x80
 8002e40:	00d2      	lsls	r2, r2, #3
 8002e42:	4293      	cmp	r3, r2
 8002e44:	d00e      	beq.n	8002e64 <UART_SetConfig+0x1c4>
 8002e46:	e01b      	b.n	8002e80 <UART_SetConfig+0x1e0>
 8002e48:	231b      	movs	r3, #27
 8002e4a:	2218      	movs	r2, #24
 8002e4c:	189b      	adds	r3, r3, r2
 8002e4e:	19db      	adds	r3, r3, r7
 8002e50:	2200      	movs	r2, #0
 8002e52:	701a      	strb	r2, [r3, #0]
 8002e54:	e021      	b.n	8002e9a <UART_SetConfig+0x1fa>
 8002e56:	231b      	movs	r3, #27
 8002e58:	2218      	movs	r2, #24
 8002e5a:	189b      	adds	r3, r3, r2
 8002e5c:	19db      	adds	r3, r3, r7
 8002e5e:	2202      	movs	r2, #2
 8002e60:	701a      	strb	r2, [r3, #0]
 8002e62:	e01a      	b.n	8002e9a <UART_SetConfig+0x1fa>
 8002e64:	231b      	movs	r3, #27
 8002e66:	2218      	movs	r2, #24
 8002e68:	189b      	adds	r3, r3, r2
 8002e6a:	19db      	adds	r3, r3, r7
 8002e6c:	2204      	movs	r2, #4
 8002e6e:	701a      	strb	r2, [r3, #0]
 8002e70:	e013      	b.n	8002e9a <UART_SetConfig+0x1fa>
 8002e72:	231b      	movs	r3, #27
 8002e74:	2218      	movs	r2, #24
 8002e76:	189b      	adds	r3, r3, r2
 8002e78:	19db      	adds	r3, r3, r7
 8002e7a:	2208      	movs	r2, #8
 8002e7c:	701a      	strb	r2, [r3, #0]
 8002e7e:	e00c      	b.n	8002e9a <UART_SetConfig+0x1fa>
 8002e80:	231b      	movs	r3, #27
 8002e82:	2218      	movs	r2, #24
 8002e84:	189b      	adds	r3, r3, r2
 8002e86:	19db      	adds	r3, r3, r7
 8002e88:	2210      	movs	r2, #16
 8002e8a:	701a      	strb	r2, [r3, #0]
 8002e8c:	e005      	b.n	8002e9a <UART_SetConfig+0x1fa>
 8002e8e:	231b      	movs	r3, #27
 8002e90:	2218      	movs	r2, #24
 8002e92:	189b      	adds	r3, r3, r2
 8002e94:	19db      	adds	r3, r3, r7
 8002e96:	2210      	movs	r2, #16
 8002e98:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8002e9a:	69fb      	ldr	r3, [r7, #28]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	4a55      	ldr	r2, [pc, #340]	; (8002ff4 <UART_SetConfig+0x354>)
 8002ea0:	4293      	cmp	r3, r2
 8002ea2:	d000      	beq.n	8002ea6 <UART_SetConfig+0x206>
 8002ea4:	e084      	b.n	8002fb0 <UART_SetConfig+0x310>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8002ea6:	231b      	movs	r3, #27
 8002ea8:	2218      	movs	r2, #24
 8002eaa:	189b      	adds	r3, r3, r2
 8002eac:	19db      	adds	r3, r3, r7
 8002eae:	781b      	ldrb	r3, [r3, #0]
 8002eb0:	2b08      	cmp	r3, #8
 8002eb2:	d01d      	beq.n	8002ef0 <UART_SetConfig+0x250>
 8002eb4:	dc20      	bgt.n	8002ef8 <UART_SetConfig+0x258>
 8002eb6:	2b04      	cmp	r3, #4
 8002eb8:	d015      	beq.n	8002ee6 <UART_SetConfig+0x246>
 8002eba:	dc1d      	bgt.n	8002ef8 <UART_SetConfig+0x258>
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d002      	beq.n	8002ec6 <UART_SetConfig+0x226>
 8002ec0:	2b02      	cmp	r3, #2
 8002ec2:	d005      	beq.n	8002ed0 <UART_SetConfig+0x230>
 8002ec4:	e018      	b.n	8002ef8 <UART_SetConfig+0x258>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002ec6:	f7ff f859 	bl	8001f7c <HAL_RCC_GetPCLK1Freq>
 8002eca:	0003      	movs	r3, r0
 8002ecc:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002ece:	e01c      	b.n	8002f0a <UART_SetConfig+0x26a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002ed0:	4b4b      	ldr	r3, [pc, #300]	; (8003000 <UART_SetConfig+0x360>)
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	2210      	movs	r2, #16
 8002ed6:	4013      	ands	r3, r2
 8002ed8:	d002      	beq.n	8002ee0 <UART_SetConfig+0x240>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8002eda:	4b4b      	ldr	r3, [pc, #300]	; (8003008 <UART_SetConfig+0x368>)
 8002edc:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8002ede:	e014      	b.n	8002f0a <UART_SetConfig+0x26a>
          pclk = (uint32_t) HSI_VALUE;
 8002ee0:	4b4a      	ldr	r3, [pc, #296]	; (800300c <UART_SetConfig+0x36c>)
 8002ee2:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002ee4:	e011      	b.n	8002f0a <UART_SetConfig+0x26a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002ee6:	f7fe ff99 	bl	8001e1c <HAL_RCC_GetSysClockFreq>
 8002eea:	0003      	movs	r3, r0
 8002eec:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002eee:	e00c      	b.n	8002f0a <UART_SetConfig+0x26a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002ef0:	2380      	movs	r3, #128	; 0x80
 8002ef2:	021b      	lsls	r3, r3, #8
 8002ef4:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002ef6:	e008      	b.n	8002f0a <UART_SetConfig+0x26a>
      default:
        pclk = 0U;
 8002ef8:	2300      	movs	r3, #0
 8002efa:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8002efc:	231a      	movs	r3, #26
 8002efe:	2218      	movs	r2, #24
 8002f00:	189b      	adds	r3, r3, r2
 8002f02:	19db      	adds	r3, r3, r7
 8002f04:	2201      	movs	r2, #1
 8002f06:	701a      	strb	r2, [r3, #0]
        break;
 8002f08:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8002f0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d100      	bne.n	8002f12 <UART_SetConfig+0x272>
 8002f10:	e132      	b.n	8003178 <UART_SetConfig+0x4d8>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8002f12:	69fb      	ldr	r3, [r7, #28]
 8002f14:	685a      	ldr	r2, [r3, #4]
 8002f16:	0013      	movs	r3, r2
 8002f18:	005b      	lsls	r3, r3, #1
 8002f1a:	189b      	adds	r3, r3, r2
 8002f1c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002f1e:	429a      	cmp	r2, r3
 8002f20:	d305      	bcc.n	8002f2e <UART_SetConfig+0x28e>
          (pclk > (4096U * huart->Init.BaudRate)))
 8002f22:	69fb      	ldr	r3, [r7, #28]
 8002f24:	685b      	ldr	r3, [r3, #4]
 8002f26:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8002f28:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002f2a:	429a      	cmp	r2, r3
 8002f2c:	d906      	bls.n	8002f3c <UART_SetConfig+0x29c>
      {
        ret = HAL_ERROR;
 8002f2e:	231a      	movs	r3, #26
 8002f30:	2218      	movs	r2, #24
 8002f32:	189b      	adds	r3, r3, r2
 8002f34:	19db      	adds	r3, r3, r7
 8002f36:	2201      	movs	r2, #1
 8002f38:	701a      	strb	r2, [r3, #0]
 8002f3a:	e11d      	b.n	8003178 <UART_SetConfig+0x4d8>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8002f3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f3e:	613b      	str	r3, [r7, #16]
 8002f40:	2300      	movs	r3, #0
 8002f42:	617b      	str	r3, [r7, #20]
 8002f44:	6939      	ldr	r1, [r7, #16]
 8002f46:	697a      	ldr	r2, [r7, #20]
 8002f48:	000b      	movs	r3, r1
 8002f4a:	0e1b      	lsrs	r3, r3, #24
 8002f4c:	0010      	movs	r0, r2
 8002f4e:	0205      	lsls	r5, r0, #8
 8002f50:	431d      	orrs	r5, r3
 8002f52:	000b      	movs	r3, r1
 8002f54:	021c      	lsls	r4, r3, #8
 8002f56:	69fb      	ldr	r3, [r7, #28]
 8002f58:	685b      	ldr	r3, [r3, #4]
 8002f5a:	085b      	lsrs	r3, r3, #1
 8002f5c:	60bb      	str	r3, [r7, #8]
 8002f5e:	2300      	movs	r3, #0
 8002f60:	60fb      	str	r3, [r7, #12]
 8002f62:	68b8      	ldr	r0, [r7, #8]
 8002f64:	68f9      	ldr	r1, [r7, #12]
 8002f66:	1900      	adds	r0, r0, r4
 8002f68:	4169      	adcs	r1, r5
 8002f6a:	69fb      	ldr	r3, [r7, #28]
 8002f6c:	685b      	ldr	r3, [r3, #4]
 8002f6e:	603b      	str	r3, [r7, #0]
 8002f70:	2300      	movs	r3, #0
 8002f72:	607b      	str	r3, [r7, #4]
 8002f74:	683a      	ldr	r2, [r7, #0]
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	f7fd f952 	bl	8000220 <__aeabi_uldivmod>
 8002f7c:	0002      	movs	r2, r0
 8002f7e:	000b      	movs	r3, r1
 8002f80:	0013      	movs	r3, r2
 8002f82:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8002f84:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002f86:	23c0      	movs	r3, #192	; 0xc0
 8002f88:	009b      	lsls	r3, r3, #2
 8002f8a:	429a      	cmp	r2, r3
 8002f8c:	d309      	bcc.n	8002fa2 <UART_SetConfig+0x302>
 8002f8e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002f90:	2380      	movs	r3, #128	; 0x80
 8002f92:	035b      	lsls	r3, r3, #13
 8002f94:	429a      	cmp	r2, r3
 8002f96:	d204      	bcs.n	8002fa2 <UART_SetConfig+0x302>
        {
          huart->Instance->BRR = usartdiv;
 8002f98:	69fb      	ldr	r3, [r7, #28]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002f9e:	60da      	str	r2, [r3, #12]
 8002fa0:	e0ea      	b.n	8003178 <UART_SetConfig+0x4d8>
        }
        else
        {
          ret = HAL_ERROR;
 8002fa2:	231a      	movs	r3, #26
 8002fa4:	2218      	movs	r2, #24
 8002fa6:	189b      	adds	r3, r3, r2
 8002fa8:	19db      	adds	r3, r3, r7
 8002faa:	2201      	movs	r2, #1
 8002fac:	701a      	strb	r2, [r3, #0]
 8002fae:	e0e3      	b.n	8003178 <UART_SetConfig+0x4d8>
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002fb0:	69fb      	ldr	r3, [r7, #28]
 8002fb2:	69da      	ldr	r2, [r3, #28]
 8002fb4:	2380      	movs	r3, #128	; 0x80
 8002fb6:	021b      	lsls	r3, r3, #8
 8002fb8:	429a      	cmp	r2, r3
 8002fba:	d000      	beq.n	8002fbe <UART_SetConfig+0x31e>
 8002fbc:	e085      	b.n	80030ca <UART_SetConfig+0x42a>
  {
    switch (clocksource)
 8002fbe:	231b      	movs	r3, #27
 8002fc0:	2218      	movs	r2, #24
 8002fc2:	189b      	adds	r3, r3, r2
 8002fc4:	19db      	adds	r3, r3, r7
 8002fc6:	781b      	ldrb	r3, [r3, #0]
 8002fc8:	2b08      	cmp	r3, #8
 8002fca:	d837      	bhi.n	800303c <UART_SetConfig+0x39c>
 8002fcc:	009a      	lsls	r2, r3, #2
 8002fce:	4b10      	ldr	r3, [pc, #64]	; (8003010 <UART_SetConfig+0x370>)
 8002fd0:	18d3      	adds	r3, r2, r3
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002fd6:	f7fe ffd1 	bl	8001f7c <HAL_RCC_GetPCLK1Freq>
 8002fda:	0003      	movs	r3, r0
 8002fdc:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002fde:	e036      	b.n	800304e <UART_SetConfig+0x3ae>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002fe0:	f7fe ffe2 	bl	8001fa8 <HAL_RCC_GetPCLK2Freq>
 8002fe4:	0003      	movs	r3, r0
 8002fe6:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8002fe8:	e031      	b.n	800304e <UART_SetConfig+0x3ae>
 8002fea:	46c0      	nop			; (mov r8, r8)
 8002fec:	efff69f3 	.word	0xefff69f3
 8002ff0:	ffffcfff 	.word	0xffffcfff
 8002ff4:	40004800 	.word	0x40004800
 8002ff8:	fffff4ff 	.word	0xfffff4ff
 8002ffc:	40013800 	.word	0x40013800
 8003000:	40021000 	.word	0x40021000
 8003004:	40004400 	.word	0x40004400
 8003008:	003d0900 	.word	0x003d0900
 800300c:	00f42400 	.word	0x00f42400
 8003010:	08003690 	.word	0x08003690
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003014:	4b60      	ldr	r3, [pc, #384]	; (8003198 <UART_SetConfig+0x4f8>)
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	2210      	movs	r2, #16
 800301a:	4013      	ands	r3, r2
 800301c:	d002      	beq.n	8003024 <UART_SetConfig+0x384>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 800301e:	4b5f      	ldr	r3, [pc, #380]	; (800319c <UART_SetConfig+0x4fc>)
 8003020:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8003022:	e014      	b.n	800304e <UART_SetConfig+0x3ae>
          pclk = (uint32_t) HSI_VALUE;
 8003024:	4b5e      	ldr	r3, [pc, #376]	; (80031a0 <UART_SetConfig+0x500>)
 8003026:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003028:	e011      	b.n	800304e <UART_SetConfig+0x3ae>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800302a:	f7fe fef7 	bl	8001e1c <HAL_RCC_GetSysClockFreq>
 800302e:	0003      	movs	r3, r0
 8003030:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003032:	e00c      	b.n	800304e <UART_SetConfig+0x3ae>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003034:	2380      	movs	r3, #128	; 0x80
 8003036:	021b      	lsls	r3, r3, #8
 8003038:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800303a:	e008      	b.n	800304e <UART_SetConfig+0x3ae>
      default:
        pclk = 0U;
 800303c:	2300      	movs	r3, #0
 800303e:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8003040:	231a      	movs	r3, #26
 8003042:	2218      	movs	r2, #24
 8003044:	189b      	adds	r3, r3, r2
 8003046:	19db      	adds	r3, r3, r7
 8003048:	2201      	movs	r2, #1
 800304a:	701a      	strb	r2, [r3, #0]
        break;
 800304c:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800304e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003050:	2b00      	cmp	r3, #0
 8003052:	d100      	bne.n	8003056 <UART_SetConfig+0x3b6>
 8003054:	e090      	b.n	8003178 <UART_SetConfig+0x4d8>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8003056:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003058:	005a      	lsls	r2, r3, #1
 800305a:	69fb      	ldr	r3, [r7, #28]
 800305c:	685b      	ldr	r3, [r3, #4]
 800305e:	085b      	lsrs	r3, r3, #1
 8003060:	18d2      	adds	r2, r2, r3
 8003062:	69fb      	ldr	r3, [r7, #28]
 8003064:	685b      	ldr	r3, [r3, #4]
 8003066:	0019      	movs	r1, r3
 8003068:	0010      	movs	r0, r2
 800306a:	f7fd f84d 	bl	8000108 <__udivsi3>
 800306e:	0003      	movs	r3, r0
 8003070:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003072:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003074:	2b0f      	cmp	r3, #15
 8003076:	d921      	bls.n	80030bc <UART_SetConfig+0x41c>
 8003078:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800307a:	2380      	movs	r3, #128	; 0x80
 800307c:	025b      	lsls	r3, r3, #9
 800307e:	429a      	cmp	r2, r3
 8003080:	d21c      	bcs.n	80030bc <UART_SetConfig+0x41c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003082:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003084:	b29a      	uxth	r2, r3
 8003086:	200e      	movs	r0, #14
 8003088:	2418      	movs	r4, #24
 800308a:	1903      	adds	r3, r0, r4
 800308c:	19db      	adds	r3, r3, r7
 800308e:	210f      	movs	r1, #15
 8003090:	438a      	bics	r2, r1
 8003092:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003094:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003096:	085b      	lsrs	r3, r3, #1
 8003098:	b29b      	uxth	r3, r3
 800309a:	2207      	movs	r2, #7
 800309c:	4013      	ands	r3, r2
 800309e:	b299      	uxth	r1, r3
 80030a0:	1903      	adds	r3, r0, r4
 80030a2:	19db      	adds	r3, r3, r7
 80030a4:	1902      	adds	r2, r0, r4
 80030a6:	19d2      	adds	r2, r2, r7
 80030a8:	8812      	ldrh	r2, [r2, #0]
 80030aa:	430a      	orrs	r2, r1
 80030ac:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80030ae:	69fb      	ldr	r3, [r7, #28]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	1902      	adds	r2, r0, r4
 80030b4:	19d2      	adds	r2, r2, r7
 80030b6:	8812      	ldrh	r2, [r2, #0]
 80030b8:	60da      	str	r2, [r3, #12]
 80030ba:	e05d      	b.n	8003178 <UART_SetConfig+0x4d8>
      }
      else
      {
        ret = HAL_ERROR;
 80030bc:	231a      	movs	r3, #26
 80030be:	2218      	movs	r2, #24
 80030c0:	189b      	adds	r3, r3, r2
 80030c2:	19db      	adds	r3, r3, r7
 80030c4:	2201      	movs	r2, #1
 80030c6:	701a      	strb	r2, [r3, #0]
 80030c8:	e056      	b.n	8003178 <UART_SetConfig+0x4d8>
      }
    }
  }
  else
  {
    switch (clocksource)
 80030ca:	231b      	movs	r3, #27
 80030cc:	2218      	movs	r2, #24
 80030ce:	189b      	adds	r3, r3, r2
 80030d0:	19db      	adds	r3, r3, r7
 80030d2:	781b      	ldrb	r3, [r3, #0]
 80030d4:	2b08      	cmp	r3, #8
 80030d6:	d822      	bhi.n	800311e <UART_SetConfig+0x47e>
 80030d8:	009a      	lsls	r2, r3, #2
 80030da:	4b32      	ldr	r3, [pc, #200]	; (80031a4 <UART_SetConfig+0x504>)
 80030dc:	18d3      	adds	r3, r2, r3
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80030e2:	f7fe ff4b 	bl	8001f7c <HAL_RCC_GetPCLK1Freq>
 80030e6:	0003      	movs	r3, r0
 80030e8:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80030ea:	e021      	b.n	8003130 <UART_SetConfig+0x490>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80030ec:	f7fe ff5c 	bl	8001fa8 <HAL_RCC_GetPCLK2Freq>
 80030f0:	0003      	movs	r3, r0
 80030f2:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80030f4:	e01c      	b.n	8003130 <UART_SetConfig+0x490>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80030f6:	4b28      	ldr	r3, [pc, #160]	; (8003198 <UART_SetConfig+0x4f8>)
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	2210      	movs	r2, #16
 80030fc:	4013      	ands	r3, r2
 80030fe:	d002      	beq.n	8003106 <UART_SetConfig+0x466>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8003100:	4b26      	ldr	r3, [pc, #152]	; (800319c <UART_SetConfig+0x4fc>)
 8003102:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8003104:	e014      	b.n	8003130 <UART_SetConfig+0x490>
          pclk = (uint32_t) HSI_VALUE;
 8003106:	4b26      	ldr	r3, [pc, #152]	; (80031a0 <UART_SetConfig+0x500>)
 8003108:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800310a:	e011      	b.n	8003130 <UART_SetConfig+0x490>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800310c:	f7fe fe86 	bl	8001e1c <HAL_RCC_GetSysClockFreq>
 8003110:	0003      	movs	r3, r0
 8003112:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8003114:	e00c      	b.n	8003130 <UART_SetConfig+0x490>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003116:	2380      	movs	r3, #128	; 0x80
 8003118:	021b      	lsls	r3, r3, #8
 800311a:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800311c:	e008      	b.n	8003130 <UART_SetConfig+0x490>
      default:
        pclk = 0U;
 800311e:	2300      	movs	r3, #0
 8003120:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 8003122:	231a      	movs	r3, #26
 8003124:	2218      	movs	r2, #24
 8003126:	189b      	adds	r3, r3, r2
 8003128:	19db      	adds	r3, r3, r7
 800312a:	2201      	movs	r2, #1
 800312c:	701a      	strb	r2, [r3, #0]
        break;
 800312e:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8003130:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003132:	2b00      	cmp	r3, #0
 8003134:	d020      	beq.n	8003178 <UART_SetConfig+0x4d8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003136:	69fb      	ldr	r3, [r7, #28]
 8003138:	685b      	ldr	r3, [r3, #4]
 800313a:	085a      	lsrs	r2, r3, #1
 800313c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800313e:	18d2      	adds	r2, r2, r3
 8003140:	69fb      	ldr	r3, [r7, #28]
 8003142:	685b      	ldr	r3, [r3, #4]
 8003144:	0019      	movs	r1, r3
 8003146:	0010      	movs	r0, r2
 8003148:	f7fc ffde 	bl	8000108 <__udivsi3>
 800314c:	0003      	movs	r3, r0
 800314e:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003150:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003152:	2b0f      	cmp	r3, #15
 8003154:	d90a      	bls.n	800316c <UART_SetConfig+0x4cc>
 8003156:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003158:	2380      	movs	r3, #128	; 0x80
 800315a:	025b      	lsls	r3, r3, #9
 800315c:	429a      	cmp	r2, r3
 800315e:	d205      	bcs.n	800316c <UART_SetConfig+0x4cc>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003160:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003162:	b29a      	uxth	r2, r3
 8003164:	69fb      	ldr	r3, [r7, #28]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	60da      	str	r2, [r3, #12]
 800316a:	e005      	b.n	8003178 <UART_SetConfig+0x4d8>
      }
      else
      {
        ret = HAL_ERROR;
 800316c:	231a      	movs	r3, #26
 800316e:	2218      	movs	r2, #24
 8003170:	189b      	adds	r3, r3, r2
 8003172:	19db      	adds	r3, r3, r7
 8003174:	2201      	movs	r2, #1
 8003176:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003178:	69fb      	ldr	r3, [r7, #28]
 800317a:	2200      	movs	r2, #0
 800317c:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 800317e:	69fb      	ldr	r3, [r7, #28]
 8003180:	2200      	movs	r2, #0
 8003182:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8003184:	231a      	movs	r3, #26
 8003186:	2218      	movs	r2, #24
 8003188:	189b      	adds	r3, r3, r2
 800318a:	19db      	adds	r3, r3, r7
 800318c:	781b      	ldrb	r3, [r3, #0]
}
 800318e:	0018      	movs	r0, r3
 8003190:	46bd      	mov	sp, r7
 8003192:	b00e      	add	sp, #56	; 0x38
 8003194:	bdb0      	pop	{r4, r5, r7, pc}
 8003196:	46c0      	nop			; (mov r8, r8)
 8003198:	40021000 	.word	0x40021000
 800319c:	003d0900 	.word	0x003d0900
 80031a0:	00f42400 	.word	0x00f42400
 80031a4:	080036b4 	.word	0x080036b4

080031a8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80031a8:	b580      	push	{r7, lr}
 80031aa:	b082      	sub	sp, #8
 80031ac:	af00      	add	r7, sp, #0
 80031ae:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031b4:	2201      	movs	r2, #1
 80031b6:	4013      	ands	r3, r2
 80031b8:	d00b      	beq.n	80031d2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	685b      	ldr	r3, [r3, #4]
 80031c0:	4a4a      	ldr	r2, [pc, #296]	; (80032ec <UART_AdvFeatureConfig+0x144>)
 80031c2:	4013      	ands	r3, r2
 80031c4:	0019      	movs	r1, r3
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	430a      	orrs	r2, r1
 80031d0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031d6:	2202      	movs	r2, #2
 80031d8:	4013      	ands	r3, r2
 80031da:	d00b      	beq.n	80031f4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	685b      	ldr	r3, [r3, #4]
 80031e2:	4a43      	ldr	r2, [pc, #268]	; (80032f0 <UART_AdvFeatureConfig+0x148>)
 80031e4:	4013      	ands	r3, r2
 80031e6:	0019      	movs	r1, r3
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	430a      	orrs	r2, r1
 80031f2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031f8:	2204      	movs	r2, #4
 80031fa:	4013      	ands	r3, r2
 80031fc:	d00b      	beq.n	8003216 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	685b      	ldr	r3, [r3, #4]
 8003204:	4a3b      	ldr	r2, [pc, #236]	; (80032f4 <UART_AdvFeatureConfig+0x14c>)
 8003206:	4013      	ands	r3, r2
 8003208:	0019      	movs	r1, r3
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	430a      	orrs	r2, r1
 8003214:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800321a:	2208      	movs	r2, #8
 800321c:	4013      	ands	r3, r2
 800321e:	d00b      	beq.n	8003238 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	685b      	ldr	r3, [r3, #4]
 8003226:	4a34      	ldr	r2, [pc, #208]	; (80032f8 <UART_AdvFeatureConfig+0x150>)
 8003228:	4013      	ands	r3, r2
 800322a:	0019      	movs	r1, r3
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	430a      	orrs	r2, r1
 8003236:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800323c:	2210      	movs	r2, #16
 800323e:	4013      	ands	r3, r2
 8003240:	d00b      	beq.n	800325a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	689b      	ldr	r3, [r3, #8]
 8003248:	4a2c      	ldr	r2, [pc, #176]	; (80032fc <UART_AdvFeatureConfig+0x154>)
 800324a:	4013      	ands	r3, r2
 800324c:	0019      	movs	r1, r3
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	430a      	orrs	r2, r1
 8003258:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800325e:	2220      	movs	r2, #32
 8003260:	4013      	ands	r3, r2
 8003262:	d00b      	beq.n	800327c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	689b      	ldr	r3, [r3, #8]
 800326a:	4a25      	ldr	r2, [pc, #148]	; (8003300 <UART_AdvFeatureConfig+0x158>)
 800326c:	4013      	ands	r3, r2
 800326e:	0019      	movs	r1, r3
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	430a      	orrs	r2, r1
 800327a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003280:	2240      	movs	r2, #64	; 0x40
 8003282:	4013      	ands	r3, r2
 8003284:	d01d      	beq.n	80032c2 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	685b      	ldr	r3, [r3, #4]
 800328c:	4a1d      	ldr	r2, [pc, #116]	; (8003304 <UART_AdvFeatureConfig+0x15c>)
 800328e:	4013      	ands	r3, r2
 8003290:	0019      	movs	r1, r3
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	430a      	orrs	r2, r1
 800329c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80032a2:	2380      	movs	r3, #128	; 0x80
 80032a4:	035b      	lsls	r3, r3, #13
 80032a6:	429a      	cmp	r2, r3
 80032a8:	d10b      	bne.n	80032c2 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	685b      	ldr	r3, [r3, #4]
 80032b0:	4a15      	ldr	r2, [pc, #84]	; (8003308 <UART_AdvFeatureConfig+0x160>)
 80032b2:	4013      	ands	r3, r2
 80032b4:	0019      	movs	r1, r3
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	430a      	orrs	r2, r1
 80032c0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032c6:	2280      	movs	r2, #128	; 0x80
 80032c8:	4013      	ands	r3, r2
 80032ca:	d00b      	beq.n	80032e4 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	685b      	ldr	r3, [r3, #4]
 80032d2:	4a0e      	ldr	r2, [pc, #56]	; (800330c <UART_AdvFeatureConfig+0x164>)
 80032d4:	4013      	ands	r3, r2
 80032d6:	0019      	movs	r1, r3
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	430a      	orrs	r2, r1
 80032e2:	605a      	str	r2, [r3, #4]
  }
}
 80032e4:	46c0      	nop			; (mov r8, r8)
 80032e6:	46bd      	mov	sp, r7
 80032e8:	b002      	add	sp, #8
 80032ea:	bd80      	pop	{r7, pc}
 80032ec:	fffdffff 	.word	0xfffdffff
 80032f0:	fffeffff 	.word	0xfffeffff
 80032f4:	fffbffff 	.word	0xfffbffff
 80032f8:	ffff7fff 	.word	0xffff7fff
 80032fc:	ffffefff 	.word	0xffffefff
 8003300:	ffffdfff 	.word	0xffffdfff
 8003304:	ffefffff 	.word	0xffefffff
 8003308:	ff9fffff 	.word	0xff9fffff
 800330c:	fff7ffff 	.word	0xfff7ffff

08003310 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003310:	b580      	push	{r7, lr}
 8003312:	b092      	sub	sp, #72	; 0x48
 8003314:	af02      	add	r7, sp, #8
 8003316:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	2284      	movs	r2, #132	; 0x84
 800331c:	2100      	movs	r1, #0
 800331e:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003320:	f7fd fc58 	bl	8000bd4 <HAL_GetTick>
 8003324:	0003      	movs	r3, r0
 8003326:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	2208      	movs	r2, #8
 8003330:	4013      	ands	r3, r2
 8003332:	2b08      	cmp	r3, #8
 8003334:	d12c      	bne.n	8003390 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003336:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003338:	2280      	movs	r2, #128	; 0x80
 800333a:	0391      	lsls	r1, r2, #14
 800333c:	6878      	ldr	r0, [r7, #4]
 800333e:	4a46      	ldr	r2, [pc, #280]	; (8003458 <UART_CheckIdleState+0x148>)
 8003340:	9200      	str	r2, [sp, #0]
 8003342:	2200      	movs	r2, #0
 8003344:	f000 f88c 	bl	8003460 <UART_WaitOnFlagUntilTimeout>
 8003348:	1e03      	subs	r3, r0, #0
 800334a:	d021      	beq.n	8003390 <UART_CheckIdleState+0x80>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800334c:	f3ef 8310 	mrs	r3, PRIMASK
 8003350:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8003352:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8003354:	63bb      	str	r3, [r7, #56]	; 0x38
 8003356:	2301      	movs	r3, #1
 8003358:	62bb      	str	r3, [r7, #40]	; 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800335a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800335c:	f383 8810 	msr	PRIMASK, r3
}
 8003360:	46c0      	nop			; (mov r8, r8)
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	681a      	ldr	r2, [r3, #0]
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	2180      	movs	r1, #128	; 0x80
 800336e:	438a      	bics	r2, r1
 8003370:	601a      	str	r2, [r3, #0]
 8003372:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003374:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003376:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003378:	f383 8810 	msr	PRIMASK, r3
}
 800337c:	46c0      	nop			; (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	2220      	movs	r2, #32
 8003382:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	2278      	movs	r2, #120	; 0x78
 8003388:	2100      	movs	r1, #0
 800338a:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800338c:	2303      	movs	r3, #3
 800338e:	e05f      	b.n	8003450 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	2204      	movs	r2, #4
 8003398:	4013      	ands	r3, r2
 800339a:	2b04      	cmp	r3, #4
 800339c:	d146      	bne.n	800342c <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800339e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80033a0:	2280      	movs	r2, #128	; 0x80
 80033a2:	03d1      	lsls	r1, r2, #15
 80033a4:	6878      	ldr	r0, [r7, #4]
 80033a6:	4a2c      	ldr	r2, [pc, #176]	; (8003458 <UART_CheckIdleState+0x148>)
 80033a8:	9200      	str	r2, [sp, #0]
 80033aa:	2200      	movs	r2, #0
 80033ac:	f000 f858 	bl	8003460 <UART_WaitOnFlagUntilTimeout>
 80033b0:	1e03      	subs	r3, r0, #0
 80033b2:	d03b      	beq.n	800342c <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80033b4:	f3ef 8310 	mrs	r3, PRIMASK
 80033b8:	60fb      	str	r3, [r7, #12]
  return(result);
 80033ba:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80033bc:	637b      	str	r3, [r7, #52]	; 0x34
 80033be:	2301      	movs	r3, #1
 80033c0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80033c2:	693b      	ldr	r3, [r7, #16]
 80033c4:	f383 8810 	msr	PRIMASK, r3
}
 80033c8:	46c0      	nop			; (mov r8, r8)
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	681a      	ldr	r2, [r3, #0]
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	4921      	ldr	r1, [pc, #132]	; (800345c <UART_CheckIdleState+0x14c>)
 80033d6:	400a      	ands	r2, r1
 80033d8:	601a      	str	r2, [r3, #0]
 80033da:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80033dc:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80033de:	697b      	ldr	r3, [r7, #20]
 80033e0:	f383 8810 	msr	PRIMASK, r3
}
 80033e4:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80033e6:	f3ef 8310 	mrs	r3, PRIMASK
 80033ea:	61bb      	str	r3, [r7, #24]
  return(result);
 80033ec:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80033ee:	633b      	str	r3, [r7, #48]	; 0x30
 80033f0:	2301      	movs	r3, #1
 80033f2:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80033f4:	69fb      	ldr	r3, [r7, #28]
 80033f6:	f383 8810 	msr	PRIMASK, r3
}
 80033fa:	46c0      	nop			; (mov r8, r8)
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	689a      	ldr	r2, [r3, #8]
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	2101      	movs	r1, #1
 8003408:	438a      	bics	r2, r1
 800340a:	609a      	str	r2, [r3, #8]
 800340c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800340e:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003410:	6a3b      	ldr	r3, [r7, #32]
 8003412:	f383 8810 	msr	PRIMASK, r3
}
 8003416:	46c0      	nop			; (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	2280      	movs	r2, #128	; 0x80
 800341c:	2120      	movs	r1, #32
 800341e:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	2278      	movs	r2, #120	; 0x78
 8003424:	2100      	movs	r1, #0
 8003426:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003428:	2303      	movs	r3, #3
 800342a:	e011      	b.n	8003450 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	2220      	movs	r2, #32
 8003430:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	2280      	movs	r2, #128	; 0x80
 8003436:	2120      	movs	r1, #32
 8003438:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	2200      	movs	r2, #0
 800343e:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	2200      	movs	r2, #0
 8003444:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	2278      	movs	r2, #120	; 0x78
 800344a:	2100      	movs	r1, #0
 800344c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800344e:	2300      	movs	r3, #0
}
 8003450:	0018      	movs	r0, r3
 8003452:	46bd      	mov	sp, r7
 8003454:	b010      	add	sp, #64	; 0x40
 8003456:	bd80      	pop	{r7, pc}
 8003458:	01ffffff 	.word	0x01ffffff
 800345c:	fffffedf 	.word	0xfffffedf

08003460 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003460:	b580      	push	{r7, lr}
 8003462:	b084      	sub	sp, #16
 8003464:	af00      	add	r7, sp, #0
 8003466:	60f8      	str	r0, [r7, #12]
 8003468:	60b9      	str	r1, [r7, #8]
 800346a:	603b      	str	r3, [r7, #0]
 800346c:	1dfb      	adds	r3, r7, #7
 800346e:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003470:	e04b      	b.n	800350a <UART_WaitOnFlagUntilTimeout+0xaa>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003472:	69bb      	ldr	r3, [r7, #24]
 8003474:	3301      	adds	r3, #1
 8003476:	d048      	beq.n	800350a <UART_WaitOnFlagUntilTimeout+0xaa>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003478:	f7fd fbac 	bl	8000bd4 <HAL_GetTick>
 800347c:	0002      	movs	r2, r0
 800347e:	683b      	ldr	r3, [r7, #0]
 8003480:	1ad3      	subs	r3, r2, r3
 8003482:	69ba      	ldr	r2, [r7, #24]
 8003484:	429a      	cmp	r2, r3
 8003486:	d302      	bcc.n	800348e <UART_WaitOnFlagUntilTimeout+0x2e>
 8003488:	69bb      	ldr	r3, [r7, #24]
 800348a:	2b00      	cmp	r3, #0
 800348c:	d101      	bne.n	8003492 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 800348e:	2303      	movs	r3, #3
 8003490:	e04b      	b.n	800352a <UART_WaitOnFlagUntilTimeout+0xca>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	2204      	movs	r2, #4
 800349a:	4013      	ands	r3, r2
 800349c:	d035      	beq.n	800350a <UART_WaitOnFlagUntilTimeout+0xaa>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	69db      	ldr	r3, [r3, #28]
 80034a4:	2208      	movs	r2, #8
 80034a6:	4013      	ands	r3, r2
 80034a8:	2b08      	cmp	r3, #8
 80034aa:	d111      	bne.n	80034d0 <UART_WaitOnFlagUntilTimeout+0x70>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	2208      	movs	r2, #8
 80034b2:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	0018      	movs	r0, r3
 80034b8:	f000 f83c 	bl	8003534 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	2284      	movs	r2, #132	; 0x84
 80034c0:	2108      	movs	r1, #8
 80034c2:	5099      	str	r1, [r3, r2]

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	2278      	movs	r2, #120	; 0x78
 80034c8:	2100      	movs	r1, #0
 80034ca:	5499      	strb	r1, [r3, r2]

           return HAL_ERROR;
 80034cc:	2301      	movs	r3, #1
 80034ce:	e02c      	b.n	800352a <UART_WaitOnFlagUntilTimeout+0xca>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	69da      	ldr	r2, [r3, #28]
 80034d6:	2380      	movs	r3, #128	; 0x80
 80034d8:	011b      	lsls	r3, r3, #4
 80034da:	401a      	ands	r2, r3
 80034dc:	2380      	movs	r3, #128	; 0x80
 80034de:	011b      	lsls	r3, r3, #4
 80034e0:	429a      	cmp	r2, r3
 80034e2:	d112      	bne.n	800350a <UART_WaitOnFlagUntilTimeout+0xaa>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	2280      	movs	r2, #128	; 0x80
 80034ea:	0112      	lsls	r2, r2, #4
 80034ec:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	0018      	movs	r0, r3
 80034f2:	f000 f81f 	bl	8003534 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	2284      	movs	r2, #132	; 0x84
 80034fa:	2120      	movs	r1, #32
 80034fc:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	2278      	movs	r2, #120	; 0x78
 8003502:	2100      	movs	r1, #0
 8003504:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8003506:	2303      	movs	r3, #3
 8003508:	e00f      	b.n	800352a <UART_WaitOnFlagUntilTimeout+0xca>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	69db      	ldr	r3, [r3, #28]
 8003510:	68ba      	ldr	r2, [r7, #8]
 8003512:	4013      	ands	r3, r2
 8003514:	68ba      	ldr	r2, [r7, #8]
 8003516:	1ad3      	subs	r3, r2, r3
 8003518:	425a      	negs	r2, r3
 800351a:	4153      	adcs	r3, r2
 800351c:	b2db      	uxtb	r3, r3
 800351e:	001a      	movs	r2, r3
 8003520:	1dfb      	adds	r3, r7, #7
 8003522:	781b      	ldrb	r3, [r3, #0]
 8003524:	429a      	cmp	r2, r3
 8003526:	d0a4      	beq.n	8003472 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003528:	2300      	movs	r3, #0
}
 800352a:	0018      	movs	r0, r3
 800352c:	46bd      	mov	sp, r7
 800352e:	b004      	add	sp, #16
 8003530:	bd80      	pop	{r7, pc}
	...

08003534 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003534:	b580      	push	{r7, lr}
 8003536:	b08e      	sub	sp, #56	; 0x38
 8003538:	af00      	add	r7, sp, #0
 800353a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800353c:	f3ef 8310 	mrs	r3, PRIMASK
 8003540:	617b      	str	r3, [r7, #20]
  return(result);
 8003542:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003544:	637b      	str	r3, [r7, #52]	; 0x34
 8003546:	2301      	movs	r3, #1
 8003548:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800354a:	69bb      	ldr	r3, [r7, #24]
 800354c:	f383 8810 	msr	PRIMASK, r3
}
 8003550:	46c0      	nop			; (mov r8, r8)
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	681a      	ldr	r2, [r3, #0]
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	4926      	ldr	r1, [pc, #152]	; (80035f8 <UART_EndRxTransfer+0xc4>)
 800355e:	400a      	ands	r2, r1
 8003560:	601a      	str	r2, [r3, #0]
 8003562:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003564:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003566:	69fb      	ldr	r3, [r7, #28]
 8003568:	f383 8810 	msr	PRIMASK, r3
}
 800356c:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800356e:	f3ef 8310 	mrs	r3, PRIMASK
 8003572:	623b      	str	r3, [r7, #32]
  return(result);
 8003574:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003576:	633b      	str	r3, [r7, #48]	; 0x30
 8003578:	2301      	movs	r3, #1
 800357a:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800357c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800357e:	f383 8810 	msr	PRIMASK, r3
}
 8003582:	46c0      	nop			; (mov r8, r8)
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	689a      	ldr	r2, [r3, #8]
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	2101      	movs	r1, #1
 8003590:	438a      	bics	r2, r1
 8003592:	609a      	str	r2, [r3, #8]
 8003594:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003596:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003598:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800359a:	f383 8810 	msr	PRIMASK, r3
}
 800359e:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80035a4:	2b01      	cmp	r3, #1
 80035a6:	d118      	bne.n	80035da <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80035a8:	f3ef 8310 	mrs	r3, PRIMASK
 80035ac:	60bb      	str	r3, [r7, #8]
  return(result);
 80035ae:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80035b0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80035b2:	2301      	movs	r3, #1
 80035b4:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	f383 8810 	msr	PRIMASK, r3
}
 80035bc:	46c0      	nop			; (mov r8, r8)
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	681a      	ldr	r2, [r3, #0]
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	2110      	movs	r1, #16
 80035ca:	438a      	bics	r2, r1
 80035cc:	601a      	str	r2, [r3, #0]
 80035ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80035d0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80035d2:	693b      	ldr	r3, [r7, #16]
 80035d4:	f383 8810 	msr	PRIMASK, r3
}
 80035d8:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	2280      	movs	r2, #128	; 0x80
 80035de:	2120      	movs	r1, #32
 80035e0:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	2200      	movs	r2, #0
 80035e6:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	2200      	movs	r2, #0
 80035ec:	669a      	str	r2, [r3, #104]	; 0x68
}
 80035ee:	46c0      	nop			; (mov r8, r8)
 80035f0:	46bd      	mov	sp, r7
 80035f2:	b00e      	add	sp, #56	; 0x38
 80035f4:	bd80      	pop	{r7, pc}
 80035f6:	46c0      	nop			; (mov r8, r8)
 80035f8:	fffffedf 	.word	0xfffffedf

080035fc <memset>:
 80035fc:	0003      	movs	r3, r0
 80035fe:	1882      	adds	r2, r0, r2
 8003600:	4293      	cmp	r3, r2
 8003602:	d100      	bne.n	8003606 <memset+0xa>
 8003604:	4770      	bx	lr
 8003606:	7019      	strb	r1, [r3, #0]
 8003608:	3301      	adds	r3, #1
 800360a:	e7f9      	b.n	8003600 <memset+0x4>

0800360c <__libc_init_array>:
 800360c:	b570      	push	{r4, r5, r6, lr}
 800360e:	2600      	movs	r6, #0
 8003610:	4c0c      	ldr	r4, [pc, #48]	; (8003644 <__libc_init_array+0x38>)
 8003612:	4d0d      	ldr	r5, [pc, #52]	; (8003648 <__libc_init_array+0x3c>)
 8003614:	1b64      	subs	r4, r4, r5
 8003616:	10a4      	asrs	r4, r4, #2
 8003618:	42a6      	cmp	r6, r4
 800361a:	d109      	bne.n	8003630 <__libc_init_array+0x24>
 800361c:	2600      	movs	r6, #0
 800361e:	f000 f819 	bl	8003654 <_init>
 8003622:	4c0a      	ldr	r4, [pc, #40]	; (800364c <__libc_init_array+0x40>)
 8003624:	4d0a      	ldr	r5, [pc, #40]	; (8003650 <__libc_init_array+0x44>)
 8003626:	1b64      	subs	r4, r4, r5
 8003628:	10a4      	asrs	r4, r4, #2
 800362a:	42a6      	cmp	r6, r4
 800362c:	d105      	bne.n	800363a <__libc_init_array+0x2e>
 800362e:	bd70      	pop	{r4, r5, r6, pc}
 8003630:	00b3      	lsls	r3, r6, #2
 8003632:	58eb      	ldr	r3, [r5, r3]
 8003634:	4798      	blx	r3
 8003636:	3601      	adds	r6, #1
 8003638:	e7ee      	b.n	8003618 <__libc_init_array+0xc>
 800363a:	00b3      	lsls	r3, r6, #2
 800363c:	58eb      	ldr	r3, [r5, r3]
 800363e:	4798      	blx	r3
 8003640:	3601      	adds	r6, #1
 8003642:	e7f2      	b.n	800362a <__libc_init_array+0x1e>
 8003644:	080036e0 	.word	0x080036e0
 8003648:	080036e0 	.word	0x080036e0
 800364c:	080036e4 	.word	0x080036e4
 8003650:	080036e0 	.word	0x080036e0

08003654 <_init>:
 8003654:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003656:	46c0      	nop			; (mov r8, r8)
 8003658:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800365a:	bc08      	pop	{r3}
 800365c:	469e      	mov	lr, r3
 800365e:	4770      	bx	lr

08003660 <_fini>:
 8003660:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003662:	46c0      	nop			; (mov r8, r8)
 8003664:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003666:	bc08      	pop	{r3}
 8003668:	469e      	mov	lr, r3
 800366a:	4770      	bx	lr
