{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1606455127038 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1606455127038 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 27 13:32:06 2020 " "Processing started: Fri Nov 27 13:32:06 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1606455127038 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1606455127038 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off shumaguan -c shumaguan " "Command: quartus_map --read_settings_files=on --write_settings_files=off shumaguan -c shumaguan" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1606455127039 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1606455127309 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"8\";  expecting \"end\" shumaguan.v(27) " "Verilog HDL syntax error at shumaguan.v(27) near text \"8\";  expecting \"end\"" {  } { { "shumaguan.v" "" { Text "F:/verilog_code/shumaguan/shumaguan.v" 27 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1 1606455127352 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"8\";  expecting \"end\" shumaguan.v(29) " "Verilog HDL syntax error at shumaguan.v(29) near text \"8\";  expecting \"end\"" {  } { { "shumaguan.v" "" { Text "F:/verilog_code/shumaguan/shumaguan.v" 29 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1 1606455127352 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"8\";  expecting \"end\" shumaguan.v(31) " "Verilog HDL syntax error at shumaguan.v(31) near text \"8\";  expecting \"end\"" {  } { { "shumaguan.v" "" { Text "F:/verilog_code/shumaguan/shumaguan.v" 31 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1 1606455127352 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"default\";  expecting \"end\" shumaguan.v(33) " "Verilog HDL syntax error at shumaguan.v(33) near text \"default\";  expecting \"end\"" {  } { { "shumaguan.v" "" { Text "F:/verilog_code/shumaguan/shumaguan.v" 33 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1 1606455127353 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"endcase\";  expecting \"end\" shumaguan.v(35) " "Verilog HDL syntax error at shumaguan.v(35) near text \"endcase\";  expecting \"end\"" {  } { { "shumaguan.v" "" { Text "F:/verilog_code/shumaguan/shumaguan.v" 35 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1 1606455127353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shumaguan.v 0 0 " "Found 0 design units, including 0 entities, in source file shumaguan.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1606455127353 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 5 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4536 " "Peak virtual memory: 4536 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1606455127418 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Nov 27 13:32:07 2020 " "Processing ended: Fri Nov 27 13:32:07 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1606455127418 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1606455127418 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1606455127418 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1606455127418 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 0 s " "Quartus II Full Compilation was unsuccessful. 7 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1606455128088 ""}
