#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Aug  6 15:23:38 2019
# Process ID: 12280
# Current directory: D:/daima/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7536 D:\daima\project_1\project_1.xpr
# Log file: D:/daima/project_1/vivado.log
# Journal file: D:/daima/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/daima/project_1/project_1.xpr
open_bd_design {D:/daima/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
update_compile_order -fileset sources_1
set_property HDL_ATTRIBUTE.DEBUG true [get_bd_nets {clk_wiz_0_clk_out1 }]
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
open_run synth_1 -name synth_1
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*clk*" ]
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*clk_out1*" ]
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 8192 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
startgroup 
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0 ]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0 ]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0 ]
endgroup
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list design_1_i/clk_wiz_0/inst/clk_out1 ]]
set_property port_width 16 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {design_1_i/axi_isa_v1_0_0_isa_sa[0]} {design_1_i/axi_isa_v1_0_0_isa_sa[1]} {design_1_i/axi_isa_v1_0_0_isa_sa[2]} {design_1_i/axi_isa_v1_0_0_isa_sa[3]} {design_1_i/axi_isa_v1_0_0_isa_sa[4]} {design_1_i/axi_isa_v1_0_0_isa_sa[5]} {design_1_i/axi_isa_v1_0_0_isa_sa[6]} {design_1_i/axi_isa_v1_0_0_isa_sa[7]} {design_1_i/axi_isa_v1_0_0_isa_sa[8]} {design_1_i/axi_isa_v1_0_0_isa_sa[9]} {design_1_i/axi_isa_v1_0_0_isa_sa[10]} {design_1_i/axi_isa_v1_0_0_isa_sa[11]} {design_1_i/axi_isa_v1_0_0_isa_sa[12]} {design_1_i/axi_isa_v1_0_0_isa_sa[13]} {design_1_i/axi_isa_v1_0_0_isa_sa[14]} {design_1_i/axi_isa_v1_0_0_isa_sa[15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {isa_sd_IBUF[0]} {isa_sd_IBUF[1]} {isa_sd_IBUF[2]} {isa_sd_IBUF[3]} {isa_sd_IBUF[4]} {isa_sd_IBUF[5]} {isa_sd_IBUF[6]} {isa_sd_IBUF[7]} {isa_sd_IBUF[8]} {isa_sd_IBUF[9]} {isa_sd_IBUF[10]} {isa_sd_IBUF[11]} {isa_sd_IBUF[12]} {isa_sd_IBUF[13]} {isa_sd_IBUF[14]} {isa_sd_IBUF[15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {isa_sd_OBUF[0]} {isa_sd_OBUF[1]} {isa_sd_OBUF[2]} {isa_sd_OBUF[3]} {isa_sd_OBUF[4]} {isa_sd_OBUF[5]} {isa_sd_OBUF[6]} {isa_sd_OBUF[7]} {isa_sd_OBUF[8]} {isa_sd_OBUF[9]} {isa_sd_OBUF[10]} {isa_sd_OBUF[11]} {isa_sd_OBUF[12]} {isa_sd_OBUF[13]} {isa_sd_OBUF[14]} {isa_sd_OBUF[15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list design_1_i/axi_isa_v1_0_0_dir_isa_sd1 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list design_1_i/axi_isa_v1_0_0_isa_ior ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list design_1_i/axi_isa_v1_0_0_isa_iow ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list design_1_i/axi_isa_v1_0_0_oe_isa_sd1 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list design_1_i/iocs16_0_1 ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list design_1_i/irq5_0_1 ]]
set_property mark_debug true [get_nets [list design_1_i/clk_wiz_0/clk_out1]]
save_constraints
show_objects -name NET_ONLY [get_nets -hierarchical -top_net_of_hierarchical_group "*clk_out1*" ]
open_hw
connect_hw_server
open_hw_target
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z010_1] 0]
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property PROBES.FILE {D:/daima/project_1/project_1.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {D:/daima/project_1/project_1.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {D:/daima/project_1/project_1.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]]
set_property PROBES.FILE {D:/daima/project_1/project_1.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {D:/daima/project_1/project_1.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {D:/daima/project_1/project_1.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]]
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {design_1_i/axi_isa_v1_0_0_dir_isa_sd1} {design_1_i/axi_isa_v1_0_0_isa_ior} {design_1_i/axi_isa_v1_0_0_isa_iow} {design_1_i/axi_isa_v1_0_0_isa_sa} {design_1_i/axi_isa_v1_0_0_oe_isa_sd1} {design_1_i/iocs16_0_1} {design_1_i/irq5_0_1} {isa_sd_IBUF} {isa_sd_OBUF} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}] -trigger_now
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"u_ila_0"}]]
save_wave_config {D:/daima/project_1/project_1.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
