{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "application/javascript": [
       "\n",
       "try {\n",
       "require(['notebook/js/codecell'], function(codecell) {\n",
       "  codecell.CodeCell.options_default.highlight_modes[\n",
       "      'magic_text/x-csrc'] = {'reg':[/^%%microblaze/]};\n",
       "  Jupyter.notebook.events.one('kernel_ready.Kernel', function(){\n",
       "      Jupyter.notebook.get_cells().map(function(cell){\n",
       "          if (cell.cell_type == 'code'){ cell.auto_highlight(); } }) ;\n",
       "  });\n",
       "});\n",
       "} catch (e) {};\n"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "application/javascript": [
       "\n",
       "try {\n",
       "require(['notebook/js/codecell'], function(codecell) {\n",
       "  codecell.CodeCell.options_default.highlight_modes[\n",
       "      'magic_text/x-csrc'] = {'reg':[/^%%pybind11/]};\n",
       "  Jupyter.notebook.events.one('kernel_ready.Kernel', function(){\n",
       "      Jupyter.notebook.get_cells().map(function(cell){\n",
       "          if (cell.cell_type == 'code'){ cell.auto_highlight(); } }) ;\n",
       "  });\n",
       "});\n",
       "} catch (e) {};\n"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "from pynq import Overlay\n",
    "from pynq import MMIO"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [],
   "source": [
    "ol = Overlay(\"../fobos_ctrl.bit\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "application/json": {
       "axi_dma_0": {
        "addr_range": 65536,
        "device": "<pynq.pl_server.device.XlnkDevice object at 0xb3aa0870>",
        "driver": "<class 'pynq.lib.dma.DMA'>",
        "fullpath": "axi_dma_0",
        "gpio": {},
        "interrupts": {
         "mm2s_introut": {
          "controller": "axi_intc_0",
          "fullpath": "axi_dma_0/mm2s_introut",
          "index": 0
         },
         "s2mm_introut": {
          "controller": "axi_intc_0",
          "fullpath": "axi_dma_0/s2mm_introut",
          "index": 1
         }
        },
        "mem_id": "S_AXI_LITE",
        "parameters": {
         "C_BASEADDR": "0x40400000",
         "C_DLYTMR_RESOLUTION": "125",
         "C_ENABLE_MULTI_CHANNEL": "0",
         "C_FAMILY": "zynq",
         "C_HIGHADDR": "0x4040FFFF",
         "C_INCLUDE_MM2S": "1",
         "C_INCLUDE_MM2S_DRE": "0",
         "C_INCLUDE_MM2S_SF": "1",
         "C_INCLUDE_S2MM": "1",
         "C_INCLUDE_S2MM_DRE": "0",
         "C_INCLUDE_S2MM_SF": "1",
         "C_INCLUDE_SG": "0",
         "C_INCREASE_THROUGHPUT": "0",
         "C_MICRO_DMA": "0",
         "C_MM2S_BURST_SIZE": "16",
         "C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH": "32",
         "C_M_AXIS_MM2S_TDATA_WIDTH": "32",
         "C_M_AXI_MM2S_ADDR_WIDTH": "32",
         "C_M_AXI_MM2S_DATA_WIDTH": "32",
         "C_M_AXI_S2MM_ADDR_WIDTH": "32",
         "C_M_AXI_S2MM_DATA_WIDTH": "32",
         "C_M_AXI_SG_ADDR_WIDTH": "32",
         "C_M_AXI_SG_DATA_WIDTH": "32",
         "C_NUM_MM2S_CHANNELS": "1",
         "C_NUM_S2MM_CHANNELS": "1",
         "C_PRMRY_IS_ACLK_ASYNC": "0",
         "C_S2MM_BURST_SIZE": "16",
         "C_SG_INCLUDE_STSCNTRL_STRM": "0",
         "C_SG_LENGTH_WIDTH": "14",
         "C_SG_USE_STSAPP_LENGTH": "0",
         "C_S_AXIS_S2MM_STS_TDATA_WIDTH": "32",
         "C_S_AXIS_S2MM_TDATA_WIDTH": "32",
         "C_S_AXI_LITE_ADDR_WIDTH": "10",
         "C_S_AXI_LITE_DATA_WIDTH": "32",
         "Component_Name": "ctrl_top_axi_dma_0_0",
         "EDK_IPTYPE": "PERIPHERAL",
         "c_addr_width": "32",
         "c_dlytmr_resolution": "125",
         "c_enable_multi_channel": "0",
         "c_include_mm2s": "1",
         "c_include_mm2s_dre": "0",
         "c_include_mm2s_sf": "1",
         "c_include_s2mm": "1",
         "c_include_s2mm_dre": "0",
         "c_include_s2mm_sf": "1",
         "c_include_sg": "0",
         "c_increase_throughput": "0",
         "c_m_axi_mm2s_data_width": "32",
         "c_m_axi_s2mm_data_width": "32",
         "c_m_axis_mm2s_tdata_width": "32",
         "c_micro_dma": "0",
         "c_mm2s_burst_size": "16",
         "c_num_mm2s_channels": "1",
         "c_num_s2mm_channels": "1",
         "c_prmry_is_aclk_async": "0",
         "c_s2mm_burst_size": "16",
         "c_s_axis_s2mm_tdata_width": "32",
         "c_sg_include_stscntrl_strm": "0",
         "c_sg_length_width": "14",
         "c_sg_use_stsapp_length": "0",
         "c_single_interface": "0"
        },
        "phys_addr": 1077936128,
        "registers": {
         "MM2S_CURDESC": {
          "access": "read-write",
          "address_offset": 8,
          "description": "MM2S DMA Current Descriptor Pointer Register",
          "fields": {
           "Current_Descriptor_Pointer": {
            "access": "read-write",
            "bit_offset": 6,
            "bit_width": 26,
            "description": "MM2S DMA Current Descriptor Pointer Register"
           }
          },
          "size": 32
         },
         "MM2S_CURDESC_MSB": {
          "access": "read-write",
          "address_offset": 12,
          "description": "MM2S DMA Current Descriptor Pointer Register",
          "fields": {
           "Current_Descriptor_Pointer": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "MM2S DMA Current Descriptor Pointer Register"
           }
          },
          "size": 32
         },
         "MM2S_DMACR": {
          "access": "read-write",
          "address_offset": 0,
          "description": "MM2S DMA Control Register",
          "fields": {
           "Cyclic_BD_Enable": {
            "access": "read-write",
            "bit_offset": 4,
            "bit_width": 1,
            "description": "MM2S DMA Control Register"
           },
           "Dly_IrqEn": {
            "access": "read-write",
            "bit_offset": 13,
            "bit_width": 1,
            "description": "MM2S DMA Control Register"
           },
           "Err_IrqEn": {
            "access": "read-write",
            "bit_offset": 14,
            "bit_width": 1,
            "description": "MM2S DMA Control Register"
           },
           "IOC_IrqEn": {
            "access": "read-write",
            "bit_offset": 12,
            "bit_width": 1,
            "description": "MM2S DMA Control Register"
           },
           "IRQDelay": {
            "access": "read-write",
            "bit_offset": 24,
            "bit_width": 8,
            "description": "MM2S DMA Control Register"
           },
           "IRQThreshold": {
            "access": "read-write",
            "bit_offset": 16,
            "bit_width": 8,
            "description": "MM2S DMA Control Register"
           },
           "Keyhole": {
            "access": "read-write",
            "bit_offset": 3,
            "bit_width": 1,
            "description": "MM2S DMA Control Register"
           },
           "RS": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "MM2S DMA Control Register"
           },
           "Reset": {
            "access": "read-write",
            "bit_offset": 2,
            "bit_width": 1,
            "description": "MM2S DMA Control Register"
           }
          },
          "size": 32
         },
         "MM2S_DMASR": {
          "access": "read-write",
          "address_offset": 4,
          "description": "MM2S DMA Status Register",
          "fields": {
           "DMADecErr": {
            "access": "read-only",
            "bit_offset": 6,
            "bit_width": 1,
            "description": "MM2S DMA Status Register"
           },
           "DMAIntErr": {
            "access": "read-only",
            "bit_offset": 4,
            "bit_width": 1,
            "description": "MM2S DMA Status Register"
           },
           "DMASlvErr": {
            "access": "read-only",
            "bit_offset": 5,
            "bit_width": 1,
            "description": "MM2S DMA Status Register"
           },
           "Dly_Irq": {
            "access": "read-write",
            "bit_offset": 13,
            "bit_width": 1,
            "description": "MM2S DMA Status Register"
           },
           "Err_Irq": {
            "access": "read-write",
            "bit_offset": 14,
            "bit_width": 1,
            "description": "MM2S DMA Status Register"
           },
           "Halted": {
            "access": "read-only",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "MM2S DMA Status Register"
           },
           "IOC_Irq": {
            "access": "read-write",
            "bit_offset": 12,
            "bit_width": 1,
            "description": "MM2S DMA Status Register"
           },
           "IRQDelaySts": {
            "access": "read-only",
            "bit_offset": 24,
            "bit_width": 8,
            "description": "MM2S DMA Status Register"
           },
           "IRQThresholdSts": {
            "access": "read-only",
            "bit_offset": 16,
            "bit_width": 8,
            "description": "MM2S DMA Status Register"
           },
           "Idle": {
            "access": "read-only",
            "bit_offset": 1,
            "bit_width": 1,
            "description": "MM2S DMA Status Register"
           },
           "SGDecErr": {
            "access": "read-only",
            "bit_offset": 10,
            "bit_width": 1,
            "description": "MM2S DMA Status Register"
           },
           "SGIncld": {
            "access": "read-only",
            "bit_offset": 3,
            "bit_width": 1,
            "description": "MM2S DMA Status Register"
           },
           "SGIntErr": {
            "access": "read-only",
            "bit_offset": 8,
            "bit_width": 1,
            "description": "MM2S DMA Status Register"
           },
           "SGSlvErr": {
            "access": "read-only",
            "bit_offset": 9,
            "bit_width": 1,
            "description": "MM2S DMA Status Register"
           }
          },
          "size": 32
         },
         "MM2S_LENGTH": {
          "access": "read-write",
          "address_offset": 40,
          "description": "MM2S DMA Transfer Length Register",
          "fields": {
           "Length": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 26,
            "description": "MM2S DMA Transfer Length Register"
           }
          },
          "size": 32
         },
         "MM2S_SA": {
          "access": "read-write",
          "address_offset": 24,
          "description": "MM2S Source Address Register",
          "fields": {
           "Source_Address": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "MM2S Source Address Register"
           }
          },
          "size": 32
         },
         "MM2S_SA_MSB": {
          "access": "read-write",
          "address_offset": 28,
          "description": "MM2S Source Address Register",
          "fields": {
           "Source_Address": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "MM2S Source Address Register"
           }
          },
          "size": 32
         },
         "MM2S_TAILDESC": {
          "access": "read-write",
          "address_offset": 16,
          "description": "MM2S DMA Tail Descriptor Pointer Register",
          "fields": {
           "Tail_Descriptor_Pointer": {
            "access": "read-write",
            "bit_offset": 6,
            "bit_width": 26,
            "description": "MM2S DMA Tail Descriptor Pointer Register"
           }
          },
          "size": 32
         },
         "MM2S_TAILDESC_MSB": {
          "access": "read-write",
          "address_offset": 20,
          "description": "MM2S DMA Tail Descriptor Pointer Register",
          "fields": {
           "Tail_Descriptor_Pointer": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "MM2S DMA Tail Descriptor Pointer Register"
           }
          },
          "size": 32
         },
         "S2MM_CURDESC": {
          "access": "read-write",
          "address_offset": 56,
          "description": "S2MM DMA Current Descriptor Pointer Register",
          "fields": {
           "Current_Descriptor_Pointer": {
            "access": "read-write",
            "bit_offset": 6,
            "bit_width": 26,
            "description": "S2MM DMA Current Descriptor Pointer Register"
           }
          },
          "size": 32
         },
         "S2MM_CURDESC_MSB": {
          "access": "read-write",
          "address_offset": 60,
          "description": "S2MM DMA Current Descriptor Pointer Register",
          "fields": {
           "Current_Descriptor_Pointer": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "S2MM DMA Current Descriptor Pointer Register"
           }
          },
          "size": 32
         },
         "S2MM_DA": {
          "access": "read-write",
          "address_offset": 72,
          "description": "S2MM DMA Destination Address Register",
          "fields": {
           "Destination_Address": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "S2MM DMA Destination Address Register"
           }
          },
          "size": 32
         },
         "S2MM_DA_MSB": {
          "access": "read-write",
          "address_offset": 76,
          "description": "S2MM Destination Address Register",
          "fields": {
           "Destination_Address": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "S2MM Destination Address Register"
           }
          },
          "size": 32
         },
         "S2MM_DMACR": {
          "access": "read-write",
          "address_offset": 48,
          "description": "S2MM DMA Control Register",
          "fields": {
           "Cyclic_BD_Enable": {
            "access": "read-write",
            "bit_offset": 4,
            "bit_width": 1,
            "description": "S2MM DMA Control Register"
           },
           "Dly_IrqEn": {
            "access": "read-write",
            "bit_offset": 13,
            "bit_width": 1,
            "description": "S2MM DMA Control Register"
           },
           "Err_IrqEn": {
            "access": "read-write",
            "bit_offset": 14,
            "bit_width": 1,
            "description": "S2MM DMA Control Register"
           },
           "IOC_IrqEn": {
            "access": "read-write",
            "bit_offset": 12,
            "bit_width": 1,
            "description": "S2MM DMA Control Register"
           },
           "IRQDelay": {
            "access": "read-write",
            "bit_offset": 24,
            "bit_width": 8,
            "description": "S2MM DMA Control Register"
           },
           "IRQThreshold": {
            "access": "read-write",
            "bit_offset": 16,
            "bit_width": 8,
            "description": "S2MM DMA Control Register"
           },
           "Keyhole": {
            "access": "read-write",
            "bit_offset": 3,
            "bit_width": 1,
            "description": "S2MM DMA Control Register"
           },
           "RS": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "S2MM DMA Control Register"
           },
           "Reset": {
            "access": "read-write",
            "bit_offset": 2,
            "bit_width": 1,
            "description": "S2MM DMA Control Register"
           }
          },
          "size": 32
         },
         "S2MM_DMASR": {
          "access": "read-write",
          "address_offset": 52,
          "description": "S2MM DMA Status Register",
          "fields": {
           "DMADecErr": {
            "access": "read-only",
            "bit_offset": 6,
            "bit_width": 1,
            "description": "S2MM DMA Status Register"
           },
           "DMAIntErr": {
            "access": "read-only",
            "bit_offset": 4,
            "bit_width": 1,
            "description": "S2MM DMA Status Register"
           },
           "DMASlvErr": {
            "access": "read-only",
            "bit_offset": 5,
            "bit_width": 1,
            "description": "S2MM DMA Status Register"
           },
           "Dly_Irq": {
            "access": "read-write",
            "bit_offset": 13,
            "bit_width": 1,
            "description": "S2MM DMA Status Register"
           },
           "Err_Irq": {
            "access": "read-write",
            "bit_offset": 14,
            "bit_width": 1,
            "description": "S2MM DMA Status Register"
           },
           "Halted": {
            "access": "read-only",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "S2MM DMA Status Register"
           },
           "IOC_Irq": {
            "access": "read-write",
            "bit_offset": 12,
            "bit_width": 1,
            "description": "S2MM DMA Status Register"
           },
           "IRQDelaySts": {
            "access": "read-only",
            "bit_offset": 24,
            "bit_width": 8,
            "description": "S2MM DMA Status Register"
           },
           "IRQThresholdSts": {
            "access": "read-only",
            "bit_offset": 16,
            "bit_width": 8,
            "description": "S2MM DMA Status Register"
           },
           "Idle": {
            "access": "read-only",
            "bit_offset": 1,
            "bit_width": 1,
            "description": "S2MM DMA Status Register"
           },
           "SGDecErr": {
            "access": "read-only",
            "bit_offset": 10,
            "bit_width": 1,
            "description": "S2MM DMA Status Register"
           },
           "SGIncld": {
            "access": "read-only",
            "bit_offset": 3,
            "bit_width": 1,
            "description": "S2MM DMA Status Register"
           },
           "SGIntErr": {
            "access": "read-only",
            "bit_offset": 8,
            "bit_width": 1,
            "description": "S2MM DMA Status Register"
           },
           "SGSlvErr": {
            "access": "read-only",
            "bit_offset": 9,
            "bit_width": 1,
            "description": "S2MM DMA Status Register"
           }
          },
          "size": 32
         },
         "S2MM_LENGTH": {
          "access": "read-write",
          "address_offset": 88,
          "description": "S2MM DMA Transfer Length Register",
          "fields": {
           "Length": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 26,
            "description": "S2MM DMA Transfer Length Register"
           }
          },
          "size": 32
         },
         "S2MM_TAILDESC": {
          "access": "read-write",
          "address_offset": 64,
          "description": "S2MM DMA Tail Descriptor Pointer Register",
          "fields": {
           "Tail_Descriptor_Pointer": {
            "access": "read-write",
            "bit_offset": 6,
            "bit_width": 26,
            "description": "S2MM DMA Tail Descriptor Pointer Register"
           }
          },
          "size": 32
         },
         "S2MM_TAILDESC_MSB": {
          "access": "read-write",
          "address_offset": 68,
          "description": "S2MM DMA Tail Descriptor Pointer Register",
          "fields": {
           "Tail_Descriptor_Pointer": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "S2MM DMA Tail Descriptor Pointer Register"
           }
          },
          "size": 32
         },
         "SG_CTL": {
          "access": "read-write",
          "address_offset": 44,
          "description": "Scatter/Gather User and Cache Control Register",
          "fields": {
           "SG_CACHE": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 4,
            "description": "Scatter/Gather User and Cache Control Register"
           },
           "SG_USER": {
            "access": "read-write",
            "bit_offset": 8,
            "bit_width": 4,
            "description": "Scatter/Gather User and Cache Control Register"
           }
          },
          "size": 32
         }
        },
        "state": null,
        "type": "xilinx.com:ip:axi_dma:7.1"
       },
       "axi_dma_1": {
        "addr_range": 65536,
        "device": "<pynq.pl_server.device.XlnkDevice object at 0xb3aa0870>",
        "driver": "<class 'pynq.lib.dma.DMA'>",
        "fullpath": "axi_dma_1",
        "gpio": {},
        "interrupts": {
         "s2mm_introut": {
          "controller": "axi_intc_0",
          "fullpath": "axi_dma_1/s2mm_introut",
          "index": 2
         }
        },
        "mem_id": "S_AXI_LITE",
        "parameters": {
         "C_BASEADDR": "0x40410000",
         "C_DLYTMR_RESOLUTION": "125",
         "C_ENABLE_MULTI_CHANNEL": "0",
         "C_FAMILY": "zynq",
         "C_HIGHADDR": "0x4041FFFF",
         "C_INCLUDE_MM2S": "0",
         "C_INCLUDE_MM2S_DRE": "0",
         "C_INCLUDE_MM2S_SF": "1",
         "C_INCLUDE_S2MM": "1",
         "C_INCLUDE_S2MM_DRE": "0",
         "C_INCLUDE_S2MM_SF": "1",
         "C_INCLUDE_SG": "0",
         "C_INCREASE_THROUGHPUT": "0",
         "C_MICRO_DMA": "0",
         "C_MM2S_BURST_SIZE": "16",
         "C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH": "32",
         "C_M_AXIS_MM2S_TDATA_WIDTH": "32",
         "C_M_AXI_MM2S_ADDR_WIDTH": "32",
         "C_M_AXI_MM2S_DATA_WIDTH": "32",
         "C_M_AXI_S2MM_ADDR_WIDTH": "32",
         "C_M_AXI_S2MM_DATA_WIDTH": "64",
         "C_M_AXI_SG_ADDR_WIDTH": "32",
         "C_M_AXI_SG_DATA_WIDTH": "32",
         "C_NUM_MM2S_CHANNELS": "1",
         "C_NUM_S2MM_CHANNELS": "1",
         "C_PRMRY_IS_ACLK_ASYNC": "0",
         "C_S2MM_BURST_SIZE": "16",
         "C_SG_INCLUDE_STSCNTRL_STRM": "0",
         "C_SG_LENGTH_WIDTH": "14",
         "C_SG_USE_STSAPP_LENGTH": "0",
         "C_S_AXIS_S2MM_STS_TDATA_WIDTH": "32",
         "C_S_AXIS_S2MM_TDATA_WIDTH": "64",
         "C_S_AXI_LITE_ADDR_WIDTH": "10",
         "C_S_AXI_LITE_DATA_WIDTH": "32",
         "Component_Name": "ctrl_top_axi_dma_1_0",
         "EDK_IPTYPE": "PERIPHERAL",
         "c_addr_width": "32",
         "c_dlytmr_resolution": "125",
         "c_enable_multi_channel": "0",
         "c_include_mm2s": "0",
         "c_include_mm2s_dre": "0",
         "c_include_mm2s_sf": "1",
         "c_include_s2mm": "1",
         "c_include_s2mm_dre": "0",
         "c_include_s2mm_sf": "1",
         "c_include_sg": "0",
         "c_increase_throughput": "0",
         "c_m_axi_mm2s_data_width": "32",
         "c_m_axi_s2mm_data_width": "64",
         "c_m_axis_mm2s_tdata_width": "32",
         "c_micro_dma": "0",
         "c_mm2s_burst_size": "16",
         "c_num_mm2s_channels": "1",
         "c_num_s2mm_channels": "1",
         "c_prmry_is_aclk_async": "0",
         "c_s2mm_burst_size": "16",
         "c_s_axis_s2mm_tdata_width": "64",
         "c_sg_include_stscntrl_strm": "0",
         "c_sg_length_width": "14",
         "c_sg_use_stsapp_length": "0",
         "c_single_interface": "0"
        },
        "phys_addr": 1078001664,
        "registers": {
         "MM2S_CURDESC": {
          "access": "read-write",
          "address_offset": 8,
          "description": "MM2S DMA Current Descriptor Pointer Register",
          "fields": {
           "Current_Descriptor_Pointer": {
            "access": "read-write",
            "bit_offset": 6,
            "bit_width": 26,
            "description": "MM2S DMA Current Descriptor Pointer Register"
           }
          },
          "size": 32
         },
         "MM2S_CURDESC_MSB": {
          "access": "read-write",
          "address_offset": 12,
          "description": "MM2S DMA Current Descriptor Pointer Register",
          "fields": {
           "Current_Descriptor_Pointer": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "MM2S DMA Current Descriptor Pointer Register"
           }
          },
          "size": 32
         },
         "MM2S_DMACR": {
          "access": "read-write",
          "address_offset": 0,
          "description": "MM2S DMA Control Register",
          "fields": {
           "Cyclic_BD_Enable": {
            "access": "read-write",
            "bit_offset": 4,
            "bit_width": 1,
            "description": "MM2S DMA Control Register"
           },
           "Dly_IrqEn": {
            "access": "read-write",
            "bit_offset": 13,
            "bit_width": 1,
            "description": "MM2S DMA Control Register"
           },
           "Err_IrqEn": {
            "access": "read-write",
            "bit_offset": 14,
            "bit_width": 1,
            "description": "MM2S DMA Control Register"
           },
           "IOC_IrqEn": {
            "access": "read-write",
            "bit_offset": 12,
            "bit_width": 1,
            "description": "MM2S DMA Control Register"
           },
           "IRQDelay": {
            "access": "read-write",
            "bit_offset": 24,
            "bit_width": 8,
            "description": "MM2S DMA Control Register"
           },
           "IRQThreshold": {
            "access": "read-write",
            "bit_offset": 16,
            "bit_width": 8,
            "description": "MM2S DMA Control Register"
           },
           "Keyhole": {
            "access": "read-write",
            "bit_offset": 3,
            "bit_width": 1,
            "description": "MM2S DMA Control Register"
           },
           "RS": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "MM2S DMA Control Register"
           },
           "Reset": {
            "access": "read-write",
            "bit_offset": 2,
            "bit_width": 1,
            "description": "MM2S DMA Control Register"
           }
          },
          "size": 32
         },
         "MM2S_DMASR": {
          "access": "read-write",
          "address_offset": 4,
          "description": "MM2S DMA Status Register",
          "fields": {
           "DMADecErr": {
            "access": "read-only",
            "bit_offset": 6,
            "bit_width": 1,
            "description": "MM2S DMA Status Register"
           },
           "DMAIntErr": {
            "access": "read-only",
            "bit_offset": 4,
            "bit_width": 1,
            "description": "MM2S DMA Status Register"
           },
           "DMASlvErr": {
            "access": "read-only",
            "bit_offset": 5,
            "bit_width": 1,
            "description": "MM2S DMA Status Register"
           },
           "Dly_Irq": {
            "access": "read-write",
            "bit_offset": 13,
            "bit_width": 1,
            "description": "MM2S DMA Status Register"
           },
           "Err_Irq": {
            "access": "read-write",
            "bit_offset": 14,
            "bit_width": 1,
            "description": "MM2S DMA Status Register"
           },
           "Halted": {
            "access": "read-only",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "MM2S DMA Status Register"
           },
           "IOC_Irq": {
            "access": "read-write",
            "bit_offset": 12,
            "bit_width": 1,
            "description": "MM2S DMA Status Register"
           },
           "IRQDelaySts": {
            "access": "read-only",
            "bit_offset": 24,
            "bit_width": 8,
            "description": "MM2S DMA Status Register"
           },
           "IRQThresholdSts": {
            "access": "read-only",
            "bit_offset": 16,
            "bit_width": 8,
            "description": "MM2S DMA Status Register"
           },
           "Idle": {
            "access": "read-only",
            "bit_offset": 1,
            "bit_width": 1,
            "description": "MM2S DMA Status Register"
           },
           "SGDecErr": {
            "access": "read-only",
            "bit_offset": 10,
            "bit_width": 1,
            "description": "MM2S DMA Status Register"
           },
           "SGIncld": {
            "access": "read-only",
            "bit_offset": 3,
            "bit_width": 1,
            "description": "MM2S DMA Status Register"
           },
           "SGIntErr": {
            "access": "read-only",
            "bit_offset": 8,
            "bit_width": 1,
            "description": "MM2S DMA Status Register"
           },
           "SGSlvErr": {
            "access": "read-only",
            "bit_offset": 9,
            "bit_width": 1,
            "description": "MM2S DMA Status Register"
           }
          },
          "size": 32
         },
         "MM2S_LENGTH": {
          "access": "read-write",
          "address_offset": 40,
          "description": "MM2S DMA Transfer Length Register",
          "fields": {
           "Length": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 26,
            "description": "MM2S DMA Transfer Length Register"
           }
          },
          "size": 32
         },
         "MM2S_SA": {
          "access": "read-write",
          "address_offset": 24,
          "description": "MM2S Source Address Register",
          "fields": {
           "Source_Address": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "MM2S Source Address Register"
           }
          },
          "size": 32
         },
         "MM2S_SA_MSB": {
          "access": "read-write",
          "address_offset": 28,
          "description": "MM2S Source Address Register",
          "fields": {
           "Source_Address": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "MM2S Source Address Register"
           }
          },
          "size": 32
         },
         "MM2S_TAILDESC": {
          "access": "read-write",
          "address_offset": 16,
          "description": "MM2S DMA Tail Descriptor Pointer Register",
          "fields": {
           "Tail_Descriptor_Pointer": {
            "access": "read-write",
            "bit_offset": 6,
            "bit_width": 26,
            "description": "MM2S DMA Tail Descriptor Pointer Register"
           }
          },
          "size": 32
         },
         "MM2S_TAILDESC_MSB": {
          "access": "read-write",
          "address_offset": 20,
          "description": "MM2S DMA Tail Descriptor Pointer Register",
          "fields": {
           "Tail_Descriptor_Pointer": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "MM2S DMA Tail Descriptor Pointer Register"
           }
          },
          "size": 32
         },
         "S2MM_CURDESC": {
          "access": "read-write",
          "address_offset": 56,
          "description": "S2MM DMA Current Descriptor Pointer Register",
          "fields": {
           "Current_Descriptor_Pointer": {
            "access": "read-write",
            "bit_offset": 6,
            "bit_width": 26,
            "description": "S2MM DMA Current Descriptor Pointer Register"
           }
          },
          "size": 32
         },
         "S2MM_CURDESC_MSB": {
          "access": "read-write",
          "address_offset": 60,
          "description": "S2MM DMA Current Descriptor Pointer Register",
          "fields": {
           "Current_Descriptor_Pointer": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "S2MM DMA Current Descriptor Pointer Register"
           }
          },
          "size": 32
         },
         "S2MM_DA": {
          "access": "read-write",
          "address_offset": 72,
          "description": "S2MM DMA Destination Address Register",
          "fields": {
           "Destination_Address": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "S2MM DMA Destination Address Register"
           }
          },
          "size": 32
         },
         "S2MM_DA_MSB": {
          "access": "read-write",
          "address_offset": 76,
          "description": "S2MM Destination Address Register",
          "fields": {
           "Destination_Address": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "S2MM Destination Address Register"
           }
          },
          "size": 32
         },
         "S2MM_DMACR": {
          "access": "read-write",
          "address_offset": 48,
          "description": "S2MM DMA Control Register",
          "fields": {
           "Cyclic_BD_Enable": {
            "access": "read-write",
            "bit_offset": 4,
            "bit_width": 1,
            "description": "S2MM DMA Control Register"
           },
           "Dly_IrqEn": {
            "access": "read-write",
            "bit_offset": 13,
            "bit_width": 1,
            "description": "S2MM DMA Control Register"
           },
           "Err_IrqEn": {
            "access": "read-write",
            "bit_offset": 14,
            "bit_width": 1,
            "description": "S2MM DMA Control Register"
           },
           "IOC_IrqEn": {
            "access": "read-write",
            "bit_offset": 12,
            "bit_width": 1,
            "description": "S2MM DMA Control Register"
           },
           "IRQDelay": {
            "access": "read-write",
            "bit_offset": 24,
            "bit_width": 8,
            "description": "S2MM DMA Control Register"
           },
           "IRQThreshold": {
            "access": "read-write",
            "bit_offset": 16,
            "bit_width": 8,
            "description": "S2MM DMA Control Register"
           },
           "Keyhole": {
            "access": "read-write",
            "bit_offset": 3,
            "bit_width": 1,
            "description": "S2MM DMA Control Register"
           },
           "RS": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "S2MM DMA Control Register"
           },
           "Reset": {
            "access": "read-write",
            "bit_offset": 2,
            "bit_width": 1,
            "description": "S2MM DMA Control Register"
           }
          },
          "size": 32
         },
         "S2MM_DMASR": {
          "access": "read-write",
          "address_offset": 52,
          "description": "S2MM DMA Status Register",
          "fields": {
           "DMADecErr": {
            "access": "read-only",
            "bit_offset": 6,
            "bit_width": 1,
            "description": "S2MM DMA Status Register"
           },
           "DMAIntErr": {
            "access": "read-only",
            "bit_offset": 4,
            "bit_width": 1,
            "description": "S2MM DMA Status Register"
           },
           "DMASlvErr": {
            "access": "read-only",
            "bit_offset": 5,
            "bit_width": 1,
            "description": "S2MM DMA Status Register"
           },
           "Dly_Irq": {
            "access": "read-write",
            "bit_offset": 13,
            "bit_width": 1,
            "description": "S2MM DMA Status Register"
           },
           "Err_Irq": {
            "access": "read-write",
            "bit_offset": 14,
            "bit_width": 1,
            "description": "S2MM DMA Status Register"
           },
           "Halted": {
            "access": "read-only",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "S2MM DMA Status Register"
           },
           "IOC_Irq": {
            "access": "read-write",
            "bit_offset": 12,
            "bit_width": 1,
            "description": "S2MM DMA Status Register"
           },
           "IRQDelaySts": {
            "access": "read-only",
            "bit_offset": 24,
            "bit_width": 8,
            "description": "S2MM DMA Status Register"
           },
           "IRQThresholdSts": {
            "access": "read-only",
            "bit_offset": 16,
            "bit_width": 8,
            "description": "S2MM DMA Status Register"
           },
           "Idle": {
            "access": "read-only",
            "bit_offset": 1,
            "bit_width": 1,
            "description": "S2MM DMA Status Register"
           },
           "SGDecErr": {
            "access": "read-only",
            "bit_offset": 10,
            "bit_width": 1,
            "description": "S2MM DMA Status Register"
           },
           "SGIncld": {
            "access": "read-only",
            "bit_offset": 3,
            "bit_width": 1,
            "description": "S2MM DMA Status Register"
           },
           "SGIntErr": {
            "access": "read-only",
            "bit_offset": 8,
            "bit_width": 1,
            "description": "S2MM DMA Status Register"
           },
           "SGSlvErr": {
            "access": "read-only",
            "bit_offset": 9,
            "bit_width": 1,
            "description": "S2MM DMA Status Register"
           }
          },
          "size": 32
         },
         "S2MM_LENGTH": {
          "access": "read-write",
          "address_offset": 88,
          "description": "S2MM DMA Transfer Length Register",
          "fields": {
           "Length": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 26,
            "description": "S2MM DMA Transfer Length Register"
           }
          },
          "size": 32
         },
         "S2MM_TAILDESC": {
          "access": "read-write",
          "address_offset": 64,
          "description": "S2MM DMA Tail Descriptor Pointer Register",
          "fields": {
           "Tail_Descriptor_Pointer": {
            "access": "read-write",
            "bit_offset": 6,
            "bit_width": 26,
            "description": "S2MM DMA Tail Descriptor Pointer Register"
           }
          },
          "size": 32
         },
         "S2MM_TAILDESC_MSB": {
          "access": "read-write",
          "address_offset": 68,
          "description": "S2MM DMA Tail Descriptor Pointer Register",
          "fields": {
           "Tail_Descriptor_Pointer": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "S2MM DMA Tail Descriptor Pointer Register"
           }
          },
          "size": 32
         },
         "SG_CTL": {
          "access": "read-write",
          "address_offset": 44,
          "description": "Scatter/Gather User and Cache Control Register",
          "fields": {
           "SG_CACHE": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 4,
            "description": "Scatter/Gather User and Cache Control Register"
           },
           "SG_USER": {
            "access": "read-write",
            "bit_offset": 8,
            "bit_width": 4,
            "description": "Scatter/Gather User and Cache Control Register"
           }
          },
          "size": 32
         }
        },
        "state": null,
        "type": "xilinx.com:ip:axi_dma:7.1"
       },
       "axi_intc_0": {
        "addr_range": 65536,
        "device": "<pynq.pl_server.device.XlnkDevice object at 0xb3aa0870>",
        "driver": "<class 'pynq.overlay.DefaultIP'>",
        "fullpath": "axi_intc_0",
        "gpio": {},
        "interrupts": {},
        "mem_id": "s_axi",
        "parameters": {
         "C_ADDR_WIDTH": "32",
         "C_ASYNC_INTR": "0xFFFFFFF8",
         "C_BASEADDR": "0x41800000",
         "C_CASCADE_MASTER": "0",
         "C_DISABLE_SYNCHRONIZERS": "0",
         "C_ENABLE_ASYNC": "0",
         "C_EN_CASCADE_MODE": "0",
         "C_FAMILY": "zynq",
         "C_HAS_CIE": "1",
         "C_HAS_FAST": "0",
         "C_HAS_ILR": "0",
         "C_HAS_IPR": "1",
         "C_HAS_IVR": "1",
         "C_HAS_SIE": "1",
         "C_HIGHADDR": "0x4180FFFF",
         "C_INSTANCE": "ctrl_top_axi_intc_0_0",
         "C_IRQ_ACTIVE": "0x1",
         "C_IRQ_CONNECTION": "0",
         "C_IRQ_IS_LEVEL": "1",
         "C_IVAR_RESET_VALUE": "0x0000000000000010",
         "C_KIND_OF_EDGE": "0xFFFFFFFF",
         "C_KIND_OF_INTR": "0xfffffff8",
         "C_KIND_OF_LVL": "0xFFFFFFFF",
         "C_MB_CLK_NOT_CONNECTED": "1",
         "C_NUM_INTR_INPUTS": "3",
         "C_NUM_SW_INTR": "0",
         "C_NUM_SYNC_FF": "2",
         "C_PROCESSOR_CLK_FREQ_MHZ": "100.0",
         "C_S_AXI_ACLK_FREQ_MHZ": "100.0",
         "C_S_AXI_ADDR_WIDTH": "9",
         "C_S_AXI_DATA_WIDTH": "32",
         "Component_Name": "ctrl_top_axi_intc_0_0",
         "EDK_IPTYPE": "PERIPHERAL",
         "EDK_SPECIAL": "INTR_CTRL",
         "Sense_of_IRQ_Edge_Type": "Rising",
         "Sense_of_IRQ_Level_Type": "Active_High"
        },
        "phys_addr": 1098907648,
        "registers": {
         "CIE": {
          "access": "read-write",
          "address_offset": 20,
          "description": "Clear Interrupt Enables",
          "fields": {
           "INT": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 3,
            "description": "Clear Interrupt Enables"
           }
          },
          "size": 3
         },
         "IAR": {
          "access": "write-only",
          "address_offset": 12,
          "description": "Interrupt Acknowledge Register",
          "fields": {
           "INT": {
            "access": "write-only",
            "bit_offset": 0,
            "bit_width": 3,
            "description": "Interrupt Acknowledge Register"
           }
          },
          "size": 3
         },
         "IER": {
          "access": "read-write",
          "address_offset": 8,
          "description": "Interrupt Enable Register",
          "fields": {
           "INT": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 3,
            "description": "Interrupt Enable Register"
           }
          },
          "size": 3
         },
         "ILR": {
          "access": "read-write",
          "address_offset": 36,
          "description": "Interrupt Level Register",
          "fields": {
           "ILN": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 5,
            "description": "Interrupt Level Register"
           }
          },
          "size": 5
         },
         "IMR": {
          "access": "read-write",
          "address_offset": 32,
          "description": "Interrupt Mode Register",
          "fields": {
           "INT": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 3,
            "description": "Interrupt Mode Register"
           }
          },
          "size": 3
         },
         "IPR": {
          "access": "read-only",
          "address_offset": 4,
          "description": "Interrupt Pending Register",
          "fields": {
           "INT": {
            "access": "read-only",
            "bit_offset": 0,
            "bit_width": 3,
            "description": "Interrupt Pending Register"
           }
          },
          "size": 3
         },
         "ISR": {
          "access": "read-write",
          "address_offset": 0,
          "description": "Interrupt Status Register",
          "fields": {
           "INT": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 3,
            "description": "Interrupt Status Register"
           }
          },
          "size": 3
         },
         "IVAR[0]": {
          "access": "read-write",
          "address_offset": 256,
          "description": "Interrupt Vector Address Register 0",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt Vector Address Register 0"
           }
          },
          "size": 32
         },
         "IVAR[10]": {
          "access": "read-write",
          "address_offset": 296,
          "description": "Interrupt Vector Address Register 10",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt Vector Address Register 10"
           }
          },
          "size": 32
         },
         "IVAR[11]": {
          "access": "read-write",
          "address_offset": 300,
          "description": "Interrupt Vector Address Register 11",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt Vector Address Register 11"
           }
          },
          "size": 32
         },
         "IVAR[12]": {
          "access": "read-write",
          "address_offset": 304,
          "description": "Interrupt Vector Address Register 12",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt Vector Address Register 12"
           }
          },
          "size": 32
         },
         "IVAR[13]": {
          "access": "read-write",
          "address_offset": 308,
          "description": "Interrupt Vector Address Register 13",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt Vector Address Register 13"
           }
          },
          "size": 32
         },
         "IVAR[14]": {
          "access": "read-write",
          "address_offset": 312,
          "description": "Interrupt Vector Address Register 14",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt Vector Address Register 14"
           }
          },
          "size": 32
         },
         "IVAR[15]": {
          "access": "read-write",
          "address_offset": 316,
          "description": "Interrupt Vector Address Register 15",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt Vector Address Register 15"
           }
          },
          "size": 32
         },
         "IVAR[16]": {
          "access": "read-write",
          "address_offset": 320,
          "description": "Interrupt Vector Address Register 16",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt Vector Address Register 16"
           }
          },
          "size": 32
         },
         "IVAR[17]": {
          "access": "read-write",
          "address_offset": 324,
          "description": "Interrupt Vector Address Register 17",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt Vector Address Register 17"
           }
          },
          "size": 32
         },
         "IVAR[18]": {
          "access": "read-write",
          "address_offset": 328,
          "description": "Interrupt Vector Address Register 18",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt Vector Address Register 18"
           }
          },
          "size": 32
         },
         "IVAR[19]": {
          "access": "read-write",
          "address_offset": 332,
          "description": "Interrupt Vector Address Register 19",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt Vector Address Register 19"
           }
          },
          "size": 32
         },
         "IVAR[1]": {
          "access": "read-write",
          "address_offset": 260,
          "description": "Interrupt Vector Address Register 1",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt Vector Address Register 1"
           }
          },
          "size": 32
         },
         "IVAR[20]": {
          "access": "read-write",
          "address_offset": 336,
          "description": "Interrupt Vector Address Register 20",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt Vector Address Register 20"
           }
          },
          "size": 32
         },
         "IVAR[21]": {
          "access": "read-write",
          "address_offset": 340,
          "description": "Interrupt Vector Address Register 21",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt Vector Address Register 21"
           }
          },
          "size": 32
         },
         "IVAR[22]": {
          "access": "read-write",
          "address_offset": 344,
          "description": "Interrupt Vector Address Register 22",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt Vector Address Register 22"
           }
          },
          "size": 32
         },
         "IVAR[23]": {
          "access": "read-write",
          "address_offset": 348,
          "description": "Interrupt Vector Address Register 23",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt Vector Address Register 23"
           }
          },
          "size": 32
         },
         "IVAR[24]": {
          "access": "read-write",
          "address_offset": 352,
          "description": "Interrupt Vector Address Register 24",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt Vector Address Register 24"
           }
          },
          "size": 32
         },
         "IVAR[25]": {
          "access": "read-write",
          "address_offset": 356,
          "description": "Interrupt Vector Address Register 25",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt Vector Address Register 25"
           }
          },
          "size": 32
         },
         "IVAR[26]": {
          "access": "read-write",
          "address_offset": 360,
          "description": "Interrupt Vector Address Register 26",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt Vector Address Register 26"
           }
          },
          "size": 32
         },
         "IVAR[27]": {
          "access": "read-write",
          "address_offset": 364,
          "description": "Interrupt Vector Address Register 27",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt Vector Address Register 27"
           }
          },
          "size": 32
         },
         "IVAR[28]": {
          "access": "read-write",
          "address_offset": 368,
          "description": "Interrupt Vector Address Register 28",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt Vector Address Register 28"
           }
          },
          "size": 32
         },
         "IVAR[29]": {
          "access": "read-write",
          "address_offset": 372,
          "description": "Interrupt Vector Address Register 29",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt Vector Address Register 29"
           }
          },
          "size": 32
         },
         "IVAR[2]": {
          "access": "read-write",
          "address_offset": 264,
          "description": "Interrupt Vector Address Register 2",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt Vector Address Register 2"
           }
          },
          "size": 32
         },
         "IVAR[30]": {
          "access": "read-write",
          "address_offset": 376,
          "description": "Interrupt Vector Address Register 30",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt Vector Address Register 30"
           }
          },
          "size": 32
         },
         "IVAR[31]": {
          "access": "read-write",
          "address_offset": 380,
          "description": "Interrupt Vector Address Register 31",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt Vector Address Register 31"
           }
          },
          "size": 32
         },
         "IVAR[3]": {
          "access": "read-write",
          "address_offset": 268,
          "description": "Interrupt Vector Address Register 3",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt Vector Address Register 3"
           }
          },
          "size": 32
         },
         "IVAR[4]": {
          "access": "read-write",
          "address_offset": 272,
          "description": "Interrupt Vector Address Register 4",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt Vector Address Register 4"
           }
          },
          "size": 32
         },
         "IVAR[5]": {
          "access": "read-write",
          "address_offset": 276,
          "description": "Interrupt Vector Address Register 5",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt Vector Address Register 5"
           }
          },
          "size": 32
         },
         "IVAR[6]": {
          "access": "read-write",
          "address_offset": 280,
          "description": "Interrupt Vector Address Register 6",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt Vector Address Register 6"
           }
          },
          "size": 32
         },
         "IVAR[7]": {
          "access": "read-write",
          "address_offset": 284,
          "description": "Interrupt Vector Address Register 7",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt Vector Address Register 7"
           }
          },
          "size": 32
         },
         "IVAR[8]": {
          "access": "read-write",
          "address_offset": 288,
          "description": "Interrupt Vector Address Register 8",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt Vector Address Register 8"
           }
          },
          "size": 32
         },
         "IVAR[9]": {
          "access": "read-write",
          "address_offset": 292,
          "description": "Interrupt Vector Address Register 9",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt Vector Address Register 9"
           }
          },
          "size": 32
         },
         "IVEAR[0]": {
          "access": "read-write",
          "address_offset": 512,
          "description": "Interrupt Vector Address Register 0",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt Vector Address Register 0"
           }
          },
          "size": 32
         },
         "IVEAR[10]": {
          "access": "read-write",
          "address_offset": 592,
          "description": "Interrupt Vector Address Register 10",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt Vector Address Register 10"
           }
          },
          "size": 32
         },
         "IVEAR[11]": {
          "access": "read-write",
          "address_offset": 600,
          "description": "Interrupt Vector Address Register 11",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt Vector Address Register 11"
           }
          },
          "size": 32
         },
         "IVEAR[12]": {
          "access": "read-write",
          "address_offset": 608,
          "description": "Interrupt Vector Address Register 12",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt Vector Address Register 12"
           }
          },
          "size": 32
         },
         "IVEAR[13]": {
          "access": "read-write",
          "address_offset": 616,
          "description": "Interrupt Vector Address Register 13",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt Vector Address Register 13"
           }
          },
          "size": 32
         },
         "IVEAR[14]": {
          "access": "read-write",
          "address_offset": 624,
          "description": "Interrupt Vector Address Register 14",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt Vector Address Register 14"
           }
          },
          "size": 32
         },
         "IVEAR[15]": {
          "access": "read-write",
          "address_offset": 632,
          "description": "Interrupt Vector Address Register 15",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt Vector Address Register 15"
           }
          },
          "size": 32
         },
         "IVEAR[16]": {
          "access": "read-write",
          "address_offset": 640,
          "description": "Interrupt Vector Address Register 16",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt Vector Address Register 16"
           }
          },
          "size": 32
         },
         "IVEAR[17]": {
          "access": "read-write",
          "address_offset": 648,
          "description": "Interrupt Vector Address Register 17",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt Vector Address Register 17"
           }
          },
          "size": 32
         },
         "IVEAR[18]": {
          "access": "read-write",
          "address_offset": 656,
          "description": "Interrupt Vector Address Register 18",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt Vector Address Register 18"
           }
          },
          "size": 32
         },
         "IVEAR[19]": {
          "access": "read-write",
          "address_offset": 664,
          "description": "Interrupt Vector Address Register 19",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt Vector Address Register 19"
           }
          },
          "size": 32
         },
         "IVEAR[1]": {
          "access": "read-write",
          "address_offset": 520,
          "description": "Interrupt Vector Address Register 1",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt Vector Address Register 1"
           }
          },
          "size": 32
         },
         "IVEAR[20]": {
          "access": "read-write",
          "address_offset": 672,
          "description": "Interrupt Vector Address Register 20",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt Vector Address Register 20"
           }
          },
          "size": 32
         },
         "IVEAR[21]": {
          "access": "read-write",
          "address_offset": 680,
          "description": "Interrupt Vector Address Register 21",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt Vector Address Register 21"
           }
          },
          "size": 32
         },
         "IVEAR[22]": {
          "access": "read-write",
          "address_offset": 688,
          "description": "Interrupt Vector Address Register 22",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt Vector Address Register 22"
           }
          },
          "size": 32
         },
         "IVEAR[23]": {
          "access": "read-write",
          "address_offset": 696,
          "description": "Interrupt Vector Address Register 23",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt Vector Address Register 23"
           }
          },
          "size": 32
         },
         "IVEAR[24]": {
          "access": "read-write",
          "address_offset": 704,
          "description": "Interrupt Vector Address Register 24",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt Vector Address Register 24"
           }
          },
          "size": 32
         },
         "IVEAR[25]": {
          "access": "read-write",
          "address_offset": 712,
          "description": "Interrupt Vector Address Register 25",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt Vector Address Register 25"
           }
          },
          "size": 32
         },
         "IVEAR[26]": {
          "access": "read-write",
          "address_offset": 720,
          "description": "Interrupt Vector Address Register 26",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt Vector Address Register 26"
           }
          },
          "size": 32
         },
         "IVEAR[27]": {
          "access": "read-write",
          "address_offset": 728,
          "description": "Interrupt Vector Address Register 27",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt Vector Address Register 27"
           }
          },
          "size": 32
         },
         "IVEAR[28]": {
          "access": "read-write",
          "address_offset": 736,
          "description": "Interrupt Vector Address Register 28",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt Vector Address Register 28"
           }
          },
          "size": 32
         },
         "IVEAR[29]": {
          "access": "read-write",
          "address_offset": 744,
          "description": "Interrupt Vector Address Register 29",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt Vector Address Register 29"
           }
          },
          "size": 32
         },
         "IVEAR[2]": {
          "access": "read-write",
          "address_offset": 528,
          "description": "Interrupt Vector Address Register 2",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt Vector Address Register 2"
           }
          },
          "size": 32
         },
         "IVEAR[30]": {
          "access": "read-write",
          "address_offset": 752,
          "description": "Interrupt Vector Address Register 30",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt Vector Address Register 30"
           }
          },
          "size": 32
         },
         "IVEAR[31]": {
          "access": "read-write",
          "address_offset": 760,
          "description": "Interrupt Vector Address Register 31",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt Vector Address Register 31"
           }
          },
          "size": 32
         },
         "IVEAR[3]": {
          "access": "read-write",
          "address_offset": 536,
          "description": "Interrupt Vector Address Register 3",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt Vector Address Register 3"
           }
          },
          "size": 32
         },
         "IVEAR[4]": {
          "access": "read-write",
          "address_offset": 544,
          "description": "Interrupt Vector Address Register 4",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt Vector Address Register 4"
           }
          },
          "size": 32
         },
         "IVEAR[5]": {
          "access": "read-write",
          "address_offset": 552,
          "description": "Interrupt Vector Address Register 5",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt Vector Address Register 5"
           }
          },
          "size": 32
         },
         "IVEAR[6]": {
          "access": "read-write",
          "address_offset": 560,
          "description": "Interrupt Vector Address Register 6",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt Vector Address Register 6"
           }
          },
          "size": 32
         },
         "IVEAR[7]": {
          "access": "read-write",
          "address_offset": 568,
          "description": "Interrupt Vector Address Register 7",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt Vector Address Register 7"
           }
          },
          "size": 32
         },
         "IVEAR[8]": {
          "access": "read-write",
          "address_offset": 576,
          "description": "Interrupt Vector Address Register 8",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt Vector Address Register 8"
           }
          },
          "size": 32
         },
         "IVEAR[9]": {
          "access": "read-write",
          "address_offset": 584,
          "description": "Interrupt Vector Address Register 9",
          "fields": {
           "IVA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "Interrupt Vector Address Register 9"
           }
          },
          "size": 32
         },
         "IVR": {
          "access": "read-only",
          "address_offset": 24,
          "description": "Interrupt Vector Register",
          "fields": {
           "IVN": {
            "access": "read-only",
            "bit_offset": 0,
            "bit_width": 5,
            "description": "Interrupt Vector Register"
           }
          },
          "size": 5
         },
         "MER": {
          "access": "read-write",
          "address_offset": 28,
          "description": "Master Enable Register",
          "fields": {
           "HIE": {
            "access": "read-write",
            "bit_offset": 1,
            "bit_width": 1,
            "description": "Master Enable Register"
           },
           "ME": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "Master Enable Register"
           }
          },
          "size": 2
         },
         "SIE": {
          "access": "read-write",
          "address_offset": 16,
          "description": "Set Interrupt Enables",
          "fields": {
           "INT": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 3,
            "description": "Set Interrupt Enables"
           }
          },
          "size": 3
         }
        },
        "state": null,
        "type": "xilinx.com:ip:axi_intc:4.1"
       },
       "clk_wiz": {
        "addr_range": 65536,
        "device": "<pynq.pl_server.device.XlnkDevice object at 0xb3aa0870>",
        "driver": "<class 'pynq.overlay.DefaultIP'>",
        "fullpath": "clk_wiz",
        "gpio": {},
        "interrupts": {},
        "mem_id": "s_axi_lite",
        "parameters": {
         "AUTO_PRIMITIVE": "MMCM",
         "AXI_DRP": "false",
         "CALC_DONE": "empty",
         "CDDCDONE_PORT": "cddcdone",
         "CDDCREQ_PORT": "cddcreq",
         "CLKFB_IN_N_PORT": "clkfb_in_n",
         "CLKFB_IN_PORT": "clkfb_in",
         "CLKFB_IN_P_PORT": "clkfb_in_p",
         "CLKFB_IN_SIGNALING": "SINGLE",
         "CLKFB_OUT_N_PORT": "clkfb_out_n",
         "CLKFB_OUT_PORT": "clkfb_out",
         "CLKFB_OUT_P_PORT": "clkfb_out_p",
         "CLKFB_STOPPED_PORT": "clkfb_stopped",
         "CLKIN1_JITTER_PS": "100.0",
         "CLKIN1_UI_JITTER": "0.010",
         "CLKIN2_JITTER_PS": "100.0",
         "CLKIN2_UI_JITTER": "0.010",
         "CLKOUT1_DRIVES": "BUFG",
         "CLKOUT1_JITTER": "631.442",
         "CLKOUT1_MATCHED_ROUTING": "false",
         "CLKOUT1_PHASE_ERROR": "346.848",
         "CLKOUT1_REQUESTED_DUTY_CYCLE": "50.000",
         "CLKOUT1_REQUESTED_OUT_FREQ": "5",
         "CLKOUT1_REQUESTED_PHASE": "0.000",
         "CLKOUT1_SEQUENCE_NUMBER": "1",
         "CLKOUT1_USED": "true",
         "CLKOUT2_DRIVES": "BUFG",
         "CLKOUT2_JITTER": "0.0",
         "CLKOUT2_MATCHED_ROUTING": "false",
         "CLKOUT2_PHASE_ERROR": "0.0",
         "CLKOUT2_REQUESTED_DUTY_CYCLE": "50.000",
         "CLKOUT2_REQUESTED_OUT_FREQ": "100.000",
         "CLKOUT2_REQUESTED_PHASE": "0.000",
         "CLKOUT2_SEQUENCE_NUMBER": "1",
         "CLKOUT2_USED": "false",
         "CLKOUT3_DRIVES": "BUFG",
         "CLKOUT3_JITTER": "0.0",
         "CLKOUT3_MATCHED_ROUTING": "false",
         "CLKOUT3_PHASE_ERROR": "0.0",
         "CLKOUT3_REQUESTED_DUTY_CYCLE": "50.000",
         "CLKOUT3_REQUESTED_OUT_FREQ": "100.000",
         "CLKOUT3_REQUESTED_PHASE": "0.000",
         "CLKOUT3_SEQUENCE_NUMBER": "1",
         "CLKOUT3_USED": "false",
         "CLKOUT4_DRIVES": "BUFG",
         "CLKOUT4_JITTER": "0.0",
         "CLKOUT4_MATCHED_ROUTING": "false",
         "CLKOUT4_PHASE_ERROR": "0.0",
         "CLKOUT4_REQUESTED_DUTY_CYCLE": "50.000",
         "CLKOUT4_REQUESTED_OUT_FREQ": "100.000",
         "CLKOUT4_REQUESTED_PHASE": "0.000",
         "CLKOUT4_SEQUENCE_NUMBER": "1",
         "CLKOUT4_USED": "false",
         "CLKOUT5_DRIVES": "BUFG",
         "CLKOUT5_JITTER": "0.0",
         "CLKOUT5_MATCHED_ROUTING": "false",
         "CLKOUT5_PHASE_ERROR": "0.0",
         "CLKOUT5_REQUESTED_DUTY_CYCLE": "50.000",
         "CLKOUT5_REQUESTED_OUT_FREQ": "100.000",
         "CLKOUT5_REQUESTED_PHASE": "0.000",
         "CLKOUT5_SEQUENCE_NUMBER": "1",
         "CLKOUT5_USED": "false",
         "CLKOUT6_DRIVES": "BUFG",
         "CLKOUT6_JITTER": "0.0",
         "CLKOUT6_MATCHED_ROUTING": "false",
         "CLKOUT6_PHASE_ERROR": "0.0",
         "CLKOUT6_REQUESTED_DUTY_CYCLE": "50.000",
         "CLKOUT6_REQUESTED_OUT_FREQ": "100.000",
         "CLKOUT6_REQUESTED_PHASE": "0.000",
         "CLKOUT6_SEQUENCE_NUMBER": "1",
         "CLKOUT6_USED": "false",
         "CLKOUT7_DRIVES": "BUFG",
         "CLKOUT7_JITTER": "0.0",
         "CLKOUT7_MATCHED_ROUTING": "false",
         "CLKOUT7_PHASE_ERROR": "0.0",
         "CLKOUT7_REQUESTED_DUTY_CYCLE": "50.000",
         "CLKOUT7_REQUESTED_OUT_FREQ": "100.000",
         "CLKOUT7_REQUESTED_PHASE": "0.000",
         "CLKOUT7_SEQUENCE_NUMBER": "1",
         "CLKOUT7_USED": "false",
         "CLKOUTPHY_REQUESTED_FREQ": "600.000",
         "CLK_IN1_BOARD_INTERFACE": "Custom",
         "CLK_IN2_BOARD_INTERFACE": "Custom",
         "CLK_IN_SEL_PORT": "clk_in_sel",
         "CLK_OUT1_PORT": "clk_out1",
         "CLK_OUT1_USE_FINE_PS_GUI": "false",
         "CLK_OUT2_PORT": "clk_out2",
         "CLK_OUT2_USE_FINE_PS_GUI": "false",
         "CLK_OUT3_PORT": "clk_out3",
         "CLK_OUT3_USE_FINE_PS_GUI": "false",
         "CLK_OUT4_PORT": "clk_out4",
         "CLK_OUT4_USE_FINE_PS_GUI": "false",
         "CLK_OUT5_PORT": "clk_out5",
         "CLK_OUT5_USE_FINE_PS_GUI": "false",
         "CLK_OUT6_PORT": "clk_out6",
         "CLK_OUT6_USE_FINE_PS_GUI": "false",
         "CLK_OUT7_PORT": "clk_out7",
         "CLK_OUT7_USE_FINE_PS_GUI": "false",
         "CLK_VALID_PORT": "CLK_VALID",
         "CLOCK_MGR_TYPE": "auto",
         "C_AUTO_PRIMITIVE": "MMCM",
         "C_BASEADDR": "0x43C20000",
         "C_CDDCDONE_PORT": "cddcdone",
         "C_CDDCREQ_PORT": "cddcreq",
         "C_CLKFBOUT_1": "0000",
         "C_CLKFBOUT_2": "0000",
         "C_CLKFB_IN_N_PORT": "clkfb_in_n",
         "C_CLKFB_IN_PORT": "clkfb_in",
         "C_CLKFB_IN_P_PORT": "clkfb_in_p",
         "C_CLKFB_IN_SIGNALING": "SINGLE",
         "C_CLKFB_OUT_N_PORT": "clkfb_out_n",
         "C_CLKFB_OUT_PORT": "clkfb_out",
         "C_CLKFB_OUT_P_PORT": "clkfb_out_p",
         "C_CLKFB_STOPPED_PORT": "clkfb_stopped",
         "C_CLKIN1_JITTER_PS": "100.0",
         "C_CLKIN2_JITTER_PS": "100.0",
         "C_CLKOUT0_1": "0000",
         "C_CLKOUT0_2": "0000",
         "C_CLKOUT0_ACTUAL_FREQ": "5.00000",
         "C_CLKOUT1_1": "0000",
         "C_CLKOUT1_2": "0000",
         "C_CLKOUT1_ACTUAL_FREQ": "100.000",
         "C_CLKOUT1_DRIVES": "BUFG",
         "C_CLKOUT1_DUTY_CYCLE": "50.0",
         "C_CLKOUT1_MATCHED_ROUTING": "false",
         "C_CLKOUT1_OUT_FREQ": "5.00000",
         "C_CLKOUT1_PHASE": "0.000",
         "C_CLKOUT1_REQUESTED_DUTY_CYCLE": "50.000",
         "C_CLKOUT1_REQUESTED_OUT_FREQ": "5",
         "C_CLKOUT1_REQUESTED_PHASE": "0.000",
         "C_CLKOUT1_SEQUENCE_NUMBER": "1",
         "C_CLKOUT2_1": "0000",
         "C_CLKOUT2_2": "0000",
         "C_CLKOUT2_ACTUAL_FREQ": "100.000",
         "C_CLKOUT2_DRIVES": "BUFG",
         "C_CLKOUT2_DUTY_CYCLE": "50.000",
         "C_CLKOUT2_MATCHED_ROUTING": "false",
         "C_CLKOUT2_OUT_FREQ": "100.000",
         "C_CLKOUT2_PHASE": "0.000",
         "C_CLKOUT2_REQUESTED_DUTY_CYCLE": "50.000",
         "C_CLKOUT2_REQUESTED_OUT_FREQ": "100.000",
         "C_CLKOUT2_REQUESTED_PHASE": "0.000",
         "C_CLKOUT2_SEQUENCE_NUMBER": "1",
         "C_CLKOUT2_USED": "0",
         "C_CLKOUT3_1": "0000",
         "C_CLKOUT3_2": "0000",
         "C_CLKOUT3_ACTUAL_FREQ": "100.000",
         "C_CLKOUT3_DRIVES": "BUFG",
         "C_CLKOUT3_DUTY_CYCLE": "50.000",
         "C_CLKOUT3_MATCHED_ROUTING": "false",
         "C_CLKOUT3_OUT_FREQ": "100.000",
         "C_CLKOUT3_PHASE": "0.000",
         "C_CLKOUT3_REQUESTED_DUTY_CYCLE": "50.000",
         "C_CLKOUT3_REQUESTED_OUT_FREQ": "100.000",
         "C_CLKOUT3_REQUESTED_PHASE": "0.000",
         "C_CLKOUT3_SEQUENCE_NUMBER": "1",
         "C_CLKOUT3_USED": "0",
         "C_CLKOUT4_1": "0000",
         "C_CLKOUT4_2": "0000",
         "C_CLKOUT4_ACTUAL_FREQ": "100.000",
         "C_CLKOUT4_DRIVES": "BUFG",
         "C_CLKOUT4_DUTY_CYCLE": "50.000",
         "C_CLKOUT4_MATCHED_ROUTING": "false",
         "C_CLKOUT4_OUT_FREQ": "100.000",
         "C_CLKOUT4_PHASE": "0.000",
         "C_CLKOUT4_REQUESTED_DUTY_CYCLE": "50.000",
         "C_CLKOUT4_REQUESTED_OUT_FREQ": "100.000",
         "C_CLKOUT4_REQUESTED_PHASE": "0.000",
         "C_CLKOUT4_SEQUENCE_NUMBER": "1",
         "C_CLKOUT4_USED": "0",
         "C_CLKOUT5_1": "0000",
         "C_CLKOUT5_2": "0000",
         "C_CLKOUT5_ACTUAL_FREQ": "100.000",
         "C_CLKOUT5_DRIVES": "BUFG",
         "C_CLKOUT5_DUTY_CYCLE": "50.000",
         "C_CLKOUT5_MATCHED_ROUTING": "false",
         "C_CLKOUT5_OUT_FREQ": "100.000",
         "C_CLKOUT5_PHASE": "0.000",
         "C_CLKOUT5_REQUESTED_DUTY_CYCLE": "50.000",
         "C_CLKOUT5_REQUESTED_OUT_FREQ": "100.000",
         "C_CLKOUT5_REQUESTED_PHASE": "0.000",
         "C_CLKOUT5_SEQUENCE_NUMBER": "1",
         "C_CLKOUT5_USED": "0",
         "C_CLKOUT6_1": "0000",
         "C_CLKOUT6_2": "0000",
         "C_CLKOUT6_ACTUAL_FREQ": "100.000",
         "C_CLKOUT6_DRIVES": "BUFG",
         "C_CLKOUT6_DUTY_CYCLE": "50.000",
         "C_CLKOUT6_MATCHED_ROUTING": "false",
         "C_CLKOUT6_OUT_FREQ": "100.000",
         "C_CLKOUT6_PHASE": "0.000",
         "C_CLKOUT6_REQUESTED_DUTY_CYCLE": "50.000",
         "C_CLKOUT6_REQUESTED_OUT_FREQ": "100.000",
         "C_CLKOUT6_REQUESTED_PHASE": "0.000",
         "C_CLKOUT6_SEQUENCE_NUMBER": "1",
         "C_CLKOUT6_USED": "0",
         "C_CLKOUT7_DRIVES": "BUFG",
         "C_CLKOUT7_DUTY_CYCLE": "50.000",
         "C_CLKOUT7_MATCHED_ROUTING": "false",
         "C_CLKOUT7_OUT_FREQ": "100.000",
         "C_CLKOUT7_PHASE": "0.000",
         "C_CLKOUT7_REQUESTED_DUTY_CYCLE": "50.000",
         "C_CLKOUT7_REQUESTED_OUT_FREQ": "100.000",
         "C_CLKOUT7_REQUESTED_PHASE": "0.000",
         "C_CLKOUT7_SEQUENCE_NUMBER": "1",
         "C_CLKOUT7_USED": "0",
         "C_CLKOUTPHY_MODE": "VCO",
         "C_CLK_IN_SEL_PORT": "clk_in_sel",
         "C_CLK_OUT1_PORT": "clk_out1",
         "C_CLK_OUT2_PORT": "clk_out2",
         "C_CLK_OUT3_PORT": "clk_out3",
         "C_CLK_OUT4_PORT": "clk_out4",
         "C_CLK_OUT5_PORT": "clk_out5",
         "C_CLK_OUT6_PORT": "clk_out6",
         "C_CLK_OUT7_PORT": "clk_out7",
         "C_CLK_VALID_PORT": "CLK_VALID",
         "C_CLOCK_MGR_TYPE": "NA",
         "C_DADDR_PORT": "daddr",
         "C_DCLK_PORT": "dclk",
         "C_DEN_PORT": "den",
         "C_DIN_PORT": "din",
         "C_DIVCLK": "0000",
         "C_DIVIDE1_AUTO": "1",
         "C_DIVIDE2_AUTO": "0.050000000000000003",
         "C_DIVIDE3_AUTO": "0.050000000000000003",
         "C_DIVIDE4_AUTO": "0.050000000000000003",
         "C_DIVIDE5_AUTO": "0.050000000000000003",
         "C_DIVIDE6_AUTO": "0.050000000000000003",
         "C_DIVIDE7_AUTO": "0.050000000000000003",
         "C_DOUT_PORT": "dout",
         "C_DRDY_PORT": "drdy",
         "C_DWE_PORT": "dwe",
         "C_D_MAX": "80.000",
         "C_D_MIN": "1.000",
         "C_ENABLE_CLKOUTPHY": "0",
         "C_ENABLE_CLOCK_MONITOR": "0",
         "C_ENABLE_USER_CLOCK0": "0",
         "C_ENABLE_USER_CLOCK1": "0",
         "C_ENABLE_USER_CLOCK2": "0",
         "C_ENABLE_USER_CLOCK3": "0",
         "C_Enable_PLL0": "0",
         "C_Enable_PLL1": "0",
         "C_FEEDBACK_SOURCE": "FDBK_AUTO",
         "C_FILTER_1": "0000",
         "C_FILTER_2": "0000",
         "C_HAS_CDDC": "0",
         "C_HIGHADDR": "0x43C2FFFF",
         "C_INCLK_SUM_ROW0": "Input Clock   Freq (MHz)    Input Jitter (UI)",
         "C_INCLK_SUM_ROW1": "__primary_________100.000____________0.010",
         "C_INCLK_SUM_ROW2": "no_secondary_input_clock",
         "C_INPUT_CLK_STOPPED_PORT": "input_clk_stopped",
         "C_INTERFACE_SELECTION": "1",
         "C_IN_FREQ_UNITS": "Units_MHz",
         "C_JITTER_SEL": "No_Jitter",
         "C_LOCKED_PORT": "locked",
         "C_LOCK_1": "0000",
         "C_LOCK_2": "0000",
         "C_LOCK_3": "0000",
         "C_MMCMBUFGCEDIV": "false",
         "C_MMCMBUFGCEDIV1": "false",
         "C_MMCMBUFGCEDIV2": "false",
         "C_MMCMBUFGCEDIV3": "false",
         "C_MMCMBUFGCEDIV4": "false",
         "C_MMCMBUFGCEDIV5": "false",
         "C_MMCMBUFGCEDIV6": "false",
         "C_MMCMBUFGCEDIV7": "false",
         "C_MMCM_BANDWIDTH": "OPTIMIZED",
         "C_MMCM_CLKFBOUT_MULT_F": "32.000",
         "C_MMCM_CLKFBOUT_PHASE": "0.000",
         "C_MMCM_CLKFBOUT_USE_FINE_PS": "FALSE",
         "C_MMCM_CLKIN1_PERIOD": "10.000",
         "C_MMCM_CLKIN2_PERIOD": "10.000",
         "C_MMCM_CLKOUT0_DIVIDE_F": "128.000",
         "C_MMCM_CLKOUT0_DUTY_CYCLE": "0.500",
         "C_MMCM_CLKOUT0_PHASE": "0.000",
         "C_MMCM_CLKOUT0_USE_FINE_PS": "FALSE",
         "C_MMCM_CLKOUT1_DIVIDE": "1",
         "C_MMCM_CLKOUT1_DUTY_CYCLE": "0.500",
         "C_MMCM_CLKOUT1_PHASE": "0.000",
         "C_MMCM_CLKOUT1_USE_FINE_PS": "FALSE",
         "C_MMCM_CLKOUT2_DIVIDE": "1",
         "C_MMCM_CLKOUT2_DUTY_CYCLE": "0.500",
         "C_MMCM_CLKOUT2_PHASE": "0.000",
         "C_MMCM_CLKOUT2_USE_FINE_PS": "FALSE",
         "C_MMCM_CLKOUT3_DIVIDE": "1",
         "C_MMCM_CLKOUT3_DUTY_CYCLE": "0.500",
         "C_MMCM_CLKOUT3_PHASE": "0.000",
         "C_MMCM_CLKOUT3_USE_FINE_PS": "FALSE",
         "C_MMCM_CLKOUT4_CASCADE": "FALSE",
         "C_MMCM_CLKOUT4_DIVIDE": "1",
         "C_MMCM_CLKOUT4_DUTY_CYCLE": "0.500",
         "C_MMCM_CLKOUT4_PHASE": "0.000",
         "C_MMCM_CLKOUT4_USE_FINE_PS": "FALSE",
         "C_MMCM_CLKOUT5_DIVIDE": "1",
         "C_MMCM_CLKOUT5_DUTY_CYCLE": "0.500",
         "C_MMCM_CLKOUT5_PHASE": "0.000",
         "C_MMCM_CLKOUT5_USE_FINE_PS": "FALSE",
         "C_MMCM_CLKOUT6_DIVIDE": "1",
         "C_MMCM_CLKOUT6_DUTY_CYCLE": "0.500",
         "C_MMCM_CLKOUT6_PHASE": "0.000",
         "C_MMCM_CLKOUT6_USE_FINE_PS": "FALSE",
         "C_MMCM_CLOCK_HOLD": "FALSE",
         "C_MMCM_COMPENSATION": "ZHOLD",
         "C_MMCM_DIVCLK_DIVIDE": "5",
         "C_MMCM_NOTES": "None",
         "C_MMCM_REF_JITTER1": "0.010",
         "C_MMCM_REF_JITTER2": "0.010",
         "C_MMCM_STARTUP_WAIT": "FALSE",
         "C_M_MAX": "64.000",
         "C_M_MIN": "2.000",
         "C_NUM_OUT_CLKS": "1",
         "C_OUTCLK_SUM_ROW0A": "Output     Output      Phase    Duty Cycle   Pk-to-Pk     Phase",
         "C_OUTCLK_SUM_ROW0B": "Clock     Freq (MHz)  (degrees)    (%)     Jitter (ps)  Error (ps)",
         "C_OUTCLK_SUM_ROW1": "clk_out1___5.00000______0.000______50.0______631.442____346.848",
         "C_OUTCLK_SUM_ROW2": "no_CLK_OUT2_output",
         "C_OUTCLK_SUM_ROW3": "no_CLK_OUT3_output",
         "C_OUTCLK_SUM_ROW4": "no_CLK_OUT4_output",
         "C_OUTCLK_SUM_ROW5": "no_CLK_OUT5_output",
         "C_OUTCLK_SUM_ROW6": "no_CLK_OUT6_output",
         "C_OUTCLK_SUM_ROW7": "no_CLK_OUT7_output",
         "C_OVERRIDE_MMCM": "0",
         "C_OVERRIDE_PLL": "0",
         "C_O_MAX": "128.000",
         "C_O_MIN": "1.000",
         "C_PHASESHIFT_MODE": "WAVEFORM",
         "C_PLATFORM": "UNKNOWN",
         "C_PLLBUFGCEDIV": "false",
         "C_PLLBUFGCEDIV1": "false",
         "C_PLLBUFGCEDIV2": "false",
         "C_PLLBUFGCEDIV3": "false",
         "C_PLLBUFGCEDIV4": "false",
         "C_PLL_BANDWIDTH": "OPTIMIZED",
         "C_PLL_CLKFBOUT_MULT": "1",
         "C_PLL_CLKFBOUT_PHASE": "0.000",
         "C_PLL_CLKIN_PERIOD": "1.000",
         "C_PLL_CLKOUT0_DIVIDE": "1",
         "C_PLL_CLKOUT0_DUTY_CYCLE": "0.500",
         "C_PLL_CLKOUT0_PHASE": "0.000",
         "C_PLL_CLKOUT1_DIVIDE": "1",
         "C_PLL_CLKOUT1_DUTY_CYCLE": "0.500",
         "C_PLL_CLKOUT1_PHASE": "0.000",
         "C_PLL_CLKOUT2_DIVIDE": "1",
         "C_PLL_CLKOUT2_DUTY_CYCLE": "0.500",
         "C_PLL_CLKOUT2_PHASE": "0.000",
         "C_PLL_CLKOUT3_DIVIDE": "1",
         "C_PLL_CLKOUT3_DUTY_CYCLE": "0.500",
         "C_PLL_CLKOUT3_PHASE": "0.000",
         "C_PLL_CLKOUT4_DIVIDE": "1",
         "C_PLL_CLKOUT4_DUTY_CYCLE": "0.500",
         "C_PLL_CLKOUT4_PHASE": "0.000",
         "C_PLL_CLKOUT5_DIVIDE": "1",
         "C_PLL_CLKOUT5_DUTY_CYCLE": "0.500",
         "C_PLL_CLKOUT5_PHASE": "0.000",
         "C_PLL_CLK_FEEDBACK": "CLKFBOUT",
         "C_PLL_COMPENSATION": "SYSTEM_SYNCHRONOUS",
         "C_PLL_DIVCLK_DIVIDE": "1",
         "C_PLL_NOTES": "No notes",
         "C_PLL_REF_JITTER": "0.010",
         "C_POWER_DOWN_PORT": "power_down",
         "C_POWER_REG": "0000",
         "C_PRECISION": "1",
         "C_PRIMARY_PORT": "clk_in1",
         "C_PRIMITIVE": "MMCM",
         "C_PRIMTYPE_SEL": "AUTO",
         "C_PRIM_IN_FREQ": "100.000",
         "C_PRIM_IN_JITTER": "0.010",
         "C_PRIM_IN_TIMEPERIOD": "10.000",
         "C_PRIM_SOURCE": "Single_ended_clock_capable_pin",
         "C_PSCLK_PORT": "psclk",
         "C_PSDONE_PORT": "psdone",
         "C_PSEN_PORT": "psen",
         "C_PSINCDEC_PORT": "psincdec",
         "C_REF_CLK_FREQ": "100.0",
         "C_RESET_LOW": "0",
         "C_RESET_PORT": "reset",
         "C_SECONDARY_IN_FREQ": "100.000",
         "C_SECONDARY_IN_JITTER": "0.010",
         "C_SECONDARY_IN_TIMEPERIOD": "10.000",
         "C_SECONDARY_PORT": "clk_in2",
         "C_SECONDARY_SOURCE": "Single_ended_clock_capable_pin",
         "C_SS_MODE": "CENTER_HIGH",
         "C_SS_MOD_PERIOD": "4000",
         "C_SS_MOD_TIME": "0.004",
         "C_STATUS_PORT": "STATUS",
         "C_S_AXI_ADDR_WIDTH": "11",
         "C_S_AXI_DATA_WIDTH": "32",
         "C_USER_CLK_FREQ0": "100.0",
         "C_USER_CLK_FREQ1": "100.0",
         "C_USER_CLK_FREQ2": "100.0",
         "C_USER_CLK_FREQ3": "100.0",
         "C_USE_CLKFB_STOPPED": "0",
         "C_USE_CLKOUT1_BAR": "0",
         "C_USE_CLKOUT2_BAR": "0",
         "C_USE_CLKOUT3_BAR": "0",
         "C_USE_CLKOUT4_BAR": "0",
         "C_USE_CLK_VALID": "0",
         "C_USE_CLOCK_SEQUENCING": "0",
         "C_USE_DYN_PHASE_SHIFT": "0",
         "C_USE_DYN_RECONFIG": "1",
         "C_USE_FAST_SIMULATION": "0",
         "C_USE_FREEZE": "0",
         "C_USE_FREQ_SYNTH": "1",
         "C_USE_INCLK_STOPPED": "0",
         "C_USE_INCLK_SWITCHOVER": "0",
         "C_USE_LOCKED": "1",
         "C_USE_MAX_I_JITTER": "0",
         "C_USE_MIN_O_JITTER": "0",
         "C_USE_MIN_POWER": "0",
         "C_USE_PHASE_ALIGNMENT": "1",
         "C_USE_POWER_DOWN": "0",
         "C_USE_RESET": "1",
         "C_USE_SAFE_CLOCK_STARTUP": "0",
         "C_USE_SPREAD_SPECTRUM": "0",
         "C_USE_STATUS": "0",
         "C_VCO_MAX": "1200.000",
         "C_VCO_MIN": "600.000",
         "Component_Name": "ctrl_top_clk_wiz_0",
         "DADDR_PORT": "daddr",
         "DCLK_PORT": "dclk",
         "DEN_PORT": "den",
         "DIFF_CLK_IN1_BOARD_INTERFACE": "Custom",
         "DIFF_CLK_IN2_BOARD_INTERFACE": "Custom",
         "DIN_PORT": "din",
         "DOUT_PORT": "dout",
         "DRDY_PORT": "drdy",
         "DWE_PORT": "dwe",
         "EDK_IPTYPE": "PERIPHERAL",
         "ENABLE_CDDC": "false",
         "ENABLE_CLKOUTPHY": "false",
         "ENABLE_CLOCK_MONITOR": "false",
         "ENABLE_USER_CLOCK0": "false",
         "ENABLE_USER_CLOCK1": "false",
         "ENABLE_USER_CLOCK2": "false",
         "ENABLE_USER_CLOCK3": "false",
         "Enable_PLL0": "false",
         "Enable_PLL1": "false",
         "FEEDBACK_SOURCE": "FDBK_AUTO",
         "INPUT_CLK_STOPPED_PORT": "input_clk_stopped",
         "INPUT_MODE": "frequency",
         "INTERFACE_SELECTION": "Enable_AXI",
         "IN_FREQ_UNITS": "Units_MHz",
         "IN_JITTER_UNITS": "Units_UI",
         "JITTER_OPTIONS": "UI",
         "JITTER_SEL": "No_Jitter",
         "LOCKED_PORT": "locked",
         "MMCM_BANDWIDTH": "OPTIMIZED",
         "MMCM_CLKFBOUT_MULT_F": "32.000",
         "MMCM_CLKFBOUT_PHASE": "0.000",
         "MMCM_CLKFBOUT_USE_FINE_PS": "false",
         "MMCM_CLKIN1_PERIOD": "10.000",
         "MMCM_CLKIN2_PERIOD": "10.000",
         "MMCM_CLKOUT0_DIVIDE_F": "128.000",
         "MMCM_CLKOUT0_DUTY_CYCLE": "0.500",
         "MMCM_CLKOUT0_PHASE": "0.000",
         "MMCM_CLKOUT0_USE_FINE_PS": "false",
         "MMCM_CLKOUT1_DIVIDE": "1",
         "MMCM_CLKOUT1_DUTY_CYCLE": "0.500",
         "MMCM_CLKOUT1_PHASE": "0.000",
         "MMCM_CLKOUT1_USE_FINE_PS": "false",
         "MMCM_CLKOUT2_DIVIDE": "1",
         "MMCM_CLKOUT2_DUTY_CYCLE": "0.500",
         "MMCM_CLKOUT2_PHASE": "0.000",
         "MMCM_CLKOUT2_USE_FINE_PS": "false",
         "MMCM_CLKOUT3_DIVIDE": "1",
         "MMCM_CLKOUT3_DUTY_CYCLE": "0.500",
         "MMCM_CLKOUT3_PHASE": "0.000",
         "MMCM_CLKOUT3_USE_FINE_PS": "false",
         "MMCM_CLKOUT4_CASCADE": "false",
         "MMCM_CLKOUT4_DIVIDE": "1",
         "MMCM_CLKOUT4_DUTY_CYCLE": "0.500",
         "MMCM_CLKOUT4_PHASE": "0.000",
         "MMCM_CLKOUT4_USE_FINE_PS": "false",
         "MMCM_CLKOUT5_DIVIDE": "1",
         "MMCM_CLKOUT5_DUTY_CYCLE": "0.500",
         "MMCM_CLKOUT5_PHASE": "0.000",
         "MMCM_CLKOUT5_USE_FINE_PS": "false",
         "MMCM_CLKOUT6_DIVIDE": "1",
         "MMCM_CLKOUT6_DUTY_CYCLE": "0.500",
         "MMCM_CLKOUT6_PHASE": "0.000",
         "MMCM_CLKOUT6_USE_FINE_PS": "false",
         "MMCM_CLOCK_HOLD": "false",
         "MMCM_COMPENSATION": "ZHOLD",
         "MMCM_DIVCLK_DIVIDE": "5",
         "MMCM_NOTES": "None",
         "MMCM_REF_JITTER1": "0.010",
         "MMCM_REF_JITTER2": "0.010",
         "MMCM_STARTUP_WAIT": "false",
         "NUM_OUT_CLKS": "1",
         "OVERRIDE_MMCM": "false",
         "OVERRIDE_PLL": "false",
         "PHASESHIFT_MODE": "WAVEFORM",
         "PHASE_DUTY_CONFIG": "true",
         "PLATFORM": "UNKNOWN",
         "PLL_BANDWIDTH": "OPTIMIZED",
         "PLL_CLKFBOUT_MULT": "4",
         "PLL_CLKFBOUT_PHASE": "0.000",
         "PLL_CLKIN_PERIOD": "10.000",
         "PLL_CLKOUT0_DIVIDE": "1",
         "PLL_CLKOUT0_DUTY_CYCLE": "0.500",
         "PLL_CLKOUT0_PHASE": "0.000",
         "PLL_CLKOUT1_DIVIDE": "1",
         "PLL_CLKOUT1_DUTY_CYCLE": "0.500",
         "PLL_CLKOUT1_PHASE": "0.000",
         "PLL_CLKOUT2_DIVIDE": "1",
         "PLL_CLKOUT2_DUTY_CYCLE": "0.500",
         "PLL_CLKOUT2_PHASE": "0.000",
         "PLL_CLKOUT3_DIVIDE": "1",
         "PLL_CLKOUT3_DUTY_CYCLE": "0.500",
         "PLL_CLKOUT3_PHASE": "0.000",
         "PLL_CLKOUT4_DIVIDE": "1",
         "PLL_CLKOUT4_DUTY_CYCLE": "0.500",
         "PLL_CLKOUT4_PHASE": "0.000",
         "PLL_CLKOUT5_DIVIDE": "1",
         "PLL_CLKOUT5_DUTY_CYCLE": "0.500",
         "PLL_CLKOUT5_PHASE": "0.000",
         "PLL_CLK_FEEDBACK": "CLKFBOUT",
         "PLL_COMPENSATION": "SYSTEM_SYNCHRONOUS",
         "PLL_DIVCLK_DIVIDE": "1",
         "PLL_NOTES": "None",
         "PLL_REF_JITTER": "0.010",
         "POWER_DOWN_PORT": "power_down",
         "PRECISION": "1",
         "PRIMARY_PORT": "clk_in1",
         "PRIMITIVE": "MMCM",
         "PRIMTYPE_SEL": "mmcm_adv",
         "PRIM_IN_FREQ": "100.000",
         "PRIM_IN_JITTER": "0.010",
         "PRIM_IN_TIMEPERIOD": "10.000",
         "PRIM_SOURCE": "Single_ended_clock_capable_pin",
         "PSCLK_PORT": "psclk",
         "PSDONE_PORT": "psdone",
         "PSEN_PORT": "psen",
         "PSINCDEC_PORT": "psincdec",
         "REF_CLK_FREQ": "100.0",
         "RELATIVE_INCLK": "REL_PRIMARY",
         "RESET_BOARD_INTERFACE": "Custom",
         "RESET_PORT": "reset",
         "RESET_TYPE": "ACTIVE_HIGH",
         "SECONDARY_IN_FREQ": "100.000",
         "SECONDARY_IN_JITTER": "0.010",
         "SECONDARY_IN_TIMEPERIOD": "10.000",
         "SECONDARY_PORT": "clk_in2",
         "SECONDARY_SOURCE": "Single_ended_clock_capable_pin",
         "SS_MODE": "CENTER_HIGH",
         "SS_MOD_FREQ": "250",
         "SS_MOD_TIME": "0.004",
         "STATUS_PORT": "STATUS",
         "SUMMARY_STRINGS": "empty",
         "USER_CLK_FREQ0": "100.0",
         "USER_CLK_FREQ1": "100.0",
         "USER_CLK_FREQ2": "100.0",
         "USER_CLK_FREQ3": "100.0",
         "USE_BOARD_FLOW": "false",
         "USE_CLKFB_STOPPED": "false",
         "USE_CLK_VALID": "false",
         "USE_CLOCK_SEQUENCING": "false",
         "USE_DYN_PHASE_SHIFT": "false",
         "USE_DYN_RECONFIG": "true",
         "USE_FREEZE": "false",
         "USE_FREQ_SYNTH": "true",
         "USE_INCLK_STOPPED": "false",
         "USE_INCLK_SWITCHOVER": "false",
         "USE_LOCKED": "true",
         "USE_MAX_I_JITTER": "false",
         "USE_MIN_O_JITTER": "false",
         "USE_MIN_POWER": "false",
         "USE_PHASE_ALIGNMENT": "true",
         "USE_POWER_DOWN": "false",
         "USE_RESET": "true",
         "USE_SAFE_CLOCK_STARTUP": "false",
         "USE_SPREAD_SPECTRUM": "false",
         "USE_STATUS": "false",
         "c_component_name": "ctrl_top_clk_wiz_0"
        },
        "phys_addr": 1136787456,
        "registers": {},
        "state": null,
        "type": "xilinx.com:ip:clk_wiz:6.0"
       },
       "clk_wiz_adc": {
        "addr_range": 65536,
        "device": "<pynq.pl_server.device.XlnkDevice object at 0xb3aa0870>",
        "driver": "<class 'pynq.overlay.DefaultIP'>",
        "fullpath": "clk_wiz_adc",
        "gpio": {},
        "interrupts": {},
        "mem_id": "s_axi_lite",
        "parameters": {
         "AUTO_PRIMITIVE": "MMCM",
         "AXI_DRP": "false",
         "CALC_DONE": "empty",
         "CDDCDONE_PORT": "cddcdone",
         "CDDCREQ_PORT": "cddcreq",
         "CLKFB_IN_N_PORT": "clkfb_in_n",
         "CLKFB_IN_PORT": "clkfb_in",
         "CLKFB_IN_P_PORT": "clkfb_in_p",
         "CLKFB_IN_SIGNALING": "SINGLE",
         "CLKFB_OUT_N_PORT": "clkfb_out_n",
         "CLKFB_OUT_PORT": "clkfb_out",
         "CLKFB_OUT_P_PORT": "clkfb_out_p",
         "CLKFB_STOPPED_PORT": "clkfb_stopped",
         "CLKIN1_JITTER_PS": "100.0",
         "CLKIN1_UI_JITTER": "0.010",
         "CLKIN2_JITTER_PS": "100.0",
         "CLKIN2_UI_JITTER": "0.010",
         "CLKOUT1_DRIVES": "BUFG",
         "CLKOUT1_JITTER": "130.958",
         "CLKOUT1_MATCHED_ROUTING": "false",
         "CLKOUT1_PHASE_ERROR": "98.575",
         "CLKOUT1_REQUESTED_DUTY_CYCLE": "50.000",
         "CLKOUT1_REQUESTED_OUT_FREQ": "100.000",
         "CLKOUT1_REQUESTED_PHASE": "0.000",
         "CLKOUT1_SEQUENCE_NUMBER": "1",
         "CLKOUT1_USED": "true",
         "CLKOUT2_DRIVES": "BUFG",
         "CLKOUT2_JITTER": "0.0",
         "CLKOUT2_MATCHED_ROUTING": "false",
         "CLKOUT2_PHASE_ERROR": "0.0",
         "CLKOUT2_REQUESTED_DUTY_CYCLE": "50.000",
         "CLKOUT2_REQUESTED_OUT_FREQ": "100.000",
         "CLKOUT2_REQUESTED_PHASE": "0.000",
         "CLKOUT2_SEQUENCE_NUMBER": "1",
         "CLKOUT2_USED": "false",
         "CLKOUT3_DRIVES": "BUFG",
         "CLKOUT3_JITTER": "0.0",
         "CLKOUT3_MATCHED_ROUTING": "false",
         "CLKOUT3_PHASE_ERROR": "0.0",
         "CLKOUT3_REQUESTED_DUTY_CYCLE": "50.000",
         "CLKOUT3_REQUESTED_OUT_FREQ": "100.000",
         "CLKOUT3_REQUESTED_PHASE": "0.000",
         "CLKOUT3_SEQUENCE_NUMBER": "1",
         "CLKOUT3_USED": "false",
         "CLKOUT4_DRIVES": "BUFG",
         "CLKOUT4_JITTER": "0.0",
         "CLKOUT4_MATCHED_ROUTING": "false",
         "CLKOUT4_PHASE_ERROR": "0.0",
         "CLKOUT4_REQUESTED_DUTY_CYCLE": "50.000",
         "CLKOUT4_REQUESTED_OUT_FREQ": "100.000",
         "CLKOUT4_REQUESTED_PHASE": "0.000",
         "CLKOUT4_SEQUENCE_NUMBER": "1",
         "CLKOUT4_USED": "false",
         "CLKOUT5_DRIVES": "BUFG",
         "CLKOUT5_JITTER": "0.0",
         "CLKOUT5_MATCHED_ROUTING": "false",
         "CLKOUT5_PHASE_ERROR": "0.0",
         "CLKOUT5_REQUESTED_DUTY_CYCLE": "50.000",
         "CLKOUT5_REQUESTED_OUT_FREQ": "100.000",
         "CLKOUT5_REQUESTED_PHASE": "0.000",
         "CLKOUT5_SEQUENCE_NUMBER": "1",
         "CLKOUT5_USED": "false",
         "CLKOUT6_DRIVES": "BUFG",
         "CLKOUT6_JITTER": "0.0",
         "CLKOUT6_MATCHED_ROUTING": "false",
         "CLKOUT6_PHASE_ERROR": "0.0",
         "CLKOUT6_REQUESTED_DUTY_CYCLE": "50.000",
         "CLKOUT6_REQUESTED_OUT_FREQ": "100.000",
         "CLKOUT6_REQUESTED_PHASE": "0.000",
         "CLKOUT6_SEQUENCE_NUMBER": "1",
         "CLKOUT6_USED": "false",
         "CLKOUT7_DRIVES": "BUFG",
         "CLKOUT7_JITTER": "0.0",
         "CLKOUT7_MATCHED_ROUTING": "false",
         "CLKOUT7_PHASE_ERROR": "0.0",
         "CLKOUT7_REQUESTED_DUTY_CYCLE": "50.000",
         "CLKOUT7_REQUESTED_OUT_FREQ": "100.000",
         "CLKOUT7_REQUESTED_PHASE": "0.000",
         "CLKOUT7_SEQUENCE_NUMBER": "1",
         "CLKOUT7_USED": "false",
         "CLKOUTPHY_REQUESTED_FREQ": "600.000",
         "CLK_IN1_BOARD_INTERFACE": "Custom",
         "CLK_IN2_BOARD_INTERFACE": "Custom",
         "CLK_IN_SEL_PORT": "clk_in_sel",
         "CLK_OUT1_PORT": "clk_out1",
         "CLK_OUT1_USE_FINE_PS_GUI": "false",
         "CLK_OUT2_PORT": "clk_out2",
         "CLK_OUT2_USE_FINE_PS_GUI": "false",
         "CLK_OUT3_PORT": "clk_out3",
         "CLK_OUT3_USE_FINE_PS_GUI": "false",
         "CLK_OUT4_PORT": "clk_out4",
         "CLK_OUT4_USE_FINE_PS_GUI": "false",
         "CLK_OUT5_PORT": "clk_out5",
         "CLK_OUT5_USE_FINE_PS_GUI": "false",
         "CLK_OUT6_PORT": "clk_out6",
         "CLK_OUT6_USE_FINE_PS_GUI": "false",
         "CLK_OUT7_PORT": "clk_out7",
         "CLK_OUT7_USE_FINE_PS_GUI": "false",
         "CLK_VALID_PORT": "CLK_VALID",
         "CLOCK_MGR_TYPE": "auto",
         "C_AUTO_PRIMITIVE": "MMCM",
         "C_BASEADDR": "0x43C50000",
         "C_CDDCDONE_PORT": "cddcdone",
         "C_CDDCREQ_PORT": "cddcreq",
         "C_CLKFBOUT_1": "0000",
         "C_CLKFBOUT_2": "0000",
         "C_CLKFB_IN_N_PORT": "clkfb_in_n",
         "C_CLKFB_IN_PORT": "clkfb_in",
         "C_CLKFB_IN_P_PORT": "clkfb_in_p",
         "C_CLKFB_IN_SIGNALING": "SINGLE",
         "C_CLKFB_OUT_N_PORT": "clkfb_out_n",
         "C_CLKFB_OUT_PORT": "clkfb_out",
         "C_CLKFB_OUT_P_PORT": "clkfb_out_p",
         "C_CLKFB_STOPPED_PORT": "clkfb_stopped",
         "C_CLKIN1_JITTER_PS": "100.0",
         "C_CLKIN2_JITTER_PS": "100.0",
         "C_CLKOUT0_1": "0000",
         "C_CLKOUT0_2": "0000",
         "C_CLKOUT0_ACTUAL_FREQ": "100.00000",
         "C_CLKOUT1_1": "0000",
         "C_CLKOUT1_2": "0000",
         "C_CLKOUT1_ACTUAL_FREQ": "100.000",
         "C_CLKOUT1_DRIVES": "BUFG",
         "C_CLKOUT1_DUTY_CYCLE": "50.0",
         "C_CLKOUT1_MATCHED_ROUTING": "false",
         "C_CLKOUT1_OUT_FREQ": "100.00000",
         "C_CLKOUT1_PHASE": "0.000",
         "C_CLKOUT1_REQUESTED_DUTY_CYCLE": "50.000",
         "C_CLKOUT1_REQUESTED_OUT_FREQ": "100.000",
         "C_CLKOUT1_REQUESTED_PHASE": "0.000",
         "C_CLKOUT1_SEQUENCE_NUMBER": "1",
         "C_CLKOUT2_1": "0000",
         "C_CLKOUT2_2": "0000",
         "C_CLKOUT2_ACTUAL_FREQ": "100.000",
         "C_CLKOUT2_DRIVES": "BUFG",
         "C_CLKOUT2_DUTY_CYCLE": "50.000",
         "C_CLKOUT2_MATCHED_ROUTING": "false",
         "C_CLKOUT2_OUT_FREQ": "100.000",
         "C_CLKOUT2_PHASE": "0.000",
         "C_CLKOUT2_REQUESTED_DUTY_CYCLE": "50.000",
         "C_CLKOUT2_REQUESTED_OUT_FREQ": "100.000",
         "C_CLKOUT2_REQUESTED_PHASE": "0.000",
         "C_CLKOUT2_SEQUENCE_NUMBER": "1",
         "C_CLKOUT2_USED": "0",
         "C_CLKOUT3_1": "0000",
         "C_CLKOUT3_2": "0000",
         "C_CLKOUT3_ACTUAL_FREQ": "100.000",
         "C_CLKOUT3_DRIVES": "BUFG",
         "C_CLKOUT3_DUTY_CYCLE": "50.000",
         "C_CLKOUT3_MATCHED_ROUTING": "false",
         "C_CLKOUT3_OUT_FREQ": "100.000",
         "C_CLKOUT3_PHASE": "0.000",
         "C_CLKOUT3_REQUESTED_DUTY_CYCLE": "50.000",
         "C_CLKOUT3_REQUESTED_OUT_FREQ": "100.000",
         "C_CLKOUT3_REQUESTED_PHASE": "0.000",
         "C_CLKOUT3_SEQUENCE_NUMBER": "1",
         "C_CLKOUT3_USED": "0",
         "C_CLKOUT4_1": "0000",
         "C_CLKOUT4_2": "0000",
         "C_CLKOUT4_ACTUAL_FREQ": "100.000",
         "C_CLKOUT4_DRIVES": "BUFG",
         "C_CLKOUT4_DUTY_CYCLE": "50.000",
         "C_CLKOUT4_MATCHED_ROUTING": "false",
         "C_CLKOUT4_OUT_FREQ": "100.000",
         "C_CLKOUT4_PHASE": "0.000",
         "C_CLKOUT4_REQUESTED_DUTY_CYCLE": "50.000",
         "C_CLKOUT4_REQUESTED_OUT_FREQ": "100.000",
         "C_CLKOUT4_REQUESTED_PHASE": "0.000",
         "C_CLKOUT4_SEQUENCE_NUMBER": "1",
         "C_CLKOUT4_USED": "0",
         "C_CLKOUT5_1": "0000",
         "C_CLKOUT5_2": "0000",
         "C_CLKOUT5_ACTUAL_FREQ": "100.000",
         "C_CLKOUT5_DRIVES": "BUFG",
         "C_CLKOUT5_DUTY_CYCLE": "50.000",
         "C_CLKOUT5_MATCHED_ROUTING": "false",
         "C_CLKOUT5_OUT_FREQ": "100.000",
         "C_CLKOUT5_PHASE": "0.000",
         "C_CLKOUT5_REQUESTED_DUTY_CYCLE": "50.000",
         "C_CLKOUT5_REQUESTED_OUT_FREQ": "100.000",
         "C_CLKOUT5_REQUESTED_PHASE": "0.000",
         "C_CLKOUT5_SEQUENCE_NUMBER": "1",
         "C_CLKOUT5_USED": "0",
         "C_CLKOUT6_1": "0000",
         "C_CLKOUT6_2": "0000",
         "C_CLKOUT6_ACTUAL_FREQ": "100.000",
         "C_CLKOUT6_DRIVES": "BUFG",
         "C_CLKOUT6_DUTY_CYCLE": "50.000",
         "C_CLKOUT6_MATCHED_ROUTING": "false",
         "C_CLKOUT6_OUT_FREQ": "100.000",
         "C_CLKOUT6_PHASE": "0.000",
         "C_CLKOUT6_REQUESTED_DUTY_CYCLE": "50.000",
         "C_CLKOUT6_REQUESTED_OUT_FREQ": "100.000",
         "C_CLKOUT6_REQUESTED_PHASE": "0.000",
         "C_CLKOUT6_SEQUENCE_NUMBER": "1",
         "C_CLKOUT6_USED": "0",
         "C_CLKOUT7_DRIVES": "BUFG",
         "C_CLKOUT7_DUTY_CYCLE": "50.000",
         "C_CLKOUT7_MATCHED_ROUTING": "false",
         "C_CLKOUT7_OUT_FREQ": "100.000",
         "C_CLKOUT7_PHASE": "0.000",
         "C_CLKOUT7_REQUESTED_DUTY_CYCLE": "50.000",
         "C_CLKOUT7_REQUESTED_OUT_FREQ": "100.000",
         "C_CLKOUT7_REQUESTED_PHASE": "0.000",
         "C_CLKOUT7_SEQUENCE_NUMBER": "1",
         "C_CLKOUT7_USED": "0",
         "C_CLKOUTPHY_MODE": "VCO",
         "C_CLK_IN_SEL_PORT": "clk_in_sel",
         "C_CLK_OUT1_PORT": "clk_out1",
         "C_CLK_OUT2_PORT": "clk_out2",
         "C_CLK_OUT3_PORT": "clk_out3",
         "C_CLK_OUT4_PORT": "clk_out4",
         "C_CLK_OUT5_PORT": "clk_out5",
         "C_CLK_OUT6_PORT": "clk_out6",
         "C_CLK_OUT7_PORT": "clk_out7",
         "C_CLK_VALID_PORT": "CLK_VALID",
         "C_CLOCK_MGR_TYPE": "NA",
         "C_DADDR_PORT": "daddr",
         "C_DCLK_PORT": "dclk",
         "C_DEN_PORT": "den",
         "C_DIN_PORT": "din",
         "C_DIVCLK": "0000",
         "C_DIVIDE1_AUTO": "1",
         "C_DIVIDE2_AUTO": "1.0",
         "C_DIVIDE3_AUTO": "1.0",
         "C_DIVIDE4_AUTO": "1.0",
         "C_DIVIDE5_AUTO": "1.0",
         "C_DIVIDE6_AUTO": "1.0",
         "C_DIVIDE7_AUTO": "1.0",
         "C_DOUT_PORT": "dout",
         "C_DRDY_PORT": "drdy",
         "C_DWE_PORT": "dwe",
         "C_D_MAX": "80.000",
         "C_D_MIN": "1.000",
         "C_ENABLE_CLKOUTPHY": "0",
         "C_ENABLE_CLOCK_MONITOR": "0",
         "C_ENABLE_USER_CLOCK0": "0",
         "C_ENABLE_USER_CLOCK1": "0",
         "C_ENABLE_USER_CLOCK2": "0",
         "C_ENABLE_USER_CLOCK3": "0",
         "C_Enable_PLL0": "0",
         "C_Enable_PLL1": "0",
         "C_FEEDBACK_SOURCE": "FDBK_AUTO",
         "C_FILTER_1": "0000",
         "C_FILTER_2": "0000",
         "C_HAS_CDDC": "0",
         "C_HIGHADDR": "0x43C5FFFF",
         "C_INCLK_SUM_ROW0": "Input Clock   Freq (MHz)    Input Jitter (UI)",
         "C_INCLK_SUM_ROW1": "__primary_________100.000____________0.010",
         "C_INCLK_SUM_ROW2": "no_secondary_input_clock",
         "C_INPUT_CLK_STOPPED_PORT": "input_clk_stopped",
         "C_INTERFACE_SELECTION": "1",
         "C_IN_FREQ_UNITS": "Units_MHz",
         "C_JITTER_SEL": "No_Jitter",
         "C_LOCKED_PORT": "locked",
         "C_LOCK_1": "0000",
         "C_LOCK_2": "0000",
         "C_LOCK_3": "0000",
         "C_MMCMBUFGCEDIV": "false",
         "C_MMCMBUFGCEDIV1": "false",
         "C_MMCMBUFGCEDIV2": "false",
         "C_MMCMBUFGCEDIV3": "false",
         "C_MMCMBUFGCEDIV4": "false",
         "C_MMCMBUFGCEDIV5": "false",
         "C_MMCMBUFGCEDIV6": "false",
         "C_MMCMBUFGCEDIV7": "false",
         "C_MMCM_BANDWIDTH": "OPTIMIZED",
         "C_MMCM_CLKFBOUT_MULT_F": "10.000",
         "C_MMCM_CLKFBOUT_PHASE": "0.000",
         "C_MMCM_CLKFBOUT_USE_FINE_PS": "FALSE",
         "C_MMCM_CLKIN1_PERIOD": "10.000",
         "C_MMCM_CLKIN2_PERIOD": "10.000",
         "C_MMCM_CLKOUT0_DIVIDE_F": "10.000",
         "C_MMCM_CLKOUT0_DUTY_CYCLE": "0.500",
         "C_MMCM_CLKOUT0_PHASE": "0.000",
         "C_MMCM_CLKOUT0_USE_FINE_PS": "FALSE",
         "C_MMCM_CLKOUT1_DIVIDE": "1",
         "C_MMCM_CLKOUT1_DUTY_CYCLE": "0.500",
         "C_MMCM_CLKOUT1_PHASE": "0.000",
         "C_MMCM_CLKOUT1_USE_FINE_PS": "FALSE",
         "C_MMCM_CLKOUT2_DIVIDE": "1",
         "C_MMCM_CLKOUT2_DUTY_CYCLE": "0.500",
         "C_MMCM_CLKOUT2_PHASE": "0.000",
         "C_MMCM_CLKOUT2_USE_FINE_PS": "FALSE",
         "C_MMCM_CLKOUT3_DIVIDE": "1",
         "C_MMCM_CLKOUT3_DUTY_CYCLE": "0.500",
         "C_MMCM_CLKOUT3_PHASE": "0.000",
         "C_MMCM_CLKOUT3_USE_FINE_PS": "FALSE",
         "C_MMCM_CLKOUT4_CASCADE": "FALSE",
         "C_MMCM_CLKOUT4_DIVIDE": "1",
         "C_MMCM_CLKOUT4_DUTY_CYCLE": "0.500",
         "C_MMCM_CLKOUT4_PHASE": "0.000",
         "C_MMCM_CLKOUT4_USE_FINE_PS": "FALSE",
         "C_MMCM_CLKOUT5_DIVIDE": "1",
         "C_MMCM_CLKOUT5_DUTY_CYCLE": "0.500",
         "C_MMCM_CLKOUT5_PHASE": "0.000",
         "C_MMCM_CLKOUT5_USE_FINE_PS": "FALSE",
         "C_MMCM_CLKOUT6_DIVIDE": "1",
         "C_MMCM_CLKOUT6_DUTY_CYCLE": "0.500",
         "C_MMCM_CLKOUT6_PHASE": "0.000",
         "C_MMCM_CLKOUT6_USE_FINE_PS": "FALSE",
         "C_MMCM_CLOCK_HOLD": "FALSE",
         "C_MMCM_COMPENSATION": "ZHOLD",
         "C_MMCM_DIVCLK_DIVIDE": "1",
         "C_MMCM_NOTES": "None",
         "C_MMCM_REF_JITTER1": "0.010",
         "C_MMCM_REF_JITTER2": "0.010",
         "C_MMCM_STARTUP_WAIT": "FALSE",
         "C_M_MAX": "64.000",
         "C_M_MIN": "2.000",
         "C_NUM_OUT_CLKS": "1",
         "C_OUTCLK_SUM_ROW0A": "Output     Output      Phase    Duty Cycle   Pk-to-Pk     Phase",
         "C_OUTCLK_SUM_ROW0B": "Clock     Freq (MHz)  (degrees)    (%)     Jitter (ps)  Error (ps)",
         "C_OUTCLK_SUM_ROW1": "clk_out1__100.00000______0.000______50.0______130.958_____98.575",
         "C_OUTCLK_SUM_ROW2": "no_CLK_OUT2_output",
         "C_OUTCLK_SUM_ROW3": "no_CLK_OUT3_output",
         "C_OUTCLK_SUM_ROW4": "no_CLK_OUT4_output",
         "C_OUTCLK_SUM_ROW5": "no_CLK_OUT5_output",
         "C_OUTCLK_SUM_ROW6": "no_CLK_OUT6_output",
         "C_OUTCLK_SUM_ROW7": "no_CLK_OUT7_output",
         "C_OVERRIDE_MMCM": "0",
         "C_OVERRIDE_PLL": "0",
         "C_O_MAX": "128.000",
         "C_O_MIN": "1.000",
         "C_PHASESHIFT_MODE": "WAVEFORM",
         "C_PLATFORM": "UNKNOWN",
         "C_PLLBUFGCEDIV": "false",
         "C_PLLBUFGCEDIV1": "false",
         "C_PLLBUFGCEDIV2": "false",
         "C_PLLBUFGCEDIV3": "false",
         "C_PLLBUFGCEDIV4": "false",
         "C_PLL_BANDWIDTH": "OPTIMIZED",
         "C_PLL_CLKFBOUT_MULT": "1",
         "C_PLL_CLKFBOUT_PHASE": "0.000",
         "C_PLL_CLKIN_PERIOD": "1.000",
         "C_PLL_CLKOUT0_DIVIDE": "1",
         "C_PLL_CLKOUT0_DUTY_CYCLE": "0.500",
         "C_PLL_CLKOUT0_PHASE": "0.000",
         "C_PLL_CLKOUT1_DIVIDE": "1",
         "C_PLL_CLKOUT1_DUTY_CYCLE": "0.500",
         "C_PLL_CLKOUT1_PHASE": "0.000",
         "C_PLL_CLKOUT2_DIVIDE": "1",
         "C_PLL_CLKOUT2_DUTY_CYCLE": "0.500",
         "C_PLL_CLKOUT2_PHASE": "0.000",
         "C_PLL_CLKOUT3_DIVIDE": "1",
         "C_PLL_CLKOUT3_DUTY_CYCLE": "0.500",
         "C_PLL_CLKOUT3_PHASE": "0.000",
         "C_PLL_CLKOUT4_DIVIDE": "1",
         "C_PLL_CLKOUT4_DUTY_CYCLE": "0.500",
         "C_PLL_CLKOUT4_PHASE": "0.000",
         "C_PLL_CLKOUT5_DIVIDE": "1",
         "C_PLL_CLKOUT5_DUTY_CYCLE": "0.500",
         "C_PLL_CLKOUT5_PHASE": "0.000",
         "C_PLL_CLK_FEEDBACK": "CLKFBOUT",
         "C_PLL_COMPENSATION": "SYSTEM_SYNCHRONOUS",
         "C_PLL_DIVCLK_DIVIDE": "1",
         "C_PLL_NOTES": "No notes",
         "C_PLL_REF_JITTER": "0.010",
         "C_POWER_DOWN_PORT": "power_down",
         "C_POWER_REG": "0000",
         "C_PRECISION": "1",
         "C_PRIMARY_PORT": "clk_in1",
         "C_PRIMITIVE": "MMCM",
         "C_PRIMTYPE_SEL": "AUTO",
         "C_PRIM_IN_FREQ": "100.000",
         "C_PRIM_IN_JITTER": "0.010",
         "C_PRIM_IN_TIMEPERIOD": "10.000",
         "C_PRIM_SOURCE": "Single_ended_clock_capable_pin",
         "C_PSCLK_PORT": "psclk",
         "C_PSDONE_PORT": "psdone",
         "C_PSEN_PORT": "psen",
         "C_PSINCDEC_PORT": "psincdec",
         "C_REF_CLK_FREQ": "100.0",
         "C_RESET_LOW": "0",
         "C_RESET_PORT": "reset",
         "C_SECONDARY_IN_FREQ": "100.000",
         "C_SECONDARY_IN_JITTER": "0.010",
         "C_SECONDARY_IN_TIMEPERIOD": "10.000",
         "C_SECONDARY_PORT": "clk_in2",
         "C_SECONDARY_SOURCE": "Single_ended_clock_capable_pin",
         "C_SS_MODE": "CENTER_HIGH",
         "C_SS_MOD_PERIOD": "4000",
         "C_SS_MOD_TIME": "0.004",
         "C_STATUS_PORT": "STATUS",
         "C_S_AXI_ADDR_WIDTH": "11",
         "C_S_AXI_DATA_WIDTH": "32",
         "C_USER_CLK_FREQ0": "100.0",
         "C_USER_CLK_FREQ1": "100.0",
         "C_USER_CLK_FREQ2": "100.0",
         "C_USER_CLK_FREQ3": "100.0",
         "C_USE_CLKFB_STOPPED": "0",
         "C_USE_CLKOUT1_BAR": "0",
         "C_USE_CLKOUT2_BAR": "0",
         "C_USE_CLKOUT3_BAR": "0",
         "C_USE_CLKOUT4_BAR": "0",
         "C_USE_CLK_VALID": "0",
         "C_USE_CLOCK_SEQUENCING": "0",
         "C_USE_DYN_PHASE_SHIFT": "0",
         "C_USE_DYN_RECONFIG": "1",
         "C_USE_FAST_SIMULATION": "0",
         "C_USE_FREEZE": "0",
         "C_USE_FREQ_SYNTH": "1",
         "C_USE_INCLK_STOPPED": "0",
         "C_USE_INCLK_SWITCHOVER": "0",
         "C_USE_LOCKED": "1",
         "C_USE_MAX_I_JITTER": "0",
         "C_USE_MIN_O_JITTER": "0",
         "C_USE_MIN_POWER": "0",
         "C_USE_PHASE_ALIGNMENT": "1",
         "C_USE_POWER_DOWN": "0",
         "C_USE_RESET": "1",
         "C_USE_SAFE_CLOCK_STARTUP": "0",
         "C_USE_SPREAD_SPECTRUM": "0",
         "C_USE_STATUS": "0",
         "C_VCO_MAX": "1200.000",
         "C_VCO_MIN": "600.000",
         "Component_Name": "ctrl_top_clk_wiz_adc_0",
         "DADDR_PORT": "daddr",
         "DCLK_PORT": "dclk",
         "DEN_PORT": "den",
         "DIFF_CLK_IN1_BOARD_INTERFACE": "Custom",
         "DIFF_CLK_IN2_BOARD_INTERFACE": "Custom",
         "DIN_PORT": "din",
         "DOUT_PORT": "dout",
         "DRDY_PORT": "drdy",
         "DWE_PORT": "dwe",
         "EDK_IPTYPE": "PERIPHERAL",
         "ENABLE_CDDC": "false",
         "ENABLE_CLKOUTPHY": "false",
         "ENABLE_CLOCK_MONITOR": "false",
         "ENABLE_USER_CLOCK0": "false",
         "ENABLE_USER_CLOCK1": "false",
         "ENABLE_USER_CLOCK2": "false",
         "ENABLE_USER_CLOCK3": "false",
         "Enable_PLL0": "false",
         "Enable_PLL1": "false",
         "FEEDBACK_SOURCE": "FDBK_AUTO",
         "INPUT_CLK_STOPPED_PORT": "input_clk_stopped",
         "INPUT_MODE": "frequency",
         "INTERFACE_SELECTION": "Enable_AXI",
         "IN_FREQ_UNITS": "Units_MHz",
         "IN_JITTER_UNITS": "Units_UI",
         "JITTER_OPTIONS": "UI",
         "JITTER_SEL": "No_Jitter",
         "LOCKED_PORT": "locked",
         "MMCM_BANDWIDTH": "OPTIMIZED",
         "MMCM_CLKFBOUT_MULT_F": "10.000",
         "MMCM_CLKFBOUT_PHASE": "0.000",
         "MMCM_CLKFBOUT_USE_FINE_PS": "false",
         "MMCM_CLKIN1_PERIOD": "10.000",
         "MMCM_CLKIN2_PERIOD": "10.000",
         "MMCM_CLKOUT0_DIVIDE_F": "10.000",
         "MMCM_CLKOUT0_DUTY_CYCLE": "0.500",
         "MMCM_CLKOUT0_PHASE": "0.000",
         "MMCM_CLKOUT0_USE_FINE_PS": "false",
         "MMCM_CLKOUT1_DIVIDE": "1",
         "MMCM_CLKOUT1_DUTY_CYCLE": "0.500",
         "MMCM_CLKOUT1_PHASE": "0.000",
         "MMCM_CLKOUT1_USE_FINE_PS": "false",
         "MMCM_CLKOUT2_DIVIDE": "1",
         "MMCM_CLKOUT2_DUTY_CYCLE": "0.500",
         "MMCM_CLKOUT2_PHASE": "0.000",
         "MMCM_CLKOUT2_USE_FINE_PS": "false",
         "MMCM_CLKOUT3_DIVIDE": "1",
         "MMCM_CLKOUT3_DUTY_CYCLE": "0.500",
         "MMCM_CLKOUT3_PHASE": "0.000",
         "MMCM_CLKOUT3_USE_FINE_PS": "false",
         "MMCM_CLKOUT4_CASCADE": "false",
         "MMCM_CLKOUT4_DIVIDE": "1",
         "MMCM_CLKOUT4_DUTY_CYCLE": "0.500",
         "MMCM_CLKOUT4_PHASE": "0.000",
         "MMCM_CLKOUT4_USE_FINE_PS": "false",
         "MMCM_CLKOUT5_DIVIDE": "1",
         "MMCM_CLKOUT5_DUTY_CYCLE": "0.500",
         "MMCM_CLKOUT5_PHASE": "0.000",
         "MMCM_CLKOUT5_USE_FINE_PS": "false",
         "MMCM_CLKOUT6_DIVIDE": "1",
         "MMCM_CLKOUT6_DUTY_CYCLE": "0.500",
         "MMCM_CLKOUT6_PHASE": "0.000",
         "MMCM_CLKOUT6_USE_FINE_PS": "false",
         "MMCM_CLOCK_HOLD": "false",
         "MMCM_COMPENSATION": "ZHOLD",
         "MMCM_DIVCLK_DIVIDE": "1",
         "MMCM_NOTES": "None",
         "MMCM_REF_JITTER1": "0.010",
         "MMCM_REF_JITTER2": "0.010",
         "MMCM_STARTUP_WAIT": "false",
         "NUM_OUT_CLKS": "1",
         "OVERRIDE_MMCM": "false",
         "OVERRIDE_PLL": "false",
         "PHASESHIFT_MODE": "WAVEFORM",
         "PHASE_DUTY_CONFIG": "true",
         "PLATFORM": "UNKNOWN",
         "PLL_BANDWIDTH": "OPTIMIZED",
         "PLL_CLKFBOUT_MULT": "4",
         "PLL_CLKFBOUT_PHASE": "0.000",
         "PLL_CLKIN_PERIOD": "10.000",
         "PLL_CLKOUT0_DIVIDE": "1",
         "PLL_CLKOUT0_DUTY_CYCLE": "0.500",
         "PLL_CLKOUT0_PHASE": "0.000",
         "PLL_CLKOUT1_DIVIDE": "1",
         "PLL_CLKOUT1_DUTY_CYCLE": "0.500",
         "PLL_CLKOUT1_PHASE": "0.000",
         "PLL_CLKOUT2_DIVIDE": "1",
         "PLL_CLKOUT2_DUTY_CYCLE": "0.500",
         "PLL_CLKOUT2_PHASE": "0.000",
         "PLL_CLKOUT3_DIVIDE": "1",
         "PLL_CLKOUT3_DUTY_CYCLE": "0.500",
         "PLL_CLKOUT3_PHASE": "0.000",
         "PLL_CLKOUT4_DIVIDE": "1",
         "PLL_CLKOUT4_DUTY_CYCLE": "0.500",
         "PLL_CLKOUT4_PHASE": "0.000",
         "PLL_CLKOUT5_DIVIDE": "1",
         "PLL_CLKOUT5_DUTY_CYCLE": "0.500",
         "PLL_CLKOUT5_PHASE": "0.000",
         "PLL_CLK_FEEDBACK": "CLKFBOUT",
         "PLL_COMPENSATION": "SYSTEM_SYNCHRONOUS",
         "PLL_DIVCLK_DIVIDE": "1",
         "PLL_NOTES": "None",
         "PLL_REF_JITTER": "0.010",
         "POWER_DOWN_PORT": "power_down",
         "PRECISION": "1",
         "PRIMARY_PORT": "clk_in1",
         "PRIMITIVE": "MMCM",
         "PRIMTYPE_SEL": "mmcm_adv",
         "PRIM_IN_FREQ": "100.000",
         "PRIM_IN_JITTER": "0.010",
         "PRIM_IN_TIMEPERIOD": "10.000",
         "PRIM_SOURCE": "Single_ended_clock_capable_pin",
         "PSCLK_PORT": "psclk",
         "PSDONE_PORT": "psdone",
         "PSEN_PORT": "psen",
         "PSINCDEC_PORT": "psincdec",
         "REF_CLK_FREQ": "100.0",
         "RELATIVE_INCLK": "REL_PRIMARY",
         "RESET_BOARD_INTERFACE": "Custom",
         "RESET_PORT": "reset",
         "RESET_TYPE": "ACTIVE_HIGH",
         "SECONDARY_IN_FREQ": "100.000",
         "SECONDARY_IN_JITTER": "0.010",
         "SECONDARY_IN_TIMEPERIOD": "10.000",
         "SECONDARY_PORT": "clk_in2",
         "SECONDARY_SOURCE": "Single_ended_clock_capable_pin",
         "SS_MODE": "CENTER_HIGH",
         "SS_MOD_FREQ": "250",
         "SS_MOD_TIME": "0.004",
         "STATUS_PORT": "STATUS",
         "SUMMARY_STRINGS": "empty",
         "USER_CLK_FREQ0": "100.0",
         "USER_CLK_FREQ1": "100.0",
         "USER_CLK_FREQ2": "100.0",
         "USER_CLK_FREQ3": "100.0",
         "USE_BOARD_FLOW": "false",
         "USE_CLKFB_STOPPED": "false",
         "USE_CLK_VALID": "false",
         "USE_CLOCK_SEQUENCING": "false",
         "USE_DYN_PHASE_SHIFT": "false",
         "USE_DYN_RECONFIG": "true",
         "USE_FREEZE": "false",
         "USE_FREQ_SYNTH": "true",
         "USE_INCLK_STOPPED": "false",
         "USE_INCLK_SWITCHOVER": "false",
         "USE_LOCKED": "true",
         "USE_MAX_I_JITTER": "false",
         "USE_MIN_O_JITTER": "false",
         "USE_MIN_POWER": "false",
         "USE_PHASE_ALIGNMENT": "true",
         "USE_POWER_DOWN": "false",
         "USE_RESET": "true",
         "USE_SAFE_CLOCK_STARTUP": "false",
         "USE_SPREAD_SPECTRUM": "false",
         "USE_STATUS": "false",
         "c_component_name": "ctrl_top_clk_wiz_adc_0"
        },
        "phys_addr": 1136984064,
        "registers": {},
        "state": null,
        "type": "xilinx.com:ip:clk_wiz:6.0"
       },
       "dut_controller_0": {
        "addr_range": 65536,
        "device": "<pynq.pl_server.device.XlnkDevice object at 0xb3aa0870>",
        "driver": "<class 'pynq.overlay.DefaultIP'>",
        "fullpath": "dut_controller_0",
        "gpio": {},
        "interrupts": {},
        "mem_id": "S_AXI",
        "parameters": {
         "C_S_AXI_ADDR_WIDTH": "7",
         "C_S_AXI_BASEADDR": "0x43C10000",
         "C_S_AXI_DATA_WIDTH": "32",
         "C_S_AXI_HIGHADDR": "0x43C1FFFF",
         "Component_Name": "ctrl_top_dut_controller_0_0",
         "EDK_IPTYPE": "PERIPHERAL"
        },
        "phys_addr": 1136721920,
        "registers": {},
        "state": null,
        "type": "user.org:user:dut_controller:1.0"
       },
       "dutcomm_0": {
        "addr_range": 65536,
        "device": "<pynq.pl_server.device.XlnkDevice object at 0xb3aa0870>",
        "driver": "<class 'pynq.overlay.DefaultIP'>",
        "fullpath": "dutcomm_0",
        "gpio": {},
        "interrupts": {},
        "mem_id": "S_AXI",
        "parameters": {
         "C_M_AXIS_START_COUNT": "32",
         "C_M_AXIS_TDATA_WIDTH": "32",
         "C_S_AXIS_TDATA_WIDTH": "32",
         "C_S_AXI_ADDR_WIDTH": "4",
         "C_S_AXI_BASEADDR": "0x43C00000",
         "C_S_AXI_DATA_WIDTH": "32",
         "C_S_AXI_HIGHADDR": "0x43C0FFFF",
         "Component_Name": "ctrl_top_dutcomm_0_0",
         "EDK_IPTYPE": "PERIPHERAL"
        },
        "phys_addr": 1136656384,
        "registers": {},
        "state": null,
        "type": "CERG:cerg:dutcomm:1.0"
       },
       "openadc_interface_v1_0_0": {
        "addr_range": 65536,
        "device": "<pynq.pl_server.device.XlnkDevice object at 0xb3aa0870>",
        "driver": "<class 'pynq.overlay.DefaultIP'>",
        "fullpath": "openadc_interface_v1_0_0",
        "gpio": {},
        "interrupts": {},
        "mem_id": "s_axi",
        "parameters": {
         "C_BASEADDR": "0x43C40000",
         "C_HIGHADDR": "0x43C4FFFF",
         "C_M_AXIS_START_COUNT": "32",
         "C_M_AXIS_TDATA_WIDTH": "64",
         "C_S_AXI_ADDR_WIDTH": "4",
         "C_S_AXI_DATA_WIDTH": "32",
         "Component_Name": "ctrl_top_openadc_interface_v1_0_0_0",
         "EDK_IPTYPE": "PERIPHERAL",
         "TEST_CAPTURE": "false"
        },
        "phys_addr": 1136918528,
        "registers": {},
        "state": null,
        "type": "xilinx.com:user:openadc_interface_v1_0:1.0"
       },
       "powermanager_0": {
        "addr_range": 65536,
        "device": "<pynq.pl_server.device.XlnkDevice object at 0xb3aa0870>",
        "driver": "<class 'pynq.overlay.DefaultIP'>",
        "fullpath": "powermanager_0",
        "gpio": {},
        "interrupts": {},
        "mem_id": "S00_AXI",
        "parameters": {
         "C_S00_AXI_ADDR_WIDTH": "7",
         "C_S00_AXI_BASEADDR": "0x43C30000",
         "C_S00_AXI_DATA_WIDTH": "32",
         "C_S00_AXI_HIGHADDR": "0x43C3FFFF",
         "Component_Name": "ctrl_top_powermanager_0_2",
         "EDK_IPTYPE": "PERIPHERAL"
        },
        "phys_addr": 1136852992,
        "registers": {},
        "state": null,
        "type": "CERG:cerg:powermanager:1.1"
       },
       "processing_system7_0": {
        "device": "<pynq.pl_server.device.XlnkDevice object at 0xb3aa0870>",
        "driver": "<class 'pynq.overlay.DefaultIP'>",
        "parameters": {
         "C_BASEADDR": "0x00000000",
         "C_DM_WIDTH": "4",
         "C_DQS_WIDTH": "4",
         "C_DQ_WIDTH": "32",
         "C_EMIO_GPIO_WIDTH": "64",
         "C_EN_EMIO_ENET0": "0",
         "C_EN_EMIO_ENET1": "0",
         "C_EN_EMIO_PJTAG": "0",
         "C_EN_EMIO_TRACE": "0",
         "C_FCLK_CLK0_BUF": "TRUE",
         "C_FCLK_CLK1_BUF": "TRUE",
         "C_FCLK_CLK2_BUF": "FALSE",
         "C_FCLK_CLK3_BUF": "FALSE",
         "C_GP0_EN_MODIFIABLE_TXN": "1",
         "C_GP1_EN_MODIFIABLE_TXN": "1",
         "C_HIGHADDR": "0x1FFFFFFF",
         "C_INCLUDE_ACP_TRANS_CHECK": "0",
         "C_INCLUDE_TRACE_BUFFER": "0",
         "C_IRQ_F2P_MODE": "DIRECT",
         "C_MIO_PRIMITIVE": "54",
         "C_M_AXI_GP0_ENABLE_STATIC_REMAP": "0",
         "C_M_AXI_GP0_ID_WIDTH": "12",
         "C_M_AXI_GP0_THREAD_ID_WIDTH": "12",
         "C_M_AXI_GP1_ENABLE_STATIC_REMAP": "0",
         "C_M_AXI_GP1_ID_WIDTH": "12",
         "C_M_AXI_GP1_THREAD_ID_WIDTH": "12",
         "C_NUM_F2P_INTR_INPUTS": "1",
         "C_PACKAGE_NAME": "clg400",
         "C_PS7_SI_REV": "PRODUCTION",
         "C_S_AXI_ACP_ARUSER_VAL": "31",
         "C_S_AXI_ACP_AWUSER_VAL": "31",
         "C_S_AXI_ACP_ID_WIDTH": "3",
         "C_S_AXI_GP0_ID_WIDTH": "6",
         "C_S_AXI_GP1_ID_WIDTH": "6",
         "C_S_AXI_HP0_DATA_WIDTH": "64",
         "C_S_AXI_HP0_ID_WIDTH": "6",
         "C_S_AXI_HP1_DATA_WIDTH": "64",
         "C_S_AXI_HP1_ID_WIDTH": "6",
         "C_S_AXI_HP2_DATA_WIDTH": "64",
         "C_S_AXI_HP2_ID_WIDTH": "6",
         "C_S_AXI_HP3_DATA_WIDTH": "64",
         "C_S_AXI_HP3_ID_WIDTH": "6",
         "C_TRACE_BUFFER_CLOCK_DELAY": "12",
         "C_TRACE_BUFFER_FIFO_SIZE": "128",
         "C_TRACE_INTERNAL_WIDTH": "2",
         "C_TRACE_PIPELINE_WIDTH": "8",
         "C_USE_AXI_NONSECURE": "0",
         "C_USE_DEFAULT_ACP_USER_VAL": "0",
         "C_USE_M_AXI_GP0": "1",
         "C_USE_M_AXI_GP1": "0",
         "C_USE_S_AXI_ACP": "0",
         "C_USE_S_AXI_GP0": "0",
         "C_USE_S_AXI_GP1": "0",
         "C_USE_S_AXI_HP0": "1",
         "C_USE_S_AXI_HP1": "0",
         "C_USE_S_AXI_HP2": "0",
         "C_USE_S_AXI_HP3": "0",
         "Component_Name": "ctrl_top_processing_system7_0_0",
         "EDK_IPTYPE": "PERIPHERAL",
         "PCW_ACT_APU_PERIPHERAL_FREQMHZ": "666.666687",
         "PCW_ACT_CAN0_PERIPHERAL_FREQMHZ": "23.8095",
         "PCW_ACT_CAN1_PERIPHERAL_FREQMHZ": "23.8095",
         "PCW_ACT_CAN_PERIPHERAL_FREQMHZ": "10.000000",
         "PCW_ACT_DCI_PERIPHERAL_FREQMHZ": "10.158730",
         "PCW_ACT_ENET0_PERIPHERAL_FREQMHZ": "10.000000",
         "PCW_ACT_ENET1_PERIPHERAL_FREQMHZ": "10.000000",
         "PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ": "100.000000",
         "PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ": "1.000000",
         "PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ": "10.000000",
         "PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ": "10.000000",
         "PCW_ACT_I2C_PERIPHERAL_FREQMHZ": "50",
         "PCW_ACT_PCAP_PERIPHERAL_FREQMHZ": "200.000000",
         "PCW_ACT_QSPI_PERIPHERAL_FREQMHZ": "10.000000",
         "PCW_ACT_SDIO_PERIPHERAL_FREQMHZ": "10.000000",
         "PCW_ACT_SMC_PERIPHERAL_FREQMHZ": "10.000000",
         "PCW_ACT_SPI_PERIPHERAL_FREQMHZ": "10.000000",
         "PCW_ACT_TPIU_PERIPHERAL_FREQMHZ": "200.000000",
         "PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ": "111.111115",
         "PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ": "111.111115",
         "PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ": "111.111115",
         "PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ": "111.111115",
         "PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ": "111.111115",
         "PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ": "111.111115",
         "PCW_ACT_TTC_PERIPHERAL_FREQMHZ": "50",
         "PCW_ACT_UART_PERIPHERAL_FREQMHZ": "10.000000",
         "PCW_ACT_USB0_PERIPHERAL_FREQMHZ": "60",
         "PCW_ACT_USB1_PERIPHERAL_FREQMHZ": "60",
         "PCW_ACT_WDT_PERIPHERAL_FREQMHZ": "111.111115",
         "PCW_APU_CLK_RATIO_ENABLE": "6:2:1",
         "PCW_APU_PERIPHERAL_FREQMHZ": "666.666666",
         "PCW_ARMPLL_CTRL_FBDIV": "40",
         "PCW_CAN0_BASEADDR": "0xE0008000",
         "PCW_CAN0_CAN0_IO": "<Select>",
         "PCW_CAN0_GRP_CLK_ENABLE": "0",
         "PCW_CAN0_GRP_CLK_IO": "<Select>",
         "PCW_CAN0_HIGHADDR": "0xE0008FFF",
         "PCW_CAN0_PERIPHERAL_CLKSRC": "External",
         "PCW_CAN0_PERIPHERAL_ENABLE": "0",
         "PCW_CAN0_PERIPHERAL_FREQMHZ": "-1",
         "PCW_CAN1_BASEADDR": "0xE0009000",
         "PCW_CAN1_CAN1_IO": "<Select>",
         "PCW_CAN1_GRP_CLK_ENABLE": "0",
         "PCW_CAN1_GRP_CLK_IO": "<Select>",
         "PCW_CAN1_HIGHADDR": "0xE0009FFF",
         "PCW_CAN1_PERIPHERAL_CLKSRC": "External",
         "PCW_CAN1_PERIPHERAL_ENABLE": "0",
         "PCW_CAN1_PERIPHERAL_FREQMHZ": "-1",
         "PCW_CAN_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_CAN_PERIPHERAL_DIVISOR0": "1",
         "PCW_CAN_PERIPHERAL_DIVISOR1": "1",
         "PCW_CAN_PERIPHERAL_FREQMHZ": "100",
         "PCW_CAN_PERIPHERAL_VALID": "0",
         "PCW_CLK0_FREQ": "100000000",
         "PCW_CLK1_FREQ": "1000000",
         "PCW_CLK2_FREQ": "10000000",
         "PCW_CLK3_FREQ": "10000000",
         "PCW_CORE0_FIQ_INTR": "0",
         "PCW_CORE0_IRQ_INTR": "0",
         "PCW_CORE1_FIQ_INTR": "0",
         "PCW_CORE1_IRQ_INTR": "0",
         "PCW_CPU_CPU_6X4X_MAX_RANGE": "667",
         "PCW_CPU_CPU_PLL_FREQMHZ": "1333.333",
         "PCW_CPU_PERIPHERAL_CLKSRC": "ARM PLL",
         "PCW_CPU_PERIPHERAL_DIVISOR0": "2",
         "PCW_CRYSTAL_PERIPHERAL_FREQMHZ": "33.333333",
         "PCW_DCI_PERIPHERAL_CLKSRC": "DDR PLL",
         "PCW_DCI_PERIPHERAL_DIVISOR0": "15",
         "PCW_DCI_PERIPHERAL_DIVISOR1": "7",
         "PCW_DCI_PERIPHERAL_FREQMHZ": "10.159",
         "PCW_DDRPLL_CTRL_FBDIV": "32",
         "PCW_DDR_DDR_PLL_FREQMHZ": "1066.667",
         "PCW_DDR_HPRLPR_QUEUE_PARTITION": "HPR(0)/LPR(32)",
         "PCW_DDR_HPR_TO_CRITICAL_PRIORITY_LEVEL": "15",
         "PCW_DDR_LPR_TO_CRITICAL_PRIORITY_LEVEL": "2",
         "PCW_DDR_PERIPHERAL_CLKSRC": "DDR PLL",
         "PCW_DDR_PERIPHERAL_DIVISOR0": "2",
         "PCW_DDR_PORT0_HPR_ENABLE": "0",
         "PCW_DDR_PORT1_HPR_ENABLE": "0",
         "PCW_DDR_PORT2_HPR_ENABLE": "0",
         "PCW_DDR_PORT3_HPR_ENABLE": "0",
         "PCW_DDR_PRIORITY_READPORT_0": "<Select>",
         "PCW_DDR_PRIORITY_READPORT_1": "<Select>",
         "PCW_DDR_PRIORITY_READPORT_2": "<Select>",
         "PCW_DDR_PRIORITY_READPORT_3": "<Select>",
         "PCW_DDR_PRIORITY_WRITEPORT_0": "<Select>",
         "PCW_DDR_PRIORITY_WRITEPORT_1": "<Select>",
         "PCW_DDR_PRIORITY_WRITEPORT_2": "<Select>",
         "PCW_DDR_PRIORITY_WRITEPORT_3": "<Select>",
         "PCW_DDR_RAM_BASEADDR": "0x00100000",
         "PCW_DDR_RAM_HIGHADDR": "0x1FFFFFFF",
         "PCW_DDR_WRITE_TO_CRITICAL_PRIORITY_LEVEL": "2",
         "PCW_DM_WIDTH": "4",
         "PCW_DQS_WIDTH": "4",
         "PCW_DQ_WIDTH": "32",
         "PCW_DUAL_PARALLEL_QSPI_DATA_MODE": "<Select>",
         "PCW_DUAL_STACK_QSPI_DATA_MODE": "<Select>",
         "PCW_ENET0_BASEADDR": "0xE000B000",
         "PCW_ENET0_ENET0_IO": "<Select>",
         "PCW_ENET0_GRP_MDIO_ENABLE": "0",
         "PCW_ENET0_GRP_MDIO_IO": "<Select>",
         "PCW_ENET0_HIGHADDR": "0xE000BFFF",
         "PCW_ENET0_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_ENET0_PERIPHERAL_DIVISOR0": "1",
         "PCW_ENET0_PERIPHERAL_DIVISOR1": "1",
         "PCW_ENET0_PERIPHERAL_ENABLE": "0",
         "PCW_ENET0_PERIPHERAL_FREQMHZ": "1000 Mbps",
         "PCW_ENET0_RESET_ENABLE": "0",
         "PCW_ENET0_RESET_IO": "<Select>",
         "PCW_ENET1_BASEADDR": "0xE000C000",
         "PCW_ENET1_ENET1_IO": "<Select>",
         "PCW_ENET1_GRP_MDIO_ENABLE": "0",
         "PCW_ENET1_GRP_MDIO_IO": "<Select>",
         "PCW_ENET1_HIGHADDR": "0xE000CFFF",
         "PCW_ENET1_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_ENET1_PERIPHERAL_DIVISOR0": "1",
         "PCW_ENET1_PERIPHERAL_DIVISOR1": "1",
         "PCW_ENET1_PERIPHERAL_ENABLE": "0",
         "PCW_ENET1_PERIPHERAL_FREQMHZ": "1000 Mbps",
         "PCW_ENET1_RESET_ENABLE": "0",
         "PCW_ENET1_RESET_IO": "<Select>",
         "PCW_ENET_RESET_ENABLE": "0",
         "PCW_ENET_RESET_POLARITY": "Active Low",
         "PCW_ENET_RESET_SELECT": "<Select>",
         "PCW_EN_4K_TIMER": "0",
         "PCW_EN_CAN0": "0",
         "PCW_EN_CAN1": "0",
         "PCW_EN_CLK0_PORT": "1",
         "PCW_EN_CLK1_PORT": "1",
         "PCW_EN_CLK2_PORT": "0",
         "PCW_EN_CLK3_PORT": "0",
         "PCW_EN_CLKTRIG0_PORT": "0",
         "PCW_EN_CLKTRIG1_PORT": "0",
         "PCW_EN_CLKTRIG2_PORT": "0",
         "PCW_EN_CLKTRIG3_PORT": "0",
         "PCW_EN_DDR": "1",
         "PCW_EN_EMIO_CAN0": "0",
         "PCW_EN_EMIO_CAN1": "0",
         "PCW_EN_EMIO_CD_SDIO0": "0",
         "PCW_EN_EMIO_CD_SDIO1": "0",
         "PCW_EN_EMIO_ENET0": "0",
         "PCW_EN_EMIO_ENET1": "0",
         "PCW_EN_EMIO_GPIO": "0",
         "PCW_EN_EMIO_I2C0": "0",
         "PCW_EN_EMIO_I2C1": "0",
         "PCW_EN_EMIO_MODEM_UART0": "0",
         "PCW_EN_EMIO_MODEM_UART1": "0",
         "PCW_EN_EMIO_PJTAG": "0",
         "PCW_EN_EMIO_SDIO0": "0",
         "PCW_EN_EMIO_SDIO1": "0",
         "PCW_EN_EMIO_SPI0": "0",
         "PCW_EN_EMIO_SPI1": "0",
         "PCW_EN_EMIO_SRAM_INT": "0",
         "PCW_EN_EMIO_TRACE": "0",
         "PCW_EN_EMIO_TTC0": "0",
         "PCW_EN_EMIO_TTC1": "0",
         "PCW_EN_EMIO_UART0": "0",
         "PCW_EN_EMIO_UART1": "0",
         "PCW_EN_EMIO_WDT": "0",
         "PCW_EN_EMIO_WP_SDIO0": "0",
         "PCW_EN_EMIO_WP_SDIO1": "0",
         "PCW_EN_ENET0": "0",
         "PCW_EN_ENET1": "0",
         "PCW_EN_GPIO": "0",
         "PCW_EN_I2C0": "0",
         "PCW_EN_I2C1": "0",
         "PCW_EN_MODEM_UART0": "0",
         "PCW_EN_MODEM_UART1": "0",
         "PCW_EN_PJTAG": "0",
         "PCW_EN_PTP_ENET0": "0",
         "PCW_EN_PTP_ENET1": "0",
         "PCW_EN_QSPI": "0",
         "PCW_EN_RST0_PORT": "1",
         "PCW_EN_RST1_PORT": "0",
         "PCW_EN_RST2_PORT": "0",
         "PCW_EN_RST3_PORT": "0",
         "PCW_EN_SDIO0": "0",
         "PCW_EN_SDIO1": "0",
         "PCW_EN_SMC": "0",
         "PCW_EN_SPI0": "0",
         "PCW_EN_SPI1": "0",
         "PCW_EN_TRACE": "0",
         "PCW_EN_TTC0": "0",
         "PCW_EN_TTC1": "0",
         "PCW_EN_UART0": "0",
         "PCW_EN_UART1": "0",
         "PCW_EN_USB0": "0",
         "PCW_EN_USB1": "0",
         "PCW_EN_WDT": "0",
         "PCW_FCLK0_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_FCLK0_PERIPHERAL_DIVISOR0": "4",
         "PCW_FCLK0_PERIPHERAL_DIVISOR1": "4",
         "PCW_FCLK1_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_FCLK1_PERIPHERAL_DIVISOR0": "40",
         "PCW_FCLK1_PERIPHERAL_DIVISOR1": "40",
         "PCW_FCLK2_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_FCLK2_PERIPHERAL_DIVISOR0": "1",
         "PCW_FCLK2_PERIPHERAL_DIVISOR1": "1",
         "PCW_FCLK3_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_FCLK3_PERIPHERAL_DIVISOR0": "1",
         "PCW_FCLK3_PERIPHERAL_DIVISOR1": "1",
         "PCW_FCLK_CLK0_BUF": "TRUE",
         "PCW_FCLK_CLK1_BUF": "TRUE",
         "PCW_FCLK_CLK2_BUF": "FALSE",
         "PCW_FCLK_CLK3_BUF": "FALSE",
         "PCW_FPGA0_PERIPHERAL_FREQMHZ": "100",
         "PCW_FPGA1_PERIPHERAL_FREQMHZ": "1",
         "PCW_FPGA2_PERIPHERAL_FREQMHZ": "50",
         "PCW_FPGA3_PERIPHERAL_FREQMHZ": "50",
         "PCW_FPGA_FCLK0_ENABLE": "1",
         "PCW_FPGA_FCLK1_ENABLE": "1",
         "PCW_FPGA_FCLK2_ENABLE": "0",
         "PCW_FPGA_FCLK3_ENABLE": "0",
         "PCW_FTM_CTI_IN0": "<Select>",
         "PCW_FTM_CTI_IN1": "<Select>",
         "PCW_FTM_CTI_IN2": "<Select>",
         "PCW_FTM_CTI_IN3": "<Select>",
         "PCW_FTM_CTI_OUT0": "<Select>",
         "PCW_FTM_CTI_OUT1": "<Select>",
         "PCW_FTM_CTI_OUT2": "<Select>",
         "PCW_FTM_CTI_OUT3": "<Select>",
         "PCW_GP0_EN_MODIFIABLE_TXN": "1",
         "PCW_GP0_NUM_READ_THREADS": "4",
         "PCW_GP0_NUM_WRITE_THREADS": "4",
         "PCW_GP1_EN_MODIFIABLE_TXN": "1",
         "PCW_GP1_NUM_READ_THREADS": "4",
         "PCW_GP1_NUM_WRITE_THREADS": "4",
         "PCW_GPIO_BASEADDR": "0xE000A000",
         "PCW_GPIO_EMIO_GPIO_ENABLE": "0",
         "PCW_GPIO_EMIO_GPIO_IO": "<Select>",
         "PCW_GPIO_EMIO_GPIO_WIDTH": "64",
         "PCW_GPIO_HIGHADDR": "0xE000AFFF",
         "PCW_GPIO_MIO_GPIO_ENABLE": "0",
         "PCW_GPIO_MIO_GPIO_IO": "<Select>",
         "PCW_GPIO_PERIPHERAL_ENABLE": "0",
         "PCW_I2C0_BASEADDR": "0xE0004000",
         "PCW_I2C0_GRP_INT_ENABLE": "0",
         "PCW_I2C0_GRP_INT_IO": "<Select>",
         "PCW_I2C0_HIGHADDR": "0xE0004FFF",
         "PCW_I2C0_I2C0_IO": "<Select>",
         "PCW_I2C0_PERIPHERAL_ENABLE": "0",
         "PCW_I2C0_RESET_ENABLE": "0",
         "PCW_I2C0_RESET_IO": "<Select>",
         "PCW_I2C1_BASEADDR": "0xE0005000",
         "PCW_I2C1_GRP_INT_ENABLE": "0",
         "PCW_I2C1_GRP_INT_IO": "<Select>",
         "PCW_I2C1_HIGHADDR": "0xE0005FFF",
         "PCW_I2C1_I2C1_IO": "<Select>",
         "PCW_I2C1_PERIPHERAL_ENABLE": "0",
         "PCW_I2C1_RESET_ENABLE": "0",
         "PCW_I2C1_RESET_IO": "<Select>",
         "PCW_I2C_PERIPHERAL_FREQMHZ": "25",
         "PCW_I2C_RESET_ENABLE": "0",
         "PCW_I2C_RESET_POLARITY": "Active Low",
         "PCW_I2C_RESET_SELECT": "<Select>",
         "PCW_IMPORT_BOARD_PRESET": "None",
         "PCW_INCLUDE_ACP_TRANS_CHECK": "0",
         "PCW_INCLUDE_TRACE_BUFFER": "0",
         "PCW_IOPLL_CTRL_FBDIV": "48",
         "PCW_IO_IO_PLL_FREQMHZ": "1600.000",
         "PCW_IRQ_F2P_INTR": "1",
         "PCW_IRQ_F2P_MODE": "DIRECT",
         "PCW_MIO_0_DIRECTION": "<Select>",
         "PCW_MIO_0_IOTYPE": "<Select>",
         "PCW_MIO_0_PULLUP": "<Select>",
         "PCW_MIO_0_SLEW": "<Select>",
         "PCW_MIO_10_DIRECTION": "<Select>",
         "PCW_MIO_10_IOTYPE": "<Select>",
         "PCW_MIO_10_PULLUP": "<Select>",
         "PCW_MIO_10_SLEW": "<Select>",
         "PCW_MIO_11_DIRECTION": "<Select>",
         "PCW_MIO_11_IOTYPE": "<Select>",
         "PCW_MIO_11_PULLUP": "<Select>",
         "PCW_MIO_11_SLEW": "<Select>",
         "PCW_MIO_12_DIRECTION": "<Select>",
         "PCW_MIO_12_IOTYPE": "<Select>",
         "PCW_MIO_12_PULLUP": "<Select>",
         "PCW_MIO_12_SLEW": "<Select>",
         "PCW_MIO_13_DIRECTION": "<Select>",
         "PCW_MIO_13_IOTYPE": "<Select>",
         "PCW_MIO_13_PULLUP": "<Select>",
         "PCW_MIO_13_SLEW": "<Select>",
         "PCW_MIO_14_DIRECTION": "<Select>",
         "PCW_MIO_14_IOTYPE": "<Select>",
         "PCW_MIO_14_PULLUP": "<Select>",
         "PCW_MIO_14_SLEW": "<Select>",
         "PCW_MIO_15_DIRECTION": "<Select>",
         "PCW_MIO_15_IOTYPE": "<Select>",
         "PCW_MIO_15_PULLUP": "<Select>",
         "PCW_MIO_15_SLEW": "<Select>",
         "PCW_MIO_16_DIRECTION": "<Select>",
         "PCW_MIO_16_IOTYPE": "<Select>",
         "PCW_MIO_16_PULLUP": "<Select>",
         "PCW_MIO_16_SLEW": "<Select>",
         "PCW_MIO_17_DIRECTION": "<Select>",
         "PCW_MIO_17_IOTYPE": "<Select>",
         "PCW_MIO_17_PULLUP": "<Select>",
         "PCW_MIO_17_SLEW": "<Select>",
         "PCW_MIO_18_DIRECTION": "<Select>",
         "PCW_MIO_18_IOTYPE": "<Select>",
         "PCW_MIO_18_PULLUP": "<Select>",
         "PCW_MIO_18_SLEW": "<Select>",
         "PCW_MIO_19_DIRECTION": "<Select>",
         "PCW_MIO_19_IOTYPE": "<Select>",
         "PCW_MIO_19_PULLUP": "<Select>",
         "PCW_MIO_19_SLEW": "<Select>",
         "PCW_MIO_1_DIRECTION": "<Select>",
         "PCW_MIO_1_IOTYPE": "<Select>",
         "PCW_MIO_1_PULLUP": "<Select>",
         "PCW_MIO_1_SLEW": "<Select>",
         "PCW_MIO_20_DIRECTION": "<Select>",
         "PCW_MIO_20_IOTYPE": "<Select>",
         "PCW_MIO_20_PULLUP": "<Select>",
         "PCW_MIO_20_SLEW": "<Select>",
         "PCW_MIO_21_DIRECTION": "<Select>",
         "PCW_MIO_21_IOTYPE": "<Select>",
         "PCW_MIO_21_PULLUP": "<Select>",
         "PCW_MIO_21_SLEW": "<Select>",
         "PCW_MIO_22_DIRECTION": "<Select>",
         "PCW_MIO_22_IOTYPE": "<Select>",
         "PCW_MIO_22_PULLUP": "<Select>",
         "PCW_MIO_22_SLEW": "<Select>",
         "PCW_MIO_23_DIRECTION": "<Select>",
         "PCW_MIO_23_IOTYPE": "<Select>",
         "PCW_MIO_23_PULLUP": "<Select>",
         "PCW_MIO_23_SLEW": "<Select>",
         "PCW_MIO_24_DIRECTION": "<Select>",
         "PCW_MIO_24_IOTYPE": "<Select>",
         "PCW_MIO_24_PULLUP": "<Select>",
         "PCW_MIO_24_SLEW": "<Select>",
         "PCW_MIO_25_DIRECTION": "<Select>",
         "PCW_MIO_25_IOTYPE": "<Select>",
         "PCW_MIO_25_PULLUP": "<Select>",
         "PCW_MIO_25_SLEW": "<Select>",
         "PCW_MIO_26_DIRECTION": "<Select>",
         "PCW_MIO_26_IOTYPE": "<Select>",
         "PCW_MIO_26_PULLUP": "<Select>",
         "PCW_MIO_26_SLEW": "<Select>",
         "PCW_MIO_27_DIRECTION": "<Select>",
         "PCW_MIO_27_IOTYPE": "<Select>",
         "PCW_MIO_27_PULLUP": "<Select>",
         "PCW_MIO_27_SLEW": "<Select>",
         "PCW_MIO_28_DIRECTION": "<Select>",
         "PCW_MIO_28_IOTYPE": "<Select>",
         "PCW_MIO_28_PULLUP": "<Select>",
         "PCW_MIO_28_SLEW": "<Select>",
         "PCW_MIO_29_DIRECTION": "<Select>",
         "PCW_MIO_29_IOTYPE": "<Select>",
         "PCW_MIO_29_PULLUP": "<Select>",
         "PCW_MIO_29_SLEW": "<Select>",
         "PCW_MIO_2_DIRECTION": "<Select>",
         "PCW_MIO_2_IOTYPE": "<Select>",
         "PCW_MIO_2_PULLUP": "<Select>",
         "PCW_MIO_2_SLEW": "<Select>",
         "PCW_MIO_30_DIRECTION": "<Select>",
         "PCW_MIO_30_IOTYPE": "<Select>",
         "PCW_MIO_30_PULLUP": "<Select>",
         "PCW_MIO_30_SLEW": "<Select>",
         "PCW_MIO_31_DIRECTION": "<Select>",
         "PCW_MIO_31_IOTYPE": "<Select>",
         "PCW_MIO_31_PULLUP": "<Select>",
         "PCW_MIO_31_SLEW": "<Select>",
         "PCW_MIO_32_DIRECTION": "<Select>",
         "PCW_MIO_32_IOTYPE": "<Select>",
         "PCW_MIO_32_PULLUP": "<Select>",
         "PCW_MIO_32_SLEW": "<Select>",
         "PCW_MIO_33_DIRECTION": "<Select>",
         "PCW_MIO_33_IOTYPE": "<Select>",
         "PCW_MIO_33_PULLUP": "<Select>",
         "PCW_MIO_33_SLEW": "<Select>",
         "PCW_MIO_34_DIRECTION": "<Select>",
         "PCW_MIO_34_IOTYPE": "<Select>",
         "PCW_MIO_34_PULLUP": "<Select>",
         "PCW_MIO_34_SLEW": "<Select>",
         "PCW_MIO_35_DIRECTION": "<Select>",
         "PCW_MIO_35_IOTYPE": "<Select>",
         "PCW_MIO_35_PULLUP": "<Select>",
         "PCW_MIO_35_SLEW": "<Select>",
         "PCW_MIO_36_DIRECTION": "<Select>",
         "PCW_MIO_36_IOTYPE": "<Select>",
         "PCW_MIO_36_PULLUP": "<Select>",
         "PCW_MIO_36_SLEW": "<Select>",
         "PCW_MIO_37_DIRECTION": "<Select>",
         "PCW_MIO_37_IOTYPE": "<Select>",
         "PCW_MIO_37_PULLUP": "<Select>",
         "PCW_MIO_37_SLEW": "<Select>",
         "PCW_MIO_38_DIRECTION": "<Select>",
         "PCW_MIO_38_IOTYPE": "<Select>",
         "PCW_MIO_38_PULLUP": "<Select>",
         "PCW_MIO_38_SLEW": "<Select>",
         "PCW_MIO_39_DIRECTION": "<Select>",
         "PCW_MIO_39_IOTYPE": "<Select>",
         "PCW_MIO_39_PULLUP": "<Select>",
         "PCW_MIO_39_SLEW": "<Select>",
         "PCW_MIO_3_DIRECTION": "<Select>",
         "PCW_MIO_3_IOTYPE": "<Select>",
         "PCW_MIO_3_PULLUP": "<Select>",
         "PCW_MIO_3_SLEW": "<Select>",
         "PCW_MIO_40_DIRECTION": "<Select>",
         "PCW_MIO_40_IOTYPE": "<Select>",
         "PCW_MIO_40_PULLUP": "<Select>",
         "PCW_MIO_40_SLEW": "<Select>",
         "PCW_MIO_41_DIRECTION": "<Select>",
         "PCW_MIO_41_IOTYPE": "<Select>",
         "PCW_MIO_41_PULLUP": "<Select>",
         "PCW_MIO_41_SLEW": "<Select>",
         "PCW_MIO_42_DIRECTION": "<Select>",
         "PCW_MIO_42_IOTYPE": "<Select>",
         "PCW_MIO_42_PULLUP": "<Select>",
         "PCW_MIO_42_SLEW": "<Select>",
         "PCW_MIO_43_DIRECTION": "<Select>",
         "PCW_MIO_43_IOTYPE": "<Select>",
         "PCW_MIO_43_PULLUP": "<Select>",
         "PCW_MIO_43_SLEW": "<Select>",
         "PCW_MIO_44_DIRECTION": "<Select>",
         "PCW_MIO_44_IOTYPE": "<Select>",
         "PCW_MIO_44_PULLUP": "<Select>",
         "PCW_MIO_44_SLEW": "<Select>",
         "PCW_MIO_45_DIRECTION": "<Select>",
         "PCW_MIO_45_IOTYPE": "<Select>",
         "PCW_MIO_45_PULLUP": "<Select>",
         "PCW_MIO_45_SLEW": "<Select>",
         "PCW_MIO_46_DIRECTION": "<Select>",
         "PCW_MIO_46_IOTYPE": "<Select>",
         "PCW_MIO_46_PULLUP": "<Select>",
         "PCW_MIO_46_SLEW": "<Select>",
         "PCW_MIO_47_DIRECTION": "<Select>",
         "PCW_MIO_47_IOTYPE": "<Select>",
         "PCW_MIO_47_PULLUP": "<Select>",
         "PCW_MIO_47_SLEW": "<Select>",
         "PCW_MIO_48_DIRECTION": "<Select>",
         "PCW_MIO_48_IOTYPE": "<Select>",
         "PCW_MIO_48_PULLUP": "<Select>",
         "PCW_MIO_48_SLEW": "<Select>",
         "PCW_MIO_49_DIRECTION": "<Select>",
         "PCW_MIO_49_IOTYPE": "<Select>",
         "PCW_MIO_49_PULLUP": "<Select>",
         "PCW_MIO_49_SLEW": "<Select>",
         "PCW_MIO_4_DIRECTION": "<Select>",
         "PCW_MIO_4_IOTYPE": "<Select>",
         "PCW_MIO_4_PULLUP": "<Select>",
         "PCW_MIO_4_SLEW": "<Select>",
         "PCW_MIO_50_DIRECTION": "<Select>",
         "PCW_MIO_50_IOTYPE": "<Select>",
         "PCW_MIO_50_PULLUP": "<Select>",
         "PCW_MIO_50_SLEW": "<Select>",
         "PCW_MIO_51_DIRECTION": "<Select>",
         "PCW_MIO_51_IOTYPE": "<Select>",
         "PCW_MIO_51_PULLUP": "<Select>",
         "PCW_MIO_51_SLEW": "<Select>",
         "PCW_MIO_52_DIRECTION": "<Select>",
         "PCW_MIO_52_IOTYPE": "<Select>",
         "PCW_MIO_52_PULLUP": "<Select>",
         "PCW_MIO_52_SLEW": "<Select>",
         "PCW_MIO_53_DIRECTION": "<Select>",
         "PCW_MIO_53_IOTYPE": "<Select>",
         "PCW_MIO_53_PULLUP": "<Select>",
         "PCW_MIO_53_SLEW": "<Select>",
         "PCW_MIO_5_DIRECTION": "<Select>",
         "PCW_MIO_5_IOTYPE": "<Select>",
         "PCW_MIO_5_PULLUP": "<Select>",
         "PCW_MIO_5_SLEW": "<Select>",
         "PCW_MIO_6_DIRECTION": "<Select>",
         "PCW_MIO_6_IOTYPE": "<Select>",
         "PCW_MIO_6_PULLUP": "<Select>",
         "PCW_MIO_6_SLEW": "<Select>",
         "PCW_MIO_7_DIRECTION": "<Select>",
         "PCW_MIO_7_IOTYPE": "<Select>",
         "PCW_MIO_7_PULLUP": "<Select>",
         "PCW_MIO_7_SLEW": "<Select>",
         "PCW_MIO_8_DIRECTION": "<Select>",
         "PCW_MIO_8_IOTYPE": "<Select>",
         "PCW_MIO_8_PULLUP": "<Select>",
         "PCW_MIO_8_SLEW": "<Select>",
         "PCW_MIO_9_DIRECTION": "<Select>",
         "PCW_MIO_9_IOTYPE": "<Select>",
         "PCW_MIO_9_PULLUP": "<Select>",
         "PCW_MIO_9_SLEW": "<Select>",
         "PCW_MIO_PRIMITIVE": "54",
         "PCW_MIO_TREE_PERIPHERALS": "unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned",
         "PCW_MIO_TREE_SIGNALS": "unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned",
         "PCW_M_AXI_GP0_ENABLE_STATIC_REMAP": "0",
         "PCW_M_AXI_GP0_FREQMHZ": "100",
         "PCW_M_AXI_GP0_ID_WIDTH": "12",
         "PCW_M_AXI_GP0_SUPPORT_NARROW_BURST": "0",
         "PCW_M_AXI_GP0_THREAD_ID_WIDTH": "12",
         "PCW_M_AXI_GP1_ENABLE_STATIC_REMAP": "0",
         "PCW_M_AXI_GP1_FREQMHZ": "10",
         "PCW_M_AXI_GP1_ID_WIDTH": "12",
         "PCW_M_AXI_GP1_SUPPORT_NARROW_BURST": "0",
         "PCW_M_AXI_GP1_THREAD_ID_WIDTH": "12",
         "PCW_NAND_CYCLES_T_AR": "1",
         "PCW_NAND_CYCLES_T_CLR": "1",
         "PCW_NAND_CYCLES_T_RC": "11",
         "PCW_NAND_CYCLES_T_REA": "1",
         "PCW_NAND_CYCLES_T_RR": "1",
         "PCW_NAND_CYCLES_T_WC": "11",
         "PCW_NAND_CYCLES_T_WP": "1",
         "PCW_NAND_GRP_D8_ENABLE": "0",
         "PCW_NAND_GRP_D8_IO": "<Select>",
         "PCW_NAND_NAND_IO": "<Select>",
         "PCW_NAND_PERIPHERAL_ENABLE": "0",
         "PCW_NOR_CS0_T_CEOE": "1",
         "PCW_NOR_CS0_T_PC": "1",
         "PCW_NOR_CS0_T_RC": "11",
         "PCW_NOR_CS0_T_TR": "1",
         "PCW_NOR_CS0_T_WC": "11",
         "PCW_NOR_CS0_T_WP": "1",
         "PCW_NOR_CS0_WE_TIME": "0",
         "PCW_NOR_CS1_T_CEOE": "1",
         "PCW_NOR_CS1_T_PC": "1",
         "PCW_NOR_CS1_T_RC": "11",
         "PCW_NOR_CS1_T_TR": "1",
         "PCW_NOR_CS1_T_WC": "11",
         "PCW_NOR_CS1_T_WP": "1",
         "PCW_NOR_CS1_WE_TIME": "0",
         "PCW_NOR_GRP_A25_ENABLE": "0",
         "PCW_NOR_GRP_A25_IO": "<Select>",
         "PCW_NOR_GRP_CS0_ENABLE": "0",
         "PCW_NOR_GRP_CS0_IO": "<Select>",
         "PCW_NOR_GRP_CS1_ENABLE": "0",
         "PCW_NOR_GRP_CS1_IO": "<Select>",
         "PCW_NOR_GRP_SRAM_CS0_ENABLE": "0",
         "PCW_NOR_GRP_SRAM_CS0_IO": "<Select>",
         "PCW_NOR_GRP_SRAM_CS1_ENABLE": "0",
         "PCW_NOR_GRP_SRAM_CS1_IO": "<Select>",
         "PCW_NOR_GRP_SRAM_INT_ENABLE": "0",
         "PCW_NOR_GRP_SRAM_INT_IO": "<Select>",
         "PCW_NOR_NOR_IO": "<Select>",
         "PCW_NOR_PERIPHERAL_ENABLE": "0",
         "PCW_NOR_SRAM_CS0_T_CEOE": "1",
         "PCW_NOR_SRAM_CS0_T_PC": "1",
         "PCW_NOR_SRAM_CS0_T_RC": "11",
         "PCW_NOR_SRAM_CS0_T_TR": "1",
         "PCW_NOR_SRAM_CS0_T_WC": "11",
         "PCW_NOR_SRAM_CS0_T_WP": "1",
         "PCW_NOR_SRAM_CS0_WE_TIME": "0",
         "PCW_NOR_SRAM_CS1_T_CEOE": "1",
         "PCW_NOR_SRAM_CS1_T_PC": "1",
         "PCW_NOR_SRAM_CS1_T_RC": "11",
         "PCW_NOR_SRAM_CS1_T_TR": "1",
         "PCW_NOR_SRAM_CS1_T_WC": "11",
         "PCW_NOR_SRAM_CS1_T_WP": "1",
         "PCW_NOR_SRAM_CS1_WE_TIME": "0",
         "PCW_NUM_F2P_INTR_INPUTS": "1",
         "PCW_OVERRIDE_BASIC_CLOCK": "0",
         "PCW_P2F_CAN0_INTR": "0",
         "PCW_P2F_CAN1_INTR": "0",
         "PCW_P2F_CTI_INTR": "0",
         "PCW_P2F_DMAC0_INTR": "0",
         "PCW_P2F_DMAC1_INTR": "0",
         "PCW_P2F_DMAC2_INTR": "0",
         "PCW_P2F_DMAC3_INTR": "0",
         "PCW_P2F_DMAC4_INTR": "0",
         "PCW_P2F_DMAC5_INTR": "0",
         "PCW_P2F_DMAC6_INTR": "0",
         "PCW_P2F_DMAC7_INTR": "0",
         "PCW_P2F_DMAC_ABORT_INTR": "0",
         "PCW_P2F_ENET0_INTR": "0",
         "PCW_P2F_ENET1_INTR": "0",
         "PCW_P2F_GPIO_INTR": "0",
         "PCW_P2F_I2C0_INTR": "0",
         "PCW_P2F_I2C1_INTR": "0",
         "PCW_P2F_QSPI_INTR": "0",
         "PCW_P2F_SDIO0_INTR": "0",
         "PCW_P2F_SDIO1_INTR": "0",
         "PCW_P2F_SMC_INTR": "0",
         "PCW_P2F_SPI0_INTR": "0",
         "PCW_P2F_SPI1_INTR": "0",
         "PCW_P2F_UART0_INTR": "0",
         "PCW_P2F_UART1_INTR": "0",
         "PCW_P2F_USB0_INTR": "0",
         "PCW_P2F_USB1_INTR": "0",
         "PCW_PACKAGE_DDR_BOARD_DELAY0": "0.089",
         "PCW_PACKAGE_DDR_BOARD_DELAY1": "0.075",
         "PCW_PACKAGE_DDR_BOARD_DELAY2": "0.085",
         "PCW_PACKAGE_DDR_BOARD_DELAY3": "0.092",
         "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_0": "-0.025",
         "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_1": "0.014",
         "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_2": "-0.009",
         "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_3": "-0.033",
         "PCW_PACKAGE_NAME": "clg400",
         "PCW_PCAP_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_PCAP_PERIPHERAL_DIVISOR0": "8",
         "PCW_PCAP_PERIPHERAL_FREQMHZ": "200",
         "PCW_PERIPHERAL_BOARD_PRESET": "None",
         "PCW_PJTAG_PERIPHERAL_ENABLE": "0",
         "PCW_PJTAG_PJTAG_IO": "<Select>",
         "PCW_PLL_BYPASSMODE_ENABLE": "0",
         "PCW_PRESET_BANK0_VOLTAGE": "LVCMOS 3.3V",
         "PCW_PRESET_BANK1_VOLTAGE": "LVCMOS 3.3V",
         "PCW_PS7_SI_REV": "PRODUCTION",
         "PCW_QSPI_GRP_FBCLK_ENABLE": "0",
         "PCW_QSPI_GRP_FBCLK_IO": "<Select>",
         "PCW_QSPI_GRP_IO1_ENABLE": "0",
         "PCW_QSPI_GRP_IO1_IO": "<Select>",
         "PCW_QSPI_GRP_SINGLE_SS_ENABLE": "0",
         "PCW_QSPI_GRP_SINGLE_SS_IO": "<Select>",
         "PCW_QSPI_GRP_SS1_ENABLE": "0",
         "PCW_QSPI_GRP_SS1_IO": "<Select>",
         "PCW_QSPI_INTERNAL_HIGHADDRESS": "0xFCFFFFFF",
         "PCW_QSPI_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_QSPI_PERIPHERAL_DIVISOR0": "1",
         "PCW_QSPI_PERIPHERAL_ENABLE": "0",
         "PCW_QSPI_PERIPHERAL_FREQMHZ": "200",
         "PCW_QSPI_QSPI_IO": "<Select>",
         "PCW_SD0_GRP_CD_ENABLE": "0",
         "PCW_SD0_GRP_CD_IO": "<Select>",
         "PCW_SD0_GRP_POW_ENABLE": "0",
         "PCW_SD0_GRP_POW_IO": "<Select>",
         "PCW_SD0_GRP_WP_ENABLE": "0",
         "PCW_SD0_GRP_WP_IO": "<Select>",
         "PCW_SD0_PERIPHERAL_ENABLE": "0",
         "PCW_SD0_SD0_IO": "<Select>",
         "PCW_SD1_GRP_CD_ENABLE": "0",
         "PCW_SD1_GRP_CD_IO": "<Select>",
         "PCW_SD1_GRP_POW_ENABLE": "0",
         "PCW_SD1_GRP_POW_IO": "<Select>",
         "PCW_SD1_GRP_WP_ENABLE": "0",
         "PCW_SD1_GRP_WP_IO": "<Select>",
         "PCW_SD1_PERIPHERAL_ENABLE": "0",
         "PCW_SD1_SD1_IO": "<Select>",
         "PCW_SDIO0_BASEADDR": "0xE0100000",
         "PCW_SDIO0_HIGHADDR": "0xE0100FFF",
         "PCW_SDIO1_BASEADDR": "0xE0101000",
         "PCW_SDIO1_HIGHADDR": "0xE0101FFF",
         "PCW_SDIO_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_SDIO_PERIPHERAL_DIVISOR0": "1",
         "PCW_SDIO_PERIPHERAL_FREQMHZ": "100",
         "PCW_SDIO_PERIPHERAL_VALID": "0",
         "PCW_SINGLE_QSPI_DATA_MODE": "<Select>",
         "PCW_SMC_CYCLE_T0": "NA",
         "PCW_SMC_CYCLE_T1": "NA",
         "PCW_SMC_CYCLE_T2": "NA",
         "PCW_SMC_CYCLE_T3": "NA",
         "PCW_SMC_CYCLE_T4": "NA",
         "PCW_SMC_CYCLE_T5": "NA",
         "PCW_SMC_CYCLE_T6": "NA",
         "PCW_SMC_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_SMC_PERIPHERAL_DIVISOR0": "1",
         "PCW_SMC_PERIPHERAL_FREQMHZ": "100",
         "PCW_SMC_PERIPHERAL_VALID": "0",
         "PCW_SPI0_BASEADDR": "0xE0006000",
         "PCW_SPI0_GRP_SS0_ENABLE": "0",
         "PCW_SPI0_GRP_SS0_IO": "<Select>",
         "PCW_SPI0_GRP_SS1_ENABLE": "0",
         "PCW_SPI0_GRP_SS1_IO": "<Select>",
         "PCW_SPI0_GRP_SS2_ENABLE": "0",
         "PCW_SPI0_GRP_SS2_IO": "<Select>",
         "PCW_SPI0_HIGHADDR": "0xE0006FFF",
         "PCW_SPI0_PERIPHERAL_ENABLE": "0",
         "PCW_SPI0_SPI0_IO": "<Select>",
         "PCW_SPI1_BASEADDR": "0xE0007000",
         "PCW_SPI1_GRP_SS0_ENABLE": "0",
         "PCW_SPI1_GRP_SS0_IO": "<Select>",
         "PCW_SPI1_GRP_SS1_ENABLE": "0",
         "PCW_SPI1_GRP_SS1_IO": "<Select>",
         "PCW_SPI1_GRP_SS2_ENABLE": "0",
         "PCW_SPI1_GRP_SS2_IO": "<Select>",
         "PCW_SPI1_HIGHADDR": "0xE0007FFF",
         "PCW_SPI1_PERIPHERAL_ENABLE": "0",
         "PCW_SPI1_SPI1_IO": "<Select>",
         "PCW_SPI_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_SPI_PERIPHERAL_DIVISOR0": "1",
         "PCW_SPI_PERIPHERAL_FREQMHZ": "166.666666",
         "PCW_SPI_PERIPHERAL_VALID": "0",
         "PCW_S_AXI_ACP_ARUSER_VAL": "31",
         "PCW_S_AXI_ACP_AWUSER_VAL": "31",
         "PCW_S_AXI_ACP_FREQMHZ": "10",
         "PCW_S_AXI_ACP_ID_WIDTH": "3",
         "PCW_S_AXI_GP0_FREQMHZ": "10",
         "PCW_S_AXI_GP0_ID_WIDTH": "6",
         "PCW_S_AXI_GP1_FREQMHZ": "10",
         "PCW_S_AXI_GP1_ID_WIDTH": "6",
         "PCW_S_AXI_HP0_DATA_WIDTH": "64",
         "PCW_S_AXI_HP0_FREQMHZ": "100",
         "PCW_S_AXI_HP0_ID_WIDTH": "6",
         "PCW_S_AXI_HP1_DATA_WIDTH": "64",
         "PCW_S_AXI_HP1_FREQMHZ": "10",
         "PCW_S_AXI_HP1_ID_WIDTH": "6",
         "PCW_S_AXI_HP2_DATA_WIDTH": "64",
         "PCW_S_AXI_HP2_FREQMHZ": "10",
         "PCW_S_AXI_HP2_ID_WIDTH": "6",
         "PCW_S_AXI_HP3_DATA_WIDTH": "64",
         "PCW_S_AXI_HP3_FREQMHZ": "10",
         "PCW_S_AXI_HP3_ID_WIDTH": "6",
         "PCW_TPIU_PERIPHERAL_CLKSRC": "External",
         "PCW_TPIU_PERIPHERAL_DIVISOR0": "1",
         "PCW_TPIU_PERIPHERAL_FREQMHZ": "200",
         "PCW_TRACE_BUFFER_CLOCK_DELAY": "12",
         "PCW_TRACE_BUFFER_FIFO_SIZE": "128",
         "PCW_TRACE_GRP_16BIT_ENABLE": "0",
         "PCW_TRACE_GRP_16BIT_IO": "<Select>",
         "PCW_TRACE_GRP_2BIT_ENABLE": "0",
         "PCW_TRACE_GRP_2BIT_IO": "<Select>",
         "PCW_TRACE_GRP_32BIT_ENABLE": "0",
         "PCW_TRACE_GRP_32BIT_IO": "<Select>",
         "PCW_TRACE_GRP_4BIT_ENABLE": "0",
         "PCW_TRACE_GRP_4BIT_IO": "<Select>",
         "PCW_TRACE_GRP_8BIT_ENABLE": "0",
         "PCW_TRACE_GRP_8BIT_IO": "<Select>",
         "PCW_TRACE_INTERNAL_WIDTH": "2",
         "PCW_TRACE_PERIPHERAL_ENABLE": "0",
         "PCW_TRACE_PIPELINE_WIDTH": "8",
         "PCW_TRACE_TRACE_IO": "<Select>",
         "PCW_TTC0_BASEADDR": "0xE0104000",
         "PCW_TTC0_CLK0_PERIPHERAL_CLKSRC": "CPU_1X",
         "PCW_TTC0_CLK0_PERIPHERAL_DIVISOR0": "1",
         "PCW_TTC0_CLK0_PERIPHERAL_FREQMHZ": "133.333333",
         "PCW_TTC0_CLK1_PERIPHERAL_CLKSRC": "CPU_1X",
         "PCW_TTC0_CLK1_PERIPHERAL_DIVISOR0": "1",
         "PCW_TTC0_CLK1_PERIPHERAL_FREQMHZ": "133.333333",
         "PCW_TTC0_CLK2_PERIPHERAL_CLKSRC": "CPU_1X",
         "PCW_TTC0_CLK2_PERIPHERAL_DIVISOR0": "1",
         "PCW_TTC0_CLK2_PERIPHERAL_FREQMHZ": "133.333333",
         "PCW_TTC0_HIGHADDR": "0xE0104fff",
         "PCW_TTC0_PERIPHERAL_ENABLE": "0",
         "PCW_TTC0_TTC0_IO": "<Select>",
         "PCW_TTC1_BASEADDR": "0xE0105000",
         "PCW_TTC1_CLK0_PERIPHERAL_CLKSRC": "CPU_1X",
         "PCW_TTC1_CLK0_PERIPHERAL_DIVISOR0": "1",
         "PCW_TTC1_CLK0_PERIPHERAL_FREQMHZ": "133.333333",
         "PCW_TTC1_CLK1_PERIPHERAL_CLKSRC": "CPU_1X",
         "PCW_TTC1_CLK1_PERIPHERAL_DIVISOR0": "1",
         "PCW_TTC1_CLK1_PERIPHERAL_FREQMHZ": "133.333333",
         "PCW_TTC1_CLK2_PERIPHERAL_CLKSRC": "CPU_1X",
         "PCW_TTC1_CLK2_PERIPHERAL_DIVISOR0": "1",
         "PCW_TTC1_CLK2_PERIPHERAL_FREQMHZ": "133.333333",
         "PCW_TTC1_HIGHADDR": "0xE0105fff",
         "PCW_TTC1_PERIPHERAL_ENABLE": "0",
         "PCW_TTC1_TTC1_IO": "<Select>",
         "PCW_TTC_PERIPHERAL_FREQMHZ": "50",
         "PCW_UART0_BASEADDR": "0xE0000000",
         "PCW_UART0_BAUD_RATE": "115200",
         "PCW_UART0_GRP_FULL_ENABLE": "0",
         "PCW_UART0_GRP_FULL_IO": "<Select>",
         "PCW_UART0_HIGHADDR": "0xE0000FFF",
         "PCW_UART0_PERIPHERAL_ENABLE": "0",
         "PCW_UART0_UART0_IO": "<Select>",
         "PCW_UART1_BASEADDR": "0xE0001000",
         "PCW_UART1_BAUD_RATE": "115200",
         "PCW_UART1_GRP_FULL_ENABLE": "0",
         "PCW_UART1_GRP_FULL_IO": "<Select>",
         "PCW_UART1_HIGHADDR": "0xE0001FFF",
         "PCW_UART1_PERIPHERAL_ENABLE": "0",
         "PCW_UART1_UART1_IO": "<Select>",
         "PCW_UART_PERIPHERAL_CLKSRC": "IO PLL",
         "PCW_UART_PERIPHERAL_DIVISOR0": "1",
         "PCW_UART_PERIPHERAL_FREQMHZ": "100",
         "PCW_UART_PERIPHERAL_VALID": "0",
         "PCW_UIPARAM_ACT_DDR_FREQ_MHZ": "533.333374",
         "PCW_UIPARAM_DDR_ADV_ENABLE": "0",
         "PCW_UIPARAM_DDR_AL": "0",
         "PCW_UIPARAM_DDR_BANK_ADDR_COUNT": "3",
         "PCW_UIPARAM_DDR_BL": "8",
         "PCW_UIPARAM_DDR_BOARD_DELAY0": "0.25",
         "PCW_UIPARAM_DDR_BOARD_DELAY1": "0.25",
         "PCW_UIPARAM_DDR_BOARD_DELAY2": "0.25",
         "PCW_UIPARAM_DDR_BOARD_DELAY3": "0.25",
         "PCW_UIPARAM_DDR_BUS_WIDTH": "32 Bit",
         "PCW_UIPARAM_DDR_CL": "7",
         "PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM": "0",
         "PCW_UIPARAM_DDR_CLOCK_0_PACKAGE_LENGTH": "80.4535",
         "PCW_UIPARAM_DDR_CLOCK_0_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM": "0",
         "PCW_UIPARAM_DDR_CLOCK_1_PACKAGE_LENGTH": "80.4535",
         "PCW_UIPARAM_DDR_CLOCK_1_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM": "0",
         "PCW_UIPARAM_DDR_CLOCK_2_PACKAGE_LENGTH": "80.4535",
         "PCW_UIPARAM_DDR_CLOCK_2_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM": "0",
         "PCW_UIPARAM_DDR_CLOCK_3_PACKAGE_LENGTH": "80.4535",
         "PCW_UIPARAM_DDR_CLOCK_3_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_CLOCK_STOP_EN": "0",
         "PCW_UIPARAM_DDR_COL_ADDR_COUNT": "10",
         "PCW_UIPARAM_DDR_CWL": "6",
         "PCW_UIPARAM_DDR_DEVICE_CAPACITY": "1024 MBits",
         "PCW_UIPARAM_DDR_DQS_0_LENGTH_MM": "0",
         "PCW_UIPARAM_DDR_DQS_0_PACKAGE_LENGTH": "105.056",
         "PCW_UIPARAM_DDR_DQS_0_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_DQS_1_LENGTH_MM": "0",
         "PCW_UIPARAM_DDR_DQS_1_PACKAGE_LENGTH": "66.904",
         "PCW_UIPARAM_DDR_DQS_1_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_DQS_2_LENGTH_MM": "0",
         "PCW_UIPARAM_DDR_DQS_2_PACKAGE_LENGTH": "89.1715",
         "PCW_UIPARAM_DDR_DQS_2_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_DQS_3_LENGTH_MM": "0",
         "PCW_UIPARAM_DDR_DQS_3_PACKAGE_LENGTH": "113.63",
         "PCW_UIPARAM_DDR_DQS_3_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0": "0.0",
         "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1": "0.0",
         "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2": "0.0",
         "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3": "0.0",
         "PCW_UIPARAM_DDR_DQ_0_LENGTH_MM": "0",
         "PCW_UIPARAM_DDR_DQ_0_PACKAGE_LENGTH": "98.503",
         "PCW_UIPARAM_DDR_DQ_0_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_DQ_1_LENGTH_MM": "0",
         "PCW_UIPARAM_DDR_DQ_1_PACKAGE_LENGTH": "68.5855",
         "PCW_UIPARAM_DDR_DQ_1_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_DQ_2_LENGTH_MM": "0",
         "PCW_UIPARAM_DDR_DQ_2_PACKAGE_LENGTH": "90.295",
         "PCW_UIPARAM_DDR_DQ_2_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_DQ_3_LENGTH_MM": "0",
         "PCW_UIPARAM_DDR_DQ_3_PACKAGE_LENGTH": "103.977",
         "PCW_UIPARAM_DDR_DQ_3_PROPOGATION_DELAY": "160",
         "PCW_UIPARAM_DDR_DRAM_WIDTH": "8 Bits",
         "PCW_UIPARAM_DDR_ECC": "Disabled",
         "PCW_UIPARAM_DDR_ENABLE": "1",
         "PCW_UIPARAM_DDR_FREQ_MHZ": "533.333333",
         "PCW_UIPARAM_DDR_HIGH_TEMP": "Normal (0-85)",
         "PCW_UIPARAM_DDR_MEMORY_TYPE": "DDR 3",
         "PCW_UIPARAM_DDR_PARTNO": "MT41J128M8 JP-125",
         "PCW_UIPARAM_DDR_ROW_ADDR_COUNT": "14",
         "PCW_UIPARAM_DDR_SPEED_BIN": "DDR3_1066F",
         "PCW_UIPARAM_DDR_TRAIN_DATA_EYE": "1",
         "PCW_UIPARAM_DDR_TRAIN_READ_GATE": "1",
         "PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL": "1",
         "PCW_UIPARAM_DDR_T_FAW": "30.0",
         "PCW_UIPARAM_DDR_T_RAS_MIN": "35.0",
         "PCW_UIPARAM_DDR_T_RC": "48.75",
         "PCW_UIPARAM_DDR_T_RCD": "7",
         "PCW_UIPARAM_DDR_T_RP": "7",
         "PCW_UIPARAM_DDR_USE_INTERNAL_VREF": "0",
         "PCW_UIPARAM_GENERATE_SUMMARY": "NA",
         "PCW_USB0_BASEADDR": "0xE0102000",
         "PCW_USB0_HIGHADDR": "0xE0102fff",
         "PCW_USB0_PERIPHERAL_ENABLE": "0",
         "PCW_USB0_PERIPHERAL_FREQMHZ": "60",
         "PCW_USB0_RESET_ENABLE": "0",
         "PCW_USB0_RESET_IO": "<Select>",
         "PCW_USB0_USB0_IO": "<Select>",
         "PCW_USB1_BASEADDR": "0xE0103000",
         "PCW_USB1_HIGHADDR": "0xE0103fff",
         "PCW_USB1_PERIPHERAL_ENABLE": "0",
         "PCW_USB1_PERIPHERAL_FREQMHZ": "60",
         "PCW_USB1_RESET_ENABLE": "0",
         "PCW_USB1_RESET_IO": "<Select>",
         "PCW_USB1_USB1_IO": "<Select>",
         "PCW_USB_RESET_ENABLE": "0",
         "PCW_USB_RESET_POLARITY": "Active Low",
         "PCW_USB_RESET_SELECT": "<Select>",
         "PCW_USE_AXI_FABRIC_IDLE": "0",
         "PCW_USE_AXI_NONSECURE": "0",
         "PCW_USE_CORESIGHT": "0",
         "PCW_USE_CROSS_TRIGGER": "0",
         "PCW_USE_CR_FABRIC": "1",
         "PCW_USE_DDR_BYPASS": "0",
         "PCW_USE_DEBUG": "0",
         "PCW_USE_DEFAULT_ACP_USER_VAL": "0",
         "PCW_USE_DMA0": "0",
         "PCW_USE_DMA1": "0",
         "PCW_USE_DMA2": "0",
         "PCW_USE_DMA3": "0",
         "PCW_USE_EXPANDED_IOP": "0",
         "PCW_USE_EXPANDED_PS_SLCR_REGISTERS": "0",
         "PCW_USE_FABRIC_INTERRUPT": "1",
         "PCW_USE_HIGH_OCM": "0",
         "PCW_USE_M_AXI_GP0": "1",
         "PCW_USE_M_AXI_GP1": "0",
         "PCW_USE_PROC_EVENT_BUS": "0",
         "PCW_USE_PS_SLCR_REGISTERS": "0",
         "PCW_USE_S_AXI_ACP": "0",
         "PCW_USE_S_AXI_GP0": "0",
         "PCW_USE_S_AXI_GP1": "0",
         "PCW_USE_S_AXI_HP0": "1",
         "PCW_USE_S_AXI_HP1": "0",
         "PCW_USE_S_AXI_HP2": "0",
         "PCW_USE_S_AXI_HP3": "0",
         "PCW_USE_TRACE": "0",
         "PCW_USE_TRACE_DATA_EDGE_DETECTOR": "0",
         "PCW_VALUE_SILVERSION": "3",
         "PCW_WDT_PERIPHERAL_CLKSRC": "CPU_1X",
         "PCW_WDT_PERIPHERAL_DIVISOR0": "1",
         "PCW_WDT_PERIPHERAL_ENABLE": "0",
         "PCW_WDT_PERIPHERAL_FREQMHZ": "133.333333",
         "PCW_WDT_WDT_IO": "<Select>",
         "USE_TRACE_DATA_EDGE_DETECTOR": "0",
         "preset": "None"
        },
        "type": "xilinx.com:ip:processing_system7:5.5"
       }
      },
      "text/plain": [
       "{'axi_dma_0': {'addr_range': 65536,\n",
       "  'device': <pynq.pl_server.device.XlnkDevice at 0xb3aa0870>,\n",
       "  'driver': pynq.lib.dma.DMA,\n",
       "  'fullpath': 'axi_dma_0',\n",
       "  'gpio': {},\n",
       "  'interrupts': {'mm2s_introut': {'controller': 'axi_intc_0',\n",
       "    'fullpath': 'axi_dma_0/mm2s_introut',\n",
       "    'index': 0},\n",
       "   's2mm_introut': {'controller': 'axi_intc_0',\n",
       "    'fullpath': 'axi_dma_0/s2mm_introut',\n",
       "    'index': 1}},\n",
       "  'mem_id': 'S_AXI_LITE',\n",
       "  'parameters': {'C_BASEADDR': '0x40400000',\n",
       "   'C_DLYTMR_RESOLUTION': '125',\n",
       "   'C_ENABLE_MULTI_CHANNEL': '0',\n",
       "   'C_FAMILY': 'zynq',\n",
       "   'C_HIGHADDR': '0x4040FFFF',\n",
       "   'C_INCLUDE_MM2S': '1',\n",
       "   'C_INCLUDE_MM2S_DRE': '0',\n",
       "   'C_INCLUDE_MM2S_SF': '1',\n",
       "   'C_INCLUDE_S2MM': '1',\n",
       "   'C_INCLUDE_S2MM_DRE': '0',\n",
       "   'C_INCLUDE_S2MM_SF': '1',\n",
       "   'C_INCLUDE_SG': '0',\n",
       "   'C_INCREASE_THROUGHPUT': '0',\n",
       "   'C_MICRO_DMA': '0',\n",
       "   'C_MM2S_BURST_SIZE': '16',\n",
       "   'C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH': '32',\n",
       "   'C_M_AXIS_MM2S_TDATA_WIDTH': '32',\n",
       "   'C_M_AXI_MM2S_ADDR_WIDTH': '32',\n",
       "   'C_M_AXI_MM2S_DATA_WIDTH': '32',\n",
       "   'C_M_AXI_S2MM_ADDR_WIDTH': '32',\n",
       "   'C_M_AXI_S2MM_DATA_WIDTH': '32',\n",
       "   'C_M_AXI_SG_ADDR_WIDTH': '32',\n",
       "   'C_M_AXI_SG_DATA_WIDTH': '32',\n",
       "   'C_NUM_MM2S_CHANNELS': '1',\n",
       "   'C_NUM_S2MM_CHANNELS': '1',\n",
       "   'C_PRMRY_IS_ACLK_ASYNC': '0',\n",
       "   'C_S2MM_BURST_SIZE': '16',\n",
       "   'C_SG_INCLUDE_STSCNTRL_STRM': '0',\n",
       "   'C_SG_LENGTH_WIDTH': '14',\n",
       "   'C_SG_USE_STSAPP_LENGTH': '0',\n",
       "   'C_S_AXIS_S2MM_STS_TDATA_WIDTH': '32',\n",
       "   'C_S_AXIS_S2MM_TDATA_WIDTH': '32',\n",
       "   'C_S_AXI_LITE_ADDR_WIDTH': '10',\n",
       "   'C_S_AXI_LITE_DATA_WIDTH': '32',\n",
       "   'Component_Name': 'ctrl_top_axi_dma_0_0',\n",
       "   'EDK_IPTYPE': 'PERIPHERAL',\n",
       "   'c_addr_width': '32',\n",
       "   'c_dlytmr_resolution': '125',\n",
       "   'c_enable_multi_channel': '0',\n",
       "   'c_include_mm2s': '1',\n",
       "   'c_include_mm2s_dre': '0',\n",
       "   'c_include_mm2s_sf': '1',\n",
       "   'c_include_s2mm': '1',\n",
       "   'c_include_s2mm_dre': '0',\n",
       "   'c_include_s2mm_sf': '1',\n",
       "   'c_include_sg': '0',\n",
       "   'c_increase_throughput': '0',\n",
       "   'c_m_axi_mm2s_data_width': '32',\n",
       "   'c_m_axi_s2mm_data_width': '32',\n",
       "   'c_m_axis_mm2s_tdata_width': '32',\n",
       "   'c_micro_dma': '0',\n",
       "   'c_mm2s_burst_size': '16',\n",
       "   'c_num_mm2s_channels': '1',\n",
       "   'c_num_s2mm_channels': '1',\n",
       "   'c_prmry_is_aclk_async': '0',\n",
       "   'c_s2mm_burst_size': '16',\n",
       "   'c_s_axis_s2mm_tdata_width': '32',\n",
       "   'c_sg_include_stscntrl_strm': '0',\n",
       "   'c_sg_length_width': '14',\n",
       "   'c_sg_use_stsapp_length': '0',\n",
       "   'c_single_interface': '0'},\n",
       "  'phys_addr': 1077936128,\n",
       "  'registers': {'MM2S_CURDESC': {'access': 'read-write',\n",
       "    'address_offset': 8,\n",
       "    'description': 'MM2S DMA Current Descriptor Pointer Register',\n",
       "    'fields': {'Current_Descriptor_Pointer': {'access': 'read-write',\n",
       "      'bit_offset': 6,\n",
       "      'bit_width': 26,\n",
       "      'description': 'MM2S DMA Current Descriptor Pointer Register'}},\n",
       "    'size': 32},\n",
       "   'MM2S_CURDESC_MSB': {'access': 'read-write',\n",
       "    'address_offset': 12,\n",
       "    'description': 'MM2S DMA Current Descriptor Pointer Register',\n",
       "    'fields': {'Current_Descriptor_Pointer': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'MM2S DMA Current Descriptor Pointer Register'}},\n",
       "    'size': 32},\n",
       "   'MM2S_DMACR': {'access': 'read-write',\n",
       "    'address_offset': 0,\n",
       "    'description': 'MM2S DMA Control Register',\n",
       "    'fields': {'Cyclic_BD_Enable': {'access': 'read-write',\n",
       "      'bit_offset': 4,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Control Register'},\n",
       "     'Dly_IrqEn': {'access': 'read-write',\n",
       "      'bit_offset': 13,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Control Register'},\n",
       "     'Err_IrqEn': {'access': 'read-write',\n",
       "      'bit_offset': 14,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Control Register'},\n",
       "     'IOC_IrqEn': {'access': 'read-write',\n",
       "      'bit_offset': 12,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Control Register'},\n",
       "     'IRQDelay': {'access': 'read-write',\n",
       "      'bit_offset': 24,\n",
       "      'bit_width': 8,\n",
       "      'description': 'MM2S DMA Control Register'},\n",
       "     'IRQThreshold': {'access': 'read-write',\n",
       "      'bit_offset': 16,\n",
       "      'bit_width': 8,\n",
       "      'description': 'MM2S DMA Control Register'},\n",
       "     'Keyhole': {'access': 'read-write',\n",
       "      'bit_offset': 3,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Control Register'},\n",
       "     'RS': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Control Register'},\n",
       "     'Reset': {'access': 'read-write',\n",
       "      'bit_offset': 2,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Control Register'}},\n",
       "    'size': 32},\n",
       "   'MM2S_DMASR': {'access': 'read-write',\n",
       "    'address_offset': 4,\n",
       "    'description': 'MM2S DMA Status Register',\n",
       "    'fields': {'DMADecErr': {'access': 'read-only',\n",
       "      'bit_offset': 6,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register'},\n",
       "     'DMAIntErr': {'access': 'read-only',\n",
       "      'bit_offset': 4,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register'},\n",
       "     'DMASlvErr': {'access': 'read-only',\n",
       "      'bit_offset': 5,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register'},\n",
       "     'Dly_Irq': {'access': 'read-write',\n",
       "      'bit_offset': 13,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register'},\n",
       "     'Err_Irq': {'access': 'read-write',\n",
       "      'bit_offset': 14,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register'},\n",
       "     'Halted': {'access': 'read-only',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register'},\n",
       "     'IOC_Irq': {'access': 'read-write',\n",
       "      'bit_offset': 12,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register'},\n",
       "     'IRQDelaySts': {'access': 'read-only',\n",
       "      'bit_offset': 24,\n",
       "      'bit_width': 8,\n",
       "      'description': 'MM2S DMA Status Register'},\n",
       "     'IRQThresholdSts': {'access': 'read-only',\n",
       "      'bit_offset': 16,\n",
       "      'bit_width': 8,\n",
       "      'description': 'MM2S DMA Status Register'},\n",
       "     'Idle': {'access': 'read-only',\n",
       "      'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register'},\n",
       "     'SGDecErr': {'access': 'read-only',\n",
       "      'bit_offset': 10,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register'},\n",
       "     'SGIncld': {'access': 'read-only',\n",
       "      'bit_offset': 3,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register'},\n",
       "     'SGIntErr': {'access': 'read-only',\n",
       "      'bit_offset': 8,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register'},\n",
       "     'SGSlvErr': {'access': 'read-only',\n",
       "      'bit_offset': 9,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register'}},\n",
       "    'size': 32},\n",
       "   'MM2S_LENGTH': {'access': 'read-write',\n",
       "    'address_offset': 40,\n",
       "    'description': 'MM2S DMA Transfer Length Register',\n",
       "    'fields': {'Length': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 26,\n",
       "      'description': 'MM2S DMA Transfer Length Register'}},\n",
       "    'size': 32},\n",
       "   'MM2S_SA': {'access': 'read-write',\n",
       "    'address_offset': 24,\n",
       "    'description': 'MM2S Source Address Register',\n",
       "    'fields': {'Source_Address': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'MM2S Source Address Register'}},\n",
       "    'size': 32},\n",
       "   'MM2S_SA_MSB': {'access': 'read-write',\n",
       "    'address_offset': 28,\n",
       "    'description': 'MM2S Source Address Register',\n",
       "    'fields': {'Source_Address': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'MM2S Source Address Register'}},\n",
       "    'size': 32},\n",
       "   'MM2S_TAILDESC': {'access': 'read-write',\n",
       "    'address_offset': 16,\n",
       "    'description': 'MM2S DMA Tail Descriptor Pointer Register',\n",
       "    'fields': {'Tail_Descriptor_Pointer': {'access': 'read-write',\n",
       "      'bit_offset': 6,\n",
       "      'bit_width': 26,\n",
       "      'description': 'MM2S DMA Tail Descriptor Pointer Register'}},\n",
       "    'size': 32},\n",
       "   'MM2S_TAILDESC_MSB': {'access': 'read-write',\n",
       "    'address_offset': 20,\n",
       "    'description': 'MM2S DMA Tail Descriptor Pointer Register',\n",
       "    'fields': {'Tail_Descriptor_Pointer': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'MM2S DMA Tail Descriptor Pointer Register'}},\n",
       "    'size': 32},\n",
       "   'S2MM_CURDESC': {'access': 'read-write',\n",
       "    'address_offset': 56,\n",
       "    'description': 'S2MM DMA Current Descriptor Pointer Register',\n",
       "    'fields': {'Current_Descriptor_Pointer': {'access': 'read-write',\n",
       "      'bit_offset': 6,\n",
       "      'bit_width': 26,\n",
       "      'description': 'S2MM DMA Current Descriptor Pointer Register'}},\n",
       "    'size': 32},\n",
       "   'S2MM_CURDESC_MSB': {'access': 'read-write',\n",
       "    'address_offset': 60,\n",
       "    'description': 'S2MM DMA Current Descriptor Pointer Register',\n",
       "    'fields': {'Current_Descriptor_Pointer': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'S2MM DMA Current Descriptor Pointer Register'}},\n",
       "    'size': 32},\n",
       "   'S2MM_DA': {'access': 'read-write',\n",
       "    'address_offset': 72,\n",
       "    'description': 'S2MM DMA Destination Address Register',\n",
       "    'fields': {'Destination_Address': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'S2MM DMA Destination Address Register'}},\n",
       "    'size': 32},\n",
       "   'S2MM_DA_MSB': {'access': 'read-write',\n",
       "    'address_offset': 76,\n",
       "    'description': 'S2MM Destination Address Register',\n",
       "    'fields': {'Destination_Address': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'S2MM Destination Address Register'}},\n",
       "    'size': 32},\n",
       "   'S2MM_DMACR': {'access': 'read-write',\n",
       "    'address_offset': 48,\n",
       "    'description': 'S2MM DMA Control Register',\n",
       "    'fields': {'Cyclic_BD_Enable': {'access': 'read-write',\n",
       "      'bit_offset': 4,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Control Register'},\n",
       "     'Dly_IrqEn': {'access': 'read-write',\n",
       "      'bit_offset': 13,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Control Register'},\n",
       "     'Err_IrqEn': {'access': 'read-write',\n",
       "      'bit_offset': 14,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Control Register'},\n",
       "     'IOC_IrqEn': {'access': 'read-write',\n",
       "      'bit_offset': 12,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Control Register'},\n",
       "     'IRQDelay': {'access': 'read-write',\n",
       "      'bit_offset': 24,\n",
       "      'bit_width': 8,\n",
       "      'description': 'S2MM DMA Control Register'},\n",
       "     'IRQThreshold': {'access': 'read-write',\n",
       "      'bit_offset': 16,\n",
       "      'bit_width': 8,\n",
       "      'description': 'S2MM DMA Control Register'},\n",
       "     'Keyhole': {'access': 'read-write',\n",
       "      'bit_offset': 3,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Control Register'},\n",
       "     'RS': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Control Register'},\n",
       "     'Reset': {'access': 'read-write',\n",
       "      'bit_offset': 2,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Control Register'}},\n",
       "    'size': 32},\n",
       "   'S2MM_DMASR': {'access': 'read-write',\n",
       "    'address_offset': 52,\n",
       "    'description': 'S2MM DMA Status Register',\n",
       "    'fields': {'DMADecErr': {'access': 'read-only',\n",
       "      'bit_offset': 6,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register'},\n",
       "     'DMAIntErr': {'access': 'read-only',\n",
       "      'bit_offset': 4,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register'},\n",
       "     'DMASlvErr': {'access': 'read-only',\n",
       "      'bit_offset': 5,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register'},\n",
       "     'Dly_Irq': {'access': 'read-write',\n",
       "      'bit_offset': 13,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register'},\n",
       "     'Err_Irq': {'access': 'read-write',\n",
       "      'bit_offset': 14,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register'},\n",
       "     'Halted': {'access': 'read-only',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register'},\n",
       "     'IOC_Irq': {'access': 'read-write',\n",
       "      'bit_offset': 12,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register'},\n",
       "     'IRQDelaySts': {'access': 'read-only',\n",
       "      'bit_offset': 24,\n",
       "      'bit_width': 8,\n",
       "      'description': 'S2MM DMA Status Register'},\n",
       "     'IRQThresholdSts': {'access': 'read-only',\n",
       "      'bit_offset': 16,\n",
       "      'bit_width': 8,\n",
       "      'description': 'S2MM DMA Status Register'},\n",
       "     'Idle': {'access': 'read-only',\n",
       "      'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register'},\n",
       "     'SGDecErr': {'access': 'read-only',\n",
       "      'bit_offset': 10,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register'},\n",
       "     'SGIncld': {'access': 'read-only',\n",
       "      'bit_offset': 3,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register'},\n",
       "     'SGIntErr': {'access': 'read-only',\n",
       "      'bit_offset': 8,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register'},\n",
       "     'SGSlvErr': {'access': 'read-only',\n",
       "      'bit_offset': 9,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register'}},\n",
       "    'size': 32},\n",
       "   'S2MM_LENGTH': {'access': 'read-write',\n",
       "    'address_offset': 88,\n",
       "    'description': 'S2MM DMA Transfer Length Register',\n",
       "    'fields': {'Length': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 26,\n",
       "      'description': 'S2MM DMA Transfer Length Register'}},\n",
       "    'size': 32},\n",
       "   'S2MM_TAILDESC': {'access': 'read-write',\n",
       "    'address_offset': 64,\n",
       "    'description': 'S2MM DMA Tail Descriptor Pointer Register',\n",
       "    'fields': {'Tail_Descriptor_Pointer': {'access': 'read-write',\n",
       "      'bit_offset': 6,\n",
       "      'bit_width': 26,\n",
       "      'description': 'S2MM DMA Tail Descriptor Pointer Register'}},\n",
       "    'size': 32},\n",
       "   'S2MM_TAILDESC_MSB': {'access': 'read-write',\n",
       "    'address_offset': 68,\n",
       "    'description': 'S2MM DMA Tail Descriptor Pointer Register',\n",
       "    'fields': {'Tail_Descriptor_Pointer': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'S2MM DMA Tail Descriptor Pointer Register'}},\n",
       "    'size': 32},\n",
       "   'SG_CTL': {'access': 'read-write',\n",
       "    'address_offset': 44,\n",
       "    'description': 'Scatter/Gather User and Cache Control Register',\n",
       "    'fields': {'SG_CACHE': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 4,\n",
       "      'description': 'Scatter/Gather User and Cache Control Register'},\n",
       "     'SG_USER': {'access': 'read-write',\n",
       "      'bit_offset': 8,\n",
       "      'bit_width': 4,\n",
       "      'description': 'Scatter/Gather User and Cache Control Register'}},\n",
       "    'size': 32}},\n",
       "  'state': None,\n",
       "  'type': 'xilinx.com:ip:axi_dma:7.1'},\n",
       " 'axi_dma_1': {'addr_range': 65536,\n",
       "  'device': <pynq.pl_server.device.XlnkDevice at 0xb3aa0870>,\n",
       "  'driver': pynq.lib.dma.DMA,\n",
       "  'fullpath': 'axi_dma_1',\n",
       "  'gpio': {},\n",
       "  'interrupts': {'s2mm_introut': {'controller': 'axi_intc_0',\n",
       "    'fullpath': 'axi_dma_1/s2mm_introut',\n",
       "    'index': 2}},\n",
       "  'mem_id': 'S_AXI_LITE',\n",
       "  'parameters': {'C_BASEADDR': '0x40410000',\n",
       "   'C_DLYTMR_RESOLUTION': '125',\n",
       "   'C_ENABLE_MULTI_CHANNEL': '0',\n",
       "   'C_FAMILY': 'zynq',\n",
       "   'C_HIGHADDR': '0x4041FFFF',\n",
       "   'C_INCLUDE_MM2S': '0',\n",
       "   'C_INCLUDE_MM2S_DRE': '0',\n",
       "   'C_INCLUDE_MM2S_SF': '1',\n",
       "   'C_INCLUDE_S2MM': '1',\n",
       "   'C_INCLUDE_S2MM_DRE': '0',\n",
       "   'C_INCLUDE_S2MM_SF': '1',\n",
       "   'C_INCLUDE_SG': '0',\n",
       "   'C_INCREASE_THROUGHPUT': '0',\n",
       "   'C_MICRO_DMA': '0',\n",
       "   'C_MM2S_BURST_SIZE': '16',\n",
       "   'C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH': '32',\n",
       "   'C_M_AXIS_MM2S_TDATA_WIDTH': '32',\n",
       "   'C_M_AXI_MM2S_ADDR_WIDTH': '32',\n",
       "   'C_M_AXI_MM2S_DATA_WIDTH': '32',\n",
       "   'C_M_AXI_S2MM_ADDR_WIDTH': '32',\n",
       "   'C_M_AXI_S2MM_DATA_WIDTH': '64',\n",
       "   'C_M_AXI_SG_ADDR_WIDTH': '32',\n",
       "   'C_M_AXI_SG_DATA_WIDTH': '32',\n",
       "   'C_NUM_MM2S_CHANNELS': '1',\n",
       "   'C_NUM_S2MM_CHANNELS': '1',\n",
       "   'C_PRMRY_IS_ACLK_ASYNC': '0',\n",
       "   'C_S2MM_BURST_SIZE': '16',\n",
       "   'C_SG_INCLUDE_STSCNTRL_STRM': '0',\n",
       "   'C_SG_LENGTH_WIDTH': '14',\n",
       "   'C_SG_USE_STSAPP_LENGTH': '0',\n",
       "   'C_S_AXIS_S2MM_STS_TDATA_WIDTH': '32',\n",
       "   'C_S_AXIS_S2MM_TDATA_WIDTH': '64',\n",
       "   'C_S_AXI_LITE_ADDR_WIDTH': '10',\n",
       "   'C_S_AXI_LITE_DATA_WIDTH': '32',\n",
       "   'Component_Name': 'ctrl_top_axi_dma_1_0',\n",
       "   'EDK_IPTYPE': 'PERIPHERAL',\n",
       "   'c_addr_width': '32',\n",
       "   'c_dlytmr_resolution': '125',\n",
       "   'c_enable_multi_channel': '0',\n",
       "   'c_include_mm2s': '0',\n",
       "   'c_include_mm2s_dre': '0',\n",
       "   'c_include_mm2s_sf': '1',\n",
       "   'c_include_s2mm': '1',\n",
       "   'c_include_s2mm_dre': '0',\n",
       "   'c_include_s2mm_sf': '1',\n",
       "   'c_include_sg': '0',\n",
       "   'c_increase_throughput': '0',\n",
       "   'c_m_axi_mm2s_data_width': '32',\n",
       "   'c_m_axi_s2mm_data_width': '64',\n",
       "   'c_m_axis_mm2s_tdata_width': '32',\n",
       "   'c_micro_dma': '0',\n",
       "   'c_mm2s_burst_size': '16',\n",
       "   'c_num_mm2s_channels': '1',\n",
       "   'c_num_s2mm_channels': '1',\n",
       "   'c_prmry_is_aclk_async': '0',\n",
       "   'c_s2mm_burst_size': '16',\n",
       "   'c_s_axis_s2mm_tdata_width': '64',\n",
       "   'c_sg_include_stscntrl_strm': '0',\n",
       "   'c_sg_length_width': '14',\n",
       "   'c_sg_use_stsapp_length': '0',\n",
       "   'c_single_interface': '0'},\n",
       "  'phys_addr': 1078001664,\n",
       "  'registers': {'MM2S_CURDESC': {'access': 'read-write',\n",
       "    'address_offset': 8,\n",
       "    'description': 'MM2S DMA Current Descriptor Pointer Register',\n",
       "    'fields': {'Current_Descriptor_Pointer': {'access': 'read-write',\n",
       "      'bit_offset': 6,\n",
       "      'bit_width': 26,\n",
       "      'description': 'MM2S DMA Current Descriptor Pointer Register'}},\n",
       "    'size': 32},\n",
       "   'MM2S_CURDESC_MSB': {'access': 'read-write',\n",
       "    'address_offset': 12,\n",
       "    'description': 'MM2S DMA Current Descriptor Pointer Register',\n",
       "    'fields': {'Current_Descriptor_Pointer': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'MM2S DMA Current Descriptor Pointer Register'}},\n",
       "    'size': 32},\n",
       "   'MM2S_DMACR': {'access': 'read-write',\n",
       "    'address_offset': 0,\n",
       "    'description': 'MM2S DMA Control Register',\n",
       "    'fields': {'Cyclic_BD_Enable': {'access': 'read-write',\n",
       "      'bit_offset': 4,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Control Register'},\n",
       "     'Dly_IrqEn': {'access': 'read-write',\n",
       "      'bit_offset': 13,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Control Register'},\n",
       "     'Err_IrqEn': {'access': 'read-write',\n",
       "      'bit_offset': 14,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Control Register'},\n",
       "     'IOC_IrqEn': {'access': 'read-write',\n",
       "      'bit_offset': 12,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Control Register'},\n",
       "     'IRQDelay': {'access': 'read-write',\n",
       "      'bit_offset': 24,\n",
       "      'bit_width': 8,\n",
       "      'description': 'MM2S DMA Control Register'},\n",
       "     'IRQThreshold': {'access': 'read-write',\n",
       "      'bit_offset': 16,\n",
       "      'bit_width': 8,\n",
       "      'description': 'MM2S DMA Control Register'},\n",
       "     'Keyhole': {'access': 'read-write',\n",
       "      'bit_offset': 3,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Control Register'},\n",
       "     'RS': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Control Register'},\n",
       "     'Reset': {'access': 'read-write',\n",
       "      'bit_offset': 2,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Control Register'}},\n",
       "    'size': 32},\n",
       "   'MM2S_DMASR': {'access': 'read-write',\n",
       "    'address_offset': 4,\n",
       "    'description': 'MM2S DMA Status Register',\n",
       "    'fields': {'DMADecErr': {'access': 'read-only',\n",
       "      'bit_offset': 6,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register'},\n",
       "     'DMAIntErr': {'access': 'read-only',\n",
       "      'bit_offset': 4,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register'},\n",
       "     'DMASlvErr': {'access': 'read-only',\n",
       "      'bit_offset': 5,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register'},\n",
       "     'Dly_Irq': {'access': 'read-write',\n",
       "      'bit_offset': 13,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register'},\n",
       "     'Err_Irq': {'access': 'read-write',\n",
       "      'bit_offset': 14,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register'},\n",
       "     'Halted': {'access': 'read-only',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register'},\n",
       "     'IOC_Irq': {'access': 'read-write',\n",
       "      'bit_offset': 12,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register'},\n",
       "     'IRQDelaySts': {'access': 'read-only',\n",
       "      'bit_offset': 24,\n",
       "      'bit_width': 8,\n",
       "      'description': 'MM2S DMA Status Register'},\n",
       "     'IRQThresholdSts': {'access': 'read-only',\n",
       "      'bit_offset': 16,\n",
       "      'bit_width': 8,\n",
       "      'description': 'MM2S DMA Status Register'},\n",
       "     'Idle': {'access': 'read-only',\n",
       "      'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register'},\n",
       "     'SGDecErr': {'access': 'read-only',\n",
       "      'bit_offset': 10,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register'},\n",
       "     'SGIncld': {'access': 'read-only',\n",
       "      'bit_offset': 3,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register'},\n",
       "     'SGIntErr': {'access': 'read-only',\n",
       "      'bit_offset': 8,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register'},\n",
       "     'SGSlvErr': {'access': 'read-only',\n",
       "      'bit_offset': 9,\n",
       "      'bit_width': 1,\n",
       "      'description': 'MM2S DMA Status Register'}},\n",
       "    'size': 32},\n",
       "   'MM2S_LENGTH': {'access': 'read-write',\n",
       "    'address_offset': 40,\n",
       "    'description': 'MM2S DMA Transfer Length Register',\n",
       "    'fields': {'Length': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 26,\n",
       "      'description': 'MM2S DMA Transfer Length Register'}},\n",
       "    'size': 32},\n",
       "   'MM2S_SA': {'access': 'read-write',\n",
       "    'address_offset': 24,\n",
       "    'description': 'MM2S Source Address Register',\n",
       "    'fields': {'Source_Address': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'MM2S Source Address Register'}},\n",
       "    'size': 32},\n",
       "   'MM2S_SA_MSB': {'access': 'read-write',\n",
       "    'address_offset': 28,\n",
       "    'description': 'MM2S Source Address Register',\n",
       "    'fields': {'Source_Address': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'MM2S Source Address Register'}},\n",
       "    'size': 32},\n",
       "   'MM2S_TAILDESC': {'access': 'read-write',\n",
       "    'address_offset': 16,\n",
       "    'description': 'MM2S DMA Tail Descriptor Pointer Register',\n",
       "    'fields': {'Tail_Descriptor_Pointer': {'access': 'read-write',\n",
       "      'bit_offset': 6,\n",
       "      'bit_width': 26,\n",
       "      'description': 'MM2S DMA Tail Descriptor Pointer Register'}},\n",
       "    'size': 32},\n",
       "   'MM2S_TAILDESC_MSB': {'access': 'read-write',\n",
       "    'address_offset': 20,\n",
       "    'description': 'MM2S DMA Tail Descriptor Pointer Register',\n",
       "    'fields': {'Tail_Descriptor_Pointer': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'MM2S DMA Tail Descriptor Pointer Register'}},\n",
       "    'size': 32},\n",
       "   'S2MM_CURDESC': {'access': 'read-write',\n",
       "    'address_offset': 56,\n",
       "    'description': 'S2MM DMA Current Descriptor Pointer Register',\n",
       "    'fields': {'Current_Descriptor_Pointer': {'access': 'read-write',\n",
       "      'bit_offset': 6,\n",
       "      'bit_width': 26,\n",
       "      'description': 'S2MM DMA Current Descriptor Pointer Register'}},\n",
       "    'size': 32},\n",
       "   'S2MM_CURDESC_MSB': {'access': 'read-write',\n",
       "    'address_offset': 60,\n",
       "    'description': 'S2MM DMA Current Descriptor Pointer Register',\n",
       "    'fields': {'Current_Descriptor_Pointer': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'S2MM DMA Current Descriptor Pointer Register'}},\n",
       "    'size': 32},\n",
       "   'S2MM_DA': {'access': 'read-write',\n",
       "    'address_offset': 72,\n",
       "    'description': 'S2MM DMA Destination Address Register',\n",
       "    'fields': {'Destination_Address': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'S2MM DMA Destination Address Register'}},\n",
       "    'size': 32},\n",
       "   'S2MM_DA_MSB': {'access': 'read-write',\n",
       "    'address_offset': 76,\n",
       "    'description': 'S2MM Destination Address Register',\n",
       "    'fields': {'Destination_Address': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'S2MM Destination Address Register'}},\n",
       "    'size': 32},\n",
       "   'S2MM_DMACR': {'access': 'read-write',\n",
       "    'address_offset': 48,\n",
       "    'description': 'S2MM DMA Control Register',\n",
       "    'fields': {'Cyclic_BD_Enable': {'access': 'read-write',\n",
       "      'bit_offset': 4,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Control Register'},\n",
       "     'Dly_IrqEn': {'access': 'read-write',\n",
       "      'bit_offset': 13,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Control Register'},\n",
       "     'Err_IrqEn': {'access': 'read-write',\n",
       "      'bit_offset': 14,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Control Register'},\n",
       "     'IOC_IrqEn': {'access': 'read-write',\n",
       "      'bit_offset': 12,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Control Register'},\n",
       "     'IRQDelay': {'access': 'read-write',\n",
       "      'bit_offset': 24,\n",
       "      'bit_width': 8,\n",
       "      'description': 'S2MM DMA Control Register'},\n",
       "     'IRQThreshold': {'access': 'read-write',\n",
       "      'bit_offset': 16,\n",
       "      'bit_width': 8,\n",
       "      'description': 'S2MM DMA Control Register'},\n",
       "     'Keyhole': {'access': 'read-write',\n",
       "      'bit_offset': 3,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Control Register'},\n",
       "     'RS': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Control Register'},\n",
       "     'Reset': {'access': 'read-write',\n",
       "      'bit_offset': 2,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Control Register'}},\n",
       "    'size': 32},\n",
       "   'S2MM_DMASR': {'access': 'read-write',\n",
       "    'address_offset': 52,\n",
       "    'description': 'S2MM DMA Status Register',\n",
       "    'fields': {'DMADecErr': {'access': 'read-only',\n",
       "      'bit_offset': 6,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register'},\n",
       "     'DMAIntErr': {'access': 'read-only',\n",
       "      'bit_offset': 4,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register'},\n",
       "     'DMASlvErr': {'access': 'read-only',\n",
       "      'bit_offset': 5,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register'},\n",
       "     'Dly_Irq': {'access': 'read-write',\n",
       "      'bit_offset': 13,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register'},\n",
       "     'Err_Irq': {'access': 'read-write',\n",
       "      'bit_offset': 14,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register'},\n",
       "     'Halted': {'access': 'read-only',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register'},\n",
       "     'IOC_Irq': {'access': 'read-write',\n",
       "      'bit_offset': 12,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register'},\n",
       "     'IRQDelaySts': {'access': 'read-only',\n",
       "      'bit_offset': 24,\n",
       "      'bit_width': 8,\n",
       "      'description': 'S2MM DMA Status Register'},\n",
       "     'IRQThresholdSts': {'access': 'read-only',\n",
       "      'bit_offset': 16,\n",
       "      'bit_width': 8,\n",
       "      'description': 'S2MM DMA Status Register'},\n",
       "     'Idle': {'access': 'read-only',\n",
       "      'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register'},\n",
       "     'SGDecErr': {'access': 'read-only',\n",
       "      'bit_offset': 10,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register'},\n",
       "     'SGIncld': {'access': 'read-only',\n",
       "      'bit_offset': 3,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register'},\n",
       "     'SGIntErr': {'access': 'read-only',\n",
       "      'bit_offset': 8,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register'},\n",
       "     'SGSlvErr': {'access': 'read-only',\n",
       "      'bit_offset': 9,\n",
       "      'bit_width': 1,\n",
       "      'description': 'S2MM DMA Status Register'}},\n",
       "    'size': 32},\n",
       "   'S2MM_LENGTH': {'access': 'read-write',\n",
       "    'address_offset': 88,\n",
       "    'description': 'S2MM DMA Transfer Length Register',\n",
       "    'fields': {'Length': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 26,\n",
       "      'description': 'S2MM DMA Transfer Length Register'}},\n",
       "    'size': 32},\n",
       "   'S2MM_TAILDESC': {'access': 'read-write',\n",
       "    'address_offset': 64,\n",
       "    'description': 'S2MM DMA Tail Descriptor Pointer Register',\n",
       "    'fields': {'Tail_Descriptor_Pointer': {'access': 'read-write',\n",
       "      'bit_offset': 6,\n",
       "      'bit_width': 26,\n",
       "      'description': 'S2MM DMA Tail Descriptor Pointer Register'}},\n",
       "    'size': 32},\n",
       "   'S2MM_TAILDESC_MSB': {'access': 'read-write',\n",
       "    'address_offset': 68,\n",
       "    'description': 'S2MM DMA Tail Descriptor Pointer Register',\n",
       "    'fields': {'Tail_Descriptor_Pointer': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'S2MM DMA Tail Descriptor Pointer Register'}},\n",
       "    'size': 32},\n",
       "   'SG_CTL': {'access': 'read-write',\n",
       "    'address_offset': 44,\n",
       "    'description': 'Scatter/Gather User and Cache Control Register',\n",
       "    'fields': {'SG_CACHE': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 4,\n",
       "      'description': 'Scatter/Gather User and Cache Control Register'},\n",
       "     'SG_USER': {'access': 'read-write',\n",
       "      'bit_offset': 8,\n",
       "      'bit_width': 4,\n",
       "      'description': 'Scatter/Gather User and Cache Control Register'}},\n",
       "    'size': 32}},\n",
       "  'state': None,\n",
       "  'type': 'xilinx.com:ip:axi_dma:7.1'},\n",
       " 'axi_intc_0': {'addr_range': 65536,\n",
       "  'device': <pynq.pl_server.device.XlnkDevice at 0xb3aa0870>,\n",
       "  'driver': pynq.overlay.DefaultIP,\n",
       "  'fullpath': 'axi_intc_0',\n",
       "  'gpio': {},\n",
       "  'interrupts': {},\n",
       "  'mem_id': 's_axi',\n",
       "  'parameters': {'C_ADDR_WIDTH': '32',\n",
       "   'C_ASYNC_INTR': '0xFFFFFFF8',\n",
       "   'C_BASEADDR': '0x41800000',\n",
       "   'C_CASCADE_MASTER': '0',\n",
       "   'C_DISABLE_SYNCHRONIZERS': '0',\n",
       "   'C_ENABLE_ASYNC': '0',\n",
       "   'C_EN_CASCADE_MODE': '0',\n",
       "   'C_FAMILY': 'zynq',\n",
       "   'C_HAS_CIE': '1',\n",
       "   'C_HAS_FAST': '0',\n",
       "   'C_HAS_ILR': '0',\n",
       "   'C_HAS_IPR': '1',\n",
       "   'C_HAS_IVR': '1',\n",
       "   'C_HAS_SIE': '1',\n",
       "   'C_HIGHADDR': '0x4180FFFF',\n",
       "   'C_INSTANCE': 'ctrl_top_axi_intc_0_0',\n",
       "   'C_IRQ_ACTIVE': '0x1',\n",
       "   'C_IRQ_CONNECTION': '0',\n",
       "   'C_IRQ_IS_LEVEL': '1',\n",
       "   'C_IVAR_RESET_VALUE': '0x0000000000000010',\n",
       "   'C_KIND_OF_EDGE': '0xFFFFFFFF',\n",
       "   'C_KIND_OF_INTR': '0xfffffff8',\n",
       "   'C_KIND_OF_LVL': '0xFFFFFFFF',\n",
       "   'C_MB_CLK_NOT_CONNECTED': '1',\n",
       "   'C_NUM_INTR_INPUTS': '3',\n",
       "   'C_NUM_SW_INTR': '0',\n",
       "   'C_NUM_SYNC_FF': '2',\n",
       "   'C_PROCESSOR_CLK_FREQ_MHZ': '100.0',\n",
       "   'C_S_AXI_ACLK_FREQ_MHZ': '100.0',\n",
       "   'C_S_AXI_ADDR_WIDTH': '9',\n",
       "   'C_S_AXI_DATA_WIDTH': '32',\n",
       "   'Component_Name': 'ctrl_top_axi_intc_0_0',\n",
       "   'EDK_IPTYPE': 'PERIPHERAL',\n",
       "   'EDK_SPECIAL': 'INTR_CTRL',\n",
       "   'Sense_of_IRQ_Edge_Type': 'Rising',\n",
       "   'Sense_of_IRQ_Level_Type': 'Active_High'},\n",
       "  'phys_addr': 1098907648,\n",
       "  'registers': {'CIE': {'access': 'read-write',\n",
       "    'address_offset': 20,\n",
       "    'description': 'Clear Interrupt Enables',\n",
       "    'fields': {'INT': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 3,\n",
       "      'description': 'Clear Interrupt Enables'}},\n",
       "    'size': 3},\n",
       "   'IAR': {'access': 'write-only',\n",
       "    'address_offset': 12,\n",
       "    'description': 'Interrupt Acknowledge Register',\n",
       "    'fields': {'INT': {'access': 'write-only',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 3,\n",
       "      'description': 'Interrupt Acknowledge Register'}},\n",
       "    'size': 3},\n",
       "   'IER': {'access': 'read-write',\n",
       "    'address_offset': 8,\n",
       "    'description': 'Interrupt Enable Register',\n",
       "    'fields': {'INT': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 3,\n",
       "      'description': 'Interrupt Enable Register'}},\n",
       "    'size': 3},\n",
       "   'ILR': {'access': 'read-write',\n",
       "    'address_offset': 36,\n",
       "    'description': 'Interrupt Level Register',\n",
       "    'fields': {'ILN': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 5,\n",
       "      'description': 'Interrupt Level Register'}},\n",
       "    'size': 5},\n",
       "   'IMR': {'access': 'read-write',\n",
       "    'address_offset': 32,\n",
       "    'description': 'Interrupt Mode Register',\n",
       "    'fields': {'INT': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 3,\n",
       "      'description': 'Interrupt Mode Register'}},\n",
       "    'size': 3},\n",
       "   'IPR': {'access': 'read-only',\n",
       "    'address_offset': 4,\n",
       "    'description': 'Interrupt Pending Register',\n",
       "    'fields': {'INT': {'access': 'read-only',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 3,\n",
       "      'description': 'Interrupt Pending Register'}},\n",
       "    'size': 3},\n",
       "   'ISR': {'access': 'read-write',\n",
       "    'address_offset': 0,\n",
       "    'description': 'Interrupt Status Register',\n",
       "    'fields': {'INT': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 3,\n",
       "      'description': 'Interrupt Status Register'}},\n",
       "    'size': 3},\n",
       "   'IVAR[0]': {'access': 'read-write',\n",
       "    'address_offset': 256,\n",
       "    'description': 'Interrupt Vector Address Register 0',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 0'}},\n",
       "    'size': 32},\n",
       "   'IVAR[10]': {'access': 'read-write',\n",
       "    'address_offset': 296,\n",
       "    'description': 'Interrupt Vector Address Register 10',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 10'}},\n",
       "    'size': 32},\n",
       "   'IVAR[11]': {'access': 'read-write',\n",
       "    'address_offset': 300,\n",
       "    'description': 'Interrupt Vector Address Register 11',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 11'}},\n",
       "    'size': 32},\n",
       "   'IVAR[12]': {'access': 'read-write',\n",
       "    'address_offset': 304,\n",
       "    'description': 'Interrupt Vector Address Register 12',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 12'}},\n",
       "    'size': 32},\n",
       "   'IVAR[13]': {'access': 'read-write',\n",
       "    'address_offset': 308,\n",
       "    'description': 'Interrupt Vector Address Register 13',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 13'}},\n",
       "    'size': 32},\n",
       "   'IVAR[14]': {'access': 'read-write',\n",
       "    'address_offset': 312,\n",
       "    'description': 'Interrupt Vector Address Register 14',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 14'}},\n",
       "    'size': 32},\n",
       "   'IVAR[15]': {'access': 'read-write',\n",
       "    'address_offset': 316,\n",
       "    'description': 'Interrupt Vector Address Register 15',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 15'}},\n",
       "    'size': 32},\n",
       "   'IVAR[16]': {'access': 'read-write',\n",
       "    'address_offset': 320,\n",
       "    'description': 'Interrupt Vector Address Register 16',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 16'}},\n",
       "    'size': 32},\n",
       "   'IVAR[17]': {'access': 'read-write',\n",
       "    'address_offset': 324,\n",
       "    'description': 'Interrupt Vector Address Register 17',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 17'}},\n",
       "    'size': 32},\n",
       "   'IVAR[18]': {'access': 'read-write',\n",
       "    'address_offset': 328,\n",
       "    'description': 'Interrupt Vector Address Register 18',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 18'}},\n",
       "    'size': 32},\n",
       "   'IVAR[19]': {'access': 'read-write',\n",
       "    'address_offset': 332,\n",
       "    'description': 'Interrupt Vector Address Register 19',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 19'}},\n",
       "    'size': 32},\n",
       "   'IVAR[1]': {'access': 'read-write',\n",
       "    'address_offset': 260,\n",
       "    'description': 'Interrupt Vector Address Register 1',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 1'}},\n",
       "    'size': 32},\n",
       "   'IVAR[20]': {'access': 'read-write',\n",
       "    'address_offset': 336,\n",
       "    'description': 'Interrupt Vector Address Register 20',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 20'}},\n",
       "    'size': 32},\n",
       "   'IVAR[21]': {'access': 'read-write',\n",
       "    'address_offset': 340,\n",
       "    'description': 'Interrupt Vector Address Register 21',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 21'}},\n",
       "    'size': 32},\n",
       "   'IVAR[22]': {'access': 'read-write',\n",
       "    'address_offset': 344,\n",
       "    'description': 'Interrupt Vector Address Register 22',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 22'}},\n",
       "    'size': 32},\n",
       "   'IVAR[23]': {'access': 'read-write',\n",
       "    'address_offset': 348,\n",
       "    'description': 'Interrupt Vector Address Register 23',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 23'}},\n",
       "    'size': 32},\n",
       "   'IVAR[24]': {'access': 'read-write',\n",
       "    'address_offset': 352,\n",
       "    'description': 'Interrupt Vector Address Register 24',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 24'}},\n",
       "    'size': 32},\n",
       "   'IVAR[25]': {'access': 'read-write',\n",
       "    'address_offset': 356,\n",
       "    'description': 'Interrupt Vector Address Register 25',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 25'}},\n",
       "    'size': 32},\n",
       "   'IVAR[26]': {'access': 'read-write',\n",
       "    'address_offset': 360,\n",
       "    'description': 'Interrupt Vector Address Register 26',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 26'}},\n",
       "    'size': 32},\n",
       "   'IVAR[27]': {'access': 'read-write',\n",
       "    'address_offset': 364,\n",
       "    'description': 'Interrupt Vector Address Register 27',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 27'}},\n",
       "    'size': 32},\n",
       "   'IVAR[28]': {'access': 'read-write',\n",
       "    'address_offset': 368,\n",
       "    'description': 'Interrupt Vector Address Register 28',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 28'}},\n",
       "    'size': 32},\n",
       "   'IVAR[29]': {'access': 'read-write',\n",
       "    'address_offset': 372,\n",
       "    'description': 'Interrupt Vector Address Register 29',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 29'}},\n",
       "    'size': 32},\n",
       "   'IVAR[2]': {'access': 'read-write',\n",
       "    'address_offset': 264,\n",
       "    'description': 'Interrupt Vector Address Register 2',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 2'}},\n",
       "    'size': 32},\n",
       "   'IVAR[30]': {'access': 'read-write',\n",
       "    'address_offset': 376,\n",
       "    'description': 'Interrupt Vector Address Register 30',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 30'}},\n",
       "    'size': 32},\n",
       "   'IVAR[31]': {'access': 'read-write',\n",
       "    'address_offset': 380,\n",
       "    'description': 'Interrupt Vector Address Register 31',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 31'}},\n",
       "    'size': 32},\n",
       "   'IVAR[3]': {'access': 'read-write',\n",
       "    'address_offset': 268,\n",
       "    'description': 'Interrupt Vector Address Register 3',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 3'}},\n",
       "    'size': 32},\n",
       "   'IVAR[4]': {'access': 'read-write',\n",
       "    'address_offset': 272,\n",
       "    'description': 'Interrupt Vector Address Register 4',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 4'}},\n",
       "    'size': 32},\n",
       "   'IVAR[5]': {'access': 'read-write',\n",
       "    'address_offset': 276,\n",
       "    'description': 'Interrupt Vector Address Register 5',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 5'}},\n",
       "    'size': 32},\n",
       "   'IVAR[6]': {'access': 'read-write',\n",
       "    'address_offset': 280,\n",
       "    'description': 'Interrupt Vector Address Register 6',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 6'}},\n",
       "    'size': 32},\n",
       "   'IVAR[7]': {'access': 'read-write',\n",
       "    'address_offset': 284,\n",
       "    'description': 'Interrupt Vector Address Register 7',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 7'}},\n",
       "    'size': 32},\n",
       "   'IVAR[8]': {'access': 'read-write',\n",
       "    'address_offset': 288,\n",
       "    'description': 'Interrupt Vector Address Register 8',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 8'}},\n",
       "    'size': 32},\n",
       "   'IVAR[9]': {'access': 'read-write',\n",
       "    'address_offset': 292,\n",
       "    'description': 'Interrupt Vector Address Register 9',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 9'}},\n",
       "    'size': 32},\n",
       "   'IVEAR[0]': {'access': 'read-write',\n",
       "    'address_offset': 512,\n",
       "    'description': 'Interrupt Vector Address Register 0',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 0'}},\n",
       "    'size': 32},\n",
       "   'IVEAR[10]': {'access': 'read-write',\n",
       "    'address_offset': 592,\n",
       "    'description': 'Interrupt Vector Address Register 10',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 10'}},\n",
       "    'size': 32},\n",
       "   'IVEAR[11]': {'access': 'read-write',\n",
       "    'address_offset': 600,\n",
       "    'description': 'Interrupt Vector Address Register 11',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 11'}},\n",
       "    'size': 32},\n",
       "   'IVEAR[12]': {'access': 'read-write',\n",
       "    'address_offset': 608,\n",
       "    'description': 'Interrupt Vector Address Register 12',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 12'}},\n",
       "    'size': 32},\n",
       "   'IVEAR[13]': {'access': 'read-write',\n",
       "    'address_offset': 616,\n",
       "    'description': 'Interrupt Vector Address Register 13',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 13'}},\n",
       "    'size': 32},\n",
       "   'IVEAR[14]': {'access': 'read-write',\n",
       "    'address_offset': 624,\n",
       "    'description': 'Interrupt Vector Address Register 14',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 14'}},\n",
       "    'size': 32},\n",
       "   'IVEAR[15]': {'access': 'read-write',\n",
       "    'address_offset': 632,\n",
       "    'description': 'Interrupt Vector Address Register 15',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 15'}},\n",
       "    'size': 32},\n",
       "   'IVEAR[16]': {'access': 'read-write',\n",
       "    'address_offset': 640,\n",
       "    'description': 'Interrupt Vector Address Register 16',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 16'}},\n",
       "    'size': 32},\n",
       "   'IVEAR[17]': {'access': 'read-write',\n",
       "    'address_offset': 648,\n",
       "    'description': 'Interrupt Vector Address Register 17',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 17'}},\n",
       "    'size': 32},\n",
       "   'IVEAR[18]': {'access': 'read-write',\n",
       "    'address_offset': 656,\n",
       "    'description': 'Interrupt Vector Address Register 18',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 18'}},\n",
       "    'size': 32},\n",
       "   'IVEAR[19]': {'access': 'read-write',\n",
       "    'address_offset': 664,\n",
       "    'description': 'Interrupt Vector Address Register 19',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 19'}},\n",
       "    'size': 32},\n",
       "   'IVEAR[1]': {'access': 'read-write',\n",
       "    'address_offset': 520,\n",
       "    'description': 'Interrupt Vector Address Register 1',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 1'}},\n",
       "    'size': 32},\n",
       "   'IVEAR[20]': {'access': 'read-write',\n",
       "    'address_offset': 672,\n",
       "    'description': 'Interrupt Vector Address Register 20',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 20'}},\n",
       "    'size': 32},\n",
       "   'IVEAR[21]': {'access': 'read-write',\n",
       "    'address_offset': 680,\n",
       "    'description': 'Interrupt Vector Address Register 21',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 21'}},\n",
       "    'size': 32},\n",
       "   'IVEAR[22]': {'access': 'read-write',\n",
       "    'address_offset': 688,\n",
       "    'description': 'Interrupt Vector Address Register 22',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 22'}},\n",
       "    'size': 32},\n",
       "   'IVEAR[23]': {'access': 'read-write',\n",
       "    'address_offset': 696,\n",
       "    'description': 'Interrupt Vector Address Register 23',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 23'}},\n",
       "    'size': 32},\n",
       "   'IVEAR[24]': {'access': 'read-write',\n",
       "    'address_offset': 704,\n",
       "    'description': 'Interrupt Vector Address Register 24',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 24'}},\n",
       "    'size': 32},\n",
       "   'IVEAR[25]': {'access': 'read-write',\n",
       "    'address_offset': 712,\n",
       "    'description': 'Interrupt Vector Address Register 25',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 25'}},\n",
       "    'size': 32},\n",
       "   'IVEAR[26]': {'access': 'read-write',\n",
       "    'address_offset': 720,\n",
       "    'description': 'Interrupt Vector Address Register 26',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 26'}},\n",
       "    'size': 32},\n",
       "   'IVEAR[27]': {'access': 'read-write',\n",
       "    'address_offset': 728,\n",
       "    'description': 'Interrupt Vector Address Register 27',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 27'}},\n",
       "    'size': 32},\n",
       "   'IVEAR[28]': {'access': 'read-write',\n",
       "    'address_offset': 736,\n",
       "    'description': 'Interrupt Vector Address Register 28',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 28'}},\n",
       "    'size': 32},\n",
       "   'IVEAR[29]': {'access': 'read-write',\n",
       "    'address_offset': 744,\n",
       "    'description': 'Interrupt Vector Address Register 29',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 29'}},\n",
       "    'size': 32},\n",
       "   'IVEAR[2]': {'access': 'read-write',\n",
       "    'address_offset': 528,\n",
       "    'description': 'Interrupt Vector Address Register 2',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 2'}},\n",
       "    'size': 32},\n",
       "   'IVEAR[30]': {'access': 'read-write',\n",
       "    'address_offset': 752,\n",
       "    'description': 'Interrupt Vector Address Register 30',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 30'}},\n",
       "    'size': 32},\n",
       "   'IVEAR[31]': {'access': 'read-write',\n",
       "    'address_offset': 760,\n",
       "    'description': 'Interrupt Vector Address Register 31',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 31'}},\n",
       "    'size': 32},\n",
       "   'IVEAR[3]': {'access': 'read-write',\n",
       "    'address_offset': 536,\n",
       "    'description': 'Interrupt Vector Address Register 3',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 3'}},\n",
       "    'size': 32},\n",
       "   'IVEAR[4]': {'access': 'read-write',\n",
       "    'address_offset': 544,\n",
       "    'description': 'Interrupt Vector Address Register 4',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 4'}},\n",
       "    'size': 32},\n",
       "   'IVEAR[5]': {'access': 'read-write',\n",
       "    'address_offset': 552,\n",
       "    'description': 'Interrupt Vector Address Register 5',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 5'}},\n",
       "    'size': 32},\n",
       "   'IVEAR[6]': {'access': 'read-write',\n",
       "    'address_offset': 560,\n",
       "    'description': 'Interrupt Vector Address Register 6',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 6'}},\n",
       "    'size': 32},\n",
       "   'IVEAR[7]': {'access': 'read-write',\n",
       "    'address_offset': 568,\n",
       "    'description': 'Interrupt Vector Address Register 7',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 7'}},\n",
       "    'size': 32},\n",
       "   'IVEAR[8]': {'access': 'read-write',\n",
       "    'address_offset': 576,\n",
       "    'description': 'Interrupt Vector Address Register 8',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 8'}},\n",
       "    'size': 32},\n",
       "   'IVEAR[9]': {'access': 'read-write',\n",
       "    'address_offset': 584,\n",
       "    'description': 'Interrupt Vector Address Register 9',\n",
       "    'fields': {'IVA': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Interrupt Vector Address Register 9'}},\n",
       "    'size': 32},\n",
       "   'IVR': {'access': 'read-only',\n",
       "    'address_offset': 24,\n",
       "    'description': 'Interrupt Vector Register',\n",
       "    'fields': {'IVN': {'access': 'read-only',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 5,\n",
       "      'description': 'Interrupt Vector Register'}},\n",
       "    'size': 5},\n",
       "   'MER': {'access': 'read-write',\n",
       "    'address_offset': 28,\n",
       "    'description': 'Master Enable Register',\n",
       "    'fields': {'HIE': {'access': 'read-write',\n",
       "      'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Master Enable Register'},\n",
       "     'ME': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Master Enable Register'}},\n",
       "    'size': 2},\n",
       "   'SIE': {'access': 'read-write',\n",
       "    'address_offset': 16,\n",
       "    'description': 'Set Interrupt Enables',\n",
       "    'fields': {'INT': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 3,\n",
       "      'description': 'Set Interrupt Enables'}},\n",
       "    'size': 3}},\n",
       "  'state': None,\n",
       "  'type': 'xilinx.com:ip:axi_intc:4.1'},\n",
       " 'clk_wiz': {'addr_range': 65536,\n",
       "  'device': <pynq.pl_server.device.XlnkDevice at 0xb3aa0870>,\n",
       "  'driver': pynq.overlay.DefaultIP,\n",
       "  'fullpath': 'clk_wiz',\n",
       "  'gpio': {},\n",
       "  'interrupts': {},\n",
       "  'mem_id': 's_axi_lite',\n",
       "  'parameters': {'AUTO_PRIMITIVE': 'MMCM',\n",
       "   'AXI_DRP': 'false',\n",
       "   'CALC_DONE': 'empty',\n",
       "   'CDDCDONE_PORT': 'cddcdone',\n",
       "   'CDDCREQ_PORT': 'cddcreq',\n",
       "   'CLKFB_IN_N_PORT': 'clkfb_in_n',\n",
       "   'CLKFB_IN_PORT': 'clkfb_in',\n",
       "   'CLKFB_IN_P_PORT': 'clkfb_in_p',\n",
       "   'CLKFB_IN_SIGNALING': 'SINGLE',\n",
       "   'CLKFB_OUT_N_PORT': 'clkfb_out_n',\n",
       "   'CLKFB_OUT_PORT': 'clkfb_out',\n",
       "   'CLKFB_OUT_P_PORT': 'clkfb_out_p',\n",
       "   'CLKFB_STOPPED_PORT': 'clkfb_stopped',\n",
       "   'CLKIN1_JITTER_PS': '100.0',\n",
       "   'CLKIN1_UI_JITTER': '0.010',\n",
       "   'CLKIN2_JITTER_PS': '100.0',\n",
       "   'CLKIN2_UI_JITTER': '0.010',\n",
       "   'CLKOUT1_DRIVES': 'BUFG',\n",
       "   'CLKOUT1_JITTER': '631.442',\n",
       "   'CLKOUT1_MATCHED_ROUTING': 'false',\n",
       "   'CLKOUT1_PHASE_ERROR': '346.848',\n",
       "   'CLKOUT1_REQUESTED_DUTY_CYCLE': '50.000',\n",
       "   'CLKOUT1_REQUESTED_OUT_FREQ': '5',\n",
       "   'CLKOUT1_REQUESTED_PHASE': '0.000',\n",
       "   'CLKOUT1_SEQUENCE_NUMBER': '1',\n",
       "   'CLKOUT1_USED': 'true',\n",
       "   'CLKOUT2_DRIVES': 'BUFG',\n",
       "   'CLKOUT2_JITTER': '0.0',\n",
       "   'CLKOUT2_MATCHED_ROUTING': 'false',\n",
       "   'CLKOUT2_PHASE_ERROR': '0.0',\n",
       "   'CLKOUT2_REQUESTED_DUTY_CYCLE': '50.000',\n",
       "   'CLKOUT2_REQUESTED_OUT_FREQ': '100.000',\n",
       "   'CLKOUT2_REQUESTED_PHASE': '0.000',\n",
       "   'CLKOUT2_SEQUENCE_NUMBER': '1',\n",
       "   'CLKOUT2_USED': 'false',\n",
       "   'CLKOUT3_DRIVES': 'BUFG',\n",
       "   'CLKOUT3_JITTER': '0.0',\n",
       "   'CLKOUT3_MATCHED_ROUTING': 'false',\n",
       "   'CLKOUT3_PHASE_ERROR': '0.0',\n",
       "   'CLKOUT3_REQUESTED_DUTY_CYCLE': '50.000',\n",
       "   'CLKOUT3_REQUESTED_OUT_FREQ': '100.000',\n",
       "   'CLKOUT3_REQUESTED_PHASE': '0.000',\n",
       "   'CLKOUT3_SEQUENCE_NUMBER': '1',\n",
       "   'CLKOUT3_USED': 'false',\n",
       "   'CLKOUT4_DRIVES': 'BUFG',\n",
       "   'CLKOUT4_JITTER': '0.0',\n",
       "   'CLKOUT4_MATCHED_ROUTING': 'false',\n",
       "   'CLKOUT4_PHASE_ERROR': '0.0',\n",
       "   'CLKOUT4_REQUESTED_DUTY_CYCLE': '50.000',\n",
       "   'CLKOUT4_REQUESTED_OUT_FREQ': '100.000',\n",
       "   'CLKOUT4_REQUESTED_PHASE': '0.000',\n",
       "   'CLKOUT4_SEQUENCE_NUMBER': '1',\n",
       "   'CLKOUT4_USED': 'false',\n",
       "   'CLKOUT5_DRIVES': 'BUFG',\n",
       "   'CLKOUT5_JITTER': '0.0',\n",
       "   'CLKOUT5_MATCHED_ROUTING': 'false',\n",
       "   'CLKOUT5_PHASE_ERROR': '0.0',\n",
       "   'CLKOUT5_REQUESTED_DUTY_CYCLE': '50.000',\n",
       "   'CLKOUT5_REQUESTED_OUT_FREQ': '100.000',\n",
       "   'CLKOUT5_REQUESTED_PHASE': '0.000',\n",
       "   'CLKOUT5_SEQUENCE_NUMBER': '1',\n",
       "   'CLKOUT5_USED': 'false',\n",
       "   'CLKOUT6_DRIVES': 'BUFG',\n",
       "   'CLKOUT6_JITTER': '0.0',\n",
       "   'CLKOUT6_MATCHED_ROUTING': 'false',\n",
       "   'CLKOUT6_PHASE_ERROR': '0.0',\n",
       "   'CLKOUT6_REQUESTED_DUTY_CYCLE': '50.000',\n",
       "   'CLKOUT6_REQUESTED_OUT_FREQ': '100.000',\n",
       "   'CLKOUT6_REQUESTED_PHASE': '0.000',\n",
       "   'CLKOUT6_SEQUENCE_NUMBER': '1',\n",
       "   'CLKOUT6_USED': 'false',\n",
       "   'CLKOUT7_DRIVES': 'BUFG',\n",
       "   'CLKOUT7_JITTER': '0.0',\n",
       "   'CLKOUT7_MATCHED_ROUTING': 'false',\n",
       "   'CLKOUT7_PHASE_ERROR': '0.0',\n",
       "   'CLKOUT7_REQUESTED_DUTY_CYCLE': '50.000',\n",
       "   'CLKOUT7_REQUESTED_OUT_FREQ': '100.000',\n",
       "   'CLKOUT7_REQUESTED_PHASE': '0.000',\n",
       "   'CLKOUT7_SEQUENCE_NUMBER': '1',\n",
       "   'CLKOUT7_USED': 'false',\n",
       "   'CLKOUTPHY_REQUESTED_FREQ': '600.000',\n",
       "   'CLK_IN1_BOARD_INTERFACE': 'Custom',\n",
       "   'CLK_IN2_BOARD_INTERFACE': 'Custom',\n",
       "   'CLK_IN_SEL_PORT': 'clk_in_sel',\n",
       "   'CLK_OUT1_PORT': 'clk_out1',\n",
       "   'CLK_OUT1_USE_FINE_PS_GUI': 'false',\n",
       "   'CLK_OUT2_PORT': 'clk_out2',\n",
       "   'CLK_OUT2_USE_FINE_PS_GUI': 'false',\n",
       "   'CLK_OUT3_PORT': 'clk_out3',\n",
       "   'CLK_OUT3_USE_FINE_PS_GUI': 'false',\n",
       "   'CLK_OUT4_PORT': 'clk_out4',\n",
       "   'CLK_OUT4_USE_FINE_PS_GUI': 'false',\n",
       "   'CLK_OUT5_PORT': 'clk_out5',\n",
       "   'CLK_OUT5_USE_FINE_PS_GUI': 'false',\n",
       "   'CLK_OUT6_PORT': 'clk_out6',\n",
       "   'CLK_OUT6_USE_FINE_PS_GUI': 'false',\n",
       "   'CLK_OUT7_PORT': 'clk_out7',\n",
       "   'CLK_OUT7_USE_FINE_PS_GUI': 'false',\n",
       "   'CLK_VALID_PORT': 'CLK_VALID',\n",
       "   'CLOCK_MGR_TYPE': 'auto',\n",
       "   'C_AUTO_PRIMITIVE': 'MMCM',\n",
       "   'C_BASEADDR': '0x43C20000',\n",
       "   'C_CDDCDONE_PORT': 'cddcdone',\n",
       "   'C_CDDCREQ_PORT': 'cddcreq',\n",
       "   'C_CLKFBOUT_1': '0000',\n",
       "   'C_CLKFBOUT_2': '0000',\n",
       "   'C_CLKFB_IN_N_PORT': 'clkfb_in_n',\n",
       "   'C_CLKFB_IN_PORT': 'clkfb_in',\n",
       "   'C_CLKFB_IN_P_PORT': 'clkfb_in_p',\n",
       "   'C_CLKFB_IN_SIGNALING': 'SINGLE',\n",
       "   'C_CLKFB_OUT_N_PORT': 'clkfb_out_n',\n",
       "   'C_CLKFB_OUT_PORT': 'clkfb_out',\n",
       "   'C_CLKFB_OUT_P_PORT': 'clkfb_out_p',\n",
       "   'C_CLKFB_STOPPED_PORT': 'clkfb_stopped',\n",
       "   'C_CLKIN1_JITTER_PS': '100.0',\n",
       "   'C_CLKIN2_JITTER_PS': '100.0',\n",
       "   'C_CLKOUT0_1': '0000',\n",
       "   'C_CLKOUT0_2': '0000',\n",
       "   'C_CLKOUT0_ACTUAL_FREQ': '5.00000',\n",
       "   'C_CLKOUT1_1': '0000',\n",
       "   'C_CLKOUT1_2': '0000',\n",
       "   'C_CLKOUT1_ACTUAL_FREQ': '100.000',\n",
       "   'C_CLKOUT1_DRIVES': 'BUFG',\n",
       "   'C_CLKOUT1_DUTY_CYCLE': '50.0',\n",
       "   'C_CLKOUT1_MATCHED_ROUTING': 'false',\n",
       "   'C_CLKOUT1_OUT_FREQ': '5.00000',\n",
       "   'C_CLKOUT1_PHASE': '0.000',\n",
       "   'C_CLKOUT1_REQUESTED_DUTY_CYCLE': '50.000',\n",
       "   'C_CLKOUT1_REQUESTED_OUT_FREQ': '5',\n",
       "   'C_CLKOUT1_REQUESTED_PHASE': '0.000',\n",
       "   'C_CLKOUT1_SEQUENCE_NUMBER': '1',\n",
       "   'C_CLKOUT2_1': '0000',\n",
       "   'C_CLKOUT2_2': '0000',\n",
       "   'C_CLKOUT2_ACTUAL_FREQ': '100.000',\n",
       "   'C_CLKOUT2_DRIVES': 'BUFG',\n",
       "   'C_CLKOUT2_DUTY_CYCLE': '50.000',\n",
       "   'C_CLKOUT2_MATCHED_ROUTING': 'false',\n",
       "   'C_CLKOUT2_OUT_FREQ': '100.000',\n",
       "   'C_CLKOUT2_PHASE': '0.000',\n",
       "   'C_CLKOUT2_REQUESTED_DUTY_CYCLE': '50.000',\n",
       "   'C_CLKOUT2_REQUESTED_OUT_FREQ': '100.000',\n",
       "   'C_CLKOUT2_REQUESTED_PHASE': '0.000',\n",
       "   'C_CLKOUT2_SEQUENCE_NUMBER': '1',\n",
       "   'C_CLKOUT2_USED': '0',\n",
       "   'C_CLKOUT3_1': '0000',\n",
       "   'C_CLKOUT3_2': '0000',\n",
       "   'C_CLKOUT3_ACTUAL_FREQ': '100.000',\n",
       "   'C_CLKOUT3_DRIVES': 'BUFG',\n",
       "   'C_CLKOUT3_DUTY_CYCLE': '50.000',\n",
       "   'C_CLKOUT3_MATCHED_ROUTING': 'false',\n",
       "   'C_CLKOUT3_OUT_FREQ': '100.000',\n",
       "   'C_CLKOUT3_PHASE': '0.000',\n",
       "   'C_CLKOUT3_REQUESTED_DUTY_CYCLE': '50.000',\n",
       "   'C_CLKOUT3_REQUESTED_OUT_FREQ': '100.000',\n",
       "   'C_CLKOUT3_REQUESTED_PHASE': '0.000',\n",
       "   'C_CLKOUT3_SEQUENCE_NUMBER': '1',\n",
       "   'C_CLKOUT3_USED': '0',\n",
       "   'C_CLKOUT4_1': '0000',\n",
       "   'C_CLKOUT4_2': '0000',\n",
       "   'C_CLKOUT4_ACTUAL_FREQ': '100.000',\n",
       "   'C_CLKOUT4_DRIVES': 'BUFG',\n",
       "   'C_CLKOUT4_DUTY_CYCLE': '50.000',\n",
       "   'C_CLKOUT4_MATCHED_ROUTING': 'false',\n",
       "   'C_CLKOUT4_OUT_FREQ': '100.000',\n",
       "   'C_CLKOUT4_PHASE': '0.000',\n",
       "   'C_CLKOUT4_REQUESTED_DUTY_CYCLE': '50.000',\n",
       "   'C_CLKOUT4_REQUESTED_OUT_FREQ': '100.000',\n",
       "   'C_CLKOUT4_REQUESTED_PHASE': '0.000',\n",
       "   'C_CLKOUT4_SEQUENCE_NUMBER': '1',\n",
       "   'C_CLKOUT4_USED': '0',\n",
       "   'C_CLKOUT5_1': '0000',\n",
       "   'C_CLKOUT5_2': '0000',\n",
       "   'C_CLKOUT5_ACTUAL_FREQ': '100.000',\n",
       "   'C_CLKOUT5_DRIVES': 'BUFG',\n",
       "   'C_CLKOUT5_DUTY_CYCLE': '50.000',\n",
       "   'C_CLKOUT5_MATCHED_ROUTING': 'false',\n",
       "   'C_CLKOUT5_OUT_FREQ': '100.000',\n",
       "   'C_CLKOUT5_PHASE': '0.000',\n",
       "   'C_CLKOUT5_REQUESTED_DUTY_CYCLE': '50.000',\n",
       "   'C_CLKOUT5_REQUESTED_OUT_FREQ': '100.000',\n",
       "   'C_CLKOUT5_REQUESTED_PHASE': '0.000',\n",
       "   'C_CLKOUT5_SEQUENCE_NUMBER': '1',\n",
       "   'C_CLKOUT5_USED': '0',\n",
       "   'C_CLKOUT6_1': '0000',\n",
       "   'C_CLKOUT6_2': '0000',\n",
       "   'C_CLKOUT6_ACTUAL_FREQ': '100.000',\n",
       "   'C_CLKOUT6_DRIVES': 'BUFG',\n",
       "   'C_CLKOUT6_DUTY_CYCLE': '50.000',\n",
       "   'C_CLKOUT6_MATCHED_ROUTING': 'false',\n",
       "   'C_CLKOUT6_OUT_FREQ': '100.000',\n",
       "   'C_CLKOUT6_PHASE': '0.000',\n",
       "   'C_CLKOUT6_REQUESTED_DUTY_CYCLE': '50.000',\n",
       "   'C_CLKOUT6_REQUESTED_OUT_FREQ': '100.000',\n",
       "   'C_CLKOUT6_REQUESTED_PHASE': '0.000',\n",
       "   'C_CLKOUT6_SEQUENCE_NUMBER': '1',\n",
       "   'C_CLKOUT6_USED': '0',\n",
       "   'C_CLKOUT7_DRIVES': 'BUFG',\n",
       "   'C_CLKOUT7_DUTY_CYCLE': '50.000',\n",
       "   'C_CLKOUT7_MATCHED_ROUTING': 'false',\n",
       "   'C_CLKOUT7_OUT_FREQ': '100.000',\n",
       "   'C_CLKOUT7_PHASE': '0.000',\n",
       "   'C_CLKOUT7_REQUESTED_DUTY_CYCLE': '50.000',\n",
       "   'C_CLKOUT7_REQUESTED_OUT_FREQ': '100.000',\n",
       "   'C_CLKOUT7_REQUESTED_PHASE': '0.000',\n",
       "   'C_CLKOUT7_SEQUENCE_NUMBER': '1',\n",
       "   'C_CLKOUT7_USED': '0',\n",
       "   'C_CLKOUTPHY_MODE': 'VCO',\n",
       "   'C_CLK_IN_SEL_PORT': 'clk_in_sel',\n",
       "   'C_CLK_OUT1_PORT': 'clk_out1',\n",
       "   'C_CLK_OUT2_PORT': 'clk_out2',\n",
       "   'C_CLK_OUT3_PORT': 'clk_out3',\n",
       "   'C_CLK_OUT4_PORT': 'clk_out4',\n",
       "   'C_CLK_OUT5_PORT': 'clk_out5',\n",
       "   'C_CLK_OUT6_PORT': 'clk_out6',\n",
       "   'C_CLK_OUT7_PORT': 'clk_out7',\n",
       "   'C_CLK_VALID_PORT': 'CLK_VALID',\n",
       "   'C_CLOCK_MGR_TYPE': 'NA',\n",
       "   'C_DADDR_PORT': 'daddr',\n",
       "   'C_DCLK_PORT': 'dclk',\n",
       "   'C_DEN_PORT': 'den',\n",
       "   'C_DIN_PORT': 'din',\n",
       "   'C_DIVCLK': '0000',\n",
       "   'C_DIVIDE1_AUTO': '1',\n",
       "   'C_DIVIDE2_AUTO': '0.050000000000000003',\n",
       "   'C_DIVIDE3_AUTO': '0.050000000000000003',\n",
       "   'C_DIVIDE4_AUTO': '0.050000000000000003',\n",
       "   'C_DIVIDE5_AUTO': '0.050000000000000003',\n",
       "   'C_DIVIDE6_AUTO': '0.050000000000000003',\n",
       "   'C_DIVIDE7_AUTO': '0.050000000000000003',\n",
       "   'C_DOUT_PORT': 'dout',\n",
       "   'C_DRDY_PORT': 'drdy',\n",
       "   'C_DWE_PORT': 'dwe',\n",
       "   'C_D_MAX': '80.000',\n",
       "   'C_D_MIN': '1.000',\n",
       "   'C_ENABLE_CLKOUTPHY': '0',\n",
       "   'C_ENABLE_CLOCK_MONITOR': '0',\n",
       "   'C_ENABLE_USER_CLOCK0': '0',\n",
       "   'C_ENABLE_USER_CLOCK1': '0',\n",
       "   'C_ENABLE_USER_CLOCK2': '0',\n",
       "   'C_ENABLE_USER_CLOCK3': '0',\n",
       "   'C_Enable_PLL0': '0',\n",
       "   'C_Enable_PLL1': '0',\n",
       "   'C_FEEDBACK_SOURCE': 'FDBK_AUTO',\n",
       "   'C_FILTER_1': '0000',\n",
       "   'C_FILTER_2': '0000',\n",
       "   'C_HAS_CDDC': '0',\n",
       "   'C_HIGHADDR': '0x43C2FFFF',\n",
       "   'C_INCLK_SUM_ROW0': 'Input Clock   Freq (MHz)    Input Jitter (UI)',\n",
       "   'C_INCLK_SUM_ROW1': '__primary_________100.000____________0.010',\n",
       "   'C_INCLK_SUM_ROW2': 'no_secondary_input_clock',\n",
       "   'C_INPUT_CLK_STOPPED_PORT': 'input_clk_stopped',\n",
       "   'C_INTERFACE_SELECTION': '1',\n",
       "   'C_IN_FREQ_UNITS': 'Units_MHz',\n",
       "   'C_JITTER_SEL': 'No_Jitter',\n",
       "   'C_LOCKED_PORT': 'locked',\n",
       "   'C_LOCK_1': '0000',\n",
       "   'C_LOCK_2': '0000',\n",
       "   'C_LOCK_3': '0000',\n",
       "   'C_MMCMBUFGCEDIV': 'false',\n",
       "   'C_MMCMBUFGCEDIV1': 'false',\n",
       "   'C_MMCMBUFGCEDIV2': 'false',\n",
       "   'C_MMCMBUFGCEDIV3': 'false',\n",
       "   'C_MMCMBUFGCEDIV4': 'false',\n",
       "   'C_MMCMBUFGCEDIV5': 'false',\n",
       "   'C_MMCMBUFGCEDIV6': 'false',\n",
       "   'C_MMCMBUFGCEDIV7': 'false',\n",
       "   'C_MMCM_BANDWIDTH': 'OPTIMIZED',\n",
       "   'C_MMCM_CLKFBOUT_MULT_F': '32.000',\n",
       "   'C_MMCM_CLKFBOUT_PHASE': '0.000',\n",
       "   'C_MMCM_CLKFBOUT_USE_FINE_PS': 'FALSE',\n",
       "   'C_MMCM_CLKIN1_PERIOD': '10.000',\n",
       "   'C_MMCM_CLKIN2_PERIOD': '10.000',\n",
       "   'C_MMCM_CLKOUT0_DIVIDE_F': '128.000',\n",
       "   'C_MMCM_CLKOUT0_DUTY_CYCLE': '0.500',\n",
       "   'C_MMCM_CLKOUT0_PHASE': '0.000',\n",
       "   'C_MMCM_CLKOUT0_USE_FINE_PS': 'FALSE',\n",
       "   'C_MMCM_CLKOUT1_DIVIDE': '1',\n",
       "   'C_MMCM_CLKOUT1_DUTY_CYCLE': '0.500',\n",
       "   'C_MMCM_CLKOUT1_PHASE': '0.000',\n",
       "   'C_MMCM_CLKOUT1_USE_FINE_PS': 'FALSE',\n",
       "   'C_MMCM_CLKOUT2_DIVIDE': '1',\n",
       "   'C_MMCM_CLKOUT2_DUTY_CYCLE': '0.500',\n",
       "   'C_MMCM_CLKOUT2_PHASE': '0.000',\n",
       "   'C_MMCM_CLKOUT2_USE_FINE_PS': 'FALSE',\n",
       "   'C_MMCM_CLKOUT3_DIVIDE': '1',\n",
       "   'C_MMCM_CLKOUT3_DUTY_CYCLE': '0.500',\n",
       "   'C_MMCM_CLKOUT3_PHASE': '0.000',\n",
       "   'C_MMCM_CLKOUT3_USE_FINE_PS': 'FALSE',\n",
       "   'C_MMCM_CLKOUT4_CASCADE': 'FALSE',\n",
       "   'C_MMCM_CLKOUT4_DIVIDE': '1',\n",
       "   'C_MMCM_CLKOUT4_DUTY_CYCLE': '0.500',\n",
       "   'C_MMCM_CLKOUT4_PHASE': '0.000',\n",
       "   'C_MMCM_CLKOUT4_USE_FINE_PS': 'FALSE',\n",
       "   'C_MMCM_CLKOUT5_DIVIDE': '1',\n",
       "   'C_MMCM_CLKOUT5_DUTY_CYCLE': '0.500',\n",
       "   'C_MMCM_CLKOUT5_PHASE': '0.000',\n",
       "   'C_MMCM_CLKOUT5_USE_FINE_PS': 'FALSE',\n",
       "   'C_MMCM_CLKOUT6_DIVIDE': '1',\n",
       "   'C_MMCM_CLKOUT6_DUTY_CYCLE': '0.500',\n",
       "   'C_MMCM_CLKOUT6_PHASE': '0.000',\n",
       "   'C_MMCM_CLKOUT6_USE_FINE_PS': 'FALSE',\n",
       "   'C_MMCM_CLOCK_HOLD': 'FALSE',\n",
       "   'C_MMCM_COMPENSATION': 'ZHOLD',\n",
       "   'C_MMCM_DIVCLK_DIVIDE': '5',\n",
       "   'C_MMCM_NOTES': 'None',\n",
       "   'C_MMCM_REF_JITTER1': '0.010',\n",
       "   'C_MMCM_REF_JITTER2': '0.010',\n",
       "   'C_MMCM_STARTUP_WAIT': 'FALSE',\n",
       "   'C_M_MAX': '64.000',\n",
       "   'C_M_MIN': '2.000',\n",
       "   'C_NUM_OUT_CLKS': '1',\n",
       "   'C_OUTCLK_SUM_ROW0A': 'Output     Output      Phase    Duty Cycle   Pk-to-Pk     Phase',\n",
       "   'C_OUTCLK_SUM_ROW0B': 'Clock     Freq (MHz)  (degrees)    (%)     Jitter (ps)  Error (ps)',\n",
       "   'C_OUTCLK_SUM_ROW1': 'clk_out1___5.00000______0.000______50.0______631.442____346.848',\n",
       "   'C_OUTCLK_SUM_ROW2': 'no_CLK_OUT2_output',\n",
       "   'C_OUTCLK_SUM_ROW3': 'no_CLK_OUT3_output',\n",
       "   'C_OUTCLK_SUM_ROW4': 'no_CLK_OUT4_output',\n",
       "   'C_OUTCLK_SUM_ROW5': 'no_CLK_OUT5_output',\n",
       "   'C_OUTCLK_SUM_ROW6': 'no_CLK_OUT6_output',\n",
       "   'C_OUTCLK_SUM_ROW7': 'no_CLK_OUT7_output',\n",
       "   'C_OVERRIDE_MMCM': '0',\n",
       "   'C_OVERRIDE_PLL': '0',\n",
       "   'C_O_MAX': '128.000',\n",
       "   'C_O_MIN': '1.000',\n",
       "   'C_PHASESHIFT_MODE': 'WAVEFORM',\n",
       "   'C_PLATFORM': 'UNKNOWN',\n",
       "   'C_PLLBUFGCEDIV': 'false',\n",
       "   'C_PLLBUFGCEDIV1': 'false',\n",
       "   'C_PLLBUFGCEDIV2': 'false',\n",
       "   'C_PLLBUFGCEDIV3': 'false',\n",
       "   'C_PLLBUFGCEDIV4': 'false',\n",
       "   'C_PLL_BANDWIDTH': 'OPTIMIZED',\n",
       "   'C_PLL_CLKFBOUT_MULT': '1',\n",
       "   'C_PLL_CLKFBOUT_PHASE': '0.000',\n",
       "   'C_PLL_CLKIN_PERIOD': '1.000',\n",
       "   'C_PLL_CLKOUT0_DIVIDE': '1',\n",
       "   'C_PLL_CLKOUT0_DUTY_CYCLE': '0.500',\n",
       "   'C_PLL_CLKOUT0_PHASE': '0.000',\n",
       "   'C_PLL_CLKOUT1_DIVIDE': '1',\n",
       "   'C_PLL_CLKOUT1_DUTY_CYCLE': '0.500',\n",
       "   'C_PLL_CLKOUT1_PHASE': '0.000',\n",
       "   'C_PLL_CLKOUT2_DIVIDE': '1',\n",
       "   'C_PLL_CLKOUT2_DUTY_CYCLE': '0.500',\n",
       "   'C_PLL_CLKOUT2_PHASE': '0.000',\n",
       "   'C_PLL_CLKOUT3_DIVIDE': '1',\n",
       "   'C_PLL_CLKOUT3_DUTY_CYCLE': '0.500',\n",
       "   'C_PLL_CLKOUT3_PHASE': '0.000',\n",
       "   'C_PLL_CLKOUT4_DIVIDE': '1',\n",
       "   'C_PLL_CLKOUT4_DUTY_CYCLE': '0.500',\n",
       "   'C_PLL_CLKOUT4_PHASE': '0.000',\n",
       "   'C_PLL_CLKOUT5_DIVIDE': '1',\n",
       "   'C_PLL_CLKOUT5_DUTY_CYCLE': '0.500',\n",
       "   'C_PLL_CLKOUT5_PHASE': '0.000',\n",
       "   'C_PLL_CLK_FEEDBACK': 'CLKFBOUT',\n",
       "   'C_PLL_COMPENSATION': 'SYSTEM_SYNCHRONOUS',\n",
       "   'C_PLL_DIVCLK_DIVIDE': '1',\n",
       "   'C_PLL_NOTES': 'No notes',\n",
       "   'C_PLL_REF_JITTER': '0.010',\n",
       "   'C_POWER_DOWN_PORT': 'power_down',\n",
       "   'C_POWER_REG': '0000',\n",
       "   'C_PRECISION': '1',\n",
       "   'C_PRIMARY_PORT': 'clk_in1',\n",
       "   'C_PRIMITIVE': 'MMCM',\n",
       "   'C_PRIMTYPE_SEL': 'AUTO',\n",
       "   'C_PRIM_IN_FREQ': '100.000',\n",
       "   'C_PRIM_IN_JITTER': '0.010',\n",
       "   'C_PRIM_IN_TIMEPERIOD': '10.000',\n",
       "   'C_PRIM_SOURCE': 'Single_ended_clock_capable_pin',\n",
       "   'C_PSCLK_PORT': 'psclk',\n",
       "   'C_PSDONE_PORT': 'psdone',\n",
       "   'C_PSEN_PORT': 'psen',\n",
       "   'C_PSINCDEC_PORT': 'psincdec',\n",
       "   'C_REF_CLK_FREQ': '100.0',\n",
       "   'C_RESET_LOW': '0',\n",
       "   'C_RESET_PORT': 'reset',\n",
       "   'C_SECONDARY_IN_FREQ': '100.000',\n",
       "   'C_SECONDARY_IN_JITTER': '0.010',\n",
       "   'C_SECONDARY_IN_TIMEPERIOD': '10.000',\n",
       "   'C_SECONDARY_PORT': 'clk_in2',\n",
       "   'C_SECONDARY_SOURCE': 'Single_ended_clock_capable_pin',\n",
       "   'C_SS_MODE': 'CENTER_HIGH',\n",
       "   'C_SS_MOD_PERIOD': '4000',\n",
       "   'C_SS_MOD_TIME': '0.004',\n",
       "   'C_STATUS_PORT': 'STATUS',\n",
       "   'C_S_AXI_ADDR_WIDTH': '11',\n",
       "   'C_S_AXI_DATA_WIDTH': '32',\n",
       "   'C_USER_CLK_FREQ0': '100.0',\n",
       "   'C_USER_CLK_FREQ1': '100.0',\n",
       "   'C_USER_CLK_FREQ2': '100.0',\n",
       "   'C_USER_CLK_FREQ3': '100.0',\n",
       "   'C_USE_CLKFB_STOPPED': '0',\n",
       "   'C_USE_CLKOUT1_BAR': '0',\n",
       "   'C_USE_CLKOUT2_BAR': '0',\n",
       "   'C_USE_CLKOUT3_BAR': '0',\n",
       "   'C_USE_CLKOUT4_BAR': '0',\n",
       "   'C_USE_CLK_VALID': '0',\n",
       "   'C_USE_CLOCK_SEQUENCING': '0',\n",
       "   'C_USE_DYN_PHASE_SHIFT': '0',\n",
       "   'C_USE_DYN_RECONFIG': '1',\n",
       "   'C_USE_FAST_SIMULATION': '0',\n",
       "   'C_USE_FREEZE': '0',\n",
       "   'C_USE_FREQ_SYNTH': '1',\n",
       "   'C_USE_INCLK_STOPPED': '0',\n",
       "   'C_USE_INCLK_SWITCHOVER': '0',\n",
       "   'C_USE_LOCKED': '1',\n",
       "   'C_USE_MAX_I_JITTER': '0',\n",
       "   'C_USE_MIN_O_JITTER': '0',\n",
       "   'C_USE_MIN_POWER': '0',\n",
       "   'C_USE_PHASE_ALIGNMENT': '1',\n",
       "   'C_USE_POWER_DOWN': '0',\n",
       "   'C_USE_RESET': '1',\n",
       "   'C_USE_SAFE_CLOCK_STARTUP': '0',\n",
       "   'C_USE_SPREAD_SPECTRUM': '0',\n",
       "   'C_USE_STATUS': '0',\n",
       "   'C_VCO_MAX': '1200.000',\n",
       "   'C_VCO_MIN': '600.000',\n",
       "   'Component_Name': 'ctrl_top_clk_wiz_0',\n",
       "   'DADDR_PORT': 'daddr',\n",
       "   'DCLK_PORT': 'dclk',\n",
       "   'DEN_PORT': 'den',\n",
       "   'DIFF_CLK_IN1_BOARD_INTERFACE': 'Custom',\n",
       "   'DIFF_CLK_IN2_BOARD_INTERFACE': 'Custom',\n",
       "   'DIN_PORT': 'din',\n",
       "   'DOUT_PORT': 'dout',\n",
       "   'DRDY_PORT': 'drdy',\n",
       "   'DWE_PORT': 'dwe',\n",
       "   'EDK_IPTYPE': 'PERIPHERAL',\n",
       "   'ENABLE_CDDC': 'false',\n",
       "   'ENABLE_CLKOUTPHY': 'false',\n",
       "   'ENABLE_CLOCK_MONITOR': 'false',\n",
       "   'ENABLE_USER_CLOCK0': 'false',\n",
       "   'ENABLE_USER_CLOCK1': 'false',\n",
       "   'ENABLE_USER_CLOCK2': 'false',\n",
       "   'ENABLE_USER_CLOCK3': 'false',\n",
       "   'Enable_PLL0': 'false',\n",
       "   'Enable_PLL1': 'false',\n",
       "   'FEEDBACK_SOURCE': 'FDBK_AUTO',\n",
       "   'INPUT_CLK_STOPPED_PORT': 'input_clk_stopped',\n",
       "   'INPUT_MODE': 'frequency',\n",
       "   'INTERFACE_SELECTION': 'Enable_AXI',\n",
       "   'IN_FREQ_UNITS': 'Units_MHz',\n",
       "   'IN_JITTER_UNITS': 'Units_UI',\n",
       "   'JITTER_OPTIONS': 'UI',\n",
       "   'JITTER_SEL': 'No_Jitter',\n",
       "   'LOCKED_PORT': 'locked',\n",
       "   'MMCM_BANDWIDTH': 'OPTIMIZED',\n",
       "   'MMCM_CLKFBOUT_MULT_F': '32.000',\n",
       "   'MMCM_CLKFBOUT_PHASE': '0.000',\n",
       "   'MMCM_CLKFBOUT_USE_FINE_PS': 'false',\n",
       "   'MMCM_CLKIN1_PERIOD': '10.000',\n",
       "   'MMCM_CLKIN2_PERIOD': '10.000',\n",
       "   'MMCM_CLKOUT0_DIVIDE_F': '128.000',\n",
       "   'MMCM_CLKOUT0_DUTY_CYCLE': '0.500',\n",
       "   'MMCM_CLKOUT0_PHASE': '0.000',\n",
       "   'MMCM_CLKOUT0_USE_FINE_PS': 'false',\n",
       "   'MMCM_CLKOUT1_DIVIDE': '1',\n",
       "   'MMCM_CLKOUT1_DUTY_CYCLE': '0.500',\n",
       "   'MMCM_CLKOUT1_PHASE': '0.000',\n",
       "   'MMCM_CLKOUT1_USE_FINE_PS': 'false',\n",
       "   'MMCM_CLKOUT2_DIVIDE': '1',\n",
       "   'MMCM_CLKOUT2_DUTY_CYCLE': '0.500',\n",
       "   'MMCM_CLKOUT2_PHASE': '0.000',\n",
       "   'MMCM_CLKOUT2_USE_FINE_PS': 'false',\n",
       "   'MMCM_CLKOUT3_DIVIDE': '1',\n",
       "   'MMCM_CLKOUT3_DUTY_CYCLE': '0.500',\n",
       "   'MMCM_CLKOUT3_PHASE': '0.000',\n",
       "   'MMCM_CLKOUT3_USE_FINE_PS': 'false',\n",
       "   'MMCM_CLKOUT4_CASCADE': 'false',\n",
       "   'MMCM_CLKOUT4_DIVIDE': '1',\n",
       "   'MMCM_CLKOUT4_DUTY_CYCLE': '0.500',\n",
       "   'MMCM_CLKOUT4_PHASE': '0.000',\n",
       "   'MMCM_CLKOUT4_USE_FINE_PS': 'false',\n",
       "   'MMCM_CLKOUT5_DIVIDE': '1',\n",
       "   'MMCM_CLKOUT5_DUTY_CYCLE': '0.500',\n",
       "   'MMCM_CLKOUT5_PHASE': '0.000',\n",
       "   'MMCM_CLKOUT5_USE_FINE_PS': 'false',\n",
       "   'MMCM_CLKOUT6_DIVIDE': '1',\n",
       "   'MMCM_CLKOUT6_DUTY_CYCLE': '0.500',\n",
       "   'MMCM_CLKOUT6_PHASE': '0.000',\n",
       "   'MMCM_CLKOUT6_USE_FINE_PS': 'false',\n",
       "   'MMCM_CLOCK_HOLD': 'false',\n",
       "   'MMCM_COMPENSATION': 'ZHOLD',\n",
       "   'MMCM_DIVCLK_DIVIDE': '5',\n",
       "   'MMCM_NOTES': 'None',\n",
       "   'MMCM_REF_JITTER1': '0.010',\n",
       "   'MMCM_REF_JITTER2': '0.010',\n",
       "   'MMCM_STARTUP_WAIT': 'false',\n",
       "   'NUM_OUT_CLKS': '1',\n",
       "   'OVERRIDE_MMCM': 'false',\n",
       "   'OVERRIDE_PLL': 'false',\n",
       "   'PHASESHIFT_MODE': 'WAVEFORM',\n",
       "   'PHASE_DUTY_CONFIG': 'true',\n",
       "   'PLATFORM': 'UNKNOWN',\n",
       "   'PLL_BANDWIDTH': 'OPTIMIZED',\n",
       "   'PLL_CLKFBOUT_MULT': '4',\n",
       "   'PLL_CLKFBOUT_PHASE': '0.000',\n",
       "   'PLL_CLKIN_PERIOD': '10.000',\n",
       "   'PLL_CLKOUT0_DIVIDE': '1',\n",
       "   'PLL_CLKOUT0_DUTY_CYCLE': '0.500',\n",
       "   'PLL_CLKOUT0_PHASE': '0.000',\n",
       "   'PLL_CLKOUT1_DIVIDE': '1',\n",
       "   'PLL_CLKOUT1_DUTY_CYCLE': '0.500',\n",
       "   'PLL_CLKOUT1_PHASE': '0.000',\n",
       "   'PLL_CLKOUT2_DIVIDE': '1',\n",
       "   'PLL_CLKOUT2_DUTY_CYCLE': '0.500',\n",
       "   'PLL_CLKOUT2_PHASE': '0.000',\n",
       "   'PLL_CLKOUT3_DIVIDE': '1',\n",
       "   'PLL_CLKOUT3_DUTY_CYCLE': '0.500',\n",
       "   'PLL_CLKOUT3_PHASE': '0.000',\n",
       "   'PLL_CLKOUT4_DIVIDE': '1',\n",
       "   'PLL_CLKOUT4_DUTY_CYCLE': '0.500',\n",
       "   'PLL_CLKOUT4_PHASE': '0.000',\n",
       "   'PLL_CLKOUT5_DIVIDE': '1',\n",
       "   'PLL_CLKOUT5_DUTY_CYCLE': '0.500',\n",
       "   'PLL_CLKOUT5_PHASE': '0.000',\n",
       "   'PLL_CLK_FEEDBACK': 'CLKFBOUT',\n",
       "   'PLL_COMPENSATION': 'SYSTEM_SYNCHRONOUS',\n",
       "   'PLL_DIVCLK_DIVIDE': '1',\n",
       "   'PLL_NOTES': 'None',\n",
       "   'PLL_REF_JITTER': '0.010',\n",
       "   'POWER_DOWN_PORT': 'power_down',\n",
       "   'PRECISION': '1',\n",
       "   'PRIMARY_PORT': 'clk_in1',\n",
       "   'PRIMITIVE': 'MMCM',\n",
       "   'PRIMTYPE_SEL': 'mmcm_adv',\n",
       "   'PRIM_IN_FREQ': '100.000',\n",
       "   'PRIM_IN_JITTER': '0.010',\n",
       "   'PRIM_IN_TIMEPERIOD': '10.000',\n",
       "   'PRIM_SOURCE': 'Single_ended_clock_capable_pin',\n",
       "   'PSCLK_PORT': 'psclk',\n",
       "   'PSDONE_PORT': 'psdone',\n",
       "   'PSEN_PORT': 'psen',\n",
       "   'PSINCDEC_PORT': 'psincdec',\n",
       "   'REF_CLK_FREQ': '100.0',\n",
       "   'RELATIVE_INCLK': 'REL_PRIMARY',\n",
       "   'RESET_BOARD_INTERFACE': 'Custom',\n",
       "   'RESET_PORT': 'reset',\n",
       "   'RESET_TYPE': 'ACTIVE_HIGH',\n",
       "   'SECONDARY_IN_FREQ': '100.000',\n",
       "   'SECONDARY_IN_JITTER': '0.010',\n",
       "   'SECONDARY_IN_TIMEPERIOD': '10.000',\n",
       "   'SECONDARY_PORT': 'clk_in2',\n",
       "   'SECONDARY_SOURCE': 'Single_ended_clock_capable_pin',\n",
       "   'SS_MODE': 'CENTER_HIGH',\n",
       "   'SS_MOD_FREQ': '250',\n",
       "   'SS_MOD_TIME': '0.004',\n",
       "   'STATUS_PORT': 'STATUS',\n",
       "   'SUMMARY_STRINGS': 'empty',\n",
       "   'USER_CLK_FREQ0': '100.0',\n",
       "   'USER_CLK_FREQ1': '100.0',\n",
       "   'USER_CLK_FREQ2': '100.0',\n",
       "   'USER_CLK_FREQ3': '100.0',\n",
       "   'USE_BOARD_FLOW': 'false',\n",
       "   'USE_CLKFB_STOPPED': 'false',\n",
       "   'USE_CLK_VALID': 'false',\n",
       "   'USE_CLOCK_SEQUENCING': 'false',\n",
       "   'USE_DYN_PHASE_SHIFT': 'false',\n",
       "   'USE_DYN_RECONFIG': 'true',\n",
       "   'USE_FREEZE': 'false',\n",
       "   'USE_FREQ_SYNTH': 'true',\n",
       "   'USE_INCLK_STOPPED': 'false',\n",
       "   'USE_INCLK_SWITCHOVER': 'false',\n",
       "   'USE_LOCKED': 'true',\n",
       "   'USE_MAX_I_JITTER': 'false',\n",
       "   'USE_MIN_O_JITTER': 'false',\n",
       "   'USE_MIN_POWER': 'false',\n",
       "   'USE_PHASE_ALIGNMENT': 'true',\n",
       "   'USE_POWER_DOWN': 'false',\n",
       "   'USE_RESET': 'true',\n",
       "   'USE_SAFE_CLOCK_STARTUP': 'false',\n",
       "   'USE_SPREAD_SPECTRUM': 'false',\n",
       "   'USE_STATUS': 'false',\n",
       "   'c_component_name': 'ctrl_top_clk_wiz_0'},\n",
       "  'phys_addr': 1136787456,\n",
       "  'registers': {},\n",
       "  'state': None,\n",
       "  'type': 'xilinx.com:ip:clk_wiz:6.0'},\n",
       " 'clk_wiz_adc': {'addr_range': 65536,\n",
       "  'device': <pynq.pl_server.device.XlnkDevice at 0xb3aa0870>,\n",
       "  'driver': pynq.overlay.DefaultIP,\n",
       "  'fullpath': 'clk_wiz_adc',\n",
       "  'gpio': {},\n",
       "  'interrupts': {},\n",
       "  'mem_id': 's_axi_lite',\n",
       "  'parameters': {'AUTO_PRIMITIVE': 'MMCM',\n",
       "   'AXI_DRP': 'false',\n",
       "   'CALC_DONE': 'empty',\n",
       "   'CDDCDONE_PORT': 'cddcdone',\n",
       "   'CDDCREQ_PORT': 'cddcreq',\n",
       "   'CLKFB_IN_N_PORT': 'clkfb_in_n',\n",
       "   'CLKFB_IN_PORT': 'clkfb_in',\n",
       "   'CLKFB_IN_P_PORT': 'clkfb_in_p',\n",
       "   'CLKFB_IN_SIGNALING': 'SINGLE',\n",
       "   'CLKFB_OUT_N_PORT': 'clkfb_out_n',\n",
       "   'CLKFB_OUT_PORT': 'clkfb_out',\n",
       "   'CLKFB_OUT_P_PORT': 'clkfb_out_p',\n",
       "   'CLKFB_STOPPED_PORT': 'clkfb_stopped',\n",
       "   'CLKIN1_JITTER_PS': '100.0',\n",
       "   'CLKIN1_UI_JITTER': '0.010',\n",
       "   'CLKIN2_JITTER_PS': '100.0',\n",
       "   'CLKIN2_UI_JITTER': '0.010',\n",
       "   'CLKOUT1_DRIVES': 'BUFG',\n",
       "   'CLKOUT1_JITTER': '130.958',\n",
       "   'CLKOUT1_MATCHED_ROUTING': 'false',\n",
       "   'CLKOUT1_PHASE_ERROR': '98.575',\n",
       "   'CLKOUT1_REQUESTED_DUTY_CYCLE': '50.000',\n",
       "   'CLKOUT1_REQUESTED_OUT_FREQ': '100.000',\n",
       "   'CLKOUT1_REQUESTED_PHASE': '0.000',\n",
       "   'CLKOUT1_SEQUENCE_NUMBER': '1',\n",
       "   'CLKOUT1_USED': 'true',\n",
       "   'CLKOUT2_DRIVES': 'BUFG',\n",
       "   'CLKOUT2_JITTER': '0.0',\n",
       "   'CLKOUT2_MATCHED_ROUTING': 'false',\n",
       "   'CLKOUT2_PHASE_ERROR': '0.0',\n",
       "   'CLKOUT2_REQUESTED_DUTY_CYCLE': '50.000',\n",
       "   'CLKOUT2_REQUESTED_OUT_FREQ': '100.000',\n",
       "   'CLKOUT2_REQUESTED_PHASE': '0.000',\n",
       "   'CLKOUT2_SEQUENCE_NUMBER': '1',\n",
       "   'CLKOUT2_USED': 'false',\n",
       "   'CLKOUT3_DRIVES': 'BUFG',\n",
       "   'CLKOUT3_JITTER': '0.0',\n",
       "   'CLKOUT3_MATCHED_ROUTING': 'false',\n",
       "   'CLKOUT3_PHASE_ERROR': '0.0',\n",
       "   'CLKOUT3_REQUESTED_DUTY_CYCLE': '50.000',\n",
       "   'CLKOUT3_REQUESTED_OUT_FREQ': '100.000',\n",
       "   'CLKOUT3_REQUESTED_PHASE': '0.000',\n",
       "   'CLKOUT3_SEQUENCE_NUMBER': '1',\n",
       "   'CLKOUT3_USED': 'false',\n",
       "   'CLKOUT4_DRIVES': 'BUFG',\n",
       "   'CLKOUT4_JITTER': '0.0',\n",
       "   'CLKOUT4_MATCHED_ROUTING': 'false',\n",
       "   'CLKOUT4_PHASE_ERROR': '0.0',\n",
       "   'CLKOUT4_REQUESTED_DUTY_CYCLE': '50.000',\n",
       "   'CLKOUT4_REQUESTED_OUT_FREQ': '100.000',\n",
       "   'CLKOUT4_REQUESTED_PHASE': '0.000',\n",
       "   'CLKOUT4_SEQUENCE_NUMBER': '1',\n",
       "   'CLKOUT4_USED': 'false',\n",
       "   'CLKOUT5_DRIVES': 'BUFG',\n",
       "   'CLKOUT5_JITTER': '0.0',\n",
       "   'CLKOUT5_MATCHED_ROUTING': 'false',\n",
       "   'CLKOUT5_PHASE_ERROR': '0.0',\n",
       "   'CLKOUT5_REQUESTED_DUTY_CYCLE': '50.000',\n",
       "   'CLKOUT5_REQUESTED_OUT_FREQ': '100.000',\n",
       "   'CLKOUT5_REQUESTED_PHASE': '0.000',\n",
       "   'CLKOUT5_SEQUENCE_NUMBER': '1',\n",
       "   'CLKOUT5_USED': 'false',\n",
       "   'CLKOUT6_DRIVES': 'BUFG',\n",
       "   'CLKOUT6_JITTER': '0.0',\n",
       "   'CLKOUT6_MATCHED_ROUTING': 'false',\n",
       "   'CLKOUT6_PHASE_ERROR': '0.0',\n",
       "   'CLKOUT6_REQUESTED_DUTY_CYCLE': '50.000',\n",
       "   'CLKOUT6_REQUESTED_OUT_FREQ': '100.000',\n",
       "   'CLKOUT6_REQUESTED_PHASE': '0.000',\n",
       "   'CLKOUT6_SEQUENCE_NUMBER': '1',\n",
       "   'CLKOUT6_USED': 'false',\n",
       "   'CLKOUT7_DRIVES': 'BUFG',\n",
       "   'CLKOUT7_JITTER': '0.0',\n",
       "   'CLKOUT7_MATCHED_ROUTING': 'false',\n",
       "   'CLKOUT7_PHASE_ERROR': '0.0',\n",
       "   'CLKOUT7_REQUESTED_DUTY_CYCLE': '50.000',\n",
       "   'CLKOUT7_REQUESTED_OUT_FREQ': '100.000',\n",
       "   'CLKOUT7_REQUESTED_PHASE': '0.000',\n",
       "   'CLKOUT7_SEQUENCE_NUMBER': '1',\n",
       "   'CLKOUT7_USED': 'false',\n",
       "   'CLKOUTPHY_REQUESTED_FREQ': '600.000',\n",
       "   'CLK_IN1_BOARD_INTERFACE': 'Custom',\n",
       "   'CLK_IN2_BOARD_INTERFACE': 'Custom',\n",
       "   'CLK_IN_SEL_PORT': 'clk_in_sel',\n",
       "   'CLK_OUT1_PORT': 'clk_out1',\n",
       "   'CLK_OUT1_USE_FINE_PS_GUI': 'false',\n",
       "   'CLK_OUT2_PORT': 'clk_out2',\n",
       "   'CLK_OUT2_USE_FINE_PS_GUI': 'false',\n",
       "   'CLK_OUT3_PORT': 'clk_out3',\n",
       "   'CLK_OUT3_USE_FINE_PS_GUI': 'false',\n",
       "   'CLK_OUT4_PORT': 'clk_out4',\n",
       "   'CLK_OUT4_USE_FINE_PS_GUI': 'false',\n",
       "   'CLK_OUT5_PORT': 'clk_out5',\n",
       "   'CLK_OUT5_USE_FINE_PS_GUI': 'false',\n",
       "   'CLK_OUT6_PORT': 'clk_out6',\n",
       "   'CLK_OUT6_USE_FINE_PS_GUI': 'false',\n",
       "   'CLK_OUT7_PORT': 'clk_out7',\n",
       "   'CLK_OUT7_USE_FINE_PS_GUI': 'false',\n",
       "   'CLK_VALID_PORT': 'CLK_VALID',\n",
       "   'CLOCK_MGR_TYPE': 'auto',\n",
       "   'C_AUTO_PRIMITIVE': 'MMCM',\n",
       "   'C_BASEADDR': '0x43C50000',\n",
       "   'C_CDDCDONE_PORT': 'cddcdone',\n",
       "   'C_CDDCREQ_PORT': 'cddcreq',\n",
       "   'C_CLKFBOUT_1': '0000',\n",
       "   'C_CLKFBOUT_2': '0000',\n",
       "   'C_CLKFB_IN_N_PORT': 'clkfb_in_n',\n",
       "   'C_CLKFB_IN_PORT': 'clkfb_in',\n",
       "   'C_CLKFB_IN_P_PORT': 'clkfb_in_p',\n",
       "   'C_CLKFB_IN_SIGNALING': 'SINGLE',\n",
       "   'C_CLKFB_OUT_N_PORT': 'clkfb_out_n',\n",
       "   'C_CLKFB_OUT_PORT': 'clkfb_out',\n",
       "   'C_CLKFB_OUT_P_PORT': 'clkfb_out_p',\n",
       "   'C_CLKFB_STOPPED_PORT': 'clkfb_stopped',\n",
       "   'C_CLKIN1_JITTER_PS': '100.0',\n",
       "   'C_CLKIN2_JITTER_PS': '100.0',\n",
       "   'C_CLKOUT0_1': '0000',\n",
       "   'C_CLKOUT0_2': '0000',\n",
       "   'C_CLKOUT0_ACTUAL_FREQ': '100.00000',\n",
       "   'C_CLKOUT1_1': '0000',\n",
       "   'C_CLKOUT1_2': '0000',\n",
       "   'C_CLKOUT1_ACTUAL_FREQ': '100.000',\n",
       "   'C_CLKOUT1_DRIVES': 'BUFG',\n",
       "   'C_CLKOUT1_DUTY_CYCLE': '50.0',\n",
       "   'C_CLKOUT1_MATCHED_ROUTING': 'false',\n",
       "   'C_CLKOUT1_OUT_FREQ': '100.00000',\n",
       "   'C_CLKOUT1_PHASE': '0.000',\n",
       "   'C_CLKOUT1_REQUESTED_DUTY_CYCLE': '50.000',\n",
       "   'C_CLKOUT1_REQUESTED_OUT_FREQ': '100.000',\n",
       "   'C_CLKOUT1_REQUESTED_PHASE': '0.000',\n",
       "   'C_CLKOUT1_SEQUENCE_NUMBER': '1',\n",
       "   'C_CLKOUT2_1': '0000',\n",
       "   'C_CLKOUT2_2': '0000',\n",
       "   'C_CLKOUT2_ACTUAL_FREQ': '100.000',\n",
       "   'C_CLKOUT2_DRIVES': 'BUFG',\n",
       "   'C_CLKOUT2_DUTY_CYCLE': '50.000',\n",
       "   'C_CLKOUT2_MATCHED_ROUTING': 'false',\n",
       "   'C_CLKOUT2_OUT_FREQ': '100.000',\n",
       "   'C_CLKOUT2_PHASE': '0.000',\n",
       "   'C_CLKOUT2_REQUESTED_DUTY_CYCLE': '50.000',\n",
       "   'C_CLKOUT2_REQUESTED_OUT_FREQ': '100.000',\n",
       "   'C_CLKOUT2_REQUESTED_PHASE': '0.000',\n",
       "   'C_CLKOUT2_SEQUENCE_NUMBER': '1',\n",
       "   'C_CLKOUT2_USED': '0',\n",
       "   'C_CLKOUT3_1': '0000',\n",
       "   'C_CLKOUT3_2': '0000',\n",
       "   'C_CLKOUT3_ACTUAL_FREQ': '100.000',\n",
       "   'C_CLKOUT3_DRIVES': 'BUFG',\n",
       "   'C_CLKOUT3_DUTY_CYCLE': '50.000',\n",
       "   'C_CLKOUT3_MATCHED_ROUTING': 'false',\n",
       "   'C_CLKOUT3_OUT_FREQ': '100.000',\n",
       "   'C_CLKOUT3_PHASE': '0.000',\n",
       "   'C_CLKOUT3_REQUESTED_DUTY_CYCLE': '50.000',\n",
       "   'C_CLKOUT3_REQUESTED_OUT_FREQ': '100.000',\n",
       "   'C_CLKOUT3_REQUESTED_PHASE': '0.000',\n",
       "   'C_CLKOUT3_SEQUENCE_NUMBER': '1',\n",
       "   'C_CLKOUT3_USED': '0',\n",
       "   'C_CLKOUT4_1': '0000',\n",
       "   'C_CLKOUT4_2': '0000',\n",
       "   'C_CLKOUT4_ACTUAL_FREQ': '100.000',\n",
       "   'C_CLKOUT4_DRIVES': 'BUFG',\n",
       "   'C_CLKOUT4_DUTY_CYCLE': '50.000',\n",
       "   'C_CLKOUT4_MATCHED_ROUTING': 'false',\n",
       "   'C_CLKOUT4_OUT_FREQ': '100.000',\n",
       "   'C_CLKOUT4_PHASE': '0.000',\n",
       "   'C_CLKOUT4_REQUESTED_DUTY_CYCLE': '50.000',\n",
       "   'C_CLKOUT4_REQUESTED_OUT_FREQ': '100.000',\n",
       "   'C_CLKOUT4_REQUESTED_PHASE': '0.000',\n",
       "   'C_CLKOUT4_SEQUENCE_NUMBER': '1',\n",
       "   'C_CLKOUT4_USED': '0',\n",
       "   'C_CLKOUT5_1': '0000',\n",
       "   'C_CLKOUT5_2': '0000',\n",
       "   'C_CLKOUT5_ACTUAL_FREQ': '100.000',\n",
       "   'C_CLKOUT5_DRIVES': 'BUFG',\n",
       "   'C_CLKOUT5_DUTY_CYCLE': '50.000',\n",
       "   'C_CLKOUT5_MATCHED_ROUTING': 'false',\n",
       "   'C_CLKOUT5_OUT_FREQ': '100.000',\n",
       "   'C_CLKOUT5_PHASE': '0.000',\n",
       "   'C_CLKOUT5_REQUESTED_DUTY_CYCLE': '50.000',\n",
       "   'C_CLKOUT5_REQUESTED_OUT_FREQ': '100.000',\n",
       "   'C_CLKOUT5_REQUESTED_PHASE': '0.000',\n",
       "   'C_CLKOUT5_SEQUENCE_NUMBER': '1',\n",
       "   'C_CLKOUT5_USED': '0',\n",
       "   'C_CLKOUT6_1': '0000',\n",
       "   'C_CLKOUT6_2': '0000',\n",
       "   'C_CLKOUT6_ACTUAL_FREQ': '100.000',\n",
       "   'C_CLKOUT6_DRIVES': 'BUFG',\n",
       "   'C_CLKOUT6_DUTY_CYCLE': '50.000',\n",
       "   'C_CLKOUT6_MATCHED_ROUTING': 'false',\n",
       "   'C_CLKOUT6_OUT_FREQ': '100.000',\n",
       "   'C_CLKOUT6_PHASE': '0.000',\n",
       "   'C_CLKOUT6_REQUESTED_DUTY_CYCLE': '50.000',\n",
       "   'C_CLKOUT6_REQUESTED_OUT_FREQ': '100.000',\n",
       "   'C_CLKOUT6_REQUESTED_PHASE': '0.000',\n",
       "   'C_CLKOUT6_SEQUENCE_NUMBER': '1',\n",
       "   'C_CLKOUT6_USED': '0',\n",
       "   'C_CLKOUT7_DRIVES': 'BUFG',\n",
       "   'C_CLKOUT7_DUTY_CYCLE': '50.000',\n",
       "   'C_CLKOUT7_MATCHED_ROUTING': 'false',\n",
       "   'C_CLKOUT7_OUT_FREQ': '100.000',\n",
       "   'C_CLKOUT7_PHASE': '0.000',\n",
       "   'C_CLKOUT7_REQUESTED_DUTY_CYCLE': '50.000',\n",
       "   'C_CLKOUT7_REQUESTED_OUT_FREQ': '100.000',\n",
       "   'C_CLKOUT7_REQUESTED_PHASE': '0.000',\n",
       "   'C_CLKOUT7_SEQUENCE_NUMBER': '1',\n",
       "   'C_CLKOUT7_USED': '0',\n",
       "   'C_CLKOUTPHY_MODE': 'VCO',\n",
       "   'C_CLK_IN_SEL_PORT': 'clk_in_sel',\n",
       "   'C_CLK_OUT1_PORT': 'clk_out1',\n",
       "   'C_CLK_OUT2_PORT': 'clk_out2',\n",
       "   'C_CLK_OUT3_PORT': 'clk_out3',\n",
       "   'C_CLK_OUT4_PORT': 'clk_out4',\n",
       "   'C_CLK_OUT5_PORT': 'clk_out5',\n",
       "   'C_CLK_OUT6_PORT': 'clk_out6',\n",
       "   'C_CLK_OUT7_PORT': 'clk_out7',\n",
       "   'C_CLK_VALID_PORT': 'CLK_VALID',\n",
       "   'C_CLOCK_MGR_TYPE': 'NA',\n",
       "   'C_DADDR_PORT': 'daddr',\n",
       "   'C_DCLK_PORT': 'dclk',\n",
       "   'C_DEN_PORT': 'den',\n",
       "   'C_DIN_PORT': 'din',\n",
       "   'C_DIVCLK': '0000',\n",
       "   'C_DIVIDE1_AUTO': '1',\n",
       "   'C_DIVIDE2_AUTO': '1.0',\n",
       "   'C_DIVIDE3_AUTO': '1.0',\n",
       "   'C_DIVIDE4_AUTO': '1.0',\n",
       "   'C_DIVIDE5_AUTO': '1.0',\n",
       "   'C_DIVIDE6_AUTO': '1.0',\n",
       "   'C_DIVIDE7_AUTO': '1.0',\n",
       "   'C_DOUT_PORT': 'dout',\n",
       "   'C_DRDY_PORT': 'drdy',\n",
       "   'C_DWE_PORT': 'dwe',\n",
       "   'C_D_MAX': '80.000',\n",
       "   'C_D_MIN': '1.000',\n",
       "   'C_ENABLE_CLKOUTPHY': '0',\n",
       "   'C_ENABLE_CLOCK_MONITOR': '0',\n",
       "   'C_ENABLE_USER_CLOCK0': '0',\n",
       "   'C_ENABLE_USER_CLOCK1': '0',\n",
       "   'C_ENABLE_USER_CLOCK2': '0',\n",
       "   'C_ENABLE_USER_CLOCK3': '0',\n",
       "   'C_Enable_PLL0': '0',\n",
       "   'C_Enable_PLL1': '0',\n",
       "   'C_FEEDBACK_SOURCE': 'FDBK_AUTO',\n",
       "   'C_FILTER_1': '0000',\n",
       "   'C_FILTER_2': '0000',\n",
       "   'C_HAS_CDDC': '0',\n",
       "   'C_HIGHADDR': '0x43C5FFFF',\n",
       "   'C_INCLK_SUM_ROW0': 'Input Clock   Freq (MHz)    Input Jitter (UI)',\n",
       "   'C_INCLK_SUM_ROW1': '__primary_________100.000____________0.010',\n",
       "   'C_INCLK_SUM_ROW2': 'no_secondary_input_clock',\n",
       "   'C_INPUT_CLK_STOPPED_PORT': 'input_clk_stopped',\n",
       "   'C_INTERFACE_SELECTION': '1',\n",
       "   'C_IN_FREQ_UNITS': 'Units_MHz',\n",
       "   'C_JITTER_SEL': 'No_Jitter',\n",
       "   'C_LOCKED_PORT': 'locked',\n",
       "   'C_LOCK_1': '0000',\n",
       "   'C_LOCK_2': '0000',\n",
       "   'C_LOCK_3': '0000',\n",
       "   'C_MMCMBUFGCEDIV': 'false',\n",
       "   'C_MMCMBUFGCEDIV1': 'false',\n",
       "   'C_MMCMBUFGCEDIV2': 'false',\n",
       "   'C_MMCMBUFGCEDIV3': 'false',\n",
       "   'C_MMCMBUFGCEDIV4': 'false',\n",
       "   'C_MMCMBUFGCEDIV5': 'false',\n",
       "   'C_MMCMBUFGCEDIV6': 'false',\n",
       "   'C_MMCMBUFGCEDIV7': 'false',\n",
       "   'C_MMCM_BANDWIDTH': 'OPTIMIZED',\n",
       "   'C_MMCM_CLKFBOUT_MULT_F': '10.000',\n",
       "   'C_MMCM_CLKFBOUT_PHASE': '0.000',\n",
       "   'C_MMCM_CLKFBOUT_USE_FINE_PS': 'FALSE',\n",
       "   'C_MMCM_CLKIN1_PERIOD': '10.000',\n",
       "   'C_MMCM_CLKIN2_PERIOD': '10.000',\n",
       "   'C_MMCM_CLKOUT0_DIVIDE_F': '10.000',\n",
       "   'C_MMCM_CLKOUT0_DUTY_CYCLE': '0.500',\n",
       "   'C_MMCM_CLKOUT0_PHASE': '0.000',\n",
       "   'C_MMCM_CLKOUT0_USE_FINE_PS': 'FALSE',\n",
       "   'C_MMCM_CLKOUT1_DIVIDE': '1',\n",
       "   'C_MMCM_CLKOUT1_DUTY_CYCLE': '0.500',\n",
       "   'C_MMCM_CLKOUT1_PHASE': '0.000',\n",
       "   'C_MMCM_CLKOUT1_USE_FINE_PS': 'FALSE',\n",
       "   'C_MMCM_CLKOUT2_DIVIDE': '1',\n",
       "   'C_MMCM_CLKOUT2_DUTY_CYCLE': '0.500',\n",
       "   'C_MMCM_CLKOUT2_PHASE': '0.000',\n",
       "   'C_MMCM_CLKOUT2_USE_FINE_PS': 'FALSE',\n",
       "   'C_MMCM_CLKOUT3_DIVIDE': '1',\n",
       "   'C_MMCM_CLKOUT3_DUTY_CYCLE': '0.500',\n",
       "   'C_MMCM_CLKOUT3_PHASE': '0.000',\n",
       "   'C_MMCM_CLKOUT3_USE_FINE_PS': 'FALSE',\n",
       "   'C_MMCM_CLKOUT4_CASCADE': 'FALSE',\n",
       "   'C_MMCM_CLKOUT4_DIVIDE': '1',\n",
       "   'C_MMCM_CLKOUT4_DUTY_CYCLE': '0.500',\n",
       "   'C_MMCM_CLKOUT4_PHASE': '0.000',\n",
       "   'C_MMCM_CLKOUT4_USE_FINE_PS': 'FALSE',\n",
       "   'C_MMCM_CLKOUT5_DIVIDE': '1',\n",
       "   'C_MMCM_CLKOUT5_DUTY_CYCLE': '0.500',\n",
       "   'C_MMCM_CLKOUT5_PHASE': '0.000',\n",
       "   'C_MMCM_CLKOUT5_USE_FINE_PS': 'FALSE',\n",
       "   'C_MMCM_CLKOUT6_DIVIDE': '1',\n",
       "   'C_MMCM_CLKOUT6_DUTY_CYCLE': '0.500',\n",
       "   'C_MMCM_CLKOUT6_PHASE': '0.000',\n",
       "   'C_MMCM_CLKOUT6_USE_FINE_PS': 'FALSE',\n",
       "   'C_MMCM_CLOCK_HOLD': 'FALSE',\n",
       "   'C_MMCM_COMPENSATION': 'ZHOLD',\n",
       "   'C_MMCM_DIVCLK_DIVIDE': '1',\n",
       "   'C_MMCM_NOTES': 'None',\n",
       "   'C_MMCM_REF_JITTER1': '0.010',\n",
       "   'C_MMCM_REF_JITTER2': '0.010',\n",
       "   'C_MMCM_STARTUP_WAIT': 'FALSE',\n",
       "   'C_M_MAX': '64.000',\n",
       "   'C_M_MIN': '2.000',\n",
       "   'C_NUM_OUT_CLKS': '1',\n",
       "   'C_OUTCLK_SUM_ROW0A': 'Output     Output      Phase    Duty Cycle   Pk-to-Pk     Phase',\n",
       "   'C_OUTCLK_SUM_ROW0B': 'Clock     Freq (MHz)  (degrees)    (%)     Jitter (ps)  Error (ps)',\n",
       "   'C_OUTCLK_SUM_ROW1': 'clk_out1__100.00000______0.000______50.0______130.958_____98.575',\n",
       "   'C_OUTCLK_SUM_ROW2': 'no_CLK_OUT2_output',\n",
       "   'C_OUTCLK_SUM_ROW3': 'no_CLK_OUT3_output',\n",
       "   'C_OUTCLK_SUM_ROW4': 'no_CLK_OUT4_output',\n",
       "   'C_OUTCLK_SUM_ROW5': 'no_CLK_OUT5_output',\n",
       "   'C_OUTCLK_SUM_ROW6': 'no_CLK_OUT6_output',\n",
       "   'C_OUTCLK_SUM_ROW7': 'no_CLK_OUT7_output',\n",
       "   'C_OVERRIDE_MMCM': '0',\n",
       "   'C_OVERRIDE_PLL': '0',\n",
       "   'C_O_MAX': '128.000',\n",
       "   'C_O_MIN': '1.000',\n",
       "   'C_PHASESHIFT_MODE': 'WAVEFORM',\n",
       "   'C_PLATFORM': 'UNKNOWN',\n",
       "   'C_PLLBUFGCEDIV': 'false',\n",
       "   'C_PLLBUFGCEDIV1': 'false',\n",
       "   'C_PLLBUFGCEDIV2': 'false',\n",
       "   'C_PLLBUFGCEDIV3': 'false',\n",
       "   'C_PLLBUFGCEDIV4': 'false',\n",
       "   'C_PLL_BANDWIDTH': 'OPTIMIZED',\n",
       "   'C_PLL_CLKFBOUT_MULT': '1',\n",
       "   'C_PLL_CLKFBOUT_PHASE': '0.000',\n",
       "   'C_PLL_CLKIN_PERIOD': '1.000',\n",
       "   'C_PLL_CLKOUT0_DIVIDE': '1',\n",
       "   'C_PLL_CLKOUT0_DUTY_CYCLE': '0.500',\n",
       "   'C_PLL_CLKOUT0_PHASE': '0.000',\n",
       "   'C_PLL_CLKOUT1_DIVIDE': '1',\n",
       "   'C_PLL_CLKOUT1_DUTY_CYCLE': '0.500',\n",
       "   'C_PLL_CLKOUT1_PHASE': '0.000',\n",
       "   'C_PLL_CLKOUT2_DIVIDE': '1',\n",
       "   'C_PLL_CLKOUT2_DUTY_CYCLE': '0.500',\n",
       "   'C_PLL_CLKOUT2_PHASE': '0.000',\n",
       "   'C_PLL_CLKOUT3_DIVIDE': '1',\n",
       "   'C_PLL_CLKOUT3_DUTY_CYCLE': '0.500',\n",
       "   'C_PLL_CLKOUT3_PHASE': '0.000',\n",
       "   'C_PLL_CLKOUT4_DIVIDE': '1',\n",
       "   'C_PLL_CLKOUT4_DUTY_CYCLE': '0.500',\n",
       "   'C_PLL_CLKOUT4_PHASE': '0.000',\n",
       "   'C_PLL_CLKOUT5_DIVIDE': '1',\n",
       "   'C_PLL_CLKOUT5_DUTY_CYCLE': '0.500',\n",
       "   'C_PLL_CLKOUT5_PHASE': '0.000',\n",
       "   'C_PLL_CLK_FEEDBACK': 'CLKFBOUT',\n",
       "   'C_PLL_COMPENSATION': 'SYSTEM_SYNCHRONOUS',\n",
       "   'C_PLL_DIVCLK_DIVIDE': '1',\n",
       "   'C_PLL_NOTES': 'No notes',\n",
       "   'C_PLL_REF_JITTER': '0.010',\n",
       "   'C_POWER_DOWN_PORT': 'power_down',\n",
       "   'C_POWER_REG': '0000',\n",
       "   'C_PRECISION': '1',\n",
       "   'C_PRIMARY_PORT': 'clk_in1',\n",
       "   'C_PRIMITIVE': 'MMCM',\n",
       "   'C_PRIMTYPE_SEL': 'AUTO',\n",
       "   'C_PRIM_IN_FREQ': '100.000',\n",
       "   'C_PRIM_IN_JITTER': '0.010',\n",
       "   'C_PRIM_IN_TIMEPERIOD': '10.000',\n",
       "   'C_PRIM_SOURCE': 'Single_ended_clock_capable_pin',\n",
       "   'C_PSCLK_PORT': 'psclk',\n",
       "   'C_PSDONE_PORT': 'psdone',\n",
       "   'C_PSEN_PORT': 'psen',\n",
       "   'C_PSINCDEC_PORT': 'psincdec',\n",
       "   'C_REF_CLK_FREQ': '100.0',\n",
       "   'C_RESET_LOW': '0',\n",
       "   'C_RESET_PORT': 'reset',\n",
       "   'C_SECONDARY_IN_FREQ': '100.000',\n",
       "   'C_SECONDARY_IN_JITTER': '0.010',\n",
       "   'C_SECONDARY_IN_TIMEPERIOD': '10.000',\n",
       "   'C_SECONDARY_PORT': 'clk_in2',\n",
       "   'C_SECONDARY_SOURCE': 'Single_ended_clock_capable_pin',\n",
       "   'C_SS_MODE': 'CENTER_HIGH',\n",
       "   'C_SS_MOD_PERIOD': '4000',\n",
       "   'C_SS_MOD_TIME': '0.004',\n",
       "   'C_STATUS_PORT': 'STATUS',\n",
       "   'C_S_AXI_ADDR_WIDTH': '11',\n",
       "   'C_S_AXI_DATA_WIDTH': '32',\n",
       "   'C_USER_CLK_FREQ0': '100.0',\n",
       "   'C_USER_CLK_FREQ1': '100.0',\n",
       "   'C_USER_CLK_FREQ2': '100.0',\n",
       "   'C_USER_CLK_FREQ3': '100.0',\n",
       "   'C_USE_CLKFB_STOPPED': '0',\n",
       "   'C_USE_CLKOUT1_BAR': '0',\n",
       "   'C_USE_CLKOUT2_BAR': '0',\n",
       "   'C_USE_CLKOUT3_BAR': '0',\n",
       "   'C_USE_CLKOUT4_BAR': '0',\n",
       "   'C_USE_CLK_VALID': '0',\n",
       "   'C_USE_CLOCK_SEQUENCING': '0',\n",
       "   'C_USE_DYN_PHASE_SHIFT': '0',\n",
       "   'C_USE_DYN_RECONFIG': '1',\n",
       "   'C_USE_FAST_SIMULATION': '0',\n",
       "   'C_USE_FREEZE': '0',\n",
       "   'C_USE_FREQ_SYNTH': '1',\n",
       "   'C_USE_INCLK_STOPPED': '0',\n",
       "   'C_USE_INCLK_SWITCHOVER': '0',\n",
       "   'C_USE_LOCKED': '1',\n",
       "   'C_USE_MAX_I_JITTER': '0',\n",
       "   'C_USE_MIN_O_JITTER': '0',\n",
       "   'C_USE_MIN_POWER': '0',\n",
       "   'C_USE_PHASE_ALIGNMENT': '1',\n",
       "   'C_USE_POWER_DOWN': '0',\n",
       "   'C_USE_RESET': '1',\n",
       "   'C_USE_SAFE_CLOCK_STARTUP': '0',\n",
       "   'C_USE_SPREAD_SPECTRUM': '0',\n",
       "   'C_USE_STATUS': '0',\n",
       "   'C_VCO_MAX': '1200.000',\n",
       "   'C_VCO_MIN': '600.000',\n",
       "   'Component_Name': 'ctrl_top_clk_wiz_adc_0',\n",
       "   'DADDR_PORT': 'daddr',\n",
       "   'DCLK_PORT': 'dclk',\n",
       "   'DEN_PORT': 'den',\n",
       "   'DIFF_CLK_IN1_BOARD_INTERFACE': 'Custom',\n",
       "   'DIFF_CLK_IN2_BOARD_INTERFACE': 'Custom',\n",
       "   'DIN_PORT': 'din',\n",
       "   'DOUT_PORT': 'dout',\n",
       "   'DRDY_PORT': 'drdy',\n",
       "   'DWE_PORT': 'dwe',\n",
       "   'EDK_IPTYPE': 'PERIPHERAL',\n",
       "   'ENABLE_CDDC': 'false',\n",
       "   'ENABLE_CLKOUTPHY': 'false',\n",
       "   'ENABLE_CLOCK_MONITOR': 'false',\n",
       "   'ENABLE_USER_CLOCK0': 'false',\n",
       "   'ENABLE_USER_CLOCK1': 'false',\n",
       "   'ENABLE_USER_CLOCK2': 'false',\n",
       "   'ENABLE_USER_CLOCK3': 'false',\n",
       "   'Enable_PLL0': 'false',\n",
       "   'Enable_PLL1': 'false',\n",
       "   'FEEDBACK_SOURCE': 'FDBK_AUTO',\n",
       "   'INPUT_CLK_STOPPED_PORT': 'input_clk_stopped',\n",
       "   'INPUT_MODE': 'frequency',\n",
       "   'INTERFACE_SELECTION': 'Enable_AXI',\n",
       "   'IN_FREQ_UNITS': 'Units_MHz',\n",
       "   'IN_JITTER_UNITS': 'Units_UI',\n",
       "   'JITTER_OPTIONS': 'UI',\n",
       "   'JITTER_SEL': 'No_Jitter',\n",
       "   'LOCKED_PORT': 'locked',\n",
       "   'MMCM_BANDWIDTH': 'OPTIMIZED',\n",
       "   'MMCM_CLKFBOUT_MULT_F': '10.000',\n",
       "   'MMCM_CLKFBOUT_PHASE': '0.000',\n",
       "   'MMCM_CLKFBOUT_USE_FINE_PS': 'false',\n",
       "   'MMCM_CLKIN1_PERIOD': '10.000',\n",
       "   'MMCM_CLKIN2_PERIOD': '10.000',\n",
       "   'MMCM_CLKOUT0_DIVIDE_F': '10.000',\n",
       "   'MMCM_CLKOUT0_DUTY_CYCLE': '0.500',\n",
       "   'MMCM_CLKOUT0_PHASE': '0.000',\n",
       "   'MMCM_CLKOUT0_USE_FINE_PS': 'false',\n",
       "   'MMCM_CLKOUT1_DIVIDE': '1',\n",
       "   'MMCM_CLKOUT1_DUTY_CYCLE': '0.500',\n",
       "   'MMCM_CLKOUT1_PHASE': '0.000',\n",
       "   'MMCM_CLKOUT1_USE_FINE_PS': 'false',\n",
       "   'MMCM_CLKOUT2_DIVIDE': '1',\n",
       "   'MMCM_CLKOUT2_DUTY_CYCLE': '0.500',\n",
       "   'MMCM_CLKOUT2_PHASE': '0.000',\n",
       "   'MMCM_CLKOUT2_USE_FINE_PS': 'false',\n",
       "   'MMCM_CLKOUT3_DIVIDE': '1',\n",
       "   'MMCM_CLKOUT3_DUTY_CYCLE': '0.500',\n",
       "   'MMCM_CLKOUT3_PHASE': '0.000',\n",
       "   'MMCM_CLKOUT3_USE_FINE_PS': 'false',\n",
       "   'MMCM_CLKOUT4_CASCADE': 'false',\n",
       "   'MMCM_CLKOUT4_DIVIDE': '1',\n",
       "   'MMCM_CLKOUT4_DUTY_CYCLE': '0.500',\n",
       "   'MMCM_CLKOUT4_PHASE': '0.000',\n",
       "   'MMCM_CLKOUT4_USE_FINE_PS': 'false',\n",
       "   'MMCM_CLKOUT5_DIVIDE': '1',\n",
       "   'MMCM_CLKOUT5_DUTY_CYCLE': '0.500',\n",
       "   'MMCM_CLKOUT5_PHASE': '0.000',\n",
       "   'MMCM_CLKOUT5_USE_FINE_PS': 'false',\n",
       "   'MMCM_CLKOUT6_DIVIDE': '1',\n",
       "   'MMCM_CLKOUT6_DUTY_CYCLE': '0.500',\n",
       "   'MMCM_CLKOUT6_PHASE': '0.000',\n",
       "   'MMCM_CLKOUT6_USE_FINE_PS': 'false',\n",
       "   'MMCM_CLOCK_HOLD': 'false',\n",
       "   'MMCM_COMPENSATION': 'ZHOLD',\n",
       "   'MMCM_DIVCLK_DIVIDE': '1',\n",
       "   'MMCM_NOTES': 'None',\n",
       "   'MMCM_REF_JITTER1': '0.010',\n",
       "   'MMCM_REF_JITTER2': '0.010',\n",
       "   'MMCM_STARTUP_WAIT': 'false',\n",
       "   'NUM_OUT_CLKS': '1',\n",
       "   'OVERRIDE_MMCM': 'false',\n",
       "   'OVERRIDE_PLL': 'false',\n",
       "   'PHASESHIFT_MODE': 'WAVEFORM',\n",
       "   'PHASE_DUTY_CONFIG': 'true',\n",
       "   'PLATFORM': 'UNKNOWN',\n",
       "   'PLL_BANDWIDTH': 'OPTIMIZED',\n",
       "   'PLL_CLKFBOUT_MULT': '4',\n",
       "   'PLL_CLKFBOUT_PHASE': '0.000',\n",
       "   'PLL_CLKIN_PERIOD': '10.000',\n",
       "   'PLL_CLKOUT0_DIVIDE': '1',\n",
       "   'PLL_CLKOUT0_DUTY_CYCLE': '0.500',\n",
       "   'PLL_CLKOUT0_PHASE': '0.000',\n",
       "   'PLL_CLKOUT1_DIVIDE': '1',\n",
       "   'PLL_CLKOUT1_DUTY_CYCLE': '0.500',\n",
       "   'PLL_CLKOUT1_PHASE': '0.000',\n",
       "   'PLL_CLKOUT2_DIVIDE': '1',\n",
       "   'PLL_CLKOUT2_DUTY_CYCLE': '0.500',\n",
       "   'PLL_CLKOUT2_PHASE': '0.000',\n",
       "   'PLL_CLKOUT3_DIVIDE': '1',\n",
       "   'PLL_CLKOUT3_DUTY_CYCLE': '0.500',\n",
       "   'PLL_CLKOUT3_PHASE': '0.000',\n",
       "   'PLL_CLKOUT4_DIVIDE': '1',\n",
       "   'PLL_CLKOUT4_DUTY_CYCLE': '0.500',\n",
       "   'PLL_CLKOUT4_PHASE': '0.000',\n",
       "   'PLL_CLKOUT5_DIVIDE': '1',\n",
       "   'PLL_CLKOUT5_DUTY_CYCLE': '0.500',\n",
       "   'PLL_CLKOUT5_PHASE': '0.000',\n",
       "   'PLL_CLK_FEEDBACK': 'CLKFBOUT',\n",
       "   'PLL_COMPENSATION': 'SYSTEM_SYNCHRONOUS',\n",
       "   'PLL_DIVCLK_DIVIDE': '1',\n",
       "   'PLL_NOTES': 'None',\n",
       "   'PLL_REF_JITTER': '0.010',\n",
       "   'POWER_DOWN_PORT': 'power_down',\n",
       "   'PRECISION': '1',\n",
       "   'PRIMARY_PORT': 'clk_in1',\n",
       "   'PRIMITIVE': 'MMCM',\n",
       "   'PRIMTYPE_SEL': 'mmcm_adv',\n",
       "   'PRIM_IN_FREQ': '100.000',\n",
       "   'PRIM_IN_JITTER': '0.010',\n",
       "   'PRIM_IN_TIMEPERIOD': '10.000',\n",
       "   'PRIM_SOURCE': 'Single_ended_clock_capable_pin',\n",
       "   'PSCLK_PORT': 'psclk',\n",
       "   'PSDONE_PORT': 'psdone',\n",
       "   'PSEN_PORT': 'psen',\n",
       "   'PSINCDEC_PORT': 'psincdec',\n",
       "   'REF_CLK_FREQ': '100.0',\n",
       "   'RELATIVE_INCLK': 'REL_PRIMARY',\n",
       "   'RESET_BOARD_INTERFACE': 'Custom',\n",
       "   'RESET_PORT': 'reset',\n",
       "   'RESET_TYPE': 'ACTIVE_HIGH',\n",
       "   'SECONDARY_IN_FREQ': '100.000',\n",
       "   'SECONDARY_IN_JITTER': '0.010',\n",
       "   'SECONDARY_IN_TIMEPERIOD': '10.000',\n",
       "   'SECONDARY_PORT': 'clk_in2',\n",
       "   'SECONDARY_SOURCE': 'Single_ended_clock_capable_pin',\n",
       "   'SS_MODE': 'CENTER_HIGH',\n",
       "   'SS_MOD_FREQ': '250',\n",
       "   'SS_MOD_TIME': '0.004',\n",
       "   'STATUS_PORT': 'STATUS',\n",
       "   'SUMMARY_STRINGS': 'empty',\n",
       "   'USER_CLK_FREQ0': '100.0',\n",
       "   'USER_CLK_FREQ1': '100.0',\n",
       "   'USER_CLK_FREQ2': '100.0',\n",
       "   'USER_CLK_FREQ3': '100.0',\n",
       "   'USE_BOARD_FLOW': 'false',\n",
       "   'USE_CLKFB_STOPPED': 'false',\n",
       "   'USE_CLK_VALID': 'false',\n",
       "   'USE_CLOCK_SEQUENCING': 'false',\n",
       "   'USE_DYN_PHASE_SHIFT': 'false',\n",
       "   'USE_DYN_RECONFIG': 'true',\n",
       "   'USE_FREEZE': 'false',\n",
       "   'USE_FREQ_SYNTH': 'true',\n",
       "   'USE_INCLK_STOPPED': 'false',\n",
       "   'USE_INCLK_SWITCHOVER': 'false',\n",
       "   'USE_LOCKED': 'true',\n",
       "   'USE_MAX_I_JITTER': 'false',\n",
       "   'USE_MIN_O_JITTER': 'false',\n",
       "   'USE_MIN_POWER': 'false',\n",
       "   'USE_PHASE_ALIGNMENT': 'true',\n",
       "   'USE_POWER_DOWN': 'false',\n",
       "   'USE_RESET': 'true',\n",
       "   'USE_SAFE_CLOCK_STARTUP': 'false',\n",
       "   'USE_SPREAD_SPECTRUM': 'false',\n",
       "   'USE_STATUS': 'false',\n",
       "   'c_component_name': 'ctrl_top_clk_wiz_adc_0'},\n",
       "  'phys_addr': 1136984064,\n",
       "  'registers': {},\n",
       "  'state': None,\n",
       "  'type': 'xilinx.com:ip:clk_wiz:6.0'},\n",
       " 'dut_controller_0': {'addr_range': 65536,\n",
       "  'device': <pynq.pl_server.device.XlnkDevice at 0xb3aa0870>,\n",
       "  'driver': pynq.overlay.DefaultIP,\n",
       "  'fullpath': 'dut_controller_0',\n",
       "  'gpio': {},\n",
       "  'interrupts': {},\n",
       "  'mem_id': 'S_AXI',\n",
       "  'parameters': {'C_S_AXI_ADDR_WIDTH': '7',\n",
       "   'C_S_AXI_BASEADDR': '0x43C10000',\n",
       "   'C_S_AXI_DATA_WIDTH': '32',\n",
       "   'C_S_AXI_HIGHADDR': '0x43C1FFFF',\n",
       "   'Component_Name': 'ctrl_top_dut_controller_0_0',\n",
       "   'EDK_IPTYPE': 'PERIPHERAL'},\n",
       "  'phys_addr': 1136721920,\n",
       "  'registers': {},\n",
       "  'state': None,\n",
       "  'type': 'user.org:user:dut_controller:1.0'},\n",
       " 'dutcomm_0': {'addr_range': 65536,\n",
       "  'device': <pynq.pl_server.device.XlnkDevice at 0xb3aa0870>,\n",
       "  'driver': pynq.overlay.DefaultIP,\n",
       "  'fullpath': 'dutcomm_0',\n",
       "  'gpio': {},\n",
       "  'interrupts': {},\n",
       "  'mem_id': 'S_AXI',\n",
       "  'parameters': {'C_M_AXIS_START_COUNT': '32',\n",
       "   'C_M_AXIS_TDATA_WIDTH': '32',\n",
       "   'C_S_AXIS_TDATA_WIDTH': '32',\n",
       "   'C_S_AXI_ADDR_WIDTH': '4',\n",
       "   'C_S_AXI_BASEADDR': '0x43C00000',\n",
       "   'C_S_AXI_DATA_WIDTH': '32',\n",
       "   'C_S_AXI_HIGHADDR': '0x43C0FFFF',\n",
       "   'Component_Name': 'ctrl_top_dutcomm_0_0',\n",
       "   'EDK_IPTYPE': 'PERIPHERAL'},\n",
       "  'phys_addr': 1136656384,\n",
       "  'registers': {},\n",
       "  'state': None,\n",
       "  'type': 'CERG:cerg:dutcomm:1.0'},\n",
       " 'openadc_interface_v1_0_0': {'addr_range': 65536,\n",
       "  'device': <pynq.pl_server.device.XlnkDevice at 0xb3aa0870>,\n",
       "  'driver': pynq.overlay.DefaultIP,\n",
       "  'fullpath': 'openadc_interface_v1_0_0',\n",
       "  'gpio': {},\n",
       "  'interrupts': {},\n",
       "  'mem_id': 's_axi',\n",
       "  'parameters': {'C_BASEADDR': '0x43C40000',\n",
       "   'C_HIGHADDR': '0x43C4FFFF',\n",
       "   'C_M_AXIS_START_COUNT': '32',\n",
       "   'C_M_AXIS_TDATA_WIDTH': '64',\n",
       "   'C_S_AXI_ADDR_WIDTH': '4',\n",
       "   'C_S_AXI_DATA_WIDTH': '32',\n",
       "   'Component_Name': 'ctrl_top_openadc_interface_v1_0_0_0',\n",
       "   'EDK_IPTYPE': 'PERIPHERAL',\n",
       "   'TEST_CAPTURE': 'false'},\n",
       "  'phys_addr': 1136918528,\n",
       "  'registers': {},\n",
       "  'state': None,\n",
       "  'type': 'xilinx.com:user:openadc_interface_v1_0:1.0'},\n",
       " 'powermanager_0': {'addr_range': 65536,\n",
       "  'device': <pynq.pl_server.device.XlnkDevice at 0xb3aa0870>,\n",
       "  'driver': pynq.overlay.DefaultIP,\n",
       "  'fullpath': 'powermanager_0',\n",
       "  'gpio': {},\n",
       "  'interrupts': {},\n",
       "  'mem_id': 'S00_AXI',\n",
       "  'parameters': {'C_S00_AXI_ADDR_WIDTH': '7',\n",
       "   'C_S00_AXI_BASEADDR': '0x43C30000',\n",
       "   'C_S00_AXI_DATA_WIDTH': '32',\n",
       "   'C_S00_AXI_HIGHADDR': '0x43C3FFFF',\n",
       "   'Component_Name': 'ctrl_top_powermanager_0_2',\n",
       "   'EDK_IPTYPE': 'PERIPHERAL'},\n",
       "  'phys_addr': 1136852992,\n",
       "  'registers': {},\n",
       "  'state': None,\n",
       "  'type': 'CERG:cerg:powermanager:1.1'},\n",
       " 'processing_system7_0': {'device': <pynq.pl_server.device.XlnkDevice at 0xb3aa0870>,\n",
       "  'driver': pynq.overlay.DefaultIP,\n",
       "  'parameters': {'C_BASEADDR': '0x00000000',\n",
       "   'C_DM_WIDTH': '4',\n",
       "   'C_DQS_WIDTH': '4',\n",
       "   'C_DQ_WIDTH': '32',\n",
       "   'C_EMIO_GPIO_WIDTH': '64',\n",
       "   'C_EN_EMIO_ENET0': '0',\n",
       "   'C_EN_EMIO_ENET1': '0',\n",
       "   'C_EN_EMIO_PJTAG': '0',\n",
       "   'C_EN_EMIO_TRACE': '0',\n",
       "   'C_FCLK_CLK0_BUF': 'TRUE',\n",
       "   'C_FCLK_CLK1_BUF': 'TRUE',\n",
       "   'C_FCLK_CLK2_BUF': 'FALSE',\n",
       "   'C_FCLK_CLK3_BUF': 'FALSE',\n",
       "   'C_GP0_EN_MODIFIABLE_TXN': '1',\n",
       "   'C_GP1_EN_MODIFIABLE_TXN': '1',\n",
       "   'C_HIGHADDR': '0x1FFFFFFF',\n",
       "   'C_INCLUDE_ACP_TRANS_CHECK': '0',\n",
       "   'C_INCLUDE_TRACE_BUFFER': '0',\n",
       "   'C_IRQ_F2P_MODE': 'DIRECT',\n",
       "   'C_MIO_PRIMITIVE': '54',\n",
       "   'C_M_AXI_GP0_ENABLE_STATIC_REMAP': '0',\n",
       "   'C_M_AXI_GP0_ID_WIDTH': '12',\n",
       "   'C_M_AXI_GP0_THREAD_ID_WIDTH': '12',\n",
       "   'C_M_AXI_GP1_ENABLE_STATIC_REMAP': '0',\n",
       "   'C_M_AXI_GP1_ID_WIDTH': '12',\n",
       "   'C_M_AXI_GP1_THREAD_ID_WIDTH': '12',\n",
       "   'C_NUM_F2P_INTR_INPUTS': '1',\n",
       "   'C_PACKAGE_NAME': 'clg400',\n",
       "   'C_PS7_SI_REV': 'PRODUCTION',\n",
       "   'C_S_AXI_ACP_ARUSER_VAL': '31',\n",
       "   'C_S_AXI_ACP_AWUSER_VAL': '31',\n",
       "   'C_S_AXI_ACP_ID_WIDTH': '3',\n",
       "   'C_S_AXI_GP0_ID_WIDTH': '6',\n",
       "   'C_S_AXI_GP1_ID_WIDTH': '6',\n",
       "   'C_S_AXI_HP0_DATA_WIDTH': '64',\n",
       "   'C_S_AXI_HP0_ID_WIDTH': '6',\n",
       "   'C_S_AXI_HP1_DATA_WIDTH': '64',\n",
       "   'C_S_AXI_HP1_ID_WIDTH': '6',\n",
       "   'C_S_AXI_HP2_DATA_WIDTH': '64',\n",
       "   'C_S_AXI_HP2_ID_WIDTH': '6',\n",
       "   'C_S_AXI_HP3_DATA_WIDTH': '64',\n",
       "   'C_S_AXI_HP3_ID_WIDTH': '6',\n",
       "   'C_TRACE_BUFFER_CLOCK_DELAY': '12',\n",
       "   'C_TRACE_BUFFER_FIFO_SIZE': '128',\n",
       "   'C_TRACE_INTERNAL_WIDTH': '2',\n",
       "   'C_TRACE_PIPELINE_WIDTH': '8',\n",
       "   'C_USE_AXI_NONSECURE': '0',\n",
       "   'C_USE_DEFAULT_ACP_USER_VAL': '0',\n",
       "   'C_USE_M_AXI_GP0': '1',\n",
       "   'C_USE_M_AXI_GP1': '0',\n",
       "   'C_USE_S_AXI_ACP': '0',\n",
       "   'C_USE_S_AXI_GP0': '0',\n",
       "   'C_USE_S_AXI_GP1': '0',\n",
       "   'C_USE_S_AXI_HP0': '1',\n",
       "   'C_USE_S_AXI_HP1': '0',\n",
       "   'C_USE_S_AXI_HP2': '0',\n",
       "   'C_USE_S_AXI_HP3': '0',\n",
       "   'Component_Name': 'ctrl_top_processing_system7_0_0',\n",
       "   'EDK_IPTYPE': 'PERIPHERAL',\n",
       "   'PCW_ACT_APU_PERIPHERAL_FREQMHZ': '666.666687',\n",
       "   'PCW_ACT_CAN0_PERIPHERAL_FREQMHZ': '23.8095',\n",
       "   'PCW_ACT_CAN1_PERIPHERAL_FREQMHZ': '23.8095',\n",
       "   'PCW_ACT_CAN_PERIPHERAL_FREQMHZ': '10.000000',\n",
       "   'PCW_ACT_DCI_PERIPHERAL_FREQMHZ': '10.158730',\n",
       "   'PCW_ACT_ENET0_PERIPHERAL_FREQMHZ': '10.000000',\n",
       "   'PCW_ACT_ENET1_PERIPHERAL_FREQMHZ': '10.000000',\n",
       "   'PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ': '100.000000',\n",
       "   'PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ': '1.000000',\n",
       "   'PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ': '10.000000',\n",
       "   'PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ': '10.000000',\n",
       "   'PCW_ACT_I2C_PERIPHERAL_FREQMHZ': '50',\n",
       "   'PCW_ACT_PCAP_PERIPHERAL_FREQMHZ': '200.000000',\n",
       "   'PCW_ACT_QSPI_PERIPHERAL_FREQMHZ': '10.000000',\n",
       "   'PCW_ACT_SDIO_PERIPHERAL_FREQMHZ': '10.000000',\n",
       "   'PCW_ACT_SMC_PERIPHERAL_FREQMHZ': '10.000000',\n",
       "   'PCW_ACT_SPI_PERIPHERAL_FREQMHZ': '10.000000',\n",
       "   'PCW_ACT_TPIU_PERIPHERAL_FREQMHZ': '200.000000',\n",
       "   'PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ': '111.111115',\n",
       "   'PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ': '111.111115',\n",
       "   'PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ': '111.111115',\n",
       "   'PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ': '111.111115',\n",
       "   'PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ': '111.111115',\n",
       "   'PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ': '111.111115',\n",
       "   'PCW_ACT_TTC_PERIPHERAL_FREQMHZ': '50',\n",
       "   'PCW_ACT_UART_PERIPHERAL_FREQMHZ': '10.000000',\n",
       "   'PCW_ACT_USB0_PERIPHERAL_FREQMHZ': '60',\n",
       "   'PCW_ACT_USB1_PERIPHERAL_FREQMHZ': '60',\n",
       "   'PCW_ACT_WDT_PERIPHERAL_FREQMHZ': '111.111115',\n",
       "   'PCW_APU_CLK_RATIO_ENABLE': '6:2:1',\n",
       "   'PCW_APU_PERIPHERAL_FREQMHZ': '666.666666',\n",
       "   'PCW_ARMPLL_CTRL_FBDIV': '40',\n",
       "   'PCW_CAN0_BASEADDR': '0xE0008000',\n",
       "   'PCW_CAN0_CAN0_IO': '<Select>',\n",
       "   'PCW_CAN0_GRP_CLK_ENABLE': '0',\n",
       "   'PCW_CAN0_GRP_CLK_IO': '<Select>',\n",
       "   'PCW_CAN0_HIGHADDR': '0xE0008FFF',\n",
       "   'PCW_CAN0_PERIPHERAL_CLKSRC': 'External',\n",
       "   'PCW_CAN0_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_CAN0_PERIPHERAL_FREQMHZ': '-1',\n",
       "   'PCW_CAN1_BASEADDR': '0xE0009000',\n",
       "   'PCW_CAN1_CAN1_IO': '<Select>',\n",
       "   'PCW_CAN1_GRP_CLK_ENABLE': '0',\n",
       "   'PCW_CAN1_GRP_CLK_IO': '<Select>',\n",
       "   'PCW_CAN1_HIGHADDR': '0xE0009FFF',\n",
       "   'PCW_CAN1_PERIPHERAL_CLKSRC': 'External',\n",
       "   'PCW_CAN1_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_CAN1_PERIPHERAL_FREQMHZ': '-1',\n",
       "   'PCW_CAN_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_CAN_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_CAN_PERIPHERAL_DIVISOR1': '1',\n",
       "   'PCW_CAN_PERIPHERAL_FREQMHZ': '100',\n",
       "   'PCW_CAN_PERIPHERAL_VALID': '0',\n",
       "   'PCW_CLK0_FREQ': '100000000',\n",
       "   'PCW_CLK1_FREQ': '1000000',\n",
       "   'PCW_CLK2_FREQ': '10000000',\n",
       "   'PCW_CLK3_FREQ': '10000000',\n",
       "   'PCW_CORE0_FIQ_INTR': '0',\n",
       "   'PCW_CORE0_IRQ_INTR': '0',\n",
       "   'PCW_CORE1_FIQ_INTR': '0',\n",
       "   'PCW_CORE1_IRQ_INTR': '0',\n",
       "   'PCW_CPU_CPU_6X4X_MAX_RANGE': '667',\n",
       "   'PCW_CPU_CPU_PLL_FREQMHZ': '1333.333',\n",
       "   'PCW_CPU_PERIPHERAL_CLKSRC': 'ARM PLL',\n",
       "   'PCW_CPU_PERIPHERAL_DIVISOR0': '2',\n",
       "   'PCW_CRYSTAL_PERIPHERAL_FREQMHZ': '33.333333',\n",
       "   'PCW_DCI_PERIPHERAL_CLKSRC': 'DDR PLL',\n",
       "   'PCW_DCI_PERIPHERAL_DIVISOR0': '15',\n",
       "   'PCW_DCI_PERIPHERAL_DIVISOR1': '7',\n",
       "   'PCW_DCI_PERIPHERAL_FREQMHZ': '10.159',\n",
       "   'PCW_DDRPLL_CTRL_FBDIV': '32',\n",
       "   'PCW_DDR_DDR_PLL_FREQMHZ': '1066.667',\n",
       "   'PCW_DDR_HPRLPR_QUEUE_PARTITION': 'HPR(0)/LPR(32)',\n",
       "   'PCW_DDR_HPR_TO_CRITICAL_PRIORITY_LEVEL': '15',\n",
       "   'PCW_DDR_LPR_TO_CRITICAL_PRIORITY_LEVEL': '2',\n",
       "   'PCW_DDR_PERIPHERAL_CLKSRC': 'DDR PLL',\n",
       "   'PCW_DDR_PERIPHERAL_DIVISOR0': '2',\n",
       "   'PCW_DDR_PORT0_HPR_ENABLE': '0',\n",
       "   'PCW_DDR_PORT1_HPR_ENABLE': '0',\n",
       "   'PCW_DDR_PORT2_HPR_ENABLE': '0',\n",
       "   'PCW_DDR_PORT3_HPR_ENABLE': '0',\n",
       "   'PCW_DDR_PRIORITY_READPORT_0': '<Select>',\n",
       "   'PCW_DDR_PRIORITY_READPORT_1': '<Select>',\n",
       "   'PCW_DDR_PRIORITY_READPORT_2': '<Select>',\n",
       "   'PCW_DDR_PRIORITY_READPORT_3': '<Select>',\n",
       "   'PCW_DDR_PRIORITY_WRITEPORT_0': '<Select>',\n",
       "   'PCW_DDR_PRIORITY_WRITEPORT_1': '<Select>',\n",
       "   'PCW_DDR_PRIORITY_WRITEPORT_2': '<Select>',\n",
       "   'PCW_DDR_PRIORITY_WRITEPORT_3': '<Select>',\n",
       "   'PCW_DDR_RAM_BASEADDR': '0x00100000',\n",
       "   'PCW_DDR_RAM_HIGHADDR': '0x1FFFFFFF',\n",
       "   'PCW_DDR_WRITE_TO_CRITICAL_PRIORITY_LEVEL': '2',\n",
       "   'PCW_DM_WIDTH': '4',\n",
       "   'PCW_DQS_WIDTH': '4',\n",
       "   'PCW_DQ_WIDTH': '32',\n",
       "   'PCW_DUAL_PARALLEL_QSPI_DATA_MODE': '<Select>',\n",
       "   'PCW_DUAL_STACK_QSPI_DATA_MODE': '<Select>',\n",
       "   'PCW_ENET0_BASEADDR': '0xE000B000',\n",
       "   'PCW_ENET0_ENET0_IO': '<Select>',\n",
       "   'PCW_ENET0_GRP_MDIO_ENABLE': '0',\n",
       "   'PCW_ENET0_GRP_MDIO_IO': '<Select>',\n",
       "   'PCW_ENET0_HIGHADDR': '0xE000BFFF',\n",
       "   'PCW_ENET0_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_ENET0_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_ENET0_PERIPHERAL_DIVISOR1': '1',\n",
       "   'PCW_ENET0_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_ENET0_PERIPHERAL_FREQMHZ': '1000 Mbps',\n",
       "   'PCW_ENET0_RESET_ENABLE': '0',\n",
       "   'PCW_ENET0_RESET_IO': '<Select>',\n",
       "   'PCW_ENET1_BASEADDR': '0xE000C000',\n",
       "   'PCW_ENET1_ENET1_IO': '<Select>',\n",
       "   'PCW_ENET1_GRP_MDIO_ENABLE': '0',\n",
       "   'PCW_ENET1_GRP_MDIO_IO': '<Select>',\n",
       "   'PCW_ENET1_HIGHADDR': '0xE000CFFF',\n",
       "   'PCW_ENET1_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_ENET1_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_ENET1_PERIPHERAL_DIVISOR1': '1',\n",
       "   'PCW_ENET1_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_ENET1_PERIPHERAL_FREQMHZ': '1000 Mbps',\n",
       "   'PCW_ENET1_RESET_ENABLE': '0',\n",
       "   'PCW_ENET1_RESET_IO': '<Select>',\n",
       "   'PCW_ENET_RESET_ENABLE': '0',\n",
       "   'PCW_ENET_RESET_POLARITY': 'Active Low',\n",
       "   'PCW_ENET_RESET_SELECT': '<Select>',\n",
       "   'PCW_EN_4K_TIMER': '0',\n",
       "   'PCW_EN_CAN0': '0',\n",
       "   'PCW_EN_CAN1': '0',\n",
       "   'PCW_EN_CLK0_PORT': '1',\n",
       "   'PCW_EN_CLK1_PORT': '1',\n",
       "   'PCW_EN_CLK2_PORT': '0',\n",
       "   'PCW_EN_CLK3_PORT': '0',\n",
       "   'PCW_EN_CLKTRIG0_PORT': '0',\n",
       "   'PCW_EN_CLKTRIG1_PORT': '0',\n",
       "   'PCW_EN_CLKTRIG2_PORT': '0',\n",
       "   'PCW_EN_CLKTRIG3_PORT': '0',\n",
       "   'PCW_EN_DDR': '1',\n",
       "   'PCW_EN_EMIO_CAN0': '0',\n",
       "   'PCW_EN_EMIO_CAN1': '0',\n",
       "   'PCW_EN_EMIO_CD_SDIO0': '0',\n",
       "   'PCW_EN_EMIO_CD_SDIO1': '0',\n",
       "   'PCW_EN_EMIO_ENET0': '0',\n",
       "   'PCW_EN_EMIO_ENET1': '0',\n",
       "   'PCW_EN_EMIO_GPIO': '0',\n",
       "   'PCW_EN_EMIO_I2C0': '0',\n",
       "   'PCW_EN_EMIO_I2C1': '0',\n",
       "   'PCW_EN_EMIO_MODEM_UART0': '0',\n",
       "   'PCW_EN_EMIO_MODEM_UART1': '0',\n",
       "   'PCW_EN_EMIO_PJTAG': '0',\n",
       "   'PCW_EN_EMIO_SDIO0': '0',\n",
       "   'PCW_EN_EMIO_SDIO1': '0',\n",
       "   'PCW_EN_EMIO_SPI0': '0',\n",
       "   'PCW_EN_EMIO_SPI1': '0',\n",
       "   'PCW_EN_EMIO_SRAM_INT': '0',\n",
       "   'PCW_EN_EMIO_TRACE': '0',\n",
       "   'PCW_EN_EMIO_TTC0': '0',\n",
       "   'PCW_EN_EMIO_TTC1': '0',\n",
       "   'PCW_EN_EMIO_UART0': '0',\n",
       "   'PCW_EN_EMIO_UART1': '0',\n",
       "   'PCW_EN_EMIO_WDT': '0',\n",
       "   'PCW_EN_EMIO_WP_SDIO0': '0',\n",
       "   'PCW_EN_EMIO_WP_SDIO1': '0',\n",
       "   'PCW_EN_ENET0': '0',\n",
       "   'PCW_EN_ENET1': '0',\n",
       "   'PCW_EN_GPIO': '0',\n",
       "   'PCW_EN_I2C0': '0',\n",
       "   'PCW_EN_I2C1': '0',\n",
       "   'PCW_EN_MODEM_UART0': '0',\n",
       "   'PCW_EN_MODEM_UART1': '0',\n",
       "   'PCW_EN_PJTAG': '0',\n",
       "   'PCW_EN_PTP_ENET0': '0',\n",
       "   'PCW_EN_PTP_ENET1': '0',\n",
       "   'PCW_EN_QSPI': '0',\n",
       "   'PCW_EN_RST0_PORT': '1',\n",
       "   'PCW_EN_RST1_PORT': '0',\n",
       "   'PCW_EN_RST2_PORT': '0',\n",
       "   'PCW_EN_RST3_PORT': '0',\n",
       "   'PCW_EN_SDIO0': '0',\n",
       "   'PCW_EN_SDIO1': '0',\n",
       "   'PCW_EN_SMC': '0',\n",
       "   'PCW_EN_SPI0': '0',\n",
       "   'PCW_EN_SPI1': '0',\n",
       "   'PCW_EN_TRACE': '0',\n",
       "   'PCW_EN_TTC0': '0',\n",
       "   'PCW_EN_TTC1': '0',\n",
       "   'PCW_EN_UART0': '0',\n",
       "   'PCW_EN_UART1': '0',\n",
       "   'PCW_EN_USB0': '0',\n",
       "   'PCW_EN_USB1': '0',\n",
       "   'PCW_EN_WDT': '0',\n",
       "   'PCW_FCLK0_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_FCLK0_PERIPHERAL_DIVISOR0': '4',\n",
       "   'PCW_FCLK0_PERIPHERAL_DIVISOR1': '4',\n",
       "   'PCW_FCLK1_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_FCLK1_PERIPHERAL_DIVISOR0': '40',\n",
       "   'PCW_FCLK1_PERIPHERAL_DIVISOR1': '40',\n",
       "   'PCW_FCLK2_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_FCLK2_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_FCLK2_PERIPHERAL_DIVISOR1': '1',\n",
       "   'PCW_FCLK3_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_FCLK3_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_FCLK3_PERIPHERAL_DIVISOR1': '1',\n",
       "   'PCW_FCLK_CLK0_BUF': 'TRUE',\n",
       "   'PCW_FCLK_CLK1_BUF': 'TRUE',\n",
       "   'PCW_FCLK_CLK2_BUF': 'FALSE',\n",
       "   'PCW_FCLK_CLK3_BUF': 'FALSE',\n",
       "   'PCW_FPGA0_PERIPHERAL_FREQMHZ': '100',\n",
       "   'PCW_FPGA1_PERIPHERAL_FREQMHZ': '1',\n",
       "   'PCW_FPGA2_PERIPHERAL_FREQMHZ': '50',\n",
       "   'PCW_FPGA3_PERIPHERAL_FREQMHZ': '50',\n",
       "   'PCW_FPGA_FCLK0_ENABLE': '1',\n",
       "   'PCW_FPGA_FCLK1_ENABLE': '1',\n",
       "   'PCW_FPGA_FCLK2_ENABLE': '0',\n",
       "   'PCW_FPGA_FCLK3_ENABLE': '0',\n",
       "   'PCW_FTM_CTI_IN0': '<Select>',\n",
       "   'PCW_FTM_CTI_IN1': '<Select>',\n",
       "   'PCW_FTM_CTI_IN2': '<Select>',\n",
       "   'PCW_FTM_CTI_IN3': '<Select>',\n",
       "   'PCW_FTM_CTI_OUT0': '<Select>',\n",
       "   'PCW_FTM_CTI_OUT1': '<Select>',\n",
       "   'PCW_FTM_CTI_OUT2': '<Select>',\n",
       "   'PCW_FTM_CTI_OUT3': '<Select>',\n",
       "   'PCW_GP0_EN_MODIFIABLE_TXN': '1',\n",
       "   'PCW_GP0_NUM_READ_THREADS': '4',\n",
       "   'PCW_GP0_NUM_WRITE_THREADS': '4',\n",
       "   'PCW_GP1_EN_MODIFIABLE_TXN': '1',\n",
       "   'PCW_GP1_NUM_READ_THREADS': '4',\n",
       "   'PCW_GP1_NUM_WRITE_THREADS': '4',\n",
       "   'PCW_GPIO_BASEADDR': '0xE000A000',\n",
       "   'PCW_GPIO_EMIO_GPIO_ENABLE': '0',\n",
       "   'PCW_GPIO_EMIO_GPIO_IO': '<Select>',\n",
       "   'PCW_GPIO_EMIO_GPIO_WIDTH': '64',\n",
       "   'PCW_GPIO_HIGHADDR': '0xE000AFFF',\n",
       "   'PCW_GPIO_MIO_GPIO_ENABLE': '0',\n",
       "   'PCW_GPIO_MIO_GPIO_IO': '<Select>',\n",
       "   'PCW_GPIO_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_I2C0_BASEADDR': '0xE0004000',\n",
       "   'PCW_I2C0_GRP_INT_ENABLE': '0',\n",
       "   'PCW_I2C0_GRP_INT_IO': '<Select>',\n",
       "   'PCW_I2C0_HIGHADDR': '0xE0004FFF',\n",
       "   'PCW_I2C0_I2C0_IO': '<Select>',\n",
       "   'PCW_I2C0_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_I2C0_RESET_ENABLE': '0',\n",
       "   'PCW_I2C0_RESET_IO': '<Select>',\n",
       "   'PCW_I2C1_BASEADDR': '0xE0005000',\n",
       "   'PCW_I2C1_GRP_INT_ENABLE': '0',\n",
       "   'PCW_I2C1_GRP_INT_IO': '<Select>',\n",
       "   'PCW_I2C1_HIGHADDR': '0xE0005FFF',\n",
       "   'PCW_I2C1_I2C1_IO': '<Select>',\n",
       "   'PCW_I2C1_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_I2C1_RESET_ENABLE': '0',\n",
       "   'PCW_I2C1_RESET_IO': '<Select>',\n",
       "   'PCW_I2C_PERIPHERAL_FREQMHZ': '25',\n",
       "   'PCW_I2C_RESET_ENABLE': '0',\n",
       "   'PCW_I2C_RESET_POLARITY': 'Active Low',\n",
       "   'PCW_I2C_RESET_SELECT': '<Select>',\n",
       "   'PCW_IMPORT_BOARD_PRESET': 'None',\n",
       "   'PCW_INCLUDE_ACP_TRANS_CHECK': '0',\n",
       "   'PCW_INCLUDE_TRACE_BUFFER': '0',\n",
       "   'PCW_IOPLL_CTRL_FBDIV': '48',\n",
       "   'PCW_IO_IO_PLL_FREQMHZ': '1600.000',\n",
       "   'PCW_IRQ_F2P_INTR': '1',\n",
       "   'PCW_IRQ_F2P_MODE': 'DIRECT',\n",
       "   'PCW_MIO_0_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_0_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_0_PULLUP': '<Select>',\n",
       "   'PCW_MIO_0_SLEW': '<Select>',\n",
       "   'PCW_MIO_10_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_10_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_10_PULLUP': '<Select>',\n",
       "   'PCW_MIO_10_SLEW': '<Select>',\n",
       "   'PCW_MIO_11_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_11_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_11_PULLUP': '<Select>',\n",
       "   'PCW_MIO_11_SLEW': '<Select>',\n",
       "   'PCW_MIO_12_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_12_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_12_PULLUP': '<Select>',\n",
       "   'PCW_MIO_12_SLEW': '<Select>',\n",
       "   'PCW_MIO_13_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_13_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_13_PULLUP': '<Select>',\n",
       "   'PCW_MIO_13_SLEW': '<Select>',\n",
       "   'PCW_MIO_14_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_14_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_14_PULLUP': '<Select>',\n",
       "   'PCW_MIO_14_SLEW': '<Select>',\n",
       "   'PCW_MIO_15_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_15_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_15_PULLUP': '<Select>',\n",
       "   'PCW_MIO_15_SLEW': '<Select>',\n",
       "   'PCW_MIO_16_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_16_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_16_PULLUP': '<Select>',\n",
       "   'PCW_MIO_16_SLEW': '<Select>',\n",
       "   'PCW_MIO_17_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_17_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_17_PULLUP': '<Select>',\n",
       "   'PCW_MIO_17_SLEW': '<Select>',\n",
       "   'PCW_MIO_18_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_18_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_18_PULLUP': '<Select>',\n",
       "   'PCW_MIO_18_SLEW': '<Select>',\n",
       "   'PCW_MIO_19_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_19_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_19_PULLUP': '<Select>',\n",
       "   'PCW_MIO_19_SLEW': '<Select>',\n",
       "   'PCW_MIO_1_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_1_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_1_PULLUP': '<Select>',\n",
       "   'PCW_MIO_1_SLEW': '<Select>',\n",
       "   'PCW_MIO_20_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_20_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_20_PULLUP': '<Select>',\n",
       "   'PCW_MIO_20_SLEW': '<Select>',\n",
       "   'PCW_MIO_21_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_21_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_21_PULLUP': '<Select>',\n",
       "   'PCW_MIO_21_SLEW': '<Select>',\n",
       "   'PCW_MIO_22_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_22_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_22_PULLUP': '<Select>',\n",
       "   'PCW_MIO_22_SLEW': '<Select>',\n",
       "   'PCW_MIO_23_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_23_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_23_PULLUP': '<Select>',\n",
       "   'PCW_MIO_23_SLEW': '<Select>',\n",
       "   'PCW_MIO_24_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_24_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_24_PULLUP': '<Select>',\n",
       "   'PCW_MIO_24_SLEW': '<Select>',\n",
       "   'PCW_MIO_25_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_25_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_25_PULLUP': '<Select>',\n",
       "   'PCW_MIO_25_SLEW': '<Select>',\n",
       "   'PCW_MIO_26_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_26_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_26_PULLUP': '<Select>',\n",
       "   'PCW_MIO_26_SLEW': '<Select>',\n",
       "   'PCW_MIO_27_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_27_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_27_PULLUP': '<Select>',\n",
       "   'PCW_MIO_27_SLEW': '<Select>',\n",
       "   'PCW_MIO_28_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_28_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_28_PULLUP': '<Select>',\n",
       "   'PCW_MIO_28_SLEW': '<Select>',\n",
       "   'PCW_MIO_29_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_29_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_29_PULLUP': '<Select>',\n",
       "   'PCW_MIO_29_SLEW': '<Select>',\n",
       "   'PCW_MIO_2_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_2_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_2_PULLUP': '<Select>',\n",
       "   'PCW_MIO_2_SLEW': '<Select>',\n",
       "   'PCW_MIO_30_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_30_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_30_PULLUP': '<Select>',\n",
       "   'PCW_MIO_30_SLEW': '<Select>',\n",
       "   'PCW_MIO_31_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_31_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_31_PULLUP': '<Select>',\n",
       "   'PCW_MIO_31_SLEW': '<Select>',\n",
       "   'PCW_MIO_32_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_32_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_32_PULLUP': '<Select>',\n",
       "   'PCW_MIO_32_SLEW': '<Select>',\n",
       "   'PCW_MIO_33_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_33_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_33_PULLUP': '<Select>',\n",
       "   'PCW_MIO_33_SLEW': '<Select>',\n",
       "   'PCW_MIO_34_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_34_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_34_PULLUP': '<Select>',\n",
       "   'PCW_MIO_34_SLEW': '<Select>',\n",
       "   'PCW_MIO_35_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_35_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_35_PULLUP': '<Select>',\n",
       "   'PCW_MIO_35_SLEW': '<Select>',\n",
       "   'PCW_MIO_36_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_36_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_36_PULLUP': '<Select>',\n",
       "   'PCW_MIO_36_SLEW': '<Select>',\n",
       "   'PCW_MIO_37_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_37_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_37_PULLUP': '<Select>',\n",
       "   'PCW_MIO_37_SLEW': '<Select>',\n",
       "   'PCW_MIO_38_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_38_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_38_PULLUP': '<Select>',\n",
       "   'PCW_MIO_38_SLEW': '<Select>',\n",
       "   'PCW_MIO_39_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_39_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_39_PULLUP': '<Select>',\n",
       "   'PCW_MIO_39_SLEW': '<Select>',\n",
       "   'PCW_MIO_3_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_3_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_3_PULLUP': '<Select>',\n",
       "   'PCW_MIO_3_SLEW': '<Select>',\n",
       "   'PCW_MIO_40_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_40_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_40_PULLUP': '<Select>',\n",
       "   'PCW_MIO_40_SLEW': '<Select>',\n",
       "   'PCW_MIO_41_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_41_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_41_PULLUP': '<Select>',\n",
       "   'PCW_MIO_41_SLEW': '<Select>',\n",
       "   'PCW_MIO_42_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_42_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_42_PULLUP': '<Select>',\n",
       "   'PCW_MIO_42_SLEW': '<Select>',\n",
       "   'PCW_MIO_43_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_43_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_43_PULLUP': '<Select>',\n",
       "   'PCW_MIO_43_SLEW': '<Select>',\n",
       "   'PCW_MIO_44_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_44_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_44_PULLUP': '<Select>',\n",
       "   'PCW_MIO_44_SLEW': '<Select>',\n",
       "   'PCW_MIO_45_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_45_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_45_PULLUP': '<Select>',\n",
       "   'PCW_MIO_45_SLEW': '<Select>',\n",
       "   'PCW_MIO_46_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_46_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_46_PULLUP': '<Select>',\n",
       "   'PCW_MIO_46_SLEW': '<Select>',\n",
       "   'PCW_MIO_47_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_47_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_47_PULLUP': '<Select>',\n",
       "   'PCW_MIO_47_SLEW': '<Select>',\n",
       "   'PCW_MIO_48_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_48_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_48_PULLUP': '<Select>',\n",
       "   'PCW_MIO_48_SLEW': '<Select>',\n",
       "   'PCW_MIO_49_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_49_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_49_PULLUP': '<Select>',\n",
       "   'PCW_MIO_49_SLEW': '<Select>',\n",
       "   'PCW_MIO_4_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_4_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_4_PULLUP': '<Select>',\n",
       "   'PCW_MIO_4_SLEW': '<Select>',\n",
       "   'PCW_MIO_50_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_50_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_50_PULLUP': '<Select>',\n",
       "   'PCW_MIO_50_SLEW': '<Select>',\n",
       "   'PCW_MIO_51_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_51_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_51_PULLUP': '<Select>',\n",
       "   'PCW_MIO_51_SLEW': '<Select>',\n",
       "   'PCW_MIO_52_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_52_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_52_PULLUP': '<Select>',\n",
       "   'PCW_MIO_52_SLEW': '<Select>',\n",
       "   'PCW_MIO_53_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_53_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_53_PULLUP': '<Select>',\n",
       "   'PCW_MIO_53_SLEW': '<Select>',\n",
       "   'PCW_MIO_5_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_5_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_5_PULLUP': '<Select>',\n",
       "   'PCW_MIO_5_SLEW': '<Select>',\n",
       "   'PCW_MIO_6_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_6_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_6_PULLUP': '<Select>',\n",
       "   'PCW_MIO_6_SLEW': '<Select>',\n",
       "   'PCW_MIO_7_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_7_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_7_PULLUP': '<Select>',\n",
       "   'PCW_MIO_7_SLEW': '<Select>',\n",
       "   'PCW_MIO_8_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_8_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_8_PULLUP': '<Select>',\n",
       "   'PCW_MIO_8_SLEW': '<Select>',\n",
       "   'PCW_MIO_9_DIRECTION': '<Select>',\n",
       "   'PCW_MIO_9_IOTYPE': '<Select>',\n",
       "   'PCW_MIO_9_PULLUP': '<Select>',\n",
       "   'PCW_MIO_9_SLEW': '<Select>',\n",
       "   'PCW_MIO_PRIMITIVE': '54',\n",
       "   'PCW_MIO_TREE_PERIPHERALS': 'unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned',\n",
       "   'PCW_MIO_TREE_SIGNALS': 'unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned',\n",
       "   'PCW_M_AXI_GP0_ENABLE_STATIC_REMAP': '0',\n",
       "   'PCW_M_AXI_GP0_FREQMHZ': '100',\n",
       "   'PCW_M_AXI_GP0_ID_WIDTH': '12',\n",
       "   'PCW_M_AXI_GP0_SUPPORT_NARROW_BURST': '0',\n",
       "   'PCW_M_AXI_GP0_THREAD_ID_WIDTH': '12',\n",
       "   'PCW_M_AXI_GP1_ENABLE_STATIC_REMAP': '0',\n",
       "   'PCW_M_AXI_GP1_FREQMHZ': '10',\n",
       "   'PCW_M_AXI_GP1_ID_WIDTH': '12',\n",
       "   'PCW_M_AXI_GP1_SUPPORT_NARROW_BURST': '0',\n",
       "   'PCW_M_AXI_GP1_THREAD_ID_WIDTH': '12',\n",
       "   'PCW_NAND_CYCLES_T_AR': '1',\n",
       "   'PCW_NAND_CYCLES_T_CLR': '1',\n",
       "   'PCW_NAND_CYCLES_T_RC': '11',\n",
       "   'PCW_NAND_CYCLES_T_REA': '1',\n",
       "   'PCW_NAND_CYCLES_T_RR': '1',\n",
       "   'PCW_NAND_CYCLES_T_WC': '11',\n",
       "   'PCW_NAND_CYCLES_T_WP': '1',\n",
       "   'PCW_NAND_GRP_D8_ENABLE': '0',\n",
       "   'PCW_NAND_GRP_D8_IO': '<Select>',\n",
       "   'PCW_NAND_NAND_IO': '<Select>',\n",
       "   'PCW_NAND_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_NOR_CS0_T_CEOE': '1',\n",
       "   'PCW_NOR_CS0_T_PC': '1',\n",
       "   'PCW_NOR_CS0_T_RC': '11',\n",
       "   'PCW_NOR_CS0_T_TR': '1',\n",
       "   'PCW_NOR_CS0_T_WC': '11',\n",
       "   'PCW_NOR_CS0_T_WP': '1',\n",
       "   'PCW_NOR_CS0_WE_TIME': '0',\n",
       "   'PCW_NOR_CS1_T_CEOE': '1',\n",
       "   'PCW_NOR_CS1_T_PC': '1',\n",
       "   'PCW_NOR_CS1_T_RC': '11',\n",
       "   'PCW_NOR_CS1_T_TR': '1',\n",
       "   'PCW_NOR_CS1_T_WC': '11',\n",
       "   'PCW_NOR_CS1_T_WP': '1',\n",
       "   'PCW_NOR_CS1_WE_TIME': '0',\n",
       "   'PCW_NOR_GRP_A25_ENABLE': '0',\n",
       "   'PCW_NOR_GRP_A25_IO': '<Select>',\n",
       "   'PCW_NOR_GRP_CS0_ENABLE': '0',\n",
       "   'PCW_NOR_GRP_CS0_IO': '<Select>',\n",
       "   'PCW_NOR_GRP_CS1_ENABLE': '0',\n",
       "   'PCW_NOR_GRP_CS1_IO': '<Select>',\n",
       "   'PCW_NOR_GRP_SRAM_CS0_ENABLE': '0',\n",
       "   'PCW_NOR_GRP_SRAM_CS0_IO': '<Select>',\n",
       "   'PCW_NOR_GRP_SRAM_CS1_ENABLE': '0',\n",
       "   'PCW_NOR_GRP_SRAM_CS1_IO': '<Select>',\n",
       "   'PCW_NOR_GRP_SRAM_INT_ENABLE': '0',\n",
       "   'PCW_NOR_GRP_SRAM_INT_IO': '<Select>',\n",
       "   'PCW_NOR_NOR_IO': '<Select>',\n",
       "   'PCW_NOR_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_NOR_SRAM_CS0_T_CEOE': '1',\n",
       "   'PCW_NOR_SRAM_CS0_T_PC': '1',\n",
       "   'PCW_NOR_SRAM_CS0_T_RC': '11',\n",
       "   'PCW_NOR_SRAM_CS0_T_TR': '1',\n",
       "   'PCW_NOR_SRAM_CS0_T_WC': '11',\n",
       "   'PCW_NOR_SRAM_CS0_T_WP': '1',\n",
       "   'PCW_NOR_SRAM_CS0_WE_TIME': '0',\n",
       "   'PCW_NOR_SRAM_CS1_T_CEOE': '1',\n",
       "   'PCW_NOR_SRAM_CS1_T_PC': '1',\n",
       "   'PCW_NOR_SRAM_CS1_T_RC': '11',\n",
       "   'PCW_NOR_SRAM_CS1_T_TR': '1',\n",
       "   'PCW_NOR_SRAM_CS1_T_WC': '11',\n",
       "   'PCW_NOR_SRAM_CS1_T_WP': '1',\n",
       "   'PCW_NOR_SRAM_CS1_WE_TIME': '0',\n",
       "   'PCW_NUM_F2P_INTR_INPUTS': '1',\n",
       "   'PCW_OVERRIDE_BASIC_CLOCK': '0',\n",
       "   'PCW_P2F_CAN0_INTR': '0',\n",
       "   'PCW_P2F_CAN1_INTR': '0',\n",
       "   'PCW_P2F_CTI_INTR': '0',\n",
       "   'PCW_P2F_DMAC0_INTR': '0',\n",
       "   'PCW_P2F_DMAC1_INTR': '0',\n",
       "   'PCW_P2F_DMAC2_INTR': '0',\n",
       "   'PCW_P2F_DMAC3_INTR': '0',\n",
       "   'PCW_P2F_DMAC4_INTR': '0',\n",
       "   'PCW_P2F_DMAC5_INTR': '0',\n",
       "   'PCW_P2F_DMAC6_INTR': '0',\n",
       "   'PCW_P2F_DMAC7_INTR': '0',\n",
       "   'PCW_P2F_DMAC_ABORT_INTR': '0',\n",
       "   'PCW_P2F_ENET0_INTR': '0',\n",
       "   'PCW_P2F_ENET1_INTR': '0',\n",
       "   'PCW_P2F_GPIO_INTR': '0',\n",
       "   'PCW_P2F_I2C0_INTR': '0',\n",
       "   'PCW_P2F_I2C1_INTR': '0',\n",
       "   'PCW_P2F_QSPI_INTR': '0',\n",
       "   'PCW_P2F_SDIO0_INTR': '0',\n",
       "   'PCW_P2F_SDIO1_INTR': '0',\n",
       "   'PCW_P2F_SMC_INTR': '0',\n",
       "   'PCW_P2F_SPI0_INTR': '0',\n",
       "   'PCW_P2F_SPI1_INTR': '0',\n",
       "   'PCW_P2F_UART0_INTR': '0',\n",
       "   'PCW_P2F_UART1_INTR': '0',\n",
       "   'PCW_P2F_USB0_INTR': '0',\n",
       "   'PCW_P2F_USB1_INTR': '0',\n",
       "   'PCW_PACKAGE_DDR_BOARD_DELAY0': '0.089',\n",
       "   'PCW_PACKAGE_DDR_BOARD_DELAY1': '0.075',\n",
       "   'PCW_PACKAGE_DDR_BOARD_DELAY2': '0.085',\n",
       "   'PCW_PACKAGE_DDR_BOARD_DELAY3': '0.092',\n",
       "   'PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_0': '-0.025',\n",
       "   'PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_1': '0.014',\n",
       "   'PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_2': '-0.009',\n",
       "   'PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_3': '-0.033',\n",
       "   'PCW_PACKAGE_NAME': 'clg400',\n",
       "   'PCW_PCAP_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_PCAP_PERIPHERAL_DIVISOR0': '8',\n",
       "   'PCW_PCAP_PERIPHERAL_FREQMHZ': '200',\n",
       "   'PCW_PERIPHERAL_BOARD_PRESET': 'None',\n",
       "   'PCW_PJTAG_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_PJTAG_PJTAG_IO': '<Select>',\n",
       "   'PCW_PLL_BYPASSMODE_ENABLE': '0',\n",
       "   'PCW_PRESET_BANK0_VOLTAGE': 'LVCMOS 3.3V',\n",
       "   'PCW_PRESET_BANK1_VOLTAGE': 'LVCMOS 3.3V',\n",
       "   'PCW_PS7_SI_REV': 'PRODUCTION',\n",
       "   'PCW_QSPI_GRP_FBCLK_ENABLE': '0',\n",
       "   'PCW_QSPI_GRP_FBCLK_IO': '<Select>',\n",
       "   'PCW_QSPI_GRP_IO1_ENABLE': '0',\n",
       "   'PCW_QSPI_GRP_IO1_IO': '<Select>',\n",
       "   'PCW_QSPI_GRP_SINGLE_SS_ENABLE': '0',\n",
       "   'PCW_QSPI_GRP_SINGLE_SS_IO': '<Select>',\n",
       "   'PCW_QSPI_GRP_SS1_ENABLE': '0',\n",
       "   'PCW_QSPI_GRP_SS1_IO': '<Select>',\n",
       "   'PCW_QSPI_INTERNAL_HIGHADDRESS': '0xFCFFFFFF',\n",
       "   'PCW_QSPI_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_QSPI_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_QSPI_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_QSPI_PERIPHERAL_FREQMHZ': '200',\n",
       "   'PCW_QSPI_QSPI_IO': '<Select>',\n",
       "   'PCW_SD0_GRP_CD_ENABLE': '0',\n",
       "   'PCW_SD0_GRP_CD_IO': '<Select>',\n",
       "   'PCW_SD0_GRP_POW_ENABLE': '0',\n",
       "   'PCW_SD0_GRP_POW_IO': '<Select>',\n",
       "   'PCW_SD0_GRP_WP_ENABLE': '0',\n",
       "   'PCW_SD0_GRP_WP_IO': '<Select>',\n",
       "   'PCW_SD0_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_SD0_SD0_IO': '<Select>',\n",
       "   'PCW_SD1_GRP_CD_ENABLE': '0',\n",
       "   'PCW_SD1_GRP_CD_IO': '<Select>',\n",
       "   'PCW_SD1_GRP_POW_ENABLE': '0',\n",
       "   'PCW_SD1_GRP_POW_IO': '<Select>',\n",
       "   'PCW_SD1_GRP_WP_ENABLE': '0',\n",
       "   'PCW_SD1_GRP_WP_IO': '<Select>',\n",
       "   'PCW_SD1_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_SD1_SD1_IO': '<Select>',\n",
       "   'PCW_SDIO0_BASEADDR': '0xE0100000',\n",
       "   'PCW_SDIO0_HIGHADDR': '0xE0100FFF',\n",
       "   'PCW_SDIO1_BASEADDR': '0xE0101000',\n",
       "   'PCW_SDIO1_HIGHADDR': '0xE0101FFF',\n",
       "   'PCW_SDIO_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_SDIO_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_SDIO_PERIPHERAL_FREQMHZ': '100',\n",
       "   'PCW_SDIO_PERIPHERAL_VALID': '0',\n",
       "   'PCW_SINGLE_QSPI_DATA_MODE': '<Select>',\n",
       "   'PCW_SMC_CYCLE_T0': 'NA',\n",
       "   'PCW_SMC_CYCLE_T1': 'NA',\n",
       "   'PCW_SMC_CYCLE_T2': 'NA',\n",
       "   'PCW_SMC_CYCLE_T3': 'NA',\n",
       "   'PCW_SMC_CYCLE_T4': 'NA',\n",
       "   'PCW_SMC_CYCLE_T5': 'NA',\n",
       "   'PCW_SMC_CYCLE_T6': 'NA',\n",
       "   'PCW_SMC_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_SMC_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_SMC_PERIPHERAL_FREQMHZ': '100',\n",
       "   'PCW_SMC_PERIPHERAL_VALID': '0',\n",
       "   'PCW_SPI0_BASEADDR': '0xE0006000',\n",
       "   'PCW_SPI0_GRP_SS0_ENABLE': '0',\n",
       "   'PCW_SPI0_GRP_SS0_IO': '<Select>',\n",
       "   'PCW_SPI0_GRP_SS1_ENABLE': '0',\n",
       "   'PCW_SPI0_GRP_SS1_IO': '<Select>',\n",
       "   'PCW_SPI0_GRP_SS2_ENABLE': '0',\n",
       "   'PCW_SPI0_GRP_SS2_IO': '<Select>',\n",
       "   'PCW_SPI0_HIGHADDR': '0xE0006FFF',\n",
       "   'PCW_SPI0_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_SPI0_SPI0_IO': '<Select>',\n",
       "   'PCW_SPI1_BASEADDR': '0xE0007000',\n",
       "   'PCW_SPI1_GRP_SS0_ENABLE': '0',\n",
       "   'PCW_SPI1_GRP_SS0_IO': '<Select>',\n",
       "   'PCW_SPI1_GRP_SS1_ENABLE': '0',\n",
       "   'PCW_SPI1_GRP_SS1_IO': '<Select>',\n",
       "   'PCW_SPI1_GRP_SS2_ENABLE': '0',\n",
       "   'PCW_SPI1_GRP_SS2_IO': '<Select>',\n",
       "   'PCW_SPI1_HIGHADDR': '0xE0007FFF',\n",
       "   'PCW_SPI1_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_SPI1_SPI1_IO': '<Select>',\n",
       "   'PCW_SPI_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_SPI_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_SPI_PERIPHERAL_FREQMHZ': '166.666666',\n",
       "   'PCW_SPI_PERIPHERAL_VALID': '0',\n",
       "   'PCW_S_AXI_ACP_ARUSER_VAL': '31',\n",
       "   'PCW_S_AXI_ACP_AWUSER_VAL': '31',\n",
       "   'PCW_S_AXI_ACP_FREQMHZ': '10',\n",
       "   'PCW_S_AXI_ACP_ID_WIDTH': '3',\n",
       "   'PCW_S_AXI_GP0_FREQMHZ': '10',\n",
       "   'PCW_S_AXI_GP0_ID_WIDTH': '6',\n",
       "   'PCW_S_AXI_GP1_FREQMHZ': '10',\n",
       "   'PCW_S_AXI_GP1_ID_WIDTH': '6',\n",
       "   'PCW_S_AXI_HP0_DATA_WIDTH': '64',\n",
       "   'PCW_S_AXI_HP0_FREQMHZ': '100',\n",
       "   'PCW_S_AXI_HP0_ID_WIDTH': '6',\n",
       "   'PCW_S_AXI_HP1_DATA_WIDTH': '64',\n",
       "   'PCW_S_AXI_HP1_FREQMHZ': '10',\n",
       "   'PCW_S_AXI_HP1_ID_WIDTH': '6',\n",
       "   'PCW_S_AXI_HP2_DATA_WIDTH': '64',\n",
       "   'PCW_S_AXI_HP2_FREQMHZ': '10',\n",
       "   'PCW_S_AXI_HP2_ID_WIDTH': '6',\n",
       "   'PCW_S_AXI_HP3_DATA_WIDTH': '64',\n",
       "   'PCW_S_AXI_HP3_FREQMHZ': '10',\n",
       "   'PCW_S_AXI_HP3_ID_WIDTH': '6',\n",
       "   'PCW_TPIU_PERIPHERAL_CLKSRC': 'External',\n",
       "   'PCW_TPIU_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_TPIU_PERIPHERAL_FREQMHZ': '200',\n",
       "   'PCW_TRACE_BUFFER_CLOCK_DELAY': '12',\n",
       "   'PCW_TRACE_BUFFER_FIFO_SIZE': '128',\n",
       "   'PCW_TRACE_GRP_16BIT_ENABLE': '0',\n",
       "   'PCW_TRACE_GRP_16BIT_IO': '<Select>',\n",
       "   'PCW_TRACE_GRP_2BIT_ENABLE': '0',\n",
       "   'PCW_TRACE_GRP_2BIT_IO': '<Select>',\n",
       "   'PCW_TRACE_GRP_32BIT_ENABLE': '0',\n",
       "   'PCW_TRACE_GRP_32BIT_IO': '<Select>',\n",
       "   'PCW_TRACE_GRP_4BIT_ENABLE': '0',\n",
       "   'PCW_TRACE_GRP_4BIT_IO': '<Select>',\n",
       "   'PCW_TRACE_GRP_8BIT_ENABLE': '0',\n",
       "   'PCW_TRACE_GRP_8BIT_IO': '<Select>',\n",
       "   'PCW_TRACE_INTERNAL_WIDTH': '2',\n",
       "   'PCW_TRACE_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_TRACE_PIPELINE_WIDTH': '8',\n",
       "   'PCW_TRACE_TRACE_IO': '<Select>',\n",
       "   'PCW_TTC0_BASEADDR': '0xE0104000',\n",
       "   'PCW_TTC0_CLK0_PERIPHERAL_CLKSRC': 'CPU_1X',\n",
       "   'PCW_TTC0_CLK0_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_TTC0_CLK0_PERIPHERAL_FREQMHZ': '133.333333',\n",
       "   'PCW_TTC0_CLK1_PERIPHERAL_CLKSRC': 'CPU_1X',\n",
       "   'PCW_TTC0_CLK1_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_TTC0_CLK1_PERIPHERAL_FREQMHZ': '133.333333',\n",
       "   'PCW_TTC0_CLK2_PERIPHERAL_CLKSRC': 'CPU_1X',\n",
       "   'PCW_TTC0_CLK2_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_TTC0_CLK2_PERIPHERAL_FREQMHZ': '133.333333',\n",
       "   'PCW_TTC0_HIGHADDR': '0xE0104fff',\n",
       "   'PCW_TTC0_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_TTC0_TTC0_IO': '<Select>',\n",
       "   'PCW_TTC1_BASEADDR': '0xE0105000',\n",
       "   'PCW_TTC1_CLK0_PERIPHERAL_CLKSRC': 'CPU_1X',\n",
       "   'PCW_TTC1_CLK0_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_TTC1_CLK0_PERIPHERAL_FREQMHZ': '133.333333',\n",
       "   'PCW_TTC1_CLK1_PERIPHERAL_CLKSRC': 'CPU_1X',\n",
       "   'PCW_TTC1_CLK1_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_TTC1_CLK1_PERIPHERAL_FREQMHZ': '133.333333',\n",
       "   'PCW_TTC1_CLK2_PERIPHERAL_CLKSRC': 'CPU_1X',\n",
       "   'PCW_TTC1_CLK2_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_TTC1_CLK2_PERIPHERAL_FREQMHZ': '133.333333',\n",
       "   'PCW_TTC1_HIGHADDR': '0xE0105fff',\n",
       "   'PCW_TTC1_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_TTC1_TTC1_IO': '<Select>',\n",
       "   'PCW_TTC_PERIPHERAL_FREQMHZ': '50',\n",
       "   'PCW_UART0_BASEADDR': '0xE0000000',\n",
       "   'PCW_UART0_BAUD_RATE': '115200',\n",
       "   'PCW_UART0_GRP_FULL_ENABLE': '0',\n",
       "   'PCW_UART0_GRP_FULL_IO': '<Select>',\n",
       "   'PCW_UART0_HIGHADDR': '0xE0000FFF',\n",
       "   'PCW_UART0_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_UART0_UART0_IO': '<Select>',\n",
       "   'PCW_UART1_BASEADDR': '0xE0001000',\n",
       "   'PCW_UART1_BAUD_RATE': '115200',\n",
       "   'PCW_UART1_GRP_FULL_ENABLE': '0',\n",
       "   'PCW_UART1_GRP_FULL_IO': '<Select>',\n",
       "   'PCW_UART1_HIGHADDR': '0xE0001FFF',\n",
       "   'PCW_UART1_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_UART1_UART1_IO': '<Select>',\n",
       "   'PCW_UART_PERIPHERAL_CLKSRC': 'IO PLL',\n",
       "   'PCW_UART_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_UART_PERIPHERAL_FREQMHZ': '100',\n",
       "   'PCW_UART_PERIPHERAL_VALID': '0',\n",
       "   'PCW_UIPARAM_ACT_DDR_FREQ_MHZ': '533.333374',\n",
       "   'PCW_UIPARAM_DDR_ADV_ENABLE': '0',\n",
       "   'PCW_UIPARAM_DDR_AL': '0',\n",
       "   'PCW_UIPARAM_DDR_BANK_ADDR_COUNT': '3',\n",
       "   'PCW_UIPARAM_DDR_BL': '8',\n",
       "   'PCW_UIPARAM_DDR_BOARD_DELAY0': '0.25',\n",
       "   'PCW_UIPARAM_DDR_BOARD_DELAY1': '0.25',\n",
       "   'PCW_UIPARAM_DDR_BOARD_DELAY2': '0.25',\n",
       "   'PCW_UIPARAM_DDR_BOARD_DELAY3': '0.25',\n",
       "   'PCW_UIPARAM_DDR_BUS_WIDTH': '32 Bit',\n",
       "   'PCW_UIPARAM_DDR_CL': '7',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM': '0',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_0_PACKAGE_LENGTH': '80.4535',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_0_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM': '0',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_1_PACKAGE_LENGTH': '80.4535',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_1_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM': '0',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_2_PACKAGE_LENGTH': '80.4535',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_2_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM': '0',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_3_PACKAGE_LENGTH': '80.4535',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_3_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_CLOCK_STOP_EN': '0',\n",
       "   'PCW_UIPARAM_DDR_COL_ADDR_COUNT': '10',\n",
       "   'PCW_UIPARAM_DDR_CWL': '6',\n",
       "   'PCW_UIPARAM_DDR_DEVICE_CAPACITY': '1024 MBits',\n",
       "   'PCW_UIPARAM_DDR_DQS_0_LENGTH_MM': '0',\n",
       "   'PCW_UIPARAM_DDR_DQS_0_PACKAGE_LENGTH': '105.056',\n",
       "   'PCW_UIPARAM_DDR_DQS_0_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_DQS_1_LENGTH_MM': '0',\n",
       "   'PCW_UIPARAM_DDR_DQS_1_PACKAGE_LENGTH': '66.904',\n",
       "   'PCW_UIPARAM_DDR_DQS_1_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_DQS_2_LENGTH_MM': '0',\n",
       "   'PCW_UIPARAM_DDR_DQS_2_PACKAGE_LENGTH': '89.1715',\n",
       "   'PCW_UIPARAM_DDR_DQS_2_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_DQS_3_LENGTH_MM': '0',\n",
       "   'PCW_UIPARAM_DDR_DQS_3_PACKAGE_LENGTH': '113.63',\n",
       "   'PCW_UIPARAM_DDR_DQS_3_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0': '0.0',\n",
       "   'PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1': '0.0',\n",
       "   'PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2': '0.0',\n",
       "   'PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3': '0.0',\n",
       "   'PCW_UIPARAM_DDR_DQ_0_LENGTH_MM': '0',\n",
       "   'PCW_UIPARAM_DDR_DQ_0_PACKAGE_LENGTH': '98.503',\n",
       "   'PCW_UIPARAM_DDR_DQ_0_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_DQ_1_LENGTH_MM': '0',\n",
       "   'PCW_UIPARAM_DDR_DQ_1_PACKAGE_LENGTH': '68.5855',\n",
       "   'PCW_UIPARAM_DDR_DQ_1_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_DQ_2_LENGTH_MM': '0',\n",
       "   'PCW_UIPARAM_DDR_DQ_2_PACKAGE_LENGTH': '90.295',\n",
       "   'PCW_UIPARAM_DDR_DQ_2_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_DQ_3_LENGTH_MM': '0',\n",
       "   'PCW_UIPARAM_DDR_DQ_3_PACKAGE_LENGTH': '103.977',\n",
       "   'PCW_UIPARAM_DDR_DQ_3_PROPOGATION_DELAY': '160',\n",
       "   'PCW_UIPARAM_DDR_DRAM_WIDTH': '8 Bits',\n",
       "   'PCW_UIPARAM_DDR_ECC': 'Disabled',\n",
       "   'PCW_UIPARAM_DDR_ENABLE': '1',\n",
       "   'PCW_UIPARAM_DDR_FREQ_MHZ': '533.333333',\n",
       "   'PCW_UIPARAM_DDR_HIGH_TEMP': 'Normal (0-85)',\n",
       "   'PCW_UIPARAM_DDR_MEMORY_TYPE': 'DDR 3',\n",
       "   'PCW_UIPARAM_DDR_PARTNO': 'MT41J128M8 JP-125',\n",
       "   'PCW_UIPARAM_DDR_ROW_ADDR_COUNT': '14',\n",
       "   'PCW_UIPARAM_DDR_SPEED_BIN': 'DDR3_1066F',\n",
       "   'PCW_UIPARAM_DDR_TRAIN_DATA_EYE': '1',\n",
       "   'PCW_UIPARAM_DDR_TRAIN_READ_GATE': '1',\n",
       "   'PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL': '1',\n",
       "   'PCW_UIPARAM_DDR_T_FAW': '30.0',\n",
       "   'PCW_UIPARAM_DDR_T_RAS_MIN': '35.0',\n",
       "   'PCW_UIPARAM_DDR_T_RC': '48.75',\n",
       "   'PCW_UIPARAM_DDR_T_RCD': '7',\n",
       "   'PCW_UIPARAM_DDR_T_RP': '7',\n",
       "   'PCW_UIPARAM_DDR_USE_INTERNAL_VREF': '0',\n",
       "   'PCW_UIPARAM_GENERATE_SUMMARY': 'NA',\n",
       "   'PCW_USB0_BASEADDR': '0xE0102000',\n",
       "   'PCW_USB0_HIGHADDR': '0xE0102fff',\n",
       "   'PCW_USB0_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_USB0_PERIPHERAL_FREQMHZ': '60',\n",
       "   'PCW_USB0_RESET_ENABLE': '0',\n",
       "   'PCW_USB0_RESET_IO': '<Select>',\n",
       "   'PCW_USB0_USB0_IO': '<Select>',\n",
       "   'PCW_USB1_BASEADDR': '0xE0103000',\n",
       "   'PCW_USB1_HIGHADDR': '0xE0103fff',\n",
       "   'PCW_USB1_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_USB1_PERIPHERAL_FREQMHZ': '60',\n",
       "   'PCW_USB1_RESET_ENABLE': '0',\n",
       "   'PCW_USB1_RESET_IO': '<Select>',\n",
       "   'PCW_USB1_USB1_IO': '<Select>',\n",
       "   'PCW_USB_RESET_ENABLE': '0',\n",
       "   'PCW_USB_RESET_POLARITY': 'Active Low',\n",
       "   'PCW_USB_RESET_SELECT': '<Select>',\n",
       "   'PCW_USE_AXI_FABRIC_IDLE': '0',\n",
       "   'PCW_USE_AXI_NONSECURE': '0',\n",
       "   'PCW_USE_CORESIGHT': '0',\n",
       "   'PCW_USE_CROSS_TRIGGER': '0',\n",
       "   'PCW_USE_CR_FABRIC': '1',\n",
       "   'PCW_USE_DDR_BYPASS': '0',\n",
       "   'PCW_USE_DEBUG': '0',\n",
       "   'PCW_USE_DEFAULT_ACP_USER_VAL': '0',\n",
       "   'PCW_USE_DMA0': '0',\n",
       "   'PCW_USE_DMA1': '0',\n",
       "   'PCW_USE_DMA2': '0',\n",
       "   'PCW_USE_DMA3': '0',\n",
       "   'PCW_USE_EXPANDED_IOP': '0',\n",
       "   'PCW_USE_EXPANDED_PS_SLCR_REGISTERS': '0',\n",
       "   'PCW_USE_FABRIC_INTERRUPT': '1',\n",
       "   'PCW_USE_HIGH_OCM': '0',\n",
       "   'PCW_USE_M_AXI_GP0': '1',\n",
       "   'PCW_USE_M_AXI_GP1': '0',\n",
       "   'PCW_USE_PROC_EVENT_BUS': '0',\n",
       "   'PCW_USE_PS_SLCR_REGISTERS': '0',\n",
       "   'PCW_USE_S_AXI_ACP': '0',\n",
       "   'PCW_USE_S_AXI_GP0': '0',\n",
       "   'PCW_USE_S_AXI_GP1': '0',\n",
       "   'PCW_USE_S_AXI_HP0': '1',\n",
       "   'PCW_USE_S_AXI_HP1': '0',\n",
       "   'PCW_USE_S_AXI_HP2': '0',\n",
       "   'PCW_USE_S_AXI_HP3': '0',\n",
       "   'PCW_USE_TRACE': '0',\n",
       "   'PCW_USE_TRACE_DATA_EDGE_DETECTOR': '0',\n",
       "   'PCW_VALUE_SILVERSION': '3',\n",
       "   'PCW_WDT_PERIPHERAL_CLKSRC': 'CPU_1X',\n",
       "   'PCW_WDT_PERIPHERAL_DIVISOR0': '1',\n",
       "   'PCW_WDT_PERIPHERAL_ENABLE': '0',\n",
       "   'PCW_WDT_PERIPHERAL_FREQMHZ': '133.333333',\n",
       "   'PCW_WDT_WDT_IO': '<Select>',\n",
       "   'USE_TRACE_DATA_EDGE_DETECTOR': '0',\n",
       "   'preset': 'None'},\n",
       "  'type': 'xilinx.com:ip:processing_system7:5.5'}}"
      ]
     },
     "execution_count": 3,
     "metadata": {
      "application/json": {
       "expanded": false,
       "root": "ip_dict"
      }
     },
     "output_type": "execute_result"
    }
   ],
   "source": [
    "ol.ip_dict"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [],
   "source": [
    "power_addr = ol.ip_dict[\"powermanager_0\"][\"phys_addr\"]"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [],
   "source": [
    "power_addr_range = ol.ip_dict[\"powermanager_0\"][\"addr_range\"]"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {},
   "outputs": [],
   "source": [
    "power = MMIO(power_addr, power_addr_range)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "<pynq.pl_server.device.XlnkDevice at 0xb3aa0870>"
      ]
     },
     "execution_count": 7,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "power.device"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "metadata": {},
   "outputs": [],
   "source": [
    "# Registers Shield rev 2\n",
    "power_command       = 0x00\n",
    "power_status        = 0x04\n",
    "power_volt3v3       = 0x08\n",
    "power_current3v3    = 0x0C\n",
    "power_volt5v        = 0x10\n",
    "power_current5v     = 0x14\n",
    "power_voltvar       = 0x18\n",
    "power_currentvar    = 0x1C\n",
    "power_avgvolt3v3    = 0x20\n",
    "power_avgcurrent3v3 = 0x24\n",
    "power_avgvolt5v     = 0x28\n",
    "power_avgcurrent5v  = 0x2C\n",
    "power_avgvoltvar    = 0x30\n",
    "power_avgcurrentvar = 0x34\n",
    "power_maxvolt3v3    = 0x38\n",
    "power_maxcurrent3v3 = 0x3C\n",
    "power_maxvolt5v     = 0x40\n",
    "power_maxcurrent5v  = 0x44\n",
    "power_maxvoltvar    = 0x48\n",
    "power_maxcurrentvar = 0x4C\n",
    "power_volt_output   = 0x50\n",
    "power_sampelcount   = 0x54\n",
    "\n",
    "# Commands\n",
    "power_out_enable    = 0x01\n",
    "power_clear         = 0x02\n",
    "power_gain3v3cur    = 0x04\n",
    "power_gain5vcur     = 0x10\n",
    "power_gainvarcur    = 0x40\n",
    "power_trigenhw      = 0x100\n",
    "power_trigsw        = 0x200\n",
    "\n",
    "# Status\n",
    "power_out_good      = 0x000\n",
    "power_busy          = 0x002\n",
    "#power_gain3v3cur    = 0x04\n",
    "#power_gain5vcur     = 0x10\n",
    "#power_gainvarcur    = 0x40\n",
    "power_triggdhw      = 0x100\n",
    "power_triggdsw      = 0x200\n",
    "power_oflowsw       = 0x400\n",
    "\n",
    "\n",
    "# Measurement Parameters\n",
    "xadc_resolution = 65535  # 2^16 -1\n",
    "xadc_max = 5 # Volt\n",
    "xbp_shunt = 0.1 # Ohm, should be 0.1\n",
    "xbp_gain = 25 # at least 25\n",
    "\n",
    "def power_volt(register):\n",
    "    return (xadc_max/xadc_resolution * power.read(register))\n",
    "def power_current(register):\n",
    "    return ( xadc_max/xadc_resolution * power.read(register) / (xbp_shunt * xbp_gain))\n",
    "\n",
    "\n",
    "\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Clear registers"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 9,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "power.write(power_command, power_clear)\n",
    "power.write(power_command,0x00)\n",
    "power.read(power_status)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Read Actual Voltages and Currents"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 10,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "3.129777981231403"
      ]
     },
     "execution_count": 10,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "power_volt(power_volt3v3)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 11,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "4.864271000228885"
      ]
     },
     "execution_count": 11,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "power_volt(power_volt5v)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 38,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "0.018616006713969634"
      ]
     },
     "execution_count": 38,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "power_volt(power_voltvar)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 13,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "0.00784313725490196"
      ]
     },
     "execution_count": 13,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "power_current(power_current3v3)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 14,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "0.007812619211108568"
      ]
     },
     "execution_count": 14,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "power_current(power_current5v)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 15,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "0.004333562218661784"
      ]
     },
     "execution_count": 15,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "power_current(power_currentvar)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Enable Var Power"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 22,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "32"
      ]
     },
     "execution_count": 22,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "power.write(power_command, power_out_enable)\n",
    "power.write(power_volt_output, 0x20)\n",
    "power.read(power_volt_output)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 23,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "2.0442958518348977"
      ]
     },
     "execution_count": 23,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "power_volt(power_voltvar)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 24,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "0.000848401617456321"
      ]
     },
     "execution_count": 24,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "power_current(power_currentvar)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 25,
   "metadata": {},
   "outputs": [],
   "source": [
    "power.write(power_command, power_clear)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Average and Maximum Voltages\n",
    "click quickly"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 267,
   "metadata": {},
   "outputs": [],
   "source": [
    "power.write(power_command, power_clear)\n",
    "power.write(power_command, 0x00)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 268,
   "metadata": {},
   "outputs": [],
   "source": [
    "power.write(power_command, power_trigsw | power_out_enable)\n",
    "power.write(power_volt_output, 0x35)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 269,
   "metadata": {},
   "outputs": [],
   "source": [
    "power.write(power_command,0x00)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 270,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "3.1290913252460517"
      ]
     },
     "execution_count": 270,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "power_volt(power_avgvolt3v3)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 271,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "3.1417563134203097"
      ]
     },
     "execution_count": 271,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "power_volt(power_maxvolt3v3)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 272,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "4.868696116578927"
      ]
     },
     "execution_count": 272,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "power_volt(power_avgvolt5v)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 273,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "4.877775234607462"
      ]
     },
     "execution_count": 273,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "power_volt(power_maxvolt5v)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 274,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "0.8773937590600442"
      ]
     },
     "execution_count": 274,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "power_volt(power_avgvoltvar)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 275,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "0.8838788433661402"
      ]
     },
     "execution_count": 275,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "power_volt(power_maxvoltvar)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 276,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "512"
      ]
     },
     "execution_count": 276,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "power.read(power_status)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 277,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "58951"
      ]
     },
     "execution_count": 277,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "power.read(power_sampelcount)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 28,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "63737"
      ]
     },
     "execution_count": 28,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "power.read(power_volt5v)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 31,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "40924"
      ]
     },
     "execution_count": 31,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "power.read(power_volt3v3)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 34,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "11501"
      ]
     },
     "execution_count": 34,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "power.read(power_voltvar)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Calibration"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 16,
   "metadata": {
    "scrolled": true
   },
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Code, ADC Value, ADC Volts, Actual Volts\n",
      "0 , 45461 , 3.469520103761349 , 3.65\n",
      "1 , 44811 , 3.418097199969482 , 3.6\n",
      "2 , 44157 , 3.3685053788052186 , 3.55\n",
      "3 , 43511 , 3.318532082093538 , 3.5\n",
      "4 , 42828 , 3.268101014724956 , 3.45\n",
      "5 , 42185 , 3.217593652246891 , 3.4\n",
      "6 , 41507 , 3.170290684367132 , 3.35\n",
      "7 , 40860 , 3.1177996490424964 , 3.3\n",
      "8 , 40232 , 3.069428549629969 , 3.25\n",
      "9 , 39556 , 3.014419775692378 , 3.2\n",
      "10 , 38878 , 2.966887922484169 , 3.15\n",
      "11 , 38222 , 2.9173723964293887 , 3.1\n",
      "12 , 37584 , 2.8664835584039063 , 3.05\n",
      "13 , 36915 , 2.816891737239643 , 3.0\n",
      "14 , 36245 , 2.76752880140383 , 2.95\n",
      "15 , 35600 , 2.7179369802395668 , 2.9\n",
      "16 , 35050 , 2.6729991607537955 , 2.85\n",
      "17 , 34366 , 2.6247043564507515 , 2.8\n",
      "18 , 33710 , 2.574578469520104 , 2.75\n",
      "19 , 33057 , 2.5199511711299305 , 2.7\n",
      "20 , 32417 , 2.4697489890897995 , 2.65\n",
      "21 , 31746 , 2.420004577706569 , 2.6\n",
      "22 , 31088 , 2.3714808880750744 , 2.55\n",
      "23 , 30406 , 2.3205157549401085 , 2.5\n",
      "24 , 29782 , 2.2722972457465476 , 2.45\n",
      "25 , 29109 , 2.2191195544365607 , 2.4\n",
      "26 , 28462 , 2.1697566186007475 , 2.35\n",
      "27 , 27772 , 2.119325551232166 , 2.3\n",
      "28 , 27140 , 2.0724040588998247 , 2.25\n",
      "29 , 26508 , 2.0205233844510566 , 2.2\n",
      "30 , 25857 , 1.9703212024109256 , 2.15\n",
      "31 , 25150 , 1.9204242008087282 , 2.1\n",
      "32 , 24682 , 1.8834973678187228 , 2.05\n",
      "33 , 24055 , 1.8323033493553063 , 2.0\n",
      "34 , 23404 , 1.7856870374608989 , 1.95\n",
      "35 , 22731 , 1.7347219043259328 , 1.9\n",
      "36 , 22088 , 1.6864271000228885 , 1.85\n",
      "37 , 21452 , 1.6362249179827573 , 1.8\n",
      "38 , 20800 , 1.5862516212710764 , 1.75\n",
      "39 , 20144 , 1.5403219653620204 , 1.7\n",
      "40 , 19522 , 1.4908064393072404 , 1.65\n",
      "41 , 18863 , 1.4406042572671092 , 1.6\n",
      "42 , 18239 , 1.3900205996795605 , 1.55\n",
      "43 , 17573 , 1.3435568780041198 , 1.5\n",
      "44 , 16997 , 1.2969405661097124 , 1.45\n",
      "45 , 16355 , 1.2485694666971847 , 1.4\n",
      "46 , 15728 , 1.2007324330510414 , 1.35\n",
      "47 , 15113 , 1.1538109407186998 , 1.3\n",
      "48 , 14552 , 1.1091020065613795 , 1.25\n",
      "49 , 13950 , 1.0631723506523232 , 1.2\n",
      "50 , 13298 , 1.015030136568246 , 1.15\n",
      "51 , 12713 , 0.9707026779583429 , 1.1\n",
      "52 , 12126 , 0.9252307927061876 , 1.05\n",
      "53 , 11529 , 0.8796826123445487 , 1.0\n",
      "54 , 10919 , 0.8364232852674144 , 0.95\n",
      "55 , 10339 , 0.7903410391393911 , 0.9\n",
      "56 , 9762 , 0.7438010223544671 , 0.85\n",
      "57 , 9192 , 0.6997787441824979 , 0.8\n",
      "58 , 8608 , 0.6551461051346609 , 0.75\n",
      "59 , 8000 , 0.6121919584954605 , 0.7\n",
      "60 , 7437 , 0.5683222705424582 , 0.65\n",
      "61 , 6847 , 0.522697795071336 , 0.6\n",
      "62 , 6291 , 0.4807354848554208 , 0.55\n",
      "63 , 5716 , 0.43602655069810026 , 0.5\n",
      "Off , 262 , 0.020141908903639278 , 0\n"
     ]
    }
   ],
   "source": [
    "# J18, J19, and J24 must be closed\n",
    "# Nothing should be connected to the Target connector or J25\n",
    "import time\n",
    "power.write(power_volt_output, 0x00)\n",
    "power.write(power_command, power_out_enable)\n",
    "print(\"Code, ADC Value, ADC Volts, Actual Volts\")\n",
    "for i in range(2**6):\n",
    "    power.write(power_volt_output, i)\n",
    "    time.sleep(1)\n",
    "    t = 0\n",
    "    while (power.read(power_status) & 0x01) != 0x01 and t <=10:\n",
    "        t=t+1\n",
    "        time.sleep(0.1)\n",
    "    time.sleep(1)\n",
    "    print(i, \",\", power.read(power_voltvar), \",\", power_volt(power_voltvar), \",\" , (365-i*5)/100 )    \n",
    "power.write(power_command, 0x0)\n",
    "time.sleep(1)\n",
    "print(\"Off\", \",\", power.read(power_voltvar), \",\", power_volt(power_voltvar), \",\" , 0)\n",
    "\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 10,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[4.866712443732356, 3.4700541695277334, 3.4168001831082626, 3.3701075761043717, 3.3174639505607693, 3.267948424505989, 3.218356603341726, 3.1662470435645074, 3.1142137788967728, 3.0668345159075305, 3.017395284962234, 2.9679560540169376, 2.9135576409552146, 2.8686961165789273, 2.8159761959258414, 2.7662317845426108, 2.715266651407645, 2.674830243381399, 2.6231021591515984, 2.5718318455786986, 2.5204089417868314, 2.4708934157320517, 2.422751201647974, 2.371099412527657, 2.3192187380788893, 2.269550621805142, 2.22041657129778, 2.172503242542153, 2.118028534370947, 2.0703440909437707, 2.0209811551079575, 1.9716182192721448, 1.9208056763561456, 1.8874647135118638, 1.8326848249027237, 1.7839322499427788, 1.7370870527199207, 1.6848249027237354, 1.634775310902571, 1.5860990310521095, 1.5350576028076601, 1.488517586022736, 1.4400701915007248, 1.3914702067597466, 1.3415732051575493, 1.2973220416571298, 1.2481879911497673, 1.19829098954757, 1.150988021667811, 1.1092545967803464, 1.0646982528419928, 1.0161745632104981, 0.972152285038529, 0.9243152513923858, 0.8808270389868009, 0.8342870222018769, 0.7911802853437094, 0.7438010223544671, 0.6997024490730144, 0.6555275806820783, 0.61020828564889, 0.5675593194476234, 0.5239948119325551, 0.48050659952697033, 0.437094682230869, 0.021057450217441064]\n",
      "[5, 3.65, 3.6, 3.55, 3.5, 3.45, 3.4, 3.35, 3.3, 3.25, 3.2, 3.15, 3.1, 3.05, 3.0, 2.95, 2.9, 2.85, 2.8, 2.75, 2.7, 2.65, 2.6, 2.55, 2.5, 2.45, 2.4, 2.35, 2.3, 2.25, 2.2, 2.15, 2.1, 2.05, 2.0, 1.95, 1.9, 1.85, 1.8, 1.75, 1.7, 1.65, 1.6, 1.55, 1.5, 1.45, 1.4, 1.35, 1.3, 1.25, 1.2, 1.15, 1.1, 1.05, 1.0, 0.95, 0.9, 0.85, 0.8, 0.75, 0.7, 0.65, 0.6, 0.55, 0.5, 0]\n"
     ]
    }
   ],
   "source": [
    "import time\n",
    "power.write(power_volt_output, 0x00)\n",
    "power.write(power_command, power_out_enable)\n",
    "adc_volts = []\n",
    "theory_volts = []\n",
    "adc_volts.clear()\n",
    "theory_volts.clear()\n",
    "adc_volts.append(power_volt(power_volt5v))\n",
    "theory_volts.append(5)\n",
    "for i in range((2**6)):\n",
    "    power.write(power_volt_output, i)\n",
    "    time.sleep(1)\n",
    "    t = 0\n",
    "    adc_volts.append(power_volt(power_voltvar))\n",
    "    theory_volts.append((365-i*5)/100)\n",
    "    while (power.read(power_status) & 0x01) != 0x01 and t <=10:\n",
    "        t=t+1\n",
    "        time.sleep(0.1)\n",
    "\n",
    "power.write(power_command, 0x0)\n",
    "time.sleep(1)\n",
    "adc_volts.append(power_volt(power_voltvar))\n",
    "theory_volts.append(0)\n",
    "print(adc_volts)\n",
    "print(theory_volts)\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 12,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "[<matplotlib.lines.Line2D at 0xabce3170>]"
      ]
     },
     "execution_count": 12,
     "metadata": {},
     "output_type": "execute_result"
    },
    {
     "data": {
      "image/png": "iVBORw0KGgoAAAANSUhEUgAAAnkAAAOjCAYAAADH2xJcAAAABHNCSVQICAgIfAhkiAAAAAlwSFlzAAALEgAACxIB0t1+/AAAADl0RVh0U29mdHdhcmUAbWF0cGxvdGxpYiB2ZXJzaW9uIDIuMS4xLCBodHRwOi8vbWF0cGxvdGxpYi5vcmcvAOZPmwAAIABJREFUeJzs3Xl8XGd59//PpX2XJY0kr7JsSbZjZ8eOY8uxnT2BAG2hENZQ4DFQaMtSoHRhe4DSlpaU0v7atEBYSlJalgdoIAsk8Z7ETuw43rR4iXdpJMvWYm0z1++Pc6TITmzZjuQZj7/v12temrPNuWYmlr65z33fx9wdEREREUktaYkuQERERETGnkKeiIiISApSyBMRERFJQQp5IiIiIilIIU9EREQkBSnkiYiIiKQghTwRETlvZvbnZvYfia5DRF5OIU9EzomZ7TGzfjOLnLL+OTNzM6tOTGXJzczuN7MvJeC8S8xsrZkdM7N2M1tjZgvO8lg3s9oRy8vNbP/Ifdz9K+7+/rGuW0RePYU8ETkfu4G3DS2Y2RVAXuLKeTkLXNK/48ysCPgl8E9AKTAF+ALQl8i6ROTCuKR/AYrIefs+8O4Ry/cA3xu5g5llm9nXzOxFMztiZv9qZrnhthIz+6WZtZrZ0fD51BHHvsfMdplZp5ntNrN3hOs/b2Y/GLFfddjalBEuP2FmXzazNUAPMNPMis3sW2Z2yMwOmNmXzCx9xHnWmNnXzawjPOficP0+M2sxs3vO8j0tN7P9ZvaJ8LhDZvYH4bYVwDuAT5lZl5n94tQP1Mz+PzP72inr/p+ZfTx8/umw/k4z22lmN5/F9zQLwN0fcPeYu59w90fc/fkR53ivmW0Pv4eHzWx6uH5luMvmsOZ7gF8Bk8PlLjObPPI7GfF93BN+RlEz+4sR58o1s++G59puZp86tWVQRMaOQp6InI/1QJGZXRYGpruBH5yyz1cJQsbVQC1BK9Jnw21pwHeA6UAVcAL4JoCZ5QPfAO5090JgMbDpHGp7F7ACKAT2AvcDg2EN1wC3ASMvLy4EngfKgB8CDwILwv3fCXzTzArO4j0BTASKw/XvA/7ZzErc/T7gP4G/dfcCd3/9K9T9APBWM7PwcygJa33QzGYDHwEWhJ/J7cCes/gsGoBYGKzuDF9zmJm9Efhz4PeAcmBVWAfuvjTc7aqw5u8CdwIHw+UCdz94mvMuAWYDNwOfNbPLwvWfA6qBmcCtBJ+viIwThTwROV9DrXm3AtuBA0MbwqCyAviYu7e7eyfwFYIwiLu3ufuP3b0n3PZlYNmI144Dl5tZrrsfcvet51DX/e6+1d0HCS5Rvhb4qLt3u3sL8PWhOkK73f077h4D/guYBnzR3fvc/RGgH6gd7T2FBsJjB9z9IaCLIOycjVWAAzeEy28G1oVBKgZkA3PNLNPd97h782gv6O7HCQKXA/8OtJrZz82sMtzlg8Bfu/v28PP6CnD1UGveq/CFsNVwM7AZuCpc/xbgK+5+1N33E4R5ERknCnkicr6+D7wdeA+nXKolaBXKAzaGl0E7gF+H6zGzPDP7NzPba2bHgZXABDNLd/du4K0EAeSQmf2vmc05h7r2jXg+HcgMX2eojn8DKkbsc2TE8xMA7n7quoLR3lOoLQxLQ3rCY0fl7k7QijjU1/HtBK1/uHsT8FHg80CLmT1oZpPP8nW3u/t73H0qcDkwGbg33Dwd+McR76cdMIKWyFfj8IjnIz+DyZz8/Yx8LiJjTCFPRM6Lu+8lGIDxWuAnp2yOEoSjee4+IXwUu/vQH/tPELRwLXT3ImDo0qCFr/2wu98KTAJ2ELRCAXRz8gCPia9U2ojn+wgGGURG1FHk7vPO4y2P9p5G46PvwgPAm8OWtIXAj4cPdv+huy8hCGYO/M25lQ/uvoPg8vXl4ap9wAdGvJ8J7p7r7mtfxXs4k0PA1BHL017l64nIGSjkicir8T7gprD1bZi7xwmC2dfNrALAzKaY2e3hLoUEganDzEoJ+moR7ldpZm8M++b1EVzyjIebNwFLzazKzIqBz5ypOHc/BDwC/L2ZFZlZmpnVmNmyMx13mtca7T2N5ghBX7QzneM5gjD5H8DD7t4Rnme2md1kZtlAL8FnFz/9KwXMbE44EGRquDyNoKVwfbjLvwKfMbN54fZiM/v9M9R8BCgLP/vz8aPwfCVmNoWgn6GIjBOFPBE5b+7e7O4bTrP500ATsD68JPsYL/VPuxfIJQg06wkuew5JAz4OHCS4fLgM+FB4vkcJ+s09D2wkmB5kNO8GsoBtwFHgfwhaCM/Hmd7TaL5F0Keuw8x+dob9fgjcEv4ckk0w6CNKcCm0gjDgmtk7zOx0fRY7CVoEnzKzboLP+gWCllTc/acELYIPhu/nBYLBFUM+D3w3rPktYUvgA8CucN1ZXTIe4YvAfoIW4McIvgtN5yIyTizoBiIiInJhmdmHgLvd/ZxbVkVkdGrJExGRC8LMJplZfXjZfDZBi+JPE12XSKrKSHQBIiJyycgiGN08A+ggGE38LwmtSCSF6XKtiIiISArS5VoRERGRFKSQJyIiIpKC1CcPiEQiXl1dnegyREREREa1cePGqLuXj7afQh5QXV3Nhg2nm+pLREREJHmY2d6z2U+Xa0VERERSUEq25JnZHoKZ3mPAoLvPT2xFIiIiIhdWSoa80I3uHk10ESIiIiKJoMu1IiIiIikoVUOeA4+Y2UYzW5HoYkRERCR19Q7EWNMU5W9+vYPd0e5ElzMsVS/XLnH3A2ZWATxqZjvcfeXIHcLwtwKgqqoqETWKiIjIRSgWd7YdPM7qpihrmqI8s6edvsE4GWnG3ElFzIjkJ7pEIEVDnrsfCH+2mNlPgeuAlafscx9wH8D8+fN1bzcRERF5Re7Oi+09w6FubXMbHT0DAMyZWMg7Fk5nSV0Z180ooyA7eaJV8lQyRswsH0hz987w+W3AFxNcloiIiFxE2rr6WNvcxpqmKKubouw/egKAScU53HpZJUvqIiyqKaOiMCfBlZ5eyoU8oBL4qZlB8P5+6O6/TmxJIiIiksx6+gd5Zs/RINQ1Rtl26DgAhTkZLK4p4wNLZ1JfG2FGJJ8wYyS9lAt57r4LuCrRdYiIiEjyGozF2XLg2HBL3bN7O+iPxclKT+M100v45O2zqa+NcPnkIjLSL85xqikX8kRERERO5e40t3YPh7r1zW109g0CMG9yEX9QX019bYQF1aXkZqUnuNqxoZAnIiIiKanleC9rmqOsbgz61h0+3gvA1JJc7rpqEvW1ERbNLKOsIDvBlY4PhTwRERFJCV19gzy1q214FGzDkS4AJuRlUl8Tob42wpLaCFVleQmu9MJQyBMREZGL0kAszqZ9HaxuDELdpn0dDMad7Iw0rptRypuunUp9bYS5k4pIS7s4BkuMJYU8ERERuSi4Ow1HuoZb6p7a1UZ3f4w0gyumTuADy4IRsNdWlZCTmRr96l4NhTwRERFJWgc7TrC6Kcrapiirm9qIdvUBMDOSz++FLXWLZpZRnJeZ4EqTj0KeiIiIJI1jJwZYF05CvKYpyq7wXrCRgizqayPDjykTchNcafJTyBMREZGE6RuMsXFvOAlxUxtb9ncQd8jLSmfhjFLevrCKJXURZlcWXjSTECcLhTwRERG5YOJxZ9uh48Pz1T2zp53egTjpacbV0ybwkZvqWFIb4eppE8jKuDgnIU4WCnkiIiIyrva197A6DHVrm6Ic7RkAoK6igLsXVLGkNsLCmaUU5qhf3VhSyBMREZEx1d7dz7rml+are7G9B4DKomxumlPJkroyFtdEqCzKSXClqU0hT0RERF6VE/0xntnTzprmINRtPXgcdyjMzuD6mjLet2QG9bURasrz1a/uAlLIExERkXMSiztbDhwL+tU1Rtm49yj9sTiZ6ca1VSV8/JZZ1NdFuHJKMRnp6leXKAp5IiIickbuzu5o9/BgiXXNbRzvHQTgsklF3LN4OvW1Ea6bUUpelqJFstA3ISIiIi/T2tnH2ubo8C3DDh7rBWDKhFzuvHwS9XURFteUESnITnClcjoKeSIiIkJ33yBP724fHiyx43AnAMW5mSyuKeMPb4ywpDbC9LI89au7SCjkiYiIXIIGYnGe39/B6sbg7hLPvniUwbiTlZHGguoSPnXHbJbURpg3uZj0NIW6i5FCnoiIyCXA3Wlq6RpuqVu/q52uvkHM4IopxfyfpTNZUhvhNdNLyMlMT3S5MgYU8kRERFLU4WO9wxMQr26K0tLZB0B1WR5vvHoyS2ojLKopY0JeVoIrlfGgkCciIpIijvcOsL65bXgUbHNrNwBl+Vksro2wpDaYhHhaaV6CK5ULIWVDnpmlAxuAA+5+V6LrERERGWt9gzGee7FjONRt3tdB3CE3M53rZpRy94Iq6msjzJlYSJr61V1yUjbkAX8CbAeKEl2IiIjIWIjHnR2HO4dD3dO72zkxECPN4KppE/jwjbXU10a4pmoC2RnqV3epS8mQZ2ZTgdcBXwY+nuByREREztv+oz1hqGtjbVOUtu5+AGrK83nL/KnU10a4vqaMopzMBFcqySYlQx5wL/ApoDDRhYiIiJyLjp5+1jW3DY+C3dPWA0B5YTZLZ5VTXxuhvraMScW5Ca5Ukl3KhTwzuwtocfeNZrb8DPutAFYAVFVVXaDqRERETtY7EGPj3qPDoW7LgWO4Q0F2BtfPLOWexdXU10aoqyjQJMRyTszdE13DmDKzvwbeBQwCOQR98n7i7u883THz58/3DRs2XKAKRUTkUhaLO1sPHhsOdRv2HKVvME5GmnFtVQn1tRGW1JVx5dQJZKanJbpcSUJmttHd54+2X8q15Ln7Z4DPAIQteX96poAnIiIyntydvW09w6FubXMbx04MADBnYiHvvH46S2ojXDejlPzslPuzLAmk/5pERETGWLSrj7XNbaxpDEbBHug4AcDk4hxum1vJkrpgEuKKwpwEVyqpLKVDnrs/ATyR4DJERCTF9fQP8vTu9uFRsNsPHQegMCeDxTVlfHDZTOprI8yI5KtfnVwwKR3yRERExsNgLM7zB44Nt9Q9++JRBmJOVnoar5lewidvn019bYQrphSTrkmIJUEU8kREREbh7jS3drG6Mcqa5jbWN7fR2TcIwLzJRby3fgb1tREWVJeSm6VJiCU5KOSJiIi8giPHe4fvLLGmKcqR430AVJXmcddVk1lSG/SrK83PSnClIq9MIU9ERATo7B3gqV3tw6GusaULgJK8TBbXRlhSG6G+JkJVWV6CKxU5O0kZ8szs+bPYrdXdbx73YkREJCX1DsR47sUO1jUHl2A37esgFneyM9K4bkYpb35NcMuwuZOKSFO/OrkIJWXIA9KB155huwE/v0C1iIhICojHPRgs0RRlbfNLkxCnGVwxdcLwCNhrq0rIyVS/Orn4JWvI+4C77z3TDmb2hxeqGBERuTgd7x1gZUMrv93RwpM7W2nr7gfgsklFvPP66SyaWcZ1M0spyslMcKUiYy8pQ567rz51nZmVANPc/fnT7SMiIpe2gViczfs6WNPUxprmKM/uPcpg3JmQl8myWeXcNKeCJbURygqyE12qyLhLypA3xMyeAN5AUOcmoNXMnnT3jye0MBERSQruzs4jncHUJk1Rnt7dTnd/DLNgapP/s3QmN8+p4OppE8jQfWDlEpPUIQ8odvfjZvZ+4Dvu/rmzHJQhIiIp6mh3P6uaoqxsaGVVY+vw1CYzy/P53WunUF8TTG0yIU9Tm8ilLdlDXoaZTQLeAvxFoosREZELbyAWZ9O+DlY2tLKyoZXnDxzDHYpzM1lSF2FpXYQb6sqZPCE30aWKJJVkD3lfAB4GVrv7M2Y2E2hMcE0iIjKO3J09bT2saYqyqrGVtU3B3SXSDK6pKuGjN89i6awIV06doFuGiZxBsoe8Q+5+5dCCu+8ys39IZEEiIjL2Wjp7WdfcxurGKGub2zjQcQKAKRNyueuqSSytK2dxbYTiXI2CFTlbyR7y/gm49izWiYjIRWTo7hJrmoMBEw1HgrtLFOdmsrimjA8ur2FJbYTqsjzM1Foncj6SMuSZ2SJgMVBuZiNH0hYRTJQsIiIXkXjc2XLgGI/vbGFlQyub9x876e4Sv3vNVJbURpg7uUiXYEXGSFKGPCALKCCor3DE+uPAmxNSkYiInJNjPQOsamrl8R2tPNnQQrSrHzO4cuoEPrSshsW1Zbq7hMg4SsqQ5+5PAk+a2f2j3flCRESSQyzubN7/0ijYTfs6iDvDExHfOLuCpbPKKc3X1CYiF0JShjwz+wXg4fOXbXf3N1zomkRE5OUOHTsRhLrGKKsboxw7MTDcWveRG2tZNrucq6eV6BKsSAIkZcgDvpboAkRE5OW6+wbZsPcoqxpaebKhlcaWYMBEZVE2t82tZOmscpbURihRa51IwiVlyAsv1wJgZlnArHBxp7sPJKYqEZFLz4n+GBv3HmXdrijrmtt4fv8xBuNOVkYaC2eU8pb501g6q5xZlQUaBSuSZJIy5A0xs+XAd4E9gAHTzOwed195hmNygJVANsH7+x93/9z4Vysikhr2tffw6LYjPLb9CM/saWcg5qSnGVdOLWbF0pksqilj/vRScrM0YEIkmSV1yAP+HrjN3XcCmNks4AHgNWc4pg+4yd27zCwTWG1mv3L39eNfrojIxadvMMamFztY1Rjlse1H2HG4E4C6igLeWz8jCHXVpRRkJ/ufDBEZKdn/xWYOBTwAd28Ig9tpubsDXUPHhw8fvxJFRC4usbiz9eAx1ja3saYpyjN72ukdiJOeZiyoLuEvX3cZt1xWSXUkP9GlisirkOwhb4OZ/Qfwg3D5HcCG0Q4ys3RgI1AL/LO7PzV+JYqIJL+DHSdY1djKyoYoq5uCUbAAsyoLuHtBFYtrylg4s0y3DRNJIcke8j4EfBj443B5FfAvox3k7jHgajObAPzUzC539xdG7mNmK4AVAFVVVWNatIhIovX0D/LUrnZWNUZZ2dhK04hRsLfOreSGugiLasqoKMxJcKUiMl4suLqZXMzsk8AD7r5/DF7rs0CPu592Wpb58+f7hg2jNhCKiCStoduGrWpsZVVjlGdfPMpA7KVRsEvryjUKViRFmNlGd58/2n7J2pI3GVhnZnsIBlr8yN2jZ3OgmZUDA+7eYWa5wK3A34xbpSIiCeLubNrXwS+fP8T/Pn+Iw8d7AZg3uYj31s9gSV2EBdWlum2YyCUqKUOeu3/MzD4OLAXuBv7KzDYTBL6fuHvnGQ6fBHw37JeXRhAQfznuRYuIXACdvQM8taud1U3BSNj9R0+QlZ7G0lnlfPrO2SytK6esIDvRZYpIEkjKy7WnCgPbLcBXgdnunjeWr6/LtSKSrPoH42za18HqpihrmqJs2tdBLO7kZKaxaGYZr7tyMrfOrdSACZFLyMV+uXaYmV1B0Jr3ViAKfCaxFYmIjB93p7Gli1WNQahbv6uNnv4YaeH9YD+0rIbFtWVcW1Wiy7AickZJGfLMrI4g2N0NxIAHCSZF3pXQwkRExsGR472sDkPd6qYoLZ19AMyI5POma6dSXxuMhFVrnYici6QMecCvCfrfvfXUqU9ERC52Pf2DrN/VxqrGKKsbozSG05uU5mexuKaMG+oi1NdGmFoypj1TROQSk5Qhz91rEl2DiMhYcXe2HTrOyoYoqxpb2bDnKP2xONkZaVw3o5Tfnx+01l02sYi0NE1vIiJjIylDnpn90t3verX7iIgkyrGeAVY2tvLEzlZWNrbSGl6CnTOxkPfUV7O0rpz51epXJyLjJylDHrDEzH5+hu0GzL1QxYiIjGYwFmfLgWOsbozyZEMrz754lLhDcW4mN9RFWDYrmIy4skh3mBCRCyNZQ94bz2Kf/nGvQkTkNNydXdHuYLBEY5R1u9ro7B0E4IopxXz4xlqWzy7nqqkTyEhPS3C1InIpSsqQ5+5PJroGEZFTtRzvZU1zlDVNbaxpinLoWHCHiakludx15aRgFOzMMk1GLCJJISlDnohIMjjRH2P97jZWNURZ3dRKw5FgFOyEvEzqayIsri3jhtpyqso0ClZEko9CnohIyN3ZcbiTlQ2trGqM8vSedvoHXxoFOzRn3dxJGgUrIslPIU9ELmlHu/tZ1RRlZUMrKxtahycinlVZwLuvn87SWeVcN6NUo2BF5KKT1CHPzLYAp95c9xiwAfiSu7dd+KpE5GIWjzvPHzjGEztbeGJnK5v3d+DhKNgldRGW1ZVzw6wIk4pzE12qiMirktQhD/gVwW3Nfhgu3x3+PA7cD7w+ATWJyEWmpbOXdc1twZx1Da20dfdjBldNncAf31THsnAUbLouwYpICkn2kFfv7vUjlreY2Rp3rzezdyasKhFJatGuPtbvamP9rjbWNbfR3NoNBLcNWzarnOWzy7mhrpzS/KwEVyoiMn6SPeQVmNl17v40gJktAArCbYOJK0tEkslALM6GPUeHL8HuPNIJQEF2BguqS3jrgmlcP7OMeZOL1VonIpeMZA957we+bWYFBHe5OA6838zygb9OaGUiklAHO06wsiG4bdjqpihdfYNkphvXzSjld66Zw6KaMi6fXKSJiEXkkpXUIc/dnwGuMLPicPnYiM0/SkxVIpIIvQMxntrdPjwKtrElmLNuUnEOr79qMstnl1NfG6EgO6l/rYmIXDBJ/dvQzLKBNwHVQIZZcJnF3b+YwLJE5AJwd5pauniyoZWVjVGe2tVG32CcrIw0Fs4o5S3zp7F0VjmzKgsY+t0gIiIvSeqQB/w/gilTNgJ9Ca5FRMbZ0e5+1jQH94Jd2dDKwfC2YTXl+bx9YRVLZ5Vz/YwycrM0Z52IyGiSPeRNdfc7El2EiIyPgVicZ/a0s7oxyuqmKFsOHMMdCnMyWFIb4Y9uLmfprHKmTNCcdSIi5yrZQ95aM7vC3bec7QFmNg34HlBJMJHyfe7+j+NVoIicu4MdJ3jw6Rd54Jl9tHb2kZFmXFM1gY/ePIsbZkW4ckqxBkyIiLxKyR7ylgDvMbPdBJdrDXB3v/IMxwwCn3D3Z82sENhoZo+6+7YLUK+IvIJ43Glo6WRdcxurGqM8sbMFB26cXcFb5k9jSZ0GTIiIjLVk/61657ke4O6HgEPh804z2w5MARTyRC6QoUETa5uDyYif2t3G0Z4BAKaW5PKBZTW8/boqppXmJbhSEZHUlZQhz8yK3P040PkqX6cauAZ46hW2rQBWAFRVVb2a04gIcLx3gLVNUZ5saOXJnS8NmphaksvNl1Vy/cwyrp9ZytQSBTsRkQshKUMewb1q7yIYVesEl2mHODBztBcIJ1D+MfDRMDCexN3vA+4DmD9/vo9BzSKXFHen4UgXj+9s4bc7Wnh271EG405hdgb14aCJJbURtdaJiCRIUoY8d78r/DnjfI43s0yCgPef7v6TsaxN5FLW2TvAU7vaeaKhhcd3tHKg4wQAl00qYsXSmSyfXcE1VRPI1KAJEZGES8qQN8TMfuPuN4+27pTtBnwL2O7u/zDeNYqksr7BGM+92MGapihrmqJs3n+MWNzJy0qnvjbCR26qZfnsciYVa4oTEZFkk5Qhz8xygDwgYmYlvHS5tohgEMWZ1APvAraY2aZw3Z+7+0PjUqxIChkaMLGyMcqqxlae2tXOiYEYaQZXTp3AB5fNpL42wrVVJeRkakJiEZFklpQhD/gA8FFgMkG/vKGQdxz45pkOdPfVnNyHT0TOoKOnn9VNwR0mVjVGORQOmJhZns9b5k+lvjbCwpllFOdmJrhSERE5F0kZ8sLJi//RzP7Y3b8xclt4P1sROU/xuLPlwDGebGjliZ0tbNrXQdyhKCeDJXUR/riunBvqIhoFKyJykUvKkDfCe4BvnLJuHXDthS9F5OK1r72H1U3BPWHXNEfp6BnAwkuwH7mpjmWzyrlqqu4yISKSSpIy5JnZRIK+d7lmdg0n98lT84LIKHoHYqxrbuPxnS2sbGhlT1sPAJVF2dw8p5KlsyIsqY1QVqCGcRGRVJWUIQ+4naAVbyowcoTsceDPE1GQSLI72HEimLNuewtrmqP0DsTJy0pn0cwy7llczQ11EWrKCwgGoIuISKpLypDn7t8Fvmtmb3L3Hye6HpFk1DcYY8Oeo8N96xqOdAEwrTSXuxdUceOcChbOKNUoWBGRS1RShrwR1pjZt4DJ7n6nmc0FFrn7txJdmEgi7Gvv4YnwtmFrm6P09MfISk9jwYwSfv8101g+u5zaCrXWiYhI8oe874SPvwiXG4D/IpjsWCTlneiP8dTutuB+sA2t7GrtBoL7wf7etVNYPquCRTVl5Gcn+z9lERG50JL9L0PE3X9kZp8BcPdBM4sluiiR8eLu7DjcOTxn3dN72ukfjJOdkcb1M8t41/XTWTarnBmRfLXWiYjIGSV7yOs2szLAAczseuBYYksSGVu9AzHWNkd5dNsRfrO9hZbOPgBmVRbw7uunc8OscvWtExGRc5bsIe/jwM+BGjNbA5QDb05sSSKvXktnL6saojy2/QhPNrTS0x8jPyud5bMrWDa7nKV15Uwszkl0mSIichFL6pDn7s+a2TJgNsFceTvdfSDBZYmcs4FYnI17g5GwKxta2XrwOADlhdn8zjVTuHVuJYtrysjOUGudiIiMjaQMeWa2ANjn7ofDfnivAd4E7DWzz7t7e4JLFDkjd2dvWw+rGlt5siHKuuYo3f0xMtKMa6eX8MnbZ7NsVjlzJxWRlqa+dSIiMvaSMuQB/wbcAmBmS4GvAn8EXA3chy7ZShLq6R9kTVMbT+xsYWVjK/vaTwDBvHVvvGYKy2aVs7imjMKczARXKiIil4JkDXnpI1rr3grcF06K/GMz25TAukROsifazW93tPD4zhae2tVOfyxOflY6i2sjrLhhJjfUlVMdyU90mSIicglK2pBnZhnuPgjcDKwYsS1Za5ZLRFNLJw9tOcxDWw6x43AnADXl+bx70XRumlPB/OpSsjLSElyliIhc6pI1MD0APGlmUeAEsArAzGrRFCpygbk7Ww4c49FtR/j1C4dpbOnCDOZPL+Gv7prLrZdVUlWWl+gyRURETpKUIc/dv2xmvwEmAY+4u4eb0gj65omMq96BGE/tbufRbYd5bFsLh4/3kmawoLpUdLnTAAAgAElEQVSUL7xhHndcPpHKIk1xIiIiySspQx6Au69/hXUNiahFLg27o908ubOFJxtaWberjd6BOHlZ6SytK+eWuZXcNKeC0vysRJcpIiJyVpI25ImMt1jc2bCnnUe2HeGx7UfY29YDwIxIPncvqGLZ7HIWzSzTnSZEROSilJIhz8y+DdwFtLj75YmuR5JHV98ga5qiPLbtCL/Z0UJ7dz9Z6Wksri3jfUtmsGxWOdPLNBpWREQufikZ8oD7gW8C30twHZJg7k5TSxdP7Gzl8Z0tPLOnnYGYU5iTwc1zKrht3kSWziqnIDtV/ymIiMilKiX/srn7SjOrTnQdkhhDl2Ef3nqER7YdZv/RYFLi2ZWFvLd+BstnVzC/uoTMdE1zIiIiqSslQ55cenr6B1ndGOU321t4bPsR2sLLsEvqInxoeQ3LZ1cwZUJuossUERG5YC7ZkGdmKwgnWa6qqkpwNXI+9rX38NsdLfxmRwvrd7XRPxinMDuDG+dUcNu8SpbPrtBlWBERuWRdsn8B3f0+gvvgMn/+fB9ld0kC7s6Ow508vPUwv37h8PDdJmZG8nnX9dO5WXebEBERGXbJhjy5OPQPxtmwt53Hd7TwyLZgmpOhu0385esu4+bLKpmhe8OKiIi8TEqGPDN7AFgORMxsP/A5d/9WYquSs9VyvJfHd7bw+I5WVjdF6eobJDPduH5mGR9YWsMtcyuoKNTdJkRERM4kJUOeu78t0TXIuWlq6eLRbcFo2Ode7ABgUnEOr79qMjfOLqe+NkK++teJiIicNf3VlISIx53n9nUMB7tdrd0AXDm1mE/cOotb5lYyZ2IhZpbgSkVERC5OCnlywfQOxFjbHOXRbUd4dFsL0a4+MtKCy7B/sLiaW+ZWMqlY05yIiIiMBYU8GVetnX08viOYu25VY5QTAzHys9JZPqeC2+YG05wU52YmukwREZGUo5AnY25few8Pbz3Mr144zLMvHsU96F/35tdM5ebLKlhUU0Z2RnqiyxQREUlpCnnyqrk7jS1dPBIGu60HjwMwb3IRH715FrfMrWDupCL1rxMREbmAFPLkvMTjzqb9HTy89TCPbD3C7mgwcOLaqgn8+WvncMe8SVSV5SW4ShERkUuXQp6ctf7BOOt3tfHw1sM8uu0ILZ3BwIlFNWW8d8kMbptbSWWR5q8TERFJBgp5ckY9/YM8ubOVh7ce5jc7WujsHSQ3M53ls8u5fd5EbpyjgRMiIiLJSCFPXuZodz+Pbj/CI1sPs6oxSt9gnJK8TO6YN5Hb501kSV2EnEwNnBAREUlmCnkCQLSrj0e2HuGhLYdYt6uNWNyZXJzD266r4vZ5E1lQXUJGelqiyxQREZGzpJB3CWvt7OPXWw/zqy2HWL+rjbhDdVkeH1g6kzsun8gVU4o1IlZEROQipZB3iWk53suvtx7mf58/xNN72nGHmZF8/nB5La+9YhKXTdKtxERERFKBQt4l4PCxXn71wiF+teUwz+wNgl1tRQF/dFMdr71iIrMrFexERERSjUJeijrYcYJfvXCYh7YcYuPeowDMrizkT26u43VXTKKusjDBFYqIiMh4UshLIfuP9vCrLYd56IVDPPdiBwBzJhbyiVtncecVk6itKEhwhSIiInKhKORd5Pa19/DQlkM8tOUQm/cfA4LbiX3y9tnceflEZpYr2ImIiFyKFPIuQnvbuvnfLUEfuy0HgmB3xZRiPn3HHF57xUSml+UnuEIRERFJNIW8i8Su1i5+9UIwKnbboeMAXDVtAp+5cw6vvWIS00p1n1gRERF5iUJeEmtq6Rq+FLvjcCcA11RN4C9fdxl3XD6RqSUKdiIiIvLKFPKSTMORzuFg13CkC4D500v4q7vmcuflE5k8ITfBFYqIiMjFICVDnpndAfwjkA78h7t/NcElnZa7s/NIJw89f4iHXjhMU0sXZrCgupTPv34ud1w+iYnFOYkuU0RERC4yKRfyzCwd+GfgVmA/8IyZ/dzdtyW2spe4O9sOHQ+mO9lyiF3RbtIMrptRyj2L5nH7vIlUFCnYiYiIyPlLuZAHXAc0ufsuADN7EHgjkNCQ5+5sPXg8HBV7iD1tPaQZLKop471LZnD7vImUF2YnskQRERFJIakY8qYA+0Ys7wcWJqgWAH6x+SB/9/BOXmzvIT3NWFxTxoqlNdw+r5KyAgU7ERERGXupGPLOipmtAFYAVFVVjeu58rLSqY7k8+Eba7h17kRK87PG9XwiIiIiqRjyDgDTRixPDdedxN3vA+4DmD9/vo9nQTdfVsnNl1WO5ylERERETpKW6ALGwTNAnZnNMLMs4G7g5wmuSUREROSCSrmWPHcfNLOPAA8TTKHybXffmuCyRERERC6olAt5AO7+EPBQousQERERSZRUvFwrIiIicslTyBMRERFJQeY+rgNLLwpm1grsHaeXjwDRcXptGRv6jpKbvp/kp+8o+ek7Sn7n8h1Nd/fy0XZSyBtnZrbB3ecnug45PX1HyU3fT/LTd5T89B0lv/H4jnS5VkRERCQFKeSJiIiIpCCFvPF3X6ILkFHpO0pu+n6Sn76j5KfvKPmN+XekPnkiIiIiKUgteSIiIiIpSCFvHJnZHWa208yazOzPEl2PnMzMvm1mLWb2QqJrkZczs2lm9riZbTOzrWb2J4muSU5mZjlm9rSZbQ6/oy8kuiZ5OTNLN7PnzOyXia5FXs7M9pjZFjPbZGYbxvS1dbl2fJhZOtAA3ArsB54B3ubu2xJamAwzs6VAF/A9d7880fXIycxsEjDJ3Z81s0JgI/A7+jeUPMzMgHx37zKzTGA18Cfuvj7BpckIZvZxYD5Q5O53JboeOZmZ7QHmu/uYz2Oolrzxcx3Q5O673L0feBB4Y4JrkhHcfSXQnug65JW5+yF3fzZ83glsB6YktioZyQNd4WJm+FDLQRIxs6nA64D/SHQtcuEp5I2fKcC+Ecv70R8okfNiZtXANcBTia1EThVeCtwEtACPuru+o+RyL/ApIJ7oQuS0HHjEzDaa2YqxfGGFPBFJamZWAPwY+Ki7H090PXIyd4+5+9XAVOA6M1PXhyRhZncBLe6+MdG1yBktcfdrgTuBD4ddicaEQt74OQBMG7E8NVwnImcp7Of1Y+A/3f0nia5HTs/dO4DHgTsSXYsMqwfeEPb5ehC4ycx+kNiS5FTufiD82QL8lKC715hQyBs/zwB1ZjbDzLKAu4GfJ7gmkYtG2Kn/W8B2d/+HRNcjL2dm5WY2IXyeSzDQbEdiq5Ih7v4Zd5/q7tUEf4N+6+7vTHBZMoKZ5YcDyzCzfOA2YMxmfFDIGyfuPgh8BHiYoMP4j9x9a2KrkpHM7AFgHTDbzPab2fsSXZOcpB54F0Hrw6bw8dpEFyUnmQQ8bmbPE/yP7aPurmk6RM5eJbDazDYDTwP/6+6/HqsX1xQqIiIiIilILXkiIiIiKUghT0RERCQFKeSJiIiIpCCFPBEREZEUpJAnIiIikoIU8kRERERSkEKeiCQVM/ORs/KbWYaZtZrZJTH/mplVm9nbT7NtuZkdM7OHwuVdZjb7lH3uNbNPn+H1lw99luHzxaPUc4OZbTOzMZugVUQuDIU8EUk23cDl4R0UILiLQkJuCWhmGQk4bTXwiiEvtMrdhyaFfpDgTgYAmFka8OZw/dlYDpwx5Ln7KkCTUItchBTyRCQZPQS8Lnz+NuCBoQ3hbYC+bWZPm9lzZvbGcH21ma0ys2fDx+Jw/SQzWxneMeMFM7shXN814jXfbGb3h8/vN7N/MLPHgb85w/neY2Y/M7NfmNluM/uImX083Ge9mZWG+9WY2a/NbGNY35wR5/mGma0NW+TeHJbzVeCGsN6PjfI5PQC8dcTyUmCvu+81sxwz+46ZbQlrunHkgWZWDXwQ+Fh4rhvM7PfDz2izma08i+9JRJJYIv4vVURkNA8Cnw0vK14JfBu4Idz2FwT34HxveN/Up83sMaAFuNXde82sjiAAzSdoFXvY3b9sZulA3lmcfxZwi7vHzOwrpzkfwOXANUAO0AR82t2vMbOvA+8G7gXuAz7o7o1mthD4F+Cm8PhJwBJgDsG9rf8H+DPgT939rtGKdPctZhY3s6vcfTNBq95QIP5wsItfEQbLR8xs1ohj95jZvwJd7v41ADPbAtzu7geG7kkrIhcvhTwRSTru/nzY0vQ2gla9kW4D3mBmfxou5wBVwEHgm2Z2NRAjCGoQ3FP122aWCfzM3TedRQn/7e6xUc4H8Li7dwKdZnYM+EW4fgtwpZkVEFwO/W8zG3rt7BHn+Zm7x4FtZlZ5FnW9kgeAu81sK/A7wOfC9UuAfwJw9x1mtpeXPpPTWQPcb2Y/An5ynvWISJJQyBORZPVz4GsE/cbKRqw34E3uvnPkzmb2eeAIcBVBV5ReAHdfaWZLCS7/ft/M/s7dvweMvHF3zinn7j6L8y0E+kasio9YjhP8fk0DOtz96tO8x5HH22n2Gc2DwCPAk8Dz7n7kPF8Hd/9g+L5eB2wys6vdve18X09EEkt98kQkWX0b+IK7bzll/cPAH1nYNGZm14Tri4FDYcvYu4D0cPt04Ii7/zvwLeDacP8jZnZZOFjhd89Qx+nONyp3Pw7sNrPfD481M7tqlMM6gcJzOEczECXoy/fAiE2rgHeE551F0Pq485TDTzqXmdW4+1Pu/tnwNaedbR0iknwU8kQkKbn7fnf/xits+r9AJvB8eIny/4br/wW4x8zWE1yWHGqNWw5sNrPngDcB/xiu/zPgl8BvgENnKOV05ztb7wDeZ2abga3AG0fZ/3kgFg5+GG3gxZAHCPr1jbzE+i9AWtjP7r+A97h73ynH/QL43aGBF8DfhQM1XgBWApvP8vwikoTM3UffS0REEs7MlnOWgzLG+LzVwC/d/fILeV4ReXXUkicicvHoJ5hD8NTBKOMmbOH7BcHlWxG5iKglT0RERCQFqSVPREREJAUp5ImIiIikIIU8ERERkRSkkCciIiKSghTyRERERFKQQp6IiIhIClLIExEREUlBCnkiIiIiKUghT0RERCQFKeSJiIiIpCCFPBEREZEUpJAnIiIikoIU8kRERERSkEKeiIiISApSyBMRERFJQQp5IiIiIilIIU9EREQkBSnkiYiIiKQghTwRERGRFKSQJyIiIpKCFPJEREREUpBCnoiIiEgKUsgTERERSUEKeSIiIiIpSCFPREREJAUp5ImIiIikIIU8ERERkRSkkCciIiKSghTyRERERFKQQp6IiIhIClLIExEREUlBCnkikhBmtsfM+s0scsr658zMzaw6MZUlNzO738y+NMo+bmbdZtY14vGpC1WjiCQHhTwRSaTdwNuGFszsCiAvceW8nAUuxt+VV7l7wYjH377STmaWcTbrzuRc9xeRC+Ni/MUlIqnj+8C7RyzfA3xv5A5mlm1mXzOzF83siJn9q5nlhttKzOyXZtZqZkfD51NHHPseM9tlZp1mttvM3hGu/7yZ/WDEftVh61dGuPyEmX3ZzNYAPcBMMys2s2+Z2SEzO2BmXzKz9BHnWWNmXzezjvCci8P1+8ysxczuOcv3tNzM9pvZJ8LjDpnZH4TbVgDvAD4Vts794lw/8PC9/4+Z/cDMjgPvOc26bDO718wOho97zSz7lBo/bWaHge+cax0iMv4U8kQkkdYDRWZ2WRiY7gZ+cMo+XwVmAVcDtcAU4LPhtjSCgDEdqAJOAN8EMLN84BvAne5eCCwGNp1Dbe8CVgCFwF7gfmAwrOEa4Dbg/SP2Xwg8D5QBPwQeBBaE+78T+KaZFZzFewKYCBSH698H/LOZlbj7fcB/An8bts69/hzez0hvBP4HmBC+3iut+wvg+rDGq4DrgL88pcZSgs9+xXnWISLjSCFPRBJtqDXvVmA7cGBog5kZQYD4mLu3u3sn8BWCMIi7t7n7j929J9z2ZWDZiNeOA5ebWa67H3L3redQ1/3uvtXdBwnCzGuBj7p7t7u3AF8fqiO0292/4+4x4L+AacAX3b3P3R8B+oHa0d5TaCA8dsDdHwK6gNnnUDvAs2Gr4tDj9hHb1rn7z9w97u4nTrPuHWENLe7eCnyBIPgOiQOfC9/fCUQk6agfhYgk2veBlcAMTrlUC5QT9NHbGGQjAAwYukyaRxC27gBKwu2FZpbu7t1m9lbgT4FvhZdeP+HuO86yrn0jnk8HMoFDI+pIO2WfIyOenwBw91PXFYz2nkJtYbgc0hMeey6udfem02zbdxbrJhO0YA7ZG64b0uruvedYk4hcQGrJE5GEcve9BAMwXgv85JTNUYJwNM/dJ4SPYncfCjyfIGjhWujuRcDScL2Fr/2wu98KTAJ2AP8ebu/m5AEeE1+ptBHP9wF9QGREHUXuPu883vJo72k0Pvou5/Uap647SBBuh1SF68ayDhEZRwp5IpIM3gfc5O7dI1e6e5wgmH3dzCoAzGzKiEuPhQSBqcPMSoHPDR1rZpVm9sawb14fwSXPeLh5E7DUzKrMrBj4zJmKc/dDwCPA35tZkZmlmVmNmS0703Gnea3R3tNojgAzz/W85+EB4C/NrNyCaW4+y8v7S4pIElPIE5GEc/dmd99wms2fBpqA9eHIz8d4qX/avUAuQevYeuDXI45LAz5O0PrUTtBX70Ph+R4l6Df3PLAR+OVZlPluIAvYBhwlGKQw6eze4Tm9p9F8C5gb9rP72Rn222wnz5N37znW+CVgA8FntAV4NlwnIhcJc1eLu4iIiEiqUUueiIiISApSyBMRERFJQQp5IiIiIilIIU9EREQkBSnkiYiIiKQg3fECiEQiXl1dnegyREREREa1cePGqLuXj7afQh5QXV3Nhg2nm6JLREREJHmY2d7R99LlWhEREZGUpJAnIiIikoIU8kRERERSkEKeiIiISApSyBMRkVfUcryX7YeOJ7oMETlPGl0rIpIC3J2Wzj5K87PITH/1///+m+1H+MR/b6ajZ4Db5lbyydtnU1dZeN6v1zsQ47c7WvjpcweIdvVxXXUpi2rKWFBdSn62/hSJjAdz90TXkHDz5893TaEiIhez+1Y285WHdpBmMLEohykluUwtyWPyhBzSzegdjNM3EKN3IE7fYIwZkQJed+UkaisKTnqdgVicrz28k39buYu5k4q4+bIK7l+zh+7+QX7v2ql89JY6ppbknVVN/YNxNu3r4KfP7eeXzx+is3eQisJsppflsXnfMfpjcTLSjKumTWDRzDLqayNcO30C2Rnp4/ERATAYi5NmRlqajds5RMabmW109/mj7qeQp5Ankircnd3RbsoLsynMyUx0ORfM7mg3d9z7JNdVFXJdVSFHjh7nyNFO2o51cfR4Fxk2SF66U5ARJzc9Tk5anI6uHtKJU12SxcLpRcyfVkimxfn+mmb2tXdSP3MCr5tXQabF6e7tY11TC8/tiZJOnGumFTGpKIvevgH6BgbpGxigf/hnjL6BQQYGYwzGYhhOZroxvTSXmZE8JhbnkgYMxp3Wzj4OH+/l8LFe2rr7cIe0tDQqinKYVJzLpAm5FOZmMxCH/hj0D/2MOb0x6B2EEzHjxKATI53qimJqKovJzMiEtAxIf+ln9EScR7a389vGo+Tn5bFs7hRunDeNksICyMiG7CIoGHVuWZGkoJB3DhTyRC5e8bjz3L4OHt56mIe3HmZvWw/FuZl8+MYa3r2ompzMs2sVcneOnRjgYEcvnb0D9AzEONEfo6c/xon+QSqKclhQXUppftZZFhaDgR7o737pMXACBrqhvyd8Hv4cPBEun4DB3vBnX7i+N1g32AexvnB9Lwz2Q6wPH+xnsL+XTAZexad4/gY9DTcjThoQPMfSAIO0NNIsjcz0NMwMzIL1ryAODMZiDA7GGYzHicfjGB4+II04aXj4iJNOnDQb479fRVOhaiFMWwjTroPKKyBdl5Il+SjknQOFPJHEONrdz8a9R4kUZjOxKIdIQRYZp/Qn6+kfpK2rn7buftq7+4h29dPe3U9bVx+tnX2sbW6jpbOPzHRjUU2Em2aX80RDK0/sbGVycQ4fu3UWv3ftVNJHXJ471jPAysZW1u1qY197Dwc7TnDoWC89/THSiVFID0XWQxHd4c8eCq2HQk4wvWCQmYVxpuUPUpE1QK73YH1dYZDrhKHngyfO/QPJyAkemblB61JGLmSG6zKyg5/pWeFyFqRnsz3axxNNx1g6ZzLzppUPryc9M9g3PTNs0Rpazgifh61caRm09sR4sqmD3e193H39TKaVFQxvw9IhLW3E83QOdw7Q1e+U5GdRnJv5su9sLBw53suapijRrj4KsjMpyMmgIDs9eJ6dQXFeJkXZ6RRkGeZxBgb6eWZ3K4+9cIiVOw7S2dNLfkacWGyQwkznDZeX87tXVVCemwaxfg62H2P19gM803yYgb5eZuT1sjRvD7P6t5HfezgoIjMPprwmDH0LYep8yCsd8/cqcq4U8s6BQp5IYnzyvzfz3xv3Dy+nGZQXZlOan01n7wBtXf2cGIi94rE5mWmU5Wdz5dRi7rh8IstnV1Cc+9Il2rXNUe59aBMHD+7jmtJB3nZ5Ht1HWzhw8ADdHS1MoIvyjG4qM09Qat0U0kVerJOsWPeodfd4NsfJo9tz6E3Lx3IKyc4rIr9oAsXFEzgWy+HFTmjscBqOxjg+mEUPOZwgix7Ppj8th7SsPNr6MuiMZ9JLFp6RTW1FEXMmFlFXWUBdRQG1FQVMLck7KaCOdPhYL7f+w5NcMbWY/3z/wqC1TBiMxXl6TzuPbD1CeWE271hYxYS8V26B7R2I8fDWw/xi8yE27TtKtKufSbSxKKuJWwr2cI01UNnTQJqH/x2Wzwla+aYthGnXQ1lN2EIpcuEo5J0DhTyR/5+9O4+Psjz3P/65JiskQMjCnhAgLCKIQFiEqLjUpa6tWrW2rtW2x57WeqzV/s6pdWt7Wqt2sbXWXau2ta3V6mnValVc2UH2sAUCBJKQkISsM9fvjxkwRhBQJjOZfN+vV16ZeZa5r8ko+eZ+7vt+Ol8w5BTf9hKTCvpywdQCKnY2UREZn1Xd0ELvHinkZKSSnZlKbkYa2Rmp5GSmkpvu5LKDHk3boW4r1FdA/bbw94bt4ccNleHH++hNC5FEMD2L5MxcrEdf6JEFPfpCelb4cXoWpPdp99U7/D2tN6T1IkiAlVvrmLehmkWbalm0sYbS7fV0/Od0zIBeTB+ew/ThORTm9qRPjxR6p6fQMzUJM6OlLcSa7fUs37KTFVvr9nzfXte85zXSkgOMyMtk/OA+TCzIYmJBX4r6ZRIwuPLRecwu3c4/rzmGoTkZ0fy4ugV3Z9OORuaX7WBBWQ0LNtawbHMtycFGJgTWclzPdcxMW8PI5mWktUWWlumR/cHl3YLpMGhiuCdWJIoU8g6CQp5I55uzvprz7n2bX31xIqcfMSi8sbUJajdBbRns3Ay15bBz99dmqNsCjTs++mKWBBl54YHzGf0gsx/0zIGMXMjIoy09m+W1aQwaPJic3AHhsBY4tJcY65paeb98J0s31zI4qwdTh2WTk5n2iV6rdlcrpdvrKd1WR+m2elZW1LN4Uw01u8Lj7jLTkhnZP5MFZTV877NjuOqYEYfyrUg7Ta1Blm7eyYKyHSzYWMPCsho21zQw3LYwLWk1x2eu50hfQW5zGQAeSMYGTvjgEm/+NOg9MMbvQhKNQt5BUMgT6STBVqgpgx3r+cfsdyhbs5zLDg+QUrcpvL1h+0fPyegHvQd98NVrAPQaGP6eOSD8vUf2IQ9t8cbdWV+1Kxw2ymqYX7aDvF5p3H9xcVTGxMm+Vexs2vM5LCirYXF5DT1aa5gYKOXo9LXMTC1leMtKkkORHtk+BR+e0NHvcE3okE9FIe8gKOSJHEKhENRuhMrVUFUK1Wugem34a8cG8A/G2LWSQkp2AWQVQFZ++JdhVj70yYc+g8NhLvmT9YaJdJbWYIiVW+s+CH4ba9hUWcthtoEpSauY1WMdE3wFvdsqAfDUTKzjhI4eWTF+F9KVKOQdBIU8kU8g2BYObtuWwfYVsH1lJNitDi/xsVtqL8gZDtnDIXsEZA+nPDCAc54s5z/OLOHiGcNj9x5EoqS6oYVFG2vaXebdQa/mCooDqzgqtZSjUtZQ0LqGACEcw/od1m5Cx7Tw/y+a0CH7cKAhT/3FIrJ/9duhYglsXQJb3w8Hu8pVEGyJHGDQdyjkjoLhx0LuyPDjnKLwWLkOv6yef30NW2nihLEaqySJKTsjlePG9OO4Mf2A8HqOpdvr9/T2PVxWw6Zt2znC1jDZVnF09VrGVz5Nz3kPA+A9c7H2EzoGHhleTkfkICjkicgH3MMTHDYvCH9tWRgOdvUVHxzTezD0PxyKToC8w6DfYeFAl/rBra5CIWfLziayUlLI2EtvxMvLtjF2YG8GZ2kWonQPgYAxqn8vRvXvxflTCoDwZJ3Fm2pZULaD+8pqWFhWTXbzeiYHVjGtYTXTSxcycOXzAHggBRt05IcndPTqH8u3JF2AQp5Id9ZYA+XzYNNcKJ8LmxdCw7bwPksKB7gRJ8CAcdB/HAwY/5HFYN2d+WU1zNuwhVUV9ayuCM8IbWgJktUzhW+fOIovTisgJTI5oLqhhbkbqvnG8SM7+92KxJVe6SnMLMplZlEuEP5/qax6V2RCxw4e2ljD1s2bOIJV4cu8m0sZW/5bUt7+Vfj4rKFYwfQPLvP2GwuB6N33V7oehTyRBFW7q5U/zt1ISzBEQXZPCvr2oNC20nvbe7DxXYJlc0iuXgVACKM8OZ+1KRNY12ck61JHszF1OIHUnhRn92XWsDxG9+/1ocV2W9pCPL9kMw/MXsf75eE1w3Iz0xjVP5PzivMZkZfBP5Zu5aZnl/LYOxv4n9PHcuyoPF5dsY2Qw2cOUy+ESHtmxtCcDIbmZHD2xMFAeAmXJeXh3r57y2pYvGEbefWrmBxYyZTq1Uzb+SJ9F/8BgFBqJjZkygeXeYcUh9d3lJql77IAACAASURBVG5LEy/QxAtJLNUNLTwwey2PvbWOIS1rmRpYwdTACqYEVpJntQDsoBfzg0UsCBWxwIvYkjGWnJxcDMNxQg4hd3Y2trJme/gOEAN6p3PsqDyOHZ3HusoGHn17PRU7mynql8nlM4dxyrgBH7mvq7vz0rIKbn9hORuqdnHc6Dx2tQRZX9XAOzeeoDs0iHwCW2ob9/T2Ldiwg6rNpRwRWsHkwGqmpZQy0jfsmdDh/cYSKGh3ibdvoSZ0JADNrj0ICnmSCDZVN/D8q69TsehFpvj7HJ2ygsxQuIetNXMI27MnsabnESyww9iclM/ogeFbaI0Z0Iu+GXu/5ROEb5312qptvLZqO2+srqSuqQ2Ao0fmckXJMI4ZmUdgH7fd2q25Lcijb23gF/9aTV1zGxdNK+D2z40/dG9epBtraQuxYuvOPcFvZdlmsmuWMNlWU5y0islJpWT4LgCCPfMIFEwL9/YVTIeBE7RMURekkHcQFPKkq6nd1cri8hpWrisjWPoqA7e/yZTQQgZaNQCtmYNIKToOCo+GwpLw2nOHQGswxOJNNfTpkUJRv14HfX5lfTNPvlvG2RMHk5/dc/8niMgnUlnfzMKyGhZs3MHCDVU0bFrK2OAKJgdWMSVpFQWEJ1OFAqmEBh5J8tDpHyzWnNkvxtXL/ijkHQSFPIkX9c1t7Gpuoy3kBCNfbaEQ6yp3sXRzLcvKa2ktX8j4hneYlbSQCbaGJHN2BTLZljudXoefRM74z0DfYbokIyJ7BEPO6m11e3r71q1fR9/qhUwOrGJyYDVHBNaSSriXvqX3UJILj/rgMm/eGE3oiDMKeQdBIU/iwcNvruO255fTFvrw/5NptDAjsJQTk+ZzUvJC8rwKx6jLOYLU0Z8hfcxJMHiybpMkIgeltrGVxZsit2bbUEFz2QLGtC5jcmA1UwKryImM4W1LySQ0eAqphUd9MKEj7eB78uXQUcg7CAp5EkttwRC3/n0Zj7y9gRPG9OP4w/qRFtzF4Mo3yN/6MgMqXic52IinZGBFx8OoU2HkSZCZF+vSRSSBuDvrKhsivX3VbFm/gqyqBUxkJZMDqxkd2EgAJ0SA5pzDSB02naSCyGXerAJdPehECnkHQSFPYqWuqZX/fHIB/165natn9OO/CkoJLH8WSv8FwWbI6AeHnQ5jTguPr9MAaRHpRLta2liyqZYFG2tYvm4jwY1zKWpeyiRbzaRAKZnWCEBTeh4MmUb6iBnh0DfgCEje94Qu+XS6dMgzs1OAnwNJwP3u/uMO+48B7gaOAC5w96fb7QsCSyJPy9z9zP21p5AnnS0UctZVNfDtx99mSOVsbhjyPgWVb4SDXe8hcNgZMPbM8D+WGgsjInHC3dlc28SCsvCEjqq1C+ldOZ8JrKLYVlIQ2A5AWyCNxrzx9Bg+MzKpYypk5Ma4+sTRZUOemSUBq4DPAJuAOcCF7r6s3TGFQG/gOuDZDiGv3t0zD6ZNhTw5VDZUNfDSsgp2tQRpCzmhkBN0py0Yoqq+hfKaRrbUNJBft5CzeY1Tk+aE/xLO6AfjPg/jzg2Pd9FlDxHpIprbgizbHF7CZc26NfjGdxm2630mB1YxztaRakEA6jMLIX8aGSNmYAXTIHc0BAKxLb6LOtCQF48jtacCpe6+FsDMngLOAvaEPHdfH9kXikWBIu3VNbXywpIt/HleOe+tr/7QvoBBciBAIADje+zgvJTZnND2L3KSt9KSlEHLqLOg+ILwpVhNnBCRLigtOYmJBX2ZWNAXSoYBJ7KtromFZTX8YkMFO9fMoff2eRxRu5JJdf9H5vLwHTqaknvR2G8SPYtmkFZ4VHgCWdpB9dHIfsTjb5XBwMZ2zzcB0w7i/HQzmwu0AT9292f2dpCZXQVcBVBQUPAJS5XubFdLGzf9bSnPLd5MU2uI4bkZfOfk0Zw9cTD9e6WRFDCsrRmWPwfzHoYNs6HFYPgsOPJWUsecTmqq1ooTkcTTr1c6Jx0+gJMOHwBMoC14Oasq6vlnWTVlq9/Hyt+joH4JkzatZlT56/C6EySJ2j6jCRRMpffIEgIF06HPEF3Z+BTiMeR9WkPdvdzMhgOvmNkSd1/T8SB3vw+4D8KXazu7SOna3J3//uv7/HVhORdMKeC84iFMzM/64DZdlavDwW7hE9BYHV637vj/gQkXhP/REhHpRpKTAowd1Juxg3rD9ELgdGp2tbBwYw2vrN1Iw9p36LV9HuOqVzCx5kkCSx4GoC61H439J5M5ciY9R8wIT+hISonlW+lS4jHklQPtl+cfEtl2QNy9PPJ9rZn9G5gIfCTkiXwaT7xXxl8WlHPNiSO55sRR4Y3BNlj5Arx3H6x/AwLJ4Vmxky+DYcdq7ImISDtZPVOZNbofs0b3AyYTCjlrKxv4v/Xb2bJ6PoFN75Ffv5hJZXPoufH/4BVosTR2ZI0jMHQ62aNLSBo6HXpmx/qtxK14DHlzgJFmNoxwuLsA+OKBnGhmfYFd7t5sZrnATOAnUatUuqXFm2q4+dllHDsqj28ePxJ2VcP8R2HO/VC7EfoUwAnfhyO/BL36x7pcEZEuIRAwivplUtQvE6YOA86hobmNxZtq+VfpShrXvE3v7fMYW7WCw6vvJWnhPQBUphfSNGAyvUfNpPfIEsgZqT+qI+Judi2AmX2W8BIpScCD7n67md0CzHX3Z81sCvBXoC/QBGx198PNbAbwWyAEBIC73f2B/bWn2bVyoGp2tXDaL2YD8MJFA+iz8Lew6A/Q1hiePDHtazD6VC17IiISBe7Oph2NLFy3hcoVb5O0eQ6D6xYz0VaRbfUANAR6U5U9gaSh08k77GhSC6ZAgo1/7rJLqMSCQp4ciFDIufyROTSueZP7hr9Fn7KXwosTH/EFmPpVGDAu1iWKiHQ7Ta1BlpbXsnbFQprWvU2fyvkc1rqckYHwSK82kqjoOYrmgcX0GTWT7DFHY118bLRC3kFQyJP9aW0L8tTj93HY2gcpDqyCHn1hypUw9SrdXkxEJM5U7Gzi/dL1VK18k6RN7zGkfjHjWUNPawagOqkfVdlHklx4FAPGHUOPIRO61IQOhbyDoJAn+xQKsXPhX6h64YcMa1tDTeoA+hz/bWzSlyE1I9bViYjIAWgNhli5uZoNS9+jed3bZFXNZ3TrcgZbFQBNpLE5YyzNg6aQNaqEAYcfjcXxhA6FvIOgkCcfEQrC0r/S9K8fk16zmnU+gB2T/pNJp3+1S/21JyIie1fd0MKKFcupXvkGKZvnMLhuCWNYR3LkPgvlKUPZkT2RlMLpDBp/LL0GHxY3a/Yp5B0EhTzZwx2WP0fo1dsJbF/BKh/C71O/wHkX/yfj8uP3rzoREfl0QiFn7eZtlL0/m5Z1b9O3agGjW5eTZQ0A1FovNmWOp3XgFLJGl5A/roSktNhM6FDIOwgKed2bu/P+ploqFjzP6GU/J79pJWt8EHe2nktN4an88qJisjNSY12miIh0srrGZlYvW8COFW+QumUuQ+oXM4zNALR6EhtSi6jJmUjKsBnkT5hF9oChnVKXQt5BUMjrvoIh58Gn/sARK+5iWmAF5fTj+eyL2TnqcxyRn8vxY/qRnKT1lkREJLKES/lGNi15g9b1b5NdtYCi1pWkWysAWyyPbSW3MeGEC6Jax4GGvKgthmxmAeBcd/9jtNoQ+TSaK1bz/qPXcmXD69Sl5lBz9I8YNPMKrkpOi3VpIiISh8yM/CEF5A+5CLgIgKamRpa9/w41K2eTtmUOvXMGx7bIdqIW8tw9ZGbfABTyJL7sqqb5Xz8iad6DjPEk5o/4GpPO/x9Iy4x1ZSIi0sWkp/dgbPFxUHxcrEv5iGjf1uwlM7sO+APQsHuju1dHuV2Rjwq2wdwHCL1yO8nNdfwpeBw5p3+fz0w7MtaViYiIHHLRDnmXR75f3W6bA8Oj3K7Ih2xb/DLJL95Adv1q3gmN46eBS7n+0s9z1IicWJcmIiISFVENee4+LJqvL/Jx3J2nXn6bge/dzqzW2WwM5XF3zxtIPfxMfjZ9KMPzdHlWREQSV1RDnpmlAF8Hjols+jfwW3dvjWa7Ih5s5aWHfsBZG39Hsjnzhn2N7JOu45aBugWZiIh0D9G+XPsbIAX4deT5lyPbvhLldqUbC22cS8UTX+OkxtWszCph1KX3MLlvYazLEhER6VTRDnlT3H1Cu+evmNmiKLcp3VXTTvxft8Cc+8H78ueRP+bzX/wqFtA6dyIi0v1EO+QFzWyEu68BMLPhQDDKbUp3tPpl/Llv4ju38HDbyeyccT3fOnUSFif3GRQREels0Q553wFeNbO1gAFDgcui3KZ0J407CP3jewQWPUFZIJ9vNv+AWcefyjUnjlTAExGRbi3ad7xoBEYCoyObV7p7c7TalO4luPx5Wp75FqnNVfyq7Sye73sx/3HWWM6YMCjWpYmIiMRctO948TN3PwpYHK12pBtq2smOv1xL31V/Yn2ogHt6/4xTTzqV58cNIBBQ752IiAhE/3Lti2Z2DvAXd/cotyXdwYa3aX36SnrXlfNw0rkMPucmfnF4vsKdiIhIB9EOedcCGUCbmTURHpfn7t47yu1KomlrgX//EJ99NxX046akW/mfr19GYW5GrCsTERGJS9Eck2fA4e5eFq02pJuoWgNPXwZbFvH3pBP5cehiHrrqeAU8ERGRjxHNMXluZn8FJkerDekGFv8J/n4NoUAy30+/kb81TeTJK6czqn+vWFcmIiIS16J9ufYdM5vi7nOi3I4kmpYG/IXrsYWPU5ZxBF9v/Drr2rJ57IopjBvcJ9bViYiIxL1oh7zjgK+a2QaggQ/G5B0R5XalC6tauwB7+jKydq3nnrazuKfmC8w6bCA/PHYEE/KzYl2eiIhIlxDtkHdqlF9fEszaVx5i4OvXU+89uC37doqmn8E74wfSp2dKrEsTERHpUqJyU08zOx7A3TcAAXffsPuLAxijZ2anmNlKMys1sxv2sv8YM5tvZm1mdm6HfZeY2erI1yWH6j1JlLW1sOHxqxn++jWsChRRd8krfP9bV/PFaQUKeCIiIp9AtO7cfke7x3/usO+/P+5EM0sC7iHcCzgWuNDMxnY4rAy4FHiiw7nZwE3ANGAqcJOZ9T3Y4qWT7dxCxS8/w9DSx3m2x9nkX/Myw4cXxboqERGRLi1aIc/28XhvzzuaCpS6+1p3bwGeAs5qf4C7r3f3xUCow7knAy+5e7W77wBeAk456Oql04TWv039L2aQWbOc3/X/b0669kGye2tpFBERkU8rWmPyfB+P9/a8o8HAxnbPNxHumTsQezt38AGeK52sZc4jBJ6/lm2hXP4x7hd89dzTSdKdK0RERA6JaIW84Wb2LOFeu92PiTwfFqU2D4qZXQVcBVBQUBDjarqZYBuNL3yPHvN+yxuh8aw/7h7+47gJsa5KREQkoUQr5LW/vHpHh30dn3dUDuS3ez4ksu1AlAOzOpz7770d6O73AfcBFBcX6766naVxB7ueuISeG1/jkdCpDDzvDr48fkisqxIREUk4UQl57v7apzh9DjDSzIYRDm0XAF88wHP/Cfyw3WSLk4AbP0UtcihVraHxkXNI2VnGrYGvc+YVN2jdOxERkSiJ9jp5B83d28zsG4QDWxLwoLsvNbNbgLnu/qyZTQH+CvQFzjCzm939cHevNrNbCQdFgFvcvTomb0Q+pHX9O7Q+fj7NrW3cknEb137lUvKze8a6LBERkYRl7rpSWVxc7HPnzo11GQmr/K2nyH3xP9kS6ssTI+/kG+edTO90rX0nIiLySZjZPHcv3t9xndKTZ2Y93X1XZ7Ql8aOtLcg7T9zKjDV3s8RGUn32I3xvUsclD0VERCQaorVOHgBmNsPMlgErIs8nmNmvo9mmxIfm1lZeufsyStbexcJex5B/zcscp4AnIiLSaaIa8oC7CC9QXAXg7ouAY6LcpsRYqLWZ939xHifV/40Vwy5m0rXPkJ3VJ9ZliYiIdCvRDnm4+8YOm4LRblNiqLmODb88ncl1r/LW8G8x5pJfQiDq/5mJiIhIB9H+7bvRzGYAbmYpZnYdsDzKbUqsNFRSec/J5NfO5S/53+OoL98c64pERES6rWiHvK8BVxO+tVg5cCTwH1FuU2KhdhP1955IZu0q7h1wM2dddj1mukWZiIhIrER7du1od7+o/QYzmwm8GeV2pTNVr6PpgdPw+mpu6Xs7/3PFV3QPWhERkRiLdk/eLw9wm3RV21fR/LuTaayv5Xu9bue6Ky+jR2pSrKsSERHp9qLSk2dmRwEzgDwzu7bdrt6E72IhiaBiKc0PnkFdUys3Zf2Y2646n74ZqbGuSkRERIje5dpUIDPy+r3abd8JnBulNqUzbV5Ay0NnUd2SxK3Zd/Cjqz5Pnx66i4WIiEi8iErIc/fXgNfM7GF33xCNNiSGyufT8tCZVLSm8795P+EnV55JZlrc3QZZRESkW4v2b+aHzewjN8d19+Oj3K5Ey+aFtDx0FhWt6fx0wM/4yRWn0TNVAU9ERCTeRPu383XtHqcD5wBtUW5TomXLIpofOoPtrancNfhOfnLZaaSnaIiliIhIPIpqyHP3eR02vWlmr0WzTYmSrUtofvAMtrek8vPBd/JDBTwREZG4FtWQZ2bZ7Z4GgMnAgGi2KVFQsYymB06nuiWJX+XfxW2XnkZasgKeiIhIPIv25dp5gANG+DLtOuCKKLcph1LVGnY9cDo7W4xfD/05t1x8OqnJuhetiIhIvIv25dph0Xx9ibLaTdT97jRamlu4b+jPuemS00lJUsATERHpCqK1GPLnP26/u/8lGu3KIVS/nZp7P0ugsYbfFdzNjZd8TgFPRESkC4lWT94ZH7PPAYW8eNa4g8p7P0vGri38puAOrrv0CyQr4ImIiHQp0VoM+bJovK50gmArW+49m+y6tdyf/yO+eemXFfBERES6oKj+9jazPmZ2p5nNjXz9zMz6RLNN+XQ2PP3/GFi7kCcGfpevXvYVBTwREZEuKtq/wR8E6oAvRL52Ag9FuU35hKoW/R9Dl/+WF1JP5sIr/ksBT0REpAuL9hIqI9z9nHbPbzazhVFuUz6B1tqtBP72dUp9CIddeo8WOhYREeniot1V02hmJbufmNlMoDHKbcrBCoXY+MDF9AjWs+nEexg2KC/WFYmIiMinFO2evK8Dj0TG4RlQDVwa5TblIK1+5oeM3Pkuz+R/h7OPnhXrckREROQQiGpPnrsvdPcJwBHAeHef6O6L9neemZ1iZivNrNTMbtjL/jQz+0Nk/7tmVhjZXmhmjWa2MPJ176F+T4mmYukbFC6+kzdSSzjl4o/8qEVERKSLivbs2m+ZWW/Cky/uNLP5ZnbSfs5JAu4BTgXGAhea2dgOh10B7HD3IuAu4H/b7Vvj7kdGvr52yN5MAmqp3wF/voIKz2bopb8jPTXaHbsiIiLSWaI9Ju9yd98JnAT0Ay4Dfryfc6YCpe6+1t1bgKeAszoccxbwSOTx08AJZmaHruxuwJ3VD1xOdrCSjcf/koJBg2JdkYiIiBxC0Q55u4PXZ4GHIpdq9xfGBgMb2z3fFNm212PcvQ2oBXIi+4aZ2QIze83Mjv40xSey95/9OYfveIV/D/kqRx17aqzLERERkUMs2tfn5pnZi8Aw4EYz6wWEotjeFqDA3avMbDLwjJkdHulN/BAzuwq4CqCgoCCKJcWfzavmUTT/NhakTuLYS2+NdTkiIiISBdHuybsCuAGY4u67gFTCl2w/TjmQ3+75kMi2vR5jZslAH6DK3ZvdvQrA3ecBa4BRe2vE3e9z92J3L87L6z5LhjTtqqP1D5dSbz3pf8nDpKZoHJ6IiEgiivbs2hBQCHzfzH4GHOPui/dz2hxgpJkNM7NU4ALg2Q7HPAtcEnl8LvCKu7uZ5UUmbmBmw4GRwNpD824Sw5IHvk5+20bKjr2bQUOGxrocERERiZKoduOY2a+BIuDJyKavmtmJ7n71vs5x9zYz+wbwTyAJeNDdl5rZLcBcd38WeAB4zMxKCa+9d0Hk9GOAW8yslfBl4a+5e3VU3lwXNOfv9zOl6jneGnQJM477fKzLERERkSgyd4/ei5stBcZ5pBEzCwBL3P3wqDX6CRQXF/vcuXNjXUZUbShdSvZjJ1CeWsiI77xGSmparEsSERGRT8DM5rl78f6Oi/aYvJVA+1kN+cD+LtfKIdbY2Ejjk5fiFiD7y48o4ImIiHQDUblca2bPAU54QsRyM3sv8nwa8FY02pR9e/eBbzMruIr3S37JuILRsS5HREREOkG0xuTd8TH7ond9WD5i9v89yazKJ1nY/xyOPPHiWJcjIiIinSQqIc/dX9vbdjMrAS4EXo9Gu/Jha9aWctg717MhpZBxl/0y1uWIiIhIJ4r6ImlmNhH4InAesA74c7TbFGhoaqH295cz2JrgokdJTs+IdUkiIiLSiaI1Jm8U4R67C4FK4A+EZ/IeF4325MPcnX8/8D1OCy5i9fQfMXLYhFiXJCIiIp0sWj15K4A3gNPdvRTAzL4dpbakg5dffI6Ttz3AyryTGH3y12NdjoiIiMRAtJZQ+Tzh+8i+ama/M7MTAItSW9LOyvVljH3r21Ql96fo8t+B6ccuIiLSHUUl5Ln7M+5+ATAGeBW4BuhnZr8xs5Oi0aZAXWMLFY9dRX/bQdoFD5PUMyvWJYmIiEiMRPvetQ3u/oS7nwEMARYA341mm92Vu/P8Q7dzTPBtyid/l6yR02NdkoiIiMRQtO94sYe773D3+9z9hM5qszv5+8sv87mKe9iQPZOhp30n1uWIiIhIjHVayJPoeX/dFsbO/ia7knuRf9nDENDHKiIi0t0pDXRxtY2tbHj8aobZFpLOuZ9Ar36xLklERETigEJeF+bu/OmhOzkt+C8qJlxN77G6Ei4iIiJhCnld2NMvvc75FXextc+RDDzz5liXIyIiInFEIa+LWriugjGzv0UgKZn+lz0GSVG/Q52IiIh0IQp5XVDNrhaWP34d4wPr4Kx7sKyCWJckIiIicUYhr4sJhZxHHv4tFwafpXLsJWRMOCvWJYmIiEgcUsjrYn7/8jt8qeJ/qc4cRe7nfhLrckRERCROaSBXFzJn7XZGzr6WjKRW0i75PaSkx7okERERiVPqyesiquqbmf/7/2Z6YBn+2TuwvFGxLklERETimEJeFxAKOb959HG+0vYHaoo+R4/iL8W6JBEREYlzCnldwAMvzePyittoyMgn67xfglmsSxIREZE4pzF5ce6t0u0MnX09/ZJ2knTRXyCtV6xLEhERkS5APXlxbHtdM7Of+BEnJc0jeMLN2OCJsS5JREREugiFvDgVDDl3Pvo01wQfoX7oiaSVXB3rkkRERKQLiduQZ2anmNlKMys1sxv2sj/NzP4Q2f+umRW223djZPtKMzu5M+s+VH794iK+UnErbenZZH7hPo3DExERkYMSlyHPzJKAe4BTgbHAhWY2tsNhVwA73L0IuAv438i5Y4ELgMOBU4BfR16vy3hj9XYGvvk/DAtU0PPChyAjJ9YliYiISBcTlyEPmAqUuvtad28BngI63r/rLOCRyOOngRPMzCLbn3L3ZndfB5RGXq9LqNjZxItP/Jxzk14nWHIdFJbEuiQRERHpguI15A0GNrZ7vimyba/HuHsbUAvkHOC5mNlVZjbXzOZu3779EJb+ybUFQ/zw0ee4IXQfjYOmkXLcd2NdkoiIiHRR8Rryos7d73P3YncvzsvLi3U5ANz9z/e5ctttpKSm0+P8hyBJK9yIiIjIJxOvIa8cyG/3fEhk216PMbNkoA9QdYDnxp1XV2wj+63bGRdYT+q5v4U+H+l8FBERETlg8Rry5gAjzWyYmaUSnkjxbIdjngUuiTw+F3jF3T2y/YLI7NthwEjgvU6q+xMpr2nkmT/8jsuT/0HblK/C6FNjXZKIiIh0cXF5PdDd28zsG8A/gSTgQXdfama3AHPd/VngAeAxMysFqgkHQSLH/RFYBrQBV7t7MCZv5AC0tIW46bEXuSP0a5rzxpF28q2xLklEREQSgIU7v7q34uJinzt3bkzavv25xZw450omp5aR/PXZkDMiJnWIiIhI12Bm89y9eH/HxWVPXnfx4tKtZLx7F9OSV8AZ9yngiYiIyCGjkBcjG6t38eSfnuT+5GcIHnEhSRPOj3VJIiIikkAU8mKguS3IDY+/yp38glDWMFJOuyPWJYmIiEiCUciLgR/+fRmXbf8peSl1BM7/G6RlxrokERERSTAKeZ3s+cVbCMz5LSemLICTfwoDj4h1SSIiIpKAFPI60brKBh758zP8PuVJQqM+S2DqlbEuSURERBKUQl4naWoNct3js7nT7sYy+xE4+x4wi3VZIiIikqAU8jrJzc8u5UtVP6cgeRt23vPQMzvWJYmIiEgCi9fbmiWUvy0sp2Xe7/lc0pvYrBth6IxYlyQiIiIJTj15naAoaQunpD1MqKCEwNH/FetyREREpBtQyOsEhzcugB6ZcM79EEiKdTkiIiLSDSjkdYapV8L4c6FH31hXIiIiIt2ExuR1FgU8ERER6UQKeSIiIiIJSCFPREREJAEp5ImIiIgkIIU8ERERkQRk7h7rGmLOzLYDG6L08rlAZZReWw4NfUbxTZ9P/NNnFP/0GcW/g/mMhrp73v4OUsiLMjOb6+7Fsa5D9k2fUXzT5xP/9BnFP31G8S8an5Eu14qIiIgkIIU8ERERkQSkkBd998W6ANkvfUbxTZ9P/NNnFP/0GcW/Q/4ZaUyeiIiISAJST56IiIhIAlLIExEREUlACnlRZGanmNlKMys1sxtiXY98mJk9aGbbzOz9WNciH2Vm+Wb2qpktM7OlZvatWNckH2Zm6Wb2npktinxGN8e6JvkoM0syswVm9vdY1yIfZWbrzWyJmS00s7mH9LU1Ji86zCwJWAV8BtgEzAEudPdlMS1M9jCzY4B64FF3HxfreuTDzGwgMNDd55tZL2AejywXfQAAIABJREFUcLb+H4ofZmZAhrvXm1kKMBv4lru/E+PSpB0zuxYoBnq7++mxrkc+zMzWA8XufsgXq1ZPXvRMBUrdfa27twBPAWfFuCZpx91fB6pjXYfsnbtvcff5kcd1wHJgcGyrkvY8rD7yNCXypZ6DOGJmQ4DTgPtjXYt0PoW86BkMbGz3fBP6BSXyiZhZITAReDe2lUhHkUuBC4FtwEvurs8ovtwNXA+EYl2I7JMDL5rZPDO76lC+sEKeiMQ1M8sE/gxc4+47Y12PfJi7B939SGAIMNXMNPQhTpjZ6cA2d58X61rkY5W4+yTgVODqyFCiQ0IhL3rKgfx2z4dEtonIAYqM8/oz8Ht3/0us65F9c/ca4FXglFjXInvMBM6MjPl6CjjezB6PbUnSkbuXR75vA/5KeLjXIaGQFz1zgJFmNszMUoELgGdjXJNIlxEZ1P8AsNzd74x1PfJRZpZnZlmRxz0ITzRbEduqZDd3v9Hdh7h7IeHfQa+4+5diXJa0Y2YZkYllmFkGcBJwyFZ8UMiLEndvA74B/JPwgPE/uvvS2FYl7ZnZk8DbwGgz22RmV8S6JvmQmcCXCfc+LIx8fTbWRcmHDAReNbPFhP+wfcndtUyHyIHrD8w2s0XAe8Dz7v6PQ/XiWkJFREREJAGpJ09EREQkASnkiYiIiCQghTwRERGRBKSQJyIiIpKAFPJEREREEpBCnojEFTPz9gu2mlmymW03s26xNIeZFZrZF/exb5aZ1ZrZC5Hna81sdIdj7jaz737M68/a/bOMPJ6xn3qONrNlZnbI1u4Skc6hkCci8aYBGBdZXBfCC+zG5G4xZpYcg2YLgb2GvIg33H33eoFPEV7kFgAzCwDnRrYfiFnAx4Y8d38D0PqEIl2QQp6IxKMXgNMijy8Enty9I7JC/INm9p6ZLTCzsyLbC83sDTObH/maEdk+0Mxejyym/L6ZHR3ZXt/uNc81s4cjjx82szvN7FXgfz+mvUvN7Bkze87M1pnZN8zs2sgx75hZduS4EWb2j8jNx98wszHt2vmFmb0V6ZE7N1LOj4GjI/V+ez8/pyeB89s9PwbY4O4bzCzdzB4ysyWRmo5rf6KZFQJfA74daetoMzsv8jNaZGavH8DnJCJxLBZ/pYqI7M9TwPcjlxWPAB4Ejo7s+3+Eb890eeSWWu+Z2cvANuAz7t5kZiMJB6Biwr1i/3T3280sCeh5AO2PAk5096CZ/XAf7QGMAyYC6UAp8F13n2hmdwEXA3cD9wFfc/fVZjYN+DVwfOT8gUAJMIbwbQ+fBm4ArnP30/dXpLsvMbOQmU1w90WEe/V2B+Krw4f4+EiwfNHMRrU7d72Z3QvUu/sdAGa2BDjZ3ct3365MRLouhTwRiTvuvjjS03Qh4V699k4ifNP16yLP04ECYDPwKzM7EggSDmoQvt3Wg2aWAjzj7gsPoIQ/uXtwP+0BvOrudUCdmdUCz0W2LwGOMLNMwpdD/xS+FS8Aae3aecbdQ8AyM+t/AHXtzZPABWa2FDgbuCmyvQT4JYC7rzCzDXzwM9mXN4GHzeyPwF8+YT0iEicU8kQkXj0L3EF43FhOu+0GnOPuK9sfbGY/ACqACYSHojQBuPvrZnYM4cu/j5nZT939UaD9PR3TO7TdcADtTQOa220KtXseIvzvawCocfcj9/Ee259v+zhmf54CXgReAxa7e8UnfB3c/WuR93UasNDMjnT3qk/6eiISWxqTJyLx6kHgZndf0mH7P4H/tEjXmJlNjGzvA2yJ9Ix9GUiK7B8KVLj774AHgEmR4yvM7LDIZIXPfUwd+2pvv9x9J7DOzM6LnGtmNmE/p9UBvQ6ijTVAJeGxfE+22/UGcFGk3VGEex9Xdjj9Q22Z2Qh3f9fdvx95zfwDrUNE4o9CnojEJXff5O6/2MuuW4EUYHHkEuWtke2/Bi4xs3cIX5bc3Rs3C1hkZguAc4CfR7bfAPwd+Bew5WNK2Vd7B+oi4AozWwQsBc7az/GLgWBk8sP+Jl7s9iThcX3tL7H+GghExtn9AbjU3Zs7nPcc8LndEy+An0YmarwPvA4sOsD2RSQOmbvv/ygREYk5M5vFAU7KOMTtFgJ/d/dxndmuiHw66skTEek6WgivIdhxMkrURHr4niN8+VZEuhD15ImIiIgkIPXkiYiIiCQghTwRERGRBKSQJyIiIpKAFPJEREREEpBCnoiIiEgCUsgTERERSUAKeSIiIiIJSCFPREREJAEp5ImIiIgkIIU8ERERkQSkkCciIiKSgBTyRERERBKQQp6IiIhIAlLIExEREUlACnkiIiIiCUghT0RERCQBKeSJiIiIJCCFPBEREZEEpJAnIiIikoAU8kREREQSkEKeiIiISAJSyBMRERFJQAp5IiIiIglIIU9EREQkASnkiYiIiCQghTwRERGRBKSQJyIiIpKAFPJEREREEpBCnoiIiEgCUsgTERERSUAKeSIiIiIJSCFPRLo0M+thZs+ZWa2Z/SnW9cQDMysws3ozS4p1LSISOwp5ItIlmNm/zWyHmaV12HUu0B/IcffzzOxSM5sdhfYHmtkDZrbFzOrMbIWZ3WxmGYe6rU9Q23ozO3H3c3cvc/dMdw/Gsi4RiS2FPBGJe2ZWCBwNOHBmh91DgVXu3naI2krey7Zs4G2gB3CUu/cCPgNkASMO8vXNzAL72yYi8mnpHxUR6QouBt4BHgYu2b3RzG4Gvg+cH7k8eTVwL3BU5HlN5Lg0M7vDzMrMrMLM7jWzHpF9s8xsk5l918y2Ag/tpf1rgTrgS+6+HsDdN7r7t9x9ceR1ZpjZnMhl4zlmNqNdnf82s9vN7E1gFzB8H9v6tOstLDez29pfcjWzK81seaQncZmZTTKzx4AC4LnIe77ezArNzHcHVjMbZGbPmlm1mZWa2ZXtXvMHZvZHM3s08rpLzaz4U31aIhIXPvIXq4hIHLoYuBN4F3jHzPq7e4W732RmDhS5+5cAzKwB+Iq7l7Q7/8eEe9yOBFqBJwiHwxsj+wcA2YR7Bff2x++JwF/cPbS34iI9fc8D3wSeBM4DnjezInevihz2ZeBUYCVg+9j2R2AbUARkAH8HNgK/NbPzgB8AZwNzI++n1d2/bGZHR97zy5F6CjuU+BTwPjAIGAO8ZGZr3P2VyP4zgc8DlwG3Ab8Cpu/tvYpI16GePBGJa2ZWQjh8/dHd5wFrgC8exPkGXAV8292r3b0O+CFwQbvDQsBN7t7s7o17eZkcYMvHNHMasNrdH3P3Nnd/ElgBnNHumIfdfWlkf2vHbYRD5meBa9y9wd23AXe1q/MrwE/cfY6Hlbr7hgN4//nATOC77t7k7guB+wkH591mu/sLkTF8jwET9ve6IhL/1JMnIvHuEuBFd6+MPH8isu2uAzw/D+gJzAvnPSDca9Z+5ul2d2/6mNeoAgZ+zP5BQMfAtQEY3O75xr2c137bUCAF2NKuzkC7Y/IJB9yDNQjYHW7b19b+kuzWdo93AelmlnyoxjmKSGwo5IlI3IqMm/sCkBQZLweQBmSZ2QR3X7SX07zD80qgETjc3cv30VTHczp6Gficmd28j0u2mwmHtPYKgH/sp4322zYCzUDuPsLVRvY9yePj6t8MZJtZr3ZBrwDY189CRBKELteKSDw7GwgCYwmPpzsSOAx4gw9fbmyvAhhiZqkAkVD2O+AuM+sHYGaDzezkg6jjTqA38IiZDW33Gnea2RHAC8AoM/uimSWb2fmRmv9+oA24+xbgReBnZtbbzAJmNsLMjo0ccj9wnZlNjszGLdpdS+Q9D9/H624E3gJ+ZGbpkXqvAB4/iPcvIl2QQp6IxLNLgIci675t3f1FeGLARXtb7gR4BVgKbDWz3Zd4vwuUEp60sZNwz9zoAy3C3auBGYQnbbxrZnXAv4BaoDQyueJ04L8IX9q9Hji93SXmA3UxkAosA3YATxO5TOzufwJuJ3y5ug54hvA4PoAfAf9tZjVmdt1eXvdCoJBwr95fCY8/fPkgaxORLsbc93eVQkRERES6GvXkiYiIiCQghTwRERGRBKSQJyIiIpKAFPJEREREEpDWyQNyc3O9sLAw1mWIiIiI7Ne8efMq3T1vf8cp5AGFhYXMnTs31mWIiIiI7JeZ7feWhqDLtSIiIiIJSSFPREREJAEl5OVaM1tPeEX4INDm7sUff4aIiIhIYknIkBdx3Ce4pZCIiIhIQtDlWhEREZFDYHNNI7ta2mJdxh6J2pPnwItm5sBv3f2+WBckIiIiiaV2Vytvr63izdJK3iytZG1lA7+5aBKnjh8Y69KAxA15Je5ebmb9gJfMbIW7v97+ADO7CrgKoKCgIBY1ioiISBfS1Bpk/oYdzC6t5M01VSzZVEPIoWdqEtOH5/DFaQWMH9In1mXuYe4e6xqiysx+ANS7+x37Oqa4uNi1Tp6IiIi0Fwo5y7bsDIe60kreW1dNc1uIpIAxMT+LmUW5lIzMZcKQLFKTO28EnJnNO5BJpQnXk2dmGUDA3esij08CbolxWSIiIhLn3J2y6l17Qt1ba6qo2dUKwOj+vbho2lBKRuYwdVgOmWnxH6Hiv8KD1x/4q5lB+P094e7/iG1JIiIiEo8q65t5a00Vb5VWMru0kk07GgEY2CedEw/rT0lRLjNG5NCvd3qMKz14CRfy3H0tMCHWdYiIiEj82dXSxnvrqnmztJLZpVUs37ITgF7pycwYkcNXjxnOzKJchuVmEOkw6rISLuSJiIiI7NYWDLFoU+2eGbDzy3bQGnRSkwIUF/blOyePZmZRLuMH9yEp0LVDXUcKeSIiIpIw3J012+uZvTrcU/fu2irqmtswg8MH9ebykmGUFOVSPDSbHqlJsS43qhTyREREpEvbWtu0p6dudmkl2+qaARia05MzjhxESVEuRw3PoW9Gaowr7VwKeSIiItKl7Gxq5d211XtCXem2egCyM1KZMSKHkqJcZhblkp/dM8aVxpZCnoiIiMS15rYgC8pq9oS6xZtqCYacHilJTB2WzfnF+cwsymXMgF4EEmxc3aehkCciIiJxJRRylm/dGbkEW8V766ppbA2SFDAmDOnD1bNGMKMol4kFWaQlJ/a4uk9DIU9ERERibmP1rj09dW+tqaK6oQWAon6ZnD8l3FM3bXg2vdNTYlxp16GQJyIiIp1uR0MLb62pioS6SjZU7QKgf+80Zo3OiyxCnMuAPl1vEeJ4oZAnIiIiUdfUGmTO+uo9twxbunkn7tArLZlpw3O4bEYhJSNzGZGX2eUXIY4XCnkiIiJyyAVDzpLy8CLEs1dXMq9sBy1tIVKSjEkFfbn2xFHMHJnLEYP7kJwUiHW5CUkhT0RERD41d2ddZcOecXVvr6liZ1MbAGMH9uaSo4YysyiXqcOy6Zmq+NEZ9FMWERGRT2RbXRNvlVbtuQS7pbYJgMFZPfjs+IHMLMplxogccjLTYlxp96SQJyIiIgekvrmNd9dW8WZpFW+WVrKyog6ArJ4pzBwRXoB4ZlEOBdk9Na4uDijkiYiIyF61BkMs3FjD7NXhnrqFG2toCzlpyQGmDsvmc5MGU1KUy9iBvbUIcRxSyBMREREgPK5uZUXdnlD33rpqGlqCBAzGD8niq8cOZ2ZRLpMK+pKeokWI451CnoiISDdWXtMYubNE+O4SlfXNAAzPy+Dzk4YwsyiXo4bn0KenFiHuahTyREREupHaXa28vbYyMlmiinWVDQDkZqZRUpQTGVeXy6CsHjGuVD4thTwREZEE1tQaZN6GHXt665aU1xJyyEhNYvrwHL48Pby0yaj+WoQ40SjkiYiIJJBgyFm2eeeeZU3mrK+muS1EciC8CPE3TxhJSVEuE/KzSNEixAlNIU9ERKQLc3c2VO3aE+reXltFza5WAMYM6MWXpg+lJLIIcUaafu13Jwn7aZtZEjAXKHf302Ndj4iIyKFSWd/MW2uqeHN1eGxdeU0jAIP6pHPS2P6RRYhzyeulRYi7s4QNecC3gOVA71gXIiIi8mk0NLfx3vrqPaFuxdbwIsR9eqRw1PAcvjZrBCVFuRTmaBFi+UBChjwzGwKcBtwOXBvjckRERA5KazDE4k01vBm5ZdiCsh20Bp3U5ABTCvty/SmjKSnK5fBBfUjSIsSyDwkZ8oC7geuBXvs6wMyuAq4CKCgo6KSyREREPsrdKd1Wv2dc3Ttrq6lvbsMMxg/uwxUlwykpyqW4UIsQy4FLuJBnZqcD29x9npnN2tdx7n4fcB9AcXGxd1J5IiIiAGypbeTN0ireKg1fgt1WF16EuDCnJ2cdOYiSolyOGpFDVs/UGFcqXVVchjwzm3QAh7W6+5K9bJ8JnGlmnwXSgd5m9ri7f+mQFikiInIQdja18s6aKt6MhLo128OLEOdkpDKzKJeSolxmFOUwpG/PGFcqiSIuQx7wGjAH+LiBBsOAwo4b3f1G4EaASE/edQp4IiLS2ZrbgszfULMn1C3eVEPIoWdqElOHZXPh1AJmFuUyun8vAhpXJ1EQryFvjrsf/3EHmNkrnVWMiIjI/oRCzrItO3lrTSWzS6t4b10VTa0hkgLGkflZfOP48CLER+ZnkZqsRYgl+uIy5O0v4B3EMf8G/n0IShIREfmIjdXhRYhnl1by9poqqhtaABjVP5MLphRQUpTLtOHZ9EpPiXGl0h3FZcjbzcxmAgvdvcHMvgRMAn7u7htiXJqIiHRD1Q0tvLWmkjdLw2Pryqp3ATCgdzrHje5HycgcZozIpX/v9BhXKhLnIQ/4DTDBzCYQXhLlAeBR4NiYViUiIt1CY0uQOeur94yrW7p5JwC90pM5angOXzl6GDNG5DIiL0OLEEvcifeQ1+bubmZnEe7Be8DMLol1USIikpjagiGWlNfuCXXzN9TQEgyRmhRg0tAsrjtpFDOLchk/uA/JSRpXJ/Et3kNenZndCHwJOMbMAsD/Z+++4+u+63uPvz7asmzJWpaHLA9Z8nbixBmOZ/aABCiBhJkClxTKCiWl0EXHLR20QFnlhhIopU0IO8PZ3tl2Etvx3lvTkmzJmud87h/nSDmWtS35HB29n4/HeUTnd37ndz5Hx5He+k4NbBARkUHh7hysagiNq9tbxUsHqjnT1AbA3ImZfGzJVJbMyOOKqTmkp2gRYhleYj3k3QV8EPiEu5eZWRHwjSjXJCIiw1jt2RZe3F/Nhr2VrN9TxfHaRgCKckbxzgUTWDIjj8XTc8kdnRrlSkUuTKyHvC+6+5+133H3I2Y2N5oFiYjI8NIaCPLm0Vo27Klk/d6316sbk5bEkuI8/vjaYpbNyKcoV4sQS3yJ9ZB3I/BnnY7d2sUxERGRDoerG1gfDnUv7a+mvrmNBINLJ4/lc9eVsLw0n0sKNa5O4ltMhjwz+zTwx8B0M9sa8dAY4MXoVCUiIrGqrrGVl8JdsBv2vr20SWF2OndcOpHlJXksLs4jK13DumXkiMmQB/wv8CTwj8BXIo6fcfdT0SlJRERiRVsgyJZjdR2h7s2jtQSCzujUJBYX5/LJZdNYVpLPlNxRWtpERqxYDXmJwGngM50fMLMcBT0RkZHn6KmzbNhbxYa9lbywr4rTTW2YwYLCsXx6RTHLS/NZWDSWZHXBigCxG/I2Ax7+uvOfYA5Mv7jliIjIxVbf3HZOF+zBqgYAJmalceu8CSwvzWfJjFzGjkqJcqUisSkmQ567T4t2DSIicnEFgs5bx+s6ljZ5/UgNbUEnPTmRxcW5fHTxFJaV5Gt3CZE+ismQF8nM7gCWh++udffHo1mPiIgMnhO1jWzcW8W6cBds7dlWAOZNyuSTy6ezrCSPy6dkk5qkhYhF+iumQ56Z/RNwBfA/4UNfMLNr3P3Po1iWiIgMUGNLgJcPVrNhTxXr91ayr6IegPwxqVw/q4DlpXksmZFHnhYiFrlgMR3ygNuAS909CGBm/wW8ASjkiYgMA8Ggs7PsNBv2VrF+TyWbDtXQEgiSmpTAldNyuGvRZJaV5jGzYIy6YEUGWayHPICxQPts2qxoFiIiIr2rONPExr1V4ZmwVVTVNwMwa/wY7rkmNK7uymk5pCWrC1ZkKMV6yPtH4A0zW0Nolu1yzl03T0REoqypNcDmwzUdO0zsPHkagNyMFJbMyGN5aT7LSvIoyEyLcqUiI0tMhzx3f8jM1hIalwfwZ+5eFsWSRERGPHdnX0U968NdsK8crKapNUhyorFoSg5fvmUmy0vymTMhk4QEdcGKREtMhjwz20Fo14uH3H0/8GiUSxIRGdFqGlrYuK+qY826k3VNAEzPz+DuK4pYXprHVdNyyUiNyV8rIiNSrP7f+AHgbuAZM6sGHgJ+4e4nenuimaUB64FUQu/vV+7+taEsVkQk3rQGgrxxpJb1eyrZsLeSrcfrcIfMtCSWluTxuRn5LC/NozB7VLRLFZFuxGTIc/ctwBbgq2Z2NXAX8LKZ7Qf+191/1MPTm4Hr3L3ezJKBjWb2pLu/PPSVi4gMX4erGzrG1b20v5r65jYSE4yFk8dy3/WlLCvNY8GkLJK0bZjIsBCTIS9SOJy9bGa/B74FfA/oNuS5uwP14bvJ4Zt3d76IyEh1uqm1Y9uw9XuqOHLqLACF2enccelElpfks7g4l6z05ChXKiIDEdMhz8yuINR1+17gIPD/gF/24XmJhPa/nQF8391fGco6RUSGg0DQ2Xa8jg17Klm/t5LXj9QSCDoZKaFtwz6xdBrLS/OZmjtKa9aJxIGYDHlm9nVCXbSngIeBJe5+rK/Pd/cAcKmZjQV+a2bz3P2tTq9xL3AvQFFR0aDVLiISS07WNXZ0wbZvG2YG8yZm8akV01lWks9lRdmkJKkLViTexGTIA5qAW9x974VcxN1rw2vs3QK81emxB4AHABYtWqTuXBGJC40tAV45WM36PaGZsHvD24YVZKZyw+wClpfms6Q4l1xtGyYS92I15D3eW8Azs8vc/fUujucDreGAlw7cCPzzENUpIhJV7s6usjMd4+pePXSKlra3tw17/6LJLC/Np7RgtLpgRUaYWA15PzGzlYR2uejOj4GFXRyfAPxXeFxeAvCIuz8++CWKiERHVX0zG/dWsT68Zl3lmdC2YaUFo/no1VNYVprPVdo2TGTEi9WQl0Vo4kRPIa+yq4PuvpWuw5+IyLDU0hYMbRu2N7Rm3VvHQ9uGZY9KZmlJaMuw5SX5jM/StmEi8raYDHnuPjXaNYiIRIu7c6j6bMdCxC/tr6ahJUBSgnHZlGzuv6mU5aX5zJuYpW3DRKRbMRnyRERGmtNNrby4r5r1eytZv6eSYzWNAEzJHcV7LpvUsWbdmDStWScifaOQJyISBYGgs/VYbccs2DeOhtasG52axOLiXP5o+XSWl+YzJTcj2qWKyDClkCcicpF0rFm3p4qN+6qoawytWTd/UhafXlHM8tJ8FhaNJVnbhonIIIjJkGdml/X0eFdLp4iIxJqm1gAvH6hmw94q1u85d826G+eE1qxbOiOPnIyUKFcqIvEoJkMe8G/h/6YBi4AthGbaLgBeAZZGqS4RkW65O3vK68M7TFTyysHQmnUpSQlcpTXrROQii8mQ5+7XApjZw8C97r4tfH8ecH80axMRiVTT0MKGfVUdM2HLT4fWrCsZN5qPXD2F5VqzTkSiJCZDXoRZ7QEPwN3fMrNLo1mQiIxsrYEgbx6tDY+tq2Tr8TrcISs9maUz8lhemseyknwmjk2PdqkiMsLFesjbaWb/Cfw8fP9DwM4o1iMiI9DRU2dZFw51L+2v5kxzGwkGC4uyue/6UpaX5rGgcCyJWrNORGJIrIe8jwGfBr4Qvr8e+I/olSMiI0FDcxsv7a8O7Qe7t4qDVQ0ATBqbzjsvmcDyknyumZFHVrrWrBOR2BXTIc/dm8zsh8Aqd98d7XpEJD4Fg86Ok6c7FiLefLiG1oCTnpzI1dNz+Oji0Ni66XkZmjAhIsNGTIc8M7sD+AaQAkwLj8f7O3e/I7qVichwV1XfzMbw0ibr91ZRVR+aMDFr/Bg+vmQay0vzWTQ1m9QkTZgQkeEppkMe8DXgSmAtgLu/aWbTolqRiAxLLW1BXj9S07G8yVvHTwOQk5ESnjCRz/KSPMZlpkW5UhGRwRHrIa/V3es6dY94tIoRkeHlcHUD6/dUsm5PFS/tr6KhJUBSgnFZUTb331TK8tJ85k3MIkETJkQkDsV6yNtuZh8EEs2sBPg88GKUaxKRGNU+YWL93krW7ankcPVZACbnpPPuhZNYXprPNcW5jEnThAkRiX+xHvI+B/wF0Az8L/A08PdRrUhEYoZ7eMLEnirW7ak4Z8LE4uJcPnbNVFbMHMfU3FGaMCEiI06sh7x3uPtfEAp6AJjZ+4BfRq8kEYmm6vpmNu6rYt2eSjbsraLyzLkTJlaU5nO5JkyIiMR8yPsq5we6ro6JSJxqCwR542gt63aHJkxsC+8wkT0qmaUlockSK0rzNWFCRKSTmAx5ZnYrcBswycy+E/FQJtAWnapE5GI5VnOW9XtCy5u8sK+qY4eJy4qy+eINoQkT8ydlaYcJEZEexGTIA04Am4A7gM0Rx88AX4xKRSIyZJpaA7x8oLpjbN3+ytAOExOz0njHggmsKNUOEyIi/RWTIc/dtwBbzOy3QIO7BwDMLBFI7em5ZjYZ+BlQQGi5lQfc/d+HuGQR6Qd3Z39lPWt3hxYifuVANc1tQVKSErh6ei4fuLKIlTPzKc4frQkTIiIDFJMhL8IzwA1Affh+evjYNT08pw34kru/bmZjgM1m9qy77xjaUkWkJ6ebWnkxPGFi/Z4qjtc2AjA9P4MPXTWF5aV5XDUtl/QUTZgQERkMsR7y0ty9PeDh7vVmNqqnJ7j7SeBk+OszZrYTmAQo5IlcRMGgs/3EadbtqWD9nio2H6khEHRGpyaxZEYun7l2BstL8yjM7vF/aRERGaBYD3kNZnaZu78OYGaXA419fbKZTQUWAq8MSXUico7q+mY27G1vraukuqEFgHmTMvlRekccAAAgAElEQVTUiumsKB3HwqKxJCcmRLlSEZH4F+sh7z7gl2Z2AjBgPHBXX55oZqOBXwP3ufvpLh6/F7gXoKioaNAKFhlJ2gJB3jxay7o9oR0m2pc3yclIYVlJHstL8llemk/+mB6H0oqIyBAw99jeCtbMkoGZ4bu73b21j895HHja3b/Z2/mLFi3yTZs2XVihIiNEWV0T6/dUsnZPBRv2VnGmKbS8ycKibFaW5rNipvaDFREZSma22d0X9XZeTLfkhcff/Qkwxd0/aWYlZjbT3R/v4TkG/BjY2ZeAJyI9a2kLsunwKdbtDrXW7So7A0BBZiq3zhvPypnjWFKcR9YoLW8iIhJLYjrkAT8htE7e4vD944R2u+g25AFLgI8A28zszfCxP3f3VUNWpUicOXrqLOv2VLJ2dyUv7a+ioSVAcqJxxdQcvnrrLJaX5jNr/BgtbyIiEsNiPeQVu/tdZvYBAHc/a738VnH3jYTG74lIHzW1BnjlYKi1bu2eCg6EFyMuzE7nPZdNYkXpOBYX5zI6NdZ/ZIiISLtY/4ndYmbphBY1xsyKgeboliQSHw5WNbBudwVr91Ty8oFqmlrfXoz4Q1dNYeXMfKbnZai1TkRkmIr1kPc14Clgspn9D6Gu2D+MakUiw1RjS4CXDlSFW+sqOVx9FoBpeRncfUURK0rzuXq6FiMWEYkXMRvywt2yu4A/AK4m1AX7BXevimphIsOEu3OgqoG1uytZu7uCVw6eoqUtSFpyAoun5/LxJdNYOTOfKbkZ0S5VRESGQMyGPHd3M/udu18OPBHtekSGg/bWujW7QmPrjp56e+uwD4e7YK+clkNaslrrRETiXcyGvLCXzewKd38t2oWIxKLuWuvSkxNZMiOXe5dNZ+XMcUzO0dZhIiIjTayHvGuBPzKzw0ADoS5bd/cF0S1LJHq6a60rzs/gI1e/3VqXmqTWOhGRkSzWQ96t0S5AJBYcrGpgza63Z8Ke01q3vJiVpflqrRMRkXPEbMgzs0TgCXefF+1aRC62ptYALx+o7uiGPRSeCTs9orXuiqkaWyciIt2L2ZDn7gEz22JmRe5+JNr1iAy1o6fOsnZ3BWt2V/Li/iqaWiNmwi6dxsrScRTlqrVORET6JmZDXtgEYLuZvUpoTB4A7n5H9EoSGRwtbUE2HTrFmnCw21dRD0BRzijuvqKIlTND69aptU5ERAYi1kPe30a7AJHBVH66iTW7Klizu4KNe0N7wqYkJnDV9Bw+cGWRdpkQEZFBE9Mhz93XmVkBcEX40KvuXhHNmkT6IxB03jxaw+pdFazZVcmOk6cBmJiVxrsWTuLameO4pjiXDO0JKyIigyymf7OY2fuBbwBrCS2f8l0z+1N3/1VUCxPpQU1DC+v2VLJmdwXr9lRSe7aVxATj8qJs/uyWWVw7K5+ZBWPUWiciIkMqpkMe8BfAFe2td2aWDzwHKORJzHB3dpw8zZpdFazeVcGbR2sJOuRmpHDdrHFcN2scy2bkkzUqOdqliojICBLrIS+hU/dsNZAQrWJE2jU0t/HCvqrQpIldlZSdbgJg/qQsPntdCdfNGseCSVkkJKi1TkREoiPWQ95TZvY08FD4/l3Ak1GsR0awI9VnWb2rnNW7K3l5fzUtgSCjU5NYVpLHtbPGsbI0n3GZadEuU0REBIjxkOfuf2pmfwAsDR96wN1/G82aZORoDQTZfDg0aWL1roqOJU6m52Xw0cVTuG7WOBZNzSElSY3LIiISe2Iy5JnZDKDA3V9w998AvwkfX25mxe6+P7oVSryqaWhh7Z4Knt8ZmjRxpqmN5ETjqmm5fPDKIq6bNY6peRnRLlNERKRXMRnygG8Df97F8bPhx26/uOVIvHJ39pTX8/yuclbvrOD1IzUEHfJGp3Dz3PHcMHscS0vyGa0lTkREZJiJ1d9cU919a+eD7r7JzKZe/HIknjS1Bnjl4ClW7yzn+V0VHKtpBGDepEw+e10J188ax3xNmhARkWEuVkNeT6PX03t7spk9CLwTqHD3eYNWlQxblWeaWbOrgud2lrNxXxVnWwKkJSewdEY+n7l2BtfOHMf4LE2aEBGR+BGrIe81M/uku/8o8qCZ/R9gcx+e/1Pge8DPhqA2GQbcnZ0nz/D8znKe21XBlqO1QGiniT+4bBLXzypgcbH2hRURkfgVqyHvPuC3ZvYh3g51i4AU4D29Pdnd16tbd+Rpag3w0oFqVu+s4Pmd5Zyoa8IMFhSO5Us3lnL97AJmT9BOEyIiMjLEZMhz93LgGjO7Fmjvbn3C3VdHsSyJQVX1zazeFQp1G/aGumHTkxNZVpLHfTeUcu2sceSPSY12mSIiIhddTIa8du6+BlgzFNc2s3uBewGKioqG4iVkCLg7+yrqeXZnOc/tKOeNo7W4w/jMNN6zcBI3zFY3rIiICMR4yBtK7v4A8ADAokWLPMrlSA9aA0FeO3SK53ZU8Pyucg5XnwVCW4jdd30p188ex9yJmeqGFRERiTBiQ57EttNNrazfU8mzO8pZs6uC001tpCQlsKQ4l3uXT+f6WQWaDSsiItKDuAx5ZvYQsBLIM7NjwNfc/cfRrUp6c7y2ked3lvPsjnJePlBNa8DJyUjhprnjuWF2ActK8sjQosQiIiJ9Epe/Md39A9GuQXrn7mw/cZrnwsFu+4nTAEzPz+DjS6Zx45wCFhZlk6hFiUVERPotLkOexK7WQJBXD57ime1lPLezguO1jZjB5UXZfOXWWdw4p4Di/NHRLlNERGTYU8iTIVff3Ma63ZU8u6OM1eHxdalJCSwryecL15dw3exx5I3WMiciIiKDSSFPhkTFmSae31nBM9vLeGFfNS2BINmjkrlxznhumhsaXzcqRf/8REREhop+y8qgOVjVwDPby3hmRzmvH6nBHSbnpPORxVO4aU4Bl0/JJikxIdplioiIjAgKeTJg7s6243U8s72cZ3aUsae8HoB5kzL54g2l3DS3gJkF2kZMREQkGhTypF/aAkFePXSKp98KtdidrGsiMcG4cmoOX7u9iBvnFFCYPSraZYqIiIx4CnnSq6bWABv2VvH09jKe31lOzdlWUpMSWF6az5dumsn1s8aRnZES7TJFREQkgkKedOlMUyurd1Xw9PYy1u6u5GxLgDFpSdwwu4Cb5xawvDRfEydERERimH5LS4e6s608vaOMJ7ed7JgRmz8mlXcvnMTNc8ezeHouKUmaOCEiIjIcKOSNcLVnW3hmezlPbDvJC/uqaAs6hdnpfHTxFG6dP56Fk7NJ0I4TIiIiw45C3ghU09DCMzvKeGJbGS+Gg93knHQ+sWwa75g/gfmTsjQjVkREZJhTyBshTjW08PT2MlZtO8mL+6sJBJ2inFH8n2XTecf8CcyblKlgJyIiEkcU8uJYdX0zT28vZ9W2k7x0IBTspuSO4t7loWA3d6KCnYiISLxSyIszVfXNHS12Lx84RSDoTMvL4FMrpnPb/AnMmaBgJyIiMhIo5MWByjPNPLW9jFVbT/LKwWqCDtPzMvj0imJumz+B2RO064SIiMhIo5A3TFWcaeLpt8p4YttJXj14KhTs8jP4zLUzuG3+BGaNV7ATEREZyRTyhpGK0008tb2MJ7ae5NVDp3CHGeNG89nrSnjH/AmUFoxWsBMRERFAIS/mlZ9u4sltJ1m1rYzXDoeCXcm40Xz+uhLesWACpQVjol2iiIiIxCCFvBhUVtfEk2+dZNW2k2w6XIM7zCwYw33Xl3Lb/PGUKNiJiIhILxTyYsTJukae3FbWEewAZo0fwxdvKOW2+ROYMW50lCsUERGR4SQuQ56Z3QL8O5AI/Ke7/1OUS+rSidpGVm0Ltdi9fqQWCAW7L91Yym0LJlCcr2AnIiIiAxN3Ic/MEoHvAzcCx4DXzOxRd98R3cpCjtc28uS2kzyx7SRvhIPdnAmZ/OnNM7l13nimK9iJiIjIIIi7kAdcCexz9wMAZvYw8C4gaiHvRG0jT2wNBbs3j4aC3dyJoWB32/wJTMvLiFZpIiIiEqfiMeRNAo5G3D8GXNX5JDO7F7gXoKioaEgLemLrSf5h1U7mTcrky7fM5LZ5E5iqYCciIiJDKB5DXp+4+wPAAwCLFi3yoXytOy8v5Oa54ynKHTWULyMiIiLSIR5D3nFgcsT9wvCxqMnOSCE7IyWaJYiIiMgIkxDtAobAa0CJmU0zsxTgbuDRKNckIiIiclHFXUueu7eZ2WeBpwktofKgu2+PclkiIiIiF1XchTwAd18FrIp2HSIiIiLREo/dtSIiIiIjnkKeiIiISBwy9yFdPWRYMLNK4PAQXT4PqBqia8vg0GcU2/T5xD59RrFPn1Hs689nNMXd83s7SSFviJnZJndfFO06pHv6jGKbPp/Yp88o9ukzin1D8Rmpu1ZEREQkDinkiYiIiMQhhbyh90C0C5Be6TOKbfp8Yp8+o9inzyj2DfpnpDF5IiIiInFILXkiIiIicUghbwiZ2S1mttvM9pnZV6Jdj5zLzB40swozeyvatcj5zGyyma0xsx1mtt3MvhDtmuRcZpZmZq+a2ZbwZ/S30a5JzmdmiWb2hpk9Hu1a5HxmdsjMtpnZm2a2aVCvre7aoWFmicAe4EbgGPAa8AF33xHVwqSDmS0H6oGfufu8aNcj5zKzCcAEd3/dzMYAm4F36/+h2GFmBmS4e72ZJQMbgS+4+8tRLk0imNmfAIuATHd/Z7TrkXOZ2SFgkbsP+jqGaskbOlcC+9z9gLu3AA8D74pyTRLB3dcDp6Jdh3TN3U+6++vhr88AO4FJ0a1KInlIffhucvimloMYYmaFwDuA/4x2LXLxKeQNnUnA0Yj7x9AvKJEBMbOpwELglehWIp2FuwLfBCqAZ91dn1Fs+TbwZSAY7UKkWw48Y2abzezewbywQp6IxDQzGw38GrjP3U9Hux45l7sH3P1SoBC40sw09CFGmNk7gQp33xztWqRHS939MuBW4DPhoUSDQiFv6BwHJkfcLwwfE5E+Co/z+jXwP+7+m2jXI91z91pgDXBLtGuRDkuAO8Jjvh4GrjOzn0e3JOnM3Y+H/1sB/JbQcK9BoZA3dF4DSsxsmpmlAHcDj0a5JpFhIzyo/8fATnf/ZrTrkfOZWb6ZjQ1/nU5ootmu6FYl7dz9q+5e6O5TCf0OWu3uH45yWRLBzDLCE8swswzgJmDQVnxQyBsi7t4GfBZ4mtCA8UfcfXt0q5JIZvYQ8BIw08yOmdknol2TnGMJ8BFCrQ9vhm+3RbsoOccEYI2ZbSX0h+2z7q5lOkT6rgDYaGZbgFeBJ9z9qcG6uJZQEREREYlDaskTERERiUMKeSIiIiJxSCFPREREJA4p5ImIiIjEIYU8ERERkTikkCciIiIShxTyRCSmmJlHrspvZklmVmlmI2L9NTObamYf7OaxlWZWZ2arwvcPmNnMTud828z+rIfrr2z/Xoa/vqaXepaZ2Q4zG7QFWkXk4lDIE5FY0wDMC++gAKFdFKKyJaCZJUXhZacCXYa8sA3u3r4o9MOEdjIAwMwSgDvDx/tiJdBjyHP3DYAWoRYZhhTyRCQWrQLeEf76A8BD7Q+EtwF60MxeNbM3zOxd4eNTzWyDmb0evl0TPj7BzNaHd8x4y8yWhY/XR1zzTjP7afjrn5rZN81sDfDPPbzeH5rZ78zsMTM7aGafNbM/CZ/zspnlhM8rNrOnzGxzuL5ZEa/zHTN7Mdwid2e4nH8CloXr/WIv36eHgLsi7i8HDrv7YTNLM7OfmNm2cE3XRj7RzKYCnwK+GH6tZWb2vvD3aIuZre/D5yQiMSwaf6WKiPTmYeCvw92KC4AHgWXhx/6C0B6cHw/vm/qqmT0HVAA3unuTmZUQCkCLCLWKPe3u/2BmicCoPrx+KXCDuwfM7OvdvB7APGAhkAbsA/7M3Rea2beAjwLfBh4APuXue83sKuAHwHXh508AlgKzCO1t/SvgK8D97v7O3op0921mFjSzS9x9C6FWvfZA/JnQKT4/HCyfMbPSiOceMrMfAvXu/q8AZrYNuNndj7fvSSsiw5dCnojEHHffGm5p+gChVr1INwF3mNn94ftpQBFwAviemV0KBAgFNQjtqfqgmSUDv3P3N/tQwi/dPdDL6wGscfczwBkzqwMeCx/fBiwws9GEukN/aWbt106NeJ3fuXsQ2GFmBX2oqysPAXeb2Xbg3cDXwseXAt8FcPddZnaYt78n3XkB+KmZPQL8ZoD1iEiMUMgTkVj1KPCvhMaN5UYcN+C97r478mQz+xugHLiE0FCUJgB3X29mywl1//63mX3D3X8GRG7cndbptRv68HpXAc0Rh4IR94OEfr4mALXufmk37zHy+dbNOb15GHgGWAdsdffyAV4Hd/9U+H29A3jTzC519+qBXk9Eoktj8kQkVj0I/K27b+t0/GngcxZuGjOzheHjWcDJcMvYR4DE8ONTgHJ3/xHwY+Cy8PnlZjY7PFnhPT3U0d3r9crdTwMHzex94eeamV3Sy9POAGP68Rr7gSpCY/keinhoA/Ch8OuWEmp93N3p6ee8lpkVu/sr7v7X4WtO7msdIhJ7FPJEJCa5+zF3/04XD/09kAxsDXdR/n34+A+Ae8zsZULdku2tcSuBLWb2BvBe4N/Dx78CPA48D5zsoZTuXq+vPgR8wsy2ANuBd/Vy/lYgEJ780NvEi3YPERrXF9nF+gMgITzO7hfAH7p7c6fnPQa8p33iBfCN8ESNt4D1wJY+vr6IxCBz997PEhGRqDOzlfRxUsYgv+5U4HF3n3cxX1dELoxa8kREho8WQmsIdp6MMmTCLXyPEeq+FZFhRC15IiIiInFILXkiIiIicUghT0RERCQOKeSJiIiIxCGFPBEREZE4pJAnIiIiEocU8kRERETikEKeiIiISBxSyBMRERGJQwp5IiIiInFIIU9EREQkDinkiYiIiMQhhTwRERGROKSQJyIiIhKHFPJERERE4pBCnoiIiEgcUsgTERERiUMKeSIiIiJxSCFPREREJA4p5ImIiIjEIYU8ERERkTikkCciIiIShxTyREREROKQQp6IiIhIHFLIExEREYlDCnkiIiIicUghT0RERCQOKeSJiIiIxCGFPBEREZE4pJAnIiIiEocU8kRERETikEKeiIx4ZrbEzPaaWb2ZvTva9cQCM/tzM/vPaNchIgOnkCciQ8bMDplZYzg8td++F6VapplZ0Mz+o4uH/w74nruPdvffmdlaM/s/Q1DDzWa23szOmFmlma0zszsG+3UGUNdKMzsWeczdv+7ug/49EJGLRyFPRIba7eHw1H77bFcnmVlSX471pJfzPwrUAHeZWWqnx6YA2/vzWr3UkdjFsTuBXwI/AwqBAuCvgdsHcP0L/l6JSPxTyBORqDCzPzSzF8zsW2ZWDfxNN8cSzOwvzeywmVWY2c/MLCt8jalm5mb2CTM7Aqzu5rWMUMj7S6CViGBlZvuB6cBj4ZbGfwSWAd+LbHk0s1lm9qyZnTKz3Wb2/ohr/NTM/sPMVplZA3BtF6//TeDv3f0/3b3O3YPuvs7dPxk+p1/vs7v3bmZXm9mLZlZrZlvMbGVEHTlm9hMzO2FmNWb2OzPLAJ4EJka0tk40s78xs59HPPcOM9sevu5aM5sd8dghM7vfzLaaWZ2Z/cLM0vrxz0FEhoBCnohE01XAAUKtWv/QzbE/DN+uJRTGRgOdu3xXALOBm7t5naWEWs8eBh4B7ml/wN2LgSO83eL4VWAD8Nn2lsdwEHoW+F9gHHA38AMzmxPxGh8M1zsG2Njp9WcCk4Ff9fC9GOj77DhmZpOAJ4D/C+QA9wO/NrP88Ln/DYwC5obfx7fcvQG4FTgR0dp6IvJFzawUeAi4D8gHVhEKxSkRp70fuAWYBiwIvxcRiSKFPBEZar8Lt/603z4Z8dgJd/+uu7e5e2M3xz4EfNPdD7h7PfBV4O5O3ZN/4+4NEdfo7B7gSXevIRTUbjGzcf14D+8EDrn7T8J1vQH8GnhfxDm/d/cXwi10TZ2enxv+78keXmOg7zPy2IeBVe6+KlzHs8Am4DYzm0AozH3K3WvcvdXd1/Xx/d8FPOHuz7p7K/CvQDpwTcQ533H3E+5+CngMuLSP1xaRIaKQJyJD7d3uPjbi9qOIx452cX7nYxOBwxH3DwNJhFr6eroOAGaWTiiM/Q+Au79EqOXug31/C0wBrooMq4RC2fi+1ABUh/87oYdzBvo+I49NAd7Xqc6l4dedDJwKB93+Oqc2dw+GX3dSxDllEV+fJdQSKSJRpJAnItHkfTh2glB4aVcEtAHlvVyn3XuATELdq2VmVkYonNzTw3M6X+8osK5TWB3t7p/uYw27w9d4bw/nDPR9Rh47Cvx3pzoz3P2fwo/lmNnYXq7Ra23hMYaTgeO9PE9EokghT0Ri3UPAF8NLoIwGvg78wt3b+vj8e4AHgfmEuhAvBZYAl5jZ/G6eU05oXFy7x4FSM/uImSWHb1dETj7oibs78CfAX5nZx8wsMzzRYqmZPTBI7xPg58DtFlqqJdHM0iy0PEqhu58kNMHiB2aWHX4PyyPeb277RI8uPAK8w8yuN7Nk4EtAM/BiP2oTkYtMIU9Ehlr7rNX222/7+fwHCU0YWA8cBJqAz/XlieGJCNcD33b3sojbZuApum/N+3fgzvAM1O+4+xngJkITLk4Q6pr8Z6DzUizdcvdfERrb9vHwNcoJTZD4/YW+z4jXOAq8C/hzoJJQ692f8vbP+o8Qml28C6ggNJECd99FKGQeCHfzTux03d2Exvt9F6giNDv5dndv6U99InJxWegPTBERERGJJ2rJExEREYlDCnkiIiIicUghT0RERCQOKeSJiIiIxCGFPBEREZE4lNT7KfEvLy/Pp06dGu0yRERERHq1efPmKnfP7+08hTxg6tSpbNq0KdpliIiIiPTKzA73fpa6a0VERETikkKeiIiISBxSyBMRERGJQwp5IiIiInFIIU9kgOqb27jr/73ET184iPaAFhGRWKPZtSIDtLf8DK8cPMUrB0+xYW8V33jfJeRkpES7LBEREUAteSIDVnmmGYAPXlXEhr1V3PLt9by4ryrKVYmIiIQo5IkMUGV9KOR9/roSfvuZaxiTlsSHfvwK//LULoJBdd+KiEh0KeSJDFB7S17u6BTmTszisc8t5c7LCvnB2v08u7M8ytUND68cqOabz+6JdhkiInEpqiHPzG4xs91mts/MvtLF46lm9ovw46+Y2dSIx74aPr7bzG6OOH7IzLaZ2Ztmpm0sZMhUnmkmJyOF5MTQ/0ajUpL4v++ZR3Ki8caR2ihXNzys2naS7zy/lwOV9dEuRUQk7kQt5JlZIvB94FZgDvABM5vT6bRPADXuPgP4FvDP4efOAe4G5gK3AD8IX6/dte5+qbsvGuK3ISNY5Zlm8kennnMsNSmRWeMz2XZcIa8vWgKhbu1Ht5yIciUiIvEnmi15VwL73P2Au7cADwPv6nTOu4D/Cn/9K+B6M7Pw8YfdvdndDwL7wtcTuWgq65vJH5N63vF5k7LYeqxOy6r0QUtbEAiFPH2/REQGVzRD3iTgaMT9Y+FjXZ7j7m1AHZDby3MdeMbMNpvZvUNQtwgAVd2EvAWFWZxpauNw9dkoVDW8tAZCIe9AZQPbT5y+4Ou5O+/74Ys8uPHgBV9LRGS4i8eJF0vd/TJC3cCfMbPlXZ1kZvea2SYz21RZWXlxK5Rhz91D3bVdhLz5k7IA2Ha87mKXNey0BoIUZKaSlGA8Nghdtq8fqeW1QzW8dKB6EKoTERneohnyjgOTI+4Xho91eY6ZJQFZQHVPz3X39v9WAL+lm25cd3/A3Re5+6L8/PwLfjMystQ3t9HUGjxvTB5AacEYUpISFPL6oKUtSP6YVJaV5PHYlhMXvPRMe1A8VtM4GOWJiAxr0Qx5rwElZjbNzFIITaR4tNM5jwL3hL++E1jtoYE7jwJ3h2ffTgNKgFfNLMPMxgCYWQZwE/DWRXgvMsK0L5/SVUteSlICsydksvWYJl/0piUQJDkxgTsunciJuiY2H6kZ8LUCQeeJbScBOHbqrMb4iciIF7WQFx5j91ngaWAn8Ii7bzezvzOzO8Kn/RjINbN9wJ8AXwk/dzvwCLADeAr4jLsHgAJgo5ltAV4FnnD3py7m+5KRoaeQB7BgUhZvHT+tRZF70dIWJCUxgRvnjCc1KYFH3xx4l+3LB6qpPNPMwqKxnGlu43Rj2yBWKiIy/ER1TJ67r3L3Uncvdvd/CB/7a3d/NPx1k7u/z91nuPuV7n4g4rn/EH7eTHd/MnzsgLtfEr7Nbb+myGBr3+2iu5A3vzCL+uY2DlY3XMyyhp3WQJCUpARGpyZxw+wCVm07SVt4MkZ/PfrmCTJSErln8VQAjtZo4ouIjGzxOPFCZMh1tOR1MSYPIiZfHNO4vJ60BrxjMenbL5lIdUMLL+7v/6SJ5rYAT751kpvmjmfGuNEAHFPIu2CNLQFqz7ZEuwwRGSCFPJEBqDzTTHKikZWe3OXjJeNGk6rJF71q764FWDkznzGpSQNaGHn9nipON7VxxyUTmZw9CtDki8Hwj0/u5O4HXo52GSIyQAp5IgNQeaaZ3IxUEhKsy8eTEhOYOzGz3y15+yrqR9SEgdZAkOSk0I+htOREbp43nqffKqOpNdCv6zy65QTZo5JZWpJHZnoSY1KTOHpKLXkXam95PXvKz9Dc1r/PQ0Rig0KeyAB0t9tFpAWFY3nrRB2BPk6+2HnyNDd8cx3P7igfjBKHheaIljyAOy6ZyJnmNtbu7vvalWdb2nhuRzm3zp9AcmICZkZhzii15A2CstNNBB0FZpFhSiFPZAC6Wwg50vxJWZxtCXCgsr5P19wR3vFh/d6Rszh3aOLF262h1xTnkpuR0q+FkZ/dUU5ja4A7LpnYcawwO10h7wK5O2V1TQAcrFLIExmOFPJEBqDyTHO3ky7aLSgMTb7Y2scu2/3hMPjygVMXVtww0krI69kAACAASURBVBpeJ69dUmICt82fwHM7yzncx5nJj205wfjMNK6cmtNxrDA7naM1WivvQpxuaqMx3G1+qEqzxEWGI4U8kX4KBJ3qhpZeW/Km549mVEpinydftIe8fRX1VJxpuuA6h4OWTt21AO9fNJlA0FnxjbXc8b2N/HDd/m67C2vPtrBuTyXvXDDhnPGRk7NHcbYlQM3Z1iGtP561t+IBWgpIZJhSyBPpp5qzLQSC3mvIS0ww5k3M6kfIa2DS2HRg5LTmtQa8Y+JFu/mFWay5fyVfuXUWAP/05C6W/csabv/uRr6+aiePbz3B0fCOFk+9VUZrwLnj0onnXKMwO/R91DIqA1d2OhTykhONg5UKeSLDUVK0CxAZbnrb7SLSvElZ/O+rh2kLBElK7P5vqtZAkMPVDXxsyTQeeuUILx+oPmeMWTxyd1oC57fkAUzOGcWnVhTzqRXFHD11llXbTvL09jJ++sIhWsKLJedkpGDA1NxRHesStisML6Ny9FQjCwrHDvl7iUdldaExjQsnZ3NoEFvyTtY1cqqhhbkTs3o/WUQuiEKeSD/1J+QtKMziwReC7KusZ9b4zG7PO3rqLK0Bp7RgDFdMy+HlASwIPNy0BkLj5VKSeu5QmJwzij9aUcwfrSimpS3I7rIzbDlWy9ZjtWw/cZqPXD0Fs3OXsinMUUvehSqrC/07v2p6Dq+uPkVjS4D0lMQLvu7fP76DF/ZVs+kvbzhnPKaIDD6FPJF+6m23i0jzIyZf9BTy9oe7w4rzM1g8PZfVuyooP91EQWbaIFQcm1rDLXLJiV2vNdiVlKQE5hdmhb+vU7o9LzMtmaz05BE1w7ahuY1XD55i5cz880LvQJSdbiI3I4WSgjEAHD7V0OO/4b5wd147VENdYyuvHTzFNTPyLrhOEeme/owS6afe9q2NNC03g9GpSb0uitw+6aJ43GgWF+cC8PKB+G7Na2kLhbyuumsHw+Sc9BG1f+0TW0/ysZ++xupdFYNyvbK6RsZnpTEtNwMYnBm2J+qaOv5IemYErQcpEi0KeSL9VHmmmVEpiWSk9t4QnpBgzJuUydZeJl/sr6hn3JhUMtOSmT0hk8y0JF6K8y7bjpa8XrprB6pw7MhaELkmvMfsvzy1u88LcPek7HQz4zPTmJoXGt84GGvlvXGkBoBJY9N5bme5lrgRGWIKeSL91JeFkCMtKBzLzpOnO0JNV/ZX1lOcPxoIzcq9clouL8V5S17zELfkhRZEHjlr5TU0twGwu/wMv3/z+AVfr/x0EwVZaYxJSyZvdMqgtOS9caSW1KQEPrViOsdqGtlVduaCryki3VPIE+mnviyEHGn+pCxa2oLsKe/6F5q7s7+ygeJxGR3HFhfncrj6LCdq47clqj309jbxYqAm54yiqTVIVX3LkFw/1tQ3B8hISWTepEy++eyeC9pvtqk1wKmGFiaEx4ROy8sYlLXy3jhSw/xJWdw8bzxm8Jy6bEWGlEKeSD/1Zd/aSO3Le3Q3Lq+6oYW6xtaOljyAxdPjf1xe++zaoZphOdLWymtobmN0WhJfvnkWx2oaeeiVIwO+VsXp0Li5gqxQyJuam8HBC2zJa2kL8taJ0ywsGsu4MWlcOnksz+5UyBMZSgp5Iv3U3+7aKbmjyMlI6Taw7a8IT7qICHmzxo9h7KjkuB6XN9QTLzrWyhsh4/Lqm9vISE1iWUkei6fn8t3V+6gPd+H2V/tCyOPDLXlT8zKoPNM84OsB7Dx5mpa2IAuLsgG4cU4BW4/VnbOzhogMLoU8kX5obgtQ19jar+5aM+PameNYs7uSti7G5XUsnzLu7ZCXkGBcNS0nrsfltQz1xIsR1pJX39zG6NQkzIwv3zKT6oYWHtx4cEDXOhleCHlC1tvdtXBhM2zbJ10sLAotTn3j7AIAnlNrnsiQUcgT6Yf28V39ackDuHHOOOoaW9l0uOa8x/ZX1pOenNgx/qnd4um5HKtp7Hbf1uFuqFvyMlKTyMlIGTEzbBvCIQ9gYVE2N88t4IH1BzjV0P8xieXhlrzI7lrggna+eONoLeMz05iQFQrfM8aNZmruKJ7VuDyRIaOQJ9IP/dntItKyknxSEhO6HGi+v7Ke6fkZJCScu4Dt4uLQQrHxOi7v7YkXF75wb3cmZ6fHbUjurL27tt39N83kbEsb31+z75zzGlsC7DhxmjNNrd1eq6wutEzQmPD12pdRubCWvNqOVjwItXDfMLuAl/ZXX1A3sIh0TyHvIqiqb2bj3qoRs5RDPBtoyMtITeKaGbk828XaYJHLp0QqGTeanIyUC+qybWoNEByENdOGwts7Xgzdj6HC7FEcHykteS1vt+QBlBSM4b2XFfLfLx3m66t28omfvsbyf1nDnK89xW3f2cBf/Patbq9Vdjq0EHL7zhmjUpIoyEwd8Fp5VfXNHDl19pyQB6FxeS2BIOv3VA7ouiLSM4W8i+DnLx/mwz9+hTt/+BLr9lQq7A1jAw15ADfMLuBw9dmO3S0gFMKO1TR2GfISEoyrp+fwyoFTA/o30xoIcv2/reN7nVpyYkVHd+0QjcmD8Fp5tY0xG3QHU31TGxmp5+4te9+NpSQnGj954SDHahqZX5jFF64v4cqpObx68FS31yqra+qYdNFuam7GgLtr3zxSC9Ax6aLd5VOyyR6VrC5bkSGikHcRfGpFMX//7nmcrG3kngdf5d0/eJHVu7Ta+3DUHvJyM/of8q6fPQ6AZ3e8ve3UwaoG3DlnjbxIi6fncry2kaOn+t8atXFfFcdrG9m4t6rfz70YWi5GS17OKFragh1b0fUmGHTW7q7g9SM1HSF0uGhoDpy3C8uksem88hc3sOPvbuHpLy7n+x+8jPtuKOW2+eMpO93U7TqM5eHdLiJNz88YcHftG0drSEow5k3MOud4UmIC184ax+pdFV1OShKRC9P7vkxywdKSE/nI1VN4/6JCfr35ON9fs4+P/3QT8ydl8fnrS7hh9rhB2VBchl5VfTPZo5IH1Po0ISud+ZOyeG5nOZ9eWQxE7FnbRUse0LGP7Qv7qyjKLerX6z225QQA247X0RYIkjSEYWoghnriBZw7w7agU2jpbOuxWv7q99vZcjTU6pSalMAlk8eyaEo2i6Zms2RGHqlJiT1eI1pa2oK0BIIdY+gije7iWHuL2htHapk4Nv2cx4JBp/x0E+Ozzm/Ja1/TMSs9uV/1vXGkltkTMklPOf/7d9OcAn7z+nFeO1TT8e9dRAZHjz9dzSzBzN5/sYqJd6lJiXzwqiLW3L+Sf37vfGobW/jkzzbxju9s5Km3ykZEl9Jw19818jq7YXYBrx+poSrcsrS/ogGzt5eo6Kw4fzQzxo3me6v3UdfY/UD5zppaAzyzvZzcjBQaWwPsrajv/UkXWftiyEPZXTu5I+R13xJa09DCV3+zjXd9/wVO1Dbyr++7hB9++DI+fPUUmtuCPLD+AB//6Sb+5tHtQ1bnhWrf0qwv+ykDzJ6QSWpSAq8fOX+2d1VDM21BPz/kDXAZlUDQ2XK09rzxeO2WleSTkpSgpVREhkCPP13dPQh89iLVMmKkJCVw1xVFrP7SSv71fZdwtqWNT/18M7d9ZwOrtp1U2Ith/d3torMb5ozDHVbvCnXZ7q+spzA7nbTkrluIzIx/e98llJ1u4mu/736gfGdrd1dS39zGfTeWAnS0TsWSizXxAuh2hu3Drx7h2n9byyObjvLxJdNY/aUV3Hl5IbfMm8BfvXMOv//MErb9zc3cMnc8T28vj9n/N+v7GfJSkhKYPymrY+26SOV14d0uOrV8dqyV189xeXsrztDQEug25GWkJrGkOJdnd2gIi8hg68tP12fN7H4zm2xmOe23Ia9sBEhOTODOywt57k9W8K27LqElEOSP/+d1bv72eh7dcoJAjP5CGcn6u29tZ3MmZDIxK61jKZXuZtZGumTyWL5wfQm/e/NEnzeef2zrCXIzUrj7islkpSez5VjshbyLMfEiLTmRvNGpXbbkvbiviq/8ZhulBWNY9fll/NU75zAm7fxuyPSURG6aW8CphhZ2nDw9ZLVeiPaQ11XXbHcum5LNW8dPn7fHbeeFkNsV5YzCjH5vb/ZG+6SLydndnnPjnPEcOXWWPeWx1+IsMpz15afrx4HPAOuBzeHbpqEsaqRJSkzgPQsLefaLK/jOBxYC8PmH3uCmb63jd28c14DkGOHuF9xda2bcMKeADXuraGwJcKCyodeQB/DHK4u5rGgsf/m7tzjezWD5dg3NbTy/s5xb548nOTE0ruzNo13vmxtNb0+8GNrxqIXZ6RztYteLRzYdJTMtiZ99/Epmjh/T4zWWzgitWfjCvticxNLf7lqAy4rG0hIIsuPEucG1vNOWZu3SkhOZmJXe7+7aN47UkD0qmSm5o7o954bwpKSL0WX75V9t4entZUP+OiKxoNeQ5+7TurhNvxjFjTSJCcYdl0zk6ftCs+CSEhK47xdvcuO31vOrzccU9qKsoSVAY2vggkIehMblNbYG+NXrx2hsDfQp5CUlJvCtuy4lGHTuf2RLj92Gz+0sp6k1yO0LJgJwaWEWe8rPcLYlthacvRgTLwAm54w6ryXvTFMrT20v445LJ3bbVR5pXGYapQWj2RijIW8gLXntky9eP3JuK2/Z6SYSE4zcLlqsp+aN4mB1/9bKCy2CnN3j5LJxmWksKMzi+SEOeXWNrTyy6Ri/3HRsSF9HJFb0+tPVzJLN7PNm9qvw7bNm1r+pVdIvCQnGOxZM4MkvLOOHH76MtORE7v/lFq77t3U88trRjrFMcnFdyBp5ka6ansPo1CR+tP4AAMX5XU+66GxKbgZfu30uLx2o5sc97En6+NaTFGSmcsXU0KiKSyaPJRB0tp+Ira7G1kCQ5EQb8pnlhdnpnKhtPGf4w6ptJ2lqDfLeywr7fJ2lM/J59eApmloDvZ98kTU0h2rqT8gryExj0tj08yZfnKxromBMKokJ538uU3P7t4xKXWMreyvqWTi56/F4ka6fVcAbR2s7JiUNhX3hCUhbjtVq/J+MCH35E/o/gMuBH4Rvl4ePyRBLSDBumTeBVZ9fyo8+uois9GS+/OutXPuva3no1SPDbh2vWOXu7Ck/0+t5HSFvdM9LcfQmNSmRFaX5HAlPBige13tLXrv3LSrk5rkFfOPp3Ww/cX4XbF1jK+t2V/LOBRM7tklbUBj6BRtrky9CIW/ol3WZnD2K1oB3dEMC/GrzMYrzM7i0D+Gj3dKSXJrbgmzuYv/haKtvDs287rwYcm8uLRrbsVBxu/LTTR171nY2LS+DusZWavq4H+7WY10vgtyV62eHJiWt2VXR67kDtT8c8irPNFMW8e9BJF715SfsFe5+j7uvDt8+Blwx1IXJ28yMG+cU8Ohnl/DgHy4id3QqX/3NNlZ+Yw3//fLh8wZOS/+8sK+am761vtc9YttDXt6YlAt+zRvmhMYgZaUnk5vR9+uZGf/4BwsYOyqZj/741fNmRz6zvYyWQJDbL5nYcSx/TCqTxqbzZoyFvJa24JBOumhX2GkZlUNVDbx2qIY7L5/cr1bEq6blkpRgMdllWz+AljyAy4qyOV7beE4A7mq3i3btM2wP9LE1b+3uSsxgweSsXs+dOzGT8ZlpPL9z6ELevojdZmLtjx6RodCXn7ABMytuv2Nm0wGliigwM66bVcDv/vga/uvjVzI+K42/+t1brPiXtfzXi4dishsp2u558FW++/zeHs95cX/ol3ZvO0NUngn9IryQ2bXtrp05jsQEozg/o9/dlTkZKTx879VkpCbxgR+9zFNvvT2I/LGtJ5mck84lhef+Ur108tiYm2HbEvCL0pIXuSAywK9fP0aCwXsWTurXdTJSk7isKDsmdxAZyMQLoGNZk8g/Fsrqzl8IuV1f18oLBp1vPL2LH288yG3zJpDZxazlzsyM62aPY8PeyiH7w3Vv+Rmm52eQnGgxORlJZLD15SfsnwJrzGytma0DVgNfGtqypCdmxorSfH796Wv4+SeuYnJOOl97dDvL/2UND248qLAXVnu2hXV7Kvn16z0Pst50KPQL7pWDPbfkHatpJCUxgexRF96SN3ZUCh9dPIV3Xdq/oNFuev5ofvPH1zBrfCaf/p/NPLjxINX1zbywr4rbF0w8LzheMjmLo6caqR7C8U791dIWHPJJFwCTwiHv6KnQHra/3nyMZSX53QaZniwtyeOtE3V97q68WBqa20hNSuh3aJ47MZOUxISOyRdnmlppaAl025I3OXsUCdbzWnlNrQG+8Is3+f6a/XzgyiK+ffelfa7nhtnjaGgJ8PKB7vfVvRD7KuuZMyGTORMy1ZInI0KvO14AjUAJ8Hngc8BMd19zEWqTXpgZS0vyeOSPFvO/n7yK6fkZ/N3jO1j6z2v40foDUZ9N2RoIRnWSSHv35KHqs90uhtvcFmDLsVqSEowtR+t6DMivHTrFpZPHdox1u1Bfu30u91wzdcDPzxudykOfvJobZxfwd4/v4J6fvEog6Od01ba7JDwub+ux2Gm9aA1cnO7a1KRECjJTOVZzlpcOVHOirok7L+/7hItIS2bk4Q4v7u/5D4KLrb65rd9dtRD63sydlNnRktexfEo3ATglKYHC7FHdrpVX09DCR378Co9tOcFXbp3F198zr1/B85riPNKSE4Zklm1jS4BjNY2UjBvDJZPHsu14ndYilbjXlx0v/s3dm919a/g2aE0BZnaLme02s31m9pUuHv//7d15fJTlufDx35V1sk72hYQQAgmyCAQQEMGKotiqRa221Wpta+tpq+fY2va0Z/loe/r2vNrT7a21i1asnrodtSj2WBUVFS2gQNjXEEhICAmB7JD9fv94nplMkplkskwyhOv7+cyHmSfPPM8No3euue/7uu5IEXne/vlmEcn1+Nm/2McPiMhKf685HokIS6ak8NxdF/P8XYuZlhHLT17bx7KH1vP79w67p3JG251PbuGup8aupGKRx4JyX+uorGKwXdw4L4u2zi6v2zyBNcKxq6KexXnBVQc8KiKU3902ny8tyWV3RQNT02K5wEvNt1lZTkKEoFqX58quHQ3ZiVYZlRe3lhPnCOPKGelDus6cbCdxkWFBty6vqbVj0FO1LvNyEtlZXk9bRxeV9d5r5HnKTYnxOpJXeqqZG3/3d3aU1/ObWwv5+iemDHopgiM8lKVTU3l7X/Wgsl+P153lqY1H+w3aDp9swhiYmhbL7OwEmlo7KDmpxZfV+ObPV6w3ReQzMsJ1DkQkFHgE+CQwA7hFRGb0Ou1OoNYYMxX4JfCQ/d4ZwOeBmcDVwG9FJNTPa45ri/KSefqri3nx6xczM8vJg3/bz9KH3uGR9cU0tvi/9+lwlZ06w/sHT7L+wEl32YLRVnSsjgsy4kiPj/S5jmprqTUtZP1Cgo+OeJ8m2nK0li4Di/OCbwP10BDhh5+eycO3FPLQZy70+os1JjKMgvS4oFqXN1qJF2DtYXuouonXd5/gujn+1cbzJiw0hMVTkvmg+OQIt3B4mocZ5LV2dLH/RAMn6vsfyQOYnBzN0ZozPYKwjYdPcf0jH1J3po1nvrqIa2f3HU3214rpaVTUnWX/iYEz3sFaH3jz7zdy/yt7+l1y4eqHpqbFMtdOBNkRRCPbSgWCPz3sfcALQKuINIhIo4iMRMGthUCxMabEGNMGPAes6nXOKuBJ+/mLwBV2sLkKeM4eYTwCFNvX8+ea54UFuUk89ZWFrPnmEuZOTOC/3jjA0ofW8+u3D9EwCsHemiJr+63wUOHpzaUBv19vXV2G7WW1FOYksiw/lQ8P13j9lv/x0Vpyk6PJS41lRmY8m32sBdpUcoqI0BC/SkGMlevmTGD+JN8jjXOyE9hxLHjqg7WNUgkVsEbyappaOdveOeSpWpelU1M4dvosZYMsChxI1nTt0AJXV/LFttJa93Rt731rPeWmxNDU2kFNk7Uu8ZnNZdz++GaSYyNZ881LWJA7vNHuyy+wMs/9mbItrm7ic49u5ExbByFCv2v5iqubCA0RclOiyUuJJTYyTNflqRFhjOFUUyu7K+p5a29Vj2z1sdbvVz87oJppjCkLwL2zgGMer8uBRb7OMcZ0iEg9kGwf39Trva4V7ANdEwARuQu4CyAnJ2dof4NzQGFOIk98eSE7y+v49dvF/GLdQR7bUMJXLpnMVy6ZjDN65OtaG2NYU1TO4rwk0uIcvLi1nO+tnEZ0hH8jDa/tqiQ2MoxLC1KH3IaSmiYaWjoozEkgMiyEF7eWs+d4vbtmnKudW0tr3b9UFk1O5unNVkmayLCevzA3lZxi7sQEoiKG9os0GMyZmMDzW45x7PRZcvrZYmq0jFbiBcDEJCv5Ii81xq/CvP1Zmm9tcbah+CRfSJ407LaNhObWTlJih5YQNCEhiox4B0XH6oiNDCMxOrzfkU5Xhm1xdROPrC/mT38/ymXTUvn1LYV+ZdEOJC3ewZxsJ2/tq+aey/N9nrf/RAO3/XEzIDx318V878UdbDp8Cq70fn5xdROTkqLd/2/PznYG1ci2Ck6dXVYAV1nfQmV9Cyfqz1LZ0MIJ9+sWTjS09Khb++tbCvm0l7XRY6Hf37rGGCMia7AKII8rxphHgUcBFixYEBxDGwE0OzuBP96xgN0V9Tz8ziH+39uHWP3BEb50SS5fuWQyiYOo1TaQomN1HD11hm8un0pucgxrdxzn1R3H+dxFAwfT6/dXc/cz27ggI35YQZ4rW3BeTgIJdjbshkM1PYK8kppmTje3cVGuNTq3cHISqz88ws7yevduEQAN9nq8e5ZPHXJ7gsEce4pqe3ldUAR57Z1dQ55iHKzsROvve9P87GHvsJGXEkOm08GHxTV8YVGwBHkd/e4NO5DCnAS2ldUyLT2u31E8sP7+AP/4bBE1Ta18bdlkfvDJ6V53yBiqK6an88u3DvrcK3p3RT23Pb4ZR1goT39tEVNSY1mcl8yfPjzK2bZOr1/GDlU3MtWj8PiciQn8cUMJLe2dQ56+V+e29s4uqhtbrcDNFbDVt7iDuBP1LVQ1tNDRaxYoIjSEdGckmfFRzJ2YQKbTQYbTYf8ZRZ6fuxiNBn962E0icpEx5uMRvncFMNHjdbZ9zNs55SISBjiBUwO8d6BrntdmZTn5w+0L2FfZwG/eKeY364tZ/cERvrgkl68unex1v8rB+su2ciLDQvjkrAxiI8MoSI/lz5vKBgzyiqub+KdniwA4WNXos7P2R1FZHfGOMPJSYgkJEaZnxrPh0Enu9gjUthy1pnZcU5wLJ1t/bi451SPI23L0tLUeb0rwrccbjIL0OBzhIWwvqwuKb5nto1QnD+Ci3CS+vaKA2xYPPygTEZZOTeHNvVV0dpkRDW6GqnGI2bUu83IS+dvuE3R0Gq+JO56yEqIIDxXqz7bx08/M5rMXTez3/KG4Ynoav1h3kPX7q/tc/+Ojp/nKnz4m3hHOs19b7P7CcnFeMo++X0JRWS1Lpqb0eE9bRxelp86wcmaG+9icbCftnYZ9lQ1BvQxDDU1LeyfVDa1U1p/lREP3qFtl/Vn3KNzJplZ6r15xhIcwwRlFhtPBorwkd+CWGW8FchlOB0nRESNWZSHQ/OkVlgP/ICKlQDMgWIN8s4d574+BfBGZjBWIfR64tdc5a4E7gI3ATcA79ujiWuAZEfkFMAGrxMtHdtsGuqYCpmfG88gX5nGwqpGH3ynm9+8d5sm/H+X2xZP42qV5pAwx2Gvt6OSvOyu5amYGcfbUzW2LJ3H/K3vYcayOOT6myurPtHPXU1uICAvhhytn8sDaPeytrO93jVl/ispqmZuT6P4f8dL8FFZ/eIQzbR3uaeOPj9aSGB3u3js2KSaCaelxbD5ymns8rrWp5DQRoSHMO8d/EYSHhjBrQvBMUY3mdG1EWAj3rvA99TdYS/NTeMHLEoCxMpzEC+hel1dZ38Jl0/ofQQ8LDeHhWwrJcEYNalu4wZiRGU+m08Fb+6rcQZ4xhqc2lvLjv+5lYlI0f/7qIrISotzvWZCbSIjAxpJTfYK80lPNdHQZ8tN7juSBtfOFBnnnljNtHR5BmzXa5hm8nahv4ZSXWpZxkWHuQG1aRpwVvHmMwmXGRxEfFRbw/bRHkz+9wicDcWN7jd09wBtAKLDaGLNHRP4D2GKMWQs8Dvy3iBQDp7GCNuzz/gfYC3QAdxtjOgG8XTMQ7R8vCtLjePiWQu69Yiq/eaeYxzaU8OTGo9x7RQFf/0TeoP9jX7//JHVn2rlxXneR3xsKs3jwb/v586ZSr0FeZ5fhH58r4ljtGZ752mImJUXzwNo9bD/mO8g7cKKRu5/Zxuo7Luoz9djU2sHBqsYe39qX5qfwh/dL2HzkNMunWWvwtpbWsiA3qcffcVFeEi9uLe+xr+qmklPMzUkYF1M6cyYm8OdNpaO2b2x/2ju7CB+l7NqRtmSKvS6v1xKAsdDVZTjT1jmskbxZWU7CQ4X2TjPgdC3A1bMyh3wvf1i7+6SxpqiClvZOjIF/XbOLNUUVrJiexs8/OxdnVM/1f3GOcC7McnrdntCdWZvaPUqZEe8gLS5SM2yDiDGGxtYOj2DtbI9gzjUS19DStyxYYnS4O2ibMzGhx8hbptNBerzDPfBwPvHZK4jI5fZetaUiMtnOYnX97EZg2CmTxpjXgNd6Hbvf43kLcLOP9/4E+Ik/11QDm5oWx68+X8g/XZHPT18/wEOv72dvZQM//czsQU2ZrikqJyU2kmUe36TjHOGsmpvFmqJy/v2aGX2SPR782z7eP3iSB2+80D1Nmul0uDc392bd3hMUVzfx6IbD/J/rL+zxs53ldXSZ7tEJsKbrIsJC+OBQDcunpXGysZUjNc18vtdU0KLJyTy1sZRdFfXMy0mkoaWd3RX1/S4AP5fMmZjA4x8c4cCJRmZlDbyfaCC1juJI3khLjYvkgow4Piyu6bEEYCw020XPhxPkOcJDrV0gyuvJHMJOIIGwYno6PhfFswAAIABJREFUT28u43+2HOOZzWUcqGrkO1cWcPfyqT6nyhZPSWb1B0f6LPVwBXlT0rrXSokIc4Jwu7/xyhhD7Zn2HiNuVV6mUZvb+hakT4mNJNPpICc5mkV5Sd3r3+K7R+LGw5fwQOivV/gZMM9+/pLHc4B/B/4SqEapsZOXGsvvbpvH798r4adv7OdoTTOPfnE+mc6oAd9bd6aNd/ZXc/viXMJ6/fK+bXEOz35Uxovbyrlz6WQAKurO8uu3DvH8lmPccfEkPr+we83e7Gxnv+UNXIkVL2wp59srCnqsJXQVQfacSnKEh7IwN4kNh6z6Zq76eL3LPXSvyzvNvJxEPj5ir8cLsiLIQzXXHnXaUV435kGetePFuTstsiw/hSf/XtpjCcBYaG61fikON4mlMCeRHeX1fo3kjYaLpyQTFR7K/a/swRkVzhNfuojL7FF4XxbnJfOH90rYWlrrzoIGOFTdRFZCVJ/Pae7EBNbtraL+bHufkUHlv64uQ01za68RN4+RODuY88xABQgRq1yPa/r0EwVp1qibO4izRuBGq57meNRfryA+nnt7rcYREeEbl00hPy2We58r4tO/+ZA/3D5/wDVpr+6spL3T9JiqdZk5wUlhTgJPby7lutmZ/PbdwzyzuQyD4cuX5PKvn5re4/w5ExN4Y08VdWfa3NmxLl1dhm1ltVyUm8jHR2v5702lfGtFgfvnRWV15KXG9Hnf0vwUHvzbfqoaWthytJaIsBBmZcX3OCc1LpIpqTFsPnKKb1w2xV0f71xfj+cyMSmKxOhwdhyrG/PM0GCYMh6OTxSk8diGI3xYfGrIO2iMhKZWq+5lzBDr5LksmZLMkxuPMjklODIDHeGh3DQ/m72VDfzqc3OZmDRw9vBFuUmEhgibSk71CPKKq5t6rMdzmZ1tfdHZVV7f43zVrcPOQPUcces5Auc9AzU8VEiPt4K12dkJrJxpBW3da+CiSImN6DMgoEZWf0Ge8fHc22s1Dq2Ykc6auy/hq09u4bO/38gnClJZVZjFldPTvU7hrtlWTkF6LDMnxHu5Gty2aBLfeWEHSx9aT6cx3Dw/m3sun+oub+HJc6/V3qVUSmqaqTvTzk3zs3FGhfPUxlL+4dIpREWEYoyhqKyW5Rf0/ca/LD+FB/8GHxyq4ePSWuZmJ/SphwfWriFrtx+ns8uwqeT0uFmPB91TVO8frGFned2YricbzcSLQFg4OYm4yDDe3lc1xkGeNZI3nOlagCtnpPP+95b7FUyNlh9fP2tQ58dGhvVZl9fZZTh8soklXrLjZ2d1j2yfj0Fea4crA7Vv4oJVRuQsJxtb6V1HPjIsxF1fcdHkJPfaNyuIszJTk2POnQzU8ay/XiHPzmIVj+fYrycHvGUqKBSkx/HK3Zfw+/cO88r247y9v5roiFBWzswgLyWG6sZWqhtbqG5spaisju9ffYHPZI1rZmfy1KZScpOj+daKgn5HDC60v2HvLK/rE+S59pedPymR3OQYPvfoJl7aVs5tiydx7PRZTjW39ViP5zI9I57kmAjW7a1iT0U9d12a5/XeiyYn8czmMjaXnGLP8Xr+cZysx3O5c+lk/ulZa4T2UxdmcN+V03rUDxst7Z3mnE28ACtj99Jpqby9v5quLuP3L7SKurOs31/N+wdPsmRKMl+6ZHjdqWtv6uEGeSISVAHeUC3OS+bxD0rc0+gVtWdp7ejyOpLnjA4nLyUmqPZ0Hiln2zp7Bm6eBXwbrOOuXUs8xUSEkplgrXUrSEvtLiHikcTgjAofVxmo41l/vYLndmA/6/Wz3q/VOJYYE8G/fGo637/6AjYfOc3aHRX8785K1rR04IwKJy0ukrT4SD67ILtPIoMnR3gor9x9iV/3jHeEk5caw/ZjfTPftpXWumvgTUntLmp6y8Icio5ZAWDhxL7TqyEhwiVTU3h153GMsUoueOPan/bhd4qDdr/a4ViWn8r7/7ycxzYc4fENJby++wQ3zc/m3hUFPUpSBJIxhrbOc3skD6x9Vv93ZyU7K+r7LSey/0QDLxcd590D1e49WSNCQ9h85DS3LMrxOqLsryY7yButwtLBbnFeEr9/7zBbS2tZlp/KoWrr39vXF5k5ExP4sNj73tbBqrGlve/6t4aemaj1Z/tuX5kQHe6eMr0wK6HX9Kn15/mYgTqe+ewVjDHvjWZDVPALCREunpLMxVOS+fGqWXR0mYBOY87NTmBDcQ3GmB7fGreV1TJvUncNvLuW5XH3M9tYt/cERWV1REeEUuDlWztY6/LW7jgOwPwc78kU6fEOcpOj2VhyioiwEK+jgue6OEc4911ZwBcvnsQj64t5elMZ6/ZW8cH3Lx+VYKG905r/OdcXVC+flkZoiPD2viqfQV7dmTZueOTvtHd2cVFuEv/6qQu4/II0jtWe5ctPfMy7B072KPczWCM1kjdeeK7LW5af6rV8iqc52U7WFFVwor6FjDHOLDbGUHem3WO0rbVP8sKJ+hZ3YO8pJTaCDKeD7MRoLspN6hG4ZTqtqdVzeVtGNTTaK6ghCQsNYRiDD36Zne3kL0UVnGhocWf31p9t52BVE9fO7t6x4epZGUxMiuLR90vo7DLMznb6XMy7zF53U5Ae2+++vYsmJ3P01BkKJ46f9XjepMRG8sB1M7lyRjq3PraZ13ZVcvOCkd/BoLf2TivLLjz03J7ySYiOYP6kRNbtreI7V03zes4r249ztr2TV+9Z6l6GAJCbHENKbARrtlUMK8jTkbyeYiLDmJ3tZONha11ecXUTqXGRPv9/d9Xu3H6sjqudQ/8cBtLVZTjV3NZdLsTHLgytXjJQ0+KsYC0/LZalU1N6BG+ZTgdp8ZHDGg1W45f2CipodVekr3cHea61M/MndU+1hoYIX12axwNrrbrX37hsis9rZjqjWJaf0uP93izKS+L5LcfG3VStLxfnJZObHM2LW8tHJchzlVI416drwZqy/c/X9lNee8ZrEtELW48xIzO+R4AH1hel6+ZM4OlNZdSfae/3S0d/mnQkr4/Feck89n4Jza0dHKpuYmqq7zWn0zPjCQsRdpTXcfWsoQV5HZ1dnLQ3sa/yWAPnWUakqqHFPYLtEhbSnYE6K8vJlTPS+6x/S42N1AxUNWR+9woiEm2MORPIxijlyVvnu7W0lhChz84ZNy/I5pdvHaTuTPuA5U7++85FA977smlpLJiUyHVzAlvZP1iICDfNz+Znbx6k7NSZPruIjDT3SN45Pl0LVtHe/3xtP+/sr+aLF+f2+Nm+ygZ2VzTwwHUzvL73hsIsnvjwKK/truSWhf3v7exLc2sHoSGCI/zc/7ccKRfnJfO7dw+zpbSWw9VN3OClrJOLIzyU6ZnxPutytnV0UdXQN2jzXBNX3djiNQPVFaxdlJvkDuY8p1FTYiI1A1UF1IBBnogsAf4IxAI5IjIH+AdjzDcD3Th1fvPW+RaV1TItI77PqEV0RBh3XJzLb98tHpE1dEkxEbz4jSXDvs655MZ52fx83UFe3FbOfVcWDPyGYWgdRyN5eamx5KXEsG5vVZ8g74Ut5YSHCqvmeg8yLsxykpcaw5qiimEEeZ3ERIRqtqOH+ZMSCQsRXimqoLG1Y8Ds8TkTnbxcdJzfvlvcJ6Ghpqm1z/nREaHWXqfOKJbmp/QM3uxdGBKiNQNVjT1/RvJ+CawE1gIYY3aIyKUBbZVSttnZTtZuP05Xl8FgFTpeNXeC13P/6Yp8ri/MIsVj9wvlvwkJUSydmsJLW8v51hX5AR1hcI3kneuJFy5XTE/jyb+X0tTa4f4C0tbRxcvbK1gxPZ2kmAiv7xMRbpibxc/XHfQ53TuQxpYOnartxbUu76+7KgHfmbUui/OS+fOmMn76+gGcUeHuoG3mhHiPkbfuadS4yPG1ib0av/zqGYwxx3r9B913czmlAmDOxASe3lxGSU0zHV1dNLV2+FxPFxoiQVOt/1x10/xs7n1uO5tKTrFkauCKw7rWJp3LO154WjE9ncc2HGHDwZN88kJriv+d/dWcbm7j5gXZ/b73+kIryHtl+/Eh7YPb3NqhSRdeXDwl2b394UBB3jUXZjLvB4kkRIeP6RZ1So00f3rYY/aUrRGRcBH5LrAvwO1SCvDc+aKOraVWDbzxssVYMFo5M4M4Rxgvbi0P6H3GU+IFWNODzqhw1u2rch97cesx0uIiuTQ/tZ93wsSkaC7KTWRNUQXGDH4zoeY2DfK8cSVNOaPCSR1gdF9EmOBlb1ulznX+9LBfB+4GsoAKYC6g6/HUqJiaFkt0RCg7jtWxrbSO5JgIJgU4KeB85ggP5bo5E3htdyWNLX2LqY6UtnGUeAFWpuzyaam8e+AknV2G6sYW1h84yQ3zsvzKjLy+MIvi6ib2HG8Y9L2bWjuIc2hw0tv8SYmEhwpT02J1alWdt/zpYacZY75gjEk3xqQZY24Dpg/4LqVGQGiIMCvLyY7yeraV1VKYk6gddoDdND+blvYuXrPXMwXCeBvJA2uv59PNbRSV1fJyUQWdXYab5/tXjuaaCzMJDxXWFFUM+r7NrR3E6AhUH9ERYXxpSS439pNZq9R4508P+7Cfx5QKiLkTE9hdUc+RmuYB69up4SucmEBeakxAp2y7Ey/GT8B+aUEqYSHCun1VvLClnHk5CX7vCZwQHcHyaWms3XGcjs6ugd/goalFp2t9+bdrZvCFRZPGuhlKjRmfQZ6IXCwi3wFSReQ+j8cPAS2trUbN7GwnHXYRqnnjcIuxYCMi3Dx/Ih8freVITXNA7tG948X4GcmLd4SzOC+ZZzaXcai6adBFpW8ozOJkYyt/t3dq8JeV0atdslKqr/562Ais2nhhQJzHowG4KfBNU8riSr4ICxFmZ2uQNxpunJdFiMBLARrNc0/XjpM1eS5XTE+jsaUDR3gI184eXCHt5RekEe8I4+VBTNkaY2hu69SRPKWUVz57WGPMe8aYHwGLjTE/8nj8whhzaBTbqM5z2YlRJMVEMGNCvG6wPUrS4x1cWpDKS9vK6exdyn8EtI3DkTywSqkAfHJWJnGOwW1T5ggP5ZrZmby+5wTNXjag96a1o4vOLkOsJl4opbzwp4f9k4i80/sR8JYpZRMRHrhuBt/1sQG8Cowb52VTWd/C9mO1I37t8Zh4AVY5lF/fUsj3Vg7tv9XPzMvmTFsnr+447tf5um+tUqo//vQM3/V47gA+A/j3NVOpEeJrWygVOK4kl32VjcyflDSi13YVQx5v07UAn57jfUcWf8yflEhBeizPfFTG5/3Y5qypxeqKNbtWKeXNgD2sMWarx+NDY8x9wMA7vCulzmkTnA5iIkI5VNU44tcej4kXI0FEuHVhDjvL69ldUT/g+a6RPF2Tp5TyZsAeVkSSPB4pIrISyBiFtimlxpCIMDU9joNVTSN+7fGaeDESbpiXTWRYCE9vLhvw3GadrlVK9cOfHnYrsMX+cyPwHeDOQDZKKRUcCtJiOVQ98iN53YkX46dO3khxRoVz7ewJrN1e4R6p86W5zQ7yNPFCKeWFP9O1k40xefaf+caYq4wxH4xG45RSY6sgPY6apjZON7eN6HXHa+LFSLl1UQ7NbZ2s3d5/AkZTayeA1slTSnnl8+ufiNzY3xuNMX8Z+eYopYJJfrq1Y8PBqkb3hu8job2zi/BQ0S3qfJiXk8AFGXE881Epty7ynYDhTrzQ6VqllBf99QzX9fMzA2iQp9Q4V5AeB8ChgAR5Oorni4hw66Ic7n9lDzvL63wWAW/WxAulVD989gzGmC+PZkOUUsEn0+kgLjKMQ9Ujm3zR1tGlSRcDuL4wi//72n6e2VzmM8hzZ9dqCRWllBf+ZNc6ReQXIrLFfvxcRJyj0Til1NiyMmxjOTjCZVTaOo2O5A0g3hHOdXMyWbvjOI0t7V7PaW7tIDoilNAQnfZWSvXlTy+7GmgEPms/GoAnAtkopVTwKEiL49AIl1Fp6+jSpAs/3LpoEmfaOnnZRwJGc1uHTtUqpXzyp5edYox5wBhTYj9+BOQFumFKqeCQnx7LqeY2TjW1jtg12zt1utYfc7KdTM+M55nNZRjTdw/hxpYOrZGnlPLJn172rIgsdb0QkUuAs4FrklIqmLiSL0ayKLIru1b1z5WAsa+ygR3lfXfAaG7tIEbLpyilfPAnyPsG8IiIHBWRUuA3wNcD2yylVLBwZ9iOYFFkTbzw3/VzJxAZFsKabeV9ftbc2qkjeUopn/wphrzdGDMHmA1caIwpNMbsCHzTlFLBID0+kjhH2KCSL5pbO9hzvJ76M94TBtq0hIrf4hzhLMtPZd3eqj5Ttk2tOl2rlPJtwN5BRO7FSrRoBB4TkXnAD4wxbw71piKSBDwP5AJHgc8aY2q9nHcH8O/2y/9jjHnSPj4f+BMQBbwG3GuMMSLyQ+BrwEn7Pf9qjHltqO1USllThvlpsf1O176++wTvHqjmSE0zR2qaqW601u+tnJnOH25f0Od8TbwYnJUz03lrXxW7Kup7lFPRxAulVH/86WW/YoxpAK4C0oAvAw8O874/AN42xuQDb9uve7ADwQeARcBC4AERSbR//DusYC7fflzt8dZfGmPm2g8N8JQaAQXpcRyqavS6+L+lvZNvPV/E/+6qpKPLsCw/le+tnMacbCdHapq9Xk8TLwZnxfR0QkOEN/ac6HG8qUWDPKWUb/70sq7V0Z8CnrCnaoe7YnoV8KT9/Engei/nrATWGWNO26N864CrRSQTiDfGbDLWb5ynfLxfKTVC8tPjqD3TTk1T3z1sN5acoqW9i4dvKeSlbyzh55+dw93Lp1KYk0hlfYvX67VrnbxBSYyJYGFuEm/sqepxXKdrlVL98aeX3Soib2IFeW+ISBzQNcz7phtjKu3nJ4B0L+dkAcc8Xpfbx7Ls572Pu9wjIjtFZLXHyJ9SahgK7D1svSVfvLu/Gkd4SJ9tzzKcDhpbOty7MnjS6drBWzkzneLqJg6ftKbNOzq7aO3o0iBPKeWTP73snVjTqRcZY84AEVhTtv0SkbdEZLeXxyrP8+zRuL5zQEPzO2AKMBeoBH7eT/vucu3icfLkSV+nKaXw3MO257o8YwzrD5xkyZQUHOE9S3lkOh0AnKjvW3GpvbOLcJ2uHZSrZmYAuKdsm1s7Ad23Vinlmz/ZtV1YCRL3i8jPgUuNMTv9eN8KY8wsL49XgCp72hX7z2ovl6gAJnq8zraPVdjPex/HGFNljOm02/wY1lo+X+171BizwBizIDU1daC/jlLntbS4SOK9ZNiW1DRTdvoMy6f1/X8oI94K8rxN2bbqSN6gTUiIYna20z1l29hqZS7Hap08pZQP/uxd+1usuni7gN3AP4jII8O871rgDvv5HcArXs55A7hKRBLtadergDfsad4GEVksIgJ80fV+V+Bou8Fur1JqmETETr7oOZK3fr/1/eyyaWl93pPpjAK8B3lW4oUWQx6slTMz2HGsjhP1LTqSp5QakD9fpT8BrDTGPGGMeQJrbd5lw7zvg8CVInIIWGG/RkQWiMgfAYwxp4EfAx/bj/+wjwF8E/gjUAwcBv5mH/+piOwSkZ3AcuDbw2ynUsqWnx7HweqeGbbvHjhJflosE5Oi+5yf7owE4ISPIE8TLwZv5Uxr+fKbe0+41zpqkKeU8sWf3uEAkAOU2q8nAgNO1/bHGHMKuMLL8S3AVz1erwZW+zhvlpfjtw+nXUop3wrSY3n2o3ZONrWSFuegubWDzUdO8eVLJns9PzIslJTYCK8jeZp4MTRT0+LIS43hjT0nyE2OASBOgzyllA8+e1kReVVE1gLJwD4ReVdE1gP7AF3EptR5pnfyxYfFNbR3Gi7zsh7PJcPp8JF4YTTxYohWzsxgU8lpKuqsf1cdyVNK+dJf7/Czfn42UtmwSqlzRL5dRuVgVSOXTE1h/YFqYiPDWDApyed7MuKjKK890+OYMYa2Th3JG6qVMzP43buHWbv9OICWUFFK+eSzdzDGvOftuIgsBW4B3g9Uo5RSwSc1NpKE6HAOVjVZpVP2n2Tp1JR+d67IdDr4+OjpHsfaO63viLrjxdDMznKSEe9gY8kpQEfylFK++dXLikihiPyXiBzFSobYF9BWKaWCjohQkGZtb7b/RCMnGlpYfkH/KzcynA7qz7Zzpq27IHJ7p1VLPTxUs2uHIiREuGpmd/34GC2hopTyob81eQUi8oCI7AceBsoAMcYsN8b8ZtRaqJQKGlPTYzlU3cQ7/ZRO8dRdELk7+aKtwwrydLp26FbahZEjQkOIDNMgTynlXX+97H7gcuBaY8xSY8zDQOfoNEspFYwK0mKpP9vOS1vLmTkhnnS74LEvrlp5nkGeeyRPp2uHbOHkJJxR4TqKp5TqV3+97I1YW4OtF5HHROQKQOdXlDqPuTJsS2qaWT7AKB50j+Qd9wjyWnUkb9jCQ0NYNXcCOXYZFaWU8qa/xIuXgZdFJAZYBXwLSBOR3wFrjDFvjlIblVJBIt8O8oAB1+OBtSYPeu5f6xrJ08SL4bn/2hl0aZ0DpVQ//Nm7ttkY84wx5jqsfWKLgO8HvGVKqaCTEhtBYnQ4CdHhzJ2YOOD5jvBQEqPDexREdmXX6o4XwxMWGqKBslKqX4PKvTfG1AKP2g+l1HlGRPj0nAnEOcIJDfFv9UaGM0oTL5RSagxogSWl1KD8aFWfHQX7lel09BjJa9PEC6WUGhXayyqlAsoK8rrX5OlInlJKjQ7tZZVSAZXpdFB7pp2WdqsCU3fihSbrK6VUIGmQp5QKqIxetfK6d7zQ7kcppQJJe1mlVEC5auW51uW5p2t1TZ5SSgWU9rJKqYBy18prsNbltelInlJKjQrtZZVSAeVzJE+DPKWUCijtZZVSARUdEYYzKpzKOteaPKsYsk7XKqVUYGkvq5QKOM9aeZp4oZRSo0N7WaVUwGU4Hd1r8jTxQimlRoX2skqpgMt0OtwlVLoTL7ROnlJKBZIGeUqpgMuIj6KmqY3Wjk5NvFBKqVGivaxSKuBcGbZV9a20d3YRHiqI6EieUkoFkgZ5SqmAy0xwlVE5awd52vUopVSgaU+rlAq4THdB5BbaOro06UIppUaB9rRKqYBz7V9bWd9CW6fRkTyllBoF2tMqpQIuNjKMuMgwTtTbI3ka5CmlVMBpT6uUGhUZTgfH66w1eTpdq5RSgac9rVJqVFgFkVvc2bVKKaUCS4M8pdSomOCMstbkaeKFUkqNCu1plVKjIsPpoKaplea2Dk28UEqpUaA9rVJqVGQ6HRgD5bVnNfFCKaVGgfa0SqlRkWHXyjted1ana5VSahRoT6uUGhWZdq28LoNO1yql1CjQnlYpNSpcI3mATtcqpdQoGJOeVkSSRGSdiByy/0z0cd4d9jmHROQOj+M/EZFjItLU6/xIEXleRIpFZLOI5Ab2b6KU8le8I4yYiFAAwnW6VimlAm6setofAG8bY/KBt+3XPYhIEvAAsAhYCDzgEQy+ah/r7U6g1hgzFfgl8FAA2q6UGgIRcY/m6UieUkoF3lj1tKuAJ+3nTwLXezlnJbDOGHPaGFMLrAOuBjDGbDLGVA5w3ReBK0REq64qFSRc6/IiwvR/S6WUCrSxCvLSPYK0E0C6l3OygGMer8vtY/1xv8cY0wHUA8nDa6pSaqS4RvI08UIppQIvLFAXFpG3gAwvP/o3zxfGGCMiJlDt8EVE7gLuAsjJyRnt2yt1XsrU6VqllBo1AQvyjDErfP1MRKpEJNMYUykimUC1l9MqgMs8XmcD7w5w2wpgIlAuImGAEzjlo32PAo8CLFiwYNSDTKXOR+6RPE28UEqpgBurnnYt4MqWvQN4xcs5bwBXiUiinXBxlX3M3+veBLxjjNEATqkgMcG1Jk9H8pRSKuDGqqd9ELhSRA4BK+zXiMgCEfkjgDHmNPBj4GP78R/2MUTkpyJSDkSLSLmI/NC+7uNAsogUA/fhJWtXKTV23Nm1OpKnlFIBF7Dp2v4YY04BV3g5vgX4qsfr1cBqL+f9M/DPXo63ADePaGOVUiNmQkIUYSFCnGNMuh6llDqvaE+rlBo1zqhw/vLNJUxNix3rpiil1LinQZ5SalTNzk4Y6yYopdR5QRfGKKWUUkqNQxrkKaWUUkqNQxrkKaWUUkqNQxrkKaWUUkqNQxrkKaWUUkqNQ6IbQoCInARKA3T5FKAmQNdWI0M/o+Cmn0/w088o+OlnFPwG8xlNMsakDnSSBnkBJiJbjDELxrodyjf9jIKbfj7BTz+j4KefUfALxGek07VKKaWUUuOQBnlKKaWUUuOQBnmB9+hYN0ANSD+j4KafT/DTzyj46WcU/Eb8M9I1eUoppZRS45CO5CmllFJKjUMa5AWQiFwtIgdEpFhEfjDW7VE9ichqEakWkd1j3RbVl4hMFJH1IrJXRPaIyL1j3SbVk4g4ROQjEdlhf0Y/Gus2qb5EJFREikTkr2PdFtWXiBwVkV0isl1EtozotXW6NjBEJBQ4CFwJlAMfA7cYY/aOacOUm4hcCjQBTxljZo11e1RPIpIJZBpjtolIHLAVuF7/HwoeIiJAjDGmSUTCgQ+Ae40xm8a4acqDiNwHLADijTHXjnV7VE8ichRYYIwZ8TqGOpIXOAuBYmNMiTGmDXgOWDXGbVIejDHvA6fHuh3KO2NMpTFmm/28EdgHZI1tq5QnY2myX4bbDx05CCIikg1cA/xxrNuiRp8GeYGTBRzzeF2O/oJSakhEJBcoBDaPbUtUb/ZU4HagGlhnjNHPKLj8CvhnoGusG6J8MsCbIrJVRO4ayQtrkKeUCmoiEgu8BHzLGNMw1u1RPRljOo0xc4FsYKGI6NKHICEi1wLVxpitY90W1a+lxph5wCeBu+2lRCNCg7zAqQAmerzOto8ppfxkr/N6CXjaGPOXsW6P8s0YUwesB64e67Yot0uAT9trvp4DLheRP49tk1RvxpgK+89qYA3Wcq8RoUFe4HwM5IvIZBGJAD4PrB3jNil1zrAX9T/giKQbAAAFSElEQVQO7DPG/GKs26P6EpFUEUmwn0dhJZrtH9tWKRdjzL8YY7KNMblYv4PeMcbcNsbNUh5EJMZOLENEYoCrgBGr+KBBXoAYYzqAe4A3sBaM/48xZs/Ytkp5EpFngY3ANBEpF5E7x7pNqodLgNuxRh+2249PjXWjVA+ZwHoR2Yn1xXadMUbLdCjlv3TgAxHZAXwE/K8x5vWRuriWUFFKKaWUGod0JE8ppZRSahzSIE8ppZRSahzSIE8ppZRSahzSIE8ppZRSahzSIE8ppZRSahzSIE8ppZRSahzSIE8pFVRExHhW5ReRMBE5KSLnRf01EckVkVt9/OwyEakXkdfs1yUiMq3XOb8Ske/3c/3LXP+W9vMlA7RnmYjsFZERK9CqlBodGuQppYJNMzDL3kEBrF0UxmRLQBEJG4Pb5gJegzzbBmOMqyj0c1g7GQAgIiHATfZxf1wG9BvkGWM2AFqEWqlzkAZ5Sqlg9Bpwjf38FuBZ1w/sbYBWi8hHIlIkIqvs47kiskFEttmPJfbxTBF5394xY7eILLOPN3lc8yYR+ZP9/E8i8gsRWQ881M/9viQiL4vIqyJyRETuEZH77HM2iUiSfd4UEXldRLba7bvA4z6/FpG/2yNyN9nNeRBYZrf32wP8Oz0LfM7j9aVAqTGmVEQcIvKEiOyy27Tc840ikgt8Hfi2fa9lInKz/W+0Q0Te9+NzUkoFsbH4lqqUUgN5DrjfnlacDawGltk/+zesPTi/Yu+b+pGIvAVUA1caY1pEJB8rAFqANSr2hjHmJyISCkT7cf8CYIUxplNE/tPH/QBmAYWAAygGvm+MKRSRXwJfBH4FPAp83RhzSEQWAb8FLrffnwksBS7A2tv6ReAHwHeNMdcO1EhjzC4R6RKROcaYHVijeq6A+G7rFHOhHVi+KSIFHu89KiK/B5qMMT8DEJFdwEpjTIVrT1ql1LlLgzylVNAxxuy0R5puwRrV83QV8GkR+a792gHkAMeB34jIXKATK1ADa0/V1SISDrxsjNnuRxNeMMZ0DnA/gPXGmEagUUTqgVft47uA2SISizUd+oKIuK4d6XGfl40xXcBeEUn3o13ePAt8XkT2ANcDD9jHlwIPAxhj9otIKd3/Jr58CPxJRP4H+MsQ26OUChIa5CmlgtVa4GdY68aSPY4L8BljzAHPk0Xkh0AVMAdrKUoLgDHmfRG5FGv6979F5L+MMU8Bnht3O3rdu9mP+y0CWj0OdXm87sLqX0OAOmPMXB9/R8/3i49zBvIc8CbwHrDTGFM1xOtgjPm6/fe6BtguInONMaeGej2l1NjSNXlKqWC1GviRMWZXr+NvAP8o9tCYiBTax51ApT0ydjsQav98ElBljHkMeByYZ59fJSLT7WSFG/pph6/7DcgY0wAcEZGb7feKiMwZ4G2NQNwg7nEYqMFay/esx482AF+w71uANfp4oNfbe9xLRKYYYzYbY+63rznR33YopYKPBnlKqaBkjCk3xvzay49+DIQDO+0pyh/bx38L3CEim7CmJV2jcZcBO0SkCPgM8P/s4z8A/gq8DVT20xRf9/PXF4A7RWQHsAdYNcD5O4FOO/lhoMQLl2ex1vV5TrH+Fgix19k9D3zJGNPa632vAje4Ei+A/7ITNXYD7wM7/Ly/UioIiTFm4LOUUkqNORG5DD+TMkb4vrnAX40xs0bzvkqp4dGRPKWUOne0YdUQ7J2MEjD2CN+rWNO3SqlziI7kKaWUUkqNQzqSp5RSSik1DmmQp5RSSik1DmmQp5RSSik1DmmQp5RSSik1DmmQp5RSSik1Dv1/YORlRoltOX4AAAAASUVORK5CYII=\n",
      "text/plain": [
       "<matplotlib.figure.Figure at 0xac4a8830>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "import matplotlib.pyplot as plt\n",
    "#from scipy import stats\n",
    "import numpy as np\n",
    "#from scipy.optimize import curve_fit,least_squares\n",
    "\n",
    "# numpyfy\n",
    "setvolts = np.array(theory_volts)\n",
    "adcvolts = np.array(adc_volts)\n",
    "\n",
    "absolute_error = setvolts - adcvolts\n",
    "\n",
    "errorpoly = np.polyfit(adcvolts, absolute_error, 4)\n",
    "errorfunc = np.poly1d(errorpoly)\n",
    "\n",
    "corrected = adcvolts + errorfunc(adcvolts)\n",
    "\n",
    "corr_error = setvolts - corrected\n",
    "#relative_error = corr_error / setvolts\n",
    "\n",
    "plt.rcParams[\"figure.figsize\"] = (10,16)\n",
    "plt.figure()\n",
    "plt.subplots_adjust(wspace=0.5, hspace=0.5)\n",
    "plt.subplot(411)\n",
    "plt.plot(adcvolts,setvolts)\n",
    "plt.xlabel('Measurement [Volts]')\n",
    "plt.ylabel('Setting [Volts]')\n",
    "plt.title('Measurement vs. Setting')\n",
    "plt.subplot(412)\n",
    "plt.plot(adcvolts, absolute_error)\n",
    "plt.plot(adcvolts, errorfunc(adcvolts))\n",
    "plt.xlabel('Measurement [Volts]')\n",
    "plt.ylabel('Absolute Error')\n",
    "plt.title('Measurement Error')\n",
    "plt.subplot(413)\n",
    "plt.xlabel('Measurement [Volts]')\n",
    "plt.ylabel('Corrected [Volts]')\n",
    "plt.title('After Correction')\n",
    "plt.plot(adcvolts, corrected)\n",
    "plt.subplot(414)\n",
    "plt.xlabel('Measurement [Volts]')\n",
    "plt.ylabel('Absolute Error')\n",
    "plt.title('Error After Correction')\n",
    "plt.plot(adcvolts, corr_error)\n",
    "#plt.subplot(515)\n",
    "#plt.xlabel('Measurement [Volts]')\n",
    "#plt.ylabel('Relative Error')\n",
    "#plt.title('Error After Correction ')\n",
    "#plt.plot(adcvolts, relative_error)\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 13,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "2.297003178271787"
      ]
     },
     "execution_count": 13,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "errorfunc(2.12)+2.12"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 14,
   "metadata": {},
   "outputs": [],
   "source": [
    "def volt(register):\n",
    "    adcv=(xadc_max/xadc_resolution * power.read(register))\n",
    "    return adcv+errorfunc(adcv)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 15,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "3.3167475162313464"
      ]
     },
     "execution_count": 15,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "volt(power_volt3v3)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 16,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "5.000567759118074"
      ]
     },
     "execution_count": 16,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "volt(power_volt5v)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 17,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "-0.007485173578101044"
      ]
     },
     "execution_count": 17,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "volt(power_voltvar)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.8.2"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 4
}
