{
  "module_name": "pfc-emev2.c",
  "hash_id": "c0817b8dea04681281b075cb6491311fbfa2183bcfac996e3b2d0316fc571dc7",
  "original_prompt": "Ingested from linux-6.6.14/drivers/pinctrl/renesas/pfc-emev2.c",
  "human_readable_source": "\n \n#include <linux/kernel.h>\n\n#include \"sh_pfc.h\"\n\n#define CPU_ALL_PORT(fn, pfx, sfx)\t\t\t\t\t\\\n\tPORT_10(0,  fn, pfx, sfx),\tPORT_90(0,  fn, pfx, sfx),\t\\\n\tPORT_10(100, fn, pfx##10, sfx),\tPORT_10(110, fn, pfx##11, sfx),\t\\\n\tPORT_10(120, fn, pfx##12, sfx),\tPORT_10(130, fn, pfx##13, sfx),\t\\\n\tPORT_10(140, fn, pfx##14, sfx), PORT_1(150, fn, pfx##150, sfx), \\\n\tPORT_1(151, fn, pfx##151, sfx), PORT_1(152, fn, pfx##152, sfx), \\\n\tPORT_1(153, fn, pfx##153, sfx), PORT_1(154, fn, pfx##154, sfx), \\\n\tPORT_1(155, fn, pfx##155, sfx), PORT_1(156, fn, pfx##156, sfx), \\\n\tPORT_1(157, fn, pfx##157, sfx), PORT_1(158, fn, pfx##158, sfx)\n\n#define CPU_ALL_NOGP(fn)\t\t\\\n\tPIN_NOGP(LCD3_B2, \"B15\", fn),\t\\\n\tPIN_NOGP(LCD3_B3, \"C15\", fn),\t\\\n\tPIN_NOGP(LCD3_B4, \"D15\", fn),\t\\\n\tPIN_NOGP(LCD3_B5, \"B14\", fn),\t\\\n\tPIN_NOGP(LCD3_B6, \"C14\", fn),\t\\\n\tPIN_NOGP(LCD3_B7, \"D14\", fn),\t\\\n\tPIN_NOGP(LCD3_G2, \"B17\", fn),\t\\\n\tPIN_NOGP(LCD3_G3, \"C17\", fn),\t\\\n\tPIN_NOGP(LCD3_G4, \"D17\", fn),\t\\\n\tPIN_NOGP(LCD3_G5, \"B16\", fn),\t\\\n\tPIN_NOGP(LCD3_G6, \"C16\", fn),\t\\\n\tPIN_NOGP(LCD3_G7, \"D16\", fn)\n\nenum {\n\tPINMUX_RESERVED = 0,\n\n\tPINMUX_DATA_BEGIN,\n\tPORT_ALL(DATA),\n\tPINMUX_DATA_END,\n\n\tPINMUX_FUNCTION_BEGIN,\n\tPORT_ALL(FN),\n\n\t \n\tFN_LCD3_1_0_PORT18, FN_LCD3_1_0_PORT20, FN_LCD3_1_0_PORT21,\n\tFN_LCD3_1_0_PORT22, FN_LCD3_1_0_PORT23,\n\tFN_JT_SEL, FN_ERR_RST_REQB, FN_REF_CLKO, FN_EXT_CLKI, FN_LCD3_PXCLKB,\n\n\t \n\tFN_LCD3_9_8_PORT38, FN_LCD3_9_8_PORT39, FN_LCD3_11_10_PORT40,\n\tFN_LCD3_11_10_PORT41, FN_LCD3_11_10_PORT42, FN_LCD3_11_10_PORT43,\n\tFN_IIC_1_0_PORT46, FN_IIC_1_0_PORT47,\n\tFN_LCD3_R0, FN_LCD3_R1, FN_LCD3_R2, FN_LCD3_R3, FN_LCD3_R4, FN_LCD3_R5,\n\tFN_IIC0_SCL, FN_IIC0_SDA, FN_SD_CKI, FN_SDI0_CKO, FN_SDI0_CKI,\n\tFN_SDI0_CMD, FN_SDI0_DATA0, FN_SDI0_DATA1, FN_SDI0_DATA2,\n\tFN_SDI0_DATA3, FN_SDI0_DATA4, FN_SDI0_DATA5, FN_SDI0_DATA6,\n\tFN_SDI0_DATA7, FN_SDI1_CKO, FN_SDI1_CKI, FN_SDI1_CMD,\n\n\t \n\tFN_AB_1_0_PORT71, FN_AB_1_0_PORT72, FN_AB_1_0_PORT73,\n\tFN_AB_1_0_PORT74, FN_AB_1_0_PORT75, FN_AB_1_0_PORT76,\n\tFN_AB_1_0_PORT77, FN_AB_1_0_PORT78, FN_AB_1_0_PORT79,\n\tFN_AB_1_0_PORT80, FN_AB_1_0_PORT81, FN_AB_1_0_PORT82,\n\tFN_AB_1_0_PORT83, FN_AB_1_0_PORT84, FN_AB_3_2_PORT85,\n\tFN_AB_3_2_PORT86, FN_AB_3_2_PORT87, FN_AB_3_2_PORT88,\n\tFN_AB_5_4_PORT89, FN_AB_5_4_PORT90, FN_AB_7_6_PORT91,\n\tFN_AB_7_6_PORT92, FN_AB_1_0_PORT93, FN_AB_1_0_PORT94,\n\tFN_AB_1_0_PORT95,\n\tFN_SDI1_DATA0, FN_SDI1_DATA1, FN_SDI1_DATA2, FN_SDI1_DATA3,\n\tFN_AB_CLK, FN_AB_CSB0, FN_AB_CSB1,\n\n\t \n\tFN_AB_13_12_PORT104, FN_AB_13_12_PORT103, FN_AB_11_10_PORT102,\n\tFN_AB_11_10_PORT101, FN_AB_11_10_PORT100, FN_AB_9_8_PORT99,\n\tFN_AB_9_8_PORT98, FN_AB_9_8_PORT97,\n\tFN_USI_1_0_PORT109, FN_USI_1_0_PORT110, FN_USI_1_0_PORT111,\n\tFN_USI_1_0_PORT112, FN_USI_3_2_PORT113, FN_USI_3_2_PORT114,\n\tFN_USI_5_4_PORT115, FN_USI_5_4_PORT116, FN_USI_5_4_PORT117,\n\tFN_USI_5_4_PORT118, FN_USI_7_6_PORT119, FN_USI_9_8_PORT120,\n\tFN_USI_9_8_PORT121,\n\tFN_AB_A20, FN_USI0_CS1, FN_USI0_CS2, FN_USI1_DI,\n\tFN_USI1_DO,\n\tFN_NTSC_CLK, FN_NTSC_DATA0, FN_NTSC_DATA1, FN_NTSC_DATA2,\n\tFN_NTSC_DATA3, FN_NTSC_DATA4,\n\n\t \n\tFN_HSI_1_0_PORT143, FN_HSI_1_0_PORT144, FN_HSI_1_0_PORT145,\n\tFN_HSI_1_0_PORT146, FN_HSI_1_0_PORT147, FN_HSI_1_0_PORT148,\n\tFN_HSI_1_0_PORT149, FN_HSI_1_0_PORT150,\n\tFN_UART_1_0_PORT157, FN_UART_1_0_PORT158,\n\tFN_NTSC_DATA5, FN_NTSC_DATA6, FN_NTSC_DATA7, FN_CAM_CLKO,\n\tFN_CAM_CLKI, FN_CAM_VS, FN_CAM_HS, FN_CAM_YUV0,\n\tFN_CAM_YUV1, FN_CAM_YUV2, FN_CAM_YUV3, FN_CAM_YUV4,\n\tFN_CAM_YUV5, FN_CAM_YUV6, FN_CAM_YUV7,\n\tFN_JT_TDO, FN_JT_TDOEN, FN_LOWPWR, FN_USB_VBUS, FN_UART1_RX,\n\tFN_UART1_TX,\n\n\t \n\tFN_SEL_LCD3_1_0_00, FN_SEL_LCD3_1_0_01,\n\tFN_SEL_LCD3_9_8_00, FN_SEL_LCD3_9_8_10,\n\tFN_SEL_LCD3_11_10_00, FN_SEL_LCD3_11_10_01, FN_SEL_LCD3_11_10_10,\n\n\t \n\tFN_SEL_IIC_1_0_00, FN_SEL_IIC_1_0_01,\n\n\t \n\tFN_SEL_AB_1_0_00, FN_SEL_AB_1_0_10, FN_SEL_AB_3_2_00,\n\tFN_SEL_AB_3_2_01, FN_SEL_AB_3_2_10, FN_SEL_AB_3_2_11,\n\tFN_SEL_AB_5_4_00, FN_SEL_AB_5_4_01, FN_SEL_AB_5_4_10,\n\tFN_SEL_AB_5_4_11, FN_SEL_AB_7_6_00, FN_SEL_AB_7_6_01,\n\tFN_SEL_AB_7_6_10,\n\tFN_SEL_AB_9_8_00, FN_SEL_AB_9_8_01, FN_SEL_AB_9_8_10,\n\tFN_SEL_AB_11_10_00, FN_SEL_AB_11_10_10,\n\tFN_SEL_AB_13_12_00, FN_SEL_AB_13_12_10,\n\n\t \n\tFN_SEL_USI_1_0_00, FN_SEL_USI_1_0_01,\n\tFN_SEL_USI_3_2_00, FN_SEL_USI_3_2_01,\n\tFN_SEL_USI_5_4_00, FN_SEL_USI_5_4_01,\n\tFN_SEL_USI_7_6_00, FN_SEL_USI_7_6_01,\n\tFN_SEL_USI_9_8_00, FN_SEL_USI_9_8_01,\n\n\t \n\tFN_SEL_HSI_1_0_00, FN_SEL_HSI_1_0_01,\n\n\t \n\tFN_SEL_UART_1_0_00, FN_SEL_UART_1_0_01,\n\n\tPINMUX_FUNCTION_END,\n\n\tPINMUX_MARK_BEGIN,\n\n\t \n\tJT_SEL_MARK, ERR_RST_REQB_MARK, REF_CLKO_MARK, EXT_CLKI_MARK,\n\tLCD3_PXCLKB_MARK, SD_CKI_MARK,\n\n\t \n\tLCD3_R0_MARK, LCD3_R1_MARK, LCD3_R2_MARK, LCD3_R3_MARK, LCD3_R4_MARK,\n\tLCD3_R5_MARK, IIC0_SCL_MARK, IIC0_SDA_MARK, SDI0_CKO_MARK,\n\tSDI0_CKI_MARK, SDI0_CMD_MARK, SDI0_DATA0_MARK, SDI0_DATA1_MARK,\n\tSDI0_DATA2_MARK, SDI0_DATA3_MARK, SDI0_DATA4_MARK, SDI0_DATA5_MARK,\n\tSDI0_DATA6_MARK, SDI0_DATA7_MARK, SDI1_CKO_MARK, SDI1_CKI_MARK,\n\tSDI1_CMD_MARK,\n\n\t \n\tSDI1_DATA0_MARK, SDI1_DATA1_MARK, SDI1_DATA2_MARK, SDI1_DATA3_MARK,\n\tAB_CLK_MARK, AB_CSB0_MARK, AB_CSB1_MARK,\n\n\t \n\tAB_A20_MARK, USI0_CS1_MARK, USI0_CS2_MARK, USI1_DI_MARK,\n\tUSI1_DO_MARK,\n\tNTSC_CLK_MARK, NTSC_DATA0_MARK, NTSC_DATA1_MARK, NTSC_DATA2_MARK,\n\tNTSC_DATA3_MARK, NTSC_DATA4_MARK,\n\n\t \n\tNTSC_DATA5_MARK, NTSC_DATA6_MARK, NTSC_DATA7_MARK, CAM_CLKO_MARK,\n\tCAM_CLKI_MARK, CAM_VS_MARK, CAM_HS_MARK, CAM_YUV0_MARK,\n\tCAM_YUV1_MARK, CAM_YUV2_MARK, CAM_YUV3_MARK, CAM_YUV4_MARK,\n\tCAM_YUV5_MARK, CAM_YUV6_MARK, CAM_YUV7_MARK,\n\tJT_TDO_MARK, JT_TDOEN_MARK, USB_VBUS_MARK, LOWPWR_MARK,\n\tUART1_RX_MARK, UART1_TX_MARK,\n\n\t \n\tLCD3_PXCLK_MARK, LCD3_CLK_I_MARK, LCD3_HS_MARK, LCD3_VS_MARK,\n\tLCD3_DE_MARK, LCD3_R6_MARK, LCD3_R7_MARK, LCD3_G0_MARK, LCD3_G1_MARK,\n\tLCD3_G2_MARK, LCD3_G3_MARK, LCD3_G4_MARK, LCD3_G5_MARK, LCD3_G6_MARK,\n\tLCD3_G7_MARK, LCD3_B0_MARK, LCD3_B1_MARK, LCD3_B2_MARK, LCD3_B3_MARK,\n\tLCD3_B4_MARK, LCD3_B5_MARK, LCD3_B6_MARK, LCD3_B7_MARK,\n\tYUV3_CLK_O_MARK, YUV3_CLK_I_MARK, YUV3_HS_MARK, YUV3_VS_MARK,\n\tYUV3_DE_MARK, YUV3_D0_MARK, YUV3_D1_MARK, YUV3_D2_MARK, YUV3_D3_MARK,\n\tYUV3_D4_MARK, YUV3_D5_MARK, YUV3_D6_MARK, YUV3_D7_MARK, YUV3_D8_MARK,\n\tYUV3_D9_MARK, YUV3_D10_MARK, YUV3_D11_MARK, YUV3_D12_MARK,\n\tYUV3_D13_MARK, YUV3_D14_MARK, YUV3_D15_MARK,\n\tTP33_CLK_MARK, TP33_CTRL_MARK, TP33_DATA0_MARK, TP33_DATA1_MARK,\n\tTP33_DATA2_MARK, TP33_DATA3_MARK, TP33_DATA4_MARK, TP33_DATA5_MARK,\n\tTP33_DATA6_MARK, TP33_DATA7_MARK, TP33_DATA8_MARK, TP33_DATA9_MARK,\n\tTP33_DATA10_MARK, TP33_DATA11_MARK, TP33_DATA12_MARK, TP33_DATA13_MARK,\n\tTP33_DATA14_MARK, TP33_DATA15_MARK,\n\n\t \n\tIIC1_SCL_MARK, IIC1_SDA_MARK, UART3_RX_MARK, UART3_TX_MARK,\n\n\t \n\tAB_CSB2_MARK, AB_CSB3_MARK, AB_RDB_MARK, AB_WRB_MARK,\n\tAB_WAIT_MARK, AB_ADV_MARK, AB_AD0_MARK, AB_AD1_MARK,\n\tAB_AD2_MARK, AB_AD3_MARK, AB_AD4_MARK, AB_AD5_MARK,\n\tAB_AD6_MARK, AB_AD7_MARK, AB_AD8_MARK, AB_AD9_MARK,\n\tAB_AD10_MARK, AB_AD11_MARK, AB_AD12_MARK, AB_AD13_MARK,\n\tAB_AD14_MARK, AB_AD15_MARK, AB_A17_MARK, AB_A18_MARK,\n\tAB_A19_MARK, AB_A21_MARK, AB_A22_MARK, AB_A23_MARK,\n\tAB_A24_MARK, AB_A25_MARK, AB_A26_MARK, AB_A27_MARK,\n\tAB_A28_MARK, AB_BEN0_MARK, AB_BEN1_MARK,\n\tDTV_BCLK_A_MARK, DTV_PSYNC_A_MARK, DTV_VALID_A_MARK,\n\tDTV_DATA_A_MARK,\n\tSDI2_CKO_MARK, SDI2_CKI_MARK, SDI2_CMD_MARK,\n\tSDI2_DATA0_MARK, SDI2_DATA1_MARK, SDI2_DATA2_MARK,\n\tSDI2_DATA3_MARK,\n\tCF_CSB0_MARK, CF_CSB1_MARK, CF_IORDB_MARK,\n\tCF_IOWRB_MARK, CF_IORDY_MARK, CF_RESET_MARK,\n\tCF_D00_MARK, CF_D01_MARK, CF_D02_MARK, CF_D03_MARK,\n\tCF_D04_MARK, CF_D05_MARK, CF_D06_MARK, CF_D07_MARK,\n\tCF_D08_MARK, CF_D09_MARK, CF_D10_MARK, CF_D11_MARK,\n\tCF_D12_MARK, CF_D13_MARK, CF_D14_MARK, CF_D15_MARK,\n\tCF_A00_MARK, CF_A01_MARK, CF_A02_MARK,\n\tCF_INTRQ_MARK, CF_INPACKB_MARK, CF_CDB1_MARK, CF_CDB2_MARK,\n\tUSI5_CLK_A_MARK, USI5_DI_A_MARK, USI5_DO_A_MARK,\n\tUSI5_CS0_A_MARK, USI5_CS1_A_MARK, USI5_CS2_A_MARK,\n\n\t \n\tUSI0_CS3_MARK, USI0_CS4_MARK, USI0_CS5_MARK,\n\tUSI0_CS6_MARK,\n\tUSI2_CLK_MARK, USI2_DI_MARK, USI2_DO_MARK,\n\tUSI2_CS0_MARK, USI2_CS1_MARK, USI2_CS2_MARK,\n\tUSI3_CLK_MARK, USI3_DI_MARK, USI3_DO_MARK,\n\tUSI3_CS0_MARK,\n\tUSI4_CLK_MARK, USI4_DI_MARK, USI4_DO_MARK,\n\tUSI4_CS0_MARK, USI4_CS1_MARK,\n\tPWM0_MARK, PWM1_MARK,\n\tDTV_BCLK_B_MARK, DTV_PSYNC_B_MARK, DTV_VALID_B_MARK,\n\tDTV_DATA_B_MARK,\n\n\t \n\tUSI5_CLK_B_MARK, USI5_DO_B_MARK, USI5_CS0_B_MARK, USI5_CS1_B_MARK,\n\tUSI5_CS2_B_MARK, USI5_CS3_B_MARK, USI5_CS4_B_MARK, USI5_DI_B_MARK,\n\n\t \n\tUART1_CTSB_MARK, UART1_RTSB_MARK,\n\tUART2_RX_MARK, UART2_TX_MARK,\n\n\tPINMUX_MARK_END,\n};\n\n \nenum {\n\tPORT_ASSIGN_LAST(),\n\tNOGP_ALL(),\n};\n\n \n#define __PIN_CFG(pn, pfx, sfx)  SH_PFC_PIN_CFG(pfx, 0)\n#define PINMUX_EMEV_GPIO_ALL()\t  CPU_ALL_PORT(__PIN_CFG, , unused)\n\nstatic const struct sh_pfc_pin pinmux_pins[] = {\n\tPINMUX_EMEV_GPIO_ALL(),\n\tPINMUX_NOGP_ALL(),\n};\n\n \n#define __PORT_DATA(pn, pfx, sfx)  PINMUX_DATA(PORT##pfx##_DATA, PORT##pfx##_FN)\n#define PINMUX_EMEV_DATA_ALL()\t  CPU_ALL_PORT(__PORT_DATA, , unused)\n\nstatic const u16 pinmux_data[] = {\n\tPINMUX_EMEV_DATA_ALL(),  \n\n\t \n\t \n\tPINMUX_SINGLE(JT_SEL),\n\t \n\tPINMUX_SINGLE(ERR_RST_REQB),\n\t \n\tPINMUX_SINGLE(REF_CLKO),\n\t \n\tPINMUX_SINGLE(EXT_CLKI),\n\t \n\tPINMUX_IPSR_NOFN(LCD3_1_0_PORT18, LCD3_PXCLK, SEL_LCD3_1_0_00),\n\tPINMUX_IPSR_NOFN(LCD3_1_0_PORT18, YUV3_CLK_O, SEL_LCD3_1_0_01),\n\t \n\tPINMUX_SINGLE(LCD3_PXCLKB),\n\t \n\tPINMUX_IPSR_NOFN(LCD3_1_0_PORT20, LCD3_CLK_I, SEL_LCD3_1_0_00),\n\tPINMUX_IPSR_NOFN(LCD3_1_0_PORT20, YUV3_CLK_I, SEL_LCD3_1_0_01),\n\t \n\tPINMUX_IPSR_NOFN(LCD3_1_0_PORT21, LCD3_HS, SEL_LCD3_1_0_00),\n\tPINMUX_IPSR_NOFN(LCD3_1_0_PORT21, YUV3_HS, SEL_LCD3_1_0_01),\n\t \n\tPINMUX_IPSR_NOFN(LCD3_1_0_PORT22, LCD3_VS, SEL_LCD3_1_0_00),\n\tPINMUX_IPSR_NOFN(LCD3_1_0_PORT22, YUV3_VS, SEL_LCD3_1_0_01),\n\t \n\tPINMUX_IPSR_NOFN(LCD3_1_0_PORT23, LCD3_DE, SEL_LCD3_1_0_00),\n\tPINMUX_IPSR_NOFN(LCD3_1_0_PORT23, YUV3_DE, SEL_LCD3_1_0_01),\n\n\t \n\t \n\tPINMUX_SINGLE(LCD3_R0),\n\t \n\tPINMUX_SINGLE(LCD3_R1),\n\t \n\tPINMUX_SINGLE(LCD3_R2),\n\t \n\tPINMUX_SINGLE(LCD3_R3),\n\t \n\tPINMUX_SINGLE(LCD3_R4),\n\t \n\tPINMUX_SINGLE(LCD3_R5),\n\t \n\tPINMUX_IPSR_NOFN(LCD3_9_8_PORT38, LCD3_R6, SEL_LCD3_9_8_00),\n\tPINMUX_IPSR_NOFN(LCD3_9_8_PORT38, TP33_CLK, SEL_LCD3_9_8_10),\n\t \n\tPINMUX_IPSR_NOFN(LCD3_9_8_PORT39, LCD3_R7, SEL_LCD3_9_8_00),\n\tPINMUX_IPSR_NOFN(LCD3_9_8_PORT39, TP33_CTRL, SEL_LCD3_9_8_10),\n\t \n\tPINMUX_IPSR_NOFN(LCD3_11_10_PORT40, LCD3_G0, SEL_LCD3_11_10_00),\n\tPINMUX_IPSR_NOFN(LCD3_11_10_PORT40, YUV3_D0, SEL_LCD3_11_10_01),\n\tPINMUX_IPSR_NOFN(LCD3_11_10_PORT40, TP33_DATA0, SEL_LCD3_11_10_10),\n\t \n\tPINMUX_IPSR_NOFN(LCD3_11_10_PORT41, LCD3_G1, SEL_LCD3_11_10_00),\n\tPINMUX_IPSR_NOFN(LCD3_11_10_PORT41, YUV3_D1, SEL_LCD3_11_10_01),\n\tPINMUX_IPSR_NOFN(LCD3_11_10_PORT41, TP33_DATA1, SEL_LCD3_11_10_10),\n\t \n\tPINMUX_DATA(LCD3_G2_MARK, FN_SEL_LCD3_11_10_00),\n\tPINMUX_DATA(YUV3_D2_MARK, FN_SEL_LCD3_11_10_01),\n\tPINMUX_DATA(TP33_DATA2_MARK, FN_SEL_LCD3_11_10_10),\n\t \n\tPINMUX_DATA(LCD3_G3_MARK, FN_SEL_LCD3_11_10_00),\n\tPINMUX_DATA(YUV3_D3_MARK, FN_SEL_LCD3_11_10_01),\n\tPINMUX_DATA(TP33_DATA3_MARK, FN_SEL_LCD3_11_10_10),\n\t \n\tPINMUX_DATA(LCD3_G4_MARK, FN_SEL_LCD3_11_10_00),\n\tPINMUX_DATA(YUV3_D4_MARK, FN_SEL_LCD3_11_10_01),\n\tPINMUX_DATA(TP33_DATA4_MARK, FN_SEL_LCD3_11_10_10),\n\t \n\tPINMUX_DATA(LCD3_G5_MARK, FN_SEL_LCD3_11_10_00),\n\tPINMUX_DATA(YUV3_D5_MARK, FN_SEL_LCD3_11_10_01),\n\tPINMUX_DATA(TP33_DATA5_MARK, FN_SEL_LCD3_11_10_10),\n\t \n\tPINMUX_DATA(LCD3_G6_MARK, FN_SEL_LCD3_11_10_00),\n\tPINMUX_DATA(YUV3_D6_MARK, FN_SEL_LCD3_11_10_01),\n\tPINMUX_DATA(TP33_DATA6_MARK, FN_SEL_LCD3_11_10_10),\n\t \n\tPINMUX_DATA(LCD3_G7_MARK, FN_SEL_LCD3_11_10_00),\n\tPINMUX_DATA(YUV3_D7_MARK, FN_SEL_LCD3_11_10_01),\n\tPINMUX_DATA(TP33_DATA7_MARK, FN_SEL_LCD3_11_10_10),\n\t \n\tPINMUX_IPSR_NOFN(LCD3_11_10_PORT42, LCD3_B0, SEL_LCD3_11_10_00),\n\tPINMUX_IPSR_NOFN(LCD3_11_10_PORT42, YUV3_D8, SEL_LCD3_11_10_01),\n\tPINMUX_IPSR_NOFN(LCD3_11_10_PORT42, TP33_DATA8, SEL_LCD3_11_10_10),\n\t \n\tPINMUX_IPSR_NOFN(LCD3_11_10_PORT43, LCD3_B1, SEL_LCD3_11_10_00),\n\tPINMUX_IPSR_NOFN(LCD3_11_10_PORT43, YUV3_D9, SEL_LCD3_11_10_01),\n\tPINMUX_IPSR_NOFN(LCD3_11_10_PORT43, TP33_DATA9, SEL_LCD3_11_10_10),\n\t \n\tPINMUX_IPSR_NOFN(LCD3_11_10_PORT43, LCD3_B2, SEL_LCD3_11_10_00),\n\tPINMUX_IPSR_NOFN(LCD3_11_10_PORT43, YUV3_D10, SEL_LCD3_11_10_01),\n\tPINMUX_IPSR_NOFN(LCD3_11_10_PORT43, TP33_DATA10, SEL_LCD3_11_10_10),\n\t \n\tPINMUX_IPSR_NOFN(LCD3_11_10_PORT43, LCD3_B3, SEL_LCD3_11_10_00),\n\tPINMUX_IPSR_NOFN(LCD3_11_10_PORT43, YUV3_D11, SEL_LCD3_11_10_01),\n\tPINMUX_IPSR_NOFN(LCD3_11_10_PORT43, TP33_DATA11, SEL_LCD3_11_10_10),\n\t \n\tPINMUX_IPSR_NOFN(LCD3_11_10_PORT43, LCD3_B4, SEL_LCD3_11_10_00),\n\tPINMUX_IPSR_NOFN(LCD3_11_10_PORT43, YUV3_D12, SEL_LCD3_11_10_01),\n\tPINMUX_IPSR_NOFN(LCD3_11_10_PORT43, TP33_DATA12, SEL_LCD3_11_10_10),\n\t \n\tPINMUX_IPSR_NOFN(LCD3_11_10_PORT43, LCD3_B5, SEL_LCD3_11_10_00),\n\tPINMUX_IPSR_NOFN(LCD3_11_10_PORT43, YUV3_D13, SEL_LCD3_11_10_01),\n\tPINMUX_IPSR_NOFN(LCD3_11_10_PORT43, TP33_DATA13, SEL_LCD3_11_10_10),\n\t \n\tPINMUX_IPSR_NOFN(LCD3_11_10_PORT43, LCD3_B6, SEL_LCD3_11_10_00),\n\tPINMUX_IPSR_NOFN(LCD3_11_10_PORT43, YUV3_D14, SEL_LCD3_11_10_01),\n\tPINMUX_IPSR_NOFN(LCD3_11_10_PORT43, TP33_DATA14, SEL_LCD3_11_10_10),\n\t \n\tPINMUX_IPSR_NOFN(LCD3_11_10_PORT43, LCD3_B7, SEL_LCD3_11_10_00),\n\tPINMUX_IPSR_NOFN(LCD3_11_10_PORT43, YUV3_D15, SEL_LCD3_11_10_01),\n\tPINMUX_IPSR_NOFN(LCD3_11_10_PORT43, TP33_DATA15, SEL_LCD3_11_10_10),\n\t \n\tPINMUX_SINGLE(IIC0_SCL),\n\t \n\tPINMUX_SINGLE(IIC0_SDA),\n\t \n\tPINMUX_IPSR_NOFN(IIC_1_0_PORT46, IIC1_SCL, SEL_IIC_1_0_00),\n\tPINMUX_IPSR_NOFN(IIC_1_0_PORT46, UART3_RX, SEL_IIC_1_0_01),\n\t \n\tPINMUX_IPSR_NOFN(IIC_1_0_PORT47, IIC1_SDA, SEL_IIC_1_0_00),\n\tPINMUX_IPSR_NOFN(IIC_1_0_PORT47, UART3_TX, SEL_IIC_1_0_01),\n\t \n\tPINMUX_SINGLE(SD_CKI),\n\t \n\tPINMUX_SINGLE(SDI0_CKO),\n\t \n\tPINMUX_SINGLE(SDI0_CKI),\n\t \n\tPINMUX_SINGLE(SDI0_CMD),\n\t \n\tPINMUX_SINGLE(SDI0_DATA0),\n\t \n\tPINMUX_SINGLE(SDI0_DATA1),\n\t \n\tPINMUX_SINGLE(SDI0_DATA2),\n\t \n\tPINMUX_SINGLE(SDI0_DATA3),\n\t \n\tPINMUX_SINGLE(SDI0_DATA4),\n\t \n\tPINMUX_SINGLE(SDI0_DATA5),\n\t \n\tPINMUX_SINGLE(SDI0_DATA6),\n\t \n\tPINMUX_SINGLE(SDI0_DATA7),\n\t \n\tPINMUX_SINGLE(SDI1_CKO),\n\t \n\tPINMUX_SINGLE(SDI1_CKI),\n\t \n\tPINMUX_SINGLE(SDI1_CMD),\n\n\t \n\t \n\tPINMUX_SINGLE(SDI1_DATA0),\n\t \n\tPINMUX_SINGLE(SDI1_DATA1),\n\t \n\tPINMUX_SINGLE(SDI1_DATA2),\n\t \n\tPINMUX_SINGLE(SDI1_DATA3),\n\t \n\tPINMUX_SINGLE(AB_CLK),\n\t \n\tPINMUX_SINGLE(AB_CSB0),\n\t \n\tPINMUX_SINGLE(AB_CSB1),\n\t \n\tPINMUX_IPSR_NOFN(AB_1_0_PORT71, AB_CSB2, SEL_AB_1_0_00),\n\tPINMUX_IPSR_NOFN(AB_1_0_PORT71, CF_CSB0, SEL_AB_1_0_10),\n\t \n\tPINMUX_IPSR_NOFN(AB_1_0_PORT72, AB_CSB3, SEL_AB_1_0_00),\n\tPINMUX_IPSR_NOFN(AB_1_0_PORT72, CF_CSB1, SEL_AB_1_0_10),\n\t \n\tPINMUX_IPSR_NOFN(AB_1_0_PORT73, AB_RDB, SEL_AB_1_0_00),\n\tPINMUX_IPSR_NOFN(AB_1_0_PORT73, CF_IORDB, SEL_AB_1_0_10),\n\t \n\tPINMUX_IPSR_NOFN(AB_1_0_PORT74, AB_WRB, SEL_AB_1_0_00),\n\tPINMUX_IPSR_NOFN(AB_1_0_PORT74, CF_IOWRB, SEL_AB_1_0_10),\n\t \n\tPINMUX_IPSR_NOFN(AB_1_0_PORT75, AB_WAIT, SEL_AB_1_0_00),\n\tPINMUX_IPSR_NOFN(AB_1_0_PORT75, CF_IORDY, SEL_AB_1_0_10),\n\t \n\tPINMUX_IPSR_NOFN(AB_1_0_PORT76, AB_ADV, SEL_AB_1_0_00),\n\tPINMUX_IPSR_NOFN(AB_1_0_PORT76, CF_RESET, SEL_AB_1_0_10),\n\t \n\tPINMUX_IPSR_NOFN(AB_1_0_PORT77, AB_AD0, SEL_AB_1_0_00),\n\tPINMUX_IPSR_NOFN(AB_1_0_PORT77, CF_D00, SEL_AB_1_0_10),\n\t \n\tPINMUX_IPSR_NOFN(AB_1_0_PORT78, AB_AD1, SEL_AB_1_0_00),\n\tPINMUX_IPSR_NOFN(AB_1_0_PORT78, CF_D01, SEL_AB_1_0_10),\n\t \n\tPINMUX_IPSR_NOFN(AB_1_0_PORT79, AB_AD2, SEL_AB_1_0_00),\n\tPINMUX_IPSR_NOFN(AB_1_0_PORT79, CF_D02, SEL_AB_1_0_10),\n\t \n\tPINMUX_IPSR_NOFN(AB_1_0_PORT80, AB_AD3, SEL_AB_1_0_00),\n\tPINMUX_IPSR_NOFN(AB_1_0_PORT80, CF_D03, SEL_AB_1_0_10),\n\t \n\tPINMUX_IPSR_NOFN(AB_1_0_PORT81, AB_AD4, SEL_AB_1_0_00),\n\tPINMUX_IPSR_NOFN(AB_1_0_PORT81, CF_D04, SEL_AB_1_0_10),\n\t \n\tPINMUX_IPSR_NOFN(AB_1_0_PORT82, AB_AD5, SEL_AB_1_0_00),\n\tPINMUX_IPSR_NOFN(AB_1_0_PORT82, CF_D05, SEL_AB_1_0_10),\n\t \n\tPINMUX_IPSR_NOFN(AB_1_0_PORT83, AB_AD6, SEL_AB_1_0_00),\n\tPINMUX_IPSR_NOFN(AB_1_0_PORT83, CF_D06, SEL_AB_1_0_10),\n\t \n\tPINMUX_IPSR_NOFN(AB_1_0_PORT84, AB_AD7, SEL_AB_1_0_00),\n\tPINMUX_IPSR_NOFN(AB_1_0_PORT84, CF_D07, SEL_AB_1_0_10),\n\t \n\tPINMUX_IPSR_NOFN(AB_3_2_PORT85, AB_AD8, SEL_AB_3_2_00),\n\tPINMUX_IPSR_NOFN(AB_3_2_PORT85, DTV_BCLK_A, SEL_AB_3_2_01),\n\tPINMUX_IPSR_NOFN(AB_3_2_PORT85, CF_D08, SEL_AB_3_2_10),\n\tPINMUX_IPSR_NOFN(AB_3_2_PORT85, USI5_CLK_A, SEL_AB_3_2_11),\n\t \n\tPINMUX_IPSR_NOFN(AB_3_2_PORT86, AB_AD9, SEL_AB_3_2_00),\n\tPINMUX_IPSR_NOFN(AB_3_2_PORT86, DTV_PSYNC_A, SEL_AB_3_2_01),\n\tPINMUX_IPSR_NOFN(AB_3_2_PORT86, CF_D09, SEL_AB_3_2_10),\n\tPINMUX_IPSR_NOFN(AB_3_2_PORT86, USI5_DI_A, SEL_AB_3_2_11),\n\t \n\tPINMUX_IPSR_NOFN(AB_3_2_PORT87, AB_AD10, SEL_AB_3_2_00),\n\tPINMUX_IPSR_NOFN(AB_3_2_PORT87, DTV_VALID_A, SEL_AB_3_2_01),\n\tPINMUX_IPSR_NOFN(AB_3_2_PORT87, CF_D10, SEL_AB_3_2_10),\n\tPINMUX_IPSR_NOFN(AB_3_2_PORT87, USI5_DO_A, SEL_AB_3_2_11),\n\t \n\tPINMUX_IPSR_NOFN(AB_3_2_PORT88, AB_AD11, SEL_AB_3_2_00),\n\tPINMUX_IPSR_NOFN(AB_3_2_PORT88, DTV_DATA_A, SEL_AB_3_2_01),\n\tPINMUX_IPSR_NOFN(AB_3_2_PORT88, CF_D11, SEL_AB_3_2_10),\n\tPINMUX_IPSR_NOFN(AB_3_2_PORT88, USI5_CS0_A, SEL_AB_3_2_11),\n\t \n\tPINMUX_IPSR_NOFN(AB_5_4_PORT89, AB_AD12, SEL_AB_5_4_00),\n\tPINMUX_IPSR_NOFN(AB_5_4_PORT89, SDI2_DATA0, SEL_AB_5_4_01),\n\tPINMUX_IPSR_NOFN(AB_5_4_PORT89, CF_D12, SEL_AB_5_4_10),\n\tPINMUX_IPSR_NOFN(AB_5_4_PORT89, USI5_CS1_A, SEL_AB_5_4_11),\n\t \n\tPINMUX_IPSR_NOFN(AB_5_4_PORT90, AB_AD13, SEL_AB_5_4_00),\n\tPINMUX_IPSR_NOFN(AB_5_4_PORT90, SDI2_DATA1, SEL_AB_5_4_01),\n\tPINMUX_IPSR_NOFN(AB_5_4_PORT90, CF_D13, SEL_AB_5_4_10),\n\tPINMUX_IPSR_NOFN(AB_5_4_PORT90, USI5_CS2_A, SEL_AB_5_4_11),\n\t \n\tPINMUX_IPSR_NOFN(AB_7_6_PORT91, AB_AD14, SEL_AB_7_6_00),\n\tPINMUX_IPSR_NOFN(AB_7_6_PORT91, SDI2_DATA2, SEL_AB_7_6_01),\n\tPINMUX_IPSR_NOFN(AB_7_6_PORT91, CF_D14, SEL_AB_7_6_10),\n\t \n\tPINMUX_IPSR_NOFN(AB_7_6_PORT92, AB_AD15, SEL_AB_7_6_00),\n\tPINMUX_IPSR_NOFN(AB_7_6_PORT92, SDI2_DATA3, SEL_AB_7_6_01),\n\tPINMUX_IPSR_NOFN(AB_7_6_PORT92, CF_D15, SEL_AB_7_6_10),\n\t \n\tPINMUX_IPSR_NOFN(AB_1_0_PORT93, AB_A17, SEL_AB_1_0_00),\n\tPINMUX_IPSR_NOFN(AB_1_0_PORT93, CF_A00, SEL_AB_1_0_10),\n\t \n\tPINMUX_IPSR_NOFN(AB_1_0_PORT94, AB_A18, SEL_AB_1_0_00),\n\tPINMUX_IPSR_NOFN(AB_1_0_PORT94, CF_A01, SEL_AB_1_0_10),\n\t \n\tPINMUX_IPSR_NOFN(AB_1_0_PORT95, AB_A19, SEL_AB_1_0_00),\n\tPINMUX_IPSR_NOFN(AB_1_0_PORT95, CF_A02, SEL_AB_1_0_10),\n\n\t \n\t \n\tPINMUX_SINGLE(AB_A20),\n\t \n\tPINMUX_IPSR_NOFN(AB_9_8_PORT97, AB_A21, SEL_AB_9_8_00),\n\tPINMUX_IPSR_NOFN(AB_9_8_PORT97, SDI2_CKO, SEL_AB_9_8_01),\n\tPINMUX_IPSR_NOFN(AB_9_8_PORT97, CF_INTRQ, SEL_AB_9_8_10),\n\t \n\tPINMUX_IPSR_NOFN(AB_9_8_PORT98, AB_A22, SEL_AB_9_8_00),\n\tPINMUX_IPSR_NOFN(AB_9_8_PORT98, SDI2_CKI, SEL_AB_9_8_01),\n\t \n\tPINMUX_IPSR_NOFN(AB_9_8_PORT99, AB_A23, SEL_AB_9_8_00),\n\tPINMUX_IPSR_NOFN(AB_9_8_PORT99, SDI2_CMD, SEL_AB_9_8_01),\n\t \n\tPINMUX_IPSR_NOFN(AB_11_10_PORT100, AB_A24, SEL_AB_11_10_00),\n\tPINMUX_IPSR_NOFN(AB_11_10_PORT100, CF_INPACKB, SEL_AB_11_10_10),\n\t \n\tPINMUX_IPSR_NOFN(AB_11_10_PORT101, AB_A25, SEL_AB_11_10_00),\n\tPINMUX_IPSR_NOFN(AB_11_10_PORT101, CF_CDB1, SEL_AB_11_10_10),\n\t \n\tPINMUX_IPSR_NOFN(AB_11_10_PORT102, AB_A26, SEL_AB_11_10_00),\n\tPINMUX_IPSR_NOFN(AB_11_10_PORT102, CF_CDB2, SEL_AB_11_10_10),\n\t \n\tPINMUX_IPSR_NOFN(AB_13_12_PORT103, AB_A27, SEL_AB_13_12_00),\n\tPINMUX_IPSR_NOFN(AB_13_12_PORT103, AB_BEN0, SEL_AB_13_12_10),\n\t \n\tPINMUX_IPSR_NOFN(AB_13_12_PORT104, AB_A28, SEL_AB_13_12_00),\n\tPINMUX_IPSR_NOFN(AB_13_12_PORT104, AB_BEN1, SEL_AB_13_12_10),\n\t \n\tPINMUX_SINGLE(USI0_CS1),\n\t \n\tPINMUX_SINGLE(USI0_CS2),\n\t \n\tPINMUX_SINGLE(USI1_DI),\n\t \n\tPINMUX_SINGLE(USI1_DO),\n\t \n\tPINMUX_IPSR_NOFN(USI_1_0_PORT109, USI2_CLK, SEL_USI_1_0_00),\n\tPINMUX_IPSR_NOFN(USI_1_0_PORT109, DTV_BCLK_B, SEL_USI_1_0_01),\n\t \n\tPINMUX_IPSR_NOFN(USI_1_0_PORT110, USI2_DI, SEL_USI_1_0_00),\n\tPINMUX_IPSR_NOFN(USI_1_0_PORT110, DTV_PSYNC_B, SEL_USI_1_0_01),\n\t \n\tPINMUX_IPSR_NOFN(USI_1_0_PORT111, USI2_DO, SEL_USI_1_0_00),\n\tPINMUX_IPSR_NOFN(USI_1_0_PORT111, DTV_VALID_B, SEL_USI_1_0_01),\n\t \n\tPINMUX_IPSR_NOFN(USI_1_0_PORT112, USI2_CS0, SEL_USI_1_0_00),\n\tPINMUX_IPSR_NOFN(USI_1_0_PORT112, DTV_DATA_B, SEL_USI_1_0_01),\n\t \n\tPINMUX_IPSR_NOFN(USI_3_2_PORT113, USI2_CS1, SEL_USI_3_2_00),\n\tPINMUX_IPSR_NOFN(USI_3_2_PORT113, USI4_CS0, SEL_USI_3_2_01),\n\t \n\tPINMUX_IPSR_NOFN(USI_3_2_PORT114, USI2_CS2, SEL_USI_3_2_00),\n\tPINMUX_IPSR_NOFN(USI_3_2_PORT114, USI4_CS1, SEL_USI_3_2_01),\n\t \n\tPINMUX_IPSR_NOFN(USI_5_4_PORT115, USI3_CLK, SEL_USI_5_4_00),\n\tPINMUX_IPSR_NOFN(USI_5_4_PORT115, USI0_CS3, SEL_USI_5_4_01),\n\t \n\tPINMUX_IPSR_NOFN(USI_5_4_PORT116, USI3_DI, SEL_USI_5_4_00),\n\tPINMUX_IPSR_NOFN(USI_5_4_PORT116, USI0_CS4, SEL_USI_5_4_01),\n\t \n\tPINMUX_IPSR_NOFN(USI_5_4_PORT117, USI3_DO, SEL_USI_5_4_00),\n\tPINMUX_IPSR_NOFN(USI_5_4_PORT117, USI0_CS5, SEL_USI_5_4_01),\n\t \n\tPINMUX_IPSR_NOFN(USI_5_4_PORT118, USI3_CS0, SEL_USI_5_4_00),\n\tPINMUX_IPSR_NOFN(USI_5_4_PORT118, USI0_CS6, SEL_USI_5_4_01),\n\t \n\tPINMUX_IPSR_NOFN(USI_7_6_PORT119, USI4_CLK, SEL_USI_7_6_01),\n\t \n\tPINMUX_IPSR_NOFN(USI_9_8_PORT120, PWM0, SEL_USI_9_8_00),\n\tPINMUX_IPSR_NOFN(USI_9_8_PORT120, USI4_DI, SEL_USI_9_8_01),\n\t \n\tPINMUX_IPSR_NOFN(USI_9_8_PORT121, PWM1, SEL_USI_9_8_00),\n\tPINMUX_IPSR_NOFN(USI_9_8_PORT121, USI4_DO, SEL_USI_9_8_01),\n\t \n\tPINMUX_SINGLE(NTSC_CLK),\n\t \n\tPINMUX_SINGLE(NTSC_DATA0),\n\t \n\tPINMUX_SINGLE(NTSC_DATA1),\n\t \n\tPINMUX_SINGLE(NTSC_DATA2),\n\t \n\tPINMUX_SINGLE(NTSC_DATA3),\n\t \n\tPINMUX_SINGLE(NTSC_DATA4),\n\n\t \n\t \n\tPINMUX_SINGLE(NTSC_DATA5),\n\t \n\tPINMUX_SINGLE(NTSC_DATA6),\n\t \n\tPINMUX_SINGLE(NTSC_DATA7),\n\t \n\tPINMUX_SINGLE(CAM_CLKO),\n\t \n\tPINMUX_SINGLE(CAM_CLKI),\n\t \n\tPINMUX_SINGLE(CAM_VS),\n\t \n\tPINMUX_SINGLE(CAM_HS),\n\t \n\tPINMUX_SINGLE(CAM_YUV0),\n\t \n\tPINMUX_SINGLE(CAM_YUV1),\n\t \n\tPINMUX_SINGLE(CAM_YUV2),\n\t \n\tPINMUX_SINGLE(CAM_YUV3),\n\t \n\tPINMUX_SINGLE(CAM_YUV4),\n\t \n\tPINMUX_SINGLE(CAM_YUV5),\n\t \n\tPINMUX_SINGLE(CAM_YUV6),\n\t \n\tPINMUX_SINGLE(CAM_YUV7),\n\t \n\tPINMUX_IPSR_NOFN(HSI_1_0_PORT143, USI5_CLK_B, SEL_HSI_1_0_01),\n\t \n\tPINMUX_IPSR_NOFN(HSI_1_0_PORT144, USI5_DO_B, SEL_HSI_1_0_01),\n\t \n\tPINMUX_IPSR_NOFN(HSI_1_0_PORT145, USI5_CS0_B, SEL_HSI_1_0_01),\n\t \n\tPINMUX_IPSR_NOFN(HSI_1_0_PORT146, USI5_CS1_B, SEL_HSI_1_0_01),\n\t \n\tPINMUX_IPSR_NOFN(HSI_1_0_PORT147, USI5_CS2_B, SEL_HSI_1_0_01),\n\t \n\tPINMUX_IPSR_NOFN(HSI_1_0_PORT148, USI5_CS3_B, SEL_HSI_1_0_01),\n\t \n\tPINMUX_IPSR_NOFN(HSI_1_0_PORT149, USI5_CS4_B, SEL_HSI_1_0_01),\n\t \n\tPINMUX_IPSR_NOFN(HSI_1_0_PORT150, USI5_DI_B, SEL_HSI_1_0_01),\n\t \n\tPINMUX_SINGLE(JT_TDO),\n\t \n\tPINMUX_SINGLE(JT_TDOEN),\n\t \n\tPINMUX_SINGLE(USB_VBUS),\n\t \n\tPINMUX_SINGLE(LOWPWR),\n\t \n\tPINMUX_SINGLE(UART1_RX),\n\t \n\tPINMUX_SINGLE(UART1_TX),\n\t \n\tPINMUX_IPSR_NOFN(UART_1_0_PORT157, UART1_CTSB, SEL_UART_1_0_00),\n\tPINMUX_IPSR_NOFN(UART_1_0_PORT157, UART2_RX, SEL_UART_1_0_01),\n\t \n\tPINMUX_IPSR_NOFN(UART_1_0_PORT158, UART1_RTSB, SEL_UART_1_0_00),\n\tPINMUX_IPSR_NOFN(UART_1_0_PORT158, UART2_TX, SEL_UART_1_0_01),\n};\n\n\n#define EMEV_MUX_PIN(name, pin, mark) \\\n\tstatic const unsigned int name##_pins[] = { pin }; \\\n\tstatic const unsigned int name##_mux[] = { mark##_MARK }\n\n \nEMEV_MUX_PIN(err_rst_reqb, 3, ERR_RST_REQB);\nEMEV_MUX_PIN(ref_clko, 4, REF_CLKO);\nEMEV_MUX_PIN(ext_clki, 5, EXT_CLKI);\nEMEV_MUX_PIN(lowpwr, 154, LOWPWR);\n\n \nstatic const unsigned int ab_main_pins[] = {\n\t \n\t73, 74,\n\t \n\t77, 78, 79, 80,\n\t81, 82, 83, 84,\n\t85, 86, 87, 88,\n\t89, 90, 91, 92,\n};\nstatic const unsigned int ab_main_mux[] = {\n\tAB_RDB_MARK, AB_WRB_MARK,\n\tAB_AD0_MARK, AB_AD1_MARK, AB_AD2_MARK, AB_AD3_MARK,\n\tAB_AD4_MARK, AB_AD5_MARK, AB_AD6_MARK, AB_AD7_MARK,\n\tAB_AD8_MARK, AB_AD9_MARK, AB_AD10_MARK, AB_AD11_MARK,\n\tAB_AD12_MARK, AB_AD13_MARK, AB_AD14_MARK, AB_AD15_MARK,\n};\n\nEMEV_MUX_PIN(ab_clk, 68, AB_CLK);\nEMEV_MUX_PIN(ab_csb0, 69, AB_CSB0);\nEMEV_MUX_PIN(ab_csb1, 70, AB_CSB1);\nEMEV_MUX_PIN(ab_csb2, 71, AB_CSB2);\nEMEV_MUX_PIN(ab_csb3, 72, AB_CSB3);\nEMEV_MUX_PIN(ab_wait, 75, AB_WAIT);\nEMEV_MUX_PIN(ab_adv, 76, AB_ADV);\nEMEV_MUX_PIN(ab_a17, 93, AB_A17);\nEMEV_MUX_PIN(ab_a18, 94, AB_A18);\nEMEV_MUX_PIN(ab_a19, 95, AB_A19);\nEMEV_MUX_PIN(ab_a20, 96, AB_A20);\nEMEV_MUX_PIN(ab_a21, 97, AB_A21);\nEMEV_MUX_PIN(ab_a22, 98, AB_A22);\nEMEV_MUX_PIN(ab_a23, 99, AB_A23);\nEMEV_MUX_PIN(ab_a24, 100, AB_A24);\nEMEV_MUX_PIN(ab_a25, 101, AB_A25);\nEMEV_MUX_PIN(ab_a26, 102, AB_A26);\nEMEV_MUX_PIN(ab_a27, 103, AB_A27);\nEMEV_MUX_PIN(ab_a28, 104, AB_A28);\nEMEV_MUX_PIN(ab_ben0, 103, AB_BEN0);\nEMEV_MUX_PIN(ab_ben1, 104, AB_BEN1);\n\n \nEMEV_MUX_PIN(cam_clko, 131, CAM_CLKO);\nstatic const unsigned int cam_pins[] = {\n\t \n\t132, 133, 134,\n\t \n\t135, 136, 137, 138,\n\t139, 140, 141, 142,\n};\nstatic const unsigned int cam_mux[] = {\n\tCAM_CLKI_MARK, CAM_VS_MARK, CAM_HS_MARK,\n\tCAM_YUV0_MARK, CAM_YUV1_MARK, CAM_YUV2_MARK, CAM_YUV3_MARK,\n\tCAM_YUV4_MARK, CAM_YUV5_MARK, CAM_YUV6_MARK, CAM_YUV7_MARK,\n};\n\n \nstatic const unsigned int cf_ctrl_pins[] = {\n\t \n\t71, 72, 73, 74,\n\t75, 76, 93, 94,\n\t95, 97, 100, 101,\n\t102,\n};\nstatic const unsigned int cf_ctrl_mux[] = {\n\tCF_CSB0_MARK, CF_CSB1_MARK, CF_IORDB_MARK, CF_IOWRB_MARK,\n\tCF_IORDY_MARK, CF_RESET_MARK, CF_A00_MARK, CF_A01_MARK,\n\tCF_A02_MARK, CF_INTRQ_MARK, CF_INPACKB_MARK, CF_CDB1_MARK,\n\tCF_CDB2_MARK,\n};\n\nstatic const unsigned int cf_data_pins[] = {\n\t \n\t77, 78, 79, 80,\n\t81, 82, 83, 84,\n\t85, 86, 87, 88,\n\t89, 90, 91, 92,\n};\nstatic const unsigned int cf_data_mux[] = {\n\tCF_D00_MARK, CF_D01_MARK, CF_D02_MARK, CF_D03_MARK,\n\tCF_D04_MARK, CF_D05_MARK, CF_D06_MARK, CF_D07_MARK,\n\tCF_D08_MARK, CF_D09_MARK, CF_D10_MARK, CF_D11_MARK,\n\tCF_D12_MARK, CF_D13_MARK, CF_D14_MARK, CF_D15_MARK,\n};\n\n \nstatic const unsigned int dtv_a_pins[] = {\n\t \n\t85, 86, 87, 88,\n};\nstatic const unsigned int dtv_a_mux[] = {\n\tDTV_BCLK_A_MARK, DTV_PSYNC_A_MARK, DTV_VALID_A_MARK, DTV_DATA_A_MARK,\n};\n\nstatic const unsigned int dtv_b_pins[] = {\n\t \n\t109, 110, 111, 112,\n};\nstatic const unsigned int dtv_b_mux[] = {\n\tDTV_BCLK_B_MARK, DTV_PSYNC_B_MARK, DTV_VALID_B_MARK, DTV_DATA_B_MARK,\n};\n\n \nstatic const unsigned int iic0_pins[] = {\n\t \n\t44, 45,\n};\nstatic const unsigned int iic0_mux[] = {\n\tIIC0_SCL_MARK, IIC0_SDA_MARK,\n};\n\n \nstatic const unsigned int iic1_pins[] = {\n\t \n\t46, 47,\n};\nstatic const unsigned int iic1_mux[] = {\n\tIIC1_SCL_MARK, IIC1_SDA_MARK,\n};\n\n \nstatic const unsigned int jtag_pins[] = {\n\t \n\t2, 151, 152,\n};\nstatic const unsigned int jtag_mux[] = {\n\tJT_SEL_MARK, JT_TDO_MARK, JT_TDOEN_MARK,\n};\n\n \nEMEV_MUX_PIN(lcd3_pxclk, 18, LCD3_PXCLK);\nEMEV_MUX_PIN(lcd3_pxclkb, 19, LCD3_PXCLKB);\nEMEV_MUX_PIN(lcd3_clk_i, 20, LCD3_CLK_I);\n\nstatic const unsigned int lcd3_sync_pins[] = {\n\t \n\t21, 22, 23,\n};\nstatic const unsigned int lcd3_sync_mux[] = {\n\tLCD3_HS_MARK, LCD3_VS_MARK, LCD3_DE_MARK,\n};\n\nstatic const unsigned int lcd3_rgb888_pins[] = {\n\t \n\t32, 33, 34, 35,\n\t36, 37, 38, 39,\n\t40, 41, PIN_LCD3_G2, PIN_LCD3_G3,\n\tPIN_LCD3_G4, PIN_LCD3_G5, PIN_LCD3_G6, PIN_LCD3_G7,\n\t42, 43, PIN_LCD3_B2, PIN_LCD3_B3,\n\tPIN_LCD3_B4, PIN_LCD3_B5, PIN_LCD3_B6, PIN_LCD3_B7\n};\nstatic const unsigned int lcd3_rgb888_mux[] = {\n\tLCD3_R0_MARK, LCD3_R1_MARK, LCD3_R2_MARK, LCD3_R3_MARK,\n\tLCD3_R4_MARK, LCD3_R5_MARK, LCD3_R6_MARK, LCD3_R7_MARK,\n\tLCD3_G0_MARK, LCD3_G1_MARK, LCD3_G2_MARK, LCD3_G3_MARK,\n\tLCD3_G4_MARK, LCD3_G5_MARK, LCD3_G6_MARK, LCD3_G7_MARK,\n\tLCD3_B0_MARK, LCD3_B1_MARK, LCD3_B2_MARK, LCD3_B3_MARK,\n\tLCD3_B4_MARK, LCD3_B5_MARK, LCD3_B6_MARK, LCD3_B7_MARK,\n};\n\nEMEV_MUX_PIN(yuv3_clk_i, 20, YUV3_CLK_I);\nstatic const unsigned int yuv3_pins[] = {\n\t \n\t18, 21, 22, 23,\n\t \n\t40, 41, PIN_LCD3_G2, PIN_LCD3_G3,\n\tPIN_LCD3_G4, PIN_LCD3_G5, PIN_LCD3_G6, PIN_LCD3_G7,\n\t42, 43, PIN_LCD3_B2, PIN_LCD3_B3,\n\tPIN_LCD3_B4, PIN_LCD3_B5, PIN_LCD3_B6, PIN_LCD3_B7,\n};\nstatic const unsigned int yuv3_mux[] = {\n\tYUV3_CLK_O_MARK, YUV3_HS_MARK, YUV3_VS_MARK, YUV3_DE_MARK,\n\tYUV3_D0_MARK, YUV3_D1_MARK, YUV3_D2_MARK, YUV3_D3_MARK,\n\tYUV3_D4_MARK, YUV3_D5_MARK, YUV3_D6_MARK, YUV3_D7_MARK,\n\tYUV3_D8_MARK, YUV3_D9_MARK, YUV3_D10_MARK, YUV3_D11_MARK,\n\tYUV3_D12_MARK, YUV3_D13_MARK, YUV3_D14_MARK, YUV3_D15_MARK,\n};\n\n \nEMEV_MUX_PIN(ntsc_clk, 122, NTSC_CLK);\nstatic const unsigned int ntsc_data_pins[] = {\n\t \n\t123, 124, 125, 126,\n\t127, 128, 129, 130,\n};\nstatic const unsigned int ntsc_data_mux[] = {\n\tNTSC_DATA0_MARK, NTSC_DATA1_MARK, NTSC_DATA2_MARK, NTSC_DATA3_MARK,\n\tNTSC_DATA4_MARK, NTSC_DATA5_MARK, NTSC_DATA6_MARK, NTSC_DATA7_MARK,\n};\n\n \nEMEV_MUX_PIN(pwm0, 120, PWM0);\n\n \nEMEV_MUX_PIN(pwm1, 121, PWM1);\n\n \nEMEV_MUX_PIN(sd_cki, 48, SD_CKI);\n\n \nstatic const unsigned int sdi0_ctrl_pins[] = {\n\t \n\t50, 51, 52,\n};\nstatic const unsigned int sdi0_ctrl_mux[] = {\n\tSDI0_CKO_MARK, SDI0_CKI_MARK, SDI0_CMD_MARK,\n};\n\nstatic const unsigned int sdi0_data_pins[] = {\n\t \n\t53, 54, 55, 56,\n\t57, 58, 59, 60\n};\nstatic const unsigned int sdi0_data_mux[] = {\n\tSDI0_DATA0_MARK, SDI0_DATA1_MARK, SDI0_DATA2_MARK, SDI0_DATA3_MARK,\n\tSDI0_DATA4_MARK, SDI0_DATA5_MARK, SDI0_DATA6_MARK, SDI0_DATA7_MARK,\n};\n\n \nstatic const unsigned int sdi1_ctrl_pins[] = {\n\t \n\t61, 62, 63,\n};\nstatic const unsigned int sdi1_ctrl_mux[] = {\n\tSDI1_CKO_MARK, SDI1_CKI_MARK, SDI1_CMD_MARK,\n};\n\nstatic const unsigned int sdi1_data_pins[] = {\n\t \n\t64, 65, 66, 67,\n};\nstatic const unsigned int sdi1_data_mux[] = {\n\tSDI1_DATA0_MARK, SDI1_DATA1_MARK, SDI1_DATA2_MARK, SDI1_DATA3_MARK,\n};\n\n \nstatic const unsigned int sdi2_ctrl_pins[] = {\n\t \n\t97, 98, 99,\n};\nstatic const unsigned int sdi2_ctrl_mux[] = {\n\tSDI2_CKO_MARK, SDI2_CKI_MARK, SDI2_CMD_MARK,\n};\n\nstatic const unsigned int sdi2_data_pins[] = {\n\t \n\t89, 90, 91, 92,\n};\nstatic const unsigned int sdi2_data_mux[] = {\n\tSDI2_DATA0_MARK, SDI2_DATA1_MARK, SDI2_DATA2_MARK, SDI2_DATA3_MARK,\n};\n\n \nstatic const unsigned int tp33_pins[] = {\n\t \n\t38, 39,\n\t \n\t40, 41, PIN_LCD3_G2, PIN_LCD3_G3,\n\tPIN_LCD3_G4, PIN_LCD3_G5, PIN_LCD3_G6, PIN_LCD3_G7,\n\t42, 43, PIN_LCD3_B2, PIN_LCD3_B3,\n\tPIN_LCD3_B4, PIN_LCD3_B5, PIN_LCD3_B6, PIN_LCD3_B7,\n};\nstatic const unsigned int tp33_mux[] = {\n\tTP33_CLK_MARK, TP33_CTRL_MARK,\n\tTP33_DATA0_MARK, TP33_DATA1_MARK, TP33_DATA2_MARK, TP33_DATA3_MARK,\n\tTP33_DATA4_MARK, TP33_DATA5_MARK, TP33_DATA6_MARK, TP33_DATA7_MARK,\n\tTP33_DATA8_MARK, TP33_DATA9_MARK, TP33_DATA10_MARK, TP33_DATA11_MARK,\n\tTP33_DATA12_MARK, TP33_DATA13_MARK, TP33_DATA14_MARK, TP33_DATA15_MARK,\n};\n\n \nstatic const unsigned int uart1_data_pins[] = {\n\t \n\t155, 156,\n};\nstatic const unsigned int uart1_data_mux[] = {\n\tUART1_RX_MARK, UART1_TX_MARK,\n};\n\nstatic const unsigned int uart1_ctrl_pins[] = {\n\t \n\t157, 158,\n};\nstatic const unsigned int uart1_ctrl_mux[] = {\n\tUART1_CTSB_MARK, UART1_RTSB_MARK,\n};\n\n \nstatic const unsigned int uart2_data_pins[] = {\n\t \n\t157, 158,\n};\nstatic const unsigned int uart2_data_mux[] = {\n\tUART2_RX_MARK, UART2_TX_MARK,\n};\n\n \nstatic const unsigned int uart3_data_pins[] = {\n\t \n\t46, 47,\n};\nstatic const unsigned int uart3_data_mux[] = {\n\tUART3_RX_MARK, UART3_TX_MARK,\n};\n\n \nEMEV_MUX_PIN(usb_vbus, 153, USB_VBUS);\n\n \nEMEV_MUX_PIN(usi0_cs1, 105, USI0_CS1);\nEMEV_MUX_PIN(usi0_cs2, 106, USI0_CS2);\nEMEV_MUX_PIN(usi0_cs3, 115, USI0_CS3);\nEMEV_MUX_PIN(usi0_cs4, 116, USI0_CS4);\nEMEV_MUX_PIN(usi0_cs5, 117, USI0_CS5);\nEMEV_MUX_PIN(usi0_cs6, 118, USI0_CS6);\n\n \nstatic const unsigned int usi1_pins[] = {\n\t \n\t107, 108,\n};\nstatic const unsigned int usi1_mux[] = {\n\tUSI1_DI_MARK, USI1_DO_MARK,\n};\n\n \nstatic const unsigned int usi2_pins[] = {\n\t \n\t109, 110, 111,\n};\nstatic const unsigned int usi2_mux[] = {\n\tUSI2_CLK_MARK, USI2_DI_MARK, USI2_DO_MARK,\n};\nEMEV_MUX_PIN(usi2_cs0, 112, USI2_CS0);\nEMEV_MUX_PIN(usi2_cs1, 113, USI2_CS1);\nEMEV_MUX_PIN(usi2_cs2, 114, USI2_CS2);\n\n \nstatic const unsigned int usi3_pins[] = {\n\t \n\t115, 116, 117,\n};\nstatic const unsigned int usi3_mux[] = {\n\tUSI3_CLK_MARK, USI3_DI_MARK, USI3_DO_MARK,\n};\nEMEV_MUX_PIN(usi3_cs0, 118, USI3_CS0);\n\n \nstatic const unsigned int usi4_pins[] = {\n\t \n\t119, 120, 121,\n};\nstatic const unsigned int usi4_mux[] = {\n\tUSI4_CLK_MARK, USI4_DI_MARK, USI4_DO_MARK,\n};\nEMEV_MUX_PIN(usi4_cs0, 113, USI4_CS0);\nEMEV_MUX_PIN(usi4_cs1, 114, USI4_CS1);\n\n \nstatic const unsigned int usi5_a_pins[] = {\n\t \n\t85, 86, 87,\n};\nstatic const unsigned int usi5_a_mux[] = {\n\tUSI5_CLK_A_MARK, USI5_DI_A_MARK, USI5_DO_A_MARK,\n};\nEMEV_MUX_PIN(usi5_cs0_a, 88, USI5_CS0_A);\nEMEV_MUX_PIN(usi5_cs1_a, 89, USI5_CS1_A);\nEMEV_MUX_PIN(usi5_cs2_a, 90, USI5_CS2_A);\n\nstatic const unsigned int usi5_b_pins[] = {\n\t \n\t143, 144, 150,\n};\nstatic const unsigned int usi5_b_mux[] = {\n\tUSI5_CLK_B_MARK, USI5_DI_B_MARK, USI5_DO_B_MARK,\n};\nEMEV_MUX_PIN(usi5_cs0_b, 145, USI5_CS0_B);\nEMEV_MUX_PIN(usi5_cs1_b, 146, USI5_CS1_B);\nEMEV_MUX_PIN(usi5_cs2_b, 147, USI5_CS2_B);\nEMEV_MUX_PIN(usi5_cs3_b, 148, USI5_CS3_B);\nEMEV_MUX_PIN(usi5_cs4_b, 149, USI5_CS4_B);\n\nstatic const struct sh_pfc_pin_group pinmux_groups[] = {\n\tSH_PFC_PIN_GROUP(err_rst_reqb),\n\tSH_PFC_PIN_GROUP(ref_clko),\n\tSH_PFC_PIN_GROUP(ext_clki),\n\tSH_PFC_PIN_GROUP(lowpwr),\n\n\tSH_PFC_PIN_GROUP(ab_main),\n\tSH_PFC_PIN_GROUP(ab_clk),\n\tSH_PFC_PIN_GROUP(ab_csb0),\n\tSH_PFC_PIN_GROUP(ab_csb1),\n\tSH_PFC_PIN_GROUP(ab_csb2),\n\tSH_PFC_PIN_GROUP(ab_csb3),\n\tSH_PFC_PIN_GROUP(ab_wait),\n\tSH_PFC_PIN_GROUP(ab_adv),\n\tSH_PFC_PIN_GROUP(ab_a17),\n\tSH_PFC_PIN_GROUP(ab_a18),\n\tSH_PFC_PIN_GROUP(ab_a19),\n\tSH_PFC_PIN_GROUP(ab_a20),\n\tSH_PFC_PIN_GROUP(ab_a21),\n\tSH_PFC_PIN_GROUP(ab_a22),\n\tSH_PFC_PIN_GROUP(ab_a23),\n\tSH_PFC_PIN_GROUP(ab_a24),\n\tSH_PFC_PIN_GROUP(ab_a25),\n\tSH_PFC_PIN_GROUP(ab_a26),\n\tSH_PFC_PIN_GROUP(ab_a27),\n\tSH_PFC_PIN_GROUP(ab_a28),\n\tSH_PFC_PIN_GROUP(ab_ben0),\n\tSH_PFC_PIN_GROUP(ab_ben1),\n\n\tSH_PFC_PIN_GROUP(cam_clko),\n\tSH_PFC_PIN_GROUP(cam),\n\n\tSH_PFC_PIN_GROUP(cf_ctrl),\n\tBUS_DATA_PIN_GROUP(cf_data, 8),\n\tBUS_DATA_PIN_GROUP(cf_data, 16),\n\n\tSH_PFC_PIN_GROUP(dtv_a),\n\tSH_PFC_PIN_GROUP(dtv_b),\n\n\tSH_PFC_PIN_GROUP(iic0),\n\n\tSH_PFC_PIN_GROUP(iic1),\n\n\tSH_PFC_PIN_GROUP(jtag),\n\n\tSH_PFC_PIN_GROUP(lcd3_pxclk),\n\tSH_PFC_PIN_GROUP(lcd3_pxclkb),\n\tSH_PFC_PIN_GROUP(lcd3_clk_i),\n\tSH_PFC_PIN_GROUP(lcd3_sync),\n\tSH_PFC_PIN_GROUP(lcd3_rgb888),\n\tSH_PFC_PIN_GROUP(yuv3_clk_i),\n\tSH_PFC_PIN_GROUP(yuv3),\n\n\tSH_PFC_PIN_GROUP(ntsc_clk),\n\tSH_PFC_PIN_GROUP(ntsc_data),\n\n\tSH_PFC_PIN_GROUP(pwm0),\n\n\tSH_PFC_PIN_GROUP(pwm1),\n\n\tSH_PFC_PIN_GROUP(sd_cki),\n\n\tSH_PFC_PIN_GROUP(sdi0_ctrl),\n\tBUS_DATA_PIN_GROUP(sdi0_data, 1),\n\tBUS_DATA_PIN_GROUP(sdi0_data, 4),\n\tBUS_DATA_PIN_GROUP(sdi0_data, 8),\n\n\tSH_PFC_PIN_GROUP(sdi1_ctrl),\n\tBUS_DATA_PIN_GROUP(sdi1_data, 1),\n\tBUS_DATA_PIN_GROUP(sdi1_data, 4),\n\n\tSH_PFC_PIN_GROUP(sdi2_ctrl),\n\tBUS_DATA_PIN_GROUP(sdi2_data, 1),\n\tBUS_DATA_PIN_GROUP(sdi2_data, 4),\n\n\tSH_PFC_PIN_GROUP(tp33),\n\n\tSH_PFC_PIN_GROUP(uart1_data),\n\tSH_PFC_PIN_GROUP(uart1_ctrl),\n\n\tSH_PFC_PIN_GROUP(uart2_data),\n\n\tSH_PFC_PIN_GROUP(uart3_data),\n\n\tSH_PFC_PIN_GROUP(usb_vbus),\n\n\tSH_PFC_PIN_GROUP(usi0_cs1),\n\tSH_PFC_PIN_GROUP(usi0_cs2),\n\tSH_PFC_PIN_GROUP(usi0_cs3),\n\tSH_PFC_PIN_GROUP(usi0_cs4),\n\tSH_PFC_PIN_GROUP(usi0_cs5),\n\tSH_PFC_PIN_GROUP(usi0_cs6),\n\n\tSH_PFC_PIN_GROUP(usi1),\n\n\tSH_PFC_PIN_GROUP(usi2),\n\tSH_PFC_PIN_GROUP(usi2_cs0),\n\tSH_PFC_PIN_GROUP(usi2_cs1),\n\tSH_PFC_PIN_GROUP(usi2_cs2),\n\n\tSH_PFC_PIN_GROUP(usi3),\n\tSH_PFC_PIN_GROUP(usi3_cs0),\n\n\tSH_PFC_PIN_GROUP(usi4),\n\tSH_PFC_PIN_GROUP(usi4_cs0),\n\tSH_PFC_PIN_GROUP(usi4_cs1),\n\n\tSH_PFC_PIN_GROUP(usi5_a),\n\tSH_PFC_PIN_GROUP(usi5_cs0_a),\n\tSH_PFC_PIN_GROUP(usi5_cs1_a),\n\tSH_PFC_PIN_GROUP(usi5_cs2_a),\n\tSH_PFC_PIN_GROUP(usi5_b),\n\tSH_PFC_PIN_GROUP(usi5_cs0_b),\n\tSH_PFC_PIN_GROUP(usi5_cs1_b),\n\tSH_PFC_PIN_GROUP(usi5_cs2_b),\n\tSH_PFC_PIN_GROUP(usi5_cs3_b),\n\tSH_PFC_PIN_GROUP(usi5_cs4_b),\n};\n\nstatic const char * const ab_groups[] = {\n\t\"ab_main\",\n\t\"ab_clk\",\n\t\"ab_csb0\",\n\t\"ab_csb1\",\n\t\"ab_csb2\",\n\t\"ab_csb3\",\n\t\"ab_wait\",\n\t\"ab_adv\",\n\t\"ab_a17\",\n\t\"ab_a18\",\n\t\"ab_a19\",\n\t\"ab_a20\",\n\t\"ab_a21\",\n\t\"ab_a22\",\n\t\"ab_a23\",\n\t\"ab_a24\",\n\t\"ab_a25\",\n\t\"ab_a26\",\n\t\"ab_a27\",\n\t\"ab_a28\",\n\t\"ab_ben0\",\n\t\"ab_ben1\",\n};\n\nstatic const char * const cam_groups[] = {\n\t\"cam_clko\",\n\t\"cam\",\n};\n\nstatic const char * const cf_groups[] = {\n\t\"cf_ctrl\",\n\t\"cf_data8\",\n\t\"cf_data16\",\n};\n\nstatic const char * const dtv_groups[] = {\n\t\"dtv_a\",\n\t\"dtv_b\",\n};\n\nstatic const char * const err_rst_reqb_groups[] = {\n\t\"err_rst_reqb\",\n};\n\nstatic const char * const ext_clki_groups[] = {\n\t\"ext_clki\",\n};\n\nstatic const char * const iic0_groups[] = {\n\t\"iic0\",\n};\n\nstatic const char * const iic1_groups[] = {\n\t\"iic1\",\n};\n\nstatic const char * const jtag_groups[] = {\n\t\"jtag\",\n};\n\nstatic const char * const lcd_groups[] = {\n\t\"lcd3_pxclk\",\n\t\"lcd3_pxclkb\",\n\t\"lcd3_clk_i\",\n\t\"lcd3_sync\",\n\t\"lcd3_rgb888\",\n\t\"yuv3_clk_i\",\n\t\"yuv3\",\n};\n\nstatic const char * const lowpwr_groups[] = {\n\t\"lowpwr\",\n};\n\nstatic const char * const ntsc_groups[] = {\n\t\"ntsc_clk\",\n\t\"ntsc_data\",\n};\n\nstatic const char * const pwm0_groups[] = {\n\t\"pwm0\",\n};\n\nstatic const char * const pwm1_groups[] = {\n\t\"pwm1\",\n};\n\nstatic const char * const ref_clko_groups[] = {\n\t\"ref_clko\",\n};\n\nstatic const char * const sd_groups[] = {\n\t\"sd_cki\",\n};\n\nstatic const char * const sdi0_groups[] = {\n\t\"sdi0_ctrl\",\n\t\"sdi0_data1\",\n\t\"sdi0_data4\",\n\t\"sdi0_data8\",\n};\n\nstatic const char * const sdi1_groups[] = {\n\t\"sdi1_ctrl\",\n\t\"sdi1_data1\",\n\t\"sdi1_data4\",\n};\n\nstatic const char * const sdi2_groups[] = {\n\t\"sdi2_ctrl\",\n\t\"sdi2_data1\",\n\t\"sdi2_data4\",\n};\n\nstatic const char * const tp33_groups[] = {\n\t\"tp33\",\n};\n\nstatic const char * const uart1_groups[] = {\n\t\"uart1_data\",\n\t\"uart1_ctrl\",\n};\n\nstatic const char * const uart2_groups[] = {\n\t\"uart2_data\",\n};\n\nstatic const char * const uart3_groups[] = {\n\t\"uart3_data\",\n};\n\nstatic const char * const usb_groups[] = {\n\t\"usb_vbus\",\n};\n\nstatic const char * const usi0_groups[] = {\n\t\"usi0_cs1\",\n\t\"usi0_cs2\",\n\t\"usi0_cs3\",\n\t\"usi0_cs4\",\n\t\"usi0_cs5\",\n\t\"usi0_cs6\",\n};\n\nstatic const char * const usi1_groups[] = {\n\t\"usi1\",\n};\n\nstatic const char * const usi2_groups[] = {\n\t\"usi2\",\n\t\"usi2_cs0\",\n\t\"usi2_cs1\",\n\t\"usi2_cs2\",\n};\n\nstatic const char * const usi3_groups[] = {\n\t\"usi3\",\n\t\"usi3_cs0\",\n};\n\nstatic const char * const usi4_groups[] = {\n\t\"usi4\",\n\t\"usi4_cs0\",\n\t\"usi4_cs1\",\n};\n\nstatic const char * const usi5_groups[] = {\n\t\"usi5_a\",\n\t\"usi5_cs0_a\",\n\t\"usi5_cs1_a\",\n\t\"usi5_cs2_a\",\n\t\"usi5_b\",\n\t\"usi5_cs0_b\",\n\t\"usi5_cs1_b\",\n\t\"usi5_cs2_b\",\n\t\"usi5_cs3_b\",\n\t\"usi5_cs4_b\",\n};\n\nstatic const struct sh_pfc_function pinmux_functions[] = {\n\tSH_PFC_FUNCTION(ab),\n\tSH_PFC_FUNCTION(cam),\n\tSH_PFC_FUNCTION(cf),\n\tSH_PFC_FUNCTION(dtv),\n\tSH_PFC_FUNCTION(err_rst_reqb),\n\tSH_PFC_FUNCTION(ext_clki),\n\tSH_PFC_FUNCTION(iic0),\n\tSH_PFC_FUNCTION(iic1),\n\tSH_PFC_FUNCTION(jtag),\n\tSH_PFC_FUNCTION(lcd),\n\tSH_PFC_FUNCTION(lowpwr),\n\tSH_PFC_FUNCTION(ntsc),\n\tSH_PFC_FUNCTION(pwm0),\n\tSH_PFC_FUNCTION(pwm1),\n\tSH_PFC_FUNCTION(ref_clko),\n\tSH_PFC_FUNCTION(sd),\n\tSH_PFC_FUNCTION(sdi0),\n\tSH_PFC_FUNCTION(sdi1),\n\tSH_PFC_FUNCTION(sdi2),\n\tSH_PFC_FUNCTION(tp33),\n\tSH_PFC_FUNCTION(uart1),\n\tSH_PFC_FUNCTION(uart2),\n\tSH_PFC_FUNCTION(uart3),\n\tSH_PFC_FUNCTION(usb),\n\tSH_PFC_FUNCTION(usi0),\n\tSH_PFC_FUNCTION(usi1),\n\tSH_PFC_FUNCTION(usi2),\n\tSH_PFC_FUNCTION(usi3),\n\tSH_PFC_FUNCTION(usi4),\n\tSH_PFC_FUNCTION(usi5),\n};\n\nstatic const struct pinmux_cfg_reg pinmux_config_regs[] = {\n\t{ PINMUX_CFG_REG(\"GPSR0\", 0xe0140200, 32, 1, GROUP(\n\t\t0, PORT31_FN,\t\t\t\t \n\t\t0, PORT30_FN,\t\t\t\t \n\t\t0, PORT29_FN,\t\t\t\t \n\t\t0, PORT28_FN,\t\t\t\t \n\t\t0, PORT27_FN,\t\t\t\t \n\t\t0, PORT26_FN,\t\t\t\t \n\t\t0, PORT25_FN,\t\t\t\t \n\t\t0, PORT24_FN,\t\t\t\t \n\t\tFN_LCD3_1_0_PORT23, PORT23_FN,\t\t \n\t\tFN_LCD3_1_0_PORT22, PORT22_FN,\t\t \n\t\tFN_LCD3_1_0_PORT21, PORT21_FN,\t\t \n\t\tFN_LCD3_1_0_PORT20, PORT20_FN,\t\t \n\t\tFN_LCD3_PXCLKB, PORT19_FN,\t\t \n\t\tFN_LCD3_1_0_PORT18, PORT18_FN,\t\t \n\t\t0, PORT17_FN,\t\t\t\t \n\t\t0, PORT16_FN,\t\t\t\t \n\t\t0, PORT15_FN,\t\t\t\t \n\t\t0, PORT14_FN,\t\t\t\t \n\t\t0, PORT13_FN,\t\t\t\t \n\t\t0, PORT12_FN,\t\t\t\t \n\t\t0, PORT11_FN,\t\t\t\t \n\t\t0, PORT10_FN,\t\t\t\t \n\t\t0, PORT9_FN,\t\t\t\t \n\t\t0, PORT8_FN,\t\t\t\t \n\t\t0, PORT7_FN,\t\t\t\t \n\t\t0, PORT6_FN,\t\t\t\t \n\t\tFN_EXT_CLKI, PORT5_FN,\t\t\t \n\t\tFN_REF_CLKO, PORT4_FN,\t\t\t \n\t\tFN_ERR_RST_REQB, PORT3_FN,\t\t \n\t\tFN_JT_SEL, PORT2_FN,\t\t\t \n\t\t0, PORT1_FN,\t\t\t\t \n\t\t0, PORT0_FN,\t\t\t\t \n\t\t))\n\t},\n\t{ PINMUX_CFG_REG(\"GPSR1\", 0xe0140204, 32, 1, GROUP(\n\t\tFN_SDI1_CMD, PORT63_FN,\t\t\t \n\t\tFN_SDI1_CKI, PORT62_FN,\t\t\t \n\t\tFN_SDI1_CKO, PORT61_FN,\t\t\t \n\t\tFN_SDI0_DATA7, PORT60_FN,\t\t \n\t\tFN_SDI0_DATA6, PORT59_FN,\t\t \n\t\tFN_SDI0_DATA5, PORT58_FN,\t\t \n\t\tFN_SDI0_DATA4, PORT57_FN,\t\t \n\t\tFN_SDI0_DATA3, PORT56_FN,\t\t \n\t\tFN_SDI0_DATA2, PORT55_FN,\t\t \n\t\tFN_SDI0_DATA1, PORT54_FN,\t\t \n\t\tFN_SDI0_DATA0, PORT53_FN,\t\t \n\t\tFN_SDI0_CMD, PORT52_FN,\t\t\t \n\t\tFN_SDI0_CKI, PORT51_FN,\t\t\t \n\t\tFN_SDI0_CKO, PORT50_FN,\t\t\t \n\t\t0, PORT49_FN,\t\t\t\t \n\t\tFN_SD_CKI, PORT48_FN,\t\t\t \n\t\tFN_IIC_1_0_PORT47, PORT47_FN,\t\t \n\t\tFN_IIC_1_0_PORT46, PORT46_FN,\t\t \n\t\tFN_IIC0_SDA, PORT45_FN,\t\t\t \n\t\tFN_IIC0_SCL, PORT44_FN,\t\t\t \n\t\tFN_LCD3_11_10_PORT43, PORT43_FN,\t \n\t\tFN_LCD3_11_10_PORT42, PORT42_FN,\t \n\t\tFN_LCD3_11_10_PORT41, PORT41_FN,\t \n\t\tFN_LCD3_11_10_PORT40, PORT40_FN,\t \n\t\tFN_LCD3_9_8_PORT39, PORT39_FN,\t\t \n\t\tFN_LCD3_9_8_PORT38, PORT38_FN,\t\t \n\t\tFN_LCD3_R5, PORT37_FN,\t\t\t \n\t\tFN_LCD3_R4, PORT36_FN,\t\t\t \n\t\tFN_LCD3_R3, PORT35_FN,\t\t\t \n\t\tFN_LCD3_R2, PORT34_FN,\t\t\t \n\t\tFN_LCD3_R1, PORT33_FN,\t\t\t \n\t\tFN_LCD3_R0, PORT32_FN,\t\t\t \n\t\t))\n\t},\n\t{ PINMUX_CFG_REG(\"GPSR2\", 0xe0140208, 32, 1, GROUP(\n\t\tFN_AB_1_0_PORT95, PORT95_FN,\t\t \n\t\tFN_AB_1_0_PORT94, PORT94_FN,\t\t \n\t\tFN_AB_1_0_PORT93, PORT93_FN,\t\t \n\t\tFN_AB_7_6_PORT92, PORT92_FN,\t\t \n\t\tFN_AB_7_6_PORT91, PORT91_FN,\t\t \n\t\tFN_AB_5_4_PORT90, PORT90_FN,\t\t \n\t\tFN_AB_5_4_PORT89, PORT89_FN,\t\t \n\t\tFN_AB_3_2_PORT88, PORT88_FN,\t\t \n\t\tFN_AB_3_2_PORT87, PORT87_FN,\t\t \n\t\tFN_AB_3_2_PORT86, PORT86_FN,\t\t \n\t\tFN_AB_3_2_PORT85, PORT85_FN,\t\t \n\t\tFN_AB_1_0_PORT84, PORT84_FN,\t\t \n\t\tFN_AB_1_0_PORT83, PORT83_FN,\t\t \n\t\tFN_AB_1_0_PORT82, PORT82_FN,\t\t \n\t\tFN_AB_1_0_PORT81, PORT81_FN,\t\t \n\t\tFN_AB_1_0_PORT80, PORT80_FN,\t\t \n\t\tFN_AB_1_0_PORT79, PORT79_FN,\t\t \n\t\tFN_AB_1_0_PORT78, PORT78_FN,\t\t \n\t\tFN_AB_1_0_PORT77, PORT77_FN,\t\t \n\t\tFN_AB_1_0_PORT76, PORT76_FN,\t\t \n\t\tFN_AB_1_0_PORT75, PORT75_FN,\t\t \n\t\tFN_AB_1_0_PORT74, PORT74_FN,\t\t \n\t\tFN_AB_1_0_PORT73, PORT73_FN,\t\t \n\t\tFN_AB_1_0_PORT72, PORT72_FN,\t\t \n\t\tFN_AB_1_0_PORT71, PORT71_FN,\t\t \n\t\tFN_AB_CSB1, PORT70_FN,\t\t\t \n\t\tFN_AB_CSB0, PORT69_FN,\t\t\t \n\t\tFN_AB_CLK, PORT68_FN,\t\t\t \n\t\tFN_SDI1_DATA3, PORT67_FN,\t\t \n\t\tFN_SDI1_DATA2, PORT66_FN,\t\t \n\t\tFN_SDI1_DATA1, PORT65_FN,\t\t \n\t\tFN_SDI1_DATA0, PORT64_FN,\t\t \n\t\t))\n\t},\n\t{ PINMUX_CFG_REG(\"GPSR3\", 0xe014020c, 32, 1, GROUP(\n\t\tFN_NTSC_DATA4, PORT127_FN,\t\t \n\t\tFN_NTSC_DATA3, PORT126_FN,\t\t \n\t\tFN_NTSC_DATA2, PORT125_FN,\t\t \n\t\tFN_NTSC_DATA1, PORT124_FN,\t\t \n\t\tFN_NTSC_DATA0, PORT123_FN,\t\t \n\t\tFN_NTSC_CLK, PORT122_FN,\t\t \n\t\tFN_USI_9_8_PORT121, PORT121_FN,\t\t \n\t\tFN_USI_9_8_PORT120, PORT120_FN,\t\t \n\t\tFN_USI_7_6_PORT119, PORT119_FN,\t\t \n\t\tFN_USI_5_4_PORT118, PORT118_FN,\t\t \n\t\tFN_USI_5_4_PORT117, PORT117_FN,\t\t \n\t\tFN_USI_5_4_PORT116, PORT116_FN,\t\t \n\t\tFN_USI_5_4_PORT115, PORT115_FN,\t\t \n\t\tFN_USI_3_2_PORT114, PORT114_FN,\t\t \n\t\tFN_USI_3_2_PORT113, PORT113_FN,\t\t \n\t\tFN_USI_1_0_PORT112, PORT112_FN,\t\t \n\t\tFN_USI_1_0_PORT111, PORT111_FN,\t\t \n\t\tFN_USI_1_0_PORT110, PORT110_FN,\t\t \n\t\tFN_USI_1_0_PORT109, PORT109_FN,\t\t \n\t\tFN_USI1_DO, PORT108_FN,\t\t\t \n\t\tFN_USI1_DI, PORT107_FN,\t\t\t \n\t\tFN_USI0_CS2, PORT106_FN,\t\t \n\t\tFN_USI0_CS1, PORT105_FN,\t\t \n\t\tFN_AB_13_12_PORT104, PORT104_FN,\t \n\t\tFN_AB_13_12_PORT103, PORT103_FN,\t \n\t\tFN_AB_11_10_PORT102, PORT102_FN,\t \n\t\tFN_AB_11_10_PORT101, PORT101_FN,\t \n\t\tFN_AB_11_10_PORT100, PORT100_FN,\t \n\t\tFN_AB_9_8_PORT99, PORT99_FN,\t\t \n\t\tFN_AB_9_8_PORT98, PORT98_FN,\t\t \n\t\tFN_AB_9_8_PORT97, PORT97_FN,\t\t \n\t\tFN_AB_A20, PORT96_FN,\t\t\t \n\t\t))\n\t},\n\t{ PINMUX_CFG_REG(\"GPSR4\", 0xe0140210, 32, 1, GROUP(\n\t\t0, 0,\n\t\tFN_UART_1_0_PORT158, PORT158_FN,\t \n\t\tFN_UART_1_0_PORT157, PORT157_FN,\t \n\t\tFN_UART1_TX, PORT156_FN,\t\t \n\t\tFN_UART1_RX, PORT155_FN,\t\t \n\t\tFN_LOWPWR, PORT154_FN,\t\t\t \n\t\tFN_USB_VBUS, PORT153_FN,\t\t \n\t\tFN_JT_TDOEN, PORT152_FN,\t\t \n\t\tFN_JT_TDO, PORT151_FN,\t\t\t \n\t\tFN_HSI_1_0_PORT150, PORT150_FN,\t\t \n\t\tFN_HSI_1_0_PORT149, PORT149_FN,\t\t \n\t\tFN_HSI_1_0_PORT148, PORT148_FN,\t\t \n\t\tFN_HSI_1_0_PORT147, PORT147_FN,\t\t \n\t\tFN_HSI_1_0_PORT146, PORT146_FN,\t\t \n\t\tFN_HSI_1_0_PORT145, PORT145_FN,\t\t \n\t\tFN_HSI_1_0_PORT144, PORT144_FN,\t\t \n\t\tFN_HSI_1_0_PORT143, PORT143_FN,\t\t \n\t\tFN_CAM_YUV7, PORT142_FN,\t\t \n\t\tFN_CAM_YUV6, PORT141_FN,\t\t \n\t\tFN_CAM_YUV5, PORT140_FN,\t\t \n\t\tFN_CAM_YUV4, PORT139_FN,\t\t \n\t\tFN_CAM_YUV3, PORT138_FN,\t\t \n\t\tFN_CAM_YUV2, PORT137_FN,\t\t \n\t\tFN_CAM_YUV1, PORT136_FN,\t\t \n\t\tFN_CAM_YUV0, PORT135_FN,\t\t \n\t\tFN_CAM_HS, PORT134_FN,\t\t\t \n\t\tFN_CAM_VS, PORT133_FN,\t\t\t \n\t\tFN_CAM_CLKI, PORT132_FN,\t\t \n\t\tFN_CAM_CLKO, PORT131_FN,\t\t \n\t\tFN_NTSC_DATA7, PORT130_FN,\t\t \n\t\tFN_NTSC_DATA6, PORT129_FN,\t\t \n\t\tFN_NTSC_DATA5, PORT128_FN,\t\t \n\t\t))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"CHG_PINSEL_LCD3\", 0xe0140284, 32,\n\t\t\t     GROUP(-20, 2, 2, -6, 2),\n\t\t\t     GROUP(\n\t\t \n\t\t \n\t\tFN_SEL_LCD3_11_10_00, FN_SEL_LCD3_11_10_01,\n\t\tFN_SEL_LCD3_11_10_10, 0,\n\t\t \n\t\tFN_SEL_LCD3_9_8_00, 0, FN_SEL_LCD3_9_8_10, 0,\n\t\t \n\t\t \n\t\tFN_SEL_LCD3_1_0_00, FN_SEL_LCD3_1_0_01, 0, 0,\n\t\t))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"CHG_PINSEL_UART\", 0xe0140288, 32,\n\t\t\t     GROUP(-30, 2),\n\t\t\t     GROUP(\n\t\t \n\t\t \n\t\tFN_SEL_UART_1_0_00, FN_SEL_UART_1_0_01, 0, 0,\n\t\t))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"CHG_PINSEL_IIC\", 0xe014028c, 32,\n\t\t\t     GROUP(-30, 2),\n\t\t\t     GROUP(\n\t\t \n\t\t \n\t\tFN_SEL_IIC_1_0_00, FN_SEL_IIC_1_0_01, 0, 0,\n\t\t))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"CHG_PINSEL_AB\", 0xe0140294, 32,\n\t\t\t     GROUP(-18, 2, 2, 2, 2, 2, 2, 2),\n\t\t\t     GROUP(\n\t\t \n\t\t \n\t\tFN_SEL_AB_13_12_00, 0, FN_SEL_AB_13_12_10, 0,\n\t\t \n\t\tFN_SEL_AB_11_10_00, 0, FN_SEL_AB_11_10_10, 0,\n\t\t \n\t\tFN_SEL_AB_9_8_00, FN_SEL_AB_9_8_01, FN_SEL_AB_9_8_10, 0,\n\t\t \n\t\tFN_SEL_AB_7_6_00, FN_SEL_AB_7_6_01, FN_SEL_AB_7_6_10, 0,\n\t\t \n\t\tFN_SEL_AB_5_4_00, FN_SEL_AB_5_4_01,\n\t\tFN_SEL_AB_5_4_10, FN_SEL_AB_5_4_11,\n\t\t \n\t\tFN_SEL_AB_3_2_00, FN_SEL_AB_3_2_01,\n\t\tFN_SEL_AB_3_2_10, FN_SEL_AB_3_2_11,\n\t\t \n\t\tFN_SEL_AB_1_0_00, 0, FN_SEL_AB_1_0_10, 0,\n\t\t))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"CHG_PINSEL_USI\", 0xe0140298, 32,\n\t\t\t     GROUP(-22, 2, 2, 2, 2, 2),\n\t\t\t     GROUP(\n\t\t \n\t\t \n\t\tFN_SEL_USI_9_8_00, FN_SEL_USI_9_8_01, 0, 0,\n\t\t \n\t\tFN_SEL_USI_7_6_00, FN_SEL_USI_7_6_01, 0, 0,\n\t\t \n\t\tFN_SEL_USI_5_4_00, FN_SEL_USI_5_4_01, 0, 0,\n\t\t \n\t\tFN_SEL_USI_3_2_00, FN_SEL_USI_3_2_01, 0, 0,\n\t\t \n\t\tFN_SEL_USI_1_0_00, FN_SEL_USI_1_0_01, 0, 0,\n\t\t))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"CHG_PINSEL_HSI\", 0xe01402a8, 32,\n\t\t\t     GROUP(-30, 2),\n\t\t\t     GROUP(\n\t\t \n\t\t \n\t\tFN_SEL_HSI_1_0_00, FN_SEL_HSI_1_0_01, 0, 0,\n\t\t))\n\t},\n\t{   }\n};\n\nconst struct sh_pfc_soc_info emev2_pinmux_info = {\n\t.name\t\t= \"emev2_pfc\",\n\n\t.function\t= { PINMUX_FUNCTION_BEGIN, PINMUX_FUNCTION_END },\n\n\t.pins\t\t= pinmux_pins,\n\t.nr_pins\t= ARRAY_SIZE(pinmux_pins),\n\t.groups\t\t= pinmux_groups,\n\t.nr_groups\t= ARRAY_SIZE(pinmux_groups),\n\t.functions\t= pinmux_functions,\n\t.nr_functions\t= ARRAY_SIZE(pinmux_functions),\n\n\t.cfg_regs\t= pinmux_config_regs,\n\n\t.pinmux_data\t= pinmux_data,\n\t.pinmux_data_size = ARRAY_SIZE(pinmux_data),\n};\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}