<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1280" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1280{left:700px;bottom:68px;letter-spacing:0.12px;word-spacing:-0.05px;}
#t2_1280{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t3_1280{left:69px;bottom:68px;letter-spacing:0.12px;}
#t4_1280{left:110px;bottom:68px;letter-spacing:0.1px;}
#t5_1280{left:69px;bottom:1083px;letter-spacing:0.18px;word-spacing:0.01px;}
#t6_1280{left:359px;bottom:846px;letter-spacing:0.12px;word-spacing:0.02px;}
#t7_1280{left:69px;bottom:758px;letter-spacing:0.13px;}
#t8_1280{left:69px;bottom:735px;letter-spacing:-0.18px;word-spacing:-0.44px;}
#t9_1280{left:69px;bottom:718px;letter-spacing:-0.15px;word-spacing:-1.17px;}
#ta_1280{left:69px;bottom:701px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tb_1280{left:69px;bottom:684px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tc_1280{left:69px;bottom:668px;letter-spacing:-0.14px;word-spacing:-1.24px;}
#td_1280{left:69px;bottom:651px;letter-spacing:-0.14px;word-spacing:-0.97px;}
#te_1280{left:69px;bottom:634px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tf_1280{left:69px;bottom:617px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tg_1280{left:69px;bottom:594px;letter-spacing:-0.15px;word-spacing:-0.6px;}
#th_1280{left:69px;bottom:577px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ti_1280{left:69px;bottom:554px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tj_1280{left:69px;bottom:538px;letter-spacing:-0.14px;word-spacing:-1.02px;}
#tk_1280{left:69px;bottom:521px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tl_1280{left:69px;bottom:481px;letter-spacing:0.13px;}
#tm_1280{left:69px;bottom:457px;letter-spacing:-0.14px;}
#tn_1280{left:90px;bottom:438px;letter-spacing:-0.11px;}
#to_1280{left:117px;bottom:420px;letter-spacing:-0.13px;}
#tp_1280{left:145px;bottom:402px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#tq_1280{left:145px;bottom:383px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#tr_1280{left:145px;bottom:365px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#ts_1280{left:117px;bottom:347px;letter-spacing:-0.11px;}
#tt_1280{left:117px;bottom:328px;letter-spacing:-0.09px;word-spacing:-0.06px;}
#tu_1280{left:90px;bottom:310px;letter-spacing:-0.11px;}
#tv_1280{left:117px;bottom:292px;letter-spacing:-0.13px;}
#tw_1280{left:145px;bottom:273px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#tx_1280{left:145px;bottom:255px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#ty_1280{left:145px;bottom:237px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#tz_1280{left:117px;bottom:218px;letter-spacing:-0.11px;}
#t10_1280{left:117px;bottom:200px;letter-spacing:-0.09px;word-spacing:-0.06px;}
#t11_1280{left:69px;bottom:182px;letter-spacing:-0.11px;}
#t12_1280{left:69px;bottom:157px;letter-spacing:-0.11px;}
#t13_1280{left:74px;bottom:1056px;letter-spacing:-0.14px;}
#t14_1280{left:74px;bottom:1039px;letter-spacing:-0.12px;}
#t15_1280{left:262px;bottom:1056px;letter-spacing:-0.11px;}
#t16_1280{left:262px;bottom:1039px;letter-spacing:-0.09px;}
#t17_1280{left:303px;bottom:1056px;letter-spacing:-0.11px;word-spacing:0.05px;}
#t18_1280{left:303px;bottom:1039px;letter-spacing:-0.12px;}
#t19_1280{left:303px;bottom:1022px;letter-spacing:-0.12px;}
#t1a_1280{left:377px;bottom:1056px;letter-spacing:-0.12px;}
#t1b_1280{left:377px;bottom:1039px;letter-spacing:-0.13px;word-spacing:0.05px;}
#t1c_1280{left:465px;bottom:1056px;letter-spacing:-0.13px;}
#t1d_1280{left:74px;bottom:999px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1e_1280{left:74px;bottom:982px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1f_1280{left:262px;bottom:999px;}
#t1g_1280{left:303px;bottom:999px;letter-spacing:-0.11px;}
#t1h_1280{left:377px;bottom:999px;letter-spacing:-0.15px;}
#t1i_1280{left:465px;bottom:999px;letter-spacing:-0.12px;}
#t1j_1280{left:465px;bottom:982px;letter-spacing:-0.11px;}
#t1k_1280{left:74px;bottom:959px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1l_1280{left:74px;bottom:943px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1m_1280{left:262px;bottom:959px;}
#t1n_1280{left:303px;bottom:959px;letter-spacing:-0.11px;}
#t1o_1280{left:377px;bottom:959px;letter-spacing:-0.15px;}
#t1p_1280{left:465px;bottom:959px;letter-spacing:-0.12px;}
#t1q_1280{left:465px;bottom:943px;letter-spacing:-0.11px;}
#t1r_1280{left:74px;bottom:920px;letter-spacing:-0.12px;}
#t1s_1280{left:74px;bottom:903px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1t_1280{left:262px;bottom:920px;}
#t1u_1280{left:303px;bottom:920px;letter-spacing:-0.08px;}
#t1v_1280{left:377px;bottom:920px;letter-spacing:-0.15px;}
#t1w_1280{left:465px;bottom:920px;letter-spacing:-0.12px;}
#t1x_1280{left:465px;bottom:903px;letter-spacing:-0.11px;}
#t1y_1280{left:103px;bottom:825px;letter-spacing:-0.15px;}
#t1z_1280{left:226px;bottom:825px;letter-spacing:-0.13px;word-spacing:0.05px;}
#t20_1280{left:393px;bottom:825px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t21_1280{left:560px;bottom:825px;letter-spacing:-0.13px;word-spacing:0.05px;}
#t22_1280{left:731px;bottom:825px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t23_1280{left:117px;bottom:800px;}
#t24_1280{left:215px;bottom:800px;letter-spacing:-0.13px;}
#t25_1280{left:414px;bottom:800px;letter-spacing:-0.12px;}
#t26_1280{left:581px;bottom:800px;letter-spacing:-0.17px;}
#t27_1280{left:752px;bottom:800px;letter-spacing:-0.12px;}

.s1_1280{font-size:12px;font-family:NeoSansIntel_34d0;color:#000;}
.s2_1280{font-size:14px;font-family:NeoSansIntel_34d0;color:#0860A8;}
.s3_1280{font-size:18px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s4_1280{font-size:15px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s5_1280{font-size:14px;font-family:Verdana_5k9;color:#000;}
.s6_1280{font-size:14px;font-family:NeoSansIntel_34d0;color:#000;}
.s7_1280{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1280" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_34c-;
	src: url("fonts/NeoSansIntelMedium_34c-.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_34d0;
	src: url("fonts/NeoSansIntel_34d0.woff") format("woff");
}

@font-face {
	font-family: Verdana_5k9;
	src: url("fonts/Verdana_5k9.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1280Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1280" style="-webkit-user-select: none;"><object width="935" height="1210" data="1280/1280.svg" type="image/svg+xml" id="pdf1280" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1280" class="t s1_1280">RDSEED—Read Random SEED </span>
<span id="t2_1280" class="t s2_1280">INSTRUCTION SET REFERENCE, M-U </span>
<span id="t3_1280" class="t s1_1280">4-546 </span><span id="t4_1280" class="t s1_1280">Vol. 2B </span>
<span id="t5_1280" class="t s3_1280">RDSEED—Read Random SEED </span>
<span id="t6_1280" class="t s4_1280">Instruction Operand Encoding </span>
<span id="t7_1280" class="t s4_1280">Description </span>
<span id="t8_1280" class="t s5_1280">Loads a hardware generated random value and store it in the destination register. The random value is generated </span>
<span id="t9_1280" class="t s5_1280">from an Enhanced NRBG (Non Deterministic Random Bit Generator) that is compliant to NIST SP800-90B and NIST </span>
<span id="ta_1280" class="t s5_1280">SP800-90C in the XOR construction mode. The size of the random value is determined by the destination register </span>
<span id="tb_1280" class="t s5_1280">size and operating mode. The Carry Flag indicates whether a random value is available at the time the instruction </span>
<span id="tc_1280" class="t s5_1280">is executed. CF=1 indicates that the data in the destination is valid. Otherwise CF=0 and the data in the destination </span>
<span id="td_1280" class="t s5_1280">operand will be returned as zeros for the specified width. All other flags are forced to 0 in either situation. Software </span>
<span id="te_1280" class="t s5_1280">must check the state of CF=1 for determining if a valid random seed value has been returned, otherwise it is </span>
<span id="tf_1280" class="t s5_1280">expected to loop and retry execution of RDSEED (see Section 1.2). </span>
<span id="tg_1280" class="t s5_1280">The RDSEED instruction is available at all privilege levels. The RDSEED instruction executes normally either inside </span>
<span id="th_1280" class="t s5_1280">or outside a transaction region. </span>
<span id="ti_1280" class="t s5_1280">In 64-bit mode, the instruction's default operand size is 32 bits. Using a REX prefix in the form of REX.B permits </span>
<span id="tj_1280" class="t s5_1280">access to additional registers (R8-R15). Using a REX prefix in the form of REX.W promotes operation to 64 bit oper- </span>
<span id="tk_1280" class="t s5_1280">ands. See the summary chart at the beginning of this section for encoding data and limits. </span>
<span id="tl_1280" class="t s4_1280">Operation </span>
<span id="tm_1280" class="t s6_1280">IF HW_NRND_GEN.ready = 1 </span>
<span id="tn_1280" class="t s6_1280">THEN </span>
<span id="to_1280" class="t s6_1280">CASE of </span>
<span id="tp_1280" class="t s6_1280">operand size is 64: DEST[63:0] := HW_NRND_GEN.data; </span>
<span id="tq_1280" class="t s6_1280">operand size is 32: DEST[31:0] := HW_NRND_GEN.data; </span>
<span id="tr_1280" class="t s6_1280">operand size is 16: DEST[15:0] := HW_NRND_GEN.data; </span>
<span id="ts_1280" class="t s6_1280">ESAC; </span>
<span id="tt_1280" class="t s6_1280">CF := 1; </span>
<span id="tu_1280" class="t s6_1280">ELSE </span>
<span id="tv_1280" class="t s6_1280">CASE of </span>
<span id="tw_1280" class="t s6_1280">operand size is 64: DEST[63:0] := 0; </span>
<span id="tx_1280" class="t s6_1280">operand size is 32: DEST[31:0] := 0; </span>
<span id="ty_1280" class="t s6_1280">operand size is 16: DEST[15:0] := 0; </span>
<span id="tz_1280" class="t s6_1280">ESAC; </span>
<span id="t10_1280" class="t s6_1280">CF := 0; </span>
<span id="t11_1280" class="t s6_1280">FI; </span>
<span id="t12_1280" class="t s6_1280">OF, SF, ZF, AF, PF := 0; </span>
<span id="t13_1280" class="t s7_1280">Opcode/ </span>
<span id="t14_1280" class="t s7_1280">Instruction </span>
<span id="t15_1280" class="t s7_1280">Op/ </span>
<span id="t16_1280" class="t s7_1280">En </span>
<span id="t17_1280" class="t s7_1280">64/32 bit </span>
<span id="t18_1280" class="t s7_1280">Mode </span>
<span id="t19_1280" class="t s7_1280">Support </span>
<span id="t1a_1280" class="t s7_1280">CPUID </span>
<span id="t1b_1280" class="t s7_1280">Feature Flag </span>
<span id="t1c_1280" class="t s7_1280">Description </span>
<span id="t1d_1280" class="t s6_1280">NFx 0F C7 /7 </span>
<span id="t1e_1280" class="t s6_1280">RDSEED r16 </span>
<span id="t1f_1280" class="t s6_1280">M </span><span id="t1g_1280" class="t s6_1280">V/V </span><span id="t1h_1280" class="t s6_1280">RDSEED </span><span id="t1i_1280" class="t s6_1280">Read a 16-bit NIST SP800-90B &amp; C compliant random value and </span>
<span id="t1j_1280" class="t s6_1280">store in the destination register. </span>
<span id="t1k_1280" class="t s6_1280">NFx 0F C7 /7 </span>
<span id="t1l_1280" class="t s6_1280">RDSEED r32 </span>
<span id="t1m_1280" class="t s6_1280">M </span><span id="t1n_1280" class="t s6_1280">V/V </span><span id="t1o_1280" class="t s6_1280">RDSEED </span><span id="t1p_1280" class="t s6_1280">Read a 32-bit NIST SP800-90B &amp; C compliant random value and </span>
<span id="t1q_1280" class="t s6_1280">store in the destination register. </span>
<span id="t1r_1280" class="t s6_1280">NFx REX.W + 0F C7 /7 </span>
<span id="t1s_1280" class="t s6_1280">RDSEED r64 </span>
<span id="t1t_1280" class="t s6_1280">M </span><span id="t1u_1280" class="t s6_1280">V/I </span><span id="t1v_1280" class="t s6_1280">RDSEED </span><span id="t1w_1280" class="t s6_1280">Read a 64-bit NIST SP800-90B &amp; C compliant random value and </span>
<span id="t1x_1280" class="t s6_1280">store in the destination register. </span>
<span id="t1y_1280" class="t s7_1280">Op/En </span><span id="t1z_1280" class="t s7_1280">Operand 1 </span><span id="t20_1280" class="t s7_1280">Operand 2 </span><span id="t21_1280" class="t s7_1280">Operand 3 </span><span id="t22_1280" class="t s7_1280">Operand 4 </span>
<span id="t23_1280" class="t s6_1280">M </span><span id="t24_1280" class="t s6_1280">ModRM:r/m (w) </span><span id="t25_1280" class="t s6_1280">N/A </span><span id="t26_1280" class="t s6_1280">N/A </span><span id="t27_1280" class="t s6_1280">N/A </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
