{"type": "module_graph", "edge_attrs": [], "has_edge_features": false, "nodes": [{"id": 0, "content": "X", "type": "input port"}, {"id": 1, "content": "Y", "type": "input port"}, {"id": 2, "content": "Sum", "type": "output port"}, {"id": 3, "content": "Carry_out", "type": "output port"}, {"id": 4, "content": "adder0", "type": "submodule"}, {"id": 5, "content": "adder1", "type": "submodule"}, {"id": 6, "content": "adder2", "type": "submodule"}, {"id": 7, "content": "adder3", "type": "submodule"}], "connectivity": [[1, 0, 4, 1, 0, 5, 1, 0, 6, 1, 0, 5, 4, 6, 7, 7], [4, 4, 5, 5, 5, 6, 6, 6, 7, 7, 7, 2, 2, 2, 2, 3]]}