

================================================================
== Vitis HLS Report for 'alv_MIMD_Pipeline_s_operation'
================================================================
* Date:           Thu May 16 16:22:33 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        HLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.835 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       52|       52|  0.520 us|  0.520 us|   52|   52|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- s_operation  |       50|       50|         2|          1|          1|    50|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1" [HLS/core.cpp:82->HLS/core.cpp:244]   --->   Operation 5 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %ALU_operation, void @empty_21, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.58ns)   --->   "%store_ln82 = store i6 0, i6 %i_1" [HLS/core.cpp:82->HLS/core.cpp:244]   --->   Operation 7 'store' 'store_ln82' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i7"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = load i6 %i_1" [HLS/core.cpp:82->HLS/core.cpp:244]   --->   Operation 9 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.82ns)   --->   "%icmp_ln82 = icmp_eq  i6 %i, i6 50" [HLS/core.cpp:82->HLS/core.cpp:244]   --->   Operation 10 'icmp' 'icmp_ln82' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (1.82ns)   --->   "%add_ln82 = add i6 %i, i6 1" [HLS/core.cpp:82->HLS/core.cpp:244]   --->   Operation 11 'add' 'add_ln82' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %icmp_ln82, void %for.inc.i7.split, void %sw.epilog.loopexit2.exitStub" [HLS/core.cpp:82->HLS/core.cpp:244]   --->   Operation 12 'br' 'br_ln82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln82 = store i6 %add_ln82, i6 %i_1" [HLS/core.cpp:82->HLS/core.cpp:244]   --->   Operation 13 'store' 'store_ln82' <Predicate = (!icmp_ln82)> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 22 'ret' 'ret_ln0' <Predicate = (icmp_ln82)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.83>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln82 = zext i6 %i" [HLS/core.cpp:82->HLS/core.cpp:244]   --->   Operation 14 'zext' 'zext_ln82' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%specpipeline_ln84 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_17" [HLS/core.cpp:84->HLS/core.cpp:244]   --->   Operation 15 'specpipeline' 'specpipeline_ln84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%speclooptripcount_ln82 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 50, i64 50, i64 50" [HLS/core.cpp:82->HLS/core.cpp:244]   --->   Operation 16 'speclooptripcount' 'speclooptripcount_ln82' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specloopname_ln82 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [HLS/core.cpp:82->HLS/core.cpp:244]   --->   Operation 17 'specloopname' 'specloopname_ln82' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (3.58ns)   --->   "%ALU_operation_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %ALU_operation" [HLS/core.cpp:86->HLS/core.cpp:244]   --->   Operation 18 'read' 'ALU_operation_read' <Predicate = true> <Delay = 3.58> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.58> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 50> <FIFO>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%ALU_operation_MEM_addr = getelementptr i32 %ALU_operation_MEM, i64 0, i64 %zext_ln82" [HLS/core.cpp:86->HLS/core.cpp:244]   --->   Operation 19 'getelementptr' 'ALU_operation_MEM_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (3.25ns)   --->   "%store_ln86 = store i32 %ALU_operation_read, i6 %ALU_operation_MEM_addr" [HLS/core.cpp:86->HLS/core.cpp:244]   --->   Operation 20 'store' 'store_ln86' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 50> <RAM>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln82 = br void %for.inc.i7" [HLS/core.cpp:82->HLS/core.cpp:244]   --->   Operation 21 'br' 'br_ln82' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.001ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln82', HLS/core.cpp:82->HLS/core.cpp:244) of constant 0 on local variable 'i', HLS/core.cpp:82->HLS/core.cpp:244 [5]  (1.588 ns)
	'load' operation 6 bit ('i', HLS/core.cpp:82->HLS/core.cpp:244) on local variable 'i', HLS/core.cpp:82->HLS/core.cpp:244 [8]  (0.000 ns)
	'add' operation 6 bit ('add_ln82', HLS/core.cpp:82->HLS/core.cpp:244) [10]  (1.825 ns)
	'store' operation 0 bit ('store_ln82', HLS/core.cpp:82->HLS/core.cpp:244) of variable 'add_ln82', HLS/core.cpp:82->HLS/core.cpp:244 on local variable 'i', HLS/core.cpp:82->HLS/core.cpp:244 [20]  (1.588 ns)

 <State 2>: 6.835ns
The critical path consists of the following:
	fifo read operation ('ALU_operation_read', HLS/core.cpp:86->HLS/core.cpp:244) on port 'ALU_operation' (HLS/core.cpp:86->HLS/core.cpp:244) [17]  (3.581 ns)
	'store' operation 0 bit ('store_ln86', HLS/core.cpp:86->HLS/core.cpp:244) of variable 'ALU_operation_read', HLS/core.cpp:86->HLS/core.cpp:244 on array 'ALU_operation_MEM' [19]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
