Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Sep 12 03:22:47 2024
| Host         : SaverZY running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_design_timing_summary_routed.rpt -pb top_design_timing_summary_routed.pb -rpx top_design_timing_summary_routed.rpx -warn_on_violation
| Design       : top_design
| Device       : 7a75t-fgg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     120         
LUTAR-1    Warning           LUT drives async reset alert    4           
TIMING-18  Warning           Missing input or output delay   28          
TIMING-20  Warning           Non-clocked latch               8           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (244)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (186)
5. checking no_input_delay (11)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (244)
--------------------------
 There are 23 register/latch pins with no clock driven by root clock pin: U1/clk_500khz_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U1/col_reg_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U1/col_reg_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U1/col_reg_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U1/col_reg_reg[3]/Q (HIGH)

 There are 85 register/latch pins with no clock driven by root clock pin: U1/key_flag_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U1/row_reg_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U1/row_reg_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U1/row_reg_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U1/row_reg_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/end_station_value_reg[0]_rep__0/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/end_station_value_reg[0]_rep__3/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/end_station_value_reg[1]_rep/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/end_station_value_reg[1]_rep__2/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/end_station_value_reg[1]_rep__3/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/end_station_value_reg[2]_rep/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/end_station_value_reg[2]_rep__0/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/end_station_value_reg[2]_rep__2/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/end_station_value_reg[2]_rep__3/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/end_station_value_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/end_station_value_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/end_station_value_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/end_station_value_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/end_station_value_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/start_station_value_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/start_station_value_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/start_station_value_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/start_station_value_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/start_station_value_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/start_station_value_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/start_station_value_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U2/start_station_value_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U7/flag_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U7/flag_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U7/flag_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (186)
--------------------------------------------------
 There are 186 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     12.266        0.000                      0                  223        0.164        0.000                      0                  223        9.500        0.000                       0                   175  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk            12.266        0.000                      0                  223        0.164        0.000                      0                  223        9.500        0.000                       0                   175  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk                     
(none)                      sys_clk       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack       12.266ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.266ns  (required time - arrival time)
  Source:                 U7/ticket_num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U6/recharge_auto_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.683ns  (logic 2.252ns (29.313%)  route 5.431ns (70.687%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.516ns = ( 24.516 - 20.000 ) 
    Source Clock Delay      (SCD):    4.796ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.530     4.796    U7/CLK
    SLICE_X28Y48         FDRE                                         r  U7/ticket_num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y48         FDRE (Prop_fdre_C_Q)         0.379     5.175 r  U7/ticket_num_reg[2]/Q
                         net (fo=11, routed)          1.096     6.270    U4/Q[2]
    SLICE_X28Y43         LUT2 (Prop_lut2_I1_O)        0.105     6.375 r  U4/total_money3__0_carry_i_8/O
                         net (fo=3, routed)           0.350     6.725    U4/ticket_num_reg[2]
    SLICE_X28Y44         LUT6 (Prop_lut6_I0_O)        0.105     6.830 r  U4/total_money3__0_carry__0_i_3/O
                         net (fo=2, routed)           0.354     7.184    U4/DI[0]
    SLICE_X29Y44         LUT6 (Prop_lut6_I0_O)        0.105     7.289 r  U4/total_money3__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.289    U6/total_money[6]_i_3_0[0]
    SLICE_X29Y44         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207     7.496 f  U6/total_money3__0_carry__0/O[0]
                         net (fo=11, routed)          0.817     8.313    U6/total_money3__0[4]
    SLICE_X34Y43         LUT5 (Prop_lut5_I4_O)        0.249     8.562 r  U6/recharge_auto3_carry__0_i_5/O
                         net (fo=3, routed)           0.626     9.189    U7/recharge_auto3_carry__0
    SLICE_X27Y43         LUT3 (Prop_lut3_I1_O)        0.105     9.294 r  U7/recharge_auto3_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.294    U6/recharge_auto[6]_i_3[0]
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.530     9.824 r  U6/recharge_auto3_carry__0/O[3]
                         net (fo=6, routed)           0.684    10.508    U7/recharge_auto30_out[7]
    SLICE_X27Y44         LUT5 (Prop_lut5_I1_O)        0.257    10.765 r  U7/recharge_auto[14]_i_5/O
                         net (fo=4, routed)           0.705    11.469    U7/pay_auto_coin_reg[3]_3
    SLICE_X28Y44         LUT6 (Prop_lut6_I0_O)        0.105    11.574 r  U7/recharge_auto[14]_i_4/O
                         net (fo=8, routed)           0.799    12.373    U7/pay_auto_coin_reg[3]_2
    SLICE_X32Y43         LUT6 (Prop_lut6_I0_O)        0.105    12.478 r  U7/recharge_auto[11]_i_1/O
                         net (fo=1, routed)           0.000    12.478    U6/recharge_auto_reg[13]_0[9]
    SLICE_X32Y43         FDRE                                         r  U6/recharge_auto_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.409    24.516    U6/CLK
    SLICE_X32Y43         FDRE                                         r  U6/recharge_auto_reg[11]/C
                         clock pessimism              0.232    24.748    
                         clock uncertainty           -0.035    24.712    
    SLICE_X32Y43         FDRE (Setup_fdre_C_D)        0.032    24.744    U6/recharge_auto_reg[11]
  -------------------------------------------------------------------
                         required time                         24.744    
                         arrival time                         -12.478    
  -------------------------------------------------------------------
                         slack                                 12.266    

Slack (MET) :             12.296ns  (required time - arrival time)
  Source:                 U7/ticket_num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U6/recharge_auto_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.695ns  (logic 2.424ns (31.501%)  route 5.271ns (68.499%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT3=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.516ns = ( 24.516 - 20.000 ) 
    Source Clock Delay      (SCD):    4.796ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.530     4.796    U7/CLK
    SLICE_X28Y48         FDRE                                         r  U7/ticket_num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y48         FDRE (Prop_fdre_C_Q)         0.379     5.175 r  U7/ticket_num_reg[2]/Q
                         net (fo=11, routed)          1.096     6.270    U4/Q[2]
    SLICE_X28Y43         LUT2 (Prop_lut2_I1_O)        0.105     6.375 r  U4/total_money3__0_carry_i_8/O
                         net (fo=3, routed)           0.350     6.725    U4/ticket_num_reg[2]
    SLICE_X28Y44         LUT6 (Prop_lut6_I0_O)        0.105     6.830 r  U4/total_money3__0_carry__0_i_3/O
                         net (fo=2, routed)           0.354     7.184    U4/DI[0]
    SLICE_X29Y44         LUT6 (Prop_lut6_I0_O)        0.105     7.289 r  U4/total_money3__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.289    U6/total_money[6]_i_3_0[0]
    SLICE_X29Y44         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207     7.496 f  U6/total_money3__0_carry__0/O[0]
                         net (fo=11, routed)          0.817     8.313    U6/total_money3__0[4]
    SLICE_X34Y43         LUT5 (Prop_lut5_I4_O)        0.249     8.562 r  U6/recharge_auto3_carry__0_i_5/O
                         net (fo=3, routed)           0.626     9.189    U7/recharge_auto3_carry__0
    SLICE_X27Y43         LUT3 (Prop_lut3_I1_O)        0.105     9.294 r  U7/recharge_auto3_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.294    U6/recharge_auto[6]_i_3[0]
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.530     9.824 r  U6/recharge_auto3_carry__0/O[3]
                         net (fo=6, routed)           0.684    10.508    U7/recharge_auto30_out[7]
    SLICE_X27Y44         LUT5 (Prop_lut5_I2_O)        0.267    10.775 r  U7/recharge_auto[6]_i_2/O
                         net (fo=11, routed)          0.532    11.306    U6/recharge_auto_reg[6]_0
    SLICE_X27Y44         LUT6 (Prop_lut6_I1_O)        0.267    11.573 r  U6/recharge_auto[6]_i_4/O
                         net (fo=4, routed)           0.813    12.386    U7/recharge_auto_reg[6]
    SLICE_X30Y44         LUT5 (Prop_lut5_I0_O)        0.105    12.491 r  U7/recharge_auto[3]_i_1/O
                         net (fo=1, routed)           0.000    12.491    U6/recharge_auto_reg[13]_0[3]
    SLICE_X30Y44         FDRE                                         r  U6/recharge_auto_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.409    24.516    U6/CLK
    SLICE_X30Y44         FDRE                                         r  U6/recharge_auto_reg[3]/C
                         clock pessimism              0.232    24.748    
                         clock uncertainty           -0.035    24.712    
    SLICE_X30Y44         FDRE (Setup_fdre_C_D)        0.074    24.786    U6/recharge_auto_reg[3]
  -------------------------------------------------------------------
                         required time                         24.786    
                         arrival time                         -12.491    
  -------------------------------------------------------------------
                         slack                                 12.296    

Slack (MET) :             12.314ns  (required time - arrival time)
  Source:                 U7/ticket_num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U6/recharge_auto_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.709ns  (logic 2.438ns (31.625%)  route 5.271ns (68.375%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT3=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.516ns = ( 24.516 - 20.000 ) 
    Source Clock Delay      (SCD):    4.796ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.530     4.796    U7/CLK
    SLICE_X28Y48         FDRE                                         r  U7/ticket_num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y48         FDRE (Prop_fdre_C_Q)         0.379     5.175 r  U7/ticket_num_reg[2]/Q
                         net (fo=11, routed)          1.096     6.270    U4/Q[2]
    SLICE_X28Y43         LUT2 (Prop_lut2_I1_O)        0.105     6.375 r  U4/total_money3__0_carry_i_8/O
                         net (fo=3, routed)           0.350     6.725    U4/ticket_num_reg[2]
    SLICE_X28Y44         LUT6 (Prop_lut6_I0_O)        0.105     6.830 r  U4/total_money3__0_carry__0_i_3/O
                         net (fo=2, routed)           0.354     7.184    U4/DI[0]
    SLICE_X29Y44         LUT6 (Prop_lut6_I0_O)        0.105     7.289 r  U4/total_money3__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.289    U6/total_money[6]_i_3_0[0]
    SLICE_X29Y44         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207     7.496 f  U6/total_money3__0_carry__0/O[0]
                         net (fo=11, routed)          0.817     8.313    U6/total_money3__0[4]
    SLICE_X34Y43         LUT5 (Prop_lut5_I4_O)        0.249     8.562 r  U6/recharge_auto3_carry__0_i_5/O
                         net (fo=3, routed)           0.626     9.189    U7/recharge_auto3_carry__0
    SLICE_X27Y43         LUT3 (Prop_lut3_I1_O)        0.105     9.294 r  U7/recharge_auto3_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.294    U6/recharge_auto[6]_i_3[0]
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.530     9.824 r  U6/recharge_auto3_carry__0/O[3]
                         net (fo=6, routed)           0.684    10.508    U7/recharge_auto30_out[7]
    SLICE_X27Y44         LUT5 (Prop_lut5_I2_O)        0.267    10.775 r  U7/recharge_auto[6]_i_2/O
                         net (fo=11, routed)          0.532    11.306    U6/recharge_auto_reg[6]_0
    SLICE_X27Y44         LUT6 (Prop_lut6_I1_O)        0.267    11.573 r  U6/recharge_auto[6]_i_4/O
                         net (fo=4, routed)           0.813    12.386    U7/recharge_auto_reg[6]
    SLICE_X30Y44         LUT5 (Prop_lut5_I1_O)        0.119    12.505 r  U7/recharge_auto[5]_i_1/O
                         net (fo=1, routed)           0.000    12.505    U6/recharge_auto_reg[13]_0[5]
    SLICE_X30Y44         FDRE                                         r  U6/recharge_auto_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.409    24.516    U6/CLK
    SLICE_X30Y44         FDRE                                         r  U6/recharge_auto_reg[5]/C
                         clock pessimism              0.232    24.748    
                         clock uncertainty           -0.035    24.712    
    SLICE_X30Y44         FDRE (Setup_fdre_C_D)        0.106    24.818    U6/recharge_auto_reg[5]
  -------------------------------------------------------------------
                         required time                         24.818    
                         arrival time                         -12.505    
  -------------------------------------------------------------------
                         slack                                 12.314    

Slack (MET) :             12.380ns  (required time - arrival time)
  Source:                 U7/ticket_num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U6/recharge_auto_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.610ns  (logic 2.252ns (29.592%)  route 5.358ns (70.408%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.516ns = ( 24.516 - 20.000 ) 
    Source Clock Delay      (SCD):    4.796ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.530     4.796    U7/CLK
    SLICE_X28Y48         FDRE                                         r  U7/ticket_num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y48         FDRE (Prop_fdre_C_Q)         0.379     5.175 r  U7/ticket_num_reg[2]/Q
                         net (fo=11, routed)          1.096     6.270    U4/Q[2]
    SLICE_X28Y43         LUT2 (Prop_lut2_I1_O)        0.105     6.375 r  U4/total_money3__0_carry_i_8/O
                         net (fo=3, routed)           0.350     6.725    U4/ticket_num_reg[2]
    SLICE_X28Y44         LUT6 (Prop_lut6_I0_O)        0.105     6.830 r  U4/total_money3__0_carry__0_i_3/O
                         net (fo=2, routed)           0.354     7.184    U4/DI[0]
    SLICE_X29Y44         LUT6 (Prop_lut6_I0_O)        0.105     7.289 r  U4/total_money3__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.289    U6/total_money[6]_i_3_0[0]
    SLICE_X29Y44         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207     7.496 f  U6/total_money3__0_carry__0/O[0]
                         net (fo=11, routed)          0.817     8.313    U6/total_money3__0[4]
    SLICE_X34Y43         LUT5 (Prop_lut5_I4_O)        0.249     8.562 r  U6/recharge_auto3_carry__0_i_5/O
                         net (fo=3, routed)           0.626     9.189    U7/recharge_auto3_carry__0
    SLICE_X27Y43         LUT3 (Prop_lut3_I1_O)        0.105     9.294 r  U7/recharge_auto3_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.294    U6/recharge_auto[6]_i_3[0]
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.530     9.824 r  U6/recharge_auto3_carry__0/O[3]
                         net (fo=6, routed)           0.684    10.508    U7/recharge_auto30_out[7]
    SLICE_X27Y44         LUT5 (Prop_lut5_I1_O)        0.257    10.765 r  U7/recharge_auto[14]_i_5/O
                         net (fo=4, routed)           0.705    11.469    U7/pay_auto_coin_reg[3]_3
    SLICE_X28Y44         LUT6 (Prop_lut6_I0_O)        0.105    11.574 r  U7/recharge_auto[14]_i_4/O
                         net (fo=8, routed)           0.727    12.301    U7/pay_auto_coin_reg[3]_2
    SLICE_X30Y43         LUT6 (Prop_lut6_I5_O)        0.105    12.406 r  U7/recharge_auto[4]_i_1/O
                         net (fo=1, routed)           0.000    12.406    U6/recharge_auto_reg[13]_0[4]
    SLICE_X30Y43         FDRE                                         r  U6/recharge_auto_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.409    24.516    U6/CLK
    SLICE_X30Y43         FDRE                                         r  U6/recharge_auto_reg[4]/C
                         clock pessimism              0.232    24.748    
                         clock uncertainty           -0.035    24.712    
    SLICE_X30Y43         FDRE (Setup_fdre_C_D)        0.074    24.786    U6/recharge_auto_reg[4]
  -------------------------------------------------------------------
                         required time                         24.786    
                         arrival time                         -12.406    
  -------------------------------------------------------------------
                         slack                                 12.380    

Slack (MET) :             12.436ns  (required time - arrival time)
  Source:                 U7/ticket_num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U6/recharge_auto_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.553ns  (logic 2.424ns (32.093%)  route 5.129ns (67.907%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.516ns = ( 24.516 - 20.000 ) 
    Source Clock Delay      (SCD):    4.796ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.530     4.796    U7/CLK
    SLICE_X28Y48         FDRE                                         r  U7/ticket_num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y48         FDRE (Prop_fdre_C_Q)         0.379     5.175 r  U7/ticket_num_reg[2]/Q
                         net (fo=11, routed)          1.096     6.270    U4/Q[2]
    SLICE_X28Y43         LUT2 (Prop_lut2_I1_O)        0.105     6.375 r  U4/total_money3__0_carry_i_8/O
                         net (fo=3, routed)           0.350     6.725    U4/ticket_num_reg[2]
    SLICE_X28Y44         LUT6 (Prop_lut6_I0_O)        0.105     6.830 r  U4/total_money3__0_carry__0_i_3/O
                         net (fo=2, routed)           0.354     7.184    U4/DI[0]
    SLICE_X29Y44         LUT6 (Prop_lut6_I0_O)        0.105     7.289 r  U4/total_money3__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.289    U6/total_money[6]_i_3_0[0]
    SLICE_X29Y44         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207     7.496 f  U6/total_money3__0_carry__0/O[0]
                         net (fo=11, routed)          0.817     8.313    U6/total_money3__0[4]
    SLICE_X34Y43         LUT5 (Prop_lut5_I4_O)        0.249     8.562 r  U6/recharge_auto3_carry__0_i_5/O
                         net (fo=3, routed)           0.626     9.189    U7/recharge_auto3_carry__0
    SLICE_X27Y43         LUT3 (Prop_lut3_I1_O)        0.105     9.294 r  U7/recharge_auto3_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.294    U6/recharge_auto[6]_i_3[0]
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.530     9.824 r  U6/recharge_auto3_carry__0/O[3]
                         net (fo=6, routed)           0.684    10.508    U7/recharge_auto30_out[7]
    SLICE_X27Y44         LUT5 (Prop_lut5_I2_O)        0.267    10.775 r  U7/recharge_auto[6]_i_2/O
                         net (fo=11, routed)          0.526    11.301    U7/pay_auto_coin_reg[6]_0
    SLICE_X30Y44         LUT6 (Prop_lut6_I3_O)        0.267    11.568 r  U7/recharge_auto[5]_i_2/O
                         net (fo=5, routed)           0.676    12.244    U7/recharge_auto[5]_i_2_n_0
    SLICE_X30Y44         LUT4 (Prop_lut4_I2_O)        0.105    12.349 r  U7/recharge_auto[0]_i_1/O
                         net (fo=1, routed)           0.000    12.349    U6/recharge_auto_reg[13]_0[0]
    SLICE_X30Y44         FDRE                                         r  U6/recharge_auto_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.409    24.516    U6/CLK
    SLICE_X30Y44         FDRE                                         r  U6/recharge_auto_reg[0]/C
                         clock pessimism              0.232    24.748    
                         clock uncertainty           -0.035    24.712    
    SLICE_X30Y44         FDRE (Setup_fdre_C_D)        0.072    24.784    U6/recharge_auto_reg[0]
  -------------------------------------------------------------------
                         required time                         24.784    
                         arrival time                         -12.349    
  -------------------------------------------------------------------
                         slack                                 12.436    

Slack (MET) :             12.445ns  (required time - arrival time)
  Source:                 U7/ticket_num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U6/recharge_auto_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.578ns  (logic 2.444ns (32.251%)  route 5.134ns (67.749%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT3=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.516ns = ( 24.516 - 20.000 ) 
    Source Clock Delay      (SCD):    4.796ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.530     4.796    U7/CLK
    SLICE_X28Y48         FDRE                                         r  U7/ticket_num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y48         FDRE (Prop_fdre_C_Q)         0.379     5.175 r  U7/ticket_num_reg[2]/Q
                         net (fo=11, routed)          1.096     6.270    U4/Q[2]
    SLICE_X28Y43         LUT2 (Prop_lut2_I1_O)        0.105     6.375 r  U4/total_money3__0_carry_i_8/O
                         net (fo=3, routed)           0.350     6.725    U4/ticket_num_reg[2]
    SLICE_X28Y44         LUT6 (Prop_lut6_I0_O)        0.105     6.830 r  U4/total_money3__0_carry__0_i_3/O
                         net (fo=2, routed)           0.354     7.184    U4/DI[0]
    SLICE_X29Y44         LUT6 (Prop_lut6_I0_O)        0.105     7.289 r  U4/total_money3__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.289    U6/total_money[6]_i_3_0[0]
    SLICE_X29Y44         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207     7.496 f  U6/total_money3__0_carry__0/O[0]
                         net (fo=11, routed)          0.817     8.313    U6/total_money3__0[4]
    SLICE_X34Y43         LUT5 (Prop_lut5_I4_O)        0.249     8.562 r  U6/recharge_auto3_carry__0_i_5/O
                         net (fo=3, routed)           0.626     9.189    U7/recharge_auto3_carry__0
    SLICE_X27Y43         LUT3 (Prop_lut3_I1_O)        0.105     9.294 r  U7/recharge_auto3_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.294    U6/recharge_auto[6]_i_3[0]
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.530     9.824 r  U6/recharge_auto3_carry__0/O[3]
                         net (fo=6, routed)           0.684    10.508    U7/recharge_auto30_out[7]
    SLICE_X27Y44         LUT5 (Prop_lut5_I2_O)        0.267    10.775 r  U7/recharge_auto[6]_i_2/O
                         net (fo=11, routed)          0.532    11.306    U6/recharge_auto_reg[6]_0
    SLICE_X27Y44         LUT6 (Prop_lut6_I1_O)        0.267    11.573 f  U6/recharge_auto[6]_i_4/O
                         net (fo=4, routed)           0.676    12.249    U7/recharge_auto_reg[6]
    SLICE_X30Y44         LUT5 (Prop_lut5_I4_O)        0.125    12.374 r  U7/recharge_auto[1]_i_1/O
                         net (fo=1, routed)           0.000    12.374    U6/recharge_auto_reg[13]_0[1]
    SLICE_X30Y44         FDSE                                         r  U6/recharge_auto_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.409    24.516    U6/CLK
    SLICE_X30Y44         FDSE                                         r  U6/recharge_auto_reg[1]/C
                         clock pessimism              0.232    24.748    
                         clock uncertainty           -0.035    24.712    
    SLICE_X30Y44         FDSE (Setup_fdse_C_D)        0.106    24.818    U6/recharge_auto_reg[1]
  -------------------------------------------------------------------
                         required time                         24.818    
                         arrival time                         -12.374    
  -------------------------------------------------------------------
                         slack                                 12.445    

Slack (MET) :             12.468ns  (required time - arrival time)
  Source:                 U7/ticket_num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U6/recharge_auto_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.482ns  (logic 2.252ns (30.101%)  route 5.230ns (69.899%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.516ns = ( 24.516 - 20.000 ) 
    Source Clock Delay      (SCD):    4.796ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.530     4.796    U7/CLK
    SLICE_X28Y48         FDRE                                         r  U7/ticket_num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y48         FDRE (Prop_fdre_C_Q)         0.379     5.175 r  U7/ticket_num_reg[2]/Q
                         net (fo=11, routed)          1.096     6.270    U4/Q[2]
    SLICE_X28Y43         LUT2 (Prop_lut2_I1_O)        0.105     6.375 r  U4/total_money3__0_carry_i_8/O
                         net (fo=3, routed)           0.350     6.725    U4/ticket_num_reg[2]
    SLICE_X28Y44         LUT6 (Prop_lut6_I0_O)        0.105     6.830 r  U4/total_money3__0_carry__0_i_3/O
                         net (fo=2, routed)           0.354     7.184    U4/DI[0]
    SLICE_X29Y44         LUT6 (Prop_lut6_I0_O)        0.105     7.289 r  U4/total_money3__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.289    U6/total_money[6]_i_3_0[0]
    SLICE_X29Y44         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207     7.496 f  U6/total_money3__0_carry__0/O[0]
                         net (fo=11, routed)          0.817     8.313    U6/total_money3__0[4]
    SLICE_X34Y43         LUT5 (Prop_lut5_I4_O)        0.249     8.562 r  U6/recharge_auto3_carry__0_i_5/O
                         net (fo=3, routed)           0.626     9.189    U7/recharge_auto3_carry__0
    SLICE_X27Y43         LUT3 (Prop_lut3_I1_O)        0.105     9.294 r  U7/recharge_auto3_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.294    U6/recharge_auto[6]_i_3[0]
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.530     9.824 r  U6/recharge_auto3_carry__0/O[3]
                         net (fo=6, routed)           0.684    10.508    U7/recharge_auto30_out[7]
    SLICE_X27Y44         LUT5 (Prop_lut5_I1_O)        0.257    10.765 r  U7/recharge_auto[14]_i_5/O
                         net (fo=4, routed)           0.705    11.469    U7/pay_auto_coin_reg[3]_3
    SLICE_X28Y44         LUT6 (Prop_lut6_I0_O)        0.105    11.574 r  U7/recharge_auto[14]_i_4/O
                         net (fo=8, routed)           0.598    12.172    U7/pay_auto_coin_reg[3]_2
    SLICE_X32Y43         LUT6 (Prop_lut6_I0_O)        0.105    12.277 r  U7/recharge_auto[8]_i_1/O
                         net (fo=1, routed)           0.000    12.277    U6/recharge_auto_reg[13]_0[7]
    SLICE_X32Y43         FDRE                                         r  U6/recharge_auto_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.409    24.516    U6/CLK
    SLICE_X32Y43         FDRE                                         r  U6/recharge_auto_reg[8]/C
                         clock pessimism              0.232    24.748    
                         clock uncertainty           -0.035    24.712    
    SLICE_X32Y43         FDRE (Setup_fdre_C_D)        0.033    24.745    U6/recharge_auto_reg[8]
  -------------------------------------------------------------------
                         required time                         24.745    
                         arrival time                         -12.277    
  -------------------------------------------------------------------
                         slack                                 12.468    

Slack (MET) :             12.535ns  (required time - arrival time)
  Source:                 U7/ticket_num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U6/recharge_auto_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.458ns  (logic 2.424ns (32.501%)  route 5.034ns (67.499%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.516ns = ( 24.516 - 20.000 ) 
    Source Clock Delay      (SCD):    4.796ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.530     4.796    U7/CLK
    SLICE_X28Y48         FDRE                                         r  U7/ticket_num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y48         FDRE (Prop_fdre_C_Q)         0.379     5.175 r  U7/ticket_num_reg[2]/Q
                         net (fo=11, routed)          1.096     6.270    U4/Q[2]
    SLICE_X28Y43         LUT2 (Prop_lut2_I1_O)        0.105     6.375 r  U4/total_money3__0_carry_i_8/O
                         net (fo=3, routed)           0.350     6.725    U4/ticket_num_reg[2]
    SLICE_X28Y44         LUT6 (Prop_lut6_I0_O)        0.105     6.830 r  U4/total_money3__0_carry__0_i_3/O
                         net (fo=2, routed)           0.354     7.184    U4/DI[0]
    SLICE_X29Y44         LUT6 (Prop_lut6_I0_O)        0.105     7.289 r  U4/total_money3__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.289    U6/total_money[6]_i_3_0[0]
    SLICE_X29Y44         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207     7.496 f  U6/total_money3__0_carry__0/O[0]
                         net (fo=11, routed)          0.817     8.313    U6/total_money3__0[4]
    SLICE_X34Y43         LUT5 (Prop_lut5_I4_O)        0.249     8.562 r  U6/recharge_auto3_carry__0_i_5/O
                         net (fo=3, routed)           0.626     9.189    U7/recharge_auto3_carry__0
    SLICE_X27Y43         LUT3 (Prop_lut3_I1_O)        0.105     9.294 r  U7/recharge_auto3_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.294    U6/recharge_auto[6]_i_3[0]
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.530     9.824 r  U6/recharge_auto3_carry__0/O[3]
                         net (fo=6, routed)           0.684    10.508    U7/recharge_auto30_out[7]
    SLICE_X27Y44         LUT5 (Prop_lut5_I2_O)        0.267    10.775 r  U7/recharge_auto[6]_i_2/O
                         net (fo=11, routed)          0.627    11.401    U7/pay_auto_coin_reg[6]_0
    SLICE_X28Y44         LUT6 (Prop_lut6_I4_O)        0.267    11.668 r  U7/recharge_auto[2]_i_2/O
                         net (fo=1, routed)           0.481    12.149    U7/recharge_auto[2]_i_2_n_0
    SLICE_X30Y44         LUT4 (Prop_lut4_I3_O)        0.105    12.254 r  U7/recharge_auto[2]_i_1/O
                         net (fo=1, routed)           0.000    12.254    U6/recharge_auto_reg[13]_0[2]
    SLICE_X30Y44         FDSE                                         r  U6/recharge_auto_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.409    24.516    U6/CLK
    SLICE_X30Y44         FDSE                                         r  U6/recharge_auto_reg[2]/C
                         clock pessimism              0.232    24.748    
                         clock uncertainty           -0.035    24.712    
    SLICE_X30Y44         FDSE (Setup_fdse_C_D)        0.076    24.788    U6/recharge_auto_reg[2]
  -------------------------------------------------------------------
                         required time                         24.788    
                         arrival time                         -12.254    
  -------------------------------------------------------------------
                         slack                                 12.535    

Slack (MET) :             12.657ns  (required time - arrival time)
  Source:                 U7/ticket_num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U6/recharge_auto_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.366ns  (logic 2.425ns (32.922%)  route 4.941ns (67.078%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.516ns = ( 24.516 - 20.000 ) 
    Source Clock Delay      (SCD):    4.796ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.530     4.796    U7/CLK
    SLICE_X28Y48         FDRE                                         r  U7/ticket_num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y48         FDRE (Prop_fdre_C_Q)         0.379     5.175 r  U7/ticket_num_reg[2]/Q
                         net (fo=11, routed)          1.096     6.270    U4/Q[2]
    SLICE_X28Y43         LUT2 (Prop_lut2_I1_O)        0.105     6.375 r  U4/total_money3__0_carry_i_8/O
                         net (fo=3, routed)           0.350     6.725    U4/ticket_num_reg[2]
    SLICE_X28Y44         LUT6 (Prop_lut6_I0_O)        0.105     6.830 r  U4/total_money3__0_carry__0_i_3/O
                         net (fo=2, routed)           0.354     7.184    U4/DI[0]
    SLICE_X29Y44         LUT6 (Prop_lut6_I0_O)        0.105     7.289 r  U4/total_money3__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.289    U6/total_money[6]_i_3_0[0]
    SLICE_X29Y44         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207     7.496 f  U6/total_money3__0_carry__0/O[0]
                         net (fo=11, routed)          0.817     8.313    U6/total_money3__0[4]
    SLICE_X34Y43         LUT5 (Prop_lut5_I4_O)        0.249     8.562 r  U6/recharge_auto3_carry__0_i_5/O
                         net (fo=3, routed)           0.626     9.189    U7/recharge_auto3_carry__0
    SLICE_X27Y43         LUT3 (Prop_lut3_I1_O)        0.105     9.294 r  U7/recharge_auto3_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.294    U6/recharge_auto[6]_i_3[0]
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.530     9.824 r  U6/recharge_auto3_carry__0/O[3]
                         net (fo=6, routed)           0.684    10.508    U7/recharge_auto30_out[7]
    SLICE_X27Y44         LUT5 (Prop_lut5_I2_O)        0.267    10.775 r  U7/recharge_auto[6]_i_2/O
                         net (fo=11, routed)          0.532    11.306    U6/recharge_auto_reg[6]_0
    SLICE_X27Y44         LUT6 (Prop_lut6_I1_O)        0.267    11.573 r  U6/recharge_auto[6]_i_4/O
                         net (fo=4, routed)           0.483    12.056    U7/recharge_auto_reg[6]
    SLICE_X30Y44         LUT4 (Prop_lut4_I3_O)        0.106    12.162 r  U7/recharge_auto[6]_i_1/O
                         net (fo=1, routed)           0.000    12.162    U6/recharge_auto_reg[13]_0[6]
    SLICE_X30Y44         FDRE                                         r  U6/recharge_auto_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.409    24.516    U6/CLK
    SLICE_X30Y44         FDRE                                         r  U6/recharge_auto_reg[6]/C
                         clock pessimism              0.232    24.748    
                         clock uncertainty           -0.035    24.712    
    SLICE_X30Y44         FDRE (Setup_fdre_C_D)        0.106    24.818    U6/recharge_auto_reg[6]
  -------------------------------------------------------------------
                         required time                         24.818    
                         arrival time                         -12.162    
  -------------------------------------------------------------------
                         slack                                 12.657    

Slack (MET) :             12.693ns  (required time - arrival time)
  Source:                 U7/ticket_num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U6/recharge_auto_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.256ns  (logic 2.252ns (31.037%)  route 5.004ns (68.963%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT3=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.516ns = ( 24.516 - 20.000 ) 
    Source Clock Delay      (SCD):    4.796ns
    Clock Pessimism Removal (CPR):    0.232ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.530     4.796    U7/CLK
    SLICE_X28Y48         FDRE                                         r  U7/ticket_num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y48         FDRE (Prop_fdre_C_Q)         0.379     5.175 r  U7/ticket_num_reg[2]/Q
                         net (fo=11, routed)          1.096     6.270    U4/Q[2]
    SLICE_X28Y43         LUT2 (Prop_lut2_I1_O)        0.105     6.375 r  U4/total_money3__0_carry_i_8/O
                         net (fo=3, routed)           0.350     6.725    U4/ticket_num_reg[2]
    SLICE_X28Y44         LUT6 (Prop_lut6_I0_O)        0.105     6.830 r  U4/total_money3__0_carry__0_i_3/O
                         net (fo=2, routed)           0.354     7.184    U4/DI[0]
    SLICE_X29Y44         LUT6 (Prop_lut6_I0_O)        0.105     7.289 r  U4/total_money3__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.289    U6/total_money[6]_i_3_0[0]
    SLICE_X29Y44         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207     7.496 f  U6/total_money3__0_carry__0/O[0]
                         net (fo=11, routed)          0.817     8.313    U6/total_money3__0[4]
    SLICE_X34Y43         LUT5 (Prop_lut5_I4_O)        0.249     8.562 r  U6/recharge_auto3_carry__0_i_5/O
                         net (fo=3, routed)           0.626     9.189    U7/recharge_auto3_carry__0
    SLICE_X27Y43         LUT3 (Prop_lut3_I1_O)        0.105     9.294 r  U7/recharge_auto3_carry__0_i_3/O
                         net (fo=1, routed)           0.000     9.294    U6/recharge_auto[6]_i_3[0]
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.530     9.824 r  U6/recharge_auto3_carry__0/O[3]
                         net (fo=6, routed)           0.684    10.508    U7/recharge_auto30_out[7]
    SLICE_X27Y44         LUT5 (Prop_lut5_I1_O)        0.257    10.765 r  U7/recharge_auto[14]_i_5/O
                         net (fo=4, routed)           0.705    11.469    U7/pay_auto_coin_reg[3]_3
    SLICE_X28Y44         LUT6 (Prop_lut6_I0_O)        0.105    11.574 r  U7/recharge_auto[14]_i_4/O
                         net (fo=8, routed)           0.372    11.947    U6/recharge_auto_reg[14]_1
    SLICE_X32Y43         LUT5 (Prop_lut5_I1_O)        0.105    12.052 r  U6/recharge_auto[10]_i_1/O
                         net (fo=1, routed)           0.000    12.052    U6/recharge_auto[10]_i_1_n_0
    SLICE_X32Y43         FDSE                                         r  U6/recharge_auto_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.409    24.516    U6/CLK
    SLICE_X32Y43         FDSE                                         r  U6/recharge_auto_reg[10]/C
                         clock pessimism              0.232    24.748    
                         clock uncertainty           -0.035    24.712    
    SLICE_X32Y43         FDSE (Setup_fdse_C_D)        0.032    24.744    U6/recharge_auto_reg[10]
  -------------------------------------------------------------------
                         required time                         24.744    
                         arrival time                         -12.052    
  -------------------------------------------------------------------
                         slack                                 12.693    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 U1/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.186ns (69.053%)  route 0.083ns (30.947%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.130ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.631     1.609    U1/CLK
    SLICE_X48Y48         FDRE                                         r  U1/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDRE (Prop_fdre_C_Q)         0.141     1.750 f  U1/count_reg[2]/Q
                         net (fo=7, routed)           0.083     1.834    U1/count_reg[2]
    SLICE_X49Y48         LUT6 (Prop_lut6_I5_O)        0.045     1.879 r  U1/count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.879    U1/p_0_in[1]
    SLICE_X49Y48         FDRE                                         r  U1/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.906     2.130    U1/CLK
    SLICE_X49Y48         FDRE                                         r  U1/count_reg[1]/C
                         clock pessimism             -0.508     1.622    
    SLICE_X49Y48         FDRE (Hold_fdre_C_D)         0.092     1.714    U1/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 U7/counter_reg[1][14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U7/counter_reg[1][16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.373ns (74.995%)  route 0.124ns (25.005%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.637     1.615    U7/CLK
    SLICE_X30Y49         FDRE                                         r  U7/counter_reg[1][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.164     1.779 r  U7/counter_reg[1][14]/Q
                         net (fo=2, routed)           0.124     1.903    U7/counter_reg[1]_0[14]
    SLICE_X30Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.059 r  U7/counter_reg[1][12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.060    U7/counter_reg[1][12]_i_1_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.113 r  U7/counter_reg[1][16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.113    U7/counter_reg[1][16]_i_1_n_7
    SLICE_X30Y50         FDRE                                         r  U7/counter_reg[1][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.841     2.065    U7/CLK
    SLICE_X30Y50         FDRE                                         r  U7/counter_reg[1][16]/C
                         clock pessimism             -0.251     1.814    
    SLICE_X30Y50         FDRE (Hold_fdre_C_D)         0.134     1.948    U7/counter_reg[1][16]
  -------------------------------------------------------------------
                         required time                         -1.948    
                         arrival time                           2.113    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 U1/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.186ns (68.797%)  route 0.084ns (31.203%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.130ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.631     1.609    U1/CLK
    SLICE_X48Y48         FDRE                                         r  U1/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDRE (Prop_fdre_C_Q)         0.141     1.750 f  U1/count_reg[2]/Q
                         net (fo=7, routed)           0.084     1.835    U1/count_reg[2]
    SLICE_X49Y48         LUT6 (Prop_lut6_I5_O)        0.045     1.880 r  U1/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.880    U1/p_0_in[0]
    SLICE_X49Y48         FDRE                                         r  U1/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.906     2.130    U1/CLK
    SLICE_X49Y48         FDRE                                         r  U1/count_reg[0]/C
                         clock pessimism             -0.508     1.622    
    SLICE_X49Y48         FDRE (Hold_fdre_C_D)         0.091     1.713    U1/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 U7/counter_reg[1][14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U7/counter_reg[1][18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.386ns (75.632%)  route 0.124ns (24.368%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.637     1.615    U7/CLK
    SLICE_X30Y49         FDRE                                         r  U7/counter_reg[1][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.164     1.779 r  U7/counter_reg[1][14]/Q
                         net (fo=2, routed)           0.124     1.903    U7/counter_reg[1]_0[14]
    SLICE_X30Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.059 r  U7/counter_reg[1][12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.060    U7/counter_reg[1][12]_i_1_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.126 r  U7/counter_reg[1][16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.126    U7/counter_reg[1][16]_i_1_n_5
    SLICE_X30Y50         FDRE                                         r  U7/counter_reg[1][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.841     2.065    U7/CLK
    SLICE_X30Y50         FDRE                                         r  U7/counter_reg[1][18]/C
                         clock pessimism             -0.251     1.814    
    SLICE_X30Y50         FDRE (Hold_fdre_C_D)         0.134     1.948    U7/counter_reg[1][18]
  -------------------------------------------------------------------
                         required time                         -1.948    
                         arrival time                           2.126    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 U1/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.519%)  route 0.098ns (34.481%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.130ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.631     1.609    U1/CLK
    SLICE_X49Y48         FDRE                                         r  U1/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y48         FDRE (Prop_fdre_C_Q)         0.141     1.750 r  U1/count_reg[1]/Q
                         net (fo=7, routed)           0.098     1.848    U1/count_reg[1]
    SLICE_X48Y48         LUT5 (Prop_lut5_I3_O)        0.045     1.893 r  U1/count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.893    U1/p_0_in[2]
    SLICE_X48Y48         FDRE                                         r  U1/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.906     2.130    U1/CLK
    SLICE_X48Y48         FDRE                                         r  U1/count_reg[2]/C
                         clock pessimism             -0.508     1.622    
    SLICE_X48Y48         FDRE (Hold_fdre_C_D)         0.092     1.714    U1/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 U7/counter_reg[2][14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U7/counter_reg[2][16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.355ns (73.205%)  route 0.130ns (26.795%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.615ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.637     1.615    U7/CLK
    SLICE_X32Y49         FDRE                                         r  U7/counter_reg[2][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     1.756 r  U7/counter_reg[2][14]/Q
                         net (fo=2, routed)           0.129     1.886    U7/counter_reg[2]_1[14]
    SLICE_X32Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     2.046 r  U7/counter_reg[2][12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.046    U7/counter_reg[2][12]_i_1_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.100 r  U7/counter_reg[2][16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.100    U7/counter_reg[2][16]_i_1_n_7
    SLICE_X32Y50         FDRE                                         r  U7/counter_reg[2][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.841     2.065    U7/CLK
    SLICE_X32Y50         FDRE                                         r  U7/counter_reg[2][16]/C
                         clock pessimism             -0.251     1.814    
    SLICE_X32Y50         FDRE (Hold_fdre_C_D)         0.105     1.919    U7/counter_reg[2][16]
  -------------------------------------------------------------------
                         required time                         -1.919    
                         arrival time                           2.100    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 U1/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.485%)  route 0.102ns (35.515%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.130ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.631     1.609    U1/CLK
    SLICE_X48Y48         FDRE                                         r  U1/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDRE (Prop_fdre_C_Q)         0.141     1.750 r  U1/count_reg[3]/Q
                         net (fo=6, routed)           0.102     1.853    U1/count_reg[3]
    SLICE_X49Y48         LUT6 (Prop_lut6_I4_O)        0.045     1.898 r  U1/count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.898    U1/p_0_in[4]
    SLICE_X49Y48         FDRE                                         r  U1/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.906     2.130    U1/CLK
    SLICE_X49Y48         FDRE                                         r  U1/count_reg[4]/C
                         clock pessimism             -0.508     1.622    
    SLICE_X49Y48         FDRE (Hold_fdre_C_D)         0.092     1.714    U1/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 U1/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.186ns (63.822%)  route 0.105ns (36.178%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.130ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.631     1.609    U1/CLK
    SLICE_X48Y48         FDRE                                         r  U1/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDRE (Prop_fdre_C_Q)         0.141     1.750 r  U1/count_reg[3]/Q
                         net (fo=6, routed)           0.105     1.856    U1/count_reg[3]
    SLICE_X49Y48         LUT6 (Prop_lut6_I4_O)        0.045     1.901 r  U1/count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.901    U1/p_0_in[5]
    SLICE_X49Y48         FDRE                                         r  U1/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.906     2.130    U1/CLK
    SLICE_X49Y48         FDRE                                         r  U1/count_reg[5]/C
                         clock pessimism             -0.508     1.622    
    SLICE_X49Y48         FDRE (Hold_fdre_C_D)         0.092     1.714    U1/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 U1/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.109%)  route 0.109ns (36.891%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.130ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.631     1.609    U1/CLK
    SLICE_X49Y48         FDRE                                         r  U1/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y48         FDRE (Prop_fdre_C_Q)         0.141     1.750 f  U1/count_reg[4]/Q
                         net (fo=7, routed)           0.109     1.859    U1/count_reg[4]
    SLICE_X48Y48         LUT6 (Prop_lut6_I1_O)        0.045     1.904 r  U1/count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.904    U1/p_0_in[3]
    SLICE_X48Y48         FDRE                                         r  U1/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.906     2.130    U1/CLK
    SLICE_X48Y48         FDRE                                         r  U1/count_reg[3]/C
                         clock pessimism             -0.508     1.622    
    SLICE_X48Y48         FDRE (Hold_fdre_C_D)         0.092     1.714    U1/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 U1/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/clk_500khz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.149%)  route 0.109ns (36.851%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.130ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.631     1.609    U1/CLK
    SLICE_X49Y48         FDRE                                         r  U1/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y48         FDRE (Prop_fdre_C_Q)         0.141     1.750 r  U1/count_reg[4]/Q
                         net (fo=7, routed)           0.109     1.859    U1/count_reg[4]
    SLICE_X48Y48         LUT6 (Prop_lut6_I0_O)        0.045     1.904 r  U1/clk_500khz_i_1/O
                         net (fo=1, routed)           0.000     1.904    U1/clk_500khz_i_1_n_0
    SLICE_X48Y48         FDRE                                         r  U1/clk_500khz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.906     2.130    U1/CLK
    SLICE_X48Y48         FDRE                                         r  U1/clk_500khz_reg/C
                         clock pessimism             -0.508     1.622    
    SLICE_X48Y48         FDRE (Hold_fdre_C_D)         0.091     1.713    U1/clk_500khz_reg
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.191    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         20.000      18.408     BUFGCTRL_X0Y0  sys_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X48Y48   U1/clk_500khz_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X49Y48   U1/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X49Y48   U1/count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X48Y48   U1/count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X48Y48   U1/count_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X49Y48   U1/count_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X49Y48   U1/count_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X23Y45   U3/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X24Y47   U3/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X48Y48   U1/clk_500khz_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X48Y48   U1/clk_500khz_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X49Y48   U1/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X49Y48   U1/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X49Y48   U1/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X49Y48   U1/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X48Y48   U1/count_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X48Y48   U1/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X48Y48   U1/count_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X48Y48   U1/count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X48Y48   U1/clk_500khz_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X48Y48   U1/clk_500khz_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X49Y48   U1/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X49Y48   U1/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X49Y48   U1/count_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X49Y48   U1/count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X48Y48   U1/count_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X48Y48   U1/count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X48Y48   U1/count_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X48Y48   U1/count_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           190 Endpoints
Min Delay           190 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U2/end_station_value_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U4/price_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.070ns  (logic 1.759ns (11.672%)  route 13.311ns (88.328%))
  Logic Levels:           10  (FDRE=1 LUT3=2 LUT4=2 LUT5=3 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDRE                         0.000     0.000 r  U2/end_station_value_reg[5]/C
    SLICE_X30Y38         FDRE (Prop_fdre_C_Q)         0.437     0.437 f  U2/end_station_value_reg[5]/Q
                         net (fo=18, routed)          1.215     1.652    U2/end_station_value[5]
    SLICE_X30Y31         LUT5 (Prop_lut5_I2_O)        0.116     1.768 r  U2/price_reg[3]_i_338/O
                         net (fo=103, routed)         2.137     3.905    U2/price_reg[3]_i_338_n_0
    SLICE_X22Y19         LUT4 (Prop_lut4_I0_O)        0.302     4.207 f  U2/price_reg[3]_i_344/O
                         net (fo=93, routed)          3.751     7.958    U2/U4/p_0_in57_in
    SLICE_X42Y21         LUT3 (Prop_lut3_I0_O)        0.274     8.232 r  U2/price_reg[3]_i_1450/O
                         net (fo=2, routed)           0.795     9.027    U2/price_reg[3]_i_1450_n_0
    SLICE_X44Y24         LUT5 (Prop_lut5_I2_O)        0.105     9.132 f  U2/price_reg[3]_i_587/O
                         net (fo=2, routed)           0.865     9.997    U2/price_reg[3]_i_587_n_0
    SLICE_X46Y24         LUT6 (Prop_lut6_I4_O)        0.105    10.102 f  U2/price_reg[3]_i_138/O
                         net (fo=5, routed)           0.844    10.946    U2/price_reg[3]_i_138_n_0
    SLICE_X39Y25         LUT3 (Prop_lut3_I0_O)        0.105    11.051 f  U2/price_reg[2]_i_41/O
                         net (fo=5, routed)           0.711    11.761    U2/price_reg[2]_i_41_n_0
    SLICE_X37Y25         LUT5 (Prop_lut5_I2_O)        0.105    11.866 f  U2/price_reg[2]_i_9/O
                         net (fo=4, routed)           1.219    13.085    U2/price_reg[2]_i_9_n_0
    SLICE_X34Y15         LUT6 (Prop_lut6_I1_O)        0.105    13.190 f  U2/price_reg[3]_i_6/O
                         net (fo=1, routed)           1.122    14.312    U2/price_reg[3]_i_6_n_0
    SLICE_X31Y25         LUT4 (Prop_lut4_I2_O)        0.105    14.417 r  U2/price_reg[3]_i_1/O
                         net (fo=1, routed)           0.653    15.070    U4/refer_money_reg[5][3]
    SLICE_X28Y32         LDCE                                         r  U4/price_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/end_station_value_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U4/price_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.732ns  (logic 1.733ns (11.763%)  route 12.999ns (88.237%))
  Logic Levels:           10  (FDRE=1 LUT3=1 LUT4=3 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDRE                         0.000     0.000 r  U2/end_station_value_reg[5]/C
    SLICE_X30Y38         FDRE (Prop_fdre_C_Q)         0.437     0.437 r  U2/end_station_value_reg[5]/Q
                         net (fo=18, routed)          1.215     1.652    U2/end_station_value[5]
    SLICE_X30Y31         LUT5 (Prop_lut5_I0_O)        0.105     1.757 r  U2/price_reg[2]_i_96/O
                         net (fo=200, routed)         0.946     2.703    U2/price_reg[2]_i_96_n_0
    SLICE_X40Y20         LUT4 (Prop_lut4_I0_O)        0.110     2.813 f  U2/price_reg[3]_i_383/O
                         net (fo=101, routed)         5.699     8.513    U2/U4/p_0_in85_in
    SLICE_X40Y9          LUT4 (Prop_lut4_I0_O)        0.289     8.802 r  U2/price_reg[1]_i_311/O
                         net (fo=1, routed)           0.235     9.036    U2/price_reg[1]_i_311_n_0
    SLICE_X38Y9          LUT6 (Prop_lut6_I5_O)        0.267     9.303 r  U2/price_reg[1]_i_96/O
                         net (fo=4, routed)           0.858    10.161    U2/price_reg[1]_i_96_n_0
    SLICE_X36Y9          LUT6 (Prop_lut6_I5_O)        0.105    10.266 f  U2/price_reg[1]_i_101/O
                         net (fo=6, routed)           0.858    11.124    U2/price_reg[1]_i_101_n_0
    SLICE_X32Y11         LUT3 (Prop_lut3_I0_O)        0.105    11.229 r  U2/price_reg[1]_i_28/O
                         net (fo=3, routed)           0.529    11.758    U2/price_reg[1]_i_28_n_0
    SLICE_X37Y11         LUT4 (Prop_lut4_I1_O)        0.105    11.863 f  U2/price_reg[3]_i_35/O
                         net (fo=4, routed)           0.919    12.782    U2/price_reg[3]_i_35_n_0
    SLICE_X30Y14         LUT6 (Prop_lut6_I1_O)        0.105    12.887 f  U2/price_reg[2]_i_8/O
                         net (fo=1, routed)           1.332    14.219    U2/price_reg[2]_i_8_n_0
    SLICE_X27Y33         LUT6 (Prop_lut6_I4_O)        0.105    14.324 r  U2/price_reg[2]_i_1/O
                         net (fo=1, routed)           0.408    14.732    U4/refer_money_reg[5][2]
    SLICE_X27Y35         LDCE                                         r  U4/price_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/end_station_value_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U4/price_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.516ns  (logic 1.554ns (10.706%)  route 12.962ns (89.295%))
  Logic Levels:           10  (FDRE=1 LUT4=1 LUT5=2 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDRE                         0.000     0.000 r  U2/end_station_value_reg[7]/C
    SLICE_X30Y38         FDRE (Prop_fdre_C_Q)         0.437     0.437 f  U2/end_station_value_reg[7]/Q
                         net (fo=18, routed)          1.262     1.699    U2/end_station_value[7]
    SLICE_X29Y33         LUT5 (Prop_lut5_I2_O)        0.105     1.804 f  U2/price_reg[2]_i_11/O
                         net (fo=143, routed)         0.942     2.746    U2/price_reg[2]_i_11_n_0
    SLICE_X22Y19         LUT4 (Prop_lut4_I0_O)        0.105     2.851 r  U2/price_reg[2]_i_69/O
                         net (fo=101, routed)         4.537     7.388    U2/U4/p_0_in111_in
    SLICE_X24Y2          LUT5 (Prop_lut5_I4_O)        0.115     7.503 f  U2/price_reg[3]_i_676/O
                         net (fo=2, routed)           0.518     8.020    U2/price_reg[3]_i_676_n_0
    SLICE_X24Y3          LUT6 (Prop_lut6_I4_O)        0.267     8.287 f  U2/price_reg[3]_i_178/O
                         net (fo=6, routed)           1.467     9.755    U2/price_reg[3]_i_178_n_0
    SLICE_X17Y7          LUT6 (Prop_lut6_I4_O)        0.105     9.860 f  U2/price_reg[3]_i_39/O
                         net (fo=6, routed)           0.837    10.697    U2/price_reg[3]_i_39_n_0
    SLICE_X20Y9          LUT6 (Prop_lut6_I1_O)        0.105    10.802 f  U2/price_reg[3]_i_32/O
                         net (fo=5, routed)           1.395    12.197    U2/price_reg[3]_i_32_n_0
    SLICE_X39Y12         LUT6 (Prop_lut6_I5_O)        0.105    12.302 r  U2/price_reg[1]_i_16/O
                         net (fo=1, routed)           0.415    12.717    U2/price_reg[1]_i_16_n_0
    SLICE_X38Y12         LUT6 (Prop_lut6_I2_O)        0.105    12.822 f  U2/price_reg[1]_i_5/O
                         net (fo=1, routed)           0.634    13.455    U2/price_reg[1]_i_5_n_0
    SLICE_X35Y12         LUT6 (Prop_lut6_I2_O)        0.105    13.560 r  U2/price_reg[1]_i_1/O
                         net (fo=1, routed)           0.955    14.516    U4/refer_money_reg[5][1]
    SLICE_X28Y34         LDCE                                         r  U4/price_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/end_station_value_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U4/price_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.303ns  (logic 1.733ns (12.116%)  route 12.570ns (87.884%))
  Logic Levels:           10  (FDRE=1 LUT3=1 LUT4=3 LUT5=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDRE                         0.000     0.000 r  U2/end_station_value_reg[5]/C
    SLICE_X30Y38         FDRE (Prop_fdre_C_Q)         0.437     0.437 r  U2/end_station_value_reg[5]/Q
                         net (fo=18, routed)          1.215     1.652    U2/end_station_value[5]
    SLICE_X30Y31         LUT5 (Prop_lut5_I0_O)        0.105     1.757 r  U2/price_reg[2]_i_96/O
                         net (fo=200, routed)         0.946     2.703    U2/price_reg[2]_i_96_n_0
    SLICE_X40Y20         LUT4 (Prop_lut4_I0_O)        0.110     2.813 f  U2/price_reg[3]_i_383/O
                         net (fo=101, routed)         5.699     8.513    U2/U4/p_0_in85_in
    SLICE_X40Y9          LUT4 (Prop_lut4_I0_O)        0.289     8.802 r  U2/price_reg[1]_i_311/O
                         net (fo=1, routed)           0.235     9.036    U2/price_reg[1]_i_311_n_0
    SLICE_X38Y9          LUT6 (Prop_lut6_I5_O)        0.267     9.303 r  U2/price_reg[1]_i_96/O
                         net (fo=4, routed)           0.858    10.161    U2/price_reg[1]_i_96_n_0
    SLICE_X36Y9          LUT6 (Prop_lut6_I5_O)        0.105    10.266 f  U2/price_reg[1]_i_101/O
                         net (fo=6, routed)           0.858    11.124    U2/price_reg[1]_i_101_n_0
    SLICE_X32Y11         LUT3 (Prop_lut3_I0_O)        0.105    11.229 r  U2/price_reg[1]_i_28/O
                         net (fo=3, routed)           0.529    11.758    U2/price_reg[1]_i_28_n_0
    SLICE_X37Y11         LUT4 (Prop_lut4_I1_O)        0.105    11.863 f  U2/price_reg[3]_i_35/O
                         net (fo=4, routed)           0.625    12.488    U2/price_reg[3]_i_35_n_0
    SLICE_X21Y12         LUT6 (Prop_lut6_I5_O)        0.105    12.593 r  U2/price_reg[0]_i_8/O
                         net (fo=1, routed)           1.319    13.912    U2/price_reg[0]_i_8_n_0
    SLICE_X27Y33         LUT6 (Prop_lut6_I4_O)        0.105    14.017 r  U2/price_reg[0]_i_1/O
                         net (fo=1, routed)           0.286    14.303    U4/refer_money_reg[5][0]
    SLICE_X27Y33         LDCE                                         r  U4/price_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/end_station_value_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U4/price_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.640ns  (logic 1.622ns (11.892%)  route 12.018ns (88.108%))
  Logic Levels:           9  (FDRE=1 LUT4=1 LUT5=2 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         FDRE                         0.000     0.000 r  U2/end_station_value_reg[5]/C
    SLICE_X30Y38         FDRE (Prop_fdre_C_Q)         0.437     0.437 r  U2/end_station_value_reg[5]/Q
                         net (fo=18, routed)          1.221     1.658    U2/end_station_value[5]
    SLICE_X30Y31         LUT5 (Prop_lut5_I0_O)        0.115     1.773 r  U2/price_reg[2]_i_71/O
                         net (fo=108, routed)         1.197     2.970    U2/price_reg[2]_i_71_n_0
    SLICE_X41Y22         LUT4 (Prop_lut4_I0_O)        0.278     3.248 f  U2/price_reg[3]_i_324/O
                         net (fo=91, routed)          6.182     9.430    U2/U4/p_0_in65_in
    SLICE_X18Y38         LUT6 (Prop_lut6_I1_O)        0.267     9.697 f  U2/price_reg[3]_i_2244/O
                         net (fo=1, routed)           0.243     9.940    U2/price_reg[3]_i_2244_n_0
    SLICE_X18Y36         LUT6 (Prop_lut6_I4_O)        0.105    10.045 f  U2/price_reg[3]_i_1379/O
                         net (fo=1, routed)           0.577    10.622    U2/price_reg[3]_i_1379_n_0
    SLICE_X18Y34         LUT6 (Prop_lut6_I0_O)        0.105    10.727 f  U2/price_reg[3]_i_504/O
                         net (fo=1, routed)           0.755    11.482    U2/price_reg[3]_i_504_n_0
    SLICE_X18Y37         LUT6 (Prop_lut6_I5_O)        0.105    11.587 f  U2/price_reg[3]_i_106/O
                         net (fo=1, routed)           0.466    12.053    U2/price_reg[3]_i_106_n_0
    SLICE_X18Y36         LUT5 (Prop_lut5_I4_O)        0.105    12.158 f  U2/price_reg[3]_i_19/O
                         net (fo=1, routed)           0.830    12.987    U2/price_reg[3]_i_19_n_0
    SLICE_X18Y31         LUT6 (Prop_lut6_I5_O)        0.105    13.092 f  U2/price_reg[3]_i_3/O
                         net (fo=1, routed)           0.547    13.640    U4/AR[3]
    SLICE_X28Y32         LDCE                                         f  U4/price_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/col_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            col[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.625ns  (logic 3.708ns (48.632%)  route 3.917ns (51.368%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE                         0.000     0.000 r  U1/col_reg[0]_lopt_replica/C
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  U1/col_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           3.917     4.296    lopt
    V2                   OBUF (Prop_obuf_I_O)         3.329     7.625 r  col_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.625    col[0]
    V2                                                                r  col[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/col_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            col[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.590ns  (logic 3.706ns (48.827%)  route 3.884ns (51.173%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE                         0.000     0.000 r  U1/col_reg[2]_lopt_replica/C
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  U1/col_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           3.884     4.263    lopt_2
    R2                   OBUF (Prop_obuf_I_O)         3.327     7.590 r  col_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.590    col[2]
    R2                                                                r  col[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/col_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            col[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.571ns  (logic 3.707ns (48.955%)  route 3.865ns (51.045%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE                         0.000     0.000 r  U1/col_reg[1]_lopt_replica/C
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  U1/col_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           3.865     4.244    lopt_1
    R3                   OBUF (Prop_obuf_I_O)         3.328     7.571 r  col_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.571    col[1]
    R3                                                                r  col[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/col_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            col[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.458ns  (logic 3.722ns (49.910%)  route 3.736ns (50.090%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE                         0.000     0.000 r  U1/col_reg[3]_lopt_replica/C
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  U1/col_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           3.736     4.115    lopt_3
    W2                   OBUF (Prop_obuf_I_O)         3.343     7.458 r  col_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.458    col[3]
    W2                                                                r  col[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 row[2]
                            (input port)
  Destination:            U1/col_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.253ns  (logic 1.668ns (22.998%)  route 5.585ns (77.002%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  row[2] (IN)
                         net (fo=0)                   0.000     0.000    row[2]
    U1                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  row_IBUF[2]_inst/O
                         net (fo=7, routed)           4.214     5.673    U1/row_IBUF[2]
    SLICE_X36Y46         LUT4 (Prop_lut4_I2_O)        0.105     5.778 f  U1/FSM_onehot_state[5]_i_3/O
                         net (fo=7, routed)           0.751     6.528    U1/FSM_onehot_state[5]_i_3_n_0
    SLICE_X37Y46         LUT5 (Prop_lut5_I1_O)        0.105     6.633 r  U1/col[3]_i_1/O
                         net (fo=8, routed)           0.620     7.253    U1/col[3]_i_1_n_0
    SLICE_X37Y46         FDRE                                         r  U1/col_reg[0]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U1/col_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/col_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.141ns (58.643%)  route 0.099ns (41.357%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE                         0.000     0.000 r  U1/col_reg[1]/C
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1/col_reg[1]/Q
                         net (fo=1, routed)           0.099     0.240    U1/col_reg[3]_0[1]
    SLICE_X35Y46         FDRE                                         r  U1/col_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/col_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/col_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.141ns (58.643%)  route 0.099ns (41.357%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE                         0.000     0.000 r  U1/col_reg[3]/C
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1/col_reg[3]/Q
                         net (fo=1, routed)           0.099     0.240    U1/col_reg[3]_0[3]
    SLICE_X35Y46         FDRE                                         r  U1/col_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/col_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/col_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.141ns (48.352%)  route 0.151ns (51.648%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE                         0.000     0.000 r  U1/col_reg[0]/C
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1/col_reg[0]/Q
                         net (fo=1, routed)           0.151     0.292    U1/col_reg[3]_0[0]
    SLICE_X35Y46         FDRE                                         r  U1/col_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/col_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/col_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.141ns (48.352%)  route 0.151ns (51.648%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE                         0.000     0.000 r  U1/col_reg[2]/C
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1/col_reg[2]/Q
                         net (fo=1, routed)           0.151     0.292    U1/col_reg[3]_0[2]
    SLICE_X35Y46         FDRE                                         r  U1/col_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/key_flag_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.186ns (59.392%)  route 0.127ns (40.608%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE                         0.000     0.000 r  U1/FSM_onehot_state_reg[5]/C
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1/FSM_onehot_state_reg[5]/Q
                         net (fo=5, routed)           0.127     0.268    U1/FSM_onehot_state_reg_n_0_[5]
    SLICE_X35Y47         LUT4 (Prop_lut4_I2_O)        0.045     0.313 r  U1/key_flag_i_1/O
                         net (fo=1, routed)           0.000     0.313    U1/key_flag_i_1_n_0
    SLICE_X35Y47         FDRE                                         r  U1/key_flag_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/start_one_unit_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U2/start_station_value_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.249ns (78.248%)  route 0.069ns (21.752%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37         FDRE                         0.000     0.000 r  U2/start_one_unit_reg[3]/C
    SLICE_X30Y37         FDRE (Prop_fdre_C_Q)         0.151     0.151 r  U2/start_one_unit_reg[3]/Q
                         net (fo=2, routed)           0.069     0.220    U1/start_station_value_reg[3][2]
    SLICE_X30Y37         LUT6 (Prop_lut6_I3_O)        0.098     0.318 r  U1/start_station_value[3]_i_1/O
                         net (fo=1, routed)           0.000     0.318    U2/start_station_value_reg[7]_0[2]
    SLICE_X30Y37         FDRE                                         r  U2/start_station_value_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/FSM_onehot_state_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.186ns (54.640%)  route 0.154ns (45.360%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE                         0.000     0.000 r  U1/FSM_onehot_state_reg[2]/C
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1/FSM_onehot_state_reg[2]/Q
                         net (fo=7, routed)           0.154     0.295    U1/FSM_onehot_state_reg_n_0_[2]
    SLICE_X36Y47         LUT6 (Prop_lut6_I1_O)        0.045     0.340 r  U1/FSM_onehot_state[5]_i_2/O
                         net (fo=1, routed)           0.000     0.340    U1/FSM_onehot_state[5]_i_2_n_0
    SLICE_X36Y47         FDRE                                         r  U1/FSM_onehot_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/FSM_onehot_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.186ns (51.106%)  route 0.178ns (48.894%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE                         0.000     0.000 r  U1/FSM_onehot_state_reg[1]/C
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1/FSM_onehot_state_reg[1]/Q
                         net (fo=7, routed)           0.178     0.319    U1/FSM_onehot_state_reg_n_0_[1]
    SLICE_X36Y47         LUT5 (Prop_lut5_I0_O)        0.045     0.364 r  U1/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.364    U1/FSM_onehot_state[2]_i_1_n_0
    SLICE_X36Y47         FDRE                                         r  U1/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U7/pay_auto_coin_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U7/pay_auto_coin_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.805%)  route 0.180ns (49.195%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y43         FDRE                         0.000     0.000 r  U7/pay_auto_coin_reg[3]/C
    SLICE_X23Y43         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U7/pay_auto_coin_reg[3]/Q
                         net (fo=18, routed)          0.180     0.321    U7/pay_auto_coin_reg[7]_0[3]
    SLICE_X22Y42         LUT6 (Prop_lut6_I5_O)        0.045     0.366 r  U7/pay_auto_coin[5]_i_1/O
                         net (fo=1, routed)           0.000     0.366    U7/p_0_in__3[5]
    SLICE_X22Y42         FDRE                                         r  U7/pay_auto_coin_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/end_one_unit_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U2/end_one_unit_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.191ns (51.806%)  route 0.178ns (48.194%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y40         FDRE                         0.000     0.000 r  U2/end_one_unit_reg[2]/C
    SLICE_X32Y40         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  U2/end_one_unit_reg[2]/Q
                         net (fo=2, routed)           0.178     0.324    U2/end_one_unit_reg_n_0_[2]
    SLICE_X32Y40         LUT6 (Prop_lut6_I5_O)        0.045     0.369 r  U2/end_one_unit[2]_i_1/O
                         net (fo=1, routed)           0.000     0.369    U2/end_one_unit[2]_i_1_n_0
    SLICE_X32Y40         FDRE                                         r  U2/end_one_unit_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk
  To Clock:  

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U5/led_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.113ns  (logic 3.683ns (51.783%)  route 3.430ns (48.217%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.531     4.797    U5/CLK
    SLICE_X25Y49         FDRE                                         r  U5/led_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y49         FDRE (Prop_fdre_C_Q)         0.379     5.176 r  U5/led_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           3.430     8.606    lopt_5
    V7                   OBUF (Prop_obuf_I_O)         3.304    11.910 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.910    led[2]
    V7                                                                r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/led_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.035ns  (logic 3.681ns (52.329%)  route 3.353ns (47.671%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.531     4.797    U5/CLK
    SLICE_X24Y49         FDRE                                         r  U5/led_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y49         FDRE (Prop_fdre_C_Q)         0.379     5.176 r  U5/led_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           3.353     8.529    lopt_6
    W7                   OBUF (Prop_obuf_I_O)         3.302    11.831 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.831    led[3]
    W7                                                                r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/led_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.947ns  (logic 3.694ns (53.168%)  route 3.254ns (46.832%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.531     4.797    U5/CLK
    SLICE_X25Y49         FDRE                                         r  U5/led_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y49         FDRE (Prop_fdre_C_Q)         0.379     5.176 r  U5/led_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           3.254     8.429    lopt_4
    AA6                  OBUF (Prop_obuf_I_O)         3.315    11.744 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.744    led[1]
    AA6                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/led_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.612ns  (logic 3.709ns (56.087%)  route 2.904ns (43.913%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.531     4.797    U5/CLK
    SLICE_X24Y49         FDRE                                         r  U5/led_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y49         FDRE (Prop_fdre_C_Q)         0.379     5.176 r  U5/led_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           2.904     8.079    lopt_7
    AB7                  OBUF (Prop_obuf_I_O)         3.330    11.409 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.409    led[4]
    AB7                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/seg_sel_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_sel[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.487ns  (logic 3.729ns (57.474%)  route 2.759ns (42.526%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.531     4.797    U3/CLK
    SLICE_X26Y48         FDRE                                         r  U3/seg_sel_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y48         FDRE (Prop_fdre_C_Q)         0.379     5.176 r  U3/seg_sel_reg[7]/Q
                         net (fo=1, routed)           2.759     7.935    seg_sel_OBUF[7]
    Y19                  OBUF (Prop_obuf_I_O)         3.350    11.284 r  seg_sel_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.284    seg_sel[7]
    Y19                                                               r  seg_sel[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/seg_sel_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_sel[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.411ns  (logic 3.826ns (59.675%)  route 2.585ns (40.325%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.531     4.797    U3/CLK
    SLICE_X26Y48         FDRE                                         r  U3/seg_sel_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y48         FDRE (Prop_fdre_C_Q)         0.348     5.145 r  U3/seg_sel_reg[6]/Q
                         net (fo=1, routed)           2.585     7.730    seg_sel_OBUF[6]
    V18                  OBUF (Prop_obuf_I_O)         3.478    11.208 r  seg_sel_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.208    seg_sel[6]
    V18                                                               r  seg_sel[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/seg_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_value[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.408ns  (logic 3.724ns (58.119%)  route 2.684ns (41.881%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.529     4.795    U3/CLK
    SLICE_X31Y44         FDRE                                         r  U3/seg_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.379     5.174 r  U3/seg_value_reg[0]/Q
                         net (fo=1, routed)           2.684     7.858    seg_value_OBUF[0]
    AB18                 OBUF (Prop_obuf_I_O)         3.345    11.203 r  seg_value_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.203    seg_value[0]
    AB18                                                              r  seg_value[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/seg_sel_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_sel[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.402ns  (logic 3.831ns (59.847%)  route 2.570ns (40.153%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.531     4.797    U3/CLK
    SLICE_X26Y48         FDRE                                         r  U3/seg_sel_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y48         FDRE (Prop_fdre_C_Q)         0.348     5.145 r  U3/seg_sel_reg[3]/Q
                         net (fo=1, routed)           2.570     7.715    seg_sel_OBUF[3]
    AB20                 OBUF (Prop_obuf_I_O)         3.483    11.199 r  seg_sel_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.199    seg_sel[3]
    AB20                                                              r  seg_sel[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/seg_sel_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_sel[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.381ns  (logic 3.835ns (60.095%)  route 2.546ns (39.905%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.531     4.797    U3/CLK
    SLICE_X26Y48         FDRE                                         r  U3/seg_sel_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y48         FDRE (Prop_fdre_C_Q)         0.348     5.145 r  U3/seg_sel_reg[4]/Q
                         net (fo=1, routed)           2.546     7.691    seg_sel_OBUF[4]
    AA19                 OBUF (Prop_obuf_I_O)         3.487    11.177 r  seg_sel_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.177    seg_sel[4]
    AA19                                                              r  seg_sel[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/seg_sel_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_sel[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.322ns  (logic 3.714ns (58.745%)  route 2.608ns (41.255%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.531     4.797    U3/CLK
    SLICE_X26Y48         FDRE                                         r  U3/seg_sel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y48         FDRE (Prop_fdre_C_Q)         0.379     5.176 r  U3/seg_sel_reg[2]/Q
                         net (fo=1, routed)           2.608     7.784    seg_sel_OBUF[2]
    V17                  OBUF (Prop_obuf_I_O)         3.335    11.119 r  seg_sel_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.119    seg_sel[2]
    V17                                                               r  seg_sel[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U3/seg_sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_sel[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.302ns  (logic 1.432ns (62.201%)  route 0.870ns (37.799%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.638     1.616    U3/CLK
    SLICE_X26Y48         FDRE                                         r  U3/seg_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y48         FDRE (Prop_fdre_C_Q)         0.141     1.757 r  U3/seg_sel_reg[1]/Q
                         net (fo=1, routed)           0.870     2.628    seg_sel_OBUF[1]
    W17                  OBUF (Prop_obuf_I_O)         1.291     3.918 r  seg_sel_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.918    seg_sel[1]
    W17                                                               r  seg_sel[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/seg_value_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_value[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.319ns  (logic 1.381ns (59.544%)  route 0.938ns (40.456%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.635     1.613    U3/CLK
    SLICE_X29Y42         FDRE                                         r  U3/seg_value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDRE (Prop_fdre_C_Q)         0.141     1.754 r  U3/seg_value_reg[5]/Q
                         net (fo=1, routed)           0.938     2.693    seg_value_OBUF[5]
    R18                  OBUF (Prop_obuf_I_O)         1.240     3.933 r  seg_value_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.933    seg_value[5]
    R18                                                               r  seg_value[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/seg_value_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_value[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.323ns  (logic 1.382ns (59.476%)  route 0.941ns (40.524%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.635     1.613    U3/CLK
    SLICE_X29Y42         FDRE                                         r  U3/seg_value_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDRE (Prop_fdre_C_Q)         0.141     1.754 r  U3/seg_value_reg[6]/Q
                         net (fo=1, routed)           0.941     2.696    seg_value_OBUF[6]
    T18                  OBUF (Prop_obuf_I_O)         1.241     3.936 r  seg_value_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.936    seg_value[6]
    T18                                                               r  seg_value[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/seg_value_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_value[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.358ns  (logic 1.385ns (58.728%)  route 0.973ns (41.272%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.635     1.613    U3/CLK
    SLICE_X29Y42         FDRE                                         r  U3/seg_value_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDRE (Prop_fdre_C_Q)         0.141     1.754 r  U3/seg_value_reg[4]/Q
                         net (fo=1, routed)           0.973     2.728    seg_value_OBUF[4]
    R14                  OBUF (Prop_obuf_I_O)         1.244     3.972 r  seg_value_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.972    seg_value[4]
    R14                                                               r  seg_value[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/seg_value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_value[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.379ns  (logic 1.390ns (58.417%)  route 0.989ns (41.583%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.636     1.614    U3/CLK
    SLICE_X31Y44         FDRE                                         r  U3/seg_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.141     1.755 r  U3/seg_value_reg[3]/Q
                         net (fo=1, routed)           0.989     2.745    seg_value_OBUF[3]
    P14                  OBUF (Prop_obuf_I_O)         1.249     3.994 r  seg_value_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.994    seg_value[3]
    P14                                                               r  seg_value[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/seg_sel_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_sel[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.382ns  (logic 1.429ns (59.982%)  route 0.953ns (40.018%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.638     1.616    U3/CLK
    SLICE_X27Y48         FDSE                                         r  U3/seg_sel_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y48         FDSE (Prop_fdse_C_Q)         0.141     1.757 r  U3/seg_sel_reg[5]/Q
                         net (fo=1, routed)           0.953     2.711    seg_sel_OBUF[5]
    V19                  OBUF (Prop_obuf_I_O)         1.288     3.998 r  seg_sel_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.998    seg_sel[5]
    V19                                                               r  seg_sel[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/seg_sel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_sel[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.398ns  (logic 1.442ns (60.123%)  route 0.956ns (39.877%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.638     1.616    U3/CLK
    SLICE_X26Y48         FDRE                                         r  U3/seg_sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y48         FDRE (Prop_fdre_C_Q)         0.141     1.757 r  U3/seg_sel_reg[0]/Q
                         net (fo=1, routed)           0.956     2.714    seg_sel_OBUF[0]
    AA18                 OBUF (Prop_obuf_I_O)         1.301     4.014 r  seg_sel_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.014    seg_sel[0]
    AA18                                                              r  seg_sel[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/seg_sel_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_sel[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.404ns  (logic 1.430ns (59.514%)  route 0.973ns (40.486%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.638     1.616    U3/CLK
    SLICE_X26Y48         FDRE                                         r  U3/seg_sel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y48         FDRE (Prop_fdre_C_Q)         0.141     1.757 r  U3/seg_sel_reg[2]/Q
                         net (fo=1, routed)           0.973     2.731    seg_sel_OBUF[2]
    V17                  OBUF (Prop_obuf_I_O)         1.289     4.020 r  seg_sel_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.020    seg_sel[2]
    V17                                                               r  seg_sel[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/seg_value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_value[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.410ns  (logic 1.420ns (58.913%)  route 0.990ns (41.087%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.636     1.614    U3/CLK
    SLICE_X31Y44         FDRE                                         r  U3/seg_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.141     1.755 r  U3/seg_value_reg[2]/Q
                         net (fo=1, routed)           0.990     2.745    seg_value_OBUF[2]
    U18                  OBUF (Prop_obuf_I_O)         1.279     4.024 r  seg_value_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.024    seg_value[2]
    U18                                                               r  seg_value[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/seg_value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_value[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.419ns  (logic 1.425ns (58.927%)  route 0.994ns (41.073%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.635     1.613    U3/CLK
    SLICE_X31Y41         FDRE                                         r  U3/seg_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.141     1.754 r  U3/seg_value_reg[1]/Q
                         net (fo=1, routed)           0.994     2.748    seg_value_OBUF[1]
    U17                  OBUF (Prop_obuf_I_O)         1.284     4.032 r  seg_value_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.032    seg_value[1]
    U17                                                               r  seg_value[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk

Max Delay            86 Endpoints
Min Delay            86 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U4/price_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            U6/recharge_auto_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.518ns  (logic 2.523ns (29.618%)  route 5.995ns (70.382%))
  Logic Levels:           11  (CARRY4=2 LDCE=1 LUT3=1 LUT5=3 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y35         LDCE                         0.000     0.000 r  U4/price_reg[2]/G
    SLICE_X27Y35         LDCE (EnToQ_ldce_G_Q)        0.464     0.464 r  U4/price_reg[2]/Q
                         net (fo=18, routed)          1.498     1.962    U7/total_money3__0_carry__0[2]
    SLICE_X28Y45         LUT6 (Prop_lut6_I2_O)        0.105     2.067 r  U7/total_money3__0_carry__0_i_8/O
                         net (fo=2, routed)           0.672     2.739    U4/total_money3__0_carry__0_0
    SLICE_X28Y44         LUT6 (Prop_lut6_I5_O)        0.105     2.844 r  U4/total_money3__0_carry__0_i_3/O
                         net (fo=2, routed)           0.354     3.197    U4/DI[0]
    SLICE_X29Y44         LUT6 (Prop_lut6_I0_O)        0.105     3.302 r  U4/total_money3__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.302    U6/total_money[6]_i_3_0[0]
    SLICE_X29Y44         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207     3.509 f  U6/total_money3__0_carry__0/O[0]
                         net (fo=11, routed)          0.817     4.327    U6/total_money3__0[4]
    SLICE_X34Y43         LUT5 (Prop_lut5_I4_O)        0.249     4.576 r  U6/recharge_auto3_carry__0_i_5/O
                         net (fo=3, routed)           0.626     5.202    U7/recharge_auto3_carry__0
    SLICE_X27Y43         LUT3 (Prop_lut3_I1_O)        0.105     5.307 r  U7/recharge_auto3_carry__0_i_3/O
                         net (fo=1, routed)           0.000     5.307    U6/recharge_auto[6]_i_3[0]
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.530     5.837 r  U6/recharge_auto3_carry__0/O[3]
                         net (fo=6, routed)           0.684     6.521    U7/recharge_auto30_out[7]
    SLICE_X27Y44         LUT5 (Prop_lut5_I2_O)        0.267     6.788 r  U7/recharge_auto[6]_i_2/O
                         net (fo=11, routed)          0.532     7.320    U6/recharge_auto_reg[6]_0
    SLICE_X27Y44         LUT6 (Prop_lut6_I1_O)        0.267     7.587 r  U6/recharge_auto[6]_i_4/O
                         net (fo=4, routed)           0.813     8.399    U7/recharge_auto_reg[6]
    SLICE_X30Y44         LUT5 (Prop_lut5_I1_O)        0.119     8.518 r  U7/recharge_auto[5]_i_1/O
                         net (fo=1, routed)           0.000     8.518    U6/recharge_auto_reg[13]_0[5]
    SLICE_X30Y44         FDRE                                         r  U6/recharge_auto_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.409     4.516    U6/CLK
    SLICE_X30Y44         FDRE                                         r  U6/recharge_auto_reg[5]/C

Slack:                    inf
  Source:                 U4/price_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            U6/recharge_auto_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.504ns  (logic 2.509ns (29.503%)  route 5.995ns (70.497%))
  Logic Levels:           11  (CARRY4=2 LDCE=1 LUT3=1 LUT5=3 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y35         LDCE                         0.000     0.000 r  U4/price_reg[2]/G
    SLICE_X27Y35         LDCE (EnToQ_ldce_G_Q)        0.464     0.464 r  U4/price_reg[2]/Q
                         net (fo=18, routed)          1.498     1.962    U7/total_money3__0_carry__0[2]
    SLICE_X28Y45         LUT6 (Prop_lut6_I2_O)        0.105     2.067 r  U7/total_money3__0_carry__0_i_8/O
                         net (fo=2, routed)           0.672     2.739    U4/total_money3__0_carry__0_0
    SLICE_X28Y44         LUT6 (Prop_lut6_I5_O)        0.105     2.844 r  U4/total_money3__0_carry__0_i_3/O
                         net (fo=2, routed)           0.354     3.197    U4/DI[0]
    SLICE_X29Y44         LUT6 (Prop_lut6_I0_O)        0.105     3.302 r  U4/total_money3__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.302    U6/total_money[6]_i_3_0[0]
    SLICE_X29Y44         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207     3.509 f  U6/total_money3__0_carry__0/O[0]
                         net (fo=11, routed)          0.817     4.327    U6/total_money3__0[4]
    SLICE_X34Y43         LUT5 (Prop_lut5_I4_O)        0.249     4.576 r  U6/recharge_auto3_carry__0_i_5/O
                         net (fo=3, routed)           0.626     5.202    U7/recharge_auto3_carry__0
    SLICE_X27Y43         LUT3 (Prop_lut3_I1_O)        0.105     5.307 r  U7/recharge_auto3_carry__0_i_3/O
                         net (fo=1, routed)           0.000     5.307    U6/recharge_auto[6]_i_3[0]
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.530     5.837 r  U6/recharge_auto3_carry__0/O[3]
                         net (fo=6, routed)           0.684     6.521    U7/recharge_auto30_out[7]
    SLICE_X27Y44         LUT5 (Prop_lut5_I2_O)        0.267     6.788 r  U7/recharge_auto[6]_i_2/O
                         net (fo=11, routed)          0.532     7.320    U6/recharge_auto_reg[6]_0
    SLICE_X27Y44         LUT6 (Prop_lut6_I1_O)        0.267     7.587 r  U6/recharge_auto[6]_i_4/O
                         net (fo=4, routed)           0.813     8.399    U7/recharge_auto_reg[6]
    SLICE_X30Y44         LUT5 (Prop_lut5_I0_O)        0.105     8.504 r  U7/recharge_auto[3]_i_1/O
                         net (fo=1, routed)           0.000     8.504    U6/recharge_auto_reg[13]_0[3]
    SLICE_X30Y44         FDRE                                         r  U6/recharge_auto_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.409     4.516    U6/CLK
    SLICE_X30Y44         FDRE                                         r  U6/recharge_auto_reg[3]/C

Slack:                    inf
  Source:                 U4/price_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            U6/recharge_auto_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.492ns  (logic 2.337ns (27.520%)  route 6.155ns (72.480%))
  Logic Levels:           11  (CARRY4=2 LDCE=1 LUT3=1 LUT5=2 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y35         LDCE                         0.000     0.000 r  U4/price_reg[2]/G
    SLICE_X27Y35         LDCE (EnToQ_ldce_G_Q)        0.464     0.464 r  U4/price_reg[2]/Q
                         net (fo=18, routed)          1.498     1.962    U7/total_money3__0_carry__0[2]
    SLICE_X28Y45         LUT6 (Prop_lut6_I2_O)        0.105     2.067 r  U7/total_money3__0_carry__0_i_8/O
                         net (fo=2, routed)           0.672     2.739    U4/total_money3__0_carry__0_0
    SLICE_X28Y44         LUT6 (Prop_lut6_I5_O)        0.105     2.844 r  U4/total_money3__0_carry__0_i_3/O
                         net (fo=2, routed)           0.354     3.197    U4/DI[0]
    SLICE_X29Y44         LUT6 (Prop_lut6_I0_O)        0.105     3.302 r  U4/total_money3__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.302    U6/total_money[6]_i_3_0[0]
    SLICE_X29Y44         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207     3.509 f  U6/total_money3__0_carry__0/O[0]
                         net (fo=11, routed)          0.817     4.327    U6/total_money3__0[4]
    SLICE_X34Y43         LUT5 (Prop_lut5_I4_O)        0.249     4.576 r  U6/recharge_auto3_carry__0_i_5/O
                         net (fo=3, routed)           0.626     5.202    U7/recharge_auto3_carry__0
    SLICE_X27Y43         LUT3 (Prop_lut3_I1_O)        0.105     5.307 r  U7/recharge_auto3_carry__0_i_3/O
                         net (fo=1, routed)           0.000     5.307    U6/recharge_auto[6]_i_3[0]
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.530     5.837 r  U6/recharge_auto3_carry__0/O[3]
                         net (fo=6, routed)           0.684     6.521    U7/recharge_auto30_out[7]
    SLICE_X27Y44         LUT5 (Prop_lut5_I1_O)        0.257     6.778 r  U7/recharge_auto[14]_i_5/O
                         net (fo=4, routed)           0.705     7.483    U7/pay_auto_coin_reg[3]_3
    SLICE_X28Y44         LUT6 (Prop_lut6_I0_O)        0.105     7.588 r  U7/recharge_auto[14]_i_4/O
                         net (fo=8, routed)           0.799     8.387    U7/pay_auto_coin_reg[3]_2
    SLICE_X32Y43         LUT6 (Prop_lut6_I0_O)        0.105     8.492 r  U7/recharge_auto[11]_i_1/O
                         net (fo=1, routed)           0.000     8.492    U6/recharge_auto_reg[13]_0[9]
    SLICE_X32Y43         FDRE                                         r  U6/recharge_auto_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.409     4.516    U6/CLK
    SLICE_X32Y43         FDRE                                         r  U6/recharge_auto_reg[11]/C

Slack:                    inf
  Source:                 U4/price_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            U6/recharge_auto_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.420ns  (logic 2.337ns (27.757%)  route 6.083ns (72.243%))
  Logic Levels:           11  (CARRY4=2 LDCE=1 LUT3=1 LUT5=2 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y35         LDCE                         0.000     0.000 r  U4/price_reg[2]/G
    SLICE_X27Y35         LDCE (EnToQ_ldce_G_Q)        0.464     0.464 r  U4/price_reg[2]/Q
                         net (fo=18, routed)          1.498     1.962    U7/total_money3__0_carry__0[2]
    SLICE_X28Y45         LUT6 (Prop_lut6_I2_O)        0.105     2.067 r  U7/total_money3__0_carry__0_i_8/O
                         net (fo=2, routed)           0.672     2.739    U4/total_money3__0_carry__0_0
    SLICE_X28Y44         LUT6 (Prop_lut6_I5_O)        0.105     2.844 r  U4/total_money3__0_carry__0_i_3/O
                         net (fo=2, routed)           0.354     3.197    U4/DI[0]
    SLICE_X29Y44         LUT6 (Prop_lut6_I0_O)        0.105     3.302 r  U4/total_money3__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.302    U6/total_money[6]_i_3_0[0]
    SLICE_X29Y44         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207     3.509 f  U6/total_money3__0_carry__0/O[0]
                         net (fo=11, routed)          0.817     4.327    U6/total_money3__0[4]
    SLICE_X34Y43         LUT5 (Prop_lut5_I4_O)        0.249     4.576 r  U6/recharge_auto3_carry__0_i_5/O
                         net (fo=3, routed)           0.626     5.202    U7/recharge_auto3_carry__0
    SLICE_X27Y43         LUT3 (Prop_lut3_I1_O)        0.105     5.307 r  U7/recharge_auto3_carry__0_i_3/O
                         net (fo=1, routed)           0.000     5.307    U6/recharge_auto[6]_i_3[0]
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.530     5.837 r  U6/recharge_auto3_carry__0/O[3]
                         net (fo=6, routed)           0.684     6.521    U7/recharge_auto30_out[7]
    SLICE_X27Y44         LUT5 (Prop_lut5_I1_O)        0.257     6.778 r  U7/recharge_auto[14]_i_5/O
                         net (fo=4, routed)           0.705     7.483    U7/pay_auto_coin_reg[3]_3
    SLICE_X28Y44         LUT6 (Prop_lut6_I0_O)        0.105     7.588 r  U7/recharge_auto[14]_i_4/O
                         net (fo=8, routed)           0.727     8.315    U7/pay_auto_coin_reg[3]_2
    SLICE_X30Y43         LUT6 (Prop_lut6_I5_O)        0.105     8.420 r  U7/recharge_auto[4]_i_1/O
                         net (fo=1, routed)           0.000     8.420    U6/recharge_auto_reg[13]_0[4]
    SLICE_X30Y43         FDRE                                         r  U6/recharge_auto_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.409     4.516    U6/CLK
    SLICE_X30Y43         FDRE                                         r  U6/recharge_auto_reg[4]/C

Slack:                    inf
  Source:                 U4/price_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            U6/recharge_auto_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.387ns  (logic 2.529ns (30.153%)  route 5.858ns (69.847%))
  Logic Levels:           11  (CARRY4=2 LDCE=1 LUT3=1 LUT5=3 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y35         LDCE                         0.000     0.000 r  U4/price_reg[2]/G
    SLICE_X27Y35         LDCE (EnToQ_ldce_G_Q)        0.464     0.464 r  U4/price_reg[2]/Q
                         net (fo=18, routed)          1.498     1.962    U7/total_money3__0_carry__0[2]
    SLICE_X28Y45         LUT6 (Prop_lut6_I2_O)        0.105     2.067 r  U7/total_money3__0_carry__0_i_8/O
                         net (fo=2, routed)           0.672     2.739    U4/total_money3__0_carry__0_0
    SLICE_X28Y44         LUT6 (Prop_lut6_I5_O)        0.105     2.844 r  U4/total_money3__0_carry__0_i_3/O
                         net (fo=2, routed)           0.354     3.197    U4/DI[0]
    SLICE_X29Y44         LUT6 (Prop_lut6_I0_O)        0.105     3.302 r  U4/total_money3__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.302    U6/total_money[6]_i_3_0[0]
    SLICE_X29Y44         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207     3.509 f  U6/total_money3__0_carry__0/O[0]
                         net (fo=11, routed)          0.817     4.327    U6/total_money3__0[4]
    SLICE_X34Y43         LUT5 (Prop_lut5_I4_O)        0.249     4.576 r  U6/recharge_auto3_carry__0_i_5/O
                         net (fo=3, routed)           0.626     5.202    U7/recharge_auto3_carry__0
    SLICE_X27Y43         LUT3 (Prop_lut3_I1_O)        0.105     5.307 r  U7/recharge_auto3_carry__0_i_3/O
                         net (fo=1, routed)           0.000     5.307    U6/recharge_auto[6]_i_3[0]
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.530     5.837 r  U6/recharge_auto3_carry__0/O[3]
                         net (fo=6, routed)           0.684     6.521    U7/recharge_auto30_out[7]
    SLICE_X27Y44         LUT5 (Prop_lut5_I2_O)        0.267     6.788 r  U7/recharge_auto[6]_i_2/O
                         net (fo=11, routed)          0.532     7.320    U6/recharge_auto_reg[6]_0
    SLICE_X27Y44         LUT6 (Prop_lut6_I1_O)        0.267     7.587 f  U6/recharge_auto[6]_i_4/O
                         net (fo=4, routed)           0.676     8.262    U7/recharge_auto_reg[6]
    SLICE_X30Y44         LUT5 (Prop_lut5_I4_O)        0.125     8.387 r  U7/recharge_auto[1]_i_1/O
                         net (fo=1, routed)           0.000     8.387    U6/recharge_auto_reg[13]_0[1]
    SLICE_X30Y44         FDSE                                         r  U6/recharge_auto_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.409     4.516    U6/CLK
    SLICE_X30Y44         FDSE                                         r  U6/recharge_auto_reg[1]/C

Slack:                    inf
  Source:                 U4/price_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            U6/recharge_auto_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.362ns  (logic 2.509ns (30.003%)  route 5.853ns (69.997%))
  Logic Levels:           11  (CARRY4=2 LDCE=1 LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y35         LDCE                         0.000     0.000 r  U4/price_reg[2]/G
    SLICE_X27Y35         LDCE (EnToQ_ldce_G_Q)        0.464     0.464 r  U4/price_reg[2]/Q
                         net (fo=18, routed)          1.498     1.962    U7/total_money3__0_carry__0[2]
    SLICE_X28Y45         LUT6 (Prop_lut6_I2_O)        0.105     2.067 r  U7/total_money3__0_carry__0_i_8/O
                         net (fo=2, routed)           0.672     2.739    U4/total_money3__0_carry__0_0
    SLICE_X28Y44         LUT6 (Prop_lut6_I5_O)        0.105     2.844 r  U4/total_money3__0_carry__0_i_3/O
                         net (fo=2, routed)           0.354     3.197    U4/DI[0]
    SLICE_X29Y44         LUT6 (Prop_lut6_I0_O)        0.105     3.302 r  U4/total_money3__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.302    U6/total_money[6]_i_3_0[0]
    SLICE_X29Y44         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207     3.509 f  U6/total_money3__0_carry__0/O[0]
                         net (fo=11, routed)          0.817     4.327    U6/total_money3__0[4]
    SLICE_X34Y43         LUT5 (Prop_lut5_I4_O)        0.249     4.576 r  U6/recharge_auto3_carry__0_i_5/O
                         net (fo=3, routed)           0.626     5.202    U7/recharge_auto3_carry__0
    SLICE_X27Y43         LUT3 (Prop_lut3_I1_O)        0.105     5.307 r  U7/recharge_auto3_carry__0_i_3/O
                         net (fo=1, routed)           0.000     5.307    U6/recharge_auto[6]_i_3[0]
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.530     5.837 r  U6/recharge_auto3_carry__0/O[3]
                         net (fo=6, routed)           0.684     6.521    U7/recharge_auto30_out[7]
    SLICE_X27Y44         LUT5 (Prop_lut5_I2_O)        0.267     6.788 r  U7/recharge_auto[6]_i_2/O
                         net (fo=11, routed)          0.526     7.315    U7/pay_auto_coin_reg[6]_0
    SLICE_X30Y44         LUT6 (Prop_lut6_I3_O)        0.267     7.582 r  U7/recharge_auto[5]_i_2/O
                         net (fo=5, routed)           0.676     8.257    U7/recharge_auto[5]_i_2_n_0
    SLICE_X30Y44         LUT4 (Prop_lut4_I2_O)        0.105     8.362 r  U7/recharge_auto[0]_i_1/O
                         net (fo=1, routed)           0.000     8.362    U6/recharge_auto_reg[13]_0[0]
    SLICE_X30Y44         FDRE                                         r  U6/recharge_auto_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.409     4.516    U6/CLK
    SLICE_X30Y44         FDRE                                         r  U6/recharge_auto_reg[0]/C

Slack:                    inf
  Source:                 U4/price_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            U6/recharge_auto_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.291ns  (logic 2.337ns (28.188%)  route 5.954ns (71.812%))
  Logic Levels:           11  (CARRY4=2 LDCE=1 LUT3=1 LUT5=2 LUT6=5)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y35         LDCE                         0.000     0.000 r  U4/price_reg[2]/G
    SLICE_X27Y35         LDCE (EnToQ_ldce_G_Q)        0.464     0.464 r  U4/price_reg[2]/Q
                         net (fo=18, routed)          1.498     1.962    U7/total_money3__0_carry__0[2]
    SLICE_X28Y45         LUT6 (Prop_lut6_I2_O)        0.105     2.067 r  U7/total_money3__0_carry__0_i_8/O
                         net (fo=2, routed)           0.672     2.739    U4/total_money3__0_carry__0_0
    SLICE_X28Y44         LUT6 (Prop_lut6_I5_O)        0.105     2.844 r  U4/total_money3__0_carry__0_i_3/O
                         net (fo=2, routed)           0.354     3.197    U4/DI[0]
    SLICE_X29Y44         LUT6 (Prop_lut6_I0_O)        0.105     3.302 r  U4/total_money3__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.302    U6/total_money[6]_i_3_0[0]
    SLICE_X29Y44         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207     3.509 f  U6/total_money3__0_carry__0/O[0]
                         net (fo=11, routed)          0.817     4.327    U6/total_money3__0[4]
    SLICE_X34Y43         LUT5 (Prop_lut5_I4_O)        0.249     4.576 r  U6/recharge_auto3_carry__0_i_5/O
                         net (fo=3, routed)           0.626     5.202    U7/recharge_auto3_carry__0
    SLICE_X27Y43         LUT3 (Prop_lut3_I1_O)        0.105     5.307 r  U7/recharge_auto3_carry__0_i_3/O
                         net (fo=1, routed)           0.000     5.307    U6/recharge_auto[6]_i_3[0]
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.530     5.837 r  U6/recharge_auto3_carry__0/O[3]
                         net (fo=6, routed)           0.684     6.521    U7/recharge_auto30_out[7]
    SLICE_X27Y44         LUT5 (Prop_lut5_I1_O)        0.257     6.778 r  U7/recharge_auto[14]_i_5/O
                         net (fo=4, routed)           0.705     7.483    U7/pay_auto_coin_reg[3]_3
    SLICE_X28Y44         LUT6 (Prop_lut6_I0_O)        0.105     7.588 r  U7/recharge_auto[14]_i_4/O
                         net (fo=8, routed)           0.598     8.186    U7/pay_auto_coin_reg[3]_2
    SLICE_X32Y43         LUT6 (Prop_lut6_I0_O)        0.105     8.291 r  U7/recharge_auto[8]_i_1/O
                         net (fo=1, routed)           0.000     8.291    U6/recharge_auto_reg[13]_0[7]
    SLICE_X32Y43         FDRE                                         r  U6/recharge_auto_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.409     4.516    U6/CLK
    SLICE_X32Y43         FDRE                                         r  U6/recharge_auto_reg[8]/C

Slack:                    inf
  Source:                 U4/price_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            U6/recharge_auto_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.267ns  (logic 2.509ns (30.348%)  route 5.758ns (69.652%))
  Logic Levels:           11  (CARRY4=2 LDCE=1 LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y35         LDCE                         0.000     0.000 r  U4/price_reg[2]/G
    SLICE_X27Y35         LDCE (EnToQ_ldce_G_Q)        0.464     0.464 r  U4/price_reg[2]/Q
                         net (fo=18, routed)          1.498     1.962    U7/total_money3__0_carry__0[2]
    SLICE_X28Y45         LUT6 (Prop_lut6_I2_O)        0.105     2.067 r  U7/total_money3__0_carry__0_i_8/O
                         net (fo=2, routed)           0.672     2.739    U4/total_money3__0_carry__0_0
    SLICE_X28Y44         LUT6 (Prop_lut6_I5_O)        0.105     2.844 r  U4/total_money3__0_carry__0_i_3/O
                         net (fo=2, routed)           0.354     3.197    U4/DI[0]
    SLICE_X29Y44         LUT6 (Prop_lut6_I0_O)        0.105     3.302 r  U4/total_money3__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.302    U6/total_money[6]_i_3_0[0]
    SLICE_X29Y44         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207     3.509 f  U6/total_money3__0_carry__0/O[0]
                         net (fo=11, routed)          0.817     4.327    U6/total_money3__0[4]
    SLICE_X34Y43         LUT5 (Prop_lut5_I4_O)        0.249     4.576 r  U6/recharge_auto3_carry__0_i_5/O
                         net (fo=3, routed)           0.626     5.202    U7/recharge_auto3_carry__0
    SLICE_X27Y43         LUT3 (Prop_lut3_I1_O)        0.105     5.307 r  U7/recharge_auto3_carry__0_i_3/O
                         net (fo=1, routed)           0.000     5.307    U6/recharge_auto[6]_i_3[0]
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.530     5.837 r  U6/recharge_auto3_carry__0/O[3]
                         net (fo=6, routed)           0.684     6.521    U7/recharge_auto30_out[7]
    SLICE_X27Y44         LUT5 (Prop_lut5_I2_O)        0.267     6.788 r  U7/recharge_auto[6]_i_2/O
                         net (fo=11, routed)          0.627     7.415    U7/pay_auto_coin_reg[6]_0
    SLICE_X28Y44         LUT6 (Prop_lut6_I4_O)        0.267     7.682 r  U7/recharge_auto[2]_i_2/O
                         net (fo=1, routed)           0.481     8.162    U7/recharge_auto[2]_i_2_n_0
    SLICE_X30Y44         LUT4 (Prop_lut4_I3_O)        0.105     8.267 r  U7/recharge_auto[2]_i_1/O
                         net (fo=1, routed)           0.000     8.267    U6/recharge_auto_reg[13]_0[2]
    SLICE_X30Y44         FDSE                                         r  U6/recharge_auto_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.409     4.516    U6/CLK
    SLICE_X30Y44         FDSE                                         r  U6/recharge_auto_reg[2]/C

Slack:                    inf
  Source:                 U4/price_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            U6/recharge_auto_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.175ns  (logic 2.510ns (30.702%)  route 5.665ns (69.298%))
  Logic Levels:           11  (CARRY4=2 LDCE=1 LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y35         LDCE                         0.000     0.000 r  U4/price_reg[2]/G
    SLICE_X27Y35         LDCE (EnToQ_ldce_G_Q)        0.464     0.464 r  U4/price_reg[2]/Q
                         net (fo=18, routed)          1.498     1.962    U7/total_money3__0_carry__0[2]
    SLICE_X28Y45         LUT6 (Prop_lut6_I2_O)        0.105     2.067 r  U7/total_money3__0_carry__0_i_8/O
                         net (fo=2, routed)           0.672     2.739    U4/total_money3__0_carry__0_0
    SLICE_X28Y44         LUT6 (Prop_lut6_I5_O)        0.105     2.844 r  U4/total_money3__0_carry__0_i_3/O
                         net (fo=2, routed)           0.354     3.197    U4/DI[0]
    SLICE_X29Y44         LUT6 (Prop_lut6_I0_O)        0.105     3.302 r  U4/total_money3__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.302    U6/total_money[6]_i_3_0[0]
    SLICE_X29Y44         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207     3.509 f  U6/total_money3__0_carry__0/O[0]
                         net (fo=11, routed)          0.817     4.327    U6/total_money3__0[4]
    SLICE_X34Y43         LUT5 (Prop_lut5_I4_O)        0.249     4.576 r  U6/recharge_auto3_carry__0_i_5/O
                         net (fo=3, routed)           0.626     5.202    U7/recharge_auto3_carry__0
    SLICE_X27Y43         LUT3 (Prop_lut3_I1_O)        0.105     5.307 r  U7/recharge_auto3_carry__0_i_3/O
                         net (fo=1, routed)           0.000     5.307    U6/recharge_auto[6]_i_3[0]
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.530     5.837 r  U6/recharge_auto3_carry__0/O[3]
                         net (fo=6, routed)           0.684     6.521    U7/recharge_auto30_out[7]
    SLICE_X27Y44         LUT5 (Prop_lut5_I2_O)        0.267     6.788 r  U7/recharge_auto[6]_i_2/O
                         net (fo=11, routed)          0.532     7.320    U6/recharge_auto_reg[6]_0
    SLICE_X27Y44         LUT6 (Prop_lut6_I1_O)        0.267     7.587 r  U6/recharge_auto[6]_i_4/O
                         net (fo=4, routed)           0.483     8.069    U7/recharge_auto_reg[6]
    SLICE_X30Y44         LUT4 (Prop_lut4_I3_O)        0.106     8.175 r  U7/recharge_auto[6]_i_1/O
                         net (fo=1, routed)           0.000     8.175    U6/recharge_auto_reg[13]_0[6]
    SLICE_X30Y44         FDRE                                         r  U6/recharge_auto_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.409     4.516    U6/CLK
    SLICE_X30Y44         FDRE                                         r  U6/recharge_auto_reg[6]/C

Slack:                    inf
  Source:                 U4/price_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            U6/recharge_auto_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.065ns  (logic 2.337ns (28.977%)  route 5.728ns (71.023%))
  Logic Levels:           11  (CARRY4=2 LDCE=1 LUT3=1 LUT5=3 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y35         LDCE                         0.000     0.000 r  U4/price_reg[2]/G
    SLICE_X27Y35         LDCE (EnToQ_ldce_G_Q)        0.464     0.464 r  U4/price_reg[2]/Q
                         net (fo=18, routed)          1.498     1.962    U7/total_money3__0_carry__0[2]
    SLICE_X28Y45         LUT6 (Prop_lut6_I2_O)        0.105     2.067 r  U7/total_money3__0_carry__0_i_8/O
                         net (fo=2, routed)           0.672     2.739    U4/total_money3__0_carry__0_0
    SLICE_X28Y44         LUT6 (Prop_lut6_I5_O)        0.105     2.844 r  U4/total_money3__0_carry__0_i_3/O
                         net (fo=2, routed)           0.354     3.197    U4/DI[0]
    SLICE_X29Y44         LUT6 (Prop_lut6_I0_O)        0.105     3.302 r  U4/total_money3__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     3.302    U6/total_money[6]_i_3_0[0]
    SLICE_X29Y44         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207     3.509 f  U6/total_money3__0_carry__0/O[0]
                         net (fo=11, routed)          0.817     4.327    U6/total_money3__0[4]
    SLICE_X34Y43         LUT5 (Prop_lut5_I4_O)        0.249     4.576 r  U6/recharge_auto3_carry__0_i_5/O
                         net (fo=3, routed)           0.626     5.202    U7/recharge_auto3_carry__0
    SLICE_X27Y43         LUT3 (Prop_lut3_I1_O)        0.105     5.307 r  U7/recharge_auto3_carry__0_i_3/O
                         net (fo=1, routed)           0.000     5.307    U6/recharge_auto[6]_i_3[0]
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.530     5.837 r  U6/recharge_auto3_carry__0/O[3]
                         net (fo=6, routed)           0.684     6.521    U7/recharge_auto30_out[7]
    SLICE_X27Y44         LUT5 (Prop_lut5_I1_O)        0.257     6.778 r  U7/recharge_auto[14]_i_5/O
                         net (fo=4, routed)           0.705     7.483    U7/pay_auto_coin_reg[3]_3
    SLICE_X28Y44         LUT6 (Prop_lut6_I0_O)        0.105     7.588 r  U7/recharge_auto[14]_i_4/O
                         net (fo=8, routed)           0.372     7.960    U6/recharge_auto_reg[14]_1
    SLICE_X32Y43         LUT5 (Prop_lut5_I1_O)        0.105     8.065 r  U6/recharge_auto[10]_i_1/O
                         net (fo=1, routed)           0.000     8.065    U6/recharge_auto[10]_i_1_n_0
    SLICE_X32Y43         FDSE                                         r  U6/recharge_auto_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         1.409     4.516    U6/CLK
    SLICE_X32Y43         FDSE                                         r  U6/recharge_auto_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U7/pos_ticket_num_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U7/ticket_num_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.877%)  route 0.135ns (42.123%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y48         FDRE                         0.000     0.000 r  U7/pos_ticket_num_reg[0]/C
    SLICE_X29Y48         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U7/pos_ticket_num_reg[0]/Q
                         net (fo=9, routed)           0.135     0.276    U7/pos_ticket_num_reg[0]
    SLICE_X28Y48         LUT6 (Prop_lut6_I4_O)        0.045     0.321 r  U7/ticket_num[2]_i_1/O
                         net (fo=1, routed)           0.000     0.321    U7/ticket_num0[2]
    SLICE_X28Y48         FDRE                                         r  U7/ticket_num_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.912     2.136    U7/CLK
    SLICE_X28Y48         FDRE                                         r  U7/ticket_num_reg[2]/C

Slack:                    inf
  Source:                 U7/pay_auto_coin_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U6/pay_auto_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.948%)  route 0.141ns (43.053%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y42         FDRE                         0.000     0.000 r  U7/pay_auto_coin_reg[2]/C
    SLICE_X22Y42         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U7/pay_auto_coin_reg[2]/Q
                         net (fo=24, routed)          0.141     0.282    U7/pay_auto_coin_reg[7]_0[2]
    SLICE_X23Y42         LUT5 (Prop_lut5_I2_O)        0.045     0.327 r  U7/pay_auto[10]_i_1/O
                         net (fo=1, routed)           0.000     0.327    U6/pay_auto_reg[14]_0[9]
    SLICE_X23Y42         FDRE                                         r  U6/pay_auto_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.913     2.137    U6/CLK
    SLICE_X23Y42         FDRE                                         r  U6/pay_auto_reg[10]/C

Slack:                    inf
  Source:                 U7/pos_ticket_num_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U7/ticket_num_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.517%)  route 0.162ns (46.483%))
  Logic Levels:           2  (FDRE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y48         FDRE                         0.000     0.000 r  U7/pos_ticket_num_reg[0]/C
    SLICE_X29Y48         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U7/pos_ticket_num_reg[0]/Q
                         net (fo=9, routed)           0.162     0.303    U7/pos_ticket_num_reg[0]
    SLICE_X28Y47         LUT2 (Prop_lut2_I0_O)        0.045     0.348 r  U7/ticket_num[0]_i_1/O
                         net (fo=1, routed)           0.000     0.348    U7/ticket_num0[0]
    SLICE_X28Y47         FDRE                                         r  U7/ticket_num_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.912     2.136    U7/CLK
    SLICE_X28Y47         FDRE                                         r  U7/ticket_num_reg[0]/C

Slack:                    inf
  Source:                 U7/pos_ticket_num_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U7/ticket_num_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.928%)  route 0.179ns (49.072%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y48         FDRE                         0.000     0.000 r  U7/pos_ticket_num_reg[2]/C
    SLICE_X29Y48         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U7/pos_ticket_num_reg[2]/Q
                         net (fo=6, routed)           0.179     0.320    U7/pos_ticket_num_reg[2]
    SLICE_X28Y48         LUT5 (Prop_lut5_I3_O)        0.045     0.365 r  U7/ticket_num[3]_i_1/O
                         net (fo=1, routed)           0.000     0.365    U7/ticket_num0[3]
    SLICE_X28Y48         FDRE                                         r  U7/ticket_num_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.912     2.136    U7/CLK
    SLICE_X28Y48         FDRE                                         r  U7/ticket_num_reg[3]/C

Slack:                    inf
  Source:                 U7/pay_auto_coin_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U6/pay_auto_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.386ns  (logic 0.227ns (58.733%)  route 0.159ns (41.267%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y43         FDRE                         0.000     0.000 r  U7/pay_auto_coin_reg[4]/C
    SLICE_X23Y43         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  U7/pay_auto_coin_reg[4]/Q
                         net (fo=15, routed)          0.159     0.287    U7/pay_auto_coin_reg[7]_0[4]
    SLICE_X24Y42         LUT6 (Prop_lut6_I4_O)        0.099     0.386 r  U7/pay_auto[0]_i_1/O
                         net (fo=1, routed)           0.000     0.386    U6/pay_auto_reg[14]_0[0]
    SLICE_X24Y42         FDRE                                         r  U6/pay_auto_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.912     2.136    U6/CLK
    SLICE_X24Y42         FDRE                                         r  U6/pay_auto_reg[0]/C

Slack:                    inf
  Source:                 U7/pay_auto_coin_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U6/pay_auto_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.426ns  (logic 0.186ns (43.625%)  route 0.240ns (56.375%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y42         FDRE                         0.000     0.000 r  U7/pay_auto_coin_reg[2]/C
    SLICE_X22Y42         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U7/pay_auto_coin_reg[2]/Q
                         net (fo=24, routed)          0.240     0.381    U7/pay_auto_coin_reg[7]_0[2]
    SLICE_X25Y41         LUT6 (Prop_lut6_I3_O)        0.045     0.426 r  U7/pay_auto[8]_i_1/O
                         net (fo=1, routed)           0.000     0.426    U6/pay_auto_reg[14]_0[7]
    SLICE_X25Y41         FDRE                                         r  U6/pay_auto_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.912     2.136    U6/CLK
    SLICE_X25Y41         FDRE                                         r  U6/pay_auto_reg[8]/C

Slack:                    inf
  Source:                 U4/price_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            U6/refer_money_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.462ns  (logic 0.207ns (44.771%)  route 0.255ns (55.229%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y33         LDCE                         0.000     0.000 r  U4/price_reg[0]/G
    SLICE_X27Y33         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  U4/price_reg[0]/Q
                         net (fo=17, routed)          0.255     0.413    U4/price_reg[3]_i_3[0]
    SLICE_X26Y41         LUT4 (Prop_lut4_I3_O)        0.049     0.462 r  U4/refer_money[9]_i_1/O
                         net (fo=1, routed)           0.000     0.462    U6/refer_money_reg[14]_0[2]
    SLICE_X26Y41         FDRE                                         r  U6/refer_money_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.912     2.136    U6/CLK
    SLICE_X26Y41         FDRE                                         r  U6/refer_money_reg[9]/C

Slack:                    inf
  Source:                 U7/pay_auto_coin_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U6/pay_auto_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.483ns  (logic 0.231ns (47.875%)  route 0.252ns (52.125%))
  Logic Levels:           3  (FDRE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y42         FDRE                         0.000     0.000 r  U7/pay_auto_coin_reg[5]/C
    SLICE_X22Y42         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U7/pay_auto_coin_reg[5]/Q
                         net (fo=14, routed)          0.118     0.259    U7/pay_auto_coin_reg[7]_0[5]
    SLICE_X23Y42         LUT6 (Prop_lut6_I4_O)        0.045     0.304 r  U7/pay_auto[14]_i_4/O
                         net (fo=4, routed)           0.133     0.438    U7/pay_auto[14]_i_4_n_0
    SLICE_X25Y41         LUT6 (Prop_lut6_I5_O)        0.045     0.483 r  U7/pay_auto[14]_i_1/O
                         net (fo=1, routed)           0.000     0.483    U6/pay_auto_reg[14]_0[13]
    SLICE_X25Y41         FDRE                                         r  U6/pay_auto_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.912     2.136    U6/CLK
    SLICE_X25Y41         FDRE                                         r  U6/pay_auto_reg[14]/C

Slack:                    inf
  Source:                 U4/price_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            U6/refer_money_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.516ns  (logic 0.200ns (38.747%)  route 0.316ns (61.253%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y35         LDCE                         0.000     0.000 r  U4/price_reg[2]/G
    SLICE_X27Y35         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  U4/price_reg[2]/Q
                         net (fo=18, routed)          0.316     0.474    U4/price_reg[3]_i_3[2]
    SLICE_X26Y42         LUT4 (Prop_lut4_I0_O)        0.042     0.516 r  U4/refer_money[8]_i_1/O
                         net (fo=1, routed)           0.000     0.516    U6/refer_money_reg[14]_0[1]
    SLICE_X26Y42         FDRE                                         r  U6/refer_money_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.912     2.136    U6/CLK
    SLICE_X26Y42         FDRE                                         r  U6/refer_money_reg[8]/C

Slack:                    inf
  Source:                 U4/price_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            U6/refer_money_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.519ns  (logic 0.203ns (39.101%)  route 0.316ns (60.899%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y35         LDCE                         0.000     0.000 r  U4/price_reg[2]/G
    SLICE_X27Y35         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  U4/price_reg[2]/Q
                         net (fo=18, routed)          0.316     0.474    U4/price_reg[3]_i_3[2]
    SLICE_X26Y42         LUT4 (Prop_lut4_I0_O)        0.045     0.519 r  U4/refer_money[12]_i_1/O
                         net (fo=1, routed)           0.000     0.519    U6/refer_money_reg[14]_0[5]
    SLICE_X26Y42         FDRE                                         r  U6/refer_money_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=174, routed)         0.912     2.136    U6/CLK
    SLICE_X26Y42         FDRE                                         r  U6/refer_money_reg[12]/C





