Partition Merge report for MCU
Tue Sep  3 14:25:17 2024
Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Partition Merge Summary
  3. Partition Merge Netlist Types Used
  4. Connections to In-System Debugging Instance "auto_signaltap_0"
  5. Partition Merge Partition Statistics
  6. Partition Merge Partition Pin Processing
  7. Partition Merge Resource Usage Summary
  8. Partition Merge RAM Summary
  9. Partition Merge DSP Block Usage Summary
 10. Partition Merge Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Partition Merge Summary                                                       ;
+---------------------------------+---------------------------------------------+
; Partition Merge Status          ; Successful - Tue Sep  3 14:25:17 2024       ;
; Quartus Prime Version           ; 21.1.0 Build 842 10/21/2021 SJ Lite Edition ;
; Revision Name                   ; MCU                                         ;
; Top-level Entity Name           ; mcu_top                                     ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 7489                                        ;
; Total pins                      ; 66                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 1,921,024                                   ;
; Total DSP Blocks                ; 2                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Netlist Types Used                                                                                            ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Netlist Type Requested ; Partition Contents             ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; Source File            ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; Post-Synthesis         ; sld_hub:auto_hub               ;
; sld_signaltap:auto_signaltap_0 ; Auto-generated ; Post-Synthesis    ; Post-Synthesis         ; sld_signaltap:auto_signaltap_0 ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; Source File            ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+------------------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                                                  ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                                 ; Details                                                                                                                                                        ;
+-----------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BTimer_env:TIMER|BTCCR0[0]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR0[0]                                                                                        ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR0[0]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR0[0]                                                                                        ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR0[10]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR0[10]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR0[10]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR0[10]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR0[11]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR0[11]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR0[11]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR0[11]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR0[12]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR0[12]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR0[12]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR0[12]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR0[13]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR0[13]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR0[13]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR0[13]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR0[14]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR0[14]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR0[14]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR0[14]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR0[15]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR0[15]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR0[15]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR0[15]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR0[16]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR0[16]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR0[16]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR0[16]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR0[17]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR0[17]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR0[17]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR0[17]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR0[18]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR0[18]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR0[18]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR0[18]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR0[19]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR0[19]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR0[19]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR0[19]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR0[1]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR0[1]                                                                                        ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR0[1]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR0[1]                                                                                        ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR0[20]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR0[20]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR0[20]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR0[20]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR0[21]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR0[21]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR0[21]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR0[21]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR0[22]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR0[22]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR0[22]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR0[22]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR0[23]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR0[23]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR0[23]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR0[23]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR0[24]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR0[24]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR0[24]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR0[24]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR0[25]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR0[25]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR0[25]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR0[25]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR0[26]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR0[26]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR0[26]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR0[26]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR0[27]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR0[27]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR0[27]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR0[27]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR0[28]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR0[28]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR0[28]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR0[28]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR0[29]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR0[29]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR0[29]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR0[29]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR0[2]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR0[2]                                                                                        ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR0[2]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR0[2]                                                                                        ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR0[30]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR0[30]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR0[30]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR0[30]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR0[31]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR0[31]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR0[31]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR0[31]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR0[3]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR0[3]                                                                                        ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR0[3]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR0[3]                                                                                        ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR0[4]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR0[4]                                                                                        ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR0[4]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR0[4]                                                                                        ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR0[5]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR0[5]                                                                                        ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR0[5]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR0[5]                                                                                        ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR0[6]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR0[6]                                                                                        ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR0[6]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR0[6]                                                                                        ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR0[7]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR0[7]                                                                                        ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR0[7]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR0[7]                                                                                        ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR0[8]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR0[8]                                                                                        ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR0[8]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR0[8]                                                                                        ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR0[9]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR0[9]                                                                                        ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR0[9]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR0[9]                                                                                        ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR1[0]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR1[0]                                                                                        ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR1[0]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR1[0]                                                                                        ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR1[10]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR1[10]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR1[10]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR1[10]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR1[11]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR1[11]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR1[11]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR1[11]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR1[12]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR1[12]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR1[12]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR1[12]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR1[13]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR1[13]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR1[13]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR1[13]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR1[14]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR1[14]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR1[14]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR1[14]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR1[15]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR1[15]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR1[15]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR1[15]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR1[16]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR1[16]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR1[16]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR1[16]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR1[17]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR1[17]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR1[17]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR1[17]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR1[18]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR1[18]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR1[18]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR1[18]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR1[19]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR1[19]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR1[19]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR1[19]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR1[1]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR1[1]                                                                                        ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR1[1]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR1[1]                                                                                        ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR1[20]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR1[20]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR1[20]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR1[20]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR1[21]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR1[21]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR1[21]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR1[21]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR1[22]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR1[22]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR1[22]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR1[22]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR1[23]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR1[23]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR1[23]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR1[23]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR1[24]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR1[24]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR1[24]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR1[24]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR1[25]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR1[25]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR1[25]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR1[25]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR1[26]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR1[26]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR1[26]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR1[26]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR1[27]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR1[27]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR1[27]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR1[27]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR1[28]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR1[28]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR1[28]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR1[28]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR1[29]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR1[29]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR1[29]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR1[29]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR1[2]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR1[2]                                                                                        ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR1[2]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR1[2]                                                                                        ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR1[30]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR1[30]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR1[30]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR1[30]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR1[31]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR1[31]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR1[31]                                           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR1[31]                                                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR1[3]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR1[3]                                                                                        ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR1[3]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR1[3]                                                                                        ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR1[4]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR1[4]                                                                                        ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR1[4]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR1[4]                                                                                        ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR1[5]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR1[5]                                                                                        ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR1[5]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR1[5]                                                                                        ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR1[6]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR1[6]                                                                                        ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR1[6]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR1[6]                                                                                        ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR1[7]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR1[7]                                                                                        ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR1[7]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR1[7]                                                                                        ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR1[8]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR1[8]                                                                                        ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR1[8]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR1[8]                                                                                        ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR1[9]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR1[9]                                                                                        ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCCR1[9]                                            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCCR1[9]                                                                                        ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCTL[0]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCTL[0]                                                                                         ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCTL[0]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCTL[0]                                                                                         ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCTL[1]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCTL[1]                                                                                         ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCTL[1]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCTL[1]                                                                                         ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCTL[2]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCTL[2]                                                                                         ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCTL[2]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCTL[2]                                                                                         ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCTL[3]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCTL[3]                                                                                         ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCTL[3]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCTL[3]                                                                                         ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCTL[4]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCTL[4]                                                                                         ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCTL[4]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCTL[4]                                                                                         ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCTL[5]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCTL[5]                                                                                         ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCTL[5]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCTL[5]                                                                                         ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCTL[6]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCTL[6]                                                                                         ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCTL[6]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCTL[6]                                                                                         ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCTL[7]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCTL[7]                                                                                         ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTCTL[7]                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTCTL[7]                                                                                         ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTimer:BTimer_inst|o_BTCNT[0]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTimer:BTimer_inst|BTCNT_count_internal[0]                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTimer:BTimer_inst|o_BTCNT[0]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTimer:BTimer_inst|BTCNT_count_internal[0]                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTimer:BTimer_inst|o_BTCNT[10]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTimer:BTimer_inst|BTCNT_count_internal[10]                                                      ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTimer:BTimer_inst|o_BTCNT[10]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTimer:BTimer_inst|BTCNT_count_internal[10]                                                      ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTimer:BTimer_inst|o_BTCNT[11]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTimer:BTimer_inst|BTCNT_count_internal[11]                                                      ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTimer:BTimer_inst|o_BTCNT[11]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTimer:BTimer_inst|BTCNT_count_internal[11]                                                      ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTimer:BTimer_inst|o_BTCNT[12]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTimer:BTimer_inst|BTCNT_count_internal[12]                                                      ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTimer:BTimer_inst|o_BTCNT[12]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTimer:BTimer_inst|BTCNT_count_internal[12]                                                      ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTimer:BTimer_inst|o_BTCNT[13]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTimer:BTimer_inst|BTCNT_count_internal[13]                                                      ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTimer:BTimer_inst|o_BTCNT[13]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTimer:BTimer_inst|BTCNT_count_internal[13]                                                      ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTimer:BTimer_inst|o_BTCNT[14]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTimer:BTimer_inst|BTCNT_count_internal[14]                                                      ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTimer:BTimer_inst|o_BTCNT[14]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTimer:BTimer_inst|BTCNT_count_internal[14]                                                      ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTimer:BTimer_inst|o_BTCNT[15]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTimer:BTimer_inst|BTCNT_count_internal[15]                                                      ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTimer:BTimer_inst|o_BTCNT[15]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTimer:BTimer_inst|BTCNT_count_internal[15]                                                      ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTimer:BTimer_inst|o_BTCNT[16]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTimer:BTimer_inst|BTCNT_count_internal[16]                                                      ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTimer:BTimer_inst|o_BTCNT[16]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTimer:BTimer_inst|BTCNT_count_internal[16]                                                      ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTimer:BTimer_inst|o_BTCNT[17]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTimer:BTimer_inst|BTCNT_count_internal[17]                                                      ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTimer:BTimer_inst|o_BTCNT[17]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTimer:BTimer_inst|BTCNT_count_internal[17]                                                      ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTimer:BTimer_inst|o_BTCNT[18]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTimer:BTimer_inst|BTCNT_count_internal[18]                                                      ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTimer:BTimer_inst|o_BTCNT[18]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTimer:BTimer_inst|BTCNT_count_internal[18]                                                      ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTimer:BTimer_inst|o_BTCNT[19]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTimer:BTimer_inst|BTCNT_count_internal[19]                                                      ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTimer:BTimer_inst|o_BTCNT[19]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTimer:BTimer_inst|BTCNT_count_internal[19]                                                      ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTimer:BTimer_inst|o_BTCNT[1]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTimer:BTimer_inst|BTCNT_count_internal[1]                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTimer:BTimer_inst|o_BTCNT[1]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTimer:BTimer_inst|BTCNT_count_internal[1]                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTimer:BTimer_inst|o_BTCNT[20]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTimer:BTimer_inst|BTCNT_count_internal[20]                                                      ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTimer:BTimer_inst|o_BTCNT[20]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTimer:BTimer_inst|BTCNT_count_internal[20]                                                      ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTimer:BTimer_inst|o_BTCNT[21]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTimer:BTimer_inst|BTCNT_count_internal[21]                                                      ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTimer:BTimer_inst|o_BTCNT[21]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTimer:BTimer_inst|BTCNT_count_internal[21]                                                      ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTimer:BTimer_inst|o_BTCNT[22]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTimer:BTimer_inst|BTCNT_count_internal[22]                                                      ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTimer:BTimer_inst|o_BTCNT[22]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTimer:BTimer_inst|BTCNT_count_internal[22]                                                      ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTimer:BTimer_inst|o_BTCNT[23]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTimer:BTimer_inst|BTCNT_count_internal[23]                                                      ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTimer:BTimer_inst|o_BTCNT[23]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTimer:BTimer_inst|BTCNT_count_internal[23]                                                      ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTimer:BTimer_inst|o_BTCNT[24]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTimer:BTimer_inst|BTCNT_count_internal[24]                                                      ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTimer:BTimer_inst|o_BTCNT[24]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTimer:BTimer_inst|BTCNT_count_internal[24]                                                      ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTimer:BTimer_inst|o_BTCNT[25]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTimer:BTimer_inst|BTCNT_count_internal[25]                                                      ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTimer:BTimer_inst|o_BTCNT[25]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTimer:BTimer_inst|BTCNT_count_internal[25]                                                      ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTimer:BTimer_inst|o_BTCNT[26]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTimer:BTimer_inst|BTCNT_count_internal[26]                                                      ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTimer:BTimer_inst|o_BTCNT[26]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTimer:BTimer_inst|BTCNT_count_internal[26]                                                      ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTimer:BTimer_inst|o_BTCNT[27]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTimer:BTimer_inst|BTCNT_count_internal[27]                                                      ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTimer:BTimer_inst|o_BTCNT[27]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTimer:BTimer_inst|BTCNT_count_internal[27]                                                      ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTimer:BTimer_inst|o_BTCNT[28]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTimer:BTimer_inst|BTCNT_count_internal[28]                                                      ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTimer:BTimer_inst|o_BTCNT[28]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTimer:BTimer_inst|BTCNT_count_internal[28]                                                      ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTimer:BTimer_inst|o_BTCNT[29]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTimer:BTimer_inst|BTCNT_count_internal[29]                                                      ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTimer:BTimer_inst|o_BTCNT[29]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTimer:BTimer_inst|BTCNT_count_internal[29]                                                      ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTimer:BTimer_inst|o_BTCNT[2]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTimer:BTimer_inst|BTCNT_count_internal[2]                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTimer:BTimer_inst|o_BTCNT[2]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTimer:BTimer_inst|BTCNT_count_internal[2]                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTimer:BTimer_inst|o_BTCNT[30]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTimer:BTimer_inst|BTCNT_count_internal[30]                                                      ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTimer:BTimer_inst|o_BTCNT[30]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTimer:BTimer_inst|BTCNT_count_internal[30]                                                      ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTimer:BTimer_inst|o_BTCNT[31]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTimer:BTimer_inst|BTCNT_count_internal[31]                                                      ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTimer:BTimer_inst|o_BTCNT[31]                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTimer:BTimer_inst|BTCNT_count_internal[31]                                                      ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTimer:BTimer_inst|o_BTCNT[3]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTimer:BTimer_inst|BTCNT_count_internal[3]                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTimer:BTimer_inst|o_BTCNT[3]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTimer:BTimer_inst|BTCNT_count_internal[3]                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTimer:BTimer_inst|o_BTCNT[4]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTimer:BTimer_inst|BTCNT_count_internal[4]                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTimer:BTimer_inst|o_BTCNT[4]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTimer:BTimer_inst|BTCNT_count_internal[4]                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTimer:BTimer_inst|o_BTCNT[5]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTimer:BTimer_inst|BTCNT_count_internal[5]                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTimer:BTimer_inst|o_BTCNT[5]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTimer:BTimer_inst|BTCNT_count_internal[5]                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTimer:BTimer_inst|o_BTCNT[6]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTimer:BTimer_inst|BTCNT_count_internal[6]                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTimer:BTimer_inst|o_BTCNT[6]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTimer:BTimer_inst|BTCNT_count_internal[6]                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTimer:BTimer_inst|o_BTCNT[7]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTimer:BTimer_inst|BTCNT_count_internal[7]                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTimer:BTimer_inst|o_BTCNT[7]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTimer:BTimer_inst|BTCNT_count_internal[7]                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTimer:BTimer_inst|o_BTCNT[8]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTimer:BTimer_inst|BTCNT_count_internal[8]                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTimer:BTimer_inst|o_BTCNT[8]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTimer:BTimer_inst|BTCNT_count_internal[8]                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTimer:BTimer_inst|o_BTCNT[9]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTimer:BTimer_inst|BTCNT_count_internal[9]                                                       ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|BTimer:BTimer_inst|o_BTCNT[9]                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTimer:BTimer_inst|BTCNT_count_internal[9]                                                       ; N/A                                                                                                                                                            ;
; GPIO:GPIO_inst|int_8hex0[0]                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex0[0]                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex0[1]                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex0[1]                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex0[2]                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex0[2]                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex0[3]                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex0[3]                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex0[4]                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex0[4]                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex0[5]                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex0[5]                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex0[6]                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex0[6]                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex0[7]                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex0[7]                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex1[0]                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex1[0]                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex1[1]                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex1[1]                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex1[2]                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex1[2]                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex1[3]                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex1[3]                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex1[4]                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex1[4]                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex1[5]                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex1[5]                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex1[6]                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex1[6]                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex1[7]                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex1[7]                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex2[0]                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex2[0]                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex2[1]                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex2[1]                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex2[2]                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex2[2]                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex2[3]                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex2[3]                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex2[4]                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex2[4]                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex2[5]                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex2[5]                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex2[6]                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex2[6]                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex2[7]                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex2[7]                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex3[0]                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex3[0]                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex3[1]                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex3[1]                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex3[2]                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex3[2]                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex3[3]                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex3[3]                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex3[4]                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex3[4]                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex3[5]                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex3[5]                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex3[6]                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex3[6]                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex3[7]                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex3[7]                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex4[0]                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex4[0]                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex4[1]                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex4[1]                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex4[2]                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex4[2]                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex4[3]                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex4[3]                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex4[4]                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex4[4]                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex4[5]                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex4[5]                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex4[6]                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex4[6]                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex4[7]                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex4[7]                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex5[0]                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex5[0]                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex5[1]                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex5[1]                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex5[2]                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex5[2]                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex5[3]                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex5[3]                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex5[4]                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex5[4]                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex5[5]                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex5[5]                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex5[6]                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex5[6]                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex5[7]                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; GPIO:GPIO_inst|int_8hex5[7]                                           ; pre-synthesis ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[0]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[0]~0                                                                        ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[0]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[0]~0                                                                        ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[10]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[10]~1                                                                       ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[10]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[10]~1                                                                       ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[11]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[11]~2                                                                       ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[11]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[11]~2                                                                       ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[12]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[12]~3                                                                       ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[12]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[12]~3                                                                       ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[13]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[13]~4                                                                       ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[13]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[13]~4                                                                       ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[14]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[14]~5                                                                       ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[14]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[14]~5                                                                       ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[15]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[15]~6                                                                       ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[15]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[15]~6                                                                       ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[16]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[16]~7                                                                       ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[16]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[16]~7                                                                       ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[17]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[17]~8                                                                       ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[17]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[17]~8                                                                       ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[18]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[18]~9                                                                       ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[18]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[18]~9                                                                       ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[19]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[19]~10                                                                      ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[19]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[19]~10                                                                      ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[1]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[1]~11                                                                       ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[1]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[1]~11                                                                       ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[20]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[20]~12                                                                      ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[20]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[20]~12                                                                      ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[21]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[21]~13                                                                      ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[21]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[21]~13                                                                      ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[22]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[22]~14                                                                      ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[22]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[22]~14                                                                      ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[23]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[23]~15                                                                      ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[23]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[23]~15                                                                      ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[24]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[24]~16                                                                      ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[24]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[24]~16                                                                      ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[25]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[25]~17                                                                      ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[25]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[25]~17                                                                      ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[26]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[26]~18                                                                      ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[26]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[26]~18                                                                      ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[27]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[27]~19                                                                      ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[27]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[27]~19                                                                      ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[28]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[28]~20                                                                      ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[28]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[28]~20                                                                      ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[29]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[29]~21                                                                      ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[29]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[29]~21                                                                      ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[2]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[2]~22                                                                       ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[2]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[2]~22                                                                       ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[30]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[30]~23                                                                      ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[30]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[30]~23                                                                      ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[31]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[31]~24                                                                      ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[31]                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[31]~24                                                                      ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[3]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[3]~25                                                                       ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[3]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[3]~25                                                                       ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[4]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[4]~26                                                                       ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[4]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[4]~26                                                                       ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[5]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[5]~27                                                                       ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[5]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[5]~27                                                                       ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[6]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[6]~28                                                                       ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[6]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[6]~28                                                                       ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[7]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[7]~29                                                                       ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[7]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[7]~29                                                                       ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[8]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[8]~30                                                                       ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[8]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[8]~30                                                                       ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[9]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[9]~31                                                                       ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[9]                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[9]~31                                                                       ; N/A                                                                                                                                                            ;
; i_clock                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_clock                                                                                                           ; N/A                                                                                                                                                            ;
; i_pb1                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_pb1                                                                                                             ; N/A                                                                                                                                                            ;
; i_pb1                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_pb1                                                                                                             ; N/A                                                                                                                                                            ;
; i_pb2                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_pb2                                                                                                             ; N/A                                                                                                                                                            ;
; i_pb2                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_pb2                                                                                                             ; N/A                                                                                                                                                            ;
; i_pb3                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_pb3                                                                                                             ; N/A                                                                                                                                                            ;
; i_pb3                                                                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_pb3                                                                                                             ; N/A                                                                                                                                                            ;
; i_reset                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_reset                                                                                                           ; N/A                                                                                                                                                            ;
; i_reset                                                               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; i_reset                                                                                                           ; N/A                                                                                                                                                            ;
; interrupt_env:INTR_CTRL|interrupt_core:core_inst|o_ifg[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; interrupt_env:INTR_CTRL|interrupt_core:core_inst|interrupt_reg_several:several_inst|interrupt_reg:IFG0_inst|o_ifg ; N/A                                                                                                                                                            ;
; interrupt_env:INTR_CTRL|interrupt_core:core_inst|o_ifg[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; interrupt_env:INTR_CTRL|interrupt_core:core_inst|interrupt_reg_several:several_inst|interrupt_reg:IFG0_inst|o_ifg ; N/A                                                                                                                                                            ;
; interrupt_env:INTR_CTRL|interrupt_core:core_inst|o_ifg[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; interrupt_env:INTR_CTRL|interrupt_core:core_inst|interrupt_reg_several:several_inst|interrupt_reg:IFG1_inst|o_ifg ; N/A                                                                                                                                                            ;
; interrupt_env:INTR_CTRL|interrupt_core:core_inst|o_ifg[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; interrupt_env:INTR_CTRL|interrupt_core:core_inst|interrupt_reg_several:several_inst|interrupt_reg:IFG1_inst|o_ifg ; N/A                                                                                                                                                            ;
; interrupt_env:INTR_CTRL|interrupt_core:core_inst|o_ifg[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; interrupt_env:INTR_CTRL|interrupt_core:core_inst|interrupt_reg_several:several_inst|interrupt_reg:IFG2_inst|o_ifg ; N/A                                                                                                                                                            ;
; interrupt_env:INTR_CTRL|interrupt_core:core_inst|o_ifg[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; interrupt_env:INTR_CTRL|interrupt_core:core_inst|interrupt_reg_several:several_inst|interrupt_reg:IFG2_inst|o_ifg ; N/A                                                                                                                                                            ;
; interrupt_env:INTR_CTRL|interrupt_core:core_inst|o_ifg[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; interrupt_env:INTR_CTRL|interrupt_core:core_inst|interrupt_reg_several:several_inst|interrupt_reg:IFG3_inst|o_ifg ; N/A                                                                                                                                                            ;
; interrupt_env:INTR_CTRL|interrupt_core:core_inst|o_ifg[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; interrupt_env:INTR_CTRL|interrupt_core:core_inst|interrupt_reg_several:several_inst|interrupt_reg:IFG3_inst|o_ifg ; N/A                                                                                                                                                            ;
; interrupt_env:INTR_CTRL|interrupt_core:core_inst|o_ifg[4]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; interrupt_env:INTR_CTRL|interrupt_core:core_inst|interrupt_reg_several:several_inst|interrupt_reg:IFG4_inst|o_ifg ; N/A                                                                                                                                                            ;
; interrupt_env:INTR_CTRL|interrupt_core:core_inst|o_ifg[4]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; interrupt_env:INTR_CTRL|interrupt_core:core_inst|interrupt_reg_several:several_inst|interrupt_reg:IFG4_inst|o_ifg ; N/A                                                                                                                                                            ;
; interrupt_env:INTR_CTRL|interrupt_core:core_inst|o_ifg[5]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; interrupt_env:INTR_CTRL|interrupt_core:core_inst|interrupt_reg_several:several_inst|interrupt_reg:IFG5_inst|o_ifg ; N/A                                                                                                                                                            ;
; interrupt_env:INTR_CTRL|interrupt_core:core_inst|o_ifg[5]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; interrupt_env:INTR_CTRL|interrupt_core:core_inst|interrupt_reg_several:several_inst|interrupt_reg:IFG5_inst|o_ifg ; N/A                                                                                                                                                            ;
; interrupt_env:INTR_CTRL|interrupt_core:core_inst|o_ifg[6]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; interrupt_env:INTR_CTRL|interrupt_core:core_inst|interrupt_reg_several:several_inst|interrupt_reg:IFG6_inst|o_ifg ; N/A                                                                                                                                                            ;
; interrupt_env:INTR_CTRL|interrupt_core:core_inst|o_ifg[6]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; interrupt_env:INTR_CTRL|interrupt_core:core_inst|interrupt_reg_several:several_inst|interrupt_reg:IFG6_inst|o_ifg ; N/A                                                                                                                                                            ;
; interrupt_env:INTR_CTRL|interrupt_core:core_inst|o_ifg[7]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; interrupt_env:INTR_CTRL|interrupt_core:core_inst|interrupt_reg_several:several_inst|interrupt_reg:IFG7_inst|o_ifg ; N/A                                                                                                                                                            ;
; interrupt_env:INTR_CTRL|interrupt_core:core_inst|o_ifg[7]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; interrupt_env:INTR_CTRL|interrupt_core:core_inst|interrupt_reg_several:several_inst|interrupt_reg:IFG7_inst|o_ifg ; N/A                                                                                                                                                            ;
; o_leds[0]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO:GPIO_inst|hexled:LEDS_inst|out_to_bus[0]                                                                     ; N/A                                                                                                                                                            ;
; o_leds[0]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO:GPIO_inst|hexled:LEDS_inst|out_to_bus[0]                                                                     ; N/A                                                                                                                                                            ;
; o_leds[1]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO:GPIO_inst|hexled:LEDS_inst|out_to_bus[1]                                                                     ; N/A                                                                                                                                                            ;
; o_leds[1]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO:GPIO_inst|hexled:LEDS_inst|out_to_bus[1]                                                                     ; N/A                                                                                                                                                            ;
; o_leds[2]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO:GPIO_inst|hexled:LEDS_inst|out_to_bus[2]                                                                     ; N/A                                                                                                                                                            ;
; o_leds[2]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO:GPIO_inst|hexled:LEDS_inst|out_to_bus[2]                                                                     ; N/A                                                                                                                                                            ;
; o_leds[3]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO:GPIO_inst|hexled:LEDS_inst|out_to_bus[3]                                                                     ; N/A                                                                                                                                                            ;
; o_leds[3]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO:GPIO_inst|hexled:LEDS_inst|out_to_bus[3]                                                                     ; N/A                                                                                                                                                            ;
; o_leds[4]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO:GPIO_inst|hexled:LEDS_inst|out_to_bus[4]                                                                     ; N/A                                                                                                                                                            ;
; o_leds[4]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO:GPIO_inst|hexled:LEDS_inst|out_to_bus[4]                                                                     ; N/A                                                                                                                                                            ;
; o_leds[5]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO:GPIO_inst|hexled:LEDS_inst|out_to_bus[5]                                                                     ; N/A                                                                                                                                                            ;
; o_leds[5]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO:GPIO_inst|hexled:LEDS_inst|out_to_bus[5]                                                                     ; N/A                                                                                                                                                            ;
; o_leds[6]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO:GPIO_inst|hexled:LEDS_inst|out_to_bus[6]                                                                     ; N/A                                                                                                                                                            ;
; o_leds[6]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO:GPIO_inst|hexled:LEDS_inst|out_to_bus[6]                                                                     ; N/A                                                                                                                                                            ;
; o_leds[7]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO:GPIO_inst|hexled:LEDS_inst|out_to_bus[7]                                                                     ; N/A                                                                                                                                                            ;
; o_leds[7]                                                             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GPIO:GPIO_inst|hexled:LEDS_inst|out_to_bus[7]                                                                     ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|int_data_r[0]                                        ; post-fitting  ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|int_data_r[0]                                                                                    ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|int_data_r[0]                                        ; post-fitting  ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|int_data_r[0]                                                                                    ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|int_data_r[10]                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|int_data_r[10]                                                                                   ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|int_data_r[10]                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|int_data_r[10]                                                                                   ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|int_data_r[11]                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|int_data_r[11]                                                                                   ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|int_data_r[11]                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|int_data_r[11]                                                                                   ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|int_data_r[12]                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|int_data_r[12]                                                                                   ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|int_data_r[12]                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|int_data_r[12]                                                                                   ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|int_data_r[13]                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|int_data_r[13]                                                                                   ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|int_data_r[13]                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|int_data_r[13]                                                                                   ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|int_data_r[14]                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|int_data_r[14]                                                                                   ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|int_data_r[14]                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|int_data_r[14]                                                                                   ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|int_data_r[15]                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|int_data_r[15]                                                                                   ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|int_data_r[15]                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|int_data_r[15]                                                                                   ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|int_data_r[16]                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|int_data_r[16]                                                                                   ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|int_data_r[16]                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|int_data_r[16]                                                                                   ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|int_data_r[17]                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|int_data_r[17]                                                                                   ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|int_data_r[17]                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|int_data_r[17]                                                                                   ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|int_data_r[18]                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|int_data_r[18]                                                                                   ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|int_data_r[18]                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|int_data_r[18]                                                                                   ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|int_data_r[19]                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|int_data_r[19]                                                                                   ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|int_data_r[19]                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|int_data_r[19]                                                                                   ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|int_data_r[1]                                        ; post-fitting  ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|int_data_r[1]                                                                                    ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|int_data_r[1]                                        ; post-fitting  ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|int_data_r[1]                                                                                    ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|int_data_r[20]                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|int_data_r[20]                                                                                   ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|int_data_r[20]                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|int_data_r[20]                                                                                   ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|int_data_r[21]                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|int_data_r[21]                                                                                   ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|int_data_r[21]                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|int_data_r[21]                                                                                   ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|int_data_r[22]                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|int_data_r[22]                                                                                   ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|int_data_r[22]                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|int_data_r[22]                                                                                   ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|int_data_r[23]                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|int_data_r[23]                                                                                   ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|int_data_r[23]                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|int_data_r[23]                                                                                   ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|int_data_r[24]                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|int_data_r[24]                                                                                   ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|int_data_r[24]                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|int_data_r[24]                                                                                   ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|int_data_r[25]                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|int_data_r[25]                                                                                   ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|int_data_r[25]                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|int_data_r[25]                                                                                   ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|int_data_r[26]                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|int_data_r[26]                                                                                   ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|int_data_r[26]                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|int_data_r[26]                                                                                   ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|int_data_r[27]                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|int_data_r[27]                                                                                   ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|int_data_r[27]                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|int_data_r[27]                                                                                   ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|int_data_r[28]                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|int_data_r[28]                                                                                   ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|int_data_r[28]                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|int_data_r[28]                                                                                   ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|int_data_r[29]                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|int_data_r[29]                                                                                   ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|int_data_r[29]                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|int_data_r[29]                                                                                   ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|int_data_r[2]                                        ; post-fitting  ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|int_data_r[2]                                                                                    ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|int_data_r[2]                                        ; post-fitting  ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|int_data_r[2]                                                                                    ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|int_data_r[30]                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|int_data_r[30]                                                                                   ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|int_data_r[30]                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|int_data_r[30]                                                                                   ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|int_data_r[31]                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|int_data_r[31]                                                                                   ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|int_data_r[31]                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|int_data_r[31]                                                                                   ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|int_data_r[3]                                        ; post-fitting  ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|int_data_r[3]                                                                                    ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|int_data_r[3]                                        ; post-fitting  ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|int_data_r[3]                                                                                    ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|int_data_r[4]                                        ; post-fitting  ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|int_data_r[4]                                                                                    ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|int_data_r[4]                                        ; post-fitting  ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|int_data_r[4]                                                                                    ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|int_data_r[5]                                        ; post-fitting  ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|int_data_r[5]                                                                                    ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|int_data_r[5]                                        ; post-fitting  ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|int_data_r[5]                                                                                    ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|int_data_r[6]                                        ; post-fitting  ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|int_data_r[6]                                                                                    ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|int_data_r[6]                                        ; post-fitting  ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|int_data_r[6]                                                                                    ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|int_data_r[7]                                        ; post-fitting  ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|int_data_r[7]                                                                                    ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|int_data_r[7]                                        ; post-fitting  ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|int_data_r[7]                                                                                    ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|int_data_r[8]                                        ; post-fitting  ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|int_data_r[8]                                                                                    ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|int_data_r[8]                                        ; post-fitting  ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|int_data_r[8]                                                                                    ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|int_data_r[9]                                        ; post-fitting  ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|int_data_r[9]                                                                                    ; N/A                                                                                                                                                            ;
; BTimer_env:TIMER|int_data_r[9]                                        ; post-fitting  ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|int_data_r[9]                                                                                    ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Execute:EXE|ALU_Result[0]~1                              ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPSenv:MIPS|Execute:EXE|ALU_Result[0]~1                              ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPSenv:MIPS|Execute:EXE|ALU_Result[10]~10                            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Execute:EXE|ALU_Result[10]~10                                                                        ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Execute:EXE|ALU_Result[10]~10                            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Execute:EXE|ALU_Result[10]~10                                                                        ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Execute:EXE|ALU_Result[11]~11                            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Execute:EXE|ALU_Result[11]~11                                                                        ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Execute:EXE|ALU_Result[11]~11                            ; post-fitting  ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Execute:EXE|ALU_Result[11]~11                                                                        ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Execute:EXE|ALU_Result[1]~4                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Execute:EXE|ALU_Result[1]~4                                                                          ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Execute:EXE|ALU_Result[1]~4                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Execute:EXE|ALU_Result[1]~4                                                                          ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Execute:EXE|ALU_Result[2]~2                              ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPSenv:MIPS|Execute:EXE|ALU_Result[2]~2                              ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPSenv:MIPS|Execute:EXE|ALU_Result[3]~3                              ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPSenv:MIPS|Execute:EXE|ALU_Result[3]~3                              ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPSenv:MIPS|Execute:EXE|ALU_Result[4]~0                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Execute:EXE|ALU_Result[4]~0                                                                          ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Execute:EXE|ALU_Result[4]~0                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Execute:EXE|ALU_Result[4]~0                                                                          ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Execute:EXE|ALU_Result[5]~5                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Execute:EXE|ALU_Result[5]~5                                                                          ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Execute:EXE|ALU_Result[5]~5                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Execute:EXE|ALU_Result[5]~5                                                                          ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Execute:EXE|ALU_Result[6]~8                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Execute:EXE|ALU_Result[6]~8                                                                          ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Execute:EXE|ALU_Result[6]~8                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Execute:EXE|ALU_Result[6]~8                                                                          ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Execute:EXE|ALU_Result[7]~9                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Execute:EXE|ALU_Result[7]~9                                                                          ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Execute:EXE|ALU_Result[7]~9                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Execute:EXE|ALU_Result[7]~9                                                                          ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Execute:EXE|ALU_Result[8]~6                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Execute:EXE|ALU_Result[8]~6                                                                          ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Execute:EXE|ALU_Result[8]~6                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Execute:EXE|ALU_Result[8]~6                                                                          ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Execute:EXE|ALU_Result[9]~7                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Execute:EXE|ALU_Result[9]~7                                                                          ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Execute:EXE|ALU_Result[9]~7                              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Execute:EXE|ALU_Result[9]~7                                                                          ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|PC[0]                                         ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPSenv:MIPS|Ifetch:IFE|PC[0]                                         ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPSenv:MIPS|Ifetch:IFE|PC[10]                                        ; post-fitting  ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|PC[10]                                                                                    ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|PC[10]                                        ; post-fitting  ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|PC[10]                                                                                    ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|PC[11]                                        ; post-fitting  ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|PC[11]                                                                                    ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|PC[11]                                        ; post-fitting  ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|PC[11]                                                                                    ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|PC[1]                                         ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPSenv:MIPS|Ifetch:IFE|PC[1]                                         ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPSenv:MIPS|Ifetch:IFE|PC[2]                                         ; post-fitting  ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|PC[2]                                                                                     ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|PC[2]                                         ; post-fitting  ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|PC[2]                                                                                     ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|PC[3]                                         ; post-fitting  ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|PC[3]                                                                                     ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|PC[3]                                         ; post-fitting  ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|PC[3]                                                                                     ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|PC[4]                                         ; post-fitting  ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|PC[4]                                                                                     ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|PC[4]                                         ; post-fitting  ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|PC[4]                                                                                     ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|PC[5]                                         ; post-fitting  ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|PC[5]                                                                                     ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|PC[5]                                         ; post-fitting  ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|PC[5]                                                                                     ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|PC[6]                                         ; post-fitting  ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|PC[6]                                                                                     ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|PC[6]                                         ; post-fitting  ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|PC[6]                                                                                     ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|PC[7]                                         ; post-fitting  ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|PC[7]                                                                                     ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|PC[7]                                         ; post-fitting  ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|PC[7]                                                                                     ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|PC[8]                                         ; post-fitting  ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|PC[8]                                                                                     ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|PC[8]                                         ; post-fitting  ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|PC[8]                                                                                     ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|PC[9]                                         ; post-fitting  ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|PC[9]                                                                                     ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|PC[9]                                         ; post-fitting  ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|Ifetch:IFE|PC[9]                                                                                     ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[0]~11                           ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[0]~11                           ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[10]~27                          ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[10]~27                          ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[11]~28                          ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[11]~28                          ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[15]~23                          ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[15]~23                          ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[16]~18                          ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[16]~18                          ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[17]~19                          ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[17]~19                          ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[19]~20                          ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[19]~20                          ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[1]~22                           ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[1]~22                           ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[20]~17                          ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[20]~17                          ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[21]~15                          ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[21]~15                          ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[22]~16                          ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[22]~16                          ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[24]~13                          ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[24]~13                          ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[25]~14                          ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[25]~14                          ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[26]~10                          ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[26]~10                          ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[26]~3                           ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[26]~3                           ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[27]~8                           ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[27]~8                           ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[27]~9                           ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[27]~9                           ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[28]~2                           ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[28]~2                           ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[29]~1                           ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[29]~1                           ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[2]~12                           ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[2]~12                           ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[30]~7                           ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[30]~7                           ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[31]~0                           ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[31]~0                           ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[3]~5                            ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[3]~5                            ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[4]~4                            ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[4]~4                            ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[5]~6                            ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[5]~6                            ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[6]~24                           ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[6]~24                           ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[7]~21                           ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[7]~21                           ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[8]~25                           ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[8]~25                           ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[9]~26                           ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPSenv:MIPS|Ifetch:IFE|o_Instruction[9]~26                           ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; MIPSenv:MIPS|dmem_read                                                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|dmem_read                                                                                            ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|dmem_read                                                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|dmem_read                                                                                            ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|dmem_write                                               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|dmem_write                                                                                           ; N/A                                                                                                                                                            ;
; MIPSenv:MIPS|dmem_write                                               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; MIPSenv:MIPS|dmem_write                                                                                           ; N/A                                                                                                                                                            ;
; PLL:PLL_inst|PLL_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[0] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; PLL:PLL_inst|PLL_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[0] ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; auto_signaltap_0|gnd                                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|gnd                                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                               ; N/A                                                                                                                                                            ;
; auto_signaltap_0|vcc                                                  ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                               ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_quotient[0]                          ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_quotient[0]                                                                      ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_quotient[0]                          ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_quotient[0]                                                                      ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_quotient[10]                         ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_quotient[10]                                                                     ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_quotient[10]                         ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_quotient[10]                                                                     ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_quotient[11]                         ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_quotient[11]                                                                     ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_quotient[11]                         ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_quotient[11]                                                                     ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_quotient[12]                         ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_quotient[12]                                                                     ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_quotient[12]                         ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_quotient[12]                                                                     ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_quotient[13]                         ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_quotient[13]                                                                     ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_quotient[13]                         ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_quotient[13]                                                                     ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_quotient[14]                         ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_quotient[14]                                                                     ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_quotient[14]                         ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_quotient[14]                                                                     ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_quotient[15]                         ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_quotient[15]                                                                     ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_quotient[15]                         ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_quotient[15]                                                                     ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_quotient[16]                         ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_quotient[16]                                                                     ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_quotient[16]                         ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_quotient[16]                                                                     ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_quotient[17]                         ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_quotient[17]                                                                     ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_quotient[17]                         ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_quotient[17]                                                                     ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_quotient[18]                         ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_quotient[18]                                                                     ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_quotient[18]                         ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_quotient[18]                                                                     ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_quotient[19]                         ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_quotient[19]                                                                     ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_quotient[19]                         ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_quotient[19]                                                                     ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_quotient[1]                          ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_quotient[1]                                                                      ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_quotient[1]                          ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_quotient[1]                                                                      ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_quotient[20]                         ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_quotient[20]                                                                     ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_quotient[20]                         ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_quotient[20]                                                                     ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_quotient[21]                         ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_quotient[21]                                                                     ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_quotient[21]                         ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_quotient[21]                                                                     ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_quotient[22]                         ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_quotient[22]                                                                     ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_quotient[22]                         ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_quotient[22]                                                                     ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_quotient[23]                         ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_quotient[23]                                                                     ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_quotient[23]                         ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_quotient[23]                                                                     ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_quotient[24]                         ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_quotient[24]                                                                     ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_quotient[24]                         ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_quotient[24]                                                                     ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_quotient[25]                         ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_quotient[25]                                                                     ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_quotient[25]                         ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_quotient[25]                                                                     ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_quotient[26]                         ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_quotient[26]                                                                     ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_quotient[26]                         ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_quotient[26]                                                                     ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_quotient[27]                         ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_quotient[27]                                                                     ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_quotient[27]                         ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_quotient[27]                                                                     ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_quotient[28]                         ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_quotient[28]                                                                     ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_quotient[28]                         ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_quotient[28]                                                                     ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_quotient[29]                         ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_quotient[29]                                                                     ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_quotient[29]                         ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_quotient[29]                                                                     ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_quotient[2]                          ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_quotient[2]                                                                      ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_quotient[2]                          ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_quotient[2]                                                                      ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_quotient[30]                         ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_quotient[30]                                                                     ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_quotient[30]                         ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_quotient[30]                                                                     ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_quotient[31]                         ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_quotient[31]                                                                     ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_quotient[31]                         ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_quotient[31]                                                                     ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_quotient[3]                          ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_quotient[3]                                                                      ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_quotient[3]                          ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_quotient[3]                                                                      ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_quotient[4]                          ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_quotient[4]                                                                      ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_quotient[4]                          ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_quotient[4]                                                                      ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_quotient[5]                          ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_quotient[5]                                                                      ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_quotient[5]                          ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_quotient[5]                                                                      ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_quotient[6]                          ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_quotient[6]                                                                      ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_quotient[6]                          ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_quotient[6]                                                                      ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_quotient[7]                          ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_quotient[7]                                                                      ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_quotient[7]                          ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_quotient[7]                                                                      ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_quotient[8]                          ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_quotient[8]                                                                      ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_quotient[8]                          ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_quotient[8]                                                                      ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_quotient[9]                          ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_quotient[9]                                                                      ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_quotient[9]                          ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_quotient[9]                                                                      ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_residue[0]                           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_residue[0]                                                                       ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_residue[0]                           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_residue[0]                                                                       ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_residue[10]                          ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_residue[10]                                                                      ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_residue[10]                          ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_residue[10]                                                                      ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_residue[11]                          ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_residue[11]                                                                      ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_residue[11]                          ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_residue[11]                                                                      ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_residue[12]                          ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_residue[12]                                                                      ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_residue[12]                          ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_residue[12]                                                                      ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_residue[13]                          ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_residue[13]                                                                      ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_residue[13]                          ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_residue[13]                                                                      ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_residue[14]                          ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_residue[14]                                                                      ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_residue[14]                          ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_residue[14]                                                                      ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_residue[15]                          ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_residue[15]                                                                      ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_residue[15]                          ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_residue[15]                                                                      ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_residue[16]                          ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_residue[16]                                                                      ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_residue[16]                          ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_residue[16]                                                                      ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_residue[17]                          ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_residue[17]                                                                      ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_residue[17]                          ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_residue[17]                                                                      ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_residue[18]                          ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_residue[18]                                                                      ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_residue[18]                          ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_residue[18]                                                                      ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_residue[19]                          ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_residue[19]                                                                      ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_residue[19]                          ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_residue[19]                                                                      ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_residue[1]                           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_residue[1]                                                                       ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_residue[1]                           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_residue[1]                                                                       ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_residue[20]                          ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_residue[20]                                                                      ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_residue[20]                          ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_residue[20]                                                                      ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_residue[21]                          ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_residue[21]                                                                      ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_residue[21]                          ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_residue[21]                                                                      ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_residue[22]                          ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_residue[22]                                                                      ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_residue[22]                          ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_residue[22]                                                                      ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_residue[23]                          ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_residue[23]                                                                      ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_residue[23]                          ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_residue[23]                                                                      ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_residue[24]                          ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_residue[24]                                                                      ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_residue[24]                          ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_residue[24]                                                                      ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_residue[25]                          ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_residue[25]                                                                      ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_residue[25]                          ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_residue[25]                                                                      ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_residue[26]                          ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_residue[26]                                                                      ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_residue[26]                          ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_residue[26]                                                                      ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_residue[27]                          ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_residue[27]                                                                      ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_residue[27]                          ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_residue[27]                                                                      ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_residue[28]                          ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_residue[28]                                                                      ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_residue[28]                          ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_residue[28]                                                                      ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_residue[29]                          ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_residue[29]                                                                      ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_residue[29]                          ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_residue[29]                                                                      ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_residue[2]                           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_residue[2]                                                                       ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_residue[2]                           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_residue[2]                                                                       ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_residue[30]                          ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_residue[30]                                                                      ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_residue[30]                          ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_residue[30]                                                                      ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_residue[31]                          ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_residue[31]                                                                      ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_residue[31]                          ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_residue[31]                                                                      ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_residue[3]                           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_residue[3]                                                                       ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_residue[3]                           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_residue[3]                                                                       ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_residue[4]                           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_residue[4]                                                                       ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_residue[4]                           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_residue[4]                                                                       ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_residue[5]                           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_residue[5]                                                                       ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_residue[5]                           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_residue[5]                                                                       ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_residue[6]                           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_residue[6]                                                                       ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_residue[6]                           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_residue[6]                                                                       ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_residue[7]                           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_residue[7]                                                                       ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_residue[7]                           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_residue[7]                                                                       ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_residue[8]                           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_residue[8]                                                                       ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_residue[8]                           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_residue[8]                                                                       ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_residue[9]                           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_residue[9]                                                                       ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|div:div_inst|int_residue[9]                           ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|div:div_inst|int_residue[9]                                                                       ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_dividend[0]                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_dividend[0]                                                                                   ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_dividend[0]                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_dividend[0]                                                                                   ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_dividend[10]                                      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_dividend[10]                                                                                  ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_dividend[10]                                      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_dividend[10]                                                                                  ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_dividend[11]                                      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_dividend[11]                                                                                  ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_dividend[11]                                      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_dividend[11]                                                                                  ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_dividend[12]                                      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_dividend[12]                                                                                  ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_dividend[12]                                      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_dividend[12]                                                                                  ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_dividend[13]                                      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_dividend[13]                                                                                  ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_dividend[13]                                      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_dividend[13]                                                                                  ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_dividend[14]                                      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_dividend[14]                                                                                  ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_dividend[14]                                      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_dividend[14]                                                                                  ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_dividend[15]                                      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_dividend[15]                                                                                  ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_dividend[15]                                      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_dividend[15]                                                                                  ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_dividend[16]                                      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_dividend[16]                                                                                  ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_dividend[16]                                      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_dividend[16]                                                                                  ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_dividend[17]                                      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_dividend[17]                                                                                  ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_dividend[17]                                      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_dividend[17]                                                                                  ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_dividend[18]                                      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_dividend[18]                                                                                  ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_dividend[18]                                      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_dividend[18]                                                                                  ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_dividend[19]                                      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_dividend[19]                                                                                  ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_dividend[19]                                      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_dividend[19]                                                                                  ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_dividend[1]                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_dividend[1]                                                                                   ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_dividend[1]                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_dividend[1]                                                                                   ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_dividend[20]                                      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_dividend[20]                                                                                  ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_dividend[20]                                      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_dividend[20]                                                                                  ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_dividend[21]                                      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_dividend[21]                                                                                  ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_dividend[21]                                      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_dividend[21]                                                                                  ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_dividend[22]                                      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_dividend[22]                                                                                  ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_dividend[22]                                      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_dividend[22]                                                                                  ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_dividend[23]                                      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_dividend[23]                                                                                  ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_dividend[23]                                      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_dividend[23]                                                                                  ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_dividend[24]                                      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_dividend[24]                                                                                  ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_dividend[24]                                      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_dividend[24]                                                                                  ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_dividend[25]                                      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_dividend[25]                                                                                  ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_dividend[25]                                      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_dividend[25]                                                                                  ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_dividend[26]                                      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_dividend[26]                                                                                  ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_dividend[26]                                      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_dividend[26]                                                                                  ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_dividend[27]                                      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_dividend[27]                                                                                  ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_dividend[27]                                      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_dividend[27]                                                                                  ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_dividend[28]                                      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_dividend[28]                                                                                  ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_dividend[28]                                      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_dividend[28]                                                                                  ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_dividend[29]                                      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_dividend[29]                                                                                  ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_dividend[29]                                      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_dividend[29]                                                                                  ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_dividend[2]                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_dividend[2]                                                                                   ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_dividend[2]                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_dividend[2]                                                                                   ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_dividend[30]                                      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_dividend[30]                                                                                  ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_dividend[30]                                      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_dividend[30]                                                                                  ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_dividend[31]                                      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_dividend[31]                                                                                  ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_dividend[31]                                      ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_dividend[31]                                                                                  ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_dividend[3]                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_dividend[3]                                                                                   ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_dividend[3]                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_dividend[3]                                                                                   ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_dividend[4]                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_dividend[4]                                                                                   ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_dividend[4]                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_dividend[4]                                                                                   ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_dividend[5]                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_dividend[5]                                                                                   ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_dividend[5]                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_dividend[5]                                                                                   ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_dividend[6]                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_dividend[6]                                                                                   ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_dividend[6]                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_dividend[6]                                                                                   ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_dividend[7]                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_dividend[7]                                                                                   ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_dividend[7]                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_dividend[7]                                                                                   ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_dividend[8]                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_dividend[8]                                                                                   ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_dividend[8]                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_dividend[8]                                                                                   ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_dividend[9]                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_dividend[9]                                                                                   ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_dividend[9]                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_dividend[9]                                                                                   ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_divisor[0]                                        ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_divisor[0]                                                                                    ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_divisor[0]                                        ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_divisor[0]                                                                                    ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_divisor[10]                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_divisor[10]                                                                                   ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_divisor[10]                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_divisor[10]                                                                                   ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_divisor[11]                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_divisor[11]                                                                                   ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_divisor[11]                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_divisor[11]                                                                                   ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_divisor[12]                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_divisor[12]                                                                                   ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_divisor[12]                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_divisor[12]                                                                                   ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_divisor[13]                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_divisor[13]                                                                                   ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_divisor[13]                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_divisor[13]                                                                                   ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_divisor[14]                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_divisor[14]                                                                                   ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_divisor[14]                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_divisor[14]                                                                                   ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_divisor[15]                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_divisor[15]                                                                                   ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_divisor[15]                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_divisor[15]                                                                                   ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_divisor[16]                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_divisor[16]                                                                                   ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_divisor[16]                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_divisor[16]                                                                                   ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_divisor[17]                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_divisor[17]                                                                                   ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_divisor[17]                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_divisor[17]                                                                                   ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_divisor[18]                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_divisor[18]                                                                                   ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_divisor[18]                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_divisor[18]                                                                                   ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_divisor[19]                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_divisor[19]                                                                                   ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_divisor[19]                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_divisor[19]                                                                                   ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_divisor[1]                                        ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_divisor[1]                                                                                    ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_divisor[1]                                        ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_divisor[1]                                                                                    ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_divisor[20]                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_divisor[20]                                                                                   ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_divisor[20]                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_divisor[20]                                                                                   ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_divisor[21]                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_divisor[21]                                                                                   ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_divisor[21]                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_divisor[21]                                                                                   ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_divisor[22]                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_divisor[22]                                                                                   ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_divisor[22]                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_divisor[22]                                                                                   ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_divisor[23]                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_divisor[23]                                                                                   ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_divisor[23]                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_divisor[23]                                                                                   ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_divisor[24]                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_divisor[24]                                                                                   ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_divisor[24]                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_divisor[24]                                                                                   ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_divisor[25]                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_divisor[25]                                                                                   ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_divisor[25]                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_divisor[25]                                                                                   ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_divisor[26]                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_divisor[26]                                                                                   ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_divisor[26]                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_divisor[26]                                                                                   ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_divisor[27]                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_divisor[27]                                                                                   ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_divisor[27]                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_divisor[27]                                                                                   ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_divisor[28]                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_divisor[28]                                                                                   ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_divisor[28]                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_divisor[28]                                                                                   ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_divisor[29]                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_divisor[29]                                                                                   ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_divisor[29]                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_divisor[29]                                                                                   ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_divisor[2]                                        ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_divisor[2]                                                                                    ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_divisor[2]                                        ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_divisor[2]                                                                                    ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_divisor[30]                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_divisor[30]                                                                                   ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_divisor[30]                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_divisor[30]                                                                                   ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_divisor[31]                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_divisor[31]                                                                                   ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_divisor[31]                                       ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_divisor[31]                                                                                   ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_divisor[3]                                        ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_divisor[3]                                                                                    ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_divisor[3]                                        ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_divisor[3]                                                                                    ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_divisor[4]                                        ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_divisor[4]                                                                                    ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_divisor[4]                                        ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_divisor[4]                                                                                    ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_divisor[5]                                        ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_divisor[5]                                                                                    ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_divisor[5]                                        ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_divisor[5]                                                                                    ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_divisor[6]                                        ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_divisor[6]                                                                                    ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_divisor[6]                                        ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_divisor[6]                                                                                    ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_divisor[7]                                        ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_divisor[7]                                                                                    ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_divisor[7]                                        ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_divisor[7]                                                                                    ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_divisor[8]                                        ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_divisor[8]                                                                                    ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_divisor[8]                                        ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_divisor[8]                                                                                    ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_divisor[9]                                        ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_divisor[9]                                                                                    ; N/A                                                                                                                                                            ;
; div_env:DIVIDER|int_divisor[9]                                        ; post-fitting  ; connected ; Top                            ; post-synthesis    ; div_env:DIVIDER|int_divisor[9]                                                                                    ; N/A                                                                                                                                                            ;
; interrupt_env:INTR_CTRL|int_INTR_ack[0]                               ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; interrupt_env:INTR_CTRL|int_INTR_ack[0]                               ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; interrupt_env:INTR_CTRL|int_INTR_ack[1]                               ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; interrupt_env:INTR_CTRL|int_INTR_ack[1]                               ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; interrupt_env:INTR_CTRL|int_INTR_ack[2]                               ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; interrupt_env:INTR_CTRL|int_INTR_ack[2]                               ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; interrupt_env:INTR_CTRL|int_INTR_ack[3]                               ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; interrupt_env:INTR_CTRL|int_INTR_ack[3]                               ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; interrupt_env:INTR_CTRL|int_INTR_ack[4]                               ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; interrupt_env:INTR_CTRL|int_INTR_ack[4]                               ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; interrupt_env:INTR_CTRL|int_INTR_ack[5]                               ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; interrupt_env:INTR_CTRL|int_INTR_ack[5]                               ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; interrupt_env:INTR_CTRL|int_INTR_ack[6]                               ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; interrupt_env:INTR_CTRL|int_INTR_ack[6]                               ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; interrupt_env:INTR_CTRL|int_INTR_ack[7]                               ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; interrupt_env:INTR_CTRL|int_INTR_ack[7]                               ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; interrupt_env:INTR_CTRL|int_set_ifg[0]                                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; interrupt_env:INTR_CTRL|int_set_ifg[0]                                                                            ; N/A                                                                                                                                                            ;
; interrupt_env:INTR_CTRL|int_set_ifg[0]                                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; interrupt_env:INTR_CTRL|int_set_ifg[0]                                                                            ; N/A                                                                                                                                                            ;
; interrupt_env:INTR_CTRL|int_set_ifg[1]                                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; interrupt_env:INTR_CTRL|int_set_ifg[1]                                                                            ; N/A                                                                                                                                                            ;
; interrupt_env:INTR_CTRL|int_set_ifg[1]                                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; interrupt_env:INTR_CTRL|int_set_ifg[1]                                                                            ; N/A                                                                                                                                                            ;
; interrupt_env:INTR_CTRL|int_set_ifg[2]                                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; interrupt_env:INTR_CTRL|int_set_ifg[2]                                                                            ; N/A                                                                                                                                                            ;
; interrupt_env:INTR_CTRL|int_set_ifg[2]                                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; interrupt_env:INTR_CTRL|int_set_ifg[2]                                                                            ; N/A                                                                                                                                                            ;
; interrupt_env:INTR_CTRL|int_set_ifg[3]                                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; interrupt_env:INTR_CTRL|int_set_ifg[3]                                                                            ; N/A                                                                                                                                                            ;
; interrupt_env:INTR_CTRL|int_set_ifg[3]                                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; interrupt_env:INTR_CTRL|int_set_ifg[3]                                                                            ; N/A                                                                                                                                                            ;
; interrupt_env:INTR_CTRL|int_set_ifg[4]                                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; interrupt_env:INTR_CTRL|int_set_ifg[4]                                                                            ; N/A                                                                                                                                                            ;
; interrupt_env:INTR_CTRL|int_set_ifg[4]                                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; interrupt_env:INTR_CTRL|int_set_ifg[4]                                                                            ; N/A                                                                                                                                                            ;
; interrupt_env:INTR_CTRL|int_set_ifg[5]                                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; interrupt_env:INTR_CTRL|int_set_ifg[5]                                                                            ; N/A                                                                                                                                                            ;
; interrupt_env:INTR_CTRL|int_set_ifg[5]                                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; interrupt_env:INTR_CTRL|int_set_ifg[5]                                                                            ; N/A                                                                                                                                                            ;
; interrupt_env:INTR_CTRL|int_set_ifg[6]                                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; interrupt_env:INTR_CTRL|int_set_ifg[6]                                                                            ; N/A                                                                                                                                                            ;
; interrupt_env:INTR_CTRL|int_set_ifg[6]                                ; post-fitting  ; connected ; Top                            ; post-synthesis    ; interrupt_env:INTR_CTRL|int_set_ifg[6]                                                                            ; N/A                                                                                                                                                            ;
; interrupt_env:INTR_CTRL|int_set_ifg[7]                                ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; interrupt_env:INTR_CTRL|int_set_ifg[7]                                ; post-fitting  ; missing   ; Top                            ; post-synthesis    ; GND                                                                                                               ; The post-fitting netlist is not being used.  Set the partition's netlist type to source.                                                                       ;
; o_pwm                                                                 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTimer:BTimer_inst|o_BTPWM~0                                                                     ; N/A                                                                                                                                                            ;
; o_pwm                                                                 ; post-fitting  ; connected ; Top                            ; post-synthesis    ; BTimer_env:TIMER|BTimer:BTimer_inst|o_BTPWM~0                                                                     ; N/A                                                                                                                                                            ;
+-----------------------------------------------------------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Statistics                                                                                                      ;
+---------------------------------------------+--------+------------------+--------------------------------+--------------------------------+
; Statistic                                   ; Top    ; sld_hub:auto_hub ; sld_signaltap:auto_signaltap_0 ; hard_block:auto_generated_inst ;
+---------------------------------------------+--------+------------------+--------------------------------+--------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 1802   ; 97               ; 2768                           ; 0                              ;
;                                             ;        ;                  ;                                ;                                ;
; Combinational ALUT usage for logic          ; 2282   ; 128              ; 774                            ; 0                              ;
;     -- 7 input functions                    ; 41     ; 1                ; 0                              ; 0                              ;
;     -- 6 input functions                    ; 1103   ; 30               ; 119                            ; 0                              ;
;     -- 5 input functions                    ; 435    ; 32               ; 497                            ; 0                              ;
;     -- 4 input functions                    ; 397    ; 20               ; 25                             ; 0                              ;
;     -- <=3 input functions                  ; 306    ; 45               ; 133                            ; 0                              ;
; Memory ALUT usage                           ; 0      ; 0                ; 0                              ; 0                              ;
;     -- 64-address deep                      ; 0      ; 0                ; 0                              ; 0                              ;
;     -- 32-address deep                      ; 0      ; 0                ; 0                              ; 0                              ;
;                                             ;        ;                  ;                                ;                                ;
; Dedicated logic registers                   ; 1737   ; 136              ; 5616                           ; 0                              ;
;                                             ;        ;                  ;                                ;                                ;
;                                             ;        ;                  ;                                ;                                ;
; I/O pins                                    ; 65     ; 0                ; 0                              ; 1                              ;
; I/O registers                               ; 0      ; 0                ; 0                              ; 0                              ;
; Total block memory bits                     ; 131072 ; 0                ; 1789952                        ; 0                              ;
; Total block memory implementation bits      ; 0      ; 0                ; 0                              ; 0                              ;
; JTAG                                        ; 0      ; 0                ; 0                              ; 1                              ;
; DSP block                                   ; 2      ; 0                ; 0                              ; 0                              ;
;                                             ;        ;                  ;                                ;                                ;
; Connections                                 ;        ;                  ;                                ;                                ;
;     -- Input Connections                    ; 2055   ; 208              ; 8063                           ; 1                              ;
;     -- Registered Input Connections         ; 1779   ; 145              ; 6519                           ; 0                              ;
;     -- Output Connections                   ; 894    ; 854              ; 34                             ; 8545                           ;
;     -- Registered Output Connections        ; 580    ; 854              ; 0                              ; 0                              ;
;                                             ;        ;                  ;                                ;                                ;
; Internal Connections                        ;        ;                  ;                                ;                                ;
;     -- Total Connections                    ; 21484  ; 1943             ; 32616                          ; 8559                           ;
;     -- Registered Connections               ; 6889   ; 1630             ; 27470                          ; 0                              ;
;                                             ;        ;                  ;                                ;                                ;
; External Connections                        ;        ;                  ;                                ;                                ;
;     -- Top                                  ; 0      ; 202              ; 874                            ; 1873                           ;
;     -- sld_hub:auto_hub                     ; 202    ; 20               ; 663                            ; 177                            ;
;     -- sld_signaltap:auto_signaltap_0       ; 874    ; 663              ; 64                             ; 6496                           ;
;     -- hard_block:auto_generated_inst       ; 1873   ; 177              ; 6496                           ; 0                              ;
;                                             ;        ;                  ;                                ;                                ;
; Partition Interface                         ;        ;                  ;                                ;                                ;
;     -- Input Ports                          ; 54     ; 111              ; 1380                           ; 5                              ;
;     -- Output Ports                         ; 214    ; 128              ; 889                            ; 12                             ;
;     -- Bidir Ports                          ; 0      ; 0                ; 0                              ; 0                              ;
;                                             ;        ;                  ;                                ;                                ;
; Registered Ports                            ;        ;                  ;                                ;                                ;
;     -- Registered Input Ports               ; 0      ; 3                ; 879                            ; 0                              ;
;     -- Registered Output Ports              ; 0      ; 81               ; 875                            ; 0                              ;
;                                             ;        ;                  ;                                ;                                ;
; Port Connectivity                           ;        ;                  ;                                ;                                ;
;     -- Input Ports driven by GND            ; 0      ; 2                ; 197                            ; 0                              ;
;     -- Output Ports driven by GND           ; 0      ; 32               ; 2                              ; 0                              ;
;     -- Input Ports driven by VCC            ; 0      ; 0                ; 19                             ; 0                              ;
;     -- Output Ports driven by VCC           ; 0      ; 0                ; 1                              ; 0                              ;
;     -- Input Ports with no Source           ; 0      ; 71               ; 441                            ; 0                              ;
;     -- Output Ports with no Source          ; 0      ; 0                ; 0                              ; 0                              ;
;     -- Input Ports with no Fanout           ; 0      ; 76               ; 455                            ; 0                              ;
;     -- Output Ports with no Fanout          ; 0      ; 65               ; 877                            ; 0                              ;
+---------------------------------------------+--------+------------------+--------------------------------+--------------------------------+
Note: Resource usage numbers presented for Partitions containing post-synthesis logic are estimates.  For Partitions containing post-fit logic, resource usage numbers are accurate based on previous placement information.  Actual Fitter results may vary depending on current Fitter Preservation Level assignments.


+----------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Pin Processing                                                                                   ;
+-----------------------------------------------------------------------+-----------+---------------+----------+-------------+
; Name                                                                  ; Partition ; Type          ; Location ; Status      ;
+-----------------------------------------------------------------------+-----------+---------------+----------+-------------+
; altera_reserved_tck                                                   ; Top       ; Input Port    ; n/a      ;             ;
;     -- altera_reserved_tck                                            ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- altera_reserved_tck~input                                      ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                                                       ;           ;               ;          ;             ;
; altera_reserved_tdi                                                   ; Top       ; Input Port    ; n/a      ;             ;
;     -- altera_reserved_tdi                                            ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- altera_reserved_tdi~input                                      ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                                                       ;           ;               ;          ;             ;
; altera_reserved_tdo                                                   ; Top       ; Output Port   ; n/a      ;             ;
;     -- altera_reserved_tdo                                            ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- altera_reserved_tdo~output                                     ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                       ;           ;               ;          ;             ;
; altera_reserved_tms                                                   ; Top       ; Input Port    ; n/a      ;             ;
;     -- altera_reserved_tms                                            ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- altera_reserved_tms~input                                      ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                                                       ;           ;               ;          ;             ;
; i_clock                                                               ; Top       ; Input Port    ; n/a      ;             ;
;     -- i_clock                                                        ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- i_clock~input                                                  ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                                                       ;           ;               ;          ;             ;
; i_pb1                                                                 ; Top       ; Input Port    ; n/a      ;             ;
;     -- i_pb1                                                          ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- i_pb1~input                                                    ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                                                       ;           ;               ;          ;             ;
; i_pb2                                                                 ; Top       ; Input Port    ; n/a      ;             ;
;     -- i_pb2                                                          ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- i_pb2~input                                                    ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                                                       ;           ;               ;          ;             ;
; i_pb3                                                                 ; Top       ; Input Port    ; n/a      ;             ;
;     -- i_pb3                                                          ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- i_pb3~input                                                    ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                                                       ;           ;               ;          ;             ;
; i_reset                                                               ; Top       ; Input Port    ; n/a      ;             ;
;     -- i_reset                                                        ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- i_reset~input                                                  ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                                                       ;           ;               ;          ;             ;
; i_rxuart                                                              ; Top       ; Input Port    ; n/a      ;             ;
;     -- i_rxuart                                                       ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- i_rxuart~input                                                 ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                                                       ;           ;               ;          ;             ;
; i_sw[0]                                                               ; Top       ; Input Port    ; n/a      ;             ;
;     -- i_sw[0]                                                        ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- i_sw[0]~input                                                  ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                                                       ;           ;               ;          ;             ;
; i_sw[1]                                                               ; Top       ; Input Port    ; n/a      ;             ;
;     -- i_sw[1]                                                        ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- i_sw[1]~input                                                  ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                                                       ;           ;               ;          ;             ;
; i_sw[2]                                                               ; Top       ; Input Port    ; n/a      ;             ;
;     -- i_sw[2]                                                        ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- i_sw[2]~input                                                  ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                                                       ;           ;               ;          ;             ;
; i_sw[3]                                                               ; Top       ; Input Port    ; n/a      ;             ;
;     -- i_sw[3]                                                        ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- i_sw[3]~input                                                  ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                                                       ;           ;               ;          ;             ;
; i_sw[4]                                                               ; Top       ; Input Port    ; n/a      ;             ;
;     -- i_sw[4]                                                        ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- i_sw[4]~input                                                  ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                                                       ;           ;               ;          ;             ;
; i_sw[5]                                                               ; Top       ; Input Port    ; n/a      ;             ;
;     -- i_sw[5]                                                        ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- i_sw[5]~input                                                  ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                                                       ;           ;               ;          ;             ;
; i_sw[6]                                                               ; Top       ; Input Port    ; n/a      ;             ;
;     -- i_sw[6]                                                        ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- i_sw[6]~input                                                  ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                                                       ;           ;               ;          ;             ;
; i_sw[7]                                                               ; Top       ; Input Port    ; n/a      ;             ;
;     -- i_sw[7]                                                        ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- i_sw[7]~input                                                  ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                                                       ;           ;               ;          ;             ;
; i_txuart                                                              ; Top       ; Input Port    ; n/a      ;             ;
;     -- i_txuart                                                       ; Top       ; Input Pad     ; Unplaced ; Synthesized ;
;     -- i_txuart~input                                                 ; Top       ; Input Buffer  ; Unplaced ; Synthesized ;
;                                                                       ;           ;               ;          ;             ;
; jtag.bp.MIPS_IFE_inst_memory_auto_generated_mgl_prim2_clr             ; Top       ; Input Port    ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; jtag.bp.MIPS_IFE_inst_memory_auto_generated_mgl_prim2_ena             ; Top       ; Input Port    ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; jtag.bp.MIPS_IFE_inst_memory_auto_generated_mgl_prim2_ir_in_0_        ; Top       ; Input Port    ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; jtag.bp.MIPS_IFE_inst_memory_auto_generated_mgl_prim2_ir_in_1_        ; Top       ; Input Port    ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; jtag.bp.MIPS_IFE_inst_memory_auto_generated_mgl_prim2_ir_in_2_        ; Top       ; Input Port    ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; jtag.bp.MIPS_IFE_inst_memory_auto_generated_mgl_prim2_ir_in_3_        ; Top       ; Input Port    ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; jtag.bp.MIPS_IFE_inst_memory_auto_generated_mgl_prim2_ir_in_4_        ; Top       ; Input Port    ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; jtag.bp.MIPS_IFE_inst_memory_auto_generated_mgl_prim2_ir_in_5_        ; Top       ; Input Port    ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; jtag.bp.MIPS_IFE_inst_memory_auto_generated_mgl_prim2_ir_in_6_        ; Top       ; Input Port    ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; jtag.bp.MIPS_IFE_inst_memory_auto_generated_mgl_prim2_ir_in_7_        ; Top       ; Input Port    ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; jtag.bp.MIPS_IFE_inst_memory_auto_generated_mgl_prim2_ir_out_0_       ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; jtag.bp.MIPS_IFE_inst_memory_auto_generated_mgl_prim2_ir_out_1_       ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; jtag.bp.MIPS_IFE_inst_memory_auto_generated_mgl_prim2_ir_out_2_       ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; jtag.bp.MIPS_IFE_inst_memory_auto_generated_mgl_prim2_ir_out_3_       ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; jtag.bp.MIPS_IFE_inst_memory_auto_generated_mgl_prim2_ir_out_4_       ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; jtag.bp.MIPS_IFE_inst_memory_auto_generated_mgl_prim2_ir_out_5_       ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; jtag.bp.MIPS_IFE_inst_memory_auto_generated_mgl_prim2_ir_out_6_       ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; jtag.bp.MIPS_IFE_inst_memory_auto_generated_mgl_prim2_ir_out_7_       ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; jtag.bp.MIPS_IFE_inst_memory_auto_generated_mgl_prim2_jtag_state_cdr  ; Top       ; Input Port    ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; jtag.bp.MIPS_IFE_inst_memory_auto_generated_mgl_prim2_jtag_state_e1dr ; Top       ; Input Port    ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; jtag.bp.MIPS_IFE_inst_memory_auto_generated_mgl_prim2_jtag_state_sdr  ; Top       ; Input Port    ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; jtag.bp.MIPS_IFE_inst_memory_auto_generated_mgl_prim2_jtag_state_udr  ; Top       ; Input Port    ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; jtag.bp.MIPS_IFE_inst_memory_auto_generated_mgl_prim2_jtag_state_uir  ; Top       ; Input Port    ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; jtag.bp.MIPS_IFE_inst_memory_auto_generated_mgl_prim2_raw_tck         ; Top       ; Input Port    ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; jtag.bp.MIPS_IFE_inst_memory_auto_generated_mgl_prim2_tdi             ; Top       ; Input Port    ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; jtag.bp.MIPS_IFE_inst_memory_auto_generated_mgl_prim2_tdo             ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; jtag.bp.MIPS_IFE_inst_memory_auto_generated_mgl_prim2_usr1            ; Top       ; Input Port    ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; jtag.bp.MIPS_MEM_data_memory_auto_generated_mgl_prim2_clr             ; Top       ; Input Port    ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; jtag.bp.MIPS_MEM_data_memory_auto_generated_mgl_prim2_ena             ; Top       ; Input Port    ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; jtag.bp.MIPS_MEM_data_memory_auto_generated_mgl_prim2_ir_in_0_        ; Top       ; Input Port    ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; jtag.bp.MIPS_MEM_data_memory_auto_generated_mgl_prim2_ir_in_1_        ; Top       ; Input Port    ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; jtag.bp.MIPS_MEM_data_memory_auto_generated_mgl_prim2_ir_in_2_        ; Top       ; Input Port    ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; jtag.bp.MIPS_MEM_data_memory_auto_generated_mgl_prim2_ir_in_3_        ; Top       ; Input Port    ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; jtag.bp.MIPS_MEM_data_memory_auto_generated_mgl_prim2_ir_in_4_        ; Top       ; Input Port    ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; jtag.bp.MIPS_MEM_data_memory_auto_generated_mgl_prim2_ir_in_5_        ; Top       ; Input Port    ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; jtag.bp.MIPS_MEM_data_memory_auto_generated_mgl_prim2_ir_in_6_        ; Top       ; Input Port    ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; jtag.bp.MIPS_MEM_data_memory_auto_generated_mgl_prim2_ir_in_7_        ; Top       ; Input Port    ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; jtag.bp.MIPS_MEM_data_memory_auto_generated_mgl_prim2_ir_out_0_       ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; jtag.bp.MIPS_MEM_data_memory_auto_generated_mgl_prim2_ir_out_1_       ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; jtag.bp.MIPS_MEM_data_memory_auto_generated_mgl_prim2_ir_out_2_       ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; jtag.bp.MIPS_MEM_data_memory_auto_generated_mgl_prim2_ir_out_3_       ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; jtag.bp.MIPS_MEM_data_memory_auto_generated_mgl_prim2_ir_out_4_       ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; jtag.bp.MIPS_MEM_data_memory_auto_generated_mgl_prim2_ir_out_5_       ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; jtag.bp.MIPS_MEM_data_memory_auto_generated_mgl_prim2_ir_out_6_       ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; jtag.bp.MIPS_MEM_data_memory_auto_generated_mgl_prim2_ir_out_7_       ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; jtag.bp.MIPS_MEM_data_memory_auto_generated_mgl_prim2_jtag_state_cdr  ; Top       ; Input Port    ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; jtag.bp.MIPS_MEM_data_memory_auto_generated_mgl_prim2_jtag_state_e1dr ; Top       ; Input Port    ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; jtag.bp.MIPS_MEM_data_memory_auto_generated_mgl_prim2_jtag_state_sdr  ; Top       ; Input Port    ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; jtag.bp.MIPS_MEM_data_memory_auto_generated_mgl_prim2_jtag_state_udr  ; Top       ; Input Port    ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; jtag.bp.MIPS_MEM_data_memory_auto_generated_mgl_prim2_jtag_state_uir  ; Top       ; Input Port    ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; jtag.bp.MIPS_MEM_data_memory_auto_generated_mgl_prim2_raw_tck         ; Top       ; Input Port    ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; jtag.bp.MIPS_MEM_data_memory_auto_generated_mgl_prim2_tdi             ; Top       ; Input Port    ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; jtag.bp.MIPS_MEM_data_memory_auto_generated_mgl_prim2_tdo             ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; jtag.bp.MIPS_MEM_data_memory_auto_generated_mgl_prim2_usr1            ; Top       ; Input Port    ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; o_hex0[0]                                                             ; Top       ; Output Port   ; n/a      ;             ;
;     -- o_hex0[0]                                                      ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- o_hex0[0]~output                                               ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                       ;           ;               ;          ;             ;
; o_hex0[1]                                                             ; Top       ; Output Port   ; n/a      ;             ;
;     -- o_hex0[1]                                                      ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- o_hex0[1]~output                                               ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                       ;           ;               ;          ;             ;
; o_hex0[2]                                                             ; Top       ; Output Port   ; n/a      ;             ;
;     -- o_hex0[2]                                                      ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- o_hex0[2]~output                                               ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                       ;           ;               ;          ;             ;
; o_hex0[3]                                                             ; Top       ; Output Port   ; n/a      ;             ;
;     -- o_hex0[3]                                                      ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- o_hex0[3]~output                                               ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                       ;           ;               ;          ;             ;
; o_hex0[4]                                                             ; Top       ; Output Port   ; n/a      ;             ;
;     -- o_hex0[4]                                                      ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- o_hex0[4]~output                                               ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                       ;           ;               ;          ;             ;
; o_hex0[5]                                                             ; Top       ; Output Port   ; n/a      ;             ;
;     -- o_hex0[5]                                                      ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- o_hex0[5]~output                                               ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                       ;           ;               ;          ;             ;
; o_hex0[6]                                                             ; Top       ; Output Port   ; n/a      ;             ;
;     -- o_hex0[6]                                                      ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- o_hex0[6]~output                                               ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                       ;           ;               ;          ;             ;
; o_hex1[0]                                                             ; Top       ; Output Port   ; n/a      ;             ;
;     -- o_hex1[0]                                                      ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- o_hex1[0]~output                                               ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                       ;           ;               ;          ;             ;
; o_hex1[1]                                                             ; Top       ; Output Port   ; n/a      ;             ;
;     -- o_hex1[1]                                                      ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- o_hex1[1]~output                                               ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                       ;           ;               ;          ;             ;
; o_hex1[2]                                                             ; Top       ; Output Port   ; n/a      ;             ;
;     -- o_hex1[2]                                                      ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- o_hex1[2]~output                                               ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                       ;           ;               ;          ;             ;
; o_hex1[3]                                                             ; Top       ; Output Port   ; n/a      ;             ;
;     -- o_hex1[3]                                                      ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- o_hex1[3]~output                                               ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                       ;           ;               ;          ;             ;
; o_hex1[4]                                                             ; Top       ; Output Port   ; n/a      ;             ;
;     -- o_hex1[4]                                                      ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- o_hex1[4]~output                                               ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                       ;           ;               ;          ;             ;
; o_hex1[5]                                                             ; Top       ; Output Port   ; n/a      ;             ;
;     -- o_hex1[5]                                                      ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- o_hex1[5]~output                                               ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                       ;           ;               ;          ;             ;
; o_hex1[6]                                                             ; Top       ; Output Port   ; n/a      ;             ;
;     -- o_hex1[6]                                                      ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- o_hex1[6]~output                                               ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                       ;           ;               ;          ;             ;
; o_hex2[0]                                                             ; Top       ; Output Port   ; n/a      ;             ;
;     -- o_hex2[0]                                                      ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- o_hex2[0]~output                                               ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                       ;           ;               ;          ;             ;
; o_hex2[1]                                                             ; Top       ; Output Port   ; n/a      ;             ;
;     -- o_hex2[1]                                                      ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- o_hex2[1]~output                                               ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                       ;           ;               ;          ;             ;
; o_hex2[2]                                                             ; Top       ; Output Port   ; n/a      ;             ;
;     -- o_hex2[2]                                                      ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- o_hex2[2]~output                                               ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                       ;           ;               ;          ;             ;
; o_hex2[3]                                                             ; Top       ; Output Port   ; n/a      ;             ;
;     -- o_hex2[3]                                                      ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- o_hex2[3]~output                                               ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                       ;           ;               ;          ;             ;
; o_hex2[4]                                                             ; Top       ; Output Port   ; n/a      ;             ;
;     -- o_hex2[4]                                                      ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- o_hex2[4]~output                                               ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                       ;           ;               ;          ;             ;
; o_hex2[5]                                                             ; Top       ; Output Port   ; n/a      ;             ;
;     -- o_hex2[5]                                                      ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- o_hex2[5]~output                                               ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                       ;           ;               ;          ;             ;
; o_hex2[6]                                                             ; Top       ; Output Port   ; n/a      ;             ;
;     -- o_hex2[6]                                                      ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- o_hex2[6]~output                                               ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                       ;           ;               ;          ;             ;
; o_hex3[0]                                                             ; Top       ; Output Port   ; n/a      ;             ;
;     -- o_hex3[0]                                                      ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- o_hex3[0]~output                                               ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                       ;           ;               ;          ;             ;
; o_hex3[1]                                                             ; Top       ; Output Port   ; n/a      ;             ;
;     -- o_hex3[1]                                                      ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- o_hex3[1]~output                                               ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                       ;           ;               ;          ;             ;
; o_hex3[2]                                                             ; Top       ; Output Port   ; n/a      ;             ;
;     -- o_hex3[2]                                                      ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- o_hex3[2]~output                                               ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                       ;           ;               ;          ;             ;
; o_hex3[3]                                                             ; Top       ; Output Port   ; n/a      ;             ;
;     -- o_hex3[3]                                                      ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- o_hex3[3]~output                                               ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                       ;           ;               ;          ;             ;
; o_hex3[4]                                                             ; Top       ; Output Port   ; n/a      ;             ;
;     -- o_hex3[4]                                                      ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- o_hex3[4]~output                                               ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                       ;           ;               ;          ;             ;
; o_hex3[5]                                                             ; Top       ; Output Port   ; n/a      ;             ;
;     -- o_hex3[5]                                                      ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- o_hex3[5]~output                                               ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                       ;           ;               ;          ;             ;
; o_hex3[6]                                                             ; Top       ; Output Port   ; n/a      ;             ;
;     -- o_hex3[6]                                                      ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- o_hex3[6]~output                                               ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                       ;           ;               ;          ;             ;
; o_hex4[0]                                                             ; Top       ; Output Port   ; n/a      ;             ;
;     -- o_hex4[0]                                                      ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- o_hex4[0]~output                                               ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                       ;           ;               ;          ;             ;
; o_hex4[1]                                                             ; Top       ; Output Port   ; n/a      ;             ;
;     -- o_hex4[1]                                                      ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- o_hex4[1]~output                                               ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                       ;           ;               ;          ;             ;
; o_hex4[2]                                                             ; Top       ; Output Port   ; n/a      ;             ;
;     -- o_hex4[2]                                                      ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- o_hex4[2]~output                                               ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                       ;           ;               ;          ;             ;
; o_hex4[3]                                                             ; Top       ; Output Port   ; n/a      ;             ;
;     -- o_hex4[3]                                                      ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- o_hex4[3]~output                                               ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                       ;           ;               ;          ;             ;
; o_hex4[4]                                                             ; Top       ; Output Port   ; n/a      ;             ;
;     -- o_hex4[4]                                                      ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- o_hex4[4]~output                                               ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                       ;           ;               ;          ;             ;
; o_hex4[5]                                                             ; Top       ; Output Port   ; n/a      ;             ;
;     -- o_hex4[5]                                                      ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- o_hex4[5]~output                                               ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                       ;           ;               ;          ;             ;
; o_hex4[6]                                                             ; Top       ; Output Port   ; n/a      ;             ;
;     -- o_hex4[6]                                                      ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- o_hex4[6]~output                                               ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                       ;           ;               ;          ;             ;
; o_hex5[0]                                                             ; Top       ; Output Port   ; n/a      ;             ;
;     -- o_hex5[0]                                                      ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- o_hex5[0]~output                                               ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                       ;           ;               ;          ;             ;
; o_hex5[1]                                                             ; Top       ; Output Port   ; n/a      ;             ;
;     -- o_hex5[1]                                                      ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- o_hex5[1]~output                                               ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                       ;           ;               ;          ;             ;
; o_hex5[2]                                                             ; Top       ; Output Port   ; n/a      ;             ;
;     -- o_hex5[2]                                                      ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- o_hex5[2]~output                                               ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                       ;           ;               ;          ;             ;
; o_hex5[3]                                                             ; Top       ; Output Port   ; n/a      ;             ;
;     -- o_hex5[3]                                                      ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- o_hex5[3]~output                                               ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                       ;           ;               ;          ;             ;
; o_hex5[4]                                                             ; Top       ; Output Port   ; n/a      ;             ;
;     -- o_hex5[4]                                                      ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- o_hex5[4]~output                                               ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                       ;           ;               ;          ;             ;
; o_hex5[5]                                                             ; Top       ; Output Port   ; n/a      ;             ;
;     -- o_hex5[5]                                                      ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- o_hex5[5]~output                                               ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                       ;           ;               ;          ;             ;
; o_hex5[6]                                                             ; Top       ; Output Port   ; n/a      ;             ;
;     -- o_hex5[6]                                                      ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- o_hex5[6]~output                                               ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                       ;           ;               ;          ;             ;
; o_leds[0]                                                             ; Top       ; Output Port   ; n/a      ;             ;
;     -- o_leds[0]                                                      ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- o_leds[0]~output                                               ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                       ;           ;               ;          ;             ;
; o_leds[1]                                                             ; Top       ; Output Port   ; n/a      ;             ;
;     -- o_leds[1]                                                      ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- o_leds[1]~output                                               ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                       ;           ;               ;          ;             ;
; o_leds[2]                                                             ; Top       ; Output Port   ; n/a      ;             ;
;     -- o_leds[2]                                                      ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- o_leds[2]~output                                               ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                       ;           ;               ;          ;             ;
; o_leds[3]                                                             ; Top       ; Output Port   ; n/a      ;             ;
;     -- o_leds[3]                                                      ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- o_leds[3]~output                                               ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                       ;           ;               ;          ;             ;
; o_leds[4]                                                             ; Top       ; Output Port   ; n/a      ;             ;
;     -- o_leds[4]                                                      ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- o_leds[4]~output                                               ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                       ;           ;               ;          ;             ;
; o_leds[5]                                                             ; Top       ; Output Port   ; n/a      ;             ;
;     -- o_leds[5]                                                      ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- o_leds[5]~output                                               ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                       ;           ;               ;          ;             ;
; o_leds[6]                                                             ; Top       ; Output Port   ; n/a      ;             ;
;     -- o_leds[6]                                                      ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- o_leds[6]~output                                               ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                       ;           ;               ;          ;             ;
; o_leds[7]                                                             ; Top       ; Output Port   ; n/a      ;             ;
;     -- o_leds[7]                                                      ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- o_leds[7]~output                                               ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                       ;           ;               ;          ;             ;
; o_pwm                                                                 ; Top       ; Output Port   ; n/a      ;             ;
;     -- o_pwm                                                          ; Top       ; Output Pad    ; Unplaced ; Synthesized ;
;     -- o_pwm~output                                                   ; Top       ; Output Buffer ; Unplaced ; Synthesized ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.INTR_CTRL_core_inst_o_ifg_0_                               ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.INTR_CTRL_core_inst_o_ifg_1_                               ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.INTR_CTRL_core_inst_o_ifg_2_                               ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.INTR_CTRL_core_inst_o_ifg_3_                               ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.INTR_CTRL_core_inst_o_ifg_4_                               ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.INTR_CTRL_core_inst_o_ifg_5_                               ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.INTR_CTRL_core_inst_o_ifg_6_                               ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.INTR_CTRL_core_inst_o_ifg_7_                               ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.MIPS_IFE_o_Instruction_0_                                  ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.MIPS_IFE_o_Instruction_10_                                 ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.MIPS_IFE_o_Instruction_11_                                 ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.MIPS_IFE_o_Instruction_12_                                 ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.MIPS_IFE_o_Instruction_13_                                 ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.MIPS_IFE_o_Instruction_14_                                 ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.MIPS_IFE_o_Instruction_15_                                 ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.MIPS_IFE_o_Instruction_16_                                 ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.MIPS_IFE_o_Instruction_17_                                 ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.MIPS_IFE_o_Instruction_18_                                 ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.MIPS_IFE_o_Instruction_19_                                 ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.MIPS_IFE_o_Instruction_1_                                  ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.MIPS_IFE_o_Instruction_20_                                 ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.MIPS_IFE_o_Instruction_21_                                 ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.MIPS_IFE_o_Instruction_22_                                 ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.MIPS_IFE_o_Instruction_23_                                 ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.MIPS_IFE_o_Instruction_24_                                 ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.MIPS_IFE_o_Instruction_25_                                 ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.MIPS_IFE_o_Instruction_26_                                 ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.MIPS_IFE_o_Instruction_27_                                 ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.MIPS_IFE_o_Instruction_28_                                 ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.MIPS_IFE_o_Instruction_29_                                 ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.MIPS_IFE_o_Instruction_2_                                  ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.MIPS_IFE_o_Instruction_30_                                 ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.MIPS_IFE_o_Instruction_31_                                 ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.MIPS_IFE_o_Instruction_3_                                  ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.MIPS_IFE_o_Instruction_4_                                  ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.MIPS_IFE_o_Instruction_5_                                  ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.MIPS_IFE_o_Instruction_6_                                  ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.MIPS_IFE_o_Instruction_7_                                  ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.MIPS_IFE_o_Instruction_8_                                  ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.MIPS_IFE_o_Instruction_9_                                  ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.TIMER_BTCCR0_0_                                            ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.TIMER_BTCCR0_10_                                           ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.TIMER_BTCCR0_11_                                           ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.TIMER_BTCCR0_12_                                           ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.TIMER_BTCCR0_13_                                           ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.TIMER_BTCCR0_14_                                           ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.TIMER_BTCCR0_15_                                           ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.TIMER_BTCCR0_16_                                           ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.TIMER_BTCCR0_17_                                           ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.TIMER_BTCCR0_18_                                           ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.TIMER_BTCCR0_19_                                           ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.TIMER_BTCCR0_1_                                            ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.TIMER_BTCCR0_20_                                           ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.TIMER_BTCCR0_21_                                           ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.TIMER_BTCCR0_22_                                           ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.TIMER_BTCCR0_23_                                           ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.TIMER_BTCCR0_24_                                           ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.TIMER_BTCCR0_25_                                           ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.TIMER_BTCCR0_26_                                           ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.TIMER_BTCCR0_27_                                           ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.TIMER_BTCCR0_28_                                           ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.TIMER_BTCCR0_29_                                           ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.TIMER_BTCCR0_2_                                            ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.TIMER_BTCCR0_30_                                           ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.TIMER_BTCCR0_31_                                           ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.TIMER_BTCCR0_3_                                            ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.TIMER_BTCCR0_4_                                            ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.TIMER_BTCCR0_5_                                            ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.TIMER_BTCCR0_6_                                            ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.TIMER_BTCCR0_7_                                            ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.TIMER_BTCCR0_8_                                            ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.TIMER_BTCCR0_9_                                            ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.TIMER_BTCCR1_0_                                            ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.TIMER_BTCCR1_10_                                           ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.TIMER_BTCCR1_11_                                           ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.TIMER_BTCCR1_12_                                           ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.TIMER_BTCCR1_13_                                           ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.TIMER_BTCCR1_14_                                           ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.TIMER_BTCCR1_15_                                           ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.TIMER_BTCCR1_16_                                           ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.TIMER_BTCCR1_17_                                           ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.TIMER_BTCCR1_18_                                           ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.TIMER_BTCCR1_19_                                           ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.TIMER_BTCCR1_1_                                            ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.TIMER_BTCCR1_20_                                           ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.TIMER_BTCCR1_21_                                           ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.TIMER_BTCCR1_22_                                           ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.TIMER_BTCCR1_23_                                           ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.TIMER_BTCCR1_24_                                           ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.TIMER_BTCCR1_25_                                           ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.TIMER_BTCCR1_26_                                           ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.TIMER_BTCCR1_27_                                           ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.TIMER_BTCCR1_28_                                           ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.TIMER_BTCCR1_29_                                           ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.TIMER_BTCCR1_2_                                            ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.TIMER_BTCCR1_30_                                           ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.TIMER_BTCCR1_31_                                           ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.TIMER_BTCCR1_3_                                            ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.TIMER_BTCCR1_4_                                            ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.TIMER_BTCCR1_5_                                            ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.TIMER_BTCCR1_6_                                            ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.TIMER_BTCCR1_7_                                            ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.TIMER_BTCCR1_8_                                            ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.TIMER_BTCCR1_9_                                            ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.TIMER_BTCTL_0_                                             ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.TIMER_BTCTL_1_                                             ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.TIMER_BTCTL_2_                                             ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.TIMER_BTCTL_3_                                             ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.TIMER_BTCTL_4_                                             ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.TIMER_BTCTL_5_                                             ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.TIMER_BTCTL_6_                                             ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.TIMER_BTCTL_7_                                             ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.TIMER_BTimer_inst_o_BTCNT_0_                               ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.TIMER_BTimer_inst_o_BTCNT_10_                              ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.TIMER_BTimer_inst_o_BTCNT_11_                              ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.TIMER_BTimer_inst_o_BTCNT_12_                              ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.TIMER_BTimer_inst_o_BTCNT_13_                              ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.TIMER_BTimer_inst_o_BTCNT_14_                              ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.TIMER_BTimer_inst_o_BTCNT_15_                              ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.TIMER_BTimer_inst_o_BTCNT_16_                              ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.TIMER_BTimer_inst_o_BTCNT_17_                              ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.TIMER_BTimer_inst_o_BTCNT_18_                              ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.TIMER_BTimer_inst_o_BTCNT_19_                              ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.TIMER_BTimer_inst_o_BTCNT_1_                               ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.TIMER_BTimer_inst_o_BTCNT_20_                              ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.TIMER_BTimer_inst_o_BTCNT_21_                              ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.TIMER_BTimer_inst_o_BTCNT_22_                              ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.TIMER_BTimer_inst_o_BTCNT_23_                              ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.TIMER_BTimer_inst_o_BTCNT_24_                              ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.TIMER_BTimer_inst_o_BTCNT_25_                              ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.TIMER_BTimer_inst_o_BTCNT_26_                              ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.TIMER_BTimer_inst_o_BTCNT_27_                              ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.TIMER_BTimer_inst_o_BTCNT_28_                              ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.TIMER_BTimer_inst_o_BTCNT_29_                              ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.TIMER_BTimer_inst_o_BTCNT_2_                               ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.TIMER_BTimer_inst_o_BTCNT_30_                              ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.TIMER_BTimer_inst_o_BTCNT_31_                              ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.TIMER_BTimer_inst_o_BTCNT_3_                               ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.TIMER_BTimer_inst_o_BTCNT_4_                               ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.TIMER_BTimer_inst_o_BTCNT_5_                               ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.TIMER_BTimer_inst_o_BTCNT_6_                               ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.TIMER_BTimer_inst_o_BTCNT_7_                               ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.TIMER_BTimer_inst_o_BTCNT_8_                               ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
; pre_syn.bp.TIMER_BTimer_inst_o_BTCNT_9_                               ; Top       ; Output Port   ; n/a      ;             ;
;                                                                       ;           ;               ;          ;             ;
+-----------------------------------------------------------------------+-----------+---------------+----------+-------------+


+-------------------------------------------------------------+
; Partition Merge Resource Usage Summary                      ;
+---------------------------------------------+---------------+
; Resource                                    ; Usage         ;
+---------------------------------------------+---------------+
; Estimate of Logic utilization (ALMs needed) ; 4661          ;
;                                             ;               ;
; Combinational ALUT usage for logic          ; 3184          ;
;     -- 7 input functions                    ; 42            ;
;     -- 6 input functions                    ; 1252          ;
;     -- 5 input functions                    ; 964           ;
;     -- 4 input functions                    ; 442           ;
;     -- <=3 input functions                  ; 484           ;
;                                             ;               ;
; Dedicated logic registers                   ; 7489          ;
;                                             ;               ;
; I/O pins                                    ; 66            ;
; Total MLAB memory bits                      ; 0             ;
; Total block memory bits                     ; 1921024       ;
;                                             ;               ;
; Total DSP Blocks                            ; 2             ;
;                                             ;               ;
; Total PLLs                                  ; 2             ;
;     -- PLLs                                 ; 2             ;
;                                             ;               ;
; Maximum fan-out node                        ; i_clock~input ;
; Maximum fan-out                             ; 4090          ;
; Total fan-out                               ; 53779         ;
; Average fan-out                             ; 4.75          ;
+---------------------------------------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge RAM Summary                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+---------------------------------------------------------------------------------------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                                                                                         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+---------------------------------------------------------------------------------------------+
; MIPSenv:MIPS|Ifetch:IFE|altsyncram:inst_memory|altsyncram_6fa4:auto_generated|altsyncram_ap83:altsyncram1|ALTSYNCRAM                                                                                  ; AUTO ; True Dual Port   ; 2048         ; 32           ; 2048         ; 32           ; 65536   ; C:\Users\elado\Desktop\vhdl_lab\CPUArchitecture-VHDL\Project\test_files\INTR_TEST2\ITCM.hex ;
; MIPSenv:MIPS|dmemory:MEM|altsyncram:data_memory|altsyncram_aic4:auto_generated|altsyncram_r1a3:altsyncram1|ALTSYNCRAM                                                                                 ; AUTO ; True Dual Port   ; 2048         ; 32           ; 2048         ; 32           ; 65536   ; C:\Users\elado\Desktop\vhdl_lab\CPUArchitecture-VHDL\Project\test_files\INTR_TEST2\DTCM.hex ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_al84:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 4096         ; 437          ; 4096         ; 437          ; 1789952 ; None                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+---------------------------------------------------------------------------------------------+


+-------------------------------------------------+
; Partition Merge DSP Block Usage Summary         ;
+-----------------------------------+-------------+
; Statistic                         ; Number Used ;
+-----------------------------------+-------------+
; Two Independent 18x18             ; 1           ;
; Sum of two 18x18                  ; 1           ;
; Total number of DSP blocks        ; 2           ;
;                                   ;             ;
; Fixed Point Unsigned Multiplier   ; 1           ;
; Fixed Point Mixed Sign Multiplier ; 2           ;
+-----------------------------------+-------------+


+--------------------------+
; Partition Merge Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Partition Merge
    Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
    Info: Processing started: Tue Sep  3 14:25:14 2024
Info: Command: quartus_cdb --read_settings_files=off --write_settings_files=off MCU -c MCU --merge=on
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (35007): Using synthesis netlist for partition "Top"
Info (35007): Using synthesis netlist for partition "sld_hub:auto_hub"
Info (35007): Using synthesis netlist for partition "sld_signaltap:auto_signaltap_0"
Critical Warning (35025): Partially connected in-system debug instance "auto_signaltap_0" to 723 of its 907 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 184 missing sources or connections.
Info (35002): Resolved and merged 3 partition(s)
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 13 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Critical Warning (138067): Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically.
Warning: RST port on the PLL is not properly connected on instance PLL3:PLL_inst|PLL3_0002:pll3_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance PLL3:PLL_inst|PLL3_0002:pll3_inst|altera_pll:altera_pll_i|general[1].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Info (21057): Implemented 10433 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 18 input pins
    Info (21059): Implemented 52 output pins
    Info (21061): Implemented 9857 logic cells
    Info (21064): Implemented 501 RAM segments
    Info (21065): Implemented 2 PLLs
    Info (21062): Implemented 2 DSP elements
Info: Quartus Prime Partition Merge was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4829 megabytes
    Info: Processing ended: Tue Sep  3 14:25:17 2024
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:01


