Info: Generated by version: 22.4 build 94
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /bwrcq/C/nikhiljha/fpga/Demonstration/FPGA/LED_Blink/DDR4_Cal.ip --block-symbol-file --output-directory=/bwrcq/C/nikhiljha/fpga/Demonstration/FPGA/LED_Blink/DDR4_Cal --family=Agilex --part=AGFB014R24B2E2V
Warning: emif_cal_0: Used altera_emif_cal 2.6.2 (instead of 2.6.0)
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /bwrcq/C/nikhiljha/fpga/Demonstration/FPGA/LED_Blink/DDR4_Cal.ip --synthesis=VERILOG --output-directory=/bwrcq/C/nikhiljha/fpga/Demonstration/FPGA/LED_Blink/DDR4_Cal --family=Agilex --part=AGFB014R24B2E2V
Warning: emif_cal_0: Used altera_emif_cal 2.6.2 (instead of 2.6.0)
Info: DDR4_Cal: "Transforming system: DDR4_Cal"
Info: DDR4_Cal: "Naming system components in system: DDR4_Cal"
Info: DDR4_Cal: "Processing generation queue"
Info: DDR4_Cal: "Generating: DDR4_Cal"
Info: DDR4_Cal: "Generating: DDR4_Cal_altera_emif_cal_262_c4fgnxa"
Info: DDR4_Cal: "Generating: DDR4_Cal_altera_emif_cal_iossm_262_7er3wya"
Info: DDR4_Cal: Done "DDR4_Cal" with 3 modules, 11 files
Info: Finished: Create HDL design files for synthesis
