
****** PlanAhead v14.5 (64-bit)
  **** Build 247527 by xbuild on Mon Mar 25 17:11:23 MDT 2013
    ** Copyright 1986-1999, 2001-2012 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -1075 day(s)
INFO: [Device 21-36] Loading parts and site information from /media/storage/opt/xilinx/14.5/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [/media/storage/opt/xilinx/14.5/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/media/storage/opt/xilinx/14.5/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source /media/data/git/jcfpga/LX150/pa.fromNetlist.tcl
# create_project -name LX150 -dir "/media/data/git/jcfpga/LX150/planAhead_run_1" -part xc6slx150fgg484-3
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "/media/data/git/jcfpga/LX150/ADC_CTRL.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {/media/data/git/jcfpga/LX150} {hdl} {ipcore_dir} }
# add_files [list {ipcore_dir/BLOCKMEM.ncf}] -fileset [get_property constrset [current_run]]
# set_property target_constrs_file "constraints-test-board.ucf" [current_fileset -constrset]
Adding file '/media/data/git/jcfpga/LX150/constraints-test-board.ucf' to fileset 'constrs_1'
# add_files [list {constraints-test-board.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc6slx150fgg484-3
Release 14.5 - ngc2edif P.58f (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Release 14.5 - ngc2edif P.58f (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design ADC_CTRL.ngc ...
WARNING:NetListWriters:298 - No output is written to ADC_CTRL.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   DIGIF_INST/falling_edge_process.txbuf_l<4 : 0> on block ADC_CTRL is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus DIGIF_INST/rising_edge_process.txbuf_l<4
   : 0> on block ADC_CTRL is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus
   DIGIF_INST/falling_edge_process.preamble_var<4 : 2> on block ADC_CTRL is not
   reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file ADC_CTRL.edif ...
ngc2edif: Total memory usage is 107608 kilobytes

Parsing EDIF File [./planAhead_run_1/LX150.data/cache/ADC_CTRL_ngc_a5a7e072.edif]
Finished Parsing EDIF File [./planAhead_run_1/LX150.data/cache/ADC_CTRL_ngc_a5a7e072.edif]
Release 14.5 - ngc2edif P.58f (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Release 14.5 - ngc2edif P.58f (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design DATA_TO_GPIFII_FIFO.ngc ...
WARNING:NetListWriters:298 - No output is written to DATA_TO_GPIFII_FIFO.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file DATA_TO_GPIFII_FIFO.edif ...
ngc2edif: Total memory usage is 106920 kilobytes

Reading core file '/media/data/git/jcfpga/LX150/hdl/DATA_TO_GPIFII_FIFO.ngc' for (cell view 'DATA_TO_GPIFII_FIFO', library 'ADC_CTRL_lib', file 'ADC_CTRL.ngc')
Parsing EDIF File [./planAhead_run_1/LX150.data/cache/DATA_TO_GPIFII_FIFO_ngc_ef0962f3.edif]
Finished Parsing EDIF File [./planAhead_run_1/LX150.data/cache/DATA_TO_GPIFII_FIFO_ngc_ef0962f3.edif]
Release 14.5 - ngc2edif P.58f (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Release 14.5 - ngc2edif P.58f (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design DATA_FROM_GPIFII_FIFO.ngc ...
WARNING:NetListWriters:298 - No output is written to DATA_FROM_GPIFII_FIFO.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file DATA_FROM_GPIFII_FIFO.edif ...
ngc2edif: Total memory usage is 104556 kilobytes

Reading core file '/media/data/git/jcfpga/LX150/hdl/DATA_FROM_GPIFII_FIFO.ngc' for (cell view 'DATA_FROM_GPIFII_FIFO', library 'ADC_CTRL_lib', file 'ADC_CTRL.ngc')
Parsing EDIF File [./planAhead_run_1/LX150.data/cache/DATA_FROM_GPIFII_FIFO_ngc_ef0962f3.edif]
Finished Parsing EDIF File [./planAhead_run_1/LX150.data/cache/DATA_FROM_GPIFII_FIFO_ngc_ef0962f3.edif]
Release 14.5 - ngc2edif P.58f (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Release 14.5 - ngc2edif P.58f (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design word2byte.ngc ...
WARNING:NetListWriters:298 - No output is written to word2byte.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file word2byte.edif ...
ngc2edif: Total memory usage is 104396 kilobytes

Reading core file '/media/data/git/jcfpga/LX150/hdl/word2byte.ngc' for (cell view 'word2byte', library 'ADC_CTRL_lib', file 'ADC_CTRL.ngc')
Parsing EDIF File [./planAhead_run_1/LX150.data/cache/word2byte_ngc_ef0962f3.edif]
Finished Parsing EDIF File [./planAhead_run_1/LX150.data/cache/word2byte_ngc_ef0962f3.edif]
Release 14.5 - ngc2edif P.58f (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Release 14.5 - ngc2edif P.58f (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design BLOCKMEM.ngc ...
WARNING:NetListWriters:298 - No output is written to BLOCKMEM.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file BLOCKMEM.edif ...
ngc2edif: Total memory usage is 103664 kilobytes

Reading core file '/media/data/git/jcfpga/LX150/ipcore_dir/BLOCKMEM.ngc' for (cell view 'BLOCKMEM', library 'ADC_CTRL_lib', file 'ADC_CTRL.ngc')
Parsing EDIF File [./planAhead_run_1/LX150.data/cache/BLOCKMEM_ngc_ee9642c9.edif]
Finished Parsing EDIF File [./planAhead_run_1/LX150.data/cache/BLOCKMEM_ngc_ee9642c9.edif]
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from /media/storage/opt/xilinx/14.5/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/spartan6lx/xc6slx150/ClockRegion.xml
Loading clock buffers from /media/storage/opt/xilinx/14.5/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/spartan6lx/xc6slx150/ClockBuffers.xml
Loading package pin functions from /media/storage/opt/xilinx/14.5/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/PinFunctions.xml...
Loading package from /media/storage/opt/xilinx/14.5/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/spartan6lx/xc6slx150/fgg484/Package.xml
Loading io standards from /media/storage/opt/xilinx/14.5/ISE_DS/PlanAhead/data/./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from /media/storage/opt/xilinx/14.5/ISE_DS/PlanAhead/data/parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : /media/storage/opt/xilinx/14.5/ISE_DS/PlanAhead/data/./parts/xilinx/spartan6/drc.xml
Parsing UCF File [/media/data/git/jcfpga/LX150/ipcore_dir/BLOCKMEM.ncf]
Finished Parsing UCF File [/media/data/git/jcfpga/LX150/ipcore_dir/BLOCKMEM.ncf]
Parsing UCF File [/media/data/git/jcfpga/LX150/constraints-test-board.ucf]
CRITICAL WARNING: [Constraints 18-5] Cannot loc terminal 'G0LTX_N' at site P19, DP Negative pin polarity mismatch [/media/data/git/jcfpga/LX150/constraints-test-board.ucf:103]
CRITICAL WARNING: [Constraints 18-5] Cannot loc terminal 'G0LTX_P' at site P20, DP Positive pin polarity mismatch [/media/data/git/jcfpga/LX150/constraints-test-board.ucf:104]
CRITICAL WARNING: [Constraints 18-5] Cannot loc terminal 'G1LTX_N' at site M16, DP Negative pin polarity mismatch [/media/data/git/jcfpga/LX150/constraints-test-board.ucf:107]
CRITICAL WARNING: [Constraints 18-5] Cannot loc terminal 'G1LTX_P' at site L15, DP Positive pin polarity mismatch [/media/data/git/jcfpga/LX150/constraints-test-board.ucf:108]
CRITICAL WARNING: [Constraints 18-5] Cannot loc terminal 'G2HTX_N' at site P17, DP Negative pin polarity mismatch [/media/data/git/jcfpga/LX150/constraints-test-board.ucf:113]
CRITICAL WARNING: [Constraints 18-5] Cannot loc terminal 'G2HTX_P' at site N16, DP Positive pin polarity mismatch [/media/data/git/jcfpga/LX150/constraints-test-board.ucf:114]
CRITICAL WARNING: [Constraints 18-5] Cannot loc terminal 'G3LTX_N' at site M17, DP Negative pin polarity mismatch [/media/data/git/jcfpga/LX150/constraints-test-board.ucf:115]
CRITICAL WARNING: [Constraints 18-5] Cannot loc terminal 'G3LTX_P' at site M18, DP Positive pin polarity mismatch [/media/data/git/jcfpga/LX150/constraints-test-board.ucf:116]
CRITICAL WARNING: [Constraints 18-5] Cannot loc terminal 'G4LTX_N' at site K16, DP Negative pin polarity mismatch [/media/data/git/jcfpga/LX150/constraints-test-board.ucf:119]
CRITICAL WARNING: [Constraints 18-5] Cannot loc terminal 'G4LTX_P' at site J16, DP Positive pin polarity mismatch [/media/data/git/jcfpga/LX150/constraints-test-board.ucf:120]
CRITICAL WARNING: [Constraints 18-5] Cannot loc terminal 'G4HTX_N' at site V21, DP Negative pin polarity mismatch [/media/data/git/jcfpga/LX150/constraints-test-board.ucf:121]
CRITICAL WARNING: [Constraints 18-5] Cannot loc terminal 'G4HTX_P' at site V22, DP Positive pin polarity mismatch [/media/data/git/jcfpga/LX150/constraints-test-board.ucf:122]
CRITICAL WARNING: [Constraints 18-5] Cannot loc terminal 'G5LTX_N' at site T21, DP Negative pin polarity mismatch [/media/data/git/jcfpga/LX150/constraints-test-board.ucf:123]
CRITICAL WARNING: [Constraints 18-5] Cannot loc terminal 'G5LTX_P' at site T22, DP Positive pin polarity mismatch [/media/data/git/jcfpga/LX150/constraints-test-board.ucf:124]
CRITICAL WARNING: [Constraints 18-5] Cannot loc terminal 'G5HTX_N' at site P21, DP Negative pin polarity mismatch [/media/data/git/jcfpga/LX150/constraints-test-board.ucf:125]
CRITICAL WARNING: [Constraints 18-5] Cannot loc terminal 'G5HTX_P' at site P22, DP Positive pin polarity mismatch [/media/data/git/jcfpga/LX150/constraints-test-board.ucf:126]
CRITICAL WARNING: [Constraints 18-5] Cannot loc terminal 'G6LTX_N' at site M21, DP Negative pin polarity mismatch [/media/data/git/jcfpga/LX150/constraints-test-board.ucf:127]
CRITICAL WARNING: [Constraints 18-5] Cannot loc terminal 'G6LTX_P' at site M22, DP Positive pin polarity mismatch [/media/data/git/jcfpga/LX150/constraints-test-board.ucf:128]
CRITICAL WARNING: [Constraints 18-5] Cannot loc terminal 'G7LTX_N' at site K21, DP Negative pin polarity mismatch [/media/data/git/jcfpga/LX150/constraints-test-board.ucf:131]
CRITICAL WARNING: [Constraints 18-5] Cannot loc terminal 'G7LTX_P' at site K22, DP Positive pin polarity mismatch [/media/data/git/jcfpga/LX150/constraints-test-board.ucf:132]
CRITICAL WARNING: [Constraints 18-5] Cannot loc terminal 'G7HTX_N' at site F21, DP Negative pin polarity mismatch [/media/data/git/jcfpga/LX150/constraints-test-board.ucf:133]
CRITICAL WARNING: [Constraints 18-5] Cannot loc terminal 'G7HTX_P' at site F22, DP Positive pin polarity mismatch [/media/data/git/jcfpga/LX150/constraints-test-board.ucf:134]
Finished Parsing UCF File [/media/data/git/jcfpga/LX150/constraints-test-board.ucf]
CRITICAL WARNING: [Constraints 18-329] No definition for group 'CLOCK', timing constraint is ignored [/media/data/git/jcfpga/LX150/constraints-test-board.ucf:12]
INFO: [Designutils 20-20] Invalid constraints found, use command 'write_ucf -constraints invalid <file>' to save all the invalid constraints to a file
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  IOBUF => IOBUF (OBUFT, IBUF): 32 instances

Phase 0 | Netlist Checksum: b47b4388
link_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 2912.613 ; gain = 208.285
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Thu Nov 10 13:39:22 2016...
INFO: [Common 17-83] Releasing license: PlanAhead
