
---------- Begin Simulation Statistics ----------
final_tick                               1323644161000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 105729                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703632                       # Number of bytes of host memory used
host_op_rate                                   106039                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 13587.78                       # Real time elapsed on the host
host_tick_rate                               97414282                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1436626150                       # Number of instructions simulated
sim_ops                                    1440829902                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.323644                       # Number of seconds simulated
sim_ticks                                1323644161000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.287170                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              184246746                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           211081132                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         16777159                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        288495792                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          22938530                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       24554030                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses         1615500                       # Number of indirect misses.
system.cpu0.branchPred.lookups              363990492                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2194901                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       2100268                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         10585245                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 329546208                       # Number of branches committed
system.cpu0.commit.bw_lim_events             36380318                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        6309738                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      132669276                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1316552504                       # Number of instructions committed
system.cpu0.commit.committedOps            1318656079                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2438715980                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.540717                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.299100                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1801048466     73.85%     73.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    372618207     15.28%     89.13% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     98323139      4.03%     93.16% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     91413999      3.75%     96.91% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     23119461      0.95%     97.86% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      7397440      0.30%     98.16% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      4262641      0.17%     98.34% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      4152309      0.17%     98.51% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     36380318      1.49%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2438715980                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            25143434                       # Number of function calls committed.
system.cpu0.commit.int_insts               1273924188                       # Number of committed integer instructions.
system.cpu0.commit.loads                    405171510                       # Number of loads committed
system.cpu0.commit.membars                    4203734                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4203740      0.32%      0.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       742064532     56.27%     56.59% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       11831782      0.90%     57.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2099835      0.16%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      407271770     30.89%     88.53% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     151184370     11.47%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1318656079                       # Class of committed instruction
system.cpu0.commit.refs                     558456168                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1316552504                       # Number of Instructions Simulated
system.cpu0.committedOps                   1318656079                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.005397                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.005397                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            459496533                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              6252056                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           181121855                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1482228301                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               982917431                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1002675958                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              10600566                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             14075133                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              6738756                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  363990492                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                267260360                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1481095476                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              4185310                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          113                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1524952666                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  10                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles               33584960                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.137864                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         964541165                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         207185276                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.577588                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2462429244                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.622118                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.914800                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1401466312     56.91%     56.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               775912528     31.51%     88.42% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               147510733      5.99%     94.41% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               111083997      4.51%     98.93% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                14090608      0.57%     99.50% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 7028792      0.29%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1128885      0.05%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 4203470      0.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    3919      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2462429244                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                      177780650                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            10711606                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               343059767                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.528862                       # Inst execution rate
system.cpu0.iew.exec_refs                   597037807                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 162856013                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              353302870                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            449376515                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           4758167                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3089869                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           171430512                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1451230056                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            434181794                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          9887504                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1396306956                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1852653                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             17240840                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              10600566                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             21329270                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       230878                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        22339474                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        31816                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        14773                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      5139480                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     44205005                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     18145854                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         14773                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1296176                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       9415430                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                591143362                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1384619392                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.896354                       # average fanout of values written-back
system.cpu0.iew.wb_producers                529873440                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.524435                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1384765219                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1716880907                       # number of integer regfile reads
system.cpu0.int_regfile_writes              889392110                       # number of integer regfile writes
system.cpu0.ipc                              0.498654                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.498654                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4205639      0.30%      0.30% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            786858044     55.96%     56.26% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            11834122      0.84%     57.10% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2100453      0.15%     57.25% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     57.25% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     57.25% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     57.25% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     57.25% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     57.25% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     57.25% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     57.25% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     57.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     57.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     57.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     57.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     57.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     57.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     57.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     57.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     57.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     57.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     57.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     57.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     57.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     57.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     57.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     57.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     57.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     57.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     57.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     57.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     57.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     57.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     57.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     57.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     57.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     57.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     57.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     57.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     57.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     57.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     57.25% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           438812825     31.21%     88.45% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          162383328     11.55%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              8      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1406194461                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     52                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                102                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           50                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                52                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    3317238                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002359                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 576737     17.39%     17.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     17.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     17.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     17.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     17.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     17.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     17.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     17.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     17.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     17.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     17.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     17.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     17.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     17.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     17.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     17.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     17.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     17.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     17.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     17.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     17.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     17.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     17.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     17.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     17.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     17.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     17.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     17.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     17.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     17.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     17.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     17.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     17.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     17.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     17.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     17.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     17.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     17.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     17.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     17.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     17.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     17.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     17.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               2293468     69.14%     86.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               447031     13.48%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1405306008                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        5278390776                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1384619342                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1583817872                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1436932621                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1406194461                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           14297435                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      132573973                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           255475                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       7987697                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     67583047                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2462429244                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.571060                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.811975                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1439561103     58.46%     58.46% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          727569586     29.55%     88.01% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          232055025      9.42%     97.43% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           46814395      1.90%     99.33% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           12053064      0.49%     99.82% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1723367      0.07%     99.89% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1684994      0.07%     99.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             609095      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             358615      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2462429244                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.532607                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         33923954                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         5096893                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           449376515                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          171430512                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1893                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2640209894                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     7081809                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              387916670                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            845198779                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              10493857                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               997520455                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              28945347                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                45078                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1799115887                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1464108951                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          947689449                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                992618865                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              32677812                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              10600566                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             73618436                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               102490665                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               45                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1799115842                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        154252                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              5880                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 26412435                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          5831                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3853636915                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2926401702                       # The number of ROB writes
system.cpu0.timesIdled                       31099039                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1860                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            90.497466                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               21245329                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            23476159                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2836904                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         31343975                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1096172                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1123109                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           26937                       # Number of indirect misses.
system.cpu1.branchPred.lookups               36162864                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        48375                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       2099997                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2014981                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  28120819                       # Number of branches committed
system.cpu1.commit.bw_lim_events              4213021                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        6300669                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       19014551                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           120073646                       # Number of instructions committed
system.cpu1.commit.committedOps             122173823                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    507279390                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.240841                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.994886                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    458057933     90.30%     90.30% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     24342304      4.80%     95.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      8869761      1.75%     96.84% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      6954856      1.37%     98.22% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1586401      0.31%     98.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       751509      0.15%     98.68% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      2105123      0.41%     99.09% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       398482      0.08%     99.17% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      4213021      0.83%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    507279390                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1798189                       # Number of function calls committed.
system.cpu1.commit.int_insts                116610835                       # Number of committed integer instructions.
system.cpu1.commit.loads                     30177239                       # Number of loads committed
system.cpu1.commit.membars                    4200121                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4200121      3.44%      3.44% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        76673317     62.76%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       32277236     26.42%     92.61% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       9023005      7.39%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        122173823                       # Class of committed instruction
system.cpu1.commit.refs                      41300253                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  120073646                       # Number of Instructions Simulated
system.cpu1.committedOps                    122173823                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.263170                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.263170                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            410018267                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               872984                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            20169626                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             148002957                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                27341194                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 66296912                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2016957                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2160770                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              5363060                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   36162864                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 23959959                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    482265429                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               207194                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     154323533                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5677760                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.070645                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          25932080                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          22341501                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.301475                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         511036390                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.306092                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.735256                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               411611778     80.54%     80.54% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                63489408     12.42%     92.97% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                19502102      3.82%     96.78% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                12900195      2.52%     99.31% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2501572      0.49%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  966025      0.19%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   64079      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     943      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     288      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           511036390                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         857938                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2135611                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                30915985                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.264626                       # Inst execution rate
system.cpu1.iew.exec_refs                    46276534                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  11565186                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              332313936                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             35410209                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2100632                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1705151                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            11991699                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          141127864                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             34711348                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1980418                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            135460326                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1431474                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             12395260                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2016957                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             16588202                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       129282                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1093904                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        27609                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2607                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads        16951                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      5232970                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       868685                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2607                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       545721                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1589890                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 77047605                       # num instructions consuming a value
system.cpu1.iew.wb_count                    133774998                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.844953                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 65101589                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.261333                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     133856225                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               171625533                       # number of integer regfile reads
system.cpu1.int_regfile_writes               90304833                       # number of integer regfile writes
system.cpu1.ipc                              0.234567                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.234567                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4200221      3.06%      3.06% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             86387425     62.85%     65.91% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  46      0.00%     65.91% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   90      0.00%     65.91% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.91% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.91% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.91% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.91% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.91% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.91% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.91% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.91% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            37321034     27.15%     93.06% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            9531916      6.94%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             137440744                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    2876785                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.020931                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 618595     21.50%     21.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     21.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     21.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     21.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     21.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     21.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     21.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     21.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     21.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     21.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     21.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     21.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     21.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     21.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     21.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     21.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     21.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     21.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     21.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     21.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     21.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     21.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     21.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     21.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     21.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     21.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     21.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     21.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     21.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     21.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     21.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     21.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     21.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     21.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     21.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     21.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     21.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     21.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     21.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     21.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     21.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     21.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     21.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1850095     64.31%     85.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               408093     14.19%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             136117294                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         789054294                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    133774986                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        160083951                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 134826998                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                137440744                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6300866                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       18954040                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           259657                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           197                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      7815482                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    511036390                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.268945                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.758801                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          428011937     83.75%     83.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           51866121     10.15%     93.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           18966520      3.71%     97.61% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            5878861      1.15%     98.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            3928666      0.77%     99.53% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             835839      0.16%     99.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             928723      0.18%     99.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             418981      0.08%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             200742      0.04%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      511036390                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.268494                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         13649141                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1394533                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            35410209                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           11991699                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    100                       # number of misc regfile reads
system.cpu1.numCycles                       511894328                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2135388206                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              367047873                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             81694577                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              14511144                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                30992705                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               9071365                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                90984                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            184141373                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             145178049                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           98029258                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 66338624                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              20274706                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2016957                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             44607239                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                16334681                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       184141361                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         32992                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               590                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 30612611                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           587                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   644254574                       # The number of ROB reads
system.cpu1.rob.rob_writes                  286142907                       # The number of ROB writes
system.cpu1.timesIdled                          20311                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         21158937                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit             21119174                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            45100467                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull             609419                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               3927062                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     21554073                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      43007684                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       485193                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       134581                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     70309291                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      6736574                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    140706101                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        6871155                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1323644161000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           18387896                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3866916                       # Transaction distribution
system.membus.trans_dist::CleanEvict         17586580                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              344                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            272                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3164383                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3164379                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      18387897                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1287                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     64559954                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               64559954                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1626828224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1626828224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              537                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          21554183                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                21554183    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            21554183                       # Request fanout histogram
system.membus.respLayer1.occupancy       110626519173                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         62878991330                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1323644161000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1323644161000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1323644161000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1323644161000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1323644161000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1323644161000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1323644161000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1323644161000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1323644161000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1323644161000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 14                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       505844000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   651930658.363679                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            7    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       145500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1520950500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1320103253000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   3540908000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1323644161000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    230622289                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       230622289                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    230622289                       # number of overall hits
system.cpu0.icache.overall_hits::total      230622289                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     36638071                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      36638071                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     36638071                       # number of overall misses
system.cpu0.icache.overall_misses::total     36638071                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 496926928997                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 496926928997                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 496926928997                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 496926928997                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    267260360                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    267260360                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    267260360                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    267260360                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.137088                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.137088                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.137088                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.137088                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13563.130248                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13563.130248                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13563.130248                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13563.130248                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1783                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets          217                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               47                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    37.936170                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          217                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     34670734                       # number of writebacks
system.cpu0.icache.writebacks::total         34670734                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1967303                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1967303                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1967303                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1967303                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     34670768                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     34670768                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     34670768                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     34670768                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 443154119497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 443154119497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 443154119497                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 443154119497                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.129727                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.129727                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.129727                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.129727                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12781.779726                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12781.779726                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12781.779726                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12781.779726                       # average overall mshr miss latency
system.cpu0.icache.replacements              34670734                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    230622289                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      230622289                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     36638071                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     36638071                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 496926928997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 496926928997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    267260360                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    267260360                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.137088                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.137088                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13563.130248                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13563.130248                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1967303                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1967303                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     34670768                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     34670768                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 443154119497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 443154119497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.129727                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.129727                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12781.779726                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12781.779726                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1323644161000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999961                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          265292815                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         34670734                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.651780                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999961                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        569191486                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       569191486                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1323644161000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    500798153                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       500798153                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    500798153                       # number of overall hits
system.cpu0.dcache.overall_hits::total      500798153                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     56387785                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      56387785                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     56387785                       # number of overall misses
system.cpu0.dcache.overall_misses::total     56387785                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1895442736447                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1895442736447                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1895442736447                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1895442736447                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    557185938                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    557185938                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    557185938                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    557185938                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.101201                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.101201                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.101201                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.101201                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 33614.420862                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 33614.420862                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 33614.420862                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 33614.420862                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     15665731                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       862816                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           280716                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           7356                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    55.806335                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   117.294182                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     32702510                       # number of writebacks
system.cpu0.dcache.writebacks::total         32702510                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     24596679                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     24596679                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     24596679                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     24596679                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     31791106                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     31791106                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     31791106                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     31791106                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 681992110793                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 681992110793                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 681992110793                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 681992110793                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.057057                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.057057                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.057057                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.057057                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 21452.292688                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 21452.292688                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 21452.292688                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 21452.292688                       # average overall mshr miss latency
system.cpu0.dcache.replacements              32702510                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    360741755                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      360741755                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     45263663                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     45263663                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1216382667000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1216382667000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    406005418                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    406005418                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.111485                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.111485                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 26873.270663                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 26873.270663                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     17304838                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     17304838                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     27958825                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     27958825                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 512671332000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 512671332000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.068863                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.068863                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 18336.655135                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 18336.655135                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    140056398                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     140056398                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     11124122                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     11124122                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 679060069447                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 679060069447                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    151180520                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    151180520                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.073582                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.073582                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 61043.925035                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 61043.925035                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      7291841                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      7291841                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      3832281                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      3832281                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 169320778793                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 169320778793                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.025349                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.025349                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 44182.767076                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 44182.767076                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2460                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2460                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1476                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1476                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     10055500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     10055500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3936                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3936                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.375000                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.375000                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6812.669377                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6812.669377                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1455                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1455                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           21                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           21                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1545000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1545000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.005335                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.005335                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 73571.428571                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 73571.428571                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3708                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3708                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          162                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          162                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       756500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       756500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3870                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3870                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.041860                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.041860                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4669.753086                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4669.753086                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          160                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          160                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       596500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       596500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.041344                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.041344                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3728.125000                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3728.125000                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1188058                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1188058                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       912210                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       912210                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  92017426000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  92017426000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      2100268                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      2100268                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.434330                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.434330                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 100873.073086                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 100873.073086                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       912210                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       912210                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  91105216000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  91105216000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.434330                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.434330                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 99873.073086                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 99873.073086                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1323644161000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999431                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          534692564                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         32703088                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.349911                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999431                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999982                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999982                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1151291144                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1151291144                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1323644161000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            34342452                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            28969447                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               25214                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              838189                       # number of demand (read+write) hits
system.l2.demand_hits::total                 64175302                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           34342452                       # number of overall hits
system.l2.overall_hits::.cpu0.data           28969447                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              25214                       # number of overall hits
system.l2.overall_hits::.cpu1.data             838189                       # number of overall hits
system.l2.overall_hits::total                64175302                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            328315                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           3731763                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              6136                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2096526                       # number of demand (read+write) misses
system.l2.demand_misses::total                6162740                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           328315                       # number of overall misses
system.l2.overall_misses::.cpu0.data          3731763                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             6136                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2096526                       # number of overall misses
system.l2.overall_misses::total               6162740                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  28518378959                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 394843237492                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    627186994                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 249493670991                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     673482474436                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  28518378959                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 394843237492                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    627186994                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 249493670991                       # number of overall miss cycles
system.l2.overall_miss_latency::total    673482474436                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        34670767                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        32701210                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           31350                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2934715                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             70338042                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       34670767                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       32701210                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          31350                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2934715                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            70338042                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.009470                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.114117                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.195726                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.714388                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.087616                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.009470                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.114117                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.195726                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.714388                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.087616                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 86862.857192                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 105806.086156                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 102214.308018                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 119003.375580                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 109282.960897                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 86862.857192                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 105806.086156                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 102214.308018                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 119003.375580                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 109282.960897                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            2510100                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     66315                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      37.851165                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  15000505                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3866916                       # number of writebacks
system.l2.writebacks::total                   3866916                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             92                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         337911                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             71                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         183201                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              521275                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            92                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        337911                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            71                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        183201                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             521275                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       328223                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      3393852                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         6065                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1913325                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5641465                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       328223                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      3393852                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         6065                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1913325                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     16167814                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         21809279                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  25231523461                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 334263326643                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    562618494                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 213749282701                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 573806751299                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  25231523461                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 334263326643                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    562618494                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 213749282701                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 1610741403318                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 2184548154617                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.009467                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.103784                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.193461                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.651963                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.080205                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.009467                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.103784                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.193461                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.651963                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.310064                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 76873.112064                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 98490.837739                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 92764.797032                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 111716.139548                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 101712.365724                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 76873.112064                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 98490.837739                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 92764.797032                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 111716.139548                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 99626.418471                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 100165.996071                       # average overall mshr miss latency
system.l2.replacements                       28042444                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8003266                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8003266                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      8003266                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8003266                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     61897837                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         61897837                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     61897837                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     61897837                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     16167814                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       16167814                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 1610741403318                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 1610741403318                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 99626.418471                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 99626.418471                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    2                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            35                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            33                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 68                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       147500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        91500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       239000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           37                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           33                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               70                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.945946                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.971429                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  4214.285714                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  2772.727273                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3514.705882                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           35                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           33                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            68                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       704500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       662000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1366500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.945946                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.971429                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20128.571429                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20060.606061                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20095.588235                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               15                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           14                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             18                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.785714                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.833333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           11                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           15                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        80500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       218500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       299000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.785714                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.833333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20125                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19863.636364                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19933.333333                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2723389                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           289845                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               3013234                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2020290                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1397154                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3417444                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 217021562212                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 158628594728                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  375650156940                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      4743679                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1686999                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           6430678                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.425891                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.828189                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.531428                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 107420.995111                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 113536.943478                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 109921.378943                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       173690                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        84579                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           258269                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1846600                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1312575                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3159175                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 183738472121                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 137333172609                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 321071644730                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.389276                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.778053                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.491266                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 99500.959667                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 104628.819389                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 101631.484400                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      34342452                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         25214                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           34367666                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       328315                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         6136                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           334451                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  28518378959                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    627186994                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  29145565953                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     34670767                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        31350                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       34702117                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.009470                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.195726                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.009638                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 86862.857192                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 102214.308018                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87144.502343                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           92                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           71                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           163                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       328223                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         6065                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       334288                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  25231523461                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    562618494                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  25794141955                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.009467                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.193461                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.009633                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 76873.112064                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 92764.797032                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77161.435514                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     26246058                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       548344                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          26794402                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1711473                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       699372                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2410845                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 177821675280                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  90865076263                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 268686751543                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     27957531                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1247716                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      29205247                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.061217                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.560522                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.082548                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 103899.784151                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 129923.812024                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 111449.202061                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       164221                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        98622                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       262843                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1547252                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       600750                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2148002                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 150524854522                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  76416110092                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 226940964614                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.055343                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.481480                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.073548                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 97285.286768                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 127201.182009                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 105652.119790                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          179                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data          146                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               325                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          831                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          770                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1601                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     12780414                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data     10724918                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     23505332                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         1010                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          916                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1926                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.822772                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.840611                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.831256                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 15379.559567                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 13928.464935                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 14681.656465                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          181                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data          133                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          314                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          650                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          637                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1287                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     13216439                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data     13051940                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     26268379                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.643564                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.695415                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.668224                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20332.983077                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20489.701727                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20410.550894                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1323644161000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1323644161000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999937                       # Cycle average of tags in use
system.l2.tags.total_refs                   155622440                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  28043083                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.549406                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      24.365230                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.348002                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.611773                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.020938                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.104007                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    24.549985                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.380707                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.067938                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.150184                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000327                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.017250                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.383594                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            39                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            25                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           23                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.609375                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.390625                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1149972491                       # Number of tag accesses
system.l2.tags.data_accesses               1149972491                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1323644161000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      21006208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     217504640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        388160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     122608128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   1017838464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1379345600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     21006208                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       388160                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      21394368                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    247482624                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       247482624                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         328222                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        3398510                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           6065                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1915752                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     15903726                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            21552275                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3866916                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3866916                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         15869981                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        164322592                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           293251                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         92629221                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    768966837                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1042081883                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     15869981                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       293251                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         16163232                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      186970661                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            186970661                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      186970661                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        15869981                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       164322592                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          293251                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        92629221                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    768966837                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1229052544                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3731586.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    328221.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   3254416.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      6065.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1894485.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  15899352.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005638398250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       229580                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       229580                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            33418267                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3517009                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    21552276                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3866916                       # Number of write requests accepted
system.mem_ctrls.readBursts                  21552276                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3866916                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 169737                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                135330                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1210545                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1208571                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1200028                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1343818                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           2147747                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1796948                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1330975                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1216644                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1194246                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1482075                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1202690                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1207698                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1196915                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1200709                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1195716                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1247214                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            232893                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            233835                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            233161                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            232308                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            228619                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            230379                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            232215                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            233251                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            231795                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            247588                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           229277                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           233491                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           232201                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           233071                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           234220                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           233261                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       5.43                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.30                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1044805597766                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               106912695000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1445728204016                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     48862.56                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                67612.56                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         5                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 17360073                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1738342                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.19                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                46.58                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              21552276                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3866916                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3124400                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2440520                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1786187                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1419210                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1069582                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1040984                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 1010101                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  961176                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  876519                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  797808                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                1107815                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                2747758                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                1078077                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 531783                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 465288                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 406655                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 320205                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 171930                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  19886                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   6655                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  19948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  21900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  83463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 146419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 181143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 198654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 207303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 211633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 214418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 217218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 220148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 226910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 226340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 228898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 224562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 215493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 212650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 211904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  19618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  13403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  11038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   9651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   9066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   8684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  10486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  14008                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  18426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  22219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  24825                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  26020                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  26506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  26703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  26480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  26443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  26057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  25633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  25208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  24654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  24477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  26353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  11999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     10                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      6015674                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    267.185223                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   154.857721                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   313.671469                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2438056     40.53%     40.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1873313     31.14%     71.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       272606      4.53%     76.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       194177      3.23%     79.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       275995      4.59%     84.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       186358      3.10%     87.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       119216      1.98%     89.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        51932      0.86%     89.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       604021     10.04%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      6015674                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       229580                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      93.137516                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     58.003611                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    708.152129                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-16383       229575    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-32767            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::327680-344063            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        229580                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       229580                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.253877                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.237331                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.769792                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           203510     88.64%     88.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             3473      1.51%     90.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            15927      6.94%     97.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4688      2.04%     99.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1336      0.58%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              437      0.19%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              139      0.06%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               49      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               15      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        229580                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1368482496                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                10863168                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               238820160                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1379345664                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            247482624                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1033.87                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       180.43                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1042.08                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    186.97                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.49                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.08                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.41                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1323644149500                       # Total gap between requests
system.mem_ctrls.avgGap                      52072.63                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     21006144                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    208282624                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       388160                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    121247040                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   1017558528                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    238820160                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 15869932.885988079011                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 157355451.062198281288                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 293251.019750465988                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 91600932.918707594275                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 768755348.288806438446                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 180426255.814533829689                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       328222                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      3398510                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         6065                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1915752                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     15903727                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3866916                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  11677000392                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 194476507776                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    306967018                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 134029190651                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 1105238538179                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 32170503919082                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     35576.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     57224.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     50612.86                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     69961.66                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     69495.57                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8319421.45                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    76.05                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          20399344140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          10842481980                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         70880657820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9786998880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     104486956080.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     322865880330                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     236392300800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       775654620030                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        585.999352                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 610900850269                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  44199220000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 668544090731                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          22552675320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          11987000850                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         81790670640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9691770420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     104486956080.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     469448920860                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     112953950880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       812911945050                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        614.146890                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 288032788224                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  44199220000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 991412152776                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                173                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           87                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    12268690528.735632                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   61773304048.542000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           83     95.40%     95.40% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.15%     96.55% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.15%     97.70% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.15%     98.85% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+11-5.5e+11            1      1.15%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        33500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 509199724500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             87                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   256268085000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1067376076000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1323644161000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     23924010                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        23924010                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     23924010                       # number of overall hits
system.cpu1.icache.overall_hits::total       23924010                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        35949                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         35949                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        35949                       # number of overall misses
system.cpu1.icache.overall_misses::total        35949                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1080166000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1080166000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1080166000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1080166000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     23959959                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     23959959                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     23959959                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     23959959                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001500                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001500                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001500                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001500                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 30047.177947                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 30047.177947                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 30047.177947                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 30047.177947                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           68                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           34                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        31318                       # number of writebacks
system.cpu1.icache.writebacks::total            31318                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         4599                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         4599                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         4599                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         4599                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        31350                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        31350                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        31350                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        31350                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    954741000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    954741000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    954741000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    954741000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001308                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001308                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001308                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001308                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 30454.258373                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 30454.258373                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 30454.258373                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 30454.258373                       # average overall mshr miss latency
system.cpu1.icache.replacements                 31318                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     23924010                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       23924010                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        35949                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        35949                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1080166000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1080166000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     23959959                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     23959959                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001500                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001500                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 30047.177947                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 30047.177947                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         4599                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         4599                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        31350                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        31350                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    954741000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    954741000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001308                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001308                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 30454.258373                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 30454.258373                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1323644161000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.224194                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           23165302                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            31318                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           739.680120                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        321066500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.224194                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.975756                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.975756                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         47951268                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        47951268                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1323644161000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     32552970                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        32552970                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     32552970                       # number of overall hits
system.cpu1.dcache.overall_hits::total       32552970                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      9535856                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       9535856                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      9535856                       # number of overall misses
system.cpu1.dcache.overall_misses::total      9535856                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 895333618860                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 895333618860                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 895333618860                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 895333618860                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     42088826                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     42088826                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     42088826                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     42088826                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.226565                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.226565                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.226565                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.226565                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 93891.268792                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 93891.268792                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 93891.268792                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 93891.268792                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      8641182                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       773544                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           139751                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           6994                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    61.832702                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   110.601087                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2935465                       # number of writebacks
system.cpu1.dcache.writebacks::total          2935465                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      7372678                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      7372678                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      7372678                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      7372678                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2163178                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2163178                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2163178                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2163178                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 188936173999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 188936173999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 188936173999                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 188936173999                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.051396                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.051396                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.051396                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.051396                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 87341.945045                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 87341.945045                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 87341.945045                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 87341.945045                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2935465                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     27678888                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       27678888                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5387372                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5387372                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 474746656000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 474746656000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     33066260                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     33066260                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.162927                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.162927                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 88122.122623                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 88122.122623                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4139280                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4139280                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1248092                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1248092                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  99942906500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  99942906500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.037745                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.037745                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 80076.554052                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 80076.554052                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      4874082                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4874082                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      4148484                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      4148484                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 420586962860                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 420586962860                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      9022566                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      9022566                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.459790                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.459790                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 101383.291549                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 101383.291549                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      3233398                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      3233398                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       915086                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       915086                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  88993267499                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  88993267499                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.101422                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.101422                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 97251.261083                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 97251.261083                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          311                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          311                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          165                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          165                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6957500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6957500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          476                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          476                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.346639                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.346639                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 42166.666667                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 42166.666667                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          119                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          119                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           46                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           46                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3095000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3095000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.096639                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.096639                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 67282.608696                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 67282.608696                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          336                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          336                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          115                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          115                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       804500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       804500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          451                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          451                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.254989                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.254989                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6995.652174                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6995.652174                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          115                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          115                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       689500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       689500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.254989                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.254989                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5995.652174                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5995.652174                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1326726                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1326726                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       773271                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       773271                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  77443907000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  77443907000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      2099997                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      2099997                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.368225                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.368225                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 100151.055710                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 100151.055710                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       773271                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       773271                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  76670636000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  76670636000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.368225                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.368225                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 99151.055710                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 99151.055710                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1323644161000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.984525                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           36815079                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2936336                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            12.537761                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        321078000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.984525                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.937016                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.937016                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         91315868                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        91315868                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1323644161000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          63908249                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     11870182                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     62336761                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        24175528                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         27943536                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               6                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             346                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           275                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            621                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          6431429                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         6431429                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      34702117                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     29206133                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1926                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1926                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    104012267                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     98108272                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        94018                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      8807757                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             211022314                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   4437856000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4185838336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      4010752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    375691648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             9003396736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        55988156                       # Total snoops (count)
system.tol2bus.snoopTraffic                 247587776                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        126341094                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.059316                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.242192                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              119026527     94.21%     94.21% # Request fanout histogram
system.tol2bus.snoop_fanout::1                7136200      5.65%     99.86% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 177239      0.14%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   1128      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          126341094                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       140704560428                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       49077170283                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       52072489049                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        4405531446                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          47074401                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             9007                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2493371478500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 143696                       # Simulator instruction rate (inst/s)
host_mem_usage                                 749176                       # Number of bytes of host memory used
host_op_rate                                   144536                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 17103.23                       # Real time elapsed on the host
host_tick_rate                               68392173                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2457660637                       # Number of instructions simulated
sim_ops                                    2472027689                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.169727                       # Number of seconds simulated
sim_ticks                                1169727317500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            90.425106                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              172901394                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           191209502                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         19840425                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        234131294                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          17350255                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       17720384                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          370129                       # Number of indirect misses.
system.cpu0.branchPred.lookups              319637768                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted       273335                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                         25007                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         19009017                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 131474011                       # Number of branches committed
system.cpu0.commit.bw_lim_events             18374612                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls       11624000                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      502269853                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           533531307                       # Number of instructions committed
system.cpu0.commit.committedOps             539318912                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2248619219                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.239844                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.960750                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   2014035102     89.57%     89.57% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    122565833      5.45%     95.02% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     46382295      2.06%     97.08% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     28243619      1.26%     98.34% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      9050988      0.40%     98.74% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      5852880      0.26%     99.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      2004846      0.09%     99.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2109044      0.09%     99.18% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     18374612      0.82%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2248619219                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      2183                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            14650170                       # Number of function calls committed.
system.cpu0.commit.int_insts                511266156                       # Number of committed integer instructions.
system.cpu0.commit.loads                    124212509                       # Number of loads committed
system.cpu0.commit.membars                    8687748                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      8688583      1.61%      1.61% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       396081676     73.44%     75.05% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          28947      0.01%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           74894      0.01%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            80      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           322      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           855      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult           32      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          339      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      124237044     23.04%     98.11% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      10205585      1.89%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          472      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           66      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        539318912                       # Class of committed instruction
system.cpu0.commit.refs                     134443167                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  533531307                       # Number of Instructions Simulated
system.cpu0.committedOps                    539318912                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              4.376400                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        4.376400                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           1546267069                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               837911                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           146095193                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1122937020                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               178509320                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                567077618                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              19010335                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               670833                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             16985208                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  319637768                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                193390526                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2095977547                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              3110125                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           31                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1301028994                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 567                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles         4669                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               39684550                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.136893                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         212024461                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         190251649                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.557199                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2327849550                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.567636                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.956461                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1494621945     64.21%     64.21% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               491941406     21.13%     85.34% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               273253024     11.74%     97.08% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                32330354      1.39%     98.47% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 8450456      0.36%     98.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                17661194      0.76%     99.59% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 3336017      0.14%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 6231597      0.27%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   23557      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2327849550                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     2153                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1363                       # number of floating regfile writes
system.cpu0.idleCycles                        7096734                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            20173450                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               207316438                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.381348                       # Inst execution rate
system.cpu0.iew.exec_refs                   223882063                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  12031460                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              245402586                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            238746536                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           5879971                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts         12170567                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            16578742                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1039870119                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            211850603                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         17946086                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            890426987                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1830048                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             94219016                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              19010335                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             96880291                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      2034357                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          171702                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          578                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         1230                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads        11349                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads    114534027                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      6348084                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          1230                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      9053445                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      11120005                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                649723022                       # num instructions consuming a value
system.cpu0.iew.wb_count                    862673976                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.756774                       # average fanout of values written-back
system.cpu0.iew.wb_producers                491693230                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.369462                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     865140154                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1155471182                       # number of integer regfile reads
system.cpu0.int_regfile_writes              653903287                       # number of integer regfile writes
system.cpu0.ipc                              0.228498                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.228498                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          8689544      0.96%      0.96% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            669442754     73.70%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               32468      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                82818      0.01%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 82      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                322      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                866      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                39      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 17      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               339      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           218062115     24.01%     98.67% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           12061106      1.33%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            533      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            69      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             908373072                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   2327                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               4594                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         2242                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              2537                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2860161                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.003149                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1259778     44.05%     44.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    65      0.00%     44.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                    176      0.01%     44.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     44.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     44.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     44.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     44.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     44.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     44.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     44.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     44.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     44.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     44.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     44.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     44.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     44.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     44.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     44.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     44.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     44.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     44.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     44.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     44.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     44.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     44.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     44.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     44.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     44.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     44.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     44.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     44.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     44.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     44.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     44.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     44.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     44.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     44.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     44.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     44.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     44.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     44.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     44.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     44.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     44.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     44.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     44.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1576876     55.13%     99.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                23206      0.81%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               44      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              16      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             902541362                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4149093480                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    862671734                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1540419855                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1019550227                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                908373072                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           20319892                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      500551210                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          1642218                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       8695892                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    228625670                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2327849550                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.390220                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.885779                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1804809380     77.53%     77.53% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          281320415     12.08%     89.62% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          162876993      7.00%     96.61% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           42674910      1.83%     98.45% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           17792148      0.76%     99.21% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           11084642      0.48%     99.69% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            5140979      0.22%     99.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            1364399      0.06%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             785684      0.03%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2327849550                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.389034                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         11633230                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1680265                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           238746536                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           16578742                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   3077                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  1645                       # number of misc regfile writes
system.cpu0.numCycles                      2334946284                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     4509799                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              449682021                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            399198830                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               9195527                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               193784901                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              95720083                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              2162880                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1431974685                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1082164760                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          813968920                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                563474456                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               7062992                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              19010335                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            118803989                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               414770095                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2339                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1431972346                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     983093848                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts           6255545                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 55558251                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts       6258043                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3271829004                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2163025871                       # The number of ROB writes
system.cpu0.timesIdled                         331681                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  407                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            90.716008                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits              153473380                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups           169180042                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect         15954086                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        194715267                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits          14305768                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups       14327638                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           21870                       # Number of indirect misses.
system.cpu1.branchPred.lookups              270044957                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       244918                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          2386                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts         15432821                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                 119804169                       # Number of branches committed
system.cpu1.commit.bw_lim_events             20389733                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        8754608                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      421371119                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           487503180                       # Number of instructions committed
system.cpu1.commit.committedOps             491878875                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   1697632247                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.289744                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.093118                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   1496122755     88.13%     88.13% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1    103167813      6.08%     94.21% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     37958569      2.24%     96.44% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3     24037102      1.42%     97.86% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      7971224      0.47%     98.33% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      4373513      0.26%     98.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1468473      0.09%     98.67% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      2143065      0.13%     98.80% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     20389733      1.20%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   1697632247                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls            12345545                       # Number of function calls committed.
system.cpu1.commit.int_insts                466008052                       # Number of committed integer instructions.
system.cpu1.commit.loads                    114003520                       # Number of loads committed
system.cpu1.commit.membars                    6564298                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      6564298      1.33%      1.33% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       363208528     73.84%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             80      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              96      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead      114005906     23.18%     98.35% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       8099967      1.65%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        491878875                       # Class of committed instruction
system.cpu1.commit.refs                     122105873                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  487503180                       # Number of Instructions Simulated
system.cpu1.committedOps                    491878875                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.618287                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.618287                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles           1078439954                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               524850                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved           133466251                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             981301630                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles               146596508                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                508396353                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles              15433232                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               386130                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles             14578848                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  270044957                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                164024136                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   1575124003                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              2769463                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                    1111384824                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles               31908994                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.153093                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles         172366395                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches         167779148                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.630063                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        1763444895                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.637619                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.955093                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0              1038864477     58.91%     58.91% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               426533795     24.19%     83.10% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2               250755254     14.22%     97.32% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                22685374      1.29%     98.60% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 5140739      0.29%     98.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                13228857      0.75%     99.65% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 2058846      0.12%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                 4174413      0.24%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    3140      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          1763444895                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         481505                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts            16473243                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches               186338016                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.454079                       # Inst execution rate
system.cpu1.iew.exec_refs                   200814331                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   9560144                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              151937810                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            210891150                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           3947166                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts         10392362                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            12791370                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          911623179                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            191254187                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts         15395279                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            800961562                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1444020                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            100712702                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles              15433232                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            102597375                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      1929592                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           18204                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           63                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          283                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     96887630                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      4689017                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           283                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      7031305                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       9441938                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                576098187                       # num instructions consuming a value
system.cpu1.iew.wb_count                    775342999                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.769403                       # average fanout of values written-back
system.cpu1.iew.wb_producers                443251526                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.439555                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     777754628                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads              1039502673                       # number of integer regfile reads
system.cpu1.int_regfile_writes              588753565                       # number of integer regfile writes
system.cpu1.ipc                              0.276374                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.276374                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          6564618      0.80%      0.80% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            603523818     73.93%     74.73% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 140      0.00%     74.73% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   96      0.00%     74.73% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     74.73% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     74.73% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     74.73% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     74.73% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     74.73% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     74.73% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     74.73% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     74.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     74.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     74.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     74.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     74.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     74.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     74.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     74.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     74.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     74.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     74.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     74.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     74.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     74.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     74.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     74.73% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           196684730     24.09%     98.83% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            9583439      1.17%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             816356841                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    3452931                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.004230                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                1912222     55.38%     55.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     55.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     55.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     55.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     55.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     55.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     55.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     55.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     55.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     55.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     55.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     55.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     55.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     55.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     55.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     55.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     55.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     55.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     55.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     55.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     55.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     55.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     55.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     55.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     55.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     55.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     55.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     55.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     55.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     55.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     55.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     55.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     55.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     55.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     55.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     55.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     55.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     55.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     55.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     55.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     55.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     55.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     55.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     55.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     55.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     55.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1540625     44.62%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   84      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             813245154                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        3401442217                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    775342999                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes       1331367596                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 897634780                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                816356841                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded           13988399                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      419744304                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          1830709                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       5233791                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    175150767                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   1763444895                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.462933                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.960965                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         1300734977     73.76%     73.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          243619665     13.81%     87.58% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2          147673469      8.37%     95.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           37403016      2.12%     98.07% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           15629305      0.89%     98.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5           10668551      0.60%     99.56% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            5464083      0.31%     99.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            1477915      0.08%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             773914      0.04%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     1763444895                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.462807                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          9618995                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1569229                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           210891150                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           12791370                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    320                       # number of misc regfile reads
system.cpu1.numCycles                      1763926400                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   575314968                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              375825632                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            365771787                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6140909                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               159635449                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              89496137                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              1819933                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups           1252733380                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             948613957                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          716385598                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                505460081                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               6991122                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles              15433232                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            108742826                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               350613811                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups      1252733380                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles     598347675                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts           4217221                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 45601375                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts       4220939                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  2590490753                       # The number of ROB reads
system.cpu1.rob.rob_writes                 1892768099                       # The number of ROB writes
system.cpu1.timesIdled                           4866                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         60306596                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit             17241691                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            79709085                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull               9683                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               4941860                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     80363779                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     160159287                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1071703                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       696371                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     31325399                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     25172802                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     62682063                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       25869173                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1169727317500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           80219741                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5138339                       # Transaction distribution
system.membus.trans_dist::WritebackClean           97                       # Transaction distribution
system.membus.trans_dist::CleanEvict         74661377                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             7688                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           1870                       # Transaction distribution
system.membus.trans_dist::ReadExReq            130126                       # Transaction distribution
system.membus.trans_dist::ReadExResp           130096                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      80219740                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            50                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    240509124                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              240509124                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   5471249472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              5471249472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1808                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          80359474                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                80359474    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            80359474                       # Request fanout histogram
system.membus.respLayer1.occupancy       415304060595                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             35.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        194591098999                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              16.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1169727317500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1169727317500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1169727317500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1169727317500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1169727317500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1169727317500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1169727317500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1169727317500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1169727317500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1169727317500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                148                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           74                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    30472114.864865                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   41218270.588396                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           74    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       161000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    172256000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             74                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1167472381000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   2254936500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1169727317500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    192945106                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       192945106                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    192945106                       # number of overall hits
system.cpu0.icache.overall_hits::total      192945106                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       445420                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        445420                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       445420                       # number of overall misses
system.cpu0.icache.overall_misses::total       445420                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   9580921999                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   9580921999                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   9580921999                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   9580921999                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    193390526                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    193390526                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    193390526                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    193390526                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.002303                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.002303                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.002303                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.002303                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 21509.860354                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 21509.860354                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 21509.860354                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 21509.860354                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1931                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               50                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    38.620000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       401083                       # number of writebacks
system.cpu0.icache.writebacks::total           401083                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        44337                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        44337                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        44337                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        44337                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       401083                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       401083                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       401083                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       401083                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   8443935499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   8443935499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   8443935499                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   8443935499                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.002074                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.002074                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.002074                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.002074                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 21052.838188                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 21052.838188                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 21052.838188                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 21052.838188                       # average overall mshr miss latency
system.cpu0.icache.replacements                401083                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    192945106                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      192945106                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       445420                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       445420                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   9580921999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   9580921999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    193390526                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    193390526                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.002303                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.002303                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 21509.860354                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 21509.860354                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        44337                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        44337                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       401083                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       401083                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   8443935499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   8443935499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.002074                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.002074                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 21052.838188                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 21052.838188                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1169727317500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999998                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          193346430                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           401116                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           482.021236                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999998                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        387182136                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       387182136                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1169727317500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    170933355                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       170933355                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    170933355                       # number of overall hits
system.cpu0.dcache.overall_hits::total      170933355                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     35486031                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      35486031                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     35486031                       # number of overall misses
system.cpu0.dcache.overall_misses::total     35486031                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 3081707983870                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 3081707983870                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 3081707983870                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 3081707983870                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    206419386                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    206419386                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    206419386                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    206419386                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.171912                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.171912                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.171912                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.171912                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 86842.847651                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 86842.847651                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 86842.847651                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 86842.847651                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    177192675                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       583890                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          2412239                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           9142                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    73.455688                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    63.868956                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     17723359                       # number of writebacks
system.cpu0.dcache.writebacks::total         17723359                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     17763790                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     17763790                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     17763790                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     17763790                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     17722241                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     17722241                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     17722241                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     17722241                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1746413020255                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1746413020255                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1746413020255                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1746413020255                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.085856                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.085856                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.085856                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.085856                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 98543.576981                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 98543.576981                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 98543.576981                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 98543.576981                       # average overall mshr miss latency
system.cpu0.dcache.replacements              17723358                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    165947085                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      165947085                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     33176653                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     33176653                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 2926674144000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 2926674144000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    199123738                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    199123738                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.166613                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.166613                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 88214.870379                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 88214.870379                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     15725603                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     15725603                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     17451050                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     17451050                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 1730794133500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 1730794133500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.087639                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.087639                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 99179.942382                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 99179.942382                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      4986270                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4986270                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      2309378                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      2309378                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 155033839870                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 155033839870                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      7295648                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7295648                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.316542                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.316542                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 67132.292708                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 67132.292708                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      2038187                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      2038187                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       271191                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       271191                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  15618886755                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  15618886755                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.037172                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.037172                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 57593.676615                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 57593.676615                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data      2913727                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total      2913727                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        13582                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        13582                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    266726500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    266726500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data      2927309                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      2927309                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.004640                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.004640                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 19638.234428                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 19638.234428                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         6384                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         6384                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data         7198                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         7198                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data    184845500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    184845500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002459                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002459                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 25680.119478                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 25680.119478                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data      2908964                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total      2908964                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1035                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1035                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     17796500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     17796500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data      2909999                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      2909999                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.000356                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.000356                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 17194.685990                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 17194.685990                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1017                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1017                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     16779500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     16779500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.000349                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.000349                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 16499.016716                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 16499.016716                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data        21218                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total          21218                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         3789                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         3789                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     91988999                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     91988999                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data        25007                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total        25007                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.151518                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.151518                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 24277.909475                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 24277.909475                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         3789                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         3789                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     88199999                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     88199999                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.151518                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.151518                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 23277.909475                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 23277.909475                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1169727317500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.996274                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          194528887                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         17729080                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            10.972306                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.996274                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999884                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999884                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        442292450                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       442292450                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1169727317500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              360242                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             2758898                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                1084                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1940417                       # number of demand (read+write) hits
system.l2.demand_hits::total                  5060641                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             360242                       # number of overall hits
system.l2.overall_hits::.cpu0.data            2758898                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               1084                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1940417                       # number of overall hits
system.l2.overall_hits::total                 5060641                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             40842                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          14961301                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              4310                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          11212657                       # number of demand (read+write) misses
system.l2.demand_misses::total               26219110                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            40842                       # number of overall misses
system.l2.overall_misses::.cpu0.data         14961301                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             4310                       # number of overall misses
system.l2.overall_misses::.cpu1.data         11212657                       # number of overall misses
system.l2.overall_misses::total              26219110                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   3498930997                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 1681530001061                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    395346994                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 1310492738513                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     2995917017565                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   3498930997                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 1681530001061                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    395346994                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 1310492738513                       # number of overall miss cycles
system.l2.overall_miss_latency::total    2995917017565                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          401084                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        17720199                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            5394                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        13153074                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             31279751                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         401084                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       17720199                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           5394                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       13153074                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            31279751                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.101829                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.844308                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.799036                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.852474                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.838214                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.101829                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.844308                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.799036                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.852474                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.838214                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 85669.923045                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 112391.963845                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 91727.840835                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 116876.199683                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 114264.634366                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 85669.923045                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 112391.963845                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 91727.840835                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 116876.199683                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 114264.634366                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            8386749                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                    278529                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      30.110865                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  52630965                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5138328                       # number of writebacks
system.l2.writebacks::total                   5138328                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            177                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         162682                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             95                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         137662                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              300616                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           177                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        162682                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            95                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        137662                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             300616                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        40665                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     14798619                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         4215                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     11074995                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          25918494                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        40665                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     14798619                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         4215                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     11074995                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     54776513                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         80695007                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   3081435998                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 1522467315887                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    349112494                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 1190289877841                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 2716187742220                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   3081435998                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 1522467315887                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    349112494                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 1190289877841                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 5154847275059                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 7871035017279                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.101388                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.835127                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.781424                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.842008                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.828603                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.101388                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.835127                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.781424                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.842008                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      2.579784                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 75776.121923                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 102879.012960                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 82826.214472                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 107475.432525                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 104797.282675                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 75776.121923                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 102879.012960                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 82826.214472                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 107475.432525                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 94106.889846                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 97540.545691                       # average overall mshr miss latency
system.l2.replacements                      105257291                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5512131                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5512131                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks           11                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total             11                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      5512142                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5512142                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000002                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000002                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks           11                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total           11                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000002                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000002                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks     24741339                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         24741339                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks           97                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total             97                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     24741436                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     24741436                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000004                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000004                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks           97                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total           97                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000004                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000004                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     54776513                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       54776513                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 5154847275059                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 5154847275059                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 94106.889846                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 94106.889846                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             793                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             856                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1649                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          2960                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          3905                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               6865                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     17334000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data     15864000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     33198000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         3753                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         4761                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             8514                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.788702                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.820206                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.806319                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  5856.081081                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  4062.483995                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4835.833940                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data           87                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data          120                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total             207                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         2873                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         3785                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          6658                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     62865499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     82045499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    144910998                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.765521                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.795001                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.782006                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 21881.482423                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 21676.485865                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 21764.944127                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           110                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            86                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                196                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          436                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          486                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              922                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      1615000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      1908000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      3523000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          546                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          572                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1118                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.798535                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.849650                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.824687                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  3704.128440                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  3925.925926                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  3821.041215                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data           10                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data           11                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            21                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          426                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          475                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          901                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      8861499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data     10081000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     18942499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.780220                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.830420                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.805903                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20801.640845                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 21223.157895                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 21023.861265                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           124818                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            91030                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                215848                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         147283                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         131570                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              278853                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  13759509999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  12676775997                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   26436285996                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       272101                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       222600                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            494701                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.541281                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.591060                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.563680                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 93422.255108                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 96350.049381                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 94803.663565                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        76166                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        72823                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           148989                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        71117                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        58747                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         129864                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   7656914500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   6873402001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  14530316501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.261363                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.263913                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.262510                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 107666.444029                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 117000.051083                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 111888.718205                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        360242                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          1084                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             361326                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        40842                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         4310                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            45152                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   3498930997                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    395346994                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   3894277991                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       401084                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         5394                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         406478                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.101829                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.799036                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.111081                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 85669.923045                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 91727.840835                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86248.183713                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          177                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           95                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           272                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        40665                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         4215                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        44880                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   3081435998                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    349112494                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   3430548492                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.101388                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.781424                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.110412                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 75776.121923                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 82826.214472                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76438.246257                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      2634080                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      1849387                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           4483467                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     14814018                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     11081087                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        25895105                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 1667770491062                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 1297815962516                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 2965586453578                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     17448098                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     12930474                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      30378572                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.849033                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.856975                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.852414                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 112580.563292                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 117119.914546                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 114523.051889                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        86516                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        64839                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       151355                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     14727502                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     11016248                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     25743750                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 1514810401387                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 1183416475840                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 2698226877227                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.844075                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.851960                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.847431                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 102855.895140                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 107424.640026                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 104810.949346                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           85                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                85                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          145                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            1                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             146                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      4064500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data        57999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      4122499                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          230                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           231                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.630435                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.632035                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 28031.034483                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data        57999                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 28236.294521                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           95                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            1                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           96                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data           50                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           50                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       966500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       966500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.217391                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.216450                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data        19330                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        19330                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1169727317500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1169727317500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999994                       # Cycle average of tags in use
system.l2.tags.total_refs                   115673134                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 105257536                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.098953                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      18.380973                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.080258                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        7.131817                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.001814                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        4.339567                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    34.065565                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.287203                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.001254                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.111435                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000028                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.067806                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.532274                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            31                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            33                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           27                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.484375                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.515625                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 597603808                       # Number of tag accesses
system.l2.tags.data_accesses                597603808                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1169727317500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2602624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     947184320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        269760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     708849856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   3483483008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         5142389568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2602624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       269760                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2872384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    328853696                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       328853696                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          40666                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       14799755                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           4215                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       11075779                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     54429422                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            80349837                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5138339                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5138339                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          2224984                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        809747969                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           230618                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        605995812                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   2978029970                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            4396229353                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      2224984                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       230618                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2455601                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      281137057                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            281137057                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      281137057                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         2224984                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       809747969                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          230618                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       605995812                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   2978029970                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4677366410                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5117583.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     40665.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  14708759.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      4215.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  11026487.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  54330967.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000381285750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       311195                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       311195                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           113754495                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4834166                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    80349836                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5138436                       # Number of write requests accepted
system.mem_ctrls.readBursts                  80349836                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5138436                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 238743                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 20853                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           4794672                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           4807184                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           4753475                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           4734072                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           4777569                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           5568193                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           5689321                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           5490042                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           5095880                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           5474999                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          4951075                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          4702074                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          4904881                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          4855070                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          4781582                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          4731004                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            319976                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            323525                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            319743                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            310849                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            313500                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            318843                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            343291                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            344756                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            313103                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            319059                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           313833                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           304282                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           316501                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           320384                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           317818                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           318117                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       6.98                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.58                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 3576874360045                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               400555465000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            5078957353795                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     44648.93                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                63398.93                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 59919221                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3513471                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.80                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                68.65                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              80349836                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5138436                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 7051087                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 8200705                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 6982563                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 6899082                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 6188641                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 5960668                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 5486080                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 5057884                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 4466671                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 3972102                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                3886181                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                6240102                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                3878071                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                1934645                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                1492747                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                1128411                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 767687                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 428148                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  72667                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                  16951                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  42851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  53236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 205752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 271437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 296769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 308551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 315956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 320944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 324762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 328215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 332317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 341340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 327190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 324138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 322379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 320465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 319251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 319142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  23225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   8333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3977                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     21795984                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    250.258724                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   177.733795                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   250.072539                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2921140     13.40%     13.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255     12331924     56.58%     69.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      1920243      8.81%     78.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      1150654      5.28%     84.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639      1214725      5.57%     89.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       703289      3.23%     92.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       236182      1.08%     93.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       201716      0.93%     94.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      1116111      5.12%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     21795984                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       311195                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     257.430399                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    167.214959                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    268.448124                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127        126665     40.70%     40.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255        82869     26.63%     67.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383        42315     13.60%     80.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511        20652      6.64%     87.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639        11524      3.70%     91.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767         7728      2.48%     93.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895         5677      1.82%     95.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023         4238      1.36%     96.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151         3207      1.03%     97.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279         2431      0.78%     98.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407         1726      0.55%     99.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535         1103      0.35%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663          623      0.20%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791          279      0.09%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919          111      0.04%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047           39      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            7      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        311195                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       311195                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.444930                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.416536                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.013040                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           250511     80.50%     80.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17            11022      3.54%     84.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            30857      9.92%     93.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            12706      4.08%     98.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             4234      1.36%     99.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1203      0.39%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              362      0.12%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              130      0.04%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               72      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               41      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               27      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               15      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                7      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        311195                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             5127109952                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                15279552                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               327525120                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              5142389504                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            328859904                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      4383.17                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       280.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   4396.23                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    281.14                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        36.43                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    34.24                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.19                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1169727197000                       # Total gap between requests
system.mem_ctrls.avgGap                      13682.90                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2602560                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    941360576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       269760                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    705695168                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   3477181888                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    327525120                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 2224928.802690803073                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 804769249.992317080498                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 230617.850813764555                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 603298869.268307089806                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 2972643141.678188323975                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 280001257.643536210060                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        40666                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     14799755                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         4215                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     11075779                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     54429421                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5138436                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1400116381                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 908366381045                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    173110321                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 730225081886                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 3438792664162                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 28775801047395                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     34429.66                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     61377.12                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     41070.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     65929.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     63178.93                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5600108.88                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    74.43                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          77039693220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          40947579420                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        282005474100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13170566340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy      92337367200                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     527038345890                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       5353524960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1037892551130                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        887.294445                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   9523573756                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  39059800000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1121143943744                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          78583611120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          41768179860                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        289987729920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        13543201260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy      92337367200                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     528571872180                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       4062134400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1048854095940                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        896.665471                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   6137109902                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  39059800000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1124530407598                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                380                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          191                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    1506618913.612566                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   3326750741.057889                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          191    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        10000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value  11278175500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            191                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   881963105000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 287764212500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1169727317500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst    164018363                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       164018363                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst    164018363                       # number of overall hits
system.cpu1.icache.overall_hits::total      164018363                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         5773                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          5773                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         5773                       # number of overall misses
system.cpu1.icache.overall_misses::total         5773                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    441461000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    441461000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    441461000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    441461000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst    164024136                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    164024136                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst    164024136                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    164024136                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000035                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000035                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 76469.946302                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 76469.946302                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 76469.946302                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 76469.946302                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         5394                       # number of writebacks
system.cpu1.icache.writebacks::total             5394                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          379                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          379                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          379                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          379                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         5394                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         5394                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         5394                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         5394                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    416087000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    416087000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    416087000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    416087000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000033                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000033                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000033                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000033                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 77138.857990                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 77138.857990                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 77138.857990                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 77138.857990                       # average overall mshr miss latency
system.cpu1.icache.replacements                  5394                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst    164018363                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      164018363                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         5773                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         5773                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    441461000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    441461000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst    164024136                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    164024136                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 76469.946302                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 76469.946302                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          379                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          379                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         5394                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         5394                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    416087000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    416087000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 77138.857990                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 77138.857990                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1169727317500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          164813815                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             5426                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         30374.827682                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        328053666                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       328053666                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1169727317500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    153351068                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       153351068                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    153351068                       # number of overall hits
system.cpu1.dcache.overall_hits::total      153351068                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     32045972                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      32045972                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     32045972                       # number of overall misses
system.cpu1.dcache.overall_misses::total     32045972                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 2820614787503                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 2820614787503                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 2820614787503                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 2820614787503                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    185397040                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    185397040                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    185397040                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    185397040                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.172851                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.172851                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.172851                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.172851                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 88017.763590                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 88017.763590                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 88017.763590                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 88017.763590                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    164616530                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       657764                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          2168911                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          10677                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    75.898241                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    61.605694                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     13155372                       # number of writebacks
system.cpu1.dcache.writebacks::total         13155372                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     18889341                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     18889341                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     18889341                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     18889341                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     13156631                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     13156631                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     13156631                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     13156631                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 1358191846168                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 1358191846168                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 1358191846168                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 1358191846168                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.070965                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.070965                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.070965                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.070965                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 103232.495171                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 103232.495171                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 103232.495171                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 103232.495171                       # average overall mshr miss latency
system.cpu1.dcache.replacements              13155372                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    149612350                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      149612350                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     29872327                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     29872327                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 2670643501000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 2670643501000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    179484677                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    179484677                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.166434                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.166434                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 89401.923760                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 89401.923760                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     16939966                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     16939966                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     12932361                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     12932361                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 1344123126000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 1344123126000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.072053                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.072053                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 103934.859690                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 103934.859690                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      3738718                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3738718                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2173645                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2173645                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 149971286503                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 149971286503                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      5912363                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      5912363                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.367644                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.367644                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 68995.298912                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 68995.298912                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1949375                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1949375                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       224270                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       224270                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  14068720168                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  14068720168                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.037932                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.037932                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 62731.172997                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 62731.172997                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data      2179637                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total      2179637                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         8197                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         8197                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data    215534500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    215534500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data      2187834                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total      2187834                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.003747                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.003747                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 26294.314993                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 26294.314993                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data         1027                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total         1027                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         7170                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         7170                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data    187770000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    187770000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.003277                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.003277                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 26188.284519                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 26188.284519                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data      2186509                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total      2186509                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1077                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1077                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     19332500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     19332500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data      2187586                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total      2187586                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.000492                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.000492                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data 17950.324977                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 17950.324977                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         1069                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1069                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     18281500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     18281500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.000489                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.000489                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data 17101.496726                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 17101.496726                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       603000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       603000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       585000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       585000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          496                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            496                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         1890                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         1890                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     63468993                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     63468993                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         2386                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         2386                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.792121                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.792121                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 33581.477778                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 33581.477778                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         1890                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         1890                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     61578993                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     61578993                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.792121                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.792121                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 32581.477778                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 32581.477778                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1169727317500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.993908                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          170902527                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         13160656                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            12.985867                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.993908                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999810                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999810                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        392710316                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       392710316                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1169727317500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          30800828                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10650470                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     25773058                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       100118980                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         90358323                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               8                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            9342                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          2068                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          11410                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           18                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           18                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           495074                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          495074                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        406478                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     30394350                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          231                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          231                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      1203251                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     53182362                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        16182                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     39480588                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              93882383                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     51338688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2268387584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       690432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1683740672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4004157376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       195633586                       # Total snoops (count)
system.tol2bus.snoopTraffic                 329888320                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        226984385                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.121775                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.336277                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              200039629     88.13%     88.13% # Request fanout histogram
system.tol2bus.snoop_fanout::1               26248385     11.56%     99.69% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 696371      0.31%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          226984385                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        62669640508                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       26605465947                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         601793664                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       19752933657                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           8135910                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            12001                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
