module ALU (a, b, s, c);
    input [3:0] a;
    input [3:0] b;
    input [2:0] s;
    output [3:0] c;
	 reg [3:0] c;
	 always @ (a,b,c)
	 begin
	 case(s)
	 0: c=a+b;
	 1: c=a-b;
	 2: c=a|b;
	 3: c=a&b;
	 4: c=a*b;
	 5: c=~a;
	 6: c=~(a&b);
	 7: c=a^b;
	 endcase
	 end
endmodule