{"vcs1":{"timestamp_begin":1740046328.817982233, "rt":4.33, "ut":4.10, "st":0.17}}
{"vcselab":{"timestamp_begin":1740046333.225173583, "rt":0.25, "ut":0.17, "st":0.08}}
{"link":{"timestamp_begin":1740046333.538284830, "rt":0.24, "ut":0.13, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1740046328.528876379}
{"VCS_COMP_START_TIME": 1740046328.528876379}
{"VCS_COMP_END_TIME": 1740046333.847331870}
{"VCS_USER_OPTIONS": "-sverilog -ntb_opts uvm -timescale=1ns/1ns top.sv -o sim"}
{"vcs1": {"peak_mem": 287824}}
{"vcselab": {"peak_mem": 150348}}
