Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Wed Apr  8 18:44:01 2015
| Host         : paasei running 64-bit Scientific Linux release 6.5 (Carbon)
| Design       : mkSMAdapter4B
| Device       : xcku035-ffva1156
| Speed File   : -3  PREVIEW 1.10 09-18-2014
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.170ns  (required time - arrival time)
  Source:                 fabWordsCurReq_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fabWordsCurReq_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (wciS0_Clk rise@1.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        2.028ns  (logic 0.561ns (27.663%)  route 1.467ns (72.337%))
  Logic Levels:           4  (CARRY8=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.293ns = ( 3.293 - 1.000 ) 
    Source Clock Delay      (SCD):    2.865ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.918ns (routing 0.919ns, distribution 0.999ns)
  Clock Net Delay (Destination): 1.721ns (routing 0.839ns, distribution 0.882ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    G9                                                0.000     0.000    wciS0_Clk
    G9                   net (fo=0)                   0.000     0.000    wciS0_Clk_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528    wciS0_Clk_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.528    wciS0_Clk_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.561    wciS0_Clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.263     0.824    wciS0_Clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.947    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X28Y136        net (fo=805, routed)         1.918     2.865    wciS0_Clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y136        FDRE (Prop_FDRE_C_Q)         0.157     3.022    fabWordsCurReq_reg[8]/Q
    SLICE_X30Y138        net (fo=5, unset)            0.480     3.502    fabWordsCurReq__0[8]
    SLICE_X30Y138        LUT6 (Prop_LUT6_I0_O)        0.035     3.537    wmi_reqF_q_1[27]_i_6/O
    SLICE_X30Y138        net (fo=1, routed)           0.000     3.537    n_0_wmi_reqF_q_1[27]_i_6
    SLICE_X30Y138        CARRY8 (Prop_CARRY8_S[2]_CO[4])
                                                      0.235     3.772    wmi_reqF_q_1_reg[27]_i_3/CO[4]
    SLICE_X31Y138        net (fo=14, unset)           0.260     4.032    x__h18884
    SLICE_X31Y138        LUT4 (Prop_LUT4_I2_O)        0.079     4.111    fabRespCredit_value[1]_i_2/O
    SLICE_X28Y135        net (fo=74, unset)           0.399     4.510    n_0_fabRespCredit_value[1]_i_2
    SLICE_X28Y135        LUT5 (Prop_LUT5_I0_O)        0.055     4.565    fabWordsCurReq[13]_i_1/O
    SLICE_X33Y136        net (fo=16, unset)           0.328     4.893    WILL_FIRE_RL_wmrd_mesgBodyPreRequest
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      1.000     1.000    
    G9                                                0.000     1.000    wciS0_Clk
    G9                   net (fo=0)                   0.000     1.000    wciS0_Clk_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     1.218    wciS0_Clk_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     1.218    wciS0_Clk_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     1.245    wciS0_Clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.223     1.468    wciS0_Clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.104     1.572    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X33Y136        net (fo=805, routed)         1.721     3.293    wciS0_Clk_IBUF_BUFG
                         clock pessimism              0.499     3.792    
                         clock uncertainty           -0.035     3.757    
    SLICE_X33Y136        FDRE (Setup_FDRE_C_CE)      -0.034     3.723    fabWordsCurReq_reg[10]
  -------------------------------------------------------------------
                         required time                          3.723    
                         arrival time                          -4.893    
  -------------------------------------------------------------------
                         slack                                 -1.170    

Slack (VIOLATED) :        -1.149ns  (required time - arrival time)
  Source:                 fabWordsCurReq_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fabWordsCurReq_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (wciS0_Clk rise@1.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        2.002ns  (logic 0.561ns (28.022%)  route 1.441ns (71.978%))
  Logic Levels:           4  (CARRY8=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.289ns = ( 3.289 - 1.000 ) 
    Source Clock Delay      (SCD):    2.865ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.918ns (routing 0.919ns, distribution 0.999ns)
  Clock Net Delay (Destination): 1.717ns (routing 0.839ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    G9                                                0.000     0.000    wciS0_Clk
    G9                   net (fo=0)                   0.000     0.000    wciS0_Clk_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528    wciS0_Clk_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.528    wciS0_Clk_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.561    wciS0_Clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.263     0.824    wciS0_Clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.947    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X28Y136        net (fo=805, routed)         1.918     2.865    wciS0_Clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y136        FDRE (Prop_FDRE_C_Q)         0.157     3.022    fabWordsCurReq_reg[8]/Q
    SLICE_X30Y138        net (fo=5, unset)            0.480     3.502    fabWordsCurReq__0[8]
    SLICE_X30Y138        LUT6 (Prop_LUT6_I0_O)        0.035     3.537    wmi_reqF_q_1[27]_i_6/O
    SLICE_X30Y138        net (fo=1, routed)           0.000     3.537    n_0_wmi_reqF_q_1[27]_i_6
    SLICE_X30Y138        CARRY8 (Prop_CARRY8_S[2]_CO[4])
                                                      0.235     3.772    wmi_reqF_q_1_reg[27]_i_3/CO[4]
    SLICE_X31Y138        net (fo=14, unset)           0.260     4.032    x__h18884
    SLICE_X31Y138        LUT4 (Prop_LUT4_I2_O)        0.079     4.111    fabRespCredit_value[1]_i_2/O
    SLICE_X28Y135        net (fo=74, unset)           0.399     4.510    n_0_fabRespCredit_value[1]_i_2
    SLICE_X28Y135        LUT5 (Prop_LUT5_I0_O)        0.055     4.565    fabWordsCurReq[13]_i_1/O
    SLICE_X30Y135        net (fo=16, unset)           0.302     4.867    WILL_FIRE_RL_wmrd_mesgBodyPreRequest
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      1.000     1.000    
    G9                                                0.000     1.000    wciS0_Clk
    G9                   net (fo=0)                   0.000     1.000    wciS0_Clk_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     1.218    wciS0_Clk_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     1.218    wciS0_Clk_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     1.245    wciS0_Clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.223     1.468    wciS0_Clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.104     1.572    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X30Y135        net (fo=805, routed)         1.717     3.289    wciS0_Clk_IBUF_BUFG
                         clock pessimism              0.499     3.788    
                         clock uncertainty           -0.035     3.753    
    SLICE_X30Y135        FDRE (Setup_FDRE_C_CE)      -0.035     3.718    fabWordsCurReq_reg[6]
  -------------------------------------------------------------------
                         required time                          3.718    
                         arrival time                          -4.867    
  -------------------------------------------------------------------
                         slack                                 -1.149    

Slack (VIOLATED) :        -1.149ns  (required time - arrival time)
  Source:                 fabWordsCurReq_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fabWordsCurReq_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (wciS0_Clk rise@1.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        2.002ns  (logic 0.561ns (28.022%)  route 1.441ns (71.978%))
  Logic Levels:           4  (CARRY8=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.289ns = ( 3.289 - 1.000 ) 
    Source Clock Delay      (SCD):    2.865ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.918ns (routing 0.919ns, distribution 0.999ns)
  Clock Net Delay (Destination): 1.717ns (routing 0.839ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    G9                                                0.000     0.000    wciS0_Clk
    G9                   net (fo=0)                   0.000     0.000    wciS0_Clk_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528    wciS0_Clk_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.528    wciS0_Clk_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.561    wciS0_Clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.263     0.824    wciS0_Clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.947    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X28Y136        net (fo=805, routed)         1.918     2.865    wciS0_Clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y136        FDRE (Prop_FDRE_C_Q)         0.157     3.022    fabWordsCurReq_reg[8]/Q
    SLICE_X30Y138        net (fo=5, unset)            0.480     3.502    fabWordsCurReq__0[8]
    SLICE_X30Y138        LUT6 (Prop_LUT6_I0_O)        0.035     3.537    wmi_reqF_q_1[27]_i_6/O
    SLICE_X30Y138        net (fo=1, routed)           0.000     3.537    n_0_wmi_reqF_q_1[27]_i_6
    SLICE_X30Y138        CARRY8 (Prop_CARRY8_S[2]_CO[4])
                                                      0.235     3.772    wmi_reqF_q_1_reg[27]_i_3/CO[4]
    SLICE_X31Y138        net (fo=14, unset)           0.260     4.032    x__h18884
    SLICE_X31Y138        LUT4 (Prop_LUT4_I2_O)        0.079     4.111    fabRespCredit_value[1]_i_2/O
    SLICE_X28Y135        net (fo=74, unset)           0.399     4.510    n_0_fabRespCredit_value[1]_i_2
    SLICE_X28Y135        LUT5 (Prop_LUT5_I0_O)        0.055     4.565    fabWordsCurReq[13]_i_1/O
    SLICE_X30Y135        net (fo=16, unset)           0.302     4.867    WILL_FIRE_RL_wmrd_mesgBodyPreRequest
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      1.000     1.000    
    G9                                                0.000     1.000    wciS0_Clk
    G9                   net (fo=0)                   0.000     1.000    wciS0_Clk_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     1.218    wciS0_Clk_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     1.218    wciS0_Clk_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     1.245    wciS0_Clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.223     1.468    wciS0_Clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.104     1.572    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X30Y135        net (fo=805, routed)         1.717     3.289    wciS0_Clk_IBUF_BUFG
                         clock pessimism              0.499     3.788    
                         clock uncertainty           -0.035     3.753    
    SLICE_X30Y135        FDRE (Setup_FDRE_C_CE)      -0.035     3.718    fabWordsCurReq_reg[7]
  -------------------------------------------------------------------
                         required time                          3.718    
                         arrival time                          -4.867    
  -------------------------------------------------------------------
                         slack                                 -1.149    

Slack (VIOLATED) :        -1.139ns  (required time - arrival time)
  Source:                 fabWordsCurReq_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            mesgReqOK_reg/D
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (wciS0_Clk rise@1.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        2.099ns  (logic 0.664ns (31.634%)  route 1.435ns (68.366%))
  Logic Levels:           5  (CARRY8=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.264ns = ( 3.264 - 1.000 ) 
    Source Clock Delay      (SCD):    2.865ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.918ns (routing 0.919ns, distribution 0.999ns)
  Clock Net Delay (Destination): 1.692ns (routing 0.839ns, distribution 0.853ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    G9                                                0.000     0.000    wciS0_Clk
    G9                   net (fo=0)                   0.000     0.000    wciS0_Clk_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528    wciS0_Clk_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.528    wciS0_Clk_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.561    wciS0_Clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.263     0.824    wciS0_Clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.947    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X28Y136        net (fo=805, routed)         1.918     2.865    wciS0_Clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y136        FDRE (Prop_FDRE_C_Q)         0.157     3.022    fabWordsCurReq_reg[8]/Q
    SLICE_X30Y138        net (fo=5, unset)            0.480     3.502    fabWordsCurReq__0[8]
    SLICE_X30Y138        LUT6 (Prop_LUT6_I0_O)        0.035     3.537    wmi_reqF_q_1[27]_i_6/O
    SLICE_X30Y138        net (fo=1, routed)           0.000     3.537    n_0_wmi_reqF_q_1[27]_i_6
    SLICE_X30Y138        CARRY8 (Prop_CARRY8_S[2]_CO[4])
                                                      0.235     3.772    wmi_reqF_q_1_reg[27]_i_3/CO[4]
    SLICE_X31Y138        net (fo=14, unset)           0.260     4.032    x__h18884
    SLICE_X31Y138        LUT4 (Prop_LUT4_I2_O)        0.079     4.111    fabRespCredit_value[1]_i_2/O
    SLICE_X28Y135        net (fo=74, unset)           0.399     4.510    n_0_fabRespCredit_value[1]_i_2
    SLICE_X28Y135        LUT5 (Prop_LUT5_I0_O)        0.055     4.565    fabWordsCurReq[13]_i_1/O
    SLICE_X27Y134        net (fo=16, unset)           0.296     4.861    WILL_FIRE_RL_wmrd_mesgBodyPreRequest
    SLICE_X27Y134        LUT4 (Prop_LUT4_I2_O)        0.103     4.964    mesgReqOK_i_1/O
    SLICE_X27Y134        net (fo=1, routed)           0.000     4.964    n_0_mesgReqOK_i_1
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      1.000     1.000    
    G9                                                0.000     1.000    wciS0_Clk
    G9                   net (fo=0)                   0.000     1.000    wciS0_Clk_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     1.218    wciS0_Clk_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     1.218    wciS0_Clk_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     1.245    wciS0_Clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.223     1.468    wciS0_Clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.104     1.572    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X27Y134        net (fo=805, routed)         1.692     3.264    wciS0_Clk_IBUF_BUFG
                         clock pessimism              0.499     3.763    
                         clock uncertainty           -0.035     3.728    
    SLICE_X27Y134        FDRE (Setup_FDRE_C_D)        0.097     3.825    mesgReqOK_reg
  -------------------------------------------------------------------
                         required time                          3.825    
                         arrival time                          -4.964    
  -------------------------------------------------------------------
                         slack                                 -1.139    

Slack (VIOLATED) :        -1.134ns  (required time - arrival time)
  Source:                 fabWordsCurReq_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fabWordsCurReq_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (wciS0_Clk rise@1.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        2.005ns  (logic 0.561ns (27.980%)  route 1.444ns (72.020%))
  Logic Levels:           4  (CARRY8=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.269ns = ( 3.269 - 1.000 ) 
    Source Clock Delay      (SCD):    2.865ns
    Clock Pessimism Removal (CPR):    0.538ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.918ns (routing 0.919ns, distribution 0.999ns)
  Clock Net Delay (Destination): 1.697ns (routing 0.839ns, distribution 0.858ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    G9                                                0.000     0.000    wciS0_Clk
    G9                   net (fo=0)                   0.000     0.000    wciS0_Clk_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528    wciS0_Clk_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.528    wciS0_Clk_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.561    wciS0_Clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.263     0.824    wciS0_Clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.947    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X28Y136        net (fo=805, routed)         1.918     2.865    wciS0_Clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y136        FDRE (Prop_FDRE_C_Q)         0.157     3.022    fabWordsCurReq_reg[8]/Q
    SLICE_X30Y138        net (fo=5, unset)            0.480     3.502    fabWordsCurReq__0[8]
    SLICE_X30Y138        LUT6 (Prop_LUT6_I0_O)        0.035     3.537    wmi_reqF_q_1[27]_i_6/O
    SLICE_X30Y138        net (fo=1, routed)           0.000     3.537    n_0_wmi_reqF_q_1[27]_i_6
    SLICE_X30Y138        CARRY8 (Prop_CARRY8_S[2]_CO[4])
                                                      0.235     3.772    wmi_reqF_q_1_reg[27]_i_3/CO[4]
    SLICE_X31Y138        net (fo=14, unset)           0.260     4.032    x__h18884
    SLICE_X31Y138        LUT4 (Prop_LUT4_I2_O)        0.079     4.111    fabRespCredit_value[1]_i_2/O
    SLICE_X28Y135        net (fo=74, unset)           0.399     4.510    n_0_fabRespCredit_value[1]_i_2
    SLICE_X28Y135        LUT5 (Prop_LUT5_I0_O)        0.055     4.565    fabWordsCurReq[13]_i_1/O
    SLICE_X28Y134        net (fo=16, unset)           0.305     4.870    WILL_FIRE_RL_wmrd_mesgBodyPreRequest
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      1.000     1.000    
    G9                                                0.000     1.000    wciS0_Clk
    G9                   net (fo=0)                   0.000     1.000    wciS0_Clk_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     1.218    wciS0_Clk_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     1.218    wciS0_Clk_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     1.245    wciS0_Clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.223     1.468    wciS0_Clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.104     1.572    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X28Y134        net (fo=805, routed)         1.697     3.269    wciS0_Clk_IBUF_BUFG
                         clock pessimism              0.538     3.807    
                         clock uncertainty           -0.035     3.772    
    SLICE_X28Y134        FDRE (Setup_FDRE_C_CE)      -0.036     3.736    fabWordsCurReq_reg[4]
  -------------------------------------------------------------------
                         required time                          3.736    
                         arrival time                          -4.870    
  -------------------------------------------------------------------
                         slack                                 -1.134    

Slack (VIOLATED) :        -1.130ns  (required time - arrival time)
  Source:                 fabWordsCurReq_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fabWordsCurReq_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (wciS0_Clk rise@1.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        2.003ns  (logic 0.561ns (28.008%)  route 1.442ns (71.992%))
  Logic Levels:           4  (CARRY8=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.269ns = ( 3.269 - 1.000 ) 
    Source Clock Delay      (SCD):    2.865ns
    Clock Pessimism Removal (CPR):    0.538ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.918ns (routing 0.919ns, distribution 0.999ns)
  Clock Net Delay (Destination): 1.697ns (routing 0.839ns, distribution 0.858ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    G9                                                0.000     0.000    wciS0_Clk
    G9                   net (fo=0)                   0.000     0.000    wciS0_Clk_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528    wciS0_Clk_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.528    wciS0_Clk_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.561    wciS0_Clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.263     0.824    wciS0_Clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.947    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X28Y136        net (fo=805, routed)         1.918     2.865    wciS0_Clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y136        FDRE (Prop_FDRE_C_Q)         0.157     3.022    fabWordsCurReq_reg[8]/Q
    SLICE_X30Y138        net (fo=5, unset)            0.480     3.502    fabWordsCurReq__0[8]
    SLICE_X30Y138        LUT6 (Prop_LUT6_I0_O)        0.035     3.537    wmi_reqF_q_1[27]_i_6/O
    SLICE_X30Y138        net (fo=1, routed)           0.000     3.537    n_0_wmi_reqF_q_1[27]_i_6
    SLICE_X30Y138        CARRY8 (Prop_CARRY8_S[2]_CO[4])
                                                      0.235     3.772    wmi_reqF_q_1_reg[27]_i_3/CO[4]
    SLICE_X31Y138        net (fo=14, unset)           0.260     4.032    x__h18884
    SLICE_X31Y138        LUT4 (Prop_LUT4_I2_O)        0.079     4.111    fabRespCredit_value[1]_i_2/O
    SLICE_X28Y135        net (fo=74, unset)           0.399     4.510    n_0_fabRespCredit_value[1]_i_2
    SLICE_X28Y135        LUT5 (Prop_LUT5_I0_O)        0.055     4.565    fabWordsCurReq[13]_i_1/O
    SLICE_X28Y134        net (fo=16, unset)           0.303     4.868    WILL_FIRE_RL_wmrd_mesgBodyPreRequest
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      1.000     1.000    
    G9                                                0.000     1.000    wciS0_Clk
    G9                   net (fo=0)                   0.000     1.000    wciS0_Clk_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     1.218    wciS0_Clk_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     1.218    wciS0_Clk_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     1.245    wciS0_Clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.223     1.468    wciS0_Clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.104     1.572    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X28Y134        net (fo=805, routed)         1.697     3.269    wciS0_Clk_IBUF_BUFG
                         clock pessimism              0.538     3.807    
                         clock uncertainty           -0.035     3.772    
    SLICE_X28Y134        FDRE (Setup_FDRE_C_CE)      -0.034     3.738    fabWordsCurReq_reg[5]
  -------------------------------------------------------------------
                         required time                          3.738    
                         arrival time                          -4.868    
  -------------------------------------------------------------------
                         slack                                 -1.130    

Slack (VIOLATED) :        -1.130ns  (required time - arrival time)
  Source:                 fabWordsCurReq_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fabWordsCurReq_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (wciS0_Clk rise@1.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        2.003ns  (logic 0.561ns (28.008%)  route 1.442ns (71.992%))
  Logic Levels:           4  (CARRY8=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.269ns = ( 3.269 - 1.000 ) 
    Source Clock Delay      (SCD):    2.865ns
    Clock Pessimism Removal (CPR):    0.538ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.918ns (routing 0.919ns, distribution 0.999ns)
  Clock Net Delay (Destination): 1.697ns (routing 0.839ns, distribution 0.858ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    G9                                                0.000     0.000    wciS0_Clk
    G9                   net (fo=0)                   0.000     0.000    wciS0_Clk_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528    wciS0_Clk_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.528    wciS0_Clk_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.561    wciS0_Clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.263     0.824    wciS0_Clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.947    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X28Y136        net (fo=805, routed)         1.918     2.865    wciS0_Clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y136        FDRE (Prop_FDRE_C_Q)         0.157     3.022    fabWordsCurReq_reg[8]/Q
    SLICE_X30Y138        net (fo=5, unset)            0.480     3.502    fabWordsCurReq__0[8]
    SLICE_X30Y138        LUT6 (Prop_LUT6_I0_O)        0.035     3.537    wmi_reqF_q_1[27]_i_6/O
    SLICE_X30Y138        net (fo=1, routed)           0.000     3.537    n_0_wmi_reqF_q_1[27]_i_6
    SLICE_X30Y138        CARRY8 (Prop_CARRY8_S[2]_CO[4])
                                                      0.235     3.772    wmi_reqF_q_1_reg[27]_i_3/CO[4]
    SLICE_X31Y138        net (fo=14, unset)           0.260     4.032    x__h18884
    SLICE_X31Y138        LUT4 (Prop_LUT4_I2_O)        0.079     4.111    fabRespCredit_value[1]_i_2/O
    SLICE_X28Y135        net (fo=74, unset)           0.399     4.510    n_0_fabRespCredit_value[1]_i_2
    SLICE_X28Y135        LUT5 (Prop_LUT5_I0_O)        0.055     4.565    fabWordsCurReq[13]_i_1/O
    SLICE_X28Y134        net (fo=16, unset)           0.303     4.868    WILL_FIRE_RL_wmrd_mesgBodyPreRequest
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      1.000     1.000    
    G9                                                0.000     1.000    wciS0_Clk
    G9                   net (fo=0)                   0.000     1.000    wciS0_Clk_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     1.218    wciS0_Clk_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     1.218    wciS0_Clk_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     1.245    wciS0_Clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.223     1.468    wciS0_Clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.104     1.572    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X28Y134        net (fo=805, routed)         1.697     3.269    wciS0_Clk_IBUF_BUFG
                         clock pessimism              0.538     3.807    
                         clock uncertainty           -0.035     3.772    
    SLICE_X28Y134        FDRE (Setup_FDRE_C_CE)      -0.034     3.738    fabWordsCurReq_reg[9]
  -------------------------------------------------------------------
                         required time                          3.738    
                         arrival time                          -4.868    
  -------------------------------------------------------------------
                         slack                                 -1.130    

Slack (VIOLATED) :        -1.114ns  (required time - arrival time)
  Source:                 fabWordsCurReq_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fabWordsCurReq_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (wciS0_Clk rise@1.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        1.998ns  (logic 0.577ns (28.879%)  route 1.421ns (71.121%))
  Logic Levels:           4  (CARRY8=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.273ns = ( 3.273 - 1.000 ) 
    Source Clock Delay      (SCD):    2.853ns
    Clock Pessimism Removal (CPR):    0.538ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.906ns (routing 0.919ns, distribution 0.987ns)
  Clock Net Delay (Destination): 1.701ns (routing 0.839ns, distribution 0.862ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    G9                                                0.000     0.000    wciS0_Clk
    G9                   net (fo=0)                   0.000     0.000    wciS0_Clk_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528    wciS0_Clk_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.528    wciS0_Clk_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.561    wciS0_Clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.263     0.824    wciS0_Clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.947    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X28Y134        net (fo=805, routed)         1.906     2.853    wciS0_Clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y134        FDRE (Prop_FDRE_C_Q)         0.157     3.010    fabWordsCurReq_reg[5]/Q
    SLICE_X30Y138        net (fo=5, unset)            0.454     3.464    fabWordsCurReq__0[5]
    SLICE_X30Y138        LUT6 (Prop_LUT6_I0_O)        0.037     3.501    wmi_reqF_q_1[27]_i_7/O
    SLICE_X30Y138        net (fo=1, routed)           0.000     3.501    n_0_wmi_reqF_q_1[27]_i_7
    SLICE_X30Y138        CARRY8 (Prop_CARRY8_S[1]_CO[4])
                                                      0.249     3.750    wmi_reqF_q_1_reg[27]_i_3/CO[4]
    SLICE_X31Y138        net (fo=14, unset)           0.260     4.010    x__h18884
    SLICE_X31Y138        LUT4 (Prop_LUT4_I2_O)        0.079     4.089    fabRespCredit_value[1]_i_2/O
    SLICE_X28Y135        net (fo=74, unset)           0.399     4.488    n_0_fabRespCredit_value[1]_i_2
    SLICE_X28Y135        LUT5 (Prop_LUT5_I0_O)        0.055     4.543    fabWordsCurReq[13]_i_1/O
    SLICE_X28Y136        net (fo=16, unset)           0.308     4.851    WILL_FIRE_RL_wmrd_mesgBodyPreRequest
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      1.000     1.000    
    G9                                                0.000     1.000    wciS0_Clk
    G9                   net (fo=0)                   0.000     1.000    wciS0_Clk_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     1.218    wciS0_Clk_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     1.218    wciS0_Clk_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     1.245    wciS0_Clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.223     1.468    wciS0_Clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.104     1.572    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X28Y136        net (fo=805, routed)         1.701     3.273    wciS0_Clk_IBUF_BUFG
                         clock pessimism              0.538     3.811    
                         clock uncertainty           -0.035     3.776    
    SLICE_X28Y136        FDRE (Setup_FDRE_C_CE)      -0.039     3.737    fabWordsCurReq_reg[13]
  -------------------------------------------------------------------
                         required time                          3.737    
                         arrival time                          -4.851    
  -------------------------------------------------------------------
                         slack                                 -1.114    

Slack (VIOLATED) :        -1.108ns  (required time - arrival time)
  Source:                 fabWordsCurReq_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fabWordsCurReq_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (wciS0_Clk rise@1.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        1.996ns  (logic 0.577ns (28.908%)  route 1.419ns (71.092%))
  Logic Levels:           4  (CARRY8=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.273ns = ( 3.273 - 1.000 ) 
    Source Clock Delay      (SCD):    2.853ns
    Clock Pessimism Removal (CPR):    0.538ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.906ns (routing 0.919ns, distribution 0.987ns)
  Clock Net Delay (Destination): 1.701ns (routing 0.839ns, distribution 0.862ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    G9                                                0.000     0.000    wciS0_Clk
    G9                   net (fo=0)                   0.000     0.000    wciS0_Clk_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528    wciS0_Clk_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.528    wciS0_Clk_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.561    wciS0_Clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.263     0.824    wciS0_Clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.947    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X28Y134        net (fo=805, routed)         1.906     2.853    wciS0_Clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y134        FDRE (Prop_FDRE_C_Q)         0.157     3.010    fabWordsCurReq_reg[5]/Q
    SLICE_X30Y138        net (fo=5, unset)            0.454     3.464    fabWordsCurReq__0[5]
    SLICE_X30Y138        LUT6 (Prop_LUT6_I0_O)        0.037     3.501    wmi_reqF_q_1[27]_i_7/O
    SLICE_X30Y138        net (fo=1, routed)           0.000     3.501    n_0_wmi_reqF_q_1[27]_i_7
    SLICE_X30Y138        CARRY8 (Prop_CARRY8_S[1]_CO[4])
                                                      0.249     3.750    wmi_reqF_q_1_reg[27]_i_3/CO[4]
    SLICE_X31Y138        net (fo=14, unset)           0.260     4.010    x__h18884
    SLICE_X31Y138        LUT4 (Prop_LUT4_I2_O)        0.079     4.089    fabRespCredit_value[1]_i_2/O
    SLICE_X28Y135        net (fo=74, unset)           0.399     4.488    n_0_fabRespCredit_value[1]_i_2
    SLICE_X28Y135        LUT5 (Prop_LUT5_I0_O)        0.055     4.543    fabWordsCurReq[13]_i_1/O
    SLICE_X28Y136        net (fo=16, unset)           0.306     4.849    WILL_FIRE_RL_wmrd_mesgBodyPreRequest
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      1.000     1.000    
    G9                                                0.000     1.000    wciS0_Clk
    G9                   net (fo=0)                   0.000     1.000    wciS0_Clk_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     1.218    wciS0_Clk_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     1.218    wciS0_Clk_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     1.245    wciS0_Clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.223     1.468    wciS0_Clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.104     1.572    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X28Y136        net (fo=805, routed)         1.701     3.273    wciS0_Clk_IBUF_BUFG
                         clock pessimism              0.538     3.811    
                         clock uncertainty           -0.035     3.776    
    SLICE_X28Y136        FDRE (Setup_FDRE_C_CE)      -0.035     3.741    fabWordsCurReq_reg[12]
  -------------------------------------------------------------------
                         required time                          3.741    
                         arrival time                          -4.849    
  -------------------------------------------------------------------
                         slack                                 -1.108    

Slack (VIOLATED) :        -1.107ns  (required time - arrival time)
  Source:                 fabWordsCurReq_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fabWordsCurReq_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (wciS0_Clk rise@1.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        1.995ns  (logic 0.577ns (28.922%)  route 1.418ns (71.078%))
  Logic Levels:           4  (CARRY8=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.274ns = ( 3.274 - 1.000 ) 
    Source Clock Delay      (SCD):    2.853ns
    Clock Pessimism Removal (CPR):    0.538ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.906ns (routing 0.919ns, distribution 0.987ns)
  Clock Net Delay (Destination): 1.702ns (routing 0.839ns, distribution 0.863ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    G9                                                0.000     0.000    wciS0_Clk
    G9                   net (fo=0)                   0.000     0.000    wciS0_Clk_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528    wciS0_Clk_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.528    wciS0_Clk_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.561    wciS0_Clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.263     0.824    wciS0_Clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.947    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X28Y134        net (fo=805, routed)         1.906     2.853    wciS0_Clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y134        FDRE (Prop_FDRE_C_Q)         0.157     3.010    fabWordsCurReq_reg[5]/Q
    SLICE_X30Y138        net (fo=5, unset)            0.454     3.464    fabWordsCurReq__0[5]
    SLICE_X30Y138        LUT6 (Prop_LUT6_I0_O)        0.037     3.501    wmi_reqF_q_1[27]_i_7/O
    SLICE_X30Y138        net (fo=1, routed)           0.000     3.501    n_0_wmi_reqF_q_1[27]_i_7
    SLICE_X30Y138        CARRY8 (Prop_CARRY8_S[1]_CO[4])
                                                      0.249     3.750    wmi_reqF_q_1_reg[27]_i_3/CO[4]
    SLICE_X31Y138        net (fo=14, unset)           0.260     4.010    x__h18884
    SLICE_X31Y138        LUT4 (Prop_LUT4_I2_O)        0.079     4.089    fabRespCredit_value[1]_i_2/O
    SLICE_X28Y135        net (fo=74, unset)           0.399     4.488    n_0_fabRespCredit_value[1]_i_2
    SLICE_X28Y135        LUT5 (Prop_LUT5_I0_O)        0.055     4.543    fabWordsCurReq[13]_i_1/O
    SLICE_X28Y136        net (fo=16, unset)           0.305     4.848    WILL_FIRE_RL_wmrd_mesgBodyPreRequest
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      1.000     1.000    
    G9                                                0.000     1.000    wciS0_Clk
    G9                   net (fo=0)                   0.000     1.000    wciS0_Clk_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     1.218    wciS0_Clk_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     1.218    wciS0_Clk_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     1.245    wciS0_Clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.223     1.468    wciS0_Clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.104     1.572    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X28Y136        net (fo=805, routed)         1.702     3.274    wciS0_Clk_IBUF_BUFG
                         clock pessimism              0.538     3.812    
                         clock uncertainty           -0.035     3.777    
    SLICE_X28Y136        FDRE (Setup_FDRE_C_CE)      -0.036     3.741    fabWordsCurReq_reg[0]
  -------------------------------------------------------------------
                         required time                          3.741    
                         arrival time                          -4.848    
  -------------------------------------------------------------------
                         slack                                 -1.107    

Slack (VIOLATED) :        -1.107ns  (required time - arrival time)
  Source:                 fabWordsCurReq_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fabWordsCurReq_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (wciS0_Clk rise@1.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        1.995ns  (logic 0.577ns (28.922%)  route 1.418ns (71.078%))
  Logic Levels:           4  (CARRY8=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.274ns = ( 3.274 - 1.000 ) 
    Source Clock Delay      (SCD):    2.853ns
    Clock Pessimism Removal (CPR):    0.538ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.906ns (routing 0.919ns, distribution 0.987ns)
  Clock Net Delay (Destination): 1.702ns (routing 0.839ns, distribution 0.863ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    G9                                                0.000     0.000    wciS0_Clk
    G9                   net (fo=0)                   0.000     0.000    wciS0_Clk_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528    wciS0_Clk_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.528    wciS0_Clk_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.561    wciS0_Clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.263     0.824    wciS0_Clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.947    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X28Y134        net (fo=805, routed)         1.906     2.853    wciS0_Clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y134        FDRE (Prop_FDRE_C_Q)         0.157     3.010    fabWordsCurReq_reg[5]/Q
    SLICE_X30Y138        net (fo=5, unset)            0.454     3.464    fabWordsCurReq__0[5]
    SLICE_X30Y138        LUT6 (Prop_LUT6_I0_O)        0.037     3.501    wmi_reqF_q_1[27]_i_7/O
    SLICE_X30Y138        net (fo=1, routed)           0.000     3.501    n_0_wmi_reqF_q_1[27]_i_7
    SLICE_X30Y138        CARRY8 (Prop_CARRY8_S[1]_CO[4])
                                                      0.249     3.750    wmi_reqF_q_1_reg[27]_i_3/CO[4]
    SLICE_X31Y138        net (fo=14, unset)           0.260     4.010    x__h18884
    SLICE_X31Y138        LUT4 (Prop_LUT4_I2_O)        0.079     4.089    fabRespCredit_value[1]_i_2/O
    SLICE_X28Y135        net (fo=74, unset)           0.399     4.488    n_0_fabRespCredit_value[1]_i_2
    SLICE_X28Y135        LUT5 (Prop_LUT5_I0_O)        0.055     4.543    fabWordsCurReq[13]_i_1/O
    SLICE_X28Y136        net (fo=16, unset)           0.305     4.848    WILL_FIRE_RL_wmrd_mesgBodyPreRequest
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      1.000     1.000    
    G9                                                0.000     1.000    wciS0_Clk
    G9                   net (fo=0)                   0.000     1.000    wciS0_Clk_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     1.218    wciS0_Clk_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     1.218    wciS0_Clk_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     1.245    wciS0_Clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.223     1.468    wciS0_Clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.104     1.572    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X28Y136        net (fo=805, routed)         1.702     3.274    wciS0_Clk_IBUF_BUFG
                         clock pessimism              0.538     3.812    
                         clock uncertainty           -0.035     3.777    
    SLICE_X28Y136        FDRE (Setup_FDRE_C_CE)      -0.036     3.741    fabWordsCurReq_reg[11]
  -------------------------------------------------------------------
                         required time                          3.741    
                         arrival time                          -4.848    
  -------------------------------------------------------------------
                         slack                                 -1.107    

Slack (VIOLATED) :        -1.103ns  (required time - arrival time)
  Source:                 fabWordsCurReq_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fabWordsCurReq_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (wciS0_Clk rise@1.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        1.993ns  (logic 0.577ns (28.951%)  route 1.416ns (71.049%))
  Logic Levels:           4  (CARRY8=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.274ns = ( 3.274 - 1.000 ) 
    Source Clock Delay      (SCD):    2.853ns
    Clock Pessimism Removal (CPR):    0.538ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.906ns (routing 0.919ns, distribution 0.987ns)
  Clock Net Delay (Destination): 1.702ns (routing 0.839ns, distribution 0.863ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    G9                                                0.000     0.000    wciS0_Clk
    G9                   net (fo=0)                   0.000     0.000    wciS0_Clk_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528    wciS0_Clk_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.528    wciS0_Clk_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.561    wciS0_Clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.263     0.824    wciS0_Clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.947    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X28Y134        net (fo=805, routed)         1.906     2.853    wciS0_Clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y134        FDRE (Prop_FDRE_C_Q)         0.157     3.010    fabWordsCurReq_reg[5]/Q
    SLICE_X30Y138        net (fo=5, unset)            0.454     3.464    fabWordsCurReq__0[5]
    SLICE_X30Y138        LUT6 (Prop_LUT6_I0_O)        0.037     3.501    wmi_reqF_q_1[27]_i_7/O
    SLICE_X30Y138        net (fo=1, routed)           0.000     3.501    n_0_wmi_reqF_q_1[27]_i_7
    SLICE_X30Y138        CARRY8 (Prop_CARRY8_S[1]_CO[4])
                                                      0.249     3.750    wmi_reqF_q_1_reg[27]_i_3/CO[4]
    SLICE_X31Y138        net (fo=14, unset)           0.260     4.010    x__h18884
    SLICE_X31Y138        LUT4 (Prop_LUT4_I2_O)        0.079     4.089    fabRespCredit_value[1]_i_2/O
    SLICE_X28Y135        net (fo=74, unset)           0.399     4.488    n_0_fabRespCredit_value[1]_i_2
    SLICE_X28Y135        LUT5 (Prop_LUT5_I0_O)        0.055     4.543    fabWordsCurReq[13]_i_1/O
    SLICE_X28Y136        net (fo=16, unset)           0.303     4.846    WILL_FIRE_RL_wmrd_mesgBodyPreRequest
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      1.000     1.000    
    G9                                                0.000     1.000    wciS0_Clk
    G9                   net (fo=0)                   0.000     1.000    wciS0_Clk_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     1.218    wciS0_Clk_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     1.218    wciS0_Clk_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     1.245    wciS0_Clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.223     1.468    wciS0_Clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.104     1.572    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X28Y136        net (fo=805, routed)         1.702     3.274    wciS0_Clk_IBUF_BUFG
                         clock pessimism              0.538     3.812    
                         clock uncertainty           -0.035     3.777    
    SLICE_X28Y136        FDRE (Setup_FDRE_C_CE)      -0.034     3.743    fabWordsCurReq_reg[1]
  -------------------------------------------------------------------
                         required time                          3.743    
                         arrival time                          -4.846    
  -------------------------------------------------------------------
                         slack                                 -1.103    

Slack (VIOLATED) :        -1.103ns  (required time - arrival time)
  Source:                 fabWordsCurReq_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fabWordsCurReq_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (wciS0_Clk rise@1.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        1.993ns  (logic 0.577ns (28.951%)  route 1.416ns (71.049%))
  Logic Levels:           4  (CARRY8=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.274ns = ( 3.274 - 1.000 ) 
    Source Clock Delay      (SCD):    2.853ns
    Clock Pessimism Removal (CPR):    0.538ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.906ns (routing 0.919ns, distribution 0.987ns)
  Clock Net Delay (Destination): 1.702ns (routing 0.839ns, distribution 0.863ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    G9                                                0.000     0.000    wciS0_Clk
    G9                   net (fo=0)                   0.000     0.000    wciS0_Clk_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528    wciS0_Clk_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.528    wciS0_Clk_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.561    wciS0_Clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.263     0.824    wciS0_Clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.947    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X28Y134        net (fo=805, routed)         1.906     2.853    wciS0_Clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y134        FDRE (Prop_FDRE_C_Q)         0.157     3.010    fabWordsCurReq_reg[5]/Q
    SLICE_X30Y138        net (fo=5, unset)            0.454     3.464    fabWordsCurReq__0[5]
    SLICE_X30Y138        LUT6 (Prop_LUT6_I0_O)        0.037     3.501    wmi_reqF_q_1[27]_i_7/O
    SLICE_X30Y138        net (fo=1, routed)           0.000     3.501    n_0_wmi_reqF_q_1[27]_i_7
    SLICE_X30Y138        CARRY8 (Prop_CARRY8_S[1]_CO[4])
                                                      0.249     3.750    wmi_reqF_q_1_reg[27]_i_3/CO[4]
    SLICE_X31Y138        net (fo=14, unset)           0.260     4.010    x__h18884
    SLICE_X31Y138        LUT4 (Prop_LUT4_I2_O)        0.079     4.089    fabRespCredit_value[1]_i_2/O
    SLICE_X28Y135        net (fo=74, unset)           0.399     4.488    n_0_fabRespCredit_value[1]_i_2
    SLICE_X28Y135        LUT5 (Prop_LUT5_I0_O)        0.055     4.543    fabWordsCurReq[13]_i_1/O
    SLICE_X28Y136        net (fo=16, unset)           0.303     4.846    WILL_FIRE_RL_wmrd_mesgBodyPreRequest
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      1.000     1.000    
    G9                                                0.000     1.000    wciS0_Clk
    G9                   net (fo=0)                   0.000     1.000    wciS0_Clk_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     1.218    wciS0_Clk_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     1.218    wciS0_Clk_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     1.245    wciS0_Clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.223     1.468    wciS0_Clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.104     1.572    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X28Y136        net (fo=805, routed)         1.702     3.274    wciS0_Clk_IBUF_BUFG
                         clock pessimism              0.538     3.812    
                         clock uncertainty           -0.035     3.777    
    SLICE_X28Y136        FDRE (Setup_FDRE_C_CE)      -0.034     3.743    fabWordsCurReq_reg[2]
  -------------------------------------------------------------------
                         required time                          3.743    
                         arrival time                          -4.846    
  -------------------------------------------------------------------
                         slack                                 -1.103    

Slack (VIOLATED) :        -1.103ns  (required time - arrival time)
  Source:                 fabWordsCurReq_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fabWordsCurReq_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (wciS0_Clk rise@1.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        1.993ns  (logic 0.577ns (28.951%)  route 1.416ns (71.049%))
  Logic Levels:           4  (CARRY8=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.274ns = ( 3.274 - 1.000 ) 
    Source Clock Delay      (SCD):    2.853ns
    Clock Pessimism Removal (CPR):    0.538ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.906ns (routing 0.919ns, distribution 0.987ns)
  Clock Net Delay (Destination): 1.702ns (routing 0.839ns, distribution 0.863ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    G9                                                0.000     0.000    wciS0_Clk
    G9                   net (fo=0)                   0.000     0.000    wciS0_Clk_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528    wciS0_Clk_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.528    wciS0_Clk_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.561    wciS0_Clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.263     0.824    wciS0_Clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.947    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X28Y134        net (fo=805, routed)         1.906     2.853    wciS0_Clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y134        FDRE (Prop_FDRE_C_Q)         0.157     3.010    fabWordsCurReq_reg[5]/Q
    SLICE_X30Y138        net (fo=5, unset)            0.454     3.464    fabWordsCurReq__0[5]
    SLICE_X30Y138        LUT6 (Prop_LUT6_I0_O)        0.037     3.501    wmi_reqF_q_1[27]_i_7/O
    SLICE_X30Y138        net (fo=1, routed)           0.000     3.501    n_0_wmi_reqF_q_1[27]_i_7
    SLICE_X30Y138        CARRY8 (Prop_CARRY8_S[1]_CO[4])
                                                      0.249     3.750    wmi_reqF_q_1_reg[27]_i_3/CO[4]
    SLICE_X31Y138        net (fo=14, unset)           0.260     4.010    x__h18884
    SLICE_X31Y138        LUT4 (Prop_LUT4_I2_O)        0.079     4.089    fabRespCredit_value[1]_i_2/O
    SLICE_X28Y135        net (fo=74, unset)           0.399     4.488    n_0_fabRespCredit_value[1]_i_2
    SLICE_X28Y135        LUT5 (Prop_LUT5_I0_O)        0.055     4.543    fabWordsCurReq[13]_i_1/O
    SLICE_X28Y136        net (fo=16, unset)           0.303     4.846    WILL_FIRE_RL_wmrd_mesgBodyPreRequest
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      1.000     1.000    
    G9                                                0.000     1.000    wciS0_Clk
    G9                   net (fo=0)                   0.000     1.000    wciS0_Clk_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     1.218    wciS0_Clk_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     1.218    wciS0_Clk_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     1.245    wciS0_Clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.223     1.468    wciS0_Clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.104     1.572    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X28Y136        net (fo=805, routed)         1.702     3.274    wciS0_Clk_IBUF_BUFG
                         clock pessimism              0.538     3.812    
                         clock uncertainty           -0.035     3.777    
    SLICE_X28Y136        FDRE (Setup_FDRE_C_CE)      -0.034     3.743    fabWordsCurReq_reg[3]
  -------------------------------------------------------------------
                         required time                          3.743    
                         arrival time                          -4.846    
  -------------------------------------------------------------------
                         slack                                 -1.103    

Slack (VIOLATED) :        -1.103ns  (required time - arrival time)
  Source:                 fabWordsCurReq_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fabWordsCurReq_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (wciS0_Clk rise@1.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        1.993ns  (logic 0.577ns (28.951%)  route 1.416ns (71.049%))
  Logic Levels:           4  (CARRY8=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.274ns = ( 3.274 - 1.000 ) 
    Source Clock Delay      (SCD):    2.853ns
    Clock Pessimism Removal (CPR):    0.538ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.906ns (routing 0.919ns, distribution 0.987ns)
  Clock Net Delay (Destination): 1.702ns (routing 0.839ns, distribution 0.863ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    G9                                                0.000     0.000    wciS0_Clk
    G9                   net (fo=0)                   0.000     0.000    wciS0_Clk_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528    wciS0_Clk_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.528    wciS0_Clk_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.561    wciS0_Clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.263     0.824    wciS0_Clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.947    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X28Y134        net (fo=805, routed)         1.906     2.853    wciS0_Clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y134        FDRE (Prop_FDRE_C_Q)         0.157     3.010    fabWordsCurReq_reg[5]/Q
    SLICE_X30Y138        net (fo=5, unset)            0.454     3.464    fabWordsCurReq__0[5]
    SLICE_X30Y138        LUT6 (Prop_LUT6_I0_O)        0.037     3.501    wmi_reqF_q_1[27]_i_7/O
    SLICE_X30Y138        net (fo=1, routed)           0.000     3.501    n_0_wmi_reqF_q_1[27]_i_7
    SLICE_X30Y138        CARRY8 (Prop_CARRY8_S[1]_CO[4])
                                                      0.249     3.750    wmi_reqF_q_1_reg[27]_i_3/CO[4]
    SLICE_X31Y138        net (fo=14, unset)           0.260     4.010    x__h18884
    SLICE_X31Y138        LUT4 (Prop_LUT4_I2_O)        0.079     4.089    fabRespCredit_value[1]_i_2/O
    SLICE_X28Y135        net (fo=74, unset)           0.399     4.488    n_0_fabRespCredit_value[1]_i_2
    SLICE_X28Y135        LUT5 (Prop_LUT5_I0_O)        0.055     4.543    fabWordsCurReq[13]_i_1/O
    SLICE_X28Y136        net (fo=16, unset)           0.303     4.846    WILL_FIRE_RL_wmrd_mesgBodyPreRequest
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      1.000     1.000    
    G9                                                0.000     1.000    wciS0_Clk
    G9                   net (fo=0)                   0.000     1.000    wciS0_Clk_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     1.218    wciS0_Clk_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     1.218    wciS0_Clk_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     1.245    wciS0_Clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.223     1.468    wciS0_Clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.104     1.572    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X28Y136        net (fo=805, routed)         1.702     3.274    wciS0_Clk_IBUF_BUFG
                         clock pessimism              0.538     3.812    
                         clock uncertainty           -0.035     3.777    
    SLICE_X28Y136        FDRE (Setup_FDRE_C_CE)      -0.034     3.743    fabWordsCurReq_reg[8]
  -------------------------------------------------------------------
                         required time                          3.743    
                         arrival time                          -4.846    
  -------------------------------------------------------------------
                         slack                                 -1.103    

Slack (VIOLATED) :        -1.031ns  (required time - arrival time)
  Source:                 fabWordsCurReq_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            wmi_reqF_q_0_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (wciS0_Clk rise@1.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        1.974ns  (logic 0.577ns (29.230%)  route 1.397ns (70.770%))
  Logic Levels:           5  (CARRY8=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.283ns = ( 3.283 - 1.000 ) 
    Source Clock Delay      (SCD):    2.865ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.918ns (routing 0.919ns, distribution 0.999ns)
  Clock Net Delay (Destination): 1.711ns (routing 0.839ns, distribution 0.872ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    G9                                                0.000     0.000    wciS0_Clk
    G9                   net (fo=0)                   0.000     0.000    wciS0_Clk_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528    wciS0_Clk_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.528    wciS0_Clk_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.561    wciS0_Clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.263     0.824    wciS0_Clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.947    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X28Y136        net (fo=805, routed)         1.918     2.865    wciS0_Clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y136        FDRE (Prop_FDRE_C_Q)         0.157     3.022    fabWordsCurReq_reg[8]/Q
    SLICE_X30Y138        net (fo=5, unset)            0.480     3.502    fabWordsCurReq__0[8]
    SLICE_X30Y138        LUT6 (Prop_LUT6_I0_O)        0.035     3.537    wmi_reqF_q_1[27]_i_6/O
    SLICE_X30Y138        net (fo=1, routed)           0.000     3.537    n_0_wmi_reqF_q_1[27]_i_6
    SLICE_X30Y138        CARRY8 (Prop_CARRY8_S[2]_CO[4])
                                                      0.235     3.772    wmi_reqF_q_1_reg[27]_i_3/CO[4]
    SLICE_X31Y138        net (fo=14, unset)           0.260     4.032    x__h18884
    SLICE_X31Y138        LUT4 (Prop_LUT4_I2_O)        0.079     4.111    fabRespCredit_value[1]_i_2/O
    SLICE_X32Y141        net (fo=74, unset)           0.359     4.470    n_0_fabRespCredit_value[1]_i_2
    SLICE_X32Y141        LUT6 (Prop_LUT6_I3_O)        0.037     4.507    wmi_reqF_q_0[24]_i_2/O
    SLICE_X32Y141        net (fo=1, unset)            0.298     4.805    n_0_wmi_reqF_q_0[24]_i_2
    SLICE_X32Y141        LUT6 (Prop_LUT6_I0_O)        0.034     4.839    wmi_reqF_q_0[24]_i_1/O
    SLICE_X32Y141        net (fo=1, routed)           0.000     4.839    wmi_reqF_q_0__D_IN[24]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      1.000     1.000    
    G9                                                0.000     1.000    wciS0_Clk
    G9                   net (fo=0)                   0.000     1.000    wciS0_Clk_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     1.218    wciS0_Clk_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     1.218    wciS0_Clk_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     1.245    wciS0_Clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.223     1.468    wciS0_Clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.104     1.572    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X32Y141        net (fo=805, routed)         1.711     3.283    wciS0_Clk_IBUF_BUFG
                         clock pessimism              0.499     3.782    
                         clock uncertainty           -0.035     3.747    
    SLICE_X32Y141        FDRE (Setup_FDRE_C_D)        0.061     3.808    wmi_reqF_q_0_reg[24]
  -------------------------------------------------------------------
                         required time                          3.808    
                         arrival time                          -4.839    
  -------------------------------------------------------------------
                         slack                                 -1.031    

Slack (VIOLATED) :        -0.996ns  (required time - arrival time)
  Source:                 fabWordsCurReq_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            wmi_reqF_q_0_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (wciS0_Clk rise@1.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        1.935ns  (logic 0.578ns (29.871%)  route 1.357ns (70.129%))
  Logic Levels:           5  (CARRY8=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.284ns = ( 3.284 - 1.000 ) 
    Source Clock Delay      (SCD):    2.865ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.918ns (routing 0.919ns, distribution 0.999ns)
  Clock Net Delay (Destination): 1.712ns (routing 0.839ns, distribution 0.873ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    G9                                                0.000     0.000    wciS0_Clk
    G9                   net (fo=0)                   0.000     0.000    wciS0_Clk_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528    wciS0_Clk_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.528    wciS0_Clk_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.561    wciS0_Clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.263     0.824    wciS0_Clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.947    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X28Y136        net (fo=805, routed)         1.918     2.865    wciS0_Clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y136        FDRE (Prop_FDRE_C_Q)         0.157     3.022    fabWordsCurReq_reg[8]/Q
    SLICE_X30Y138        net (fo=5, unset)            0.480     3.502    fabWordsCurReq__0[8]
    SLICE_X30Y138        LUT6 (Prop_LUT6_I0_O)        0.035     3.537    wmi_reqF_q_1[27]_i_6/O
    SLICE_X30Y138        net (fo=1, routed)           0.000     3.537    n_0_wmi_reqF_q_1[27]_i_6
    SLICE_X30Y138        CARRY8 (Prop_CARRY8_S[2]_CO[4])
                                                      0.235     3.772    wmi_reqF_q_1_reg[27]_i_3/CO[4]
    SLICE_X31Y138        net (fo=14, unset)           0.260     4.032    x__h18884
    SLICE_X31Y138        LUT4 (Prop_LUT4_I2_O)        0.079     4.111    fabRespCredit_value[1]_i_2/O
    SLICE_X31Y141        net (fo=74, unset)           0.264     4.375    n_0_fabRespCredit_value[1]_i_2
    SLICE_X31Y141        LUT5 (Prop_LUT5_I0_O)        0.035     4.410    fabWordsRemain[0]_i_2/O
    SLICE_X32Y145        net (fo=8, unset)            0.353     4.763    n_0_fabWordsRemain[0]_i_2
    SLICE_X32Y145        LUT6 (Prop_LUT6_I0_O)        0.037     4.800    wmi_reqF_q_0[6]_i_1/O
    SLICE_X32Y145        net (fo=1, routed)           0.000     4.800    wmi_reqF_q_0__D_IN[6]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      1.000     1.000    
    G9                                                0.000     1.000    wciS0_Clk
    G9                   net (fo=0)                   0.000     1.000    wciS0_Clk_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     1.218    wciS0_Clk_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     1.218    wciS0_Clk_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     1.245    wciS0_Clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.223     1.468    wciS0_Clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.104     1.572    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X32Y145        net (fo=805, routed)         1.712     3.284    wciS0_Clk_IBUF_BUFG
                         clock pessimism              0.499     3.783    
                         clock uncertainty           -0.035     3.748    
    SLICE_X32Y145        FDRE (Setup_FDRE_C_D)        0.056     3.804    wmi_reqF_q_0_reg[6]
  -------------------------------------------------------------------
                         required time                          3.804    
                         arrival time                          -4.800    
  -------------------------------------------------------------------
                         slack                                 -0.996    

Slack (VIOLATED) :        -0.995ns  (required time - arrival time)
  Source:                 fabWordsCurReq_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            wmi_reqF_q_0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (wciS0_Clk rise@1.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        1.928ns  (logic 0.580ns (30.083%)  route 1.348ns (69.917%))
  Logic Levels:           5  (CARRY8=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.278ns = ( 3.278 - 1.000 ) 
    Source Clock Delay      (SCD):    2.865ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.918ns (routing 0.919ns, distribution 0.999ns)
  Clock Net Delay (Destination): 1.706ns (routing 0.839ns, distribution 0.867ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    G9                                                0.000     0.000    wciS0_Clk
    G9                   net (fo=0)                   0.000     0.000    wciS0_Clk_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528    wciS0_Clk_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.528    wciS0_Clk_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.561    wciS0_Clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.263     0.824    wciS0_Clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.947    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X28Y136        net (fo=805, routed)         1.918     2.865    wciS0_Clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y136        FDRE (Prop_FDRE_C_Q)         0.157     3.022    fabWordsCurReq_reg[8]/Q
    SLICE_X30Y138        net (fo=5, unset)            0.480     3.502    fabWordsCurReq__0[8]
    SLICE_X30Y138        LUT6 (Prop_LUT6_I0_O)        0.035     3.537    wmi_reqF_q_1[27]_i_6/O
    SLICE_X30Y138        net (fo=1, routed)           0.000     3.537    n_0_wmi_reqF_q_1[27]_i_6
    SLICE_X30Y138        CARRY8 (Prop_CARRY8_S[2]_CO[4])
                                                      0.235     3.772    wmi_reqF_q_1_reg[27]_i_3/CO[4]
    SLICE_X31Y138        net (fo=14, unset)           0.260     4.032    x__h18884
    SLICE_X31Y138        LUT4 (Prop_LUT4_I2_O)        0.079     4.111    fabRespCredit_value[1]_i_2/O
    SLICE_X32Y140        net (fo=74, unset)           0.326     4.437    n_0_fabRespCredit_value[1]_i_2
    SLICE_X32Y140        LUT6 (Prop_LUT6_I2_O)        0.037     4.474    wmi_reqF_q_0[0]_i_4/O
    SLICE_X32Y140        net (fo=1, unset)            0.282     4.756    n_0_wmi_reqF_q_0[0]_i_4
    SLICE_X32Y140        LUT6 (Prop_LUT6_I5_O)        0.037     4.793    wmi_reqF_q_0[0]_i_1/O
    SLICE_X32Y140        net (fo=1, routed)           0.000     4.793    wmi_reqF_q_0__D_IN[0]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      1.000     1.000    
    G9                                                0.000     1.000    wciS0_Clk
    G9                   net (fo=0)                   0.000     1.000    wciS0_Clk_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     1.218    wciS0_Clk_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     1.218    wciS0_Clk_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     1.245    wciS0_Clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.223     1.468    wciS0_Clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.104     1.572    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X32Y140        net (fo=805, routed)         1.706     3.278    wciS0_Clk_IBUF_BUFG
                         clock pessimism              0.499     3.777    
                         clock uncertainty           -0.035     3.742    
    SLICE_X32Y140        FDRE (Setup_FDRE_C_D)        0.056     3.798    wmi_reqF_q_0_reg[0]
  -------------------------------------------------------------------
                         required time                          3.798    
                         arrival time                          -4.793    
  -------------------------------------------------------------------
                         slack                                 -0.995    

Slack (VIOLATED) :        -0.991ns  (required time - arrival time)
  Source:                 size_fifoB/fifo_1/ram2/mem_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by wciS0_Clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            wsiM_reqFifo_q_0_reg[13]/D
                            (rising edge-triggered cell FDSE clocked by wciS0_Clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (wciS0_Clk rise@1.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        1.970ns  (logic 1.199ns (60.863%)  route 0.771ns (39.137%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.265ns = ( 3.265 - 1.000 ) 
    Source Clock Delay      (SCD):    2.812ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.865ns (routing 0.919ns, distribution 0.946ns)
  Clock Net Delay (Destination): 1.693ns (routing 0.839ns, distribution 0.854ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    G9                                                0.000     0.000    wciS0_Clk
    G9                   net (fo=0)                   0.000     0.000    wciS0_Clk_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528    wciS0_Clk_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.528    wciS0_Clk_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.561    wciS0_Clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.263     0.824    wciS0_Clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.947    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X3Y28         net (fo=805, routed)         1.865     2.812    size_fifoB/fifo_1/ram2/wciS0_Clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y28         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_DOUTADOUT[1])
                                                      1.130     3.942    size_fifoB/fifo_1/ram2/mem_reg_bram_0/DOUTADOUT[1]
    SLICE_X27Y141        net (fo=5, unset)            0.478     4.420    size_fifoB/fifo_1/ram2/DOUTADOUT[1]
    SLICE_X27Y141        LUT6 (Prop_LUT6_I3_O)        0.034     4.454    size_fifoB/fifo_1/ram2/wsiM_reqFifo_q_0[13]_i_2/O
    SLICE_X27Y141        net (fo=1, unset)            0.293     4.747    size_fifoB/fifo_1/ram2/n_0_wsiM_reqFifo_q_0[13]_i_2
    SLICE_X27Y141        LUT5 (Prop_LUT5_I0_O)        0.035     4.782    size_fifoB/fifo_1/ram2/wsiM_reqFifo_q_0[13]_i_1/O
    SLICE_X27Y141        net (fo=1, routed)           0.000     4.782    wsiM_reqFifo_q_0__D_IN[13]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      1.000     1.000    
    G9                                                0.000     1.000    wciS0_Clk
    G9                   net (fo=0)                   0.000     1.000    wciS0_Clk_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     1.218    wciS0_Clk_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     1.218    wciS0_Clk_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     1.245    wciS0_Clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.223     1.468    wciS0_Clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.104     1.572    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X27Y141        net (fo=805, routed)         1.693     3.265    wciS0_Clk_IBUF_BUFG
                         clock pessimism              0.500     3.765    
                         clock uncertainty           -0.035     3.729    
    SLICE_X27Y141        FDSE (Setup_FDSE_C_D)        0.061     3.790    wsiM_reqFifo_q_0_reg[13]
  -------------------------------------------------------------------
                         required time                          3.790    
                         arrival time                          -4.782    
  -------------------------------------------------------------------
                         slack                                 -0.991    

Slack (VIOLATED) :        -0.989ns  (required time - arrival time)
  Source:                 fabWordsCurReq_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fabWordsRemain_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (wciS0_Clk rise@1.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        1.878ns  (logic 0.543ns (28.914%)  route 1.335ns (71.086%))
  Logic Levels:           4  (CARRY8=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.279ns = ( 3.279 - 1.000 ) 
    Source Clock Delay      (SCD):    2.865ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.918ns (routing 0.919ns, distribution 0.999ns)
  Clock Net Delay (Destination): 1.707ns (routing 0.839ns, distribution 0.868ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    G9                                                0.000     0.000    wciS0_Clk
    G9                   net (fo=0)                   0.000     0.000    wciS0_Clk_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528    wciS0_Clk_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.528    wciS0_Clk_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.561    wciS0_Clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.263     0.824    wciS0_Clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.947    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X28Y136        net (fo=805, routed)         1.918     2.865    wciS0_Clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y136        FDRE (Prop_FDRE_C_Q)         0.157     3.022    fabWordsCurReq_reg[8]/Q
    SLICE_X30Y138        net (fo=5, unset)            0.480     3.502    fabWordsCurReq__0[8]
    SLICE_X30Y138        LUT6 (Prop_LUT6_I0_O)        0.035     3.537    wmi_reqF_q_1[27]_i_6/O
    SLICE_X30Y138        net (fo=1, routed)           0.000     3.537    n_0_wmi_reqF_q_1[27]_i_6
    SLICE_X30Y138        CARRY8 (Prop_CARRY8_S[2]_CO[4])
                                                      0.235     3.772    wmi_reqF_q_1_reg[27]_i_3/CO[4]
    SLICE_X31Y138        net (fo=14, unset)           0.260     4.032    x__h18884
    SLICE_X31Y138        LUT4 (Prop_LUT4_I2_O)        0.079     4.111    fabRespCredit_value[1]_i_2/O
    SLICE_X30Y140        net (fo=74, unset)           0.190     4.301    n_0_fabRespCredit_value[1]_i_2
    SLICE_X30Y140        LUT6 (Prop_LUT6_I1_O)        0.037     4.338    fabWordsRemain[13]_i_1/O
    SLICE_X33Y137        net (fo=26, unset)           0.405     4.743    fabWordsRemain__EN
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      1.000     1.000    
    G9                                                0.000     1.000    wciS0_Clk
    G9                   net (fo=0)                   0.000     1.000    wciS0_Clk_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     1.218    wciS0_Clk_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     1.218    wciS0_Clk_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     1.245    wciS0_Clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.223     1.468    wciS0_Clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.104     1.572    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X33Y137        net (fo=805, routed)         1.707     3.279    wciS0_Clk_IBUF_BUFG
                         clock pessimism              0.499     3.778    
                         clock uncertainty           -0.035     3.743    
    SLICE_X33Y137        FDRE (Setup_FDRE_C_CE)       0.011     3.754    fabWordsRemain_reg[5]
  -------------------------------------------------------------------
                         required time                          3.754    
                         arrival time                          -4.743    
  -------------------------------------------------------------------
                         slack                                 -0.989    

Slack (VIOLATED) :        -0.982ns  (required time - arrival time)
  Source:                 size_fifoc/fifo_1/ram3/mem_reg_bram_0__0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by wciS0_Clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            wsiM_reqFifo_q_1_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (wciS0_Clk rise@1.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        2.007ns  (logic 1.115ns (55.556%)  route 0.892ns (44.444%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.266ns = ( 3.266 - 1.000 ) 
    Source Clock Delay      (SCD):    2.805ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.858ns (routing 0.919ns, distribution 0.939ns)
  Clock Net Delay (Destination): 1.694ns (routing 0.839ns, distribution 0.855ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    G9                                                0.000     0.000    wciS0_Clk
    G9                   net (fo=0)                   0.000     0.000    wciS0_Clk_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528    wciS0_Clk_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.528    wciS0_Clk_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.561    wciS0_Clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.263     0.824    wciS0_Clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.947    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X3Y29         net (fo=805, routed)         1.858     2.805    size_fifoc/fifo_1/ram3/wciS0_Clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y29         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_DOUTADOUT[15])
                                                      1.045     3.850    size_fifoc/fifo_1/ram3/mem_reg_bram_0__0/DOUTADOUT[15]
    SLICE_X29Y145        net (fo=2, unset)            0.663     4.513    size_fifoc/fifo_1/ram3/wsiS_reqFifo__D_OUT[51]
    SLICE_X29Y145        LUT5 (Prop_LUT5_I0_O)        0.035     4.548    size_fifoc/fifo_1/ram3/wsiM_reqFifo_q_1[51]_i_2/O
    SLICE_X28Y143        net (fo=2, unset)            0.229     4.777    size_fifoc/fifo_1/ram3/n_0_wsiM_reqFifo_q_1[51]_i_2
    SLICE_X28Y143        LUT5 (Prop_LUT5_I4_O)        0.035     4.812    size_fifoc/fifo_1/ram3/wsiM_reqFifo_q_1[51]_i_1/O
    SLICE_X28Y143        net (fo=1, routed)           0.000     4.812    wsiM_reqFifo_q_1__D_IN[51]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      1.000     1.000    
    G9                                                0.000     1.000    wciS0_Clk
    G9                   net (fo=0)                   0.000     1.000    wciS0_Clk_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     1.218    wciS0_Clk_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     1.218    wciS0_Clk_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     1.245    wciS0_Clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.223     1.468    wciS0_Clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.104     1.572    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X28Y143        net (fo=805, routed)         1.694     3.266    wciS0_Clk_IBUF_BUFG
                         clock pessimism              0.540     3.806    
                         clock uncertainty           -0.035     3.771    
    SLICE_X28Y143        FDRE (Setup_FDRE_C_D)        0.059     3.830    wsiM_reqFifo_q_1_reg[51]
  -------------------------------------------------------------------
                         required time                          3.830    
                         arrival time                          -4.812    
  -------------------------------------------------------------------
                         slack                                 -0.982    

Slack (VIOLATED) :        -0.979ns  (required time - arrival time)
  Source:                 size_fifoA/fifo_1/ram1/q_a_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            wci_respF_q_0_reg[25]/D
                            (rising edge-triggered cell FDSE clocked by wciS0_Clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (wciS0_Clk rise@1.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        1.862ns  (logic 0.296ns (15.897%)  route 1.566ns (84.103%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.289ns = ( 3.289 - 1.000 ) 
    Source Clock Delay      (SCD):    2.881ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.934ns (routing 0.919ns, distribution 1.015ns)
  Clock Net Delay (Destination): 1.717ns (routing 0.839ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    G9                                                0.000     0.000    wciS0_Clk
    G9                   net (fo=0)                   0.000     0.000    wciS0_Clk_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528    wciS0_Clk_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.528    wciS0_Clk_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.561    wciS0_Clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.263     0.824    wciS0_Clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.947    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X43Y118        net (fo=805, routed)         1.934     2.881    size_fifoA/fifo_1/ram1/wciS0_Clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y118        FDRE (Prop_FDRE_C_Q)         0.156     3.037    size_fifoA/fifo_1/ram1/q_a_reg[36]/Q
    SLICE_X34Y137        net (fo=128, unset)          0.641     3.678    size_fifoA/fifo_1/ram1/n_0_q_a_reg[36]
    SLICE_X34Y137        LUT6 (Prop_LUT6_I2_O)        0.034     3.712    size_fifoA/fifo_1/ram1/wci_respF_q_0[25]_i_5/O
    SLICE_X34Y137        net (fo=1, unset)            0.232     3.944    size_fifoA/fifo_1/ram1/n_0_wci_respF_q_0[25]_i_5
    SLICE_X34Y137        LUT6 (Prop_LUT6_I0_O)        0.035     3.979    size_fifoA/fifo_1/ram1/wci_respF_q_0[25]_i_4/O
    SLICE_X32Y137        net (fo=1, unset)            0.346     4.325    size_fifoA/fifo_1/ram1/n_0_wci_respF_q_0[25]_i_4
    SLICE_X32Y137        LUT6 (Prop_LUT6_I0_O)        0.034     4.359    size_fifoA/fifo_1/ram1/wci_respF_q_0[25]_i_3/O
    SLICE_X30Y134        net (fo=1, unset)            0.347     4.706    size_fifoA/fifo_1/ram1/n_0_wci_respF_q_0[25]_i_3
    SLICE_X30Y134        LUT6 (Prop_LUT6_I4_O)        0.037     4.743    size_fifoA/fifo_1/ram1/wci_respF_q_0[25]_i_1/O
    SLICE_X30Y134        net (fo=1, routed)           0.000     4.743    n_28_size_fifoA
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      1.000     1.000    
    G9                                                0.000     1.000    wciS0_Clk
    G9                   net (fo=0)                   0.000     1.000    wciS0_Clk_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     1.218    wciS0_Clk_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     1.218    wciS0_Clk_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     1.245    wciS0_Clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.223     1.468    wciS0_Clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.104     1.572    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X30Y134        net (fo=805, routed)         1.717     3.289    wciS0_Clk_IBUF_BUFG
                         clock pessimism              0.455     3.744    
                         clock uncertainty           -0.035     3.708    
    SLICE_X30Y134        FDSE (Setup_FDSE_C_D)        0.055     3.763    wci_respF_q_0_reg[25]
  -------------------------------------------------------------------
                         required time                          3.763    
                         arrival time                          -4.743    
  -------------------------------------------------------------------
                         slack                                 -0.979    

Slack (VIOLATED) :        -0.973ns  (required time - arrival time)
  Source:                 fabWordsCurReq_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            wmi_reqF_q_1_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by wciS0_Clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (wciS0_Clk rise@1.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        1.850ns  (logic 0.541ns (29.243%)  route 1.309ns (70.757%))
  Logic Levels:           4  (CARRY8=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.267ns = ( 3.267 - 1.000 ) 
    Source Clock Delay      (SCD):    2.865ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.918ns (routing 0.919ns, distribution 0.999ns)
  Clock Net Delay (Destination): 1.695ns (routing 0.839ns, distribution 0.856ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    G9                                                0.000     0.000    wciS0_Clk
    G9                   net (fo=0)                   0.000     0.000    wciS0_Clk_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528    wciS0_Clk_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.528    wciS0_Clk_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.561    wciS0_Clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.263     0.824    wciS0_Clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.947    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X28Y136        net (fo=805, routed)         1.918     2.865    wciS0_Clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y136        FDRE (Prop_FDRE_C_Q)         0.157     3.022    fabWordsCurReq_reg[8]/Q
    SLICE_X30Y138        net (fo=5, unset)            0.480     3.502    fabWordsCurReq__0[8]
    SLICE_X30Y138        LUT6 (Prop_LUT6_I0_O)        0.035     3.537    wmi_reqF_q_1[27]_i_6/O
    SLICE_X30Y138        net (fo=1, routed)           0.000     3.537    n_0_wmi_reqF_q_1[27]_i_6
    SLICE_X30Y138        CARRY8 (Prop_CARRY8_S[2]_CO[4])
                                                      0.235     3.772    wmi_reqF_q_1_reg[27]_i_3/CO[4]
    SLICE_X31Y138        net (fo=14, unset)           0.260     4.032    x__h18884
    SLICE_X31Y138        LUT4 (Prop_LUT4_I2_O)        0.079     4.111    fabRespCredit_value[1]_i_2/O
    SLICE_X31Y142        net (fo=74, unset)           0.198     4.309    n_0_fabRespCredit_value[1]_i_2
    SLICE_X31Y142        LUT5 (Prop_LUT5_I0_O)        0.035     4.344    wmi_reqF_q_1[30]_i_1/O
    SLICE_X31Y145        net (fo=29, unset)           0.371     4.715    wmi_reqF_q_1__EN
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      1.000     1.000    
    G9                                                0.000     1.000    wciS0_Clk
    G9                   net (fo=0)                   0.000     1.000    wciS0_Clk_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     1.218    wciS0_Clk_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     1.218    wciS0_Clk_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     1.245    wciS0_Clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.223     1.468    wciS0_Clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.104     1.572    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X31Y145        net (fo=805, routed)         1.695     3.267    wciS0_Clk_IBUF_BUFG
                         clock pessimism              0.499     3.766    
                         clock uncertainty           -0.035     3.731    
    SLICE_X31Y145        FDSE (Setup_FDSE_C_CE)       0.011     3.742    wmi_reqF_q_1_reg[1]
  -------------------------------------------------------------------
                         required time                          3.742    
                         arrival time                          -4.715    
  -------------------------------------------------------------------
                         slack                                 -0.973    

Slack (VIOLATED) :        -0.973ns  (required time - arrival time)
  Source:                 fabWordsCurReq_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            wmi_reqF_q_1_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (wciS0_Clk rise@1.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        1.850ns  (logic 0.541ns (29.243%)  route 1.309ns (70.757%))
  Logic Levels:           4  (CARRY8=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.267ns = ( 3.267 - 1.000 ) 
    Source Clock Delay      (SCD):    2.865ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.918ns (routing 0.919ns, distribution 0.999ns)
  Clock Net Delay (Destination): 1.695ns (routing 0.839ns, distribution 0.856ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    G9                                                0.000     0.000    wciS0_Clk
    G9                   net (fo=0)                   0.000     0.000    wciS0_Clk_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528    wciS0_Clk_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.528    wciS0_Clk_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.561    wciS0_Clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.263     0.824    wciS0_Clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.947    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X28Y136        net (fo=805, routed)         1.918     2.865    wciS0_Clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y136        FDRE (Prop_FDRE_C_Q)         0.157     3.022    fabWordsCurReq_reg[8]/Q
    SLICE_X30Y138        net (fo=5, unset)            0.480     3.502    fabWordsCurReq__0[8]
    SLICE_X30Y138        LUT6 (Prop_LUT6_I0_O)        0.035     3.537    wmi_reqF_q_1[27]_i_6/O
    SLICE_X30Y138        net (fo=1, routed)           0.000     3.537    n_0_wmi_reqF_q_1[27]_i_6
    SLICE_X30Y138        CARRY8 (Prop_CARRY8_S[2]_CO[4])
                                                      0.235     3.772    wmi_reqF_q_1_reg[27]_i_3/CO[4]
    SLICE_X31Y138        net (fo=14, unset)           0.260     4.032    x__h18884
    SLICE_X31Y138        LUT4 (Prop_LUT4_I2_O)        0.079     4.111    fabRespCredit_value[1]_i_2/O
    SLICE_X31Y142        net (fo=74, unset)           0.198     4.309    n_0_fabRespCredit_value[1]_i_2
    SLICE_X31Y142        LUT5 (Prop_LUT5_I0_O)        0.035     4.344    wmi_reqF_q_1[30]_i_1/O
    SLICE_X31Y145        net (fo=29, unset)           0.371     4.715    wmi_reqF_q_1__EN
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      1.000     1.000    
    G9                                                0.000     1.000    wciS0_Clk
    G9                   net (fo=0)                   0.000     1.000    wciS0_Clk_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     1.218    wciS0_Clk_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     1.218    wciS0_Clk_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     1.245    wciS0_Clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.223     1.468    wciS0_Clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.104     1.572    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X31Y145        net (fo=805, routed)         1.695     3.267    wciS0_Clk_IBUF_BUFG
                         clock pessimism              0.499     3.766    
                         clock uncertainty           -0.035     3.731    
    SLICE_X31Y145        FDRE (Setup_FDRE_C_CE)       0.011     3.742    wmi_reqF_q_1_reg[30]
  -------------------------------------------------------------------
                         required time                          3.742    
                         arrival time                          -4.715    
  -------------------------------------------------------------------
                         slack                                 -0.973    

Slack (VIOLATED) :        -0.970ns  (required time - arrival time)
  Source:                 size_fifoc/fifo_1/ram3/mem_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by wciS0_Clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            wsiM_reqFifo_q_0_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by wciS0_Clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (wciS0_Clk rise@1.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        1.921ns  (logic 1.157ns (60.229%)  route 0.764ns (39.771%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.249ns = ( 3.249 - 1.000 ) 
    Source Clock Delay      (SCD):    2.817ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.870ns (routing 0.919ns, distribution 0.951ns)
  Clock Net Delay (Destination): 1.677ns (routing 0.839ns, distribution 0.838ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    G9                                                0.000     0.000    wciS0_Clk
    G9                   net (fo=0)                   0.000     0.000    wciS0_Clk_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528    wciS0_Clk_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.528    wciS0_Clk_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.561    wciS0_Clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.263     0.824    wciS0_Clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.947    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X3Y27         net (fo=805, routed)         1.870     2.817    size_fifoc/fifo_1/ram3/wciS0_Clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y27         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_DOUTADOUT[9])
                                                      1.052     3.869    size_fifoc/fifo_1/ram3/mem_reg_bram_0/DOUTADOUT[9]
    SLICE_X25Y136        net (fo=3, unset)            0.484     4.353    size_fifoc/fifo_1/ram3/wsiS_reqFifo__D_OUT[9]
    SLICE_X25Y136        LUT6 (Prop_LUT6_I5_O)        0.035     4.388    size_fifoc/fifo_1/ram3/wsiM_reqFifo_q_0[9]_i_3/O
    SLICE_X25Y135        net (fo=1, unset)            0.118     4.506    size_fifoc/fifo_1/ram3/n_0_wsiM_reqFifo_q_0[9]_i_3
    SLICE_X25Y135        LUT6 (Prop_LUT6_I5_O)        0.035     4.541    size_fifoc/fifo_1/ram3/wsiM_reqFifo_q_0[9]_i_2/O
    SLICE_X25Y136        net (fo=1, unset)            0.162     4.703    size_fifoc/fifo_1/ram3/n_0_wsiM_reqFifo_q_0[9]_i_2
    SLICE_X25Y136        LUT6 (Prop_LUT6_I5_O)        0.035     4.738    size_fifoc/fifo_1/ram3/wsiM_reqFifo_q_0[9]_i_1/O
    SLICE_X25Y136        net (fo=1, routed)           0.000     4.738    wsiM_reqFifo_q_0__D_IN[9]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      1.000     1.000    
    G9                                                0.000     1.000    wciS0_Clk
    G9                   net (fo=0)                   0.000     1.000    wciS0_Clk_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     1.218    wciS0_Clk_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     1.218    wciS0_Clk_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     1.245    wciS0_Clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.223     1.468    wciS0_Clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.104     1.572    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X25Y136        net (fo=805, routed)         1.677     3.249    wciS0_Clk_IBUF_BUFG
                         clock pessimism              0.500     3.749    
                         clock uncertainty           -0.035     3.713    
    SLICE_X25Y136        FDSE (Setup_FDSE_C_D)        0.054     3.767    wsiM_reqFifo_q_0_reg[9]
  -------------------------------------------------------------------
                         required time                          3.767    
                         arrival time                          -4.738    
  -------------------------------------------------------------------
                         slack                                 -0.970    

Slack (VIOLATED) :        -0.967ns  (required time - arrival time)
  Source:                 size_fifoc/fifo_1/ram3/mem_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by wciS0_Clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            wsiM_reqFifo_q_0_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by wciS0_Clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (wciS0_Clk rise@1.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        1.921ns  (logic 1.153ns (60.021%)  route 0.768ns (39.979%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.248ns = ( 3.248 - 1.000 ) 
    Source Clock Delay      (SCD):    2.817ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.870ns (routing 0.919ns, distribution 0.951ns)
  Clock Net Delay (Destination): 1.676ns (routing 0.839ns, distribution 0.837ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    G9                                                0.000     0.000    wciS0_Clk
    G9                   net (fo=0)                   0.000     0.000    wciS0_Clk_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528    wciS0_Clk_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.528    wciS0_Clk_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.561    wciS0_Clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.263     0.824    wciS0_Clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.947    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X3Y27         net (fo=805, routed)         1.870     2.817    size_fifoc/fifo_1/ram3/wciS0_Clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y27         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_DOUTADOUT[11])
                                                      1.046     3.863    size_fifoc/fifo_1/ram3/mem_reg_bram_0/DOUTADOUT[11]
    SLICE_X25Y137        net (fo=3, unset)            0.531     4.394    size_fifoc/fifo_1/ram3/wsiS_reqFifo__D_OUT[11]
    SLICE_X25Y137        LUT6 (Prop_LUT6_I0_O)        0.035     4.429    size_fifoc/fifo_1/ram3/wsiM_reqFifo_q_0[11]_i_4/O
    SLICE_X25Y136        net (fo=1, unset)            0.118     4.547    size_fifoc/fifo_1/ram3/n_0_wsiM_reqFifo_q_0[11]_i_4
    SLICE_X25Y136        LUT6 (Prop_LUT6_I5_O)        0.036     4.583    size_fifoc/fifo_1/ram3/wsiM_reqFifo_q_0[11]_i_3/O
    SLICE_X25Y137        net (fo=1, unset)            0.119     4.702    size_fifoc/fifo_1/ram3/n_0_wsiM_reqFifo_q_0[11]_i_3
    SLICE_X25Y137        LUT6 (Prop_LUT6_I5_O)        0.036     4.738    size_fifoc/fifo_1/ram3/wsiM_reqFifo_q_0[11]_i_1/O
    SLICE_X25Y137        net (fo=1, routed)           0.000     4.738    wsiM_reqFifo_q_0__D_IN[11]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      1.000     1.000    
    G9                                                0.000     1.000    wciS0_Clk
    G9                   net (fo=0)                   0.000     1.000    wciS0_Clk_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     1.218    wciS0_Clk_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     1.218    wciS0_Clk_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     1.245    wciS0_Clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.223     1.468    wciS0_Clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.104     1.572    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X25Y137        net (fo=805, routed)         1.676     3.248    wciS0_Clk_IBUF_BUFG
                         clock pessimism              0.500     3.748    
                         clock uncertainty           -0.035     3.712    
    SLICE_X25Y137        FDSE (Setup_FDSE_C_D)        0.058     3.770    wsiM_reqFifo_q_0_reg[11]
  -------------------------------------------------------------------
                         required time                          3.770    
                         arrival time                          -4.738    
  -------------------------------------------------------------------
                         slack                                 -0.967    

Slack (VIOLATED) :        -0.965ns  (required time - arrival time)
  Source:                 size_fifoc/fifo_1/ram3/mem_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by wciS0_Clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            wsiM_reqFifo_q_0_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (wciS0_Clk rise@1.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        1.934ns  (logic 1.169ns (60.445%)  route 0.765ns (39.555%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.267ns = ( 3.267 - 1.000 ) 
    Source Clock Delay      (SCD):    2.817ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.870ns (routing 0.919ns, distribution 0.951ns)
  Clock Net Delay (Destination): 1.695ns (routing 0.839ns, distribution 0.856ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    G9                                                0.000     0.000    wciS0_Clk
    G9                   net (fo=0)                   0.000     0.000    wciS0_Clk_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528    wciS0_Clk_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.528    wciS0_Clk_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.561    wciS0_Clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.263     0.824    wciS0_Clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.947    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X3Y27         net (fo=805, routed)         1.870     2.817    size_fifoc/fifo_1/ram3/wciS0_Clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y27         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_DOUTADOUT[16])
                                                      1.033     3.850    size_fifoc/fifo_1/ram3/mem_reg_bram_0/DOUTADOUT[16]
    SLICE_X27Y138        net (fo=2, unset)            0.588     4.438    size_fifoc/fifo_1/ram3/wsiS_reqFifo__D_OUT[16]
    SLICE_X27Y138        LUT3 (Prop_LUT3_I0_O)        0.055     4.493    size_fifoc/fifo_1/ram3/wsiM_reqFifo_q_0[16]_i_2/O
    SLICE_X26Y139        net (fo=1, unset)            0.177     4.670    size_fifoc/fifo_1/ram3/n_0_wsiM_reqFifo_q_0[16]_i_2
    SLICE_X26Y139        LUT6 (Prop_LUT6_I0_O)        0.081     4.751    size_fifoc/fifo_1/ram3/wsiM_reqFifo_q_0[16]_i_1/O
    SLICE_X26Y139        net (fo=1, routed)           0.000     4.751    wsiM_reqFifo_q_0__D_IN[16]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      1.000     1.000    
    G9                                                0.000     1.000    wciS0_Clk
    G9                   net (fo=0)                   0.000     1.000    wciS0_Clk_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     1.218    wciS0_Clk_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     1.218    wciS0_Clk_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     1.245    wciS0_Clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.223     1.468    wciS0_Clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.104     1.572    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X26Y139        net (fo=805, routed)         1.695     3.267    wciS0_Clk_IBUF_BUFG
                         clock pessimism              0.500     3.767    
                         clock uncertainty           -0.035     3.731    
    SLICE_X26Y139        FDRE (Setup_FDRE_C_D)        0.054     3.785    wsiM_reqFifo_q_0_reg[16]
  -------------------------------------------------------------------
                         required time                          3.785    
                         arrival time                          -4.751    
  -------------------------------------------------------------------
                         slack                                 -0.965    

Slack (VIOLATED) :        -0.964ns  (required time - arrival time)
  Source:                 wsiM_reqFifo_q_0_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            wsiM_burstKind_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (wciS0_Clk rise@1.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        1.860ns  (logic 0.264ns (14.194%)  route 1.596ns (85.806%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.281ns = ( 3.281 - 1.000 ) 
    Source Clock Delay      (SCD):    2.860ns
    Clock Pessimism Removal (CPR):    0.499ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.913ns (routing 0.919ns, distribution 0.994ns)
  Clock Net Delay (Destination): 1.709ns (routing 0.839ns, distribution 0.870ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    G9                                                0.000     0.000    wciS0_Clk
    G9                   net (fo=0)                   0.000     0.000    wciS0_Clk_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528    wciS0_Clk_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.528    wciS0_Clk_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.561    wciS0_Clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.263     0.824    wciS0_Clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.947    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X28Y141        net (fo=805, routed)         1.913     2.860    wciS0_Clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y141        FDRE (Prop_FDRE_C_Q)         0.157     3.017    wsiM_reqFifo_q_0_reg[48]/Q
    SLICE_X35Y147        net (fo=2, unset)            0.785     3.802    n_0_wsiM_reqFifo_q_0_reg[48]
    SLICE_X35Y147        LUT6 (Prop_LUT6_I2_O)        0.037     3.839    wsiM_burstKind[1]_i_6/O
    SLICE_X34Y146        net (fo=1, unset)            0.243     4.082    n_0_wsiM_burstKind[1]_i_6
    SLICE_X34Y146        LUT4 (Prop_LUT4_I3_O)        0.035     4.117    wsiM_burstKind[1]_i_4/O
    SLICE_X35Y147        net (fo=2, unset)            0.387     4.504    n_0_wsiM_burstKind[1]_i_4
    SLICE_X35Y147        LUT5 (Prop_LUT5_I4_O)        0.035     4.539    wsiM_burstKind[1]_i_1/O
    SLICE_X35Y147        net (fo=2, unset)            0.181     4.720    wsiM_burstKind__EN
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      1.000     1.000    
    G9                                                0.000     1.000    wciS0_Clk
    G9                   net (fo=0)                   0.000     1.000    wciS0_Clk_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     1.218    wciS0_Clk_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     1.218    wciS0_Clk_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     1.245    wciS0_Clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.223     1.468    wciS0_Clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.104     1.572    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X35Y147        net (fo=805, routed)         1.709     3.281    wciS0_Clk_IBUF_BUFG
                         clock pessimism              0.499     3.780    
                         clock uncertainty           -0.035     3.745    
    SLICE_X35Y147        FDRE (Setup_FDRE_C_CE)       0.011     3.756    wsiM_burstKind_reg[1]
  -------------------------------------------------------------------
                         required time                          3.756    
                         arrival time                          -4.720    
  -------------------------------------------------------------------
                         slack                                 -0.964    

Slack (VIOLATED) :        -0.963ns  (required time - arrival time)
  Source:                 fabWordsCurReq_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            fabRespCredit_value_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (wciS0_Clk rise@1.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        1.931ns  (logic 0.575ns (29.777%)  route 1.356ns (70.223%))
  Logic Levels:           5  (CARRY8=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.273ns = ( 3.273 - 1.000 ) 
    Source Clock Delay      (SCD):    2.865ns
    Clock Pessimism Removal (CPR):    0.538ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.918ns (routing 0.919ns, distribution 0.999ns)
  Clock Net Delay (Destination): 1.701ns (routing 0.839ns, distribution 0.862ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    G9                                                0.000     0.000    wciS0_Clk
    G9                   net (fo=0)                   0.000     0.000    wciS0_Clk_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528    wciS0_Clk_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.528    wciS0_Clk_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.561    wciS0_Clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.263     0.824    wciS0_Clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.947    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X28Y136        net (fo=805, routed)         1.918     2.865    wciS0_Clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y136        FDRE (Prop_FDRE_C_Q)         0.157     3.022    fabWordsCurReq_reg[8]/Q
    SLICE_X30Y138        net (fo=5, unset)            0.480     3.502    fabWordsCurReq__0[8]
    SLICE_X30Y138        LUT6 (Prop_LUT6_I0_O)        0.035     3.537    wmi_reqF_q_1[27]_i_6/O
    SLICE_X30Y138        net (fo=1, routed)           0.000     3.537    n_0_wmi_reqF_q_1[27]_i_6
    SLICE_X30Y138        CARRY8 (Prop_CARRY8_S[2]_CO[4])
                                                      0.235     3.772    wmi_reqF_q_1_reg[27]_i_3/CO[4]
    SLICE_X31Y138        net (fo=14, unset)           0.260     4.032    x__h18884
    SLICE_X31Y138        LUT4 (Prop_LUT4_I2_O)        0.079     4.111    fabRespCredit_value[1]_i_2/O
    SLICE_X28Y136        net (fo=74, unset)           0.409     4.520    n_0_fabRespCredit_value[1]_i_2
    SLICE_X28Y136        LUT6 (Prop_LUT6_I0_O)        0.034     4.554    fabRespCredit_value[3]_i_5/O
    SLICE_X28Y137        net (fo=1, unset)            0.207     4.761    n_0_fabRespCredit_value[3]_i_5
    SLICE_X28Y137        LUT6 (Prop_LUT6_I1_O)        0.035     4.796    fabRespCredit_value[3]_i_2/O
    SLICE_X28Y137        net (fo=1, routed)           0.000     4.796    MUX_fabRespCredit_value__write_1__VAL_2[3]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      1.000     1.000    
    G9                                                0.000     1.000    wciS0_Clk
    G9                   net (fo=0)                   0.000     1.000    wciS0_Clk_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     1.218    wciS0_Clk_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     1.218    wciS0_Clk_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     1.245    wciS0_Clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.223     1.468    wciS0_Clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.104     1.572    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X28Y137        net (fo=805, routed)         1.701     3.273    wciS0_Clk_IBUF_BUFG
                         clock pessimism              0.538     3.811    
                         clock uncertainty           -0.035     3.776    
    SLICE_X28Y137        FDRE (Setup_FDRE_C_D)        0.057     3.833    fabRespCredit_value_reg[3]
  -------------------------------------------------------------------
                         required time                          3.833    
                         arrival time                          -4.796    
  -------------------------------------------------------------------
                         slack                                 -0.963    

Slack (VIOLATED) :        -0.962ns  (required time - arrival time)
  Source:                 size_fifoc/fifo_1/ram3/mem_reg_bram_0__0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by wciS0_Clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            wsiM_reqFifo_q_0_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by wciS0_Clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             wciS0_Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (wciS0_Clk rise@1.000ns - wciS0_Clk rise@0.000ns)
  Data Path Delay:        1.923ns  (logic 1.182ns (61.466%)  route 0.741ns (38.534%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.240ns = ( 3.240 - 1.000 ) 
    Source Clock Delay      (SCD):    2.805ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.858ns (routing 0.919ns, distribution 0.939ns)
  Clock Net Delay (Destination): 1.668ns (routing 0.839ns, distribution 0.829ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wciS0_Clk rise edge)
                                                      0.000     0.000    
    G9                                                0.000     0.000    wciS0_Clk
    G9                   net (fo=0)                   0.000     0.000    wciS0_Clk_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.528     0.528    wciS0_Clk_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     0.528    wciS0_Clk_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.033     0.561    wciS0_Clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.263     0.824    wciS0_Clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.123     0.947    wciS0_Clk_IBUF_BUFG_inst/O
    RAMB36_X3Y29         net (fo=805, routed)         1.858     2.805    size_fifoc/fifo_1/ram3/wciS0_Clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y29         RAMB36E2 (Prop_RAMB36E2_CLKARDCLK_DOUTADOUT[2])
                                                      1.112     3.917    size_fifoc/fifo_1/ram3/mem_reg_bram_0__0/DOUTADOUT[2]
    SLICE_X27Y146        net (fo=2, unset)            0.565     4.482    size_fifoc/fifo_1/ram3/wsiS_reqFifo__D_OUT[38]
    SLICE_X27Y146        LUT3 (Prop_LUT3_I0_O)        0.035     4.517    size_fifoc/fifo_1/ram3/wsiM_reqFifo_q_0[38]_i_2/O
    SLICE_X27Y146        net (fo=1, unset)            0.176     4.693    size_fifoc/fifo_1/ram3/n_0_wsiM_reqFifo_q_0[38]_i_2
    SLICE_X27Y146        LUT6 (Prop_LUT6_I0_O)        0.035     4.728    size_fifoc/fifo_1/ram3/wsiM_reqFifo_q_0[38]_i_1/O
    SLICE_X27Y146        net (fo=1, routed)           0.000     4.728    wsiM_reqFifo_q_0__D_IN[38]
  -------------------------------------------------------------------    -------------------

                         (clock wciS0_Clk rise edge)
                                                      1.000     1.000    
    G9                                                0.000     1.000    wciS0_Clk
    G9                   net (fo=0)                   0.000     1.000    wciS0_Clk_IBUF_inst/I
    G9                   INBUF (Prop_INBUF_PAD_O)     0.218     1.218    wciS0_Clk_IBUF_inst/INBUF_INST/O
    G9                   net (fo=1, routed)           0.000     1.218    wciS0_Clk_IBUF_inst/OUT
    G9                   IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.027     1.245    wciS0_Clk_IBUF_inst/IBUFCTRL_INST/O
    BUFGCE_X1Y48         net (fo=1, unset)            0.223     1.468    wciS0_Clk_IBUF
    BUFGCE_X1Y48         BUFGCE (Prop_BUFGCE_I_O)     0.104     1.572    wciS0_Clk_IBUF_BUFG_inst/O
    SLICE_X27Y146        net (fo=805, routed)         1.668     3.240    wciS0_Clk_IBUF_BUFG
                         clock pessimism              0.500     3.740    
                         clock uncertainty           -0.035     3.705    
    SLICE_X27Y146        FDRE (Setup_FDRE_C_D)        0.061     3.766    wsiM_reqFifo_q_0_reg[38]
  -------------------------------------------------------------------
                         required time                          3.766    
                         arrival time                          -4.728    
  -------------------------------------------------------------------
                         slack                                 -0.962    




