# vsim -coverage -l 1_initial_value.log -c test_bench -voptargs="+cover=bcesft" -assertdebug -do "coverage save -onexit 1_initial_value.ucdb; log -r /*;run -all" 
# Start time: 19:56:28 on Dec 01,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2024.3 linux_x86_64 Sep 10 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# Loading work.test_bench(fast)
# coverage save -onexit 1_initial_value.ucdb
#  log -r /*
# run -all
# ================================================
# [       Pat name: Check reset value            ]
# ================================================
# ====== > TDR0 Register < =========
# [ t =        171 ] READ at addr = 12'h004 , the rdata actual = 32'h00000000 
# [ t =        171 ] expect that rdata at addr=12'h004 is 32'h00000000 
# [ t =        171 ]    >>>  PASS <<<     |   rdata actual =32'h00000000   =  rdata expect =32'h00000000 
# -------------------------------------------------------------------------------------
# ====== > TDR1 Register < =========
# [ t =        251 ] READ at addr = 12'h008 , the rdata actual = 32'h00000000 
# [ t =        251 ] expect that rdata at addr=12'h008 is 32'h00000000 
# [ t =        251 ]    >>>  PASS <<<     |   rdata actual =32'h00000000   =  rdata expect =32'h00000000 
# -------------------------------------------------------------------------------------
# ====== > TCMP0 Register < =========
# [ t =        331 ] READ at addr = 12'h00c , the rdata actual = 32'hffffffff 
# [ t =        331 ] expect that rdata at addr=12'h00c is 32'hffffffff 
# [ t =        331 ]    >>>  PASS <<<     |   rdata actual =32'hffffffff   =  rdata expect =32'hffffffff 
# -------------------------------------------------------------------------------------
# ====== > TCMP1 Register < =========
# [ t =        411 ] READ at addr = 12'h010 , the rdata actual = 32'hffffffff 
# [ t =        411 ] expect that rdata at addr=12'h010 is 32'hffffffff 
# [ t =        411 ]    >>>  PASS <<<     |   rdata actual =32'hffffffff   =  rdata expect =32'hffffffff 
# -------------------------------------------------------------------------------------
# ====== > TIER Register < =========
# [ t =        491 ] READ at addr = 12'h014 , the rdata actual = 32'h00000000 
# [ t =        491 ] expect that rdata at addr=12'h014 is 32'h00000000 
# [ t =        491 ]    >>>  PASS <<<     |   rdata actual =32'h00000000   =  rdata expect =32'h00000000 
# -------------------------------------------------------------------------------------
# ====== > TISR Register < =========
# [ t =        571 ] READ at addr = 12'h018 , the rdata actual = 32'h00000000 
# [ t =        571 ] expect that rdata at addr=12'h018 is 32'h00000000 
# [ t =        571 ]    >>>  PASS <<<     |   rdata actual =32'h00000000   =  rdata expect =32'h00000000 
# -------------------------------------------------------------------------------------
# ====== > THCSR Register < =========
# [ t =        651 ] READ at addr = 12'h01c , the rdata actual = 32'h00000000 
# [ t =        651 ] expect that rdata at addr=12'h01c is 32'h00000000 
# [ t =        651 ]    >>>  PASS <<<     |   rdata actual =32'h00000000   =  rdata expect =32'h00000000 
# -------------------------------------------------------------------------------------
# ====== > TCR Register < =========
# [ t =        731 ] READ at addr = 12'h000 , the rdata actual = 32'h00000100 
# [ t =        731 ] expect that rdata at addr=12'h000 is 32'h00000100 
# [ t =        731 ]    >>>  PASS <<<     |   rdata actual =32'h00000100   =  rdata expect =32'h00000100 
# -------------------------------------------------------------------------------------
# =====================================================================================
# =========[                        TEST : PASS ALL                       ]============
# =====================================================================================
# Test_result PASSED
# -------------------------------------------------------------------------------------
# [ t =        831 ] TEST COMPLETE. Total Errors: 0
# -------------------------------------------------------------------------------------
# ** Note: $finish    : ../tb/test_bench.v(94)
#    Time: 831 ns  Iteration: 0  Instance: /test_bench
# Saving coverage database on exit...
# End time: 19:56:29 on Dec 01,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
