// Seed: 2476790537
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic id_6;
  module_2 modCall_1 (
      id_3,
      id_1,
      id_3,
      id_2
  );
endmodule
module module_1 #(
    parameter id_0 = 32'd58,
    parameter id_1 = 32'd98
) (
    input  tri  _id_0,
    output tri1 _id_1,
    input  tri1 id_2
);
  logic [id_1  ==  id_1 : id_0] id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
endmodule
