UINT8   WheaSupportEn;
UINT8   WheaLogMemoryEn;
UINT8   WheaLogProcEn;

UINT8   WheaLogPciEn;
UINT8   WheaErrorInjSupportEn;
UINT8   McaBankErrInjEn;
UINT8   WheaErrInjEn;
UINT8   WheaPcieErrInjEn;
UINT8   SgxErrorInjEn;
UINT8   PcieErrInjActionTable;

UINT8   CorrMemErrEn;
UINT8   SpareIntSelect;
UINT8   PfdEn;
UINT8   FnvErrorEn;
UINT8   FnvErrorLowPrioritySignal;  // 0 - No Log, 1 - SMI, 2 - ERR0#, 3 - BOTH
UINT8   FnvErrorHighPrioritySignal; // 0 - No Log, 1 - SMI, 2 - ERR0#, 3 - BOTH
UINT8   NgnAddressRangeScrub;
UINT8   NgnHostAlertDpa;        //Signal Poison or Viral upon receiving DIMM Physical Address Error
UINT8   NgnHostAlertPatrolScrubUNC;  //Signal DDRT interrupt upon receiving Uncorrectable Error for NGN Patrol Scrub
UINT8   ReportAlertSPA;              //Include SPA when reporting DDRT alert. Only to disable for MCE recovery test.
UINT8   DcpmmUncPoison;              // Poison media location for Uncorrectable error on Read (via patrol scrubber..)
UINT8   DdrtInternalAlertEn;

UINT8   IioErrorEn;
UINT8   OsNativeAerSupport;
UINT8   IoMcaEn;
UINT8   IioSev1Pcc;
UINT8   IioErrRegistersClearEn;
UINT8   IioErrorPin0En;
UINT8   IioErrorPin1En;
UINT8   IioErrorPin2En;
UINT8   LerEn;
UINT8   DisableMAerrorLoggingDueToLER;
UINT8   EdpcEn;
UINT8   EdpcInterrupt;
UINT8   EdpcErrCorMsg;
UINT8   PciePtlpEgrBlk;

UINT8   IioIrpErrorEn;
UINT8   IioMiscErrorEn;
UINT8   IioVtdErrorEn;
UINT8   IioDmaErrorEn;
UINT8   IioDmiErrorEn;
UINT8   IioPcieAerSpecCompEn;
UINT8   ItcOtcCaMaEnable;
UINT8   PcieErrEn;
UINT8   PcieCorrErrEn;
UINT8   PcieUncorrErrEn;
UINT8   PcieFatalErrEn;
UINT8   PcieCorErrCntr;
UINT32  PcieCorErrThres;
UINT8   PcieCorErrLimitEn;
UINT32  PcieCorErrLimit;
UINT8   PcieAerCorrErrEn;
UINT8   PcieAerAdNfatErrEn;
UINT8   PcieAerNfatErrEn;
UINT8   PcieAerFatErrEn;
UINT8   PcieAerEcrcEn;
UINT8   PcieAerSurpriseLinkDownEn;
UINT8   PcieAerUreEn;
UINT8   McaSpinLoop;
UINT8   IioOOBMode;
UINT8   OobRasSupport;
UINT8   RasPerformance;
// Endof RAS add
//Viral, and IoMca are not supported in EP. Will need to wrap in an EX flag

UINT8   McBankWarmBootClearError;
UINT8   ShutdownSuppression;

UINT8   PropagateSerr;
UINT8   PropagatePerr;

//
// Boot Options
//
UINT8   FspMode;
UINT8   serialDebugMsgLvl;
UINT8   serialDebugTrace;
UINT8   serialDebugMsgLvlTrainResults;
UINT8   ResetOnMemMapChange;
UINT8   ForceSetup;
UINT8   BiosGuardEnabled;
UINT8   BiosGuardPlatformSupported;
UINT8   EnableAntiFlashWearout;
UINT8   AntiFlashWearoutSupported;
UINT8   DfxPopulateBGDirectory;

UINT8   Use1GPageTable;
//
// UINT8   QuietBoot;
//
UINT8   FastBoot;

//
// Reserve Memory that is hidden from the OS.
//
UINT8   ReserveMem;
UINT64  ReserveStartAddr;
//
// Reserve TAGEC Memory
//
UINT8  TagecMem;

//Usb Configdata
UINT8   UsbMassDevNum;
UINT8   UsbLegacySupport;
UINT8   UsbEmul6064;
UINT8   UsbMassResetDelay;
UINT8   UsbNonBoot;
UINT8   UsbStackSupport;

// Console Redirection
UINT8   ConsoleRedirection;
UINT8   FlowControl;
UINT64  BaudRate;
UINT8   TerminalType;
UINT8   LegacyOsRedirection;
UINT8   TerminalResolution;
UINT8   DataBits;
UINT8   Parity;
UINT8   StopBits;

#ifdef EFI_PCI_IOV_SUPPORT
UINT8   SystemPageSize;
UINT8   ARIEnable;
UINT8   SRIOVEnable;
UINT8   MRIOVEnable;
#endif
//
// RAS
//

//
// Network setup entries - start here <><><><><>
//
UINT8  LegacyPxeRom;
UINT8  EfiNetworkSupport;
//
// Network setup entries - end here <><><><><>
//

//
// SERIALPORT BAUD RATE: Begin
//
UINT32        SerialBaudRate;
//
// SERIALPORT BAUD RATE: END
//

UINT8         BootAllOptions;
UINT8         SetShellFirst;
UINT8         ShellEntryTime;
UINT8         ShellEntryMapPrint;

//
// Overclocking related setup variables
//
UINT8  PlatformOCSupport;
UINT8  FilterPll;
UINT8  OverclockingSupport;

UINT8  CoreMaxOcRatio;
UINT8  CoreVoltageMode;
UINT16 CoreVoltageOverride;
UINT16 CoreVoltageOffset;
UINT8  CoreVoltageOffsetPrefix;
UINT16 CoreExtraTurboVoltage;

//
// OC related
//
UINT8  MemoryVoltage;

//
// CLR Related
//
UINT8   ClrMaxOcRatio;
UINT8   ClrVoltageMode;
UINT16  ClrVoltageOverride;
UINT16  ClrVoltageOffset;
UINT8   ClrVoltageOffsetPrefix;
UINT16  ClrExtraTurboVoltage;

//
// Ring/Mesh Related
//
UINT8   RingMaxOcRatio;
UINT8   RingVoltageMode;
UINT16  RingVoltageOverride;
UINT16  RingVoltageOffset;
UINT8   RingVoltageOffsetPrefix;
UINT16  RingExtraTurboVoltage;

//
// Uncore Related
//
UINT16   UncoreVoltageOffset;
UINT8    UncoreVoltageOffsetPrefix;
UINT16   IoaVoltageOffset;
UINT8    IoaVoltageOffsetPrefix;
UINT16   IodVoltageOffset;
UINT8    IodVoltageOffsetPrefix;

//
//  SVID and FIVR Related
//
UINT8   SvidEnable;
UINT16  SvidVoltageOverride;
UINT8   FivrFaultsEnable;
UINT8   FivrEfficiencyEnable;

//
// UBA_END
//
UINT16  C01MemoryVoltage;
UINT16  C23MemoryVoltage;

UINT16  CpuVccInVoltage;

UINT8   VccIoVoltage;

UINT16  VariablePlatId;

UINT8 DfxAdvDebugJumper;
UINT8 DfxPpvEnabled;
UINT8 IerrResetEnabled;

UINT8   StorageOpROMSuppression;

UINT8   DfxEmuBiosSkipS3MAccess;

//
// PCIe Leaky Bucket Feature (requires Gen4 IP)
//
UINT64  ExpectedBer;
UINT32  Gen12TimeWindow;
UINT8   Gen345TimeWindow;
UINT8   Gen12ErrorThreshold;
UINT8   Gen345ErrorThreshold;
UINT8   Gen345ReEqualization;
UINT8   Gen2LinkDegradation;
UINT8   Gen3LinkDegradation;
UINT8   Gen4LinkDegradation;
UINT8   Gen5LinkDegradation;

//
// Crash Log Feature
//
UINT8   CpuCrashLogFeature;
UINT8   CoreCrashLogDisable;
UINT8   TorCrashLogDisable;
UINT8   UncoreCrashLogDisable;
UINT8   McerrTriggerDisable;
UINT8   CpuCrashLogClear;
UINT8   CpuCrashLogReArm;
UINT8   PchCrashLogFeature;
UINT8   PchCrashLogOnHostReset;
UINT8   PchCrashLogClear;
UINT8   PchCrashLogReArm;

//
// DWR
//
UINT8   DwrEnable;
UINT8   DwrStall;
UINT8   DwrBmcRootPort;

//
// Error Control
//
UINT8   KtiFirstCeLatchEn;
UINT8   PatrolScrubErrorReporting;
UINT8   KcsAccessPolicy;

//
// Platform Deep S5 Feature
//
UINT8   PlatformDeepS5;
UINT8   DeepS5DelayTime;

UINT8   EnableClockSpreadSpec;

UINT8   Avx2RatioOffset;
UINT8   Avx3RatioOffset;
UINT8   TjMaxOverride;
UINT8   BclkAdaptiveVoltage;  ///< @deprecated
UINT8   CoreVfConfigScope;
UINT8   PerCoreRatioOverride;                 ///< Enable or disable Per Core PState OC supported.
UINT8   PerCoreRatio[OC_MAX_CORES];           ///< Array used to set current per core favored core ratio by OCMB 0x1D.
UINT16  PerCoreVoltageOffset[OC_MAX_CORES];                 ///< Enable or disable Per Core PState OC supported.
UINT8   PerCoreVoltageOffsetPrefix[OC_MAX_CORES];           ///< Array used to specific max ratio applied to each selected Core.
UINT8   PerCoreMaxRatio[OC_MAX_CORES];        ///< Array used to set per core max OC ratio by OCMB 0x11[7:0].
UINT8   NumCores;
UINT8   ActiveCoreCount;
//
// PLL trim offset for all CPU domains
//
UINT8   CorePllVoltageOffset;
UINT8   RingPllVoltageOffset;
UINT8   McPllVoltageOffset;
UINT16  VccCfnVoltageOverride;                ///< FIVR voltage override setup data for VCCCFN domain.
UINT16  VccIoVoltageOverride;                 ///< FIVR voltage override setup data for VCCIO domain.
UINT16  VccMdfiaVoltageOverride;              ///< FIVR voltage override setup data for VCCMDFIA domain.
UINT16  VccMdfiVoltageOverride;               ///< FIVR voltage override setup data for VCCMDFI domain.
UINT16  VccDdrdVoltageOverride;               ///< FIVR voltage override setup data for VCCDDRD domain.
UINT16  VccDdraVoltageOverride;               ///< FIVR voltage override setup data for VCCDDRA domain.

UINT8   TmulRatioOffset;
//
// RestrictedBegin
//
//
// IMR 2 Support
//
UINT8   EnableIMR2Support;
//
// RestrictedEnd
//
//
// oob support
//
UINT8   BmcRemoteSetup;
//
// Fan Control
//
UINT8   FanControllerEnable;
UINT8   ForceFullSockets;
// Discrete Thunderbolt Knobs
UINT8  TBTEnable;
UINT8  PcieTunnelingOverTBT;
UINT8  WakeCapabilityOverTBT;
UINT8  RunGotoSx;
UINT8  ExtraBusForRP;
UINT32 MemoryBelow4GBForHotPlugRP;
UINT32 MemoryAbove4GBForHotPlugRP;
UINT8  ReservedforTbt[20];
// Thunderbolt knob end
// CXL Memory event FW notification
UINT8  CxlMefnEn;
UINT8  CxlMefnEnWithPrimaryMailboxOnly;
UINT8  FanSpeedProfile;
UINT8  ElogEn;
UINT8  OobSruSupport;
UINT8  ElogMultiError;
UINT8  DfxCxlMemIsolationEn;
UINT8  DfxCxlMemIsolationLnkDnEn;
UINT8  DfxCxlMemTTOEn;
UINT8  DfxCxlMemTTOVal;
// OS Transparent FW Update Activation
UINT8  OstuSupport;

// Power Thermal Utility (PTU)
UINT8  PtuSupport;
UINT8  PtuHardwareChangeOverride;

UINT8  CpuSmmSyncMode;

//
// Platform Srat options
//
UINT8  Srat;
UINT8  SratCpuHotPlug;

//
// Platform Uart device options
//
UINT8  SerialDevice;
UINT8  EspiDisableMode;

//
// Platform Clock Mode. Internal Clock - 0, External Clock - 1.
//
UINT8  ClockMode;

//
// Enable/disable Nmi interrupt
UINT8   NmiInterrupt;
//

//
// RAS option
//
UINT8   ClearShadowRegisters;
//
// Please use below Reserved fields for newly added Variables
//
UINT8  ReservedForNewVariables[124];