Release 14.7 - par P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Mon Jan 15 04:21:36 2018

All signals are completely routed.

WARNING:ParHelpers:361 - There are 8 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   eth_col_IBUF
   eth_crs_IBUF
   eth_int_n_IBUF
   eth_rx_er_IBUF
   fx2_flaga_IBUF
   fx2_flagc_IBUF
   hdmi_out0_scl_IBUF
   hdmi_out0_sda_IBUF


