dist_mem_gen_v8_0.v,verilog,dist_mem_gen_v8_0_12,../../../ipstatic/simulation/dist_mem_gen_v8_0.v,
inst_mem_rom_IP.v,verilog,xil_defaultlib,../../../../../5_stage_pipeline/DataPath_modules/design/inst_mem_rom_IP/sim/inst_mem_rom_IP.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
