version 3








0




CLOCK_LIST_BEGIN
CLOCK_LIST_END
SIGNAL_LIST_BEGIN
SIGNAL_LIST_END
SIGNALS_NOT_ON_DISPLAY
SIGNALS_NOT_ON_DISPLAY_END
MARKER_LIST_BEGIN
MARKER_LIST_END
MEASURE_LIST_BEGIN
MEASURE_LIST_END
SIGNAL_ORDER_BEGIN
/TestEquipment_TB_vhd/uut/CONTROLLER0/current_state
/TestEquipment_TB_vhd/start
/TestEquipment_TB_vhd/reset
/TestEquipment_TB_vhd/clk
/TestEquipment_TB_vhd/uut_output
/TestEquipment_TB_vhd/done
/TestEquipment_TB_vhd/pass_nfail1
/TestEquipment_TB_vhd/pass_nfail2
/TestEquipment_TB_vhd/uut_input
/TestEquipment_TB_vhd/check
/TestEquipment_TB_vhd/control
/TestEquipment_TB_vhd/finish
/TestEquipment_TB_vhd/uut/stop
/TestEquipment_TB_vhd/uut/SIGN_GENERATOR0/signature
/TestEquipment_TB_vhd/uut/COMP_COUNTER0/result
/TestEquipment_TB_vhd/uut/COMP_COUNTER0/previous_input
/TestEquipment_TB_vhd/uut/COMP_COUNTER0/uut_output
SIGNAL_ORDER_END
DIFFERENTIAL_CLKS_BEGIN
DIFFERENTIAL_CLKS_END
DIVIDERS_BEGIN
INTERNAL SIGNALS
20
#0000ff
#ffffff
12

SignatureGen
20
#808080
#ffffff
14

CompCounter
20
#808080
#ffffff
16

DIVIDERS_END
SIGPROPS_BEGIN
/TestEquipment_TB_vhd/uut/CONTROLLER0/current_state
2
2
/TestEquipment_TB_vhd/start
2
0
/TestEquipment_TB_vhd/reset
2
0
/TestEquipment_TB_vhd/clk
2
0
/TestEquipment_TB_vhd/uut_output
2
0
/TestEquipment_TB_vhd/done
2
0
/TestEquipment_TB_vhd/pass_nfail1
2
0
/TestEquipment_TB_vhd/pass_nfail2
2
0
/TestEquipment_TB_vhd/uut_input
2
0
/TestEquipment_TB_vhd/check
2
0
/TestEquipment_TB_vhd/control
2
0
/TestEquipment_TB_vhd/finish
2
0
/TestEquipment_TB_vhd/uut/stop
2
2
/TestEquipment_TB_vhd/uut/SIGN_GENERATOR0/signature
2
2
/TestEquipment_TB_vhd/uut/COMP_COUNTER0/result
2
2
/TestEquipment_TB_vhd/uut/COMP_COUNTER0/previous_input
2
2
/TestEquipment_TB_vhd/uut/COMP_COUNTER0/uut_output
2
2
SIGPROPS_END
