# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../homework_1.srcs/sources_1/new/homework_1_solution2.vhd" \
"../../../../homework_1.srcs/sim_1/new/tb_homework_1.vhd" \

# Do not sort compile order
nosort
