// Seed: 41504573
module module_0 (
    input wor id_0,
    input tri1 id_1,
    output wire id_2,
    input wand id_3,
    input tri1 id_4,
    input supply0 id_5,
    input wire id_6,
    output wor id_7,
    output uwire id_8,
    input supply0 id_9,
    output wire id_10,
    input wire id_11
);
endmodule
module module_1 (
    output tri1 id_0,
    output tri0 id_1,
    input  tri1 id_2
);
  module_0(
      id_2, id_2, id_1, id_2, id_2, id_2, id_2, id_0, id_1, id_2, id_1, id_2
  );
  uwire id_4 = 1'b0;
  wand  id_5;
  id_6 :
  assert property (@(posedge 1 - 1'h0 or posedge id_6) id_5)
  else;
endmodule
