{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1701278375430 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1701278375430 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 29 12:19:35 2023 " "Processing started: Wed Nov 29 12:19:35 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1701278375430 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1701278375430 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map Project -c Project_qsim --generate_functional_sim_netlist " "Command: quartus_map Project -c Project_qsim --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1701278375430 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1701278377196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "receiver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file receiver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 receiver-bdf_type " "Found design unit 1: receiver-bdf_type" {  } { { "receiver.vhd" "" { Text "Z:/CEG 3155 Labs/Project/project/receiver.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701278377899 ""} { "Info" "ISGN_ENTITY_NAME" "1 receiver " "Found entity 1: receiver" {  } { { "receiver.vhd" "" { Text "Z:/CEG 3155 Labs/Project/project/receiver.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701278377899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701278377899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbitrightshiftregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightbitrightshiftregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBitRightShiftRegister-Structural " "Found design unit 1: eightBitRightShiftRegister-Structural" {  } { { "eightBitRightShiftRegister.vhd" "" { Text "Z:/CEG 3155 Labs/Project/project/eightBitRightShiftRegister.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701278377915 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBitRightShiftRegister " "Found entity 1: eightBitRightShiftRegister" {  } { { "eightBitRightShiftRegister.vhd" "" { Text "Z:/CEG 3155 Labs/Project/project/eightBitRightShiftRegister.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701278377915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701278377915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "three_bit_register_reset_increment.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file three_bit_register_reset_increment.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 three_bit_register_reset_increment-Structural " "Found design unit 1: three_bit_register_reset_increment-Structural" {  } { { "three_bit_register_reset_increment.vhdl" "" { Text "Z:/CEG 3155 Labs/Project/project/three_bit_register_reset_increment.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701278377915 ""} { "Info" "ISGN_ENTITY_NAME" "1 three_bit_register_reset_increment " "Found entity 1: three_bit_register_reset_increment" {  } { { "three_bit_register_reset_increment.vhdl" "" { Text "Z:/CEG 3155 Labs/Project/project/three_bit_register_reset_increment.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701278377915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701278377915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "three_bit_counter_logic.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file three_bit_counter_logic.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 three_bit_counter_logic-Structural " "Found design unit 1: three_bit_counter_logic-Structural" {  } { { "three_bit_counter_logic.vhdl" "" { Text "Z:/CEG 3155 Labs/Project/project/three_bit_counter_logic.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701278377946 ""} { "Info" "ISGN_ENTITY_NAME" "1 three_bit_counter_logic " "Found entity 1: three_bit_counter_logic" {  } { { "three_bit_counter_logic.vhdl" "" { Text "Z:/CEG 3155 Labs/Project/project/three_bit_counter_logic.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701278377946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701278377946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "receiver_fsm_controller.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file receiver_fsm_controller.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Receiver_FSM_controller-Structual " "Found design unit 1: Receiver_FSM_controller-Structual" {  } { { "Receiver_FSM_controller.vhdl" "" { Text "Z:/CEG 3155 Labs/Project/project/Receiver_FSM_controller.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701278377961 ""} { "Info" "ISGN_ENTITY_NAME" "1 Receiver_FSM_controller " "Found entity 1: Receiver_FSM_controller" {  } { { "Receiver_FSM_controller.vhdl" "" { Text "Z:/CEG 3155 Labs/Project/project/Receiver_FSM_controller.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701278377961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701278377961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_4to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_4to1-arch " "Found design unit 1: mux_4to1-arch" {  } { { "mux_4to1.vhd" "" { Text "Z:/CEG 3155 Labs/Project/project/mux_4to1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701278377977 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_4to1 " "Found entity 1: mux_4to1" {  } { { "mux_4to1.vhd" "" { Text "Z:/CEG 3155 Labs/Project/project/mux_4to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701278377977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701278377977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab3vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab3VHDL-structural " "Found design unit 1: lab3VHDL-structural" {  } { { "lab3VHDL.vhd" "" { Text "Z:/CEG 3155 Labs/Project/project/lab3VHDL.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701278377993 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab3VHDL " "Found entity 1: lab3VHDL" {  } { { "lab3VHDL.vhd" "" { Text "Z:/CEG 3155 Labs/Project/project/lab3VHDL.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701278377993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701278377993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timer-rtl " "Found design unit 1: timer-rtl" {  } { { "timer.vhd" "" { Text "Z:/CEG 3155 Labs/Project/project/timer.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701278378008 ""} { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "timer.vhd" "" { Text "Z:/CEG 3155 Labs/Project/project/timer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701278378008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701278378008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project.vhd 0 0 " "Found 0 design units, including 0 entities, in source file project.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701278378024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebitcomparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file onebitcomparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBitComparator-rtl " "Found design unit 1: oneBitComparator-rtl" {  } { { "oneBitComparator.vhd" "" { Text "Z:/CEG 3155 Labs/Project/project/oneBitComparator.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701278378040 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBitComparator " "Found entity 1: oneBitComparator" {  } { { "oneBitComparator.vhd" "" { Text "Z:/CEG 3155 Labs/Project/project/oneBitComparator.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701278378040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701278378040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebitadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file onebitadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneBitAdder-rtl " "Found design unit 1: oneBitAdder-rtl" {  } { { "oneBitAdder.vhd" "" { Text "Z:/CEG 3155 Labs/Project/project/oneBitAdder.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701278378055 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneBitAdder " "Found entity 1: oneBitAdder" {  } { { "oneBitAdder.vhd" "" { Text "Z:/CEG 3155 Labs/Project/project/oneBitAdder.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701278378055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701278378055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2x1_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x1_4-rtl " "Found design unit 1: mux2x1_4-rtl" {  } { { "mux2x1_4.vhd" "" { Text "Z:/CEG 3155 Labs/Project/project/mux2x1_4.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701278378071 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x1_4 " "Found entity 1: mux2x1_4" {  } { { "mux2x1_4.vhd" "" { Text "Z:/CEG 3155 Labs/Project/project/mux2x1_4.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701278378071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701278378071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM_Controller-rtl " "Found design unit 1: FSM_Controller-rtl" {  } { { "FSM_Controller.vhd" "" { Text "Z:/CEG 3155 Labs/Project/project/FSM_Controller.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701278378086 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM_Controller " "Found entity 1: FSM_Controller" {  } { { "FSM_Controller.vhd" "" { Text "Z:/CEG 3155 Labs/Project/project/FSM_Controller.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701278378086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701278378086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourbitcomparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fourbitcomparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fourBitComparator-rtl " "Found design unit 1: fourBitComparator-rtl" {  } { { "fourBitComparator.vhd" "" { Text "Z:/CEG 3155 Labs/Project/project/fourBitComparator.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701278378102 ""} { "Info" "ISGN_ENTITY_NAME" "1 fourBitComparator " "Found entity 1: fourBitComparator" {  } { { "fourBitComparator.vhd" "" { Text "Z:/CEG 3155 Labs/Project/project/fourBitComparator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701278378102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701278378102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_register_reset_increment.vhd 2 1 " "Found 2 design units, including 1 entities, in source file four_bit_register_reset_increment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 four_bit_register_reset_increment-Structural " "Found design unit 1: four_bit_register_reset_increment-Structural" {  } { { "four_bit_register_reset_increment.vhd" "" { Text "Z:/CEG 3155 Labs/Project/project/four_bit_register_reset_increment.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701278378118 ""} { "Info" "ISGN_ENTITY_NAME" "1 four_bit_register_reset_increment " "Found entity 1: four_bit_register_reset_increment" {  } { { "four_bit_register_reset_increment.vhd" "" { Text "Z:/CEG 3155 Labs/Project/project/four_bit_register_reset_increment.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701278378118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701278378118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fivebitaddersub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fivebitaddersub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fiveBitAdderSub-rtl " "Found design unit 1: fiveBitAdderSub-rtl" {  } { { "fiveBitAdderSub.vhd" "" { Text "Z:/CEG 3155 Labs/Project/project/fiveBitAdderSub.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701278378133 ""} { "Info" "ISGN_ENTITY_NAME" "1 fiveBitAdderSub " "Found entity 1: fiveBitAdderSub" {  } { { "fiveBitAdderSub.vhd" "" { Text "Z:/CEG 3155 Labs/Project/project/fiveBitAdderSub.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701278378133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701278378133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fivebitadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fivebitadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fiveBitAdder-rtl " "Found design unit 1: fiveBitAdder-rtl" {  } { { "fiveBitAdder.vhd" "" { Text "Z:/CEG 3155 Labs/Project/project/fiveBitAdder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701278378149 ""} { "Info" "ISGN_ENTITY_NAME" "1 fiveBitAdder " "Found entity 1: fiveBitAdder" {  } { { "fiveBitAdder.vhd" "" { Text "Z:/CEG 3155 Labs/Project/project/fiveBitAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701278378149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701278378149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enardff_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file enardff_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 enARdFF_2-rtl " "Found design unit 1: enARdFF_2-rtl" {  } { { "enARdFF_2.vhd" "" { Text "Z:/CEG 3155 Labs/Project/project/enARdFF_2.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701278378165 ""} { "Info" "ISGN_ENTITY_NAME" "1 enARdFF_2 " "Found entity 1: enARdFF_2" {  } { { "enARdFF_2.vhd" "" { Text "Z:/CEG 3155 Labs/Project/project/enARdFF_2.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701278378165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701278378165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dec_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec_7seg-rtl " "Found design unit 1: dec_7seg-rtl" {  } { { "dec_7seg.vhd" "" { Text "Z:/CEG 3155 Labs/Project/project/dec_7seg.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701278378196 ""} { "Info" "ISGN_ENTITY_NAME" "1 dec_7seg " "Found entity 1: dec_7seg" {  } { { "dec_7seg.vhd" "" { Text "Z:/CEG 3155 Labs/Project/project/dec_7seg.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701278378196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701278378196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debouncer_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debouncer_2-rtl " "Found design unit 1: debouncer_2-rtl" {  } { { "debouncer_2.vhd" "" { Text "Z:/CEG 3155 Labs/Project/project/debouncer_2.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701278378211 ""} { "Info" "ISGN_ENTITY_NAME" "1 debouncer_2 " "Found entity 1: debouncer_2" {  } { { "debouncer_2.vhd" "" { Text "Z:/CEG 3155 Labs/Project/project/debouncer_2.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701278378211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701278378211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-structural " "Found design unit 1: counter-structural" {  } { { "counter.vhd" "" { Text "Z:/CEG 3155 Labs/Project/project/counter.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701278378227 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.vhd" "" { Text "Z:/CEG 3155 Labs/Project/project/counter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701278378227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701278378227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lab3 " "Found entity 1: lab3" {  } { { "lab3.bdf" "" { Schematic "Z:/CEG 3155 Labs/Project/project/lab3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701278378227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701278378227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tasinda.bdf 1 1 " "Found 1 design units, including 1 entities, in source file tasinda.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Tasinda " "Found entity 1: Tasinda" {  } { { "Tasinda.bdf" "" { Schematic "Z:/CEG 3155 Labs/Project/project/Tasinda.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701278378243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701278378243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "endff_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file endff_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 endFF_2-rtl " "Found design unit 1: endFF_2-rtl" {  } { { "endFF_2.vhd" "" { Text "Z:/CEG 3155 Labs/Project/project/endFF_2.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701278378258 ""} { "Info" "ISGN_ENTITY_NAME" "1 endFF_2 " "Found entity 1: endFF_2" {  } { { "endFF_2.vhd" "" { Text "Z:/CEG 3155 Labs/Project/project/endFF_2.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701278378258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701278378258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tx_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Tx_controller-Structural " "Found design unit 1: Tx_controller-Structural" {  } { { "Tx_controller.vhd" "" { Text "Z:/CEG 3155 Labs/Project/project/Tx_controller.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701278378290 ""} { "Info" "ISGN_ENTITY_NAME" "1 Tx_controller " "Found entity 1: Tx_controller" {  } { { "Tx_controller.vhd" "" { Text "Z:/CEG 3155 Labs/Project/project/Tx_controller.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701278378290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701278378290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourbitbcddecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fourbitbcddecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fourBitBCDDecoder-structural " "Found design unit 1: fourBitBCDDecoder-structural" {  } { { "fourBitBCDDecoder.vhd" "" { Text "Z:/CEG 3155 Labs/Project/project/fourBitBCDDecoder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701278378305 ""} { "Info" "ISGN_ENTITY_NAME" "1 fourBitBCDDecoder " "Found entity 1: fourBitBCDDecoder" {  } { { "fourBitBCDDecoder.vhd" "" { Text "Z:/CEG 3155 Labs/Project/project/fourBitBCDDecoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701278378305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701278378305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8bit_right_shift_register.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file 8bit_right_shift_register.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eight_bit_right_shift_register-Structural " "Found design unit 1: eight_bit_right_shift_register-Structural" {  } { { "8bit_RIGHT_shift_register.vhdl" "" { Text "Z:/CEG 3155 Labs/Project/project/8bit_RIGHT_shift_register.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701278378321 ""} { "Info" "ISGN_ENTITY_NAME" "1 eight_bit_right_shift_register " "Found entity 1: eight_bit_right_shift_register" {  } { { "8bit_RIGHT_shift_register.vhdl" "" { Text "Z:/CEG 3155 Labs/Project/project/8bit_RIGHT_shift_register.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701278378321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701278378321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8bit_register_load.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file 8bit_register_load.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBitRegister-rtl " "Found design unit 1: eightBitRegister-rtl" {  } { { "8bit_register_load.vhdl" "" { Text "Z:/CEG 3155 Labs/Project/project/8bit_register_load.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701278378336 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBitRegister " "Found entity 1: eightBitRegister" {  } { { "8bit_register_load.vhdl" "" { Text "Z:/CEG 3155 Labs/Project/project/8bit_register_load.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701278378336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701278378336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4bit_counter_logic.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file 4bit_counter_logic.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 four_bit_counter_logic-Structural " "Found design unit 1: four_bit_counter_logic-Structural" {  } { { "4bit_counter_logic.vhdl" "" { Text "Z:/CEG 3155 Labs/Project/project/4bit_counter_logic.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701278378352 ""} { "Info" "ISGN_ENTITY_NAME" "1 four_bit_counter_logic " "Found entity 1: four_bit_counter_logic" {  } { { "4bit_counter_logic.vhdl" "" { Text "Z:/CEG 3155 Labs/Project/project/4bit_counter_logic.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701278378352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701278378352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testing.bdf 1 1 " "Found 1 design units, including 1 entities, in source file testing.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 testing " "Found entity 1: testing" {  } { { "testing.bdf" "" { Schematic "Z:/CEG 3155 Labs/Project/project/testing.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701278378368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701278378368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "two_to_one_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file two_to_one_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 two_to_one_mux-Structural " "Found design unit 1: two_to_one_mux-Structural" {  } { { "two_to_one_mux.vhd" "" { Text "Z:/CEG 3155 Labs/Project/project/two_to_one_mux.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701278378383 ""} { "Info" "ISGN_ENTITY_NAME" "1 two_to_one_mux " "Found entity 1: two_to_one_mux" {  } { { "two_to_one_mux.vhd" "" { Text "Z:/CEG 3155 Labs/Project/project/two_to_one_mux.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701278378383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701278378383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testing_counter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file testing_counter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 testing_counter " "Found entity 1: testing_counter" {  } { { "testing_counter.bdf" "" { Schematic "Z:/CEG 3155 Labs/Project/project/testing_counter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701278378399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701278378399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testing_bus.bdf 1 1 " "Found 1 design units, including 1 entities, in source file testing_bus.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 testing_bus " "Found entity 1: testing_bus" {  } { { "testing_bus.bdf" "" { Schematic "Z:/CEG 3155 Labs/Project/project/testing_bus.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701278378415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701278378415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "txdesign.bdf 1 1 " "Found 1 design units, including 1 entities, in source file txdesign.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TxDesign " "Found entity 1: TxDesign" {  } { { "TxDesign.bdf" "" { Schematic "Z:/CEG 3155 Labs/Project/project/TxDesign.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701278378430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701278378430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_FSM-structural " "Found design unit 1: UART_FSM-structural" {  } { { "UART_FSM.vhd" "" { Text "Z:/CEG 3155 Labs/Project/project/UART_FSM.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701278378446 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_FSM " "Found entity 1: UART_FSM" {  } { { "UART_FSM.vhd" "" { Text "Z:/CEG 3155 Labs/Project/project/UART_FSM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701278378446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701278378446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projectdraft.bdf 1 1 " "Found 1 design units, including 1 entities, in source file projectdraft.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 projectDraft " "Found entity 1: projectDraft" {  } { { "projectDraft.bdf" "" { Schematic "Z:/CEG 3155 Labs/Project/project/projectDraft.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701278378461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701278378461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_32to8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_32to8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_32to8-Structural " "Found design unit 1: mux_32to8-Structural" {  } { { "mux_32to8.vhd" "" { Text "Z:/CEG 3155 Labs/Project/project/mux_32to8.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701278378477 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_32to8 " "Found entity 1: mux_32to8" {  } { { "mux_32to8.vhd" "" { Text "Z:/CEG 3155 Labs/Project/project/mux_32to8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701278378477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701278378477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8bit_8to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_8bit_8to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_8bit_8to1-Structural " "Found design unit 1: mux_8bit_8to1-Structural" {  } { { "mux_8bit_8to1.vhd" "" { Text "Z:/CEG 3155 Labs/Project/project/mux_8bit_8to1.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701278378493 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_8bit_8to1 " "Found entity 1: mux_8bit_8to1" {  } { { "mux_8bit_8to1.vhd" "" { Text "Z:/CEG 3155 Labs/Project/project/mux_8bit_8to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701278378493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701278378493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2x1_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x1_8-rtl " "Found design unit 1: mux2x1_8-rtl" {  } { { "mux2x1_8.vhd" "" { Text "Z:/CEG 3155 Labs/Project/project/mux2x1_8.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701278378508 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x1_8 " "Found entity 1: mux2x1_8" {  } { { "mux2x1_8.vhd" "" { Text "Z:/CEG 3155 Labs/Project/project/mux2x1_8.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701278378508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701278378508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eightbitregistersingle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eightbitregistersingle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBitRegisterSingle-rtl " "Found design unit 1: eightBitRegisterSingle-rtl" {  } { { "eightBitRegisterSingle.vhd" "" { Text "Z:/CEG 3155 Labs/Project/project/eightBitRegisterSingle.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701278378524 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBitRegisterSingle " "Found entity 1: eightBitRegisterSingle" {  } { { "eightBitRegisterSingle.vhd" "" { Text "Z:/CEG 3155 Labs/Project/project/eightBitRegisterSingle.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701278378524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701278378524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bushandleruart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bushandleruart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BusHandlerUART-Structural " "Found design unit 1: BusHandlerUART-Structural" {  } { { "BusHandlerUART.vhd" "" { Text "Z:/CEG 3155 Labs/Project/project/BusHandlerUART.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701278378555 ""} { "Info" "ISGN_ENTITY_NAME" "1 BusHandlerUART " "Found entity 1: BusHandlerUART" {  } { { "BusHandlerUART.vhd" "" { Text "Z:/CEG 3155 Labs/Project/project/BusHandlerUART.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701278378555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701278378555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_divider-baudgen " "Found design unit 1: clk_divider-baudgen" {  } { { "clk_divider.vhd" "" { Text "Z:/CEG 3155 Labs/Project/project/clk_divider.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701278378571 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_divider " "Found entity 1: clk_divider" {  } { { "clk_divider.vhd" "" { Text "Z:/CEG 3155 Labs/Project/project/clk_divider.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701278378571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701278378571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baud_test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file baud_test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 baud_test " "Found entity 1: baud_test" {  } { { "baud_test.bdf" "" { Schematic "Z:/CEG 3155 Labs/Project/project/baud_test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701278378586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701278378586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testing_clk.bdf 1 1 " "Found 1 design units, including 1 entities, in source file testing_clk.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 testing_clk " "Found entity 1: testing_clk" {  } { { "testing_clk.bdf" "" { Schematic "Z:/CEG 3155 Labs/Project/project/testing_clk.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701278378602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701278378602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baud_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file baud_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 baud_gen-baudgen " "Found design unit 1: baud_gen-baudgen" {  } { { "baud_gen.vhd" "" { Text "Z:/CEG 3155 Labs/Project/project/baud_gen.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701278378618 ""} { "Info" "ISGN_ENTITY_NAME" "1 baud_gen " "Found entity 1: baud_gen" {  } { { "baud_gen.vhd" "" { Text "Z:/CEG 3155 Labs/Project/project/baud_gen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701278378618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701278378618 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "testing_clk " "Elaborating entity \"testing_clk\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1701278378696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baud_gen baud_gen:inst " "Elaborating entity \"baud_gen\" for hierarchy \"baud_gen:inst\"" {  } { { "testing_clk.bdf" "inst" { Schematic "Z:/CEG 3155 Labs/Project/project/testing_clk.bdf" { { 232 360 520 344 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701278378696 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MUX_INFERRED" "baud_gen:inst\|Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"baud_gen:inst\|Mux0\"" {  } { { "baud_gen.vhd" "Mux0" { Text "Z:/CEG 3155 Labs/Project/project/baud_gen.vhd" 44 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701278378805 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1701278378805 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "baud_gen:inst\|lpm_mux:Mux0 " "Elaborated megafunction instantiation \"baud_gen:inst\|lpm_mux:Mux0\"" {  } { { "baud_gen.vhd" "" { Text "Z:/CEG 3155 Labs/Project/project/baud_gen.vhd" 44 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701278378961 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "baud_gen:inst\|lpm_mux:Mux0 " "Instantiated megafunction \"baud_gen:inst\|lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701278378961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701278378961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701278378961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701278378961 ""}  } { { "baud_gen.vhd" "" { Text "Z:/CEG 3155 Labs/Project/project/baud_gen.vhd" 44 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1701278378961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_cqc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_cqc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_cqc " "Found entity 1: mux_cqc" {  } { { "db/mux_cqc.tdf" "" { Text "Z:/CEG 3155 Labs/Project/project/db/mux_cqc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701278379055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701278379055 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "533 " "Peak virtual memory: 533 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1701278379258 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 29 12:19:39 2023 " "Processing ended: Wed Nov 29 12:19:39 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1701278379258 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1701278379258 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1701278379258 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1701278379258 ""}
