LRUbackwardsrow

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.004475                       # Number of seconds simulated
sim_ticks                                  4474651000                       # Number of ticks simulated
host_seconds                                     7.36                       # Real time elapsed on the host
sim_insts                                     3791524                       # Number of instructions simulated
sim_ops                                       7531373                       # Number of ops (including micro ops) simulated


 ----- L1 Data Cache

system.cpu.dcache.tags.replacements            213340                       # number of replacements
system.cpu.dcache.overall_hits::cpu.data      1382744                       # number of overall hits
system.cpu.dcache.overall_misses::cpu.data       213356                       # number of overall misses
system.cpu.dcache.overall_accesses::cpu.data      1596100                       # number of overall (read+write) accesses
system.cpu.dcache.overall_miss_rate::total     0.133673                       # miss rate for overall accesses

 ----- L1 Instruction Cache

system.cpu.icache.tags.replacements            448971                       # number of replacements
system.cpu.icache.overall_hits::cpu.inst      4760467                       # number of overall hits
system.cpu.icache.overall_misses::cpu.inst       448987                       # number of overall misses
system.cpu.icache.overall_accesses::cpu.inst      5209454                       # number of overall (read+write) accesses
system.cpu.icache.overall_miss_rate::total     0.086187                       # miss rate for overall accesses

 ----- L2 Cache

system.l2.tags.replacements                    978739                       # number of replacements
system.l2.overall_hits::total                   51513                       # number of overall hits
system.l2.overall_misses::total                610830                       # number of overall misses
system.l2.overall_accesses::total              662343                       # number of overall (read+write) accesses
system.l2.overall_miss_rate::total           0.922226                       # miss rate for overall accesses
