{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1617987531499 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "phase 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"phase\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1617987531514 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1617987531559 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1617987531559 ""}
{ "Info" "IMPP_MPP_ADVANCE_INFO" "5CSEMA5F31C6 " "Compilation Report contains advance information. Specifications for device 5CSEMA5F31C6 are subject to change. Contact Altera for information on availability. No programming file will be generated." {  } {  } 0 119007 "Compilation Report contains advance information. Specifications for device %1!s! are subject to change. Contact Altera for information on availability. No programming file will be generated." 0 0 "Fitter" 0 -1 1617987531687 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1617987531803 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1617987532307 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "15 15 " "No exact pin location assignment(s) for 15 pins of 15 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "/home/lavie/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lavie/altera/13.0/quartus/linux64/pin_planner.ppl" { clk } } } { "top.vhd" "" { Text "/media/lavie/ESD-USB/anthanh/FPGA/Phase/top.vhd" 9 0 0 } } { "/home/lavie/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/lavie/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/lavie/ESD-USB/anthanh/FPGA/Phase/" { { 0 { 0 ""} 0 561 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1617987532665 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out_dac\[0\] " "Pin data_out_dac\[0\] not assigned to an exact location on the device" {  } { { "/home/lavie/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lavie/altera/13.0/quartus/linux64/pin_planner.ppl" { data_out_dac[0] } } } { "top.vhd" "" { Text "/media/lavie/ESD-USB/anthanh/FPGA/Phase/top.vhd" 11 0 0 } } { "/home/lavie/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/lavie/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { data_out_dac[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/lavie/ESD-USB/anthanh/FPGA/Phase/" { { 0 { 0 ""} 0 547 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1617987532665 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out_dac\[1\] " "Pin data_out_dac\[1\] not assigned to an exact location on the device" {  } { { "/home/lavie/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lavie/altera/13.0/quartus/linux64/pin_planner.ppl" { data_out_dac[1] } } } { "top.vhd" "" { Text "/media/lavie/ESD-USB/anthanh/FPGA/Phase/top.vhd" 11 0 0 } } { "/home/lavie/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/lavie/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { data_out_dac[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/lavie/ESD-USB/anthanh/FPGA/Phase/" { { 0 { 0 ""} 0 548 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1617987532665 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out_dac\[2\] " "Pin data_out_dac\[2\] not assigned to an exact location on the device" {  } { { "/home/lavie/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lavie/altera/13.0/quartus/linux64/pin_planner.ppl" { data_out_dac[2] } } } { "top.vhd" "" { Text "/media/lavie/ESD-USB/anthanh/FPGA/Phase/top.vhd" 11 0 0 } } { "/home/lavie/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/lavie/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { data_out_dac[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/lavie/ESD-USB/anthanh/FPGA/Phase/" { { 0 { 0 ""} 0 549 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1617987532665 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out_dac\[3\] " "Pin data_out_dac\[3\] not assigned to an exact location on the device" {  } { { "/home/lavie/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lavie/altera/13.0/quartus/linux64/pin_planner.ppl" { data_out_dac[3] } } } { "top.vhd" "" { Text "/media/lavie/ESD-USB/anthanh/FPGA/Phase/top.vhd" 11 0 0 } } { "/home/lavie/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/lavie/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { data_out_dac[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/lavie/ESD-USB/anthanh/FPGA/Phase/" { { 0 { 0 ""} 0 550 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1617987532665 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out_dac\[4\] " "Pin data_out_dac\[4\] not assigned to an exact location on the device" {  } { { "/home/lavie/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lavie/altera/13.0/quartus/linux64/pin_planner.ppl" { data_out_dac[4] } } } { "top.vhd" "" { Text "/media/lavie/ESD-USB/anthanh/FPGA/Phase/top.vhd" 11 0 0 } } { "/home/lavie/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/lavie/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { data_out_dac[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/lavie/ESD-USB/anthanh/FPGA/Phase/" { { 0 { 0 ""} 0 551 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1617987532665 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out_dac\[5\] " "Pin data_out_dac\[5\] not assigned to an exact location on the device" {  } { { "/home/lavie/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lavie/altera/13.0/quartus/linux64/pin_planner.ppl" { data_out_dac[5] } } } { "top.vhd" "" { Text "/media/lavie/ESD-USB/anthanh/FPGA/Phase/top.vhd" 11 0 0 } } { "/home/lavie/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/lavie/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { data_out_dac[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/lavie/ESD-USB/anthanh/FPGA/Phase/" { { 0 { 0 ""} 0 552 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1617987532665 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out_dac\[6\] " "Pin data_out_dac\[6\] not assigned to an exact location on the device" {  } { { "/home/lavie/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lavie/altera/13.0/quartus/linux64/pin_planner.ppl" { data_out_dac[6] } } } { "top.vhd" "" { Text "/media/lavie/ESD-USB/anthanh/FPGA/Phase/top.vhd" 11 0 0 } } { "/home/lavie/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/lavie/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { data_out_dac[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/lavie/ESD-USB/anthanh/FPGA/Phase/" { { 0 { 0 ""} 0 553 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1617987532665 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out_dac\[7\] " "Pin data_out_dac\[7\] not assigned to an exact location on the device" {  } { { "/home/lavie/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lavie/altera/13.0/quartus/linux64/pin_planner.ppl" { data_out_dac[7] } } } { "top.vhd" "" { Text "/media/lavie/ESD-USB/anthanh/FPGA/Phase/top.vhd" 11 0 0 } } { "/home/lavie/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/lavie/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { data_out_dac[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/lavie/ESD-USB/anthanh/FPGA/Phase/" { { 0 { 0 ""} 0 554 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1617987532665 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out_dac\[8\] " "Pin data_out_dac\[8\] not assigned to an exact location on the device" {  } { { "/home/lavie/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lavie/altera/13.0/quartus/linux64/pin_planner.ppl" { data_out_dac[8] } } } { "top.vhd" "" { Text "/media/lavie/ESD-USB/anthanh/FPGA/Phase/top.vhd" 11 0 0 } } { "/home/lavie/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/lavie/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { data_out_dac[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/lavie/ESD-USB/anthanh/FPGA/Phase/" { { 0 { 0 ""} 0 555 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1617987532665 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out_dac\[9\] " "Pin data_out_dac\[9\] not assigned to an exact location on the device" {  } { { "/home/lavie/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lavie/altera/13.0/quartus/linux64/pin_planner.ppl" { data_out_dac[9] } } } { "top.vhd" "" { Text "/media/lavie/ESD-USB/anthanh/FPGA/Phase/top.vhd" 11 0 0 } } { "/home/lavie/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/lavie/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { data_out_dac[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/lavie/ESD-USB/anthanh/FPGA/Phase/" { { 0 { 0 ""} 0 556 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1617987532665 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out_dac\[10\] " "Pin data_out_dac\[10\] not assigned to an exact location on the device" {  } { { "/home/lavie/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lavie/altera/13.0/quartus/linux64/pin_planner.ppl" { data_out_dac[10] } } } { "top.vhd" "" { Text "/media/lavie/ESD-USB/anthanh/FPGA/Phase/top.vhd" 11 0 0 } } { "/home/lavie/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/lavie/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { data_out_dac[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/lavie/ESD-USB/anthanh/FPGA/Phase/" { { 0 { 0 ""} 0 557 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1617987532665 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out_dac\[11\] " "Pin data_out_dac\[11\] not assigned to an exact location on the device" {  } { { "/home/lavie/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lavie/altera/13.0/quartus/linux64/pin_planner.ppl" { data_out_dac[11] } } } { "top.vhd" "" { Text "/media/lavie/ESD-USB/anthanh/FPGA/Phase/top.vhd" 11 0 0 } } { "/home/lavie/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/lavie/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { data_out_dac[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/lavie/ESD-USB/anthanh/FPGA/Phase/" { { 0 { 0 ""} 0 558 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1617987532665 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out_dac\[12\] " "Pin data_out_dac\[12\] not assigned to an exact location on the device" {  } { { "/home/lavie/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lavie/altera/13.0/quartus/linux64/pin_planner.ppl" { data_out_dac[12] } } } { "top.vhd" "" { Text "/media/lavie/ESD-USB/anthanh/FPGA/Phase/top.vhd" 11 0 0 } } { "/home/lavie/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/lavie/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { data_out_dac[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/lavie/ESD-USB/anthanh/FPGA/Phase/" { { 0 { 0 ""} 0 559 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1617987532665 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out_dac\[13\] " "Pin data_out_dac\[13\] not assigned to an exact location on the device" {  } { { "/home/lavie/altera/13.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lavie/altera/13.0/quartus/linux64/pin_planner.ppl" { data_out_dac[13] } } } { "top.vhd" "" { Text "/media/lavie/ESD-USB/anthanh/FPGA/Phase/top.vhd" 11 0 0 } } { "/home/lavie/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/lavie/altera/13.0/quartus/linux64/TimingClosureFloorplan.fld" "" "" { data_out_dac[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/media/lavie/ESD-USB/anthanh/FPGA/Phase/" { { 0 { 0 ""} 0 560 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1617987532665 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1617987532665 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1617987547422 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1617987547696 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "phase.sdc " "Synopsys Design Constraints File file not found: 'phase.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1617987549930 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1617987549931 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1617987549931 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1617987549932 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1617987549932 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1617987549932 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1617987549933 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1617987549943 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1617987549944 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1617987549944 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1617987549944 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1617987549945 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1617987549945 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1617987549945 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1617987549945 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1617987549945 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:17 " "Fitter preparation operations ending: elapsed time is 00:00:17" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1617987549973 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1617987557211 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1617987557274 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1617987557286 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1617987557980 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1617987557980 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1617987558616 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y23 X10_Y34 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X10_Y34" {  } { { "loc" "" { Generic "/media/lavie/ESD-USB/anthanh/FPGA/Phase/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X10_Y34"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y23 to location X10_Y34"} 0 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1617987565011 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1617987565011 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1617987566229 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1617987566239 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1617987566239 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1617987566239 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.05 " "Total time spent on timing analysis during the Fitter is 0.05 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1617987567719 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1617987567819 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1617987567819 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1617987568270 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1617987568332 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1617987568332 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1617987568756 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1617987570005 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1617987570411 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1855 " "Peak virtual memory: 1855 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1617987571216 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr  9 23:59:31 2021 " "Processing ended: Fri Apr  9 23:59:31 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1617987571216 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:40 " "Elapsed time: 00:00:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1617987571216 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:51 " "Total CPU time (on all processors): 00:00:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1617987571216 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1617987571216 ""}
