--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml pulse_aggregator.twx pulse_aggregator.ncd -o
pulse_aggregator.twr pulse_aggregator.pcf -ucf pulse_generator.ucf

Design file:              pulse_aggregator.ncd
Physical constraint file: pulse_aggregator.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.22 2012-07-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clock
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
notes_on<0> |    6.785(R)|      SLOW  |   -2.642(R)|      FAST  |clock_BUFGP       |   0.000|
notes_on<1> |    3.455(R)|      SLOW  |   -0.870(R)|      SLOW  |clock_BUFGP       |   0.000|
notes_on<2> |    3.429(R)|      SLOW  |   -0.742(R)|      SLOW  |clock_BUFGP       |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clock to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
counter<0>  |         7.724(R)|      SLOW  |         4.131(R)|      FAST  |clock_BUFGP       |   0.000|
counter<1>  |         7.710(R)|      SLOW  |         4.135(R)|      FAST  |clock_BUFGP       |   0.000|
counter<2>  |         7.975(R)|      SLOW  |         4.310(R)|      FAST  |clock_BUFGP       |   0.000|
counter<3>  |         8.062(R)|      SLOW  |         4.338(R)|      FAST  |clock_BUFGP       |   0.000|
counter<4>  |         7.780(R)|      SLOW  |         4.174(R)|      FAST  |clock_BUFGP       |   0.000|
counter<5>  |         7.572(R)|      SLOW  |         4.040(R)|      FAST  |clock_BUFGP       |   0.000|
counter<6>  |         7.579(R)|      SLOW  |         4.037(R)|      FAST  |clock_BUFGP       |   0.000|
counter<7>  |         7.559(R)|      SLOW  |         3.989(R)|      FAST  |clock_BUFGP       |   0.000|
counter<8>  |         7.376(R)|      SLOW  |         3.877(R)|      FAST  |clock_BUFGP       |   0.000|
counter<9>  |         7.479(R)|      SLOW  |         3.919(R)|      FAST  |clock_BUFGP       |   0.000|
counter<10> |         7.477(R)|      SLOW  |         3.932(R)|      FAST  |clock_BUFGP       |   0.000|
counter<11> |         7.404(R)|      SLOW  |         3.897(R)|      FAST  |clock_BUFGP       |   0.000|
counter<12> |         7.402(R)|      SLOW  |         3.916(R)|      FAST  |clock_BUFGP       |   0.000|
counter<13> |         7.477(R)|      SLOW  |         3.932(R)|      FAST  |clock_BUFGP       |   0.000|
counter<14> |         7.506(R)|      SLOW  |         3.982(R)|      FAST  |clock_BUFGP       |   0.000|
counter<15> |         7.226(R)|      SLOW  |         3.829(R)|      FAST  |clock_BUFGP       |   0.000|
counter<16> |         7.363(R)|      SLOW  |         3.877(R)|      FAST  |clock_BUFGP       |   0.000|
counter<17> |         7.887(R)|      SLOW  |         4.273(R)|      FAST  |clock_BUFGP       |   0.000|
counter<18> |         7.766(R)|      SLOW  |         4.229(R)|      FAST  |clock_BUFGP       |   0.000|
counter<19> |         7.773(R)|      SLOW  |         4.223(R)|      FAST  |clock_BUFGP       |   0.000|
counter<20> |         7.889(R)|      SLOW  |         4.282(R)|      FAST  |clock_BUFGP       |   0.000|
counter<21> |         7.818(R)|      SLOW  |         4.178(R)|      FAST  |clock_BUFGP       |   0.000|
counter<22> |         7.841(R)|      SLOW  |         4.222(R)|      FAST  |clock_BUFGP       |   0.000|
counter<23> |         7.701(R)|      SLOW  |         4.125(R)|      FAST  |clock_BUFGP       |   0.000|
counter<24> |         7.727(R)|      SLOW  |         4.146(R)|      FAST  |clock_BUFGP       |   0.000|
counter<25> |         8.177(R)|      SLOW  |         4.403(R)|      FAST  |clock_BUFGP       |   0.000|
counter<26> |         8.263(R)|      SLOW  |         4.533(R)|      FAST  |clock_BUFGP       |   0.000|
counter<27> |         8.131(R)|      SLOW  |         4.423(R)|      FAST  |clock_BUFGP       |   0.000|
pulse       |        13.672(R)|      SLOW  |         4.605(R)|      FAST  |clock_BUFGP       |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    6.275|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
notes_on<0>    |pulse          |   14.014|
notes_on<1>    |pulse          |    8.627|
notes_on<2>    |pulse          |    8.495|
---------------+---------------+---------+


Analysis completed Sat Dec 22 17:02:28 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 264 MB



