<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 3.2 Final//EN">
<HTML>
<!-- AG2HTML: CONVERTER=AG2HTML/1.1 FORMAT=AMIGAGUIDE/39.2 FILE="include/hardware/intbits.h" NODE="MAIN" TITLE="include/hardware/intbits.h" -->
<head>
<title>include/hardware/intbits.h</title>
</head>
<body text="#000000" bgcolor="#AAAAAA">
<img src="../images/toc_d.gif" alt="[Contents]">
<img src="../images/index_d.gif" alt="[Index]">
<img src="../images/help_d.gif" alt="[Help]">
<img src="../images/retrace_d.gif" alt="[Retrace]">
<a href="../Includes_and_Autodocs_3._guide/node065B.html"><img src="../images/prev.gif" alt="[Browse &#060;]" border=0></a>
<a href="../Includes_and_Autodocs_3._guide/node065D.html"><img src="../images/next.gif" alt="[Browse &#062;]" border=0></a>
<hr>
<pre>
<!-- AG2HTML: BODY=START -->
#ifndef	HARDWARE_INTBITS_H
#define	HARDWARE_INTBITS_H
/*
**	$VER: intbits.h 39.1 (18.9.1992)
**	Includes Release 44.1
**
**	bits in the interrupt enable (and interrupt request) register
**
**	(C) Copyright 1985-1999 Amiga, Inc.
**	    All Rights Reserved
*/

#define  INTB_SETCLR	(15)  /* Set/Clear control bit. Determines if bits */
	    /* written with a 1 get set or cleared. Bits */
	    /* written with a zero are allways unchanged */
#define  INTB_INTEN	(14)  /* Master interrupt (enable only ) */
#define  INTB_EXTER	(13)  /* External interrupt */
#define  INTB_DSKSYNC	(12)  /* Disk re-SYNChronized */
#define  INTB_RBF	(11)  /* serial port Receive Buffer Full */
#define  INTB_AUD3	(10)  /* Audio channel 3 block finished */
#define  INTB_AUD2	(9)   /* Audio channel 2 block finished */
#define  INTB_AUD1	(8)   /* Audio channel 1 block finished */
#define  INTB_AUD0	(7)   /* Audio channel 0 block finished */
#define  INTB_BLIT	(6)   /* Blitter finished */
#define  INTB_VERTB	(5)   /* start of Vertical Blank */
#define  INTB_COPER	(4)   /* Coprocessor */
#define  INTB_PORTS	(3)   /* I/O Ports and timers */
#define  INTB_SOFTINT	(2)   /* software interrupt request */
#define  INTB_DSKBLK	(1)   /* Disk Block done */
#define  INTB_TBE	(0)   /* serial port Transmit Buffer Empty */



#define  INTF_SETCLR	(1L&#060;&#060;15)
#define  INTF_INTEN	(1L&#060;&#060;14)
#define  INTF_EXTER	(1L&#060;&#060;13)
#define  INTF_DSKSYNC	(1L&#060;&#060;12)
#define  INTF_RBF	(1L&#060;&#060;11)
#define  INTF_AUD3	(1L&#060;&#060;10)
#define  INTF_AUD2	(1L&#060;&#060;9)
#define  INTF_AUD1	(1L&#060;&#060;8)
#define  INTF_AUD0	(1L&#060;&#060;7)
#define  INTF_BLIT	(1L&#060;&#060;6)
#define  INTF_VERTB	(1L&#060;&#060;5)
#define  INTF_COPER	(1L&#060;&#060;4)
#define  INTF_PORTS	(1L&#060;&#060;3)
#define  INTF_SOFTINT	(1L&#060;&#060;2)
#define  INTF_DSKBLK	(1L&#060;&#060;1)
#define  INTF_TBE	(1L&#060;&#060;0)

#endif	/* HARDWARE_INTBITS_H */
<!-- AG2HTML: BODY=END -->
</pre>

<!-- [amigadev.elowar.com] Automatically generated content... -->
<hr />
<pre>[Back to <a href="http://amigadev.elowar.com/">Amiga Developer Docs</a>]</pre>
<!-- [amigadev.elowar.com] End of automatically generated content. -->

</body>
</html>
