<?xml version="1.0" encoding="utf-8"?>
<Messages>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.225 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;forward_prop/src/forward_prop.cpp&apos; ..." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-114]" key="HLS 214-114" tag="DATAFLOW,VITIS_THROUGHPUT" content="Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (forward_prop/src/forward_prop.cpp:574:9)" resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=214-114.html"/>
	<Message severity="WARNING" prefix="[HLS 200-471]" key="HLS 200-471" tag="DATAFLOW,VITIS_THROUGHPUT" content="Dataflow form checks found 1 issue(s) in file forward_prop/src/forward_prop.cpp" resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-471.html"/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Source Code Analysis and Preprocessing: CPU user time: 21.85 seconds. CPU system time: 1.24 seconds. Elapsed time: 22.17 seconds; current allocated memory: 225.137 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-777]" key="HLS 200-777" tag="" content="Using interface defaults for &apos;Vitis&apos; flow target." resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;log_reduce::log(float)&apos; into &apos;hls::log(float)&apos; (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/src/c++/logfloat.cpp:9:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::log(float)&apos; into &apos;void softmax&lt;10u, 128u&gt;(hls::stream&lt;float, 0&gt;&amp;, float*, float*, hls::stream&lt;float, 0&gt;&amp;)&apos; (forward_prop/src/forward_prop.cpp:488:33)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;VITIS_LOOP_474_2&apos; is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.cpp:474:21)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;kernels&apos; is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.cpp:437:12)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;VITIS_LOOP_398_2&apos; is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.cpp:398:21)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;VITIS_LOOP_399_3&apos; is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.cpp:399:22)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;VITIS_LOOP_403_4&apos; is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.cpp:403:21)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;VITIS_LOOP_404_5&apos; is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.cpp:404:22)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;filter&apos; is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.cpp:282:11)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;filt_y&apos; is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.cpp:285:12)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;filt_x&apos; is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.cpp:286:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;filter&apos; is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.cpp:149:11)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;filt_y&apos; is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.cpp:153:12)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;filt_x&apos; is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.cpp:154:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;VITIS_LOOP_94_1&apos; is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.hpp:94:20)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;VITIS_LOOP_95_2&apos; is marked as complete unroll implied by the pipeline pragma (forward_prop/src/forward_prop.hpp:95:21)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_689_1&apos; (forward_prop/src/forward_prop.cpp:689:20) in function &apos;accel&apos; completely with a factor of 32 (forward_prop/src/forward_prop.cpp:573:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_474_2&apos; (forward_prop/src/forward_prop.cpp:474:21) in function &apos;softmax&lt;10u, 128u&gt;&apos; completely with a factor of 10 (forward_prop/src/forward_prop.cpp:459:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;kernels&apos; (forward_prop/src/forward_prop.cpp:437:12) in function &apos;dense&lt;128u, 3136u&gt;&apos; completely with a factor of 128 (forward_prop/src/forward_prop.cpp:423:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_398_2&apos; (forward_prop/src/forward_prop.cpp:398:21) in function &apos;maxp2d&lt;3136u, 2u, 2u&gt;&apos; completely with a factor of 2 (forward_prop/src/forward_prop.cpp:389:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_399_3&apos; (forward_prop/src/forward_prop.cpp:399:22) in function &apos;maxp2d&lt;3136u, 2u, 2u&gt;&apos; completely with a factor of 2 (forward_prop/src/forward_prop.cpp:389:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_403_4&apos; (forward_prop/src/forward_prop.cpp:403:21) in function &apos;maxp2d&lt;3136u, 2u, 2u&gt;&apos; completely with a factor of 2 (forward_prop/src/forward_prop.cpp:389:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_404_5&apos; (forward_prop/src/forward_prop.cpp:404:22) in function &apos;maxp2d&lt;3136u, 2u, 2u&gt;&apos; completely with a factor of 2 (forward_prop/src/forward_prop.cpp:389:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;filter&apos; (forward_prop/src/forward_prop.cpp:282:11) in function &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;&apos; completely with a factor of 64 (forward_prop/src/forward_prop.cpp:274:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;filt_y&apos; (forward_prop/src/forward_prop.cpp:285:12) in function &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;&apos; completely with a factor of 3 (forward_prop/src/forward_prop.cpp:274:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;filt_x&apos; (forward_prop/src/forward_prop.cpp:286:13) in function &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;&apos; completely with a factor of 3 (forward_prop/src/forward_prop.cpp:274:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_398_2&apos; (forward_prop/src/forward_prop.cpp:398:21) in function &apos;maxp2d&lt;6272u, 2u, 2u&gt;&apos; completely with a factor of 2 (forward_prop/src/forward_prop.cpp:389:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_399_3&apos; (forward_prop/src/forward_prop.cpp:399:22) in function &apos;maxp2d&lt;6272u, 2u, 2u&gt;&apos; completely with a factor of 2 (forward_prop/src/forward_prop.cpp:389:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_403_4&apos; (forward_prop/src/forward_prop.cpp:403:21) in function &apos;maxp2d&lt;6272u, 2u, 2u&gt;&apos; completely with a factor of 2 (forward_prop/src/forward_prop.cpp:389:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_404_5&apos; (forward_prop/src/forward_prop.cpp:404:22) in function &apos;maxp2d&lt;6272u, 2u, 2u&gt;&apos; completely with a factor of 2 (forward_prop/src/forward_prop.cpp:389:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;filter&apos; (forward_prop/src/forward_prop.cpp:149:11) in function &apos;conv2d_sum_1c&lt;float, 28u, 28u, 3u, 3u, 32u&gt;&apos; completely with a factor of 32 (forward_prop/src/forward_prop.cpp:138:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;filt_y&apos; (forward_prop/src/forward_prop.cpp:153:12) in function &apos;conv2d_sum_1c&lt;float, 28u, 28u, 3u, 3u, 32u&gt;&apos; completely with a factor of 3 (forward_prop/src/forward_prop.cpp:138:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;filt_x&apos; (forward_prop/src/forward_prop.cpp:154:13) in function &apos;conv2d_sum_1c&lt;float, 28u, 28u, 3u, 3u, 32u&gt;&apos; completely with a factor of 3 (forward_prop/src/forward_prop.cpp:138:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_94_1&apos; (forward_prop/src/forward_prop.hpp:94:20) in function &apos;window&lt;float, 3u, 3u&gt;::operator=&apos; completely with a factor of 3 (forward_prop/src/forward_prop.hpp:93:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_95_2&apos; (forward_prop/src/forward_prop.hpp:95:21) in function &apos;window&lt;float, 3u, 3u&gt;::operator=&apos; completely with a factor of 3 (forward_prop/src/forward_prop.hpp:93:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;window&lt;float, 3u, 3u&gt;::operator=(window&lt;float, 3u, 3u&gt; const&amp;)&apos; into &apos;void conv2d_sum_1c&lt;float, 28u, 28u, 3u, 3u, 32u&gt;(hls::stream&lt;window&lt;float, 3u, 3u&gt;, 0&gt;&amp;, float*, float*, hls::stream&lt;float, 0&gt;&amp;)&apos; (forward_prop/src/forward_prop.cpp:138:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;window&lt;float, 3u, 3u&gt;::operator=(window&lt;float, 3u, 3u&gt; const&amp;)&apos; into &apos;void conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;(hls::stream&lt;window&lt;float, 3u, 3u&gt;, 0&gt;&amp;, float*, hls::stream&lt;float, 0&gt;&amp;)&apos; (forward_prop/src/forward_prop.cpp:274:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::exp(float)&apos; into &apos;void softmax&lt;10u, 128u&gt;(hls::stream&lt;float, 0&gt;&amp;, float*, float*, hls::stream&lt;float, 0&gt;&amp;)&apos; (forward_prop/src/forward_prop.cpp:459:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;line_buffer&apos;: Complete partitioning on dimension 2. (forward_prop/src/forward_prop.cpp:58:10)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;line_buffer&apos;: Complete partitioning on dimension 2. (forward_prop/src/forward_prop.cpp:194:10)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;kernel_sum&apos;: Complete partitioning on dimension 1. (forward_prop/src/forward_prop.cpp:425:8)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;sum&apos;: Complete partitioning on dimension 1. (forward_prop/src/forward_prop.cpp:460:8)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;conv2d_64_weights&apos;: Complete partitioning on dimension 1. (forward_prop/src/forward_prop.cpp:579:8)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;conv2d_64_padded_window_stream&apos;: Complete partitioning on dimension 1. (forward_prop/src/forward_prop.cpp:669:47)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;in_channel_map_stream&apos;: Complete partitioning on dimension 1. (forward_prop/src/forward_prop.cpp:670:28)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating fifo (hls::stream) variable &apos;maxp2d_64_activations_window_stream&apos; with compact=bit mode in 4-bits (forward_prop/src/forward_prop.cpp:612:78)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating fifo (hls::stream) variable &apos;maxp2d_32_activations_window_stream&apos; with compact=bit mode in 4-bits (forward_prop/src/forward_prop.cpp:606:70)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating fifo (hls::stream) variable &apos;maxp2d_64_window_stream&apos; with compact=bit mode in 128-bits (forward_prop/src/forward_prop.cpp:705:47)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating fifo (hls::stream) variable &apos;maxp2d_32_window_stream&apos; with compact=bit mode in 128-bits (forward_prop/src/forward_prop.cpp:654:47)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating fifo (hls::stream) variable &apos;conv2d_64_window_stream&apos; with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:668:47)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating fifo (hls::stream) variable &apos;conv2d_32_padded_window_stream&apos; with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:628:47)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating fifo (hls::stream) variable &apos;conv2d_32_window_stream&apos; with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:627:47)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating fifo (hls::stream) variable &apos;conv2d_64_padded_window_stream_0&apos; with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:669:47)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating fifo (hls::stream) variable &apos;conv2d_64_padded_window_stream_1&apos; with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:669:47)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating fifo (hls::stream) variable &apos;conv2d_64_padded_window_stream_2&apos; with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:669:47)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating fifo (hls::stream) variable &apos;conv2d_64_padded_window_stream_3&apos; with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:669:47)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating fifo (hls::stream) variable &apos;conv2d_64_padded_window_stream_4&apos; with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:669:47)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating fifo (hls::stream) variable &apos;conv2d_64_padded_window_stream_5&apos; with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:669:47)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating fifo (hls::stream) variable &apos;conv2d_64_padded_window_stream_6&apos; with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:669:47)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating fifo (hls::stream) variable &apos;conv2d_64_padded_window_stream_7&apos; with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:669:47)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating fifo (hls::stream) variable &apos;conv2d_64_padded_window_stream_8&apos; with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:669:47)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating fifo (hls::stream) variable &apos;conv2d_64_padded_window_stream_9&apos; with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:669:47)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating fifo (hls::stream) variable &apos;conv2d_64_padded_window_stream_10&apos; with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:669:47)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating fifo (hls::stream) variable &apos;conv2d_64_padded_window_stream_11&apos; with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:669:47)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating fifo (hls::stream) variable &apos;conv2d_64_padded_window_stream_12&apos; with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:669:47)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating fifo (hls::stream) variable &apos;conv2d_64_padded_window_stream_13&apos; with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:669:47)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating fifo (hls::stream) variable &apos;conv2d_64_padded_window_stream_14&apos; with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:669:47)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating fifo (hls::stream) variable &apos;conv2d_64_padded_window_stream_15&apos; with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:669:47)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating fifo (hls::stream) variable &apos;conv2d_64_padded_window_stream_16&apos; with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:669:47)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating fifo (hls::stream) variable &apos;conv2d_64_padded_window_stream_17&apos; with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:669:47)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating fifo (hls::stream) variable &apos;conv2d_64_padded_window_stream_18&apos; with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:669:47)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating fifo (hls::stream) variable &apos;conv2d_64_padded_window_stream_19&apos; with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:669:47)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating fifo (hls::stream) variable &apos;conv2d_64_padded_window_stream_20&apos; with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:669:47)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating fifo (hls::stream) variable &apos;conv2d_64_padded_window_stream_21&apos; with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:669:47)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating fifo (hls::stream) variable &apos;conv2d_64_padded_window_stream_22&apos; with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:669:47)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating fifo (hls::stream) variable &apos;conv2d_64_padded_window_stream_23&apos; with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:669:47)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating fifo (hls::stream) variable &apos;conv2d_64_padded_window_stream_24&apos; with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:669:47)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating fifo (hls::stream) variable &apos;conv2d_64_padded_window_stream_25&apos; with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:669:47)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating fifo (hls::stream) variable &apos;conv2d_64_padded_window_stream_26&apos; with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:669:47)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating fifo (hls::stream) variable &apos;conv2d_64_padded_window_stream_27&apos; with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:669:47)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating fifo (hls::stream) variable &apos;conv2d_64_padded_window_stream_28&apos; with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:669:47)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating fifo (hls::stream) variable &apos;conv2d_64_padded_window_stream_29&apos; with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:669:47)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating fifo (hls::stream) variable &apos;conv2d_64_padded_window_stream_30&apos; with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:669:47)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating fifo (hls::stream) variable &apos;conv2d_64_padded_window_stream_31&apos; with compact=bit mode in 288-bits (forward_prop/src/forward_prop.cpp:669:47)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating fifo (hls::stream) variable &apos;in_channel_map_stream_0&apos; with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:670:28)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating fifo (hls::stream) variable &apos;in_channel_map_stream_1&apos; with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:670:28)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating fifo (hls::stream) variable &apos;in_channel_map_stream_2&apos; with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:670:28)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating fifo (hls::stream) variable &apos;in_channel_map_stream_3&apos; with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:670:28)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating fifo (hls::stream) variable &apos;in_channel_map_stream_4&apos; with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:670:28)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating fifo (hls::stream) variable &apos;in_channel_map_stream_5&apos; with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:670:28)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating fifo (hls::stream) variable &apos;in_channel_map_stream_6&apos; with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:670:28)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating fifo (hls::stream) variable &apos;in_channel_map_stream_7&apos; with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:670:28)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating fifo (hls::stream) variable &apos;in_channel_map_stream_8&apos; with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:670:28)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating fifo (hls::stream) variable &apos;in_channel_map_stream_9&apos; with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:670:28)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating fifo (hls::stream) variable &apos;in_channel_map_stream_10&apos; with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:670:28)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating fifo (hls::stream) variable &apos;in_channel_map_stream_11&apos; with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:670:28)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating fifo (hls::stream) variable &apos;in_channel_map_stream_12&apos; with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:670:28)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating fifo (hls::stream) variable &apos;in_channel_map_stream_13&apos; with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:670:28)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating fifo (hls::stream) variable &apos;in_channel_map_stream_14&apos; with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:670:28)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating fifo (hls::stream) variable &apos;in_channel_map_stream_15&apos; with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:670:28)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating fifo (hls::stream) variable &apos;in_channel_map_stream_16&apos; with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:670:28)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating fifo (hls::stream) variable &apos;in_channel_map_stream_17&apos; with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:670:28)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating fifo (hls::stream) variable &apos;in_channel_map_stream_18&apos; with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:670:28)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating fifo (hls::stream) variable &apos;in_channel_map_stream_19&apos; with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:670:28)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating fifo (hls::stream) variable &apos;in_channel_map_stream_20&apos; with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:670:28)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating fifo (hls::stream) variable &apos;in_channel_map_stream_21&apos; with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:670:28)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating fifo (hls::stream) variable &apos;in_channel_map_stream_22&apos; with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:670:28)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating fifo (hls::stream) variable &apos;in_channel_map_stream_23&apos; with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:670:28)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating fifo (hls::stream) variable &apos;in_channel_map_stream_24&apos; with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:670:28)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating fifo (hls::stream) variable &apos;in_channel_map_stream_25&apos; with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:670:28)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating fifo (hls::stream) variable &apos;in_channel_map_stream_26&apos; with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:670:28)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating fifo (hls::stream) variable &apos;in_channel_map_stream_27&apos; with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:670:28)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating fifo (hls::stream) variable &apos;in_channel_map_stream_28&apos; with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:670:28)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating fifo (hls::stream) variable &apos;in_channel_map_stream_29&apos; with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:670:28)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating fifo (hls::stream) variable &apos;in_channel_map_stream_30&apos; with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:670:28)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating fifo (hls::stream) variable &apos;in_channel_map_stream_31&apos; with compact=bit mode in 32-bits (forward_prop/src/forward_prop.cpp:670:28)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=cyclic factor=8 dim=1&apos; for array &apos;dense_weights&apos; due to pipeline pragma (forward_prop/src/forward_prop.cpp:433:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=cyclic factor=3 dim=1&apos; for array &apos;softmax_weights&apos; due to pipeline pragma (forward_prop/src/forward_prop.cpp:470:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;dense_weights&apos;: Cyclic partitioning with factor 8 on dimension 1. (forward_prop/src/forward_prop.cpp:585:8)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;softmax_weights&apos;: Cyclic partitioning with factor 3 on dimension 1. (forward_prop/src/forward_prop.cpp:588:8)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 18 and bit width 512 has been inferred on bundle &apos;gmem&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (forward_prop/src/forward_prop.cpp:22:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 2 and bit width 512 has been inferred on bundle &apos;gmem&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (forward_prop/src/forward_prop.cpp:25:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 1152 and bit width 512 has been inferred on bundle &apos;gmem&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (forward_prop/src/forward_prop.cpp:28:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 4 and bit width 512 has been inferred on bundle &apos;gmem&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (forward_prop/src/forward_prop.cpp:32:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 25088 and bit width 512 has been inferred on bundle &apos;gmem&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (forward_prop/src/forward_prop.cpp:35:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 8 and bit width 512 has been inferred on bundle &apos;gmem&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (forward_prop/src/forward_prop.cpp:38:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 80 and bit width 512 has been inferred on bundle &apos;gmem&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (forward_prop/src/forward_prop.cpp:41:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst writes of length 1568 and bit width 512 has been inferred on bundle &apos;gmem&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (forward_prop/src/forward_prop.cpp:518:20)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst writes of length 392 and bit width 512 has been inferred on bundle &apos;gmem&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (forward_prop/src/forward_prop.cpp:521:20)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst writes of length 784 and bit width 512 has been inferred on bundle &apos;gmem&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (forward_prop/src/forward_prop.cpp:524:20)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst writes of length 196 and bit width 512 has been inferred on bundle &apos;gmem&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (forward_prop/src/forward_prop.cpp:527:20)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst writes of length 8 and bit width 512 has been inferred on bundle &apos;gmem&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (forward_prop/src/forward_prop.cpp:530:20)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.unpack.none.f32.i32&apos; into &apos;void create_window_stream_conv2d_1c&lt;float, 28u, 28u, 3u, 3u&gt;(hls::stream&lt;hls::axis&lt;float, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, hls::stream&lt;window&lt;float, 3u, 3u&gt;, 0&gt;&amp;) (.1)&apos; (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_axi_sdata.h:293:5)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.pack.bits.i288.s_struct.window&lt;float, 3, 3&gt;s.1&apos; into &apos;void create_window_stream_conv2d_1c&lt;float, 28u, 28u, 3u, 3u&gt;(hls::stream&lt;hls::axis&lt;float, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, hls::stream&lt;window&lt;float, 3u, 3u&gt;, 0&gt;&amp;) (.1)&apos; (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.pack.none.i288.s_struct.window&lt;float, 3, 3&gt;s&apos; into &apos;void create_window_stream_conv2d_1c&lt;float, 28u, 28u, 3u, 3u&gt;(hls::stream&lt;hls::axis&lt;float, 0ul, 0ul, 0ul&gt;, 0&gt;&amp;, hls::stream&lt;window&lt;float, 3u, 3u&gt;, 0&gt;&amp;) (.1)&apos; (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.pack.none.i288.a3a3f32&apos; into &apos;_llvm.fpga.unpack.bits.s_struct.window&lt;float, 3, 3&gt;s.i288.1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.unpack.bits.s_struct.window&lt;float, 3, 3&gt;s.i288.1&apos; into &apos;void pad_windows_1c&lt;float, 28u, 28u, 3u, 3u, 32u&gt;(hls::stream&lt;window&lt;float, 3u, 3u&gt;, 0&gt;&amp;, hls::stream&lt;window&lt;float, 3u, 3u&gt;, 0&gt;&amp;) (.1)&apos; (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.pack.bits.i288.s_struct.window&lt;float, 3, 3&gt;s.1&apos; into &apos;void pad_windows_1c&lt;float, 28u, 28u, 3u, 3u, 32u&gt;(hls::stream&lt;window&lt;float, 3u, 3u&gt;, 0&gt;&amp;, hls::stream&lt;window&lt;float, 3u, 3u&gt;, 0&gt;&amp;) (.1)&apos; (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.pack.none.i288.s_struct.window&lt;float, 3, 3&gt;s&apos; into &apos;void pad_windows_1c&lt;float, 28u, 28u, 3u, 3u, 32u&gt;(hls::stream&lt;window&lt;float, 3u, 3u&gt;, 0&gt;&amp;, hls::stream&lt;window&lt;float, 3u, 3u&gt;, 0&gt;&amp;) (.1)&apos; (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.unpack.bits.s_struct.window&lt;float, 3, 3&gt;s.i288.1&apos; into &apos;void conv2d_sum_1c&lt;float, 28u, 28u, 3u, 3u, 32u&gt;(hls::stream&lt;window&lt;float, 3u, 3u&gt;, 0&gt;&amp;, float*, float*, hls::stream&lt;float, 0&gt;&amp;) (.1)&apos; (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.pack.none.i128.s_struct.window&lt;float, 2, 2&gt;s&apos; into &apos;void create_window_stream_maxp2d&lt;28u, 28u, 32u, 2u, 2u&gt;(hls::stream&lt;float, 0&gt;&amp;, hls::stream&lt;window&lt;float, 2u, 2u&gt;, 0&gt;&amp;) (.1)&apos; (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.pack.bits.i128.s_struct.window&lt;float, 2, 2&gt;s.1&apos; into &apos;void create_window_stream_maxp2d&lt;28u, 28u, 32u, 2u, 2u&gt;(hls::stream&lt;float, 0&gt;&amp;, hls::stream&lt;window&lt;float, 2u, 2u&gt;, 0&gt;&amp;) (.1)&apos; (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.pack.none.i128.a2a2f32&apos; into &apos;_llvm.fpga.unpack.bits.s_struct.window&lt;float, 2, 2&gt;s.i128.1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.unpack.bits.s_struct.window&lt;float, 2, 2&gt;s.i128.1&apos; into &apos;void maxp2d&lt;6272u, 2u, 2u&gt;(hls::stream&lt;window&lt;float, 2u, 2u&gt;, 0&gt;&amp;, hls::stream&lt;float, 0&gt;&amp;, hls::stream&lt;window&lt;bool, 2u, 2u&gt;, 0&gt;&amp;, hls::stream&lt;float, 0&gt;&amp;) (.1)&apos; (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.pack.bits.i4.s_struct.window&lt;bool, 2, 2&gt;s.1&apos; into &apos;void maxp2d&lt;6272u, 2u, 2u&gt;(hls::stream&lt;window&lt;float, 2u, 2u&gt;, 0&gt;&amp;, hls::stream&lt;float, 0&gt;&amp;, hls::stream&lt;window&lt;bool, 2u, 2u&gt;, 0&gt;&amp;, hls::stream&lt;float, 0&gt;&amp;) (.1)&apos; (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.pack.none.i32.s_struct.window&lt;bool, 2, 2&gt;s&apos; into &apos;void maxp2d&lt;6272u, 2u, 2u&gt;(hls::stream&lt;window&lt;float, 2u, 2u&gt;, 0&gt;&amp;, hls::stream&lt;float, 0&gt;&amp;, hls::stream&lt;window&lt;bool, 2u, 2u&gt;, 0&gt;&amp;, hls::stream&lt;float, 0&gt;&amp;) (.1)&apos; (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.pack.none.i288.s_struct.window&lt;float, 3, 3&gt;s&apos; into &apos;void create_window_stream_conv2d_mc&lt;float, 14u, 14u, 32u, 3u, 3u&gt;(hls::stream&lt;float, 0&gt;&amp;, hls::stream&lt;window&lt;float, 3u, 3u&gt;, 0&gt;&amp;) (.1)&apos; (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.pack.bits.i288.s_struct.window&lt;float, 3, 3&gt;s.1&apos; into &apos;void create_window_stream_conv2d_mc&lt;float, 14u, 14u, 32u, 3u, 3u&gt;(hls::stream&lt;float, 0&gt;&amp;, hls::stream&lt;window&lt;float, 3u, 3u&gt;, 0&gt;&amp;) (.1)&apos; (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.unpack.bits.s_struct.window&lt;float, 3, 3&gt;s.i288.1&apos; into &apos;void pad_windows_mc&lt;float, 14u, 14u, 32u, 3u, 3u, 64u&gt;(hls::stream&lt;window&lt;float, 3u, 3u&gt;, 0&gt;&amp;, hls::stream&lt;window&lt;float, 3u, 3u&gt;, 0&gt;*) (.1)&apos; (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.pack.bits.i288.s_struct.window&lt;float, 3, 3&gt;s.1&apos; into &apos;void pad_windows_mc&lt;float, 14u, 14u, 32u, 3u, 3u, 64u&gt;(hls::stream&lt;window&lt;float, 3u, 3u&gt;, 0&gt;&amp;, hls::stream&lt;window&lt;float, 3u, 3u&gt;, 0&gt;*) (.1)&apos; (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.pack.none.i288.s_struct.window&lt;float, 3, 3&gt;s&apos; into &apos;void pad_windows_mc&lt;float, 14u, 14u, 32u, 3u, 3u, 64u&gt;(hls::stream&lt;window&lt;float, 3u, 3u&gt;, 0&gt;&amp;, hls::stream&lt;window&lt;float, 3u, 3u&gt;, 0&gt;*) (.1)&apos; (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.unpack.bits.s_struct.window&lt;float, 3, 3&gt;s.i288.1&apos; into &apos;void conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;(hls::stream&lt;window&lt;float, 3u, 3u&gt;, 0&gt;&amp;, float*, hls::stream&lt;float, 0&gt;&amp;) (.9.1)&apos; (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.pack.bits.i32.f32&apos; into &apos;void conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;(hls::stream&lt;window&lt;float, 3u, 3u&gt;, 0&gt;&amp;, float*, hls::stream&lt;float, 0&gt;&amp;) (.9.1)&apos; (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.unpack.bits.s_struct.window&lt;float, 3, 3&gt;s.i288.1&apos; into &apos;void conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;(hls::stream&lt;window&lt;float, 3u, 3u&gt;, 0&gt;&amp;, float*, hls::stream&lt;float, 0&gt;&amp;) (.10.1)&apos; (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.pack.bits.i32.f32&apos; into &apos;void conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;(hls::stream&lt;window&lt;float, 3u, 3u&gt;, 0&gt;&amp;, float*, hls::stream&lt;float, 0&gt;&amp;) (.10.1)&apos; (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.unpack.bits.s_struct.window&lt;float, 3, 3&gt;s.i288.1&apos; into &apos;void conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;(hls::stream&lt;window&lt;float, 3u, 3u&gt;, 0&gt;&amp;, float*, hls::stream&lt;float, 0&gt;&amp;) (.11.1)&apos; (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.pack.bits.i32.f32&apos; into &apos;void conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;(hls::stream&lt;window&lt;float, 3u, 3u&gt;, 0&gt;&amp;, float*, hls::stream&lt;float, 0&gt;&amp;) (.11.1)&apos; (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.unpack.bits.s_struct.window&lt;float, 3, 3&gt;s.i288.1&apos; into &apos;void conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;(hls::stream&lt;window&lt;float, 3u, 3u&gt;, 0&gt;&amp;, float*, hls::stream&lt;float, 0&gt;&amp;) (.12.1)&apos; (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.pack.bits.i32.f32&apos; into &apos;void conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;(hls::stream&lt;window&lt;float, 3u, 3u&gt;, 0&gt;&amp;, float*, hls::stream&lt;float, 0&gt;&amp;) (.12.1)&apos; (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.unpack.bits.s_struct.window&lt;float, 3, 3&gt;s.i288.1&apos; into &apos;void conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;(hls::stream&lt;window&lt;float, 3u, 3u&gt;, 0&gt;&amp;, float*, hls::stream&lt;float, 0&gt;&amp;) (.13.1)&apos; (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.pack.bits.i32.f32&apos; into &apos;void conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;(hls::stream&lt;window&lt;float, 3u, 3u&gt;, 0&gt;&amp;, float*, hls::stream&lt;float, 0&gt;&amp;) (.13.1)&apos; (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.unpack.bits.s_struct.window&lt;float, 3, 3&gt;s.i288.1&apos; into &apos;void conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;(hls::stream&lt;window&lt;float, 3u, 3u&gt;, 0&gt;&amp;, float*, hls::stream&lt;float, 0&gt;&amp;) (.14.1)&apos; (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.pack.bits.i32.f32&apos; into &apos;void conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;(hls::stream&lt;window&lt;float, 3u, 3u&gt;, 0&gt;&amp;, float*, hls::stream&lt;float, 0&gt;&amp;) (.14.1)&apos; (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.unpack.bits.s_struct.window&lt;float, 3, 3&gt;s.i288.1&apos; into &apos;void conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;(hls::stream&lt;window&lt;float, 3u, 3u&gt;, 0&gt;&amp;, float*, hls::stream&lt;float, 0&gt;&amp;) (.15.1)&apos; (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.pack.bits.i32.f32&apos; into &apos;void conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;(hls::stream&lt;window&lt;float, 3u, 3u&gt;, 0&gt;&amp;, float*, hls::stream&lt;float, 0&gt;&amp;) (.15.1)&apos; (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.unpack.bits.s_struct.window&lt;float, 3, 3&gt;s.i288.1&apos; into &apos;void conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;(hls::stream&lt;window&lt;float, 3u, 3u&gt;, 0&gt;&amp;, float*, hls::stream&lt;float, 0&gt;&amp;) (.16.1)&apos; (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.pack.bits.i32.f32&apos; into &apos;void conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;(hls::stream&lt;window&lt;float, 3u, 3u&gt;, 0&gt;&amp;, float*, hls::stream&lt;float, 0&gt;&amp;) (.16.1)&apos; (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.unpack.bits.s_struct.window&lt;float, 3, 3&gt;s.i288.1&apos; into &apos;void conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;(hls::stream&lt;window&lt;float, 3u, 3u&gt;, 0&gt;&amp;, float*, hls::stream&lt;float, 0&gt;&amp;) (.17.1)&apos; (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.pack.bits.i32.f32&apos; into &apos;void conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;(hls::stream&lt;window&lt;float, 3u, 3u&gt;, 0&gt;&amp;, float*, hls::stream&lt;float, 0&gt;&amp;) (.17.1)&apos; (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.unpack.bits.s_struct.window&lt;float, 3, 3&gt;s.i288.1&apos; into &apos;void conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;(hls::stream&lt;window&lt;float, 3u, 3u&gt;, 0&gt;&amp;, float*, hls::stream&lt;float, 0&gt;&amp;) (.18.1)&apos; (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.pack.bits.i32.f32&apos; into &apos;void conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;(hls::stream&lt;window&lt;float, 3u, 3u&gt;, 0&gt;&amp;, float*, hls::stream&lt;float, 0&gt;&amp;) (.18.1)&apos; (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.unpack.bits.s_struct.window&lt;float, 3, 3&gt;s.i288.1&apos; into &apos;void conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;(hls::stream&lt;window&lt;float, 3u, 3u&gt;, 0&gt;&amp;, float*, hls::stream&lt;float, 0&gt;&amp;) (.19.1)&apos; (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.pack.bits.i32.f32&apos; into &apos;void conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;(hls::stream&lt;window&lt;float, 3u, 3u&gt;, 0&gt;&amp;, float*, hls::stream&lt;float, 0&gt;&amp;) (.19.1)&apos; (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.unpack.bits.s_struct.window&lt;float, 3, 3&gt;s.i288.1&apos; into &apos;void conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;(hls::stream&lt;window&lt;float, 3u, 3u&gt;, 0&gt;&amp;, float*, hls::stream&lt;float, 0&gt;&amp;) (.20.1)&apos; (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.pack.bits.i32.f32&apos; into &apos;void conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;(hls::stream&lt;window&lt;float, 3u, 3u&gt;, 0&gt;&amp;, float*, hls::stream&lt;float, 0&gt;&amp;) (.20.1)&apos; (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.unpack.bits.s_struct.window&lt;float, 3, 3&gt;s.i288.1&apos; into &apos;void conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;(hls::stream&lt;window&lt;float, 3u, 3u&gt;, 0&gt;&amp;, float*, hls::stream&lt;float, 0&gt;&amp;) (.21.1)&apos; (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.pack.bits.i32.f32&apos; into &apos;void conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;(hls::stream&lt;window&lt;float, 3u, 3u&gt;, 0&gt;&amp;, float*, hls::stream&lt;float, 0&gt;&amp;) (.21.1)&apos; (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.unpack.bits.s_struct.window&lt;float, 3, 3&gt;s.i288.1&apos; into &apos;void conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;(hls::stream&lt;window&lt;float, 3u, 3u&gt;, 0&gt;&amp;, float*, hls::stream&lt;float, 0&gt;&amp;) (.22.1)&apos; (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.pack.bits.i32.f32&apos; into &apos;void conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;(hls::stream&lt;window&lt;float, 3u, 3u&gt;, 0&gt;&amp;, float*, hls::stream&lt;float, 0&gt;&amp;) (.22.1)&apos; (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.unpack.bits.s_struct.window&lt;float, 3, 3&gt;s.i288.1&apos; into &apos;void conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;(hls::stream&lt;window&lt;float, 3u, 3u&gt;, 0&gt;&amp;, float*, hls::stream&lt;float, 0&gt;&amp;) (.23.1)&apos; (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.pack.bits.i32.f32&apos; into &apos;void conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;(hls::stream&lt;window&lt;float, 3u, 3u&gt;, 0&gt;&amp;, float*, hls::stream&lt;float, 0&gt;&amp;) (.23.1)&apos; (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.unpack.bits.s_struct.window&lt;float, 3, 3&gt;s.i288.1&apos; into &apos;void conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;(hls::stream&lt;window&lt;float, 3u, 3u&gt;, 0&gt;&amp;, float*, hls::stream&lt;float, 0&gt;&amp;) (.24.1)&apos; (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.pack.bits.i32.f32&apos; into &apos;void conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;(hls::stream&lt;window&lt;float, 3u, 3u&gt;, 0&gt;&amp;, float*, hls::stream&lt;float, 0&gt;&amp;) (.24.1)&apos; (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.unpack.bits.s_struct.window&lt;float, 3, 3&gt;s.i288.1&apos; into &apos;void conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;(hls::stream&lt;window&lt;float, 3u, 3u&gt;, 0&gt;&amp;, float*, hls::stream&lt;float, 0&gt;&amp;) (.25.1)&apos; (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.pack.bits.i32.f32&apos; into &apos;void conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;(hls::stream&lt;window&lt;float, 3u, 3u&gt;, 0&gt;&amp;, float*, hls::stream&lt;float, 0&gt;&amp;) (.25.1)&apos; (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.unpack.bits.s_struct.window&lt;float, 3, 3&gt;s.i288.1&apos; into &apos;void conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;(hls::stream&lt;window&lt;float, 3u, 3u&gt;, 0&gt;&amp;, float*, hls::stream&lt;float, 0&gt;&amp;) (.26.1)&apos; (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.pack.bits.i32.f32&apos; into &apos;void conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;(hls::stream&lt;window&lt;float, 3u, 3u&gt;, 0&gt;&amp;, float*, hls::stream&lt;float, 0&gt;&amp;) (.26.1)&apos; (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.unpack.bits.s_struct.window&lt;float, 3, 3&gt;s.i288.1&apos; into &apos;void conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;(hls::stream&lt;window&lt;float, 3u, 3u&gt;, 0&gt;&amp;, float*, hls::stream&lt;float, 0&gt;&amp;) (.27.1)&apos; (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.pack.bits.i32.f32&apos; into &apos;void conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;(hls::stream&lt;window&lt;float, 3u, 3u&gt;, 0&gt;&amp;, float*, hls::stream&lt;float, 0&gt;&amp;) (.27.1)&apos; (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.unpack.bits.s_struct.window&lt;float, 3, 3&gt;s.i288.1&apos; into &apos;void conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;(hls::stream&lt;window&lt;float, 3u, 3u&gt;, 0&gt;&amp;, float*, hls::stream&lt;float, 0&gt;&amp;) (.28.1)&apos; (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.pack.bits.i32.f32&apos; into &apos;void conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;(hls::stream&lt;window&lt;float, 3u, 3u&gt;, 0&gt;&amp;, float*, hls::stream&lt;float, 0&gt;&amp;) (.28.1)&apos; (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.unpack.bits.s_struct.window&lt;float, 3, 3&gt;s.i288.1&apos; into &apos;void conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;(hls::stream&lt;window&lt;float, 3u, 3u&gt;, 0&gt;&amp;, float*, hls::stream&lt;float, 0&gt;&amp;) (.29.1)&apos; (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.pack.bits.i32.f32&apos; into &apos;void conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;(hls::stream&lt;window&lt;float, 3u, 3u&gt;, 0&gt;&amp;, float*, hls::stream&lt;float, 0&gt;&amp;) (.29.1)&apos; (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.unpack.bits.s_struct.window&lt;float, 3, 3&gt;s.i288.1&apos; into &apos;void conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;(hls::stream&lt;window&lt;float, 3u, 3u&gt;, 0&gt;&amp;, float*, hls::stream&lt;float, 0&gt;&amp;) (.30.1)&apos; (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.pack.bits.i32.f32&apos; into &apos;void conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;(hls::stream&lt;window&lt;float, 3u, 3u&gt;, 0&gt;&amp;, float*, hls::stream&lt;float, 0&gt;&amp;) (.30.1)&apos; (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.unpack.bits.s_struct.window&lt;float, 3, 3&gt;s.i288.1&apos; into &apos;void conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;(hls::stream&lt;window&lt;float, 3u, 3u&gt;, 0&gt;&amp;, float*, hls::stream&lt;float, 0&gt;&amp;) (.31.1)&apos; (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.pack.bits.i32.f32&apos; into &apos;void conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;(hls::stream&lt;window&lt;float, 3u, 3u&gt;, 0&gt;&amp;, float*, hls::stream&lt;float, 0&gt;&amp;) (.31.1)&apos; (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.unpack.bits.s_struct.window&lt;float, 3, 3&gt;s.i288.1&apos; into &apos;void conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;(hls::stream&lt;window&lt;float, 3u, 3u&gt;, 0&gt;&amp;, float*, hls::stream&lt;float, 0&gt;&amp;) (.32.1)&apos; (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.pack.bits.i32.f32&apos; into &apos;void conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;(hls::stream&lt;window&lt;float, 3u, 3u&gt;, 0&gt;&amp;, float*, hls::stream&lt;float, 0&gt;&amp;) (.32.1)&apos; (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.unpack.bits.s_struct.window&lt;float, 3, 3&gt;s.i288.1&apos; into &apos;void conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;(hls::stream&lt;window&lt;float, 3u, 3u&gt;, 0&gt;&amp;, float*, hls::stream&lt;float, 0&gt;&amp;) (.33.1)&apos; (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.pack.bits.i32.f32&apos; into &apos;void conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;(hls::stream&lt;window&lt;float, 3u, 3u&gt;, 0&gt;&amp;, float*, hls::stream&lt;float, 0&gt;&amp;) (.33.1)&apos; (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.unpack.bits.s_struct.window&lt;float, 3, 3&gt;s.i288.1&apos; into &apos;void conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;(hls::stream&lt;window&lt;float, 3u, 3u&gt;, 0&gt;&amp;, float*, hls::stream&lt;float, 0&gt;&amp;) (.34.1)&apos; (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.pack.bits.i32.f32&apos; into &apos;void conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;(hls::stream&lt;window&lt;float, 3u, 3u&gt;, 0&gt;&amp;, float*, hls::stream&lt;float, 0&gt;&amp;) (.34.1)&apos; (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.unpack.bits.s_struct.window&lt;float, 3, 3&gt;s.i288.1&apos; into &apos;void conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;(hls::stream&lt;window&lt;float, 3u, 3u&gt;, 0&gt;&amp;, float*, hls::stream&lt;float, 0&gt;&amp;) (.35.1)&apos; (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.pack.bits.i32.f32&apos; into &apos;void conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;(hls::stream&lt;window&lt;float, 3u, 3u&gt;, 0&gt;&amp;, float*, hls::stream&lt;float, 0&gt;&amp;) (.35.1)&apos; (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.unpack.bits.s_struct.window&lt;float, 3, 3&gt;s.i288.1&apos; into &apos;void conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;(hls::stream&lt;window&lt;float, 3u, 3u&gt;, 0&gt;&amp;, float*, hls::stream&lt;float, 0&gt;&amp;) (.36.1)&apos; (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.pack.bits.i32.f32&apos; into &apos;void conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;(hls::stream&lt;window&lt;float, 3u, 3u&gt;, 0&gt;&amp;, float*, hls::stream&lt;float, 0&gt;&amp;) (.36.1)&apos; (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.unpack.bits.s_struct.window&lt;float, 3, 3&gt;s.i288.1&apos; into &apos;void conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;(hls::stream&lt;window&lt;float, 3u, 3u&gt;, 0&gt;&amp;, float*, hls::stream&lt;float, 0&gt;&amp;) (.37.1)&apos; (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.pack.bits.i32.f32&apos; into &apos;void conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;(hls::stream&lt;window&lt;float, 3u, 3u&gt;, 0&gt;&amp;, float*, hls::stream&lt;float, 0&gt;&amp;) (.37.1)&apos; (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.unpack.bits.s_struct.window&lt;float, 3, 3&gt;s.i288.1&apos; into &apos;void conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;(hls::stream&lt;window&lt;float, 3u, 3u&gt;, 0&gt;&amp;, float*, hls::stream&lt;float, 0&gt;&amp;) (.38.1)&apos; (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.pack.bits.i32.f32&apos; into &apos;void conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;(hls::stream&lt;window&lt;float, 3u, 3u&gt;, 0&gt;&amp;, float*, hls::stream&lt;float, 0&gt;&amp;) (.38.1)&apos; (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.unpack.bits.s_struct.window&lt;float, 3, 3&gt;s.i288.1&apos; into &apos;void conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;(hls::stream&lt;window&lt;float, 3u, 3u&gt;, 0&gt;&amp;, float*, hls::stream&lt;float, 0&gt;&amp;) (.39.1)&apos; (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.pack.bits.i32.f32&apos; into &apos;void conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;(hls::stream&lt;window&lt;float, 3u, 3u&gt;, 0&gt;&amp;, float*, hls::stream&lt;float, 0&gt;&amp;) (.39.1)&apos; (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.unpack.bits.s_struct.window&lt;float, 3, 3&gt;s.i288.1&apos; into &apos;void conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;(hls::stream&lt;window&lt;float, 3u, 3u&gt;, 0&gt;&amp;, float*, hls::stream&lt;float, 0&gt;&amp;) (.1)&apos; (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.pack.bits.i32.f32&apos; into &apos;void conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;(hls::stream&lt;window&lt;float, 3u, 3u&gt;, 0&gt;&amp;, float*, hls::stream&lt;float, 0&gt;&amp;) (.1)&apos; (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.unpack.bits.f32.i32&apos; into &apos;void conv2d_aggregate_channels&lt;14u, 14u, 32u, 64u&gt;(float*, hls::stream&lt;float, 0&gt;*, hls::stream&lt;float, 0&gt;&amp;, hls::stream&lt;bool, 0&gt;&amp;, hls::stream&lt;float, 0&gt;&amp;) (.1)&apos; (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.pack.none.i128.s_struct.window&lt;float, 2, 2&gt;s&apos; into &apos;void create_window_stream_maxp2d&lt;14u, 14u, 64u, 2u, 2u&gt;(hls::stream&lt;float, 0&gt;&amp;, hls::stream&lt;window&lt;float, 2u, 2u&gt;, 0&gt;&amp;) (.1)&apos; (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.pack.bits.i128.s_struct.window&lt;float, 2, 2&gt;s.1&apos; into &apos;void create_window_stream_maxp2d&lt;14u, 14u, 64u, 2u, 2u&gt;(hls::stream&lt;float, 0&gt;&amp;, hls::stream&lt;window&lt;float, 2u, 2u&gt;, 0&gt;&amp;) (.1)&apos; (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.unpack.bits.s_struct.window&lt;float, 2, 2&gt;s.i128.1&apos; into &apos;void maxp2d&lt;3136u, 2u, 2u&gt;(hls::stream&lt;window&lt;float, 2u, 2u&gt;, 0&gt;&amp;, hls::stream&lt;float, 0&gt;&amp;, hls::stream&lt;window&lt;bool, 2u, 2u&gt;, 0&gt;&amp;, hls::stream&lt;float, 0&gt;&amp;) (.1)&apos; (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.pack.bits.i4.s_struct.window&lt;bool, 2, 2&gt;s.1&apos; into &apos;void maxp2d&lt;3136u, 2u, 2u&gt;(hls::stream&lt;window&lt;float, 2u, 2u&gt;, 0&gt;&amp;, hls::stream&lt;float, 0&gt;&amp;, hls::stream&lt;window&lt;bool, 2u, 2u&gt;, 0&gt;&amp;, hls::stream&lt;float, 0&gt;&amp;) (.1)&apos; (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.pack.none.i32.s_struct.window&lt;bool, 2, 2&gt;s&apos; into &apos;void maxp2d&lt;3136u, 2u, 2u&gt;(hls::stream&lt;window&lt;float, 2u, 2u&gt;, 0&gt;&amp;, hls::stream&lt;float, 0&gt;&amp;, hls::stream&lt;window&lt;bool, 2u, 2u&gt;, 0&gt;&amp;, hls::stream&lt;float, 0&gt;&amp;) (.1)&apos; (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Compiling Optimization and Transform: CPU user time: 33.86 seconds. CPU system time: 1.23 seconds. Elapsed time: 35.38 seconds; current allocated memory: 258.070 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 258.070 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1467" tag="" content="Starting code transformations ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Standard Transforms: CPU user time: 13.41 seconds. CPU system time: 0.07 seconds. Elapsed time: 13.56 seconds; current allocated memory: 349.430 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1472" tag="" content="Checking synthesizability ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Synthesizability: CPU user time: 10.71 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.73 seconds; current allocated memory: 442.523 MB." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_518_1&apos; (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function &apos;write_gmem&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_521_2&apos; (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function &apos;write_gmem&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_524_3&apos; (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function &apos;write_gmem&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_527_4&apos; (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function &apos;write_gmem&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_530_5&apos; (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function &apos;write_gmem&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_533_6&apos; (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function &apos;write_gmem&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_537_7&apos; (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function &apos;write_gmem&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_540_8&apos; (forward_prop/src/forward_prop.cpp:540) in function &apos;write_gmem&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_543_9&apos; (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function &apos;write_gmem&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_546_10&apos; (forward_prop/src/forward_prop.cpp:546) in function &apos;write_gmem&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_549_11&apos; (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function &apos;write_gmem&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_463_1&apos; (forward_prop/src/forward_prop.cpp:460) in function &apos;softmax&lt;10u, 128u&gt;&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;feature_map&apos; (forward_prop/src/forward_prop.cpp:489) in function &apos;softmax&lt;10u, 128u&gt;&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_22_1&apos; (forward_prop/src/forward_prop.cpp:22) in function &apos;save_variables_locally&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_25_2&apos; (forward_prop/src/forward_prop.cpp:25) in function &apos;save_variables_locally&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_29_4&apos; (forward_prop/src/forward_prop.cpp:29) in function &apos;save_variables_locally&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_32_5&apos; (forward_prop/src/forward_prop.cpp:32) in function &apos;save_variables_locally&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_35_6&apos; (forward_prop/src/forward_prop.cpp:35) in function &apos;save_variables_locally&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_38_7&apos; (forward_prop/src/forward_prop.cpp:38) in function &apos;save_variables_locally&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_41_8&apos; (forward_prop/src/forward_prop.cpp:41) in function &apos;save_variables_locally&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_44_9&apos; (forward_prop/src/forward_prop.cpp:44) in function &apos;save_variables_locally&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;in_c&apos; (forward_prop/src/forward_prop.cpp:250) in function &apos;pad_windows_mc&lt;float, 14u, 14u, 32u, 3u, 3u, 64u&gt;&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;in_x&apos; (forward_prop/src/forward_prop.cpp:114) in function &apos;pad_windows_1c&lt;float, 28u, 28u, 3u, 3u, 32u&gt;&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;init_sums&apos; (forward_prop/src/forward_prop.cpp:425) in function &apos;dense&lt;128u, 3136u&gt;&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_353_2&apos; (forward_prop/src/forward_prop.cpp:355) in function &apos;create_window_stream_maxp2d&lt;28u, 28u, 32u, 2u, 2u&gt;&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_353_2&apos; (forward_prop/src/forward_prop.cpp:355) in function &apos;create_window_stream_maxp2d&lt;14u, 14u, 64u, 2u, 2u&gt;&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;channel&apos; (forward_prop/src/forward_prop.cpp:205) in function &apos;create_window_stream_conv2d_mc&lt;float, 14u, 14u, 32u, 3u, 3u&gt;&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;pixel&apos; (forward_prop/src/forward_prop.cpp:67) in function &apos;create_window_stream_conv2d_1c&lt;float, 28u, 28u, 3u, 3u&gt;&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;filter&apos; (forward_prop/src/forward_prop.cpp:324) in function &apos;conv2d_aggregate_channels&lt;14u, 14u, 32u, 64u&gt;&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;filter&apos; (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function &apos;conv2d_activate_1c&lt;28u, 28u, 3u, 3u, 32u&gt;&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-502]" key="XFORM_AUTO_UNROLL_STATUS_246" tag="" content="Unrolling all sub-loops inside loop &apos;in_c&apos; (forward_prop/src/forward_prop.cpp:250) in function &apos;pad_windows_mc&lt;float, 14u, 14u, 32u, 3u, 3u, 64u&gt;&apos; for pipelining." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-502]" key="XFORM_AUTO_UNROLL_STATUS_246" tag="" content="Unrolling all sub-loops inside loop &apos;in_x&apos; (forward_prop/src/forward_prop.cpp:114) in function &apos;pad_windows_1c&lt;float, 28u, 28u, 3u, 3u, 32u&gt;&apos; for pipelining." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-502]" key="XFORM_AUTO_UNROLL_STATUS_246" tag="" content="Unrolling all sub-loops inside loop &apos;VITIS_LOOP_353_2&apos; (forward_prop/src/forward_prop.cpp:355) in function &apos;create_window_stream_maxp2d&lt;28u, 28u, 32u, 2u, 2u&gt;&apos; for pipelining." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-502]" key="XFORM_AUTO_UNROLL_STATUS_246" tag="" content="Unrolling all sub-loops inside loop &apos;VITIS_LOOP_353_2&apos; (forward_prop/src/forward_prop.cpp:355) in function &apos;create_window_stream_maxp2d&lt;14u, 14u, 64u, 2u, 2u&gt;&apos; for pipelining." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-502]" key="XFORM_AUTO_UNROLL_STATUS_246" tag="" content="Unrolling all sub-loops inside loop &apos;channel&apos; (forward_prop/src/forward_prop.cpp:205) in function &apos;create_window_stream_conv2d_mc&lt;float, 14u, 14u, 32u, 3u, 3u&gt;&apos; for pipelining." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-502]" key="XFORM_AUTO_UNROLL_STATUS_246" tag="" content="Unrolling all sub-loops inside loop &apos;pixel&apos; (forward_prop/src/forward_prop.cpp:67) in function &apos;create_window_stream_conv2d_1c&lt;float, 28u, 28u, 3u, 3u&gt;&apos; for pipelining." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-502]" key="XFORM_AUTO_UNROLL_STATUS_246" tag="" content="Unrolling all sub-loops inside loop &apos;filter&apos; (forward_prop/src/forward_prop.cpp:324) in function &apos;conv2d_aggregate_channels&lt;14u, 14u, 32u, 64u&gt;&apos; for pipelining." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-489]" key="HLS 200-489" tag="" content="Unrolling loop &apos;filt_y&apos; (forward_prop/src/forward_prop.cpp:252) in function &apos;pad_windows_mc&lt;float, 14u, 14u, 32u, 3u, 3u, 64u&gt;&apos; completely with a factor of 3." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-489]" key="HLS 200-489" tag="" content="Unrolling loop &apos;filt_x&apos; (forward_prop/src/forward_prop.cpp:253) in function &apos;pad_windows_mc&lt;float, 14u, 14u, 32u, 3u, 3u, 64u&gt;&apos; completely with a factor of 3." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-489]" key="HLS 200-489" tag="" content="Unrolling loop &apos;filt_y&apos; (forward_prop/src/forward_prop.cpp:116) in function &apos;pad_windows_1c&lt;float, 28u, 28u, 3u, 3u, 32u&gt;&apos; completely with a factor of 3." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-489]" key="HLS 200-489" tag="" content="Unrolling loop &apos;filt_x&apos; (forward_prop/src/forward_prop.cpp:117) in function &apos;pad_windows_1c&lt;float, 28u, 28u, 3u, 3u, 32u&gt;&apos; completely with a factor of 3." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-489]" key="HLS 200-489" tag="" content="Unrolling loop &apos;VITIS_LOOP_360_3&apos; (forward_prop/src/forward_prop.cpp:360) in function &apos;create_window_stream_maxp2d&lt;28u, 28u, 32u, 2u, 2u&gt;&apos; completely with a factor of 2." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-489]" key="HLS 200-489" tag="" content="Unrolling loop &apos;VITIS_LOOP_361_4&apos; (forward_prop/src/forward_prop.cpp:363) in function &apos;create_window_stream_maxp2d&lt;28u, 28u, 32u, 2u, 2u&gt;&apos; completely with a factor of 2." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-489]" key="HLS 200-489" tag="" content="Unrolling loop &apos;VITIS_LOOP_360_3&apos; (forward_prop/src/forward_prop.cpp:360) in function &apos;create_window_stream_maxp2d&lt;14u, 14u, 64u, 2u, 2u&gt;&apos; completely with a factor of 2." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-489]" key="HLS 200-489" tag="" content="Unrolling loop &apos;VITIS_LOOP_361_4&apos; (forward_prop/src/forward_prop.cpp:363) in function &apos;create_window_stream_maxp2d&lt;14u, 14u, 64u, 2u, 2u&gt;&apos; completely with a factor of 2." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-489]" key="HLS 200-489" tag="" content="Unrolling loop &apos;shift_windows&apos; (forward_prop/src/forward_prop.cpp:214) in function &apos;create_window_stream_conv2d_mc&lt;float, 14u, 14u, 32u, 3u, 3u&gt;&apos; completely with a factor of 3." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-489]" key="HLS 200-489" tag="" content="Unrolling loop &apos;shift_firsts_cols&apos; (forward_prop/src/forward_prop.cpp:216) in function &apos;create_window_stream_conv2d_mc&lt;float, 14u, 14u, 32u, 3u, 3u&gt;&apos; completely with a factor of 2." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-489]" key="HLS 200-489" tag="" content="Unrolling loop &apos;shift_windows&apos; (forward_prop/src/forward_prop.cpp:79) in function &apos;create_window_stream_conv2d_1c&lt;float, 28u, 28u, 3u, 3u&gt;&apos; completely with a factor of 3." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-489]" key="HLS 200-489" tag="" content="Unrolling loop &apos;shift_firsts_cols&apos; (forward_prop/src/forward_prop.cpp:81) in function &apos;create_window_stream_conv2d_1c&lt;float, 28u, 28u, 3u, 3u&gt;&apos; completely with a factor of 2." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-489]" key="HLS 200-489" tag="" content="Unrolling loop &apos;in_c&apos; (forward_prop/src/forward_prop.cpp:326) in function &apos;conv2d_aggregate_channels&lt;14u, 14u, 32u, 64u&gt;&apos; completely with a factor of 32." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;temp_windows.elements&apos; (forward_prop/src/forward_prop.cpp:61) in dimension 1 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;temp_windows.elements.0&apos; (forward_prop/src/forward_prop.cpp:61) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;temp_windows.elements.1&apos; (forward_prop/src/forward_prop.cpp:61) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;temp_windows.elements.2&apos; (forward_prop/src/forward_prop.cpp:61) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;temp_window.elements&apos; (forward_prop/src/forward_prop.cpp:114) in dimension 1 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;temp_window.elements.0&apos; (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:155) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;temp_window.elements.1&apos; (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:155) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;temp_window.elements.2&apos; (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:155) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;temp_window.elements&apos; (forward_prop/src/forward_prop.cpp:356) in dimension 1 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;temp_window.elements.0&apos; (forward_prop/src/forward_prop.cpp:356) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;temp_window.elements.1&apos; (forward_prop/src/forward_prop.cpp:356) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;temp_windows.elements&apos; (forward_prop/src/forward_prop.cpp:197) in dimension 2 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;temp_windows.elements.0&apos; (forward_prop/src/forward_prop.cpp:197) in dimension 2 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;temp_windows.elements.1&apos; (forward_prop/src/forward_prop.cpp:197) in dimension 2 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;temp_windows.elements.2&apos; (forward_prop/src/forward_prop.cpp:197) in dimension 2 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;temp_window.elements&apos; (forward_prop/src/forward_prop.cpp:250) in dimension 1 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;temp_window.elements.0&apos; (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:155) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;temp_window.elements.1&apos; (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:155) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;temp_window.elements.2&apos; (/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:155) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;temp_window.elements&apos; (forward_prop/src/forward_prop.cpp:356) in dimension 1 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;temp_window.elements.0&apos; (forward_prop/src/forward_prop.cpp:356) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;temp_window.elements.1&apos; (forward_prop/src/forward_prop.cpp:356) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;line_buffer&apos; (forward_prop/src/forward_prop.cpp:58) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;line_buffer_1&apos; (forward_prop/src/forward_prop.cpp:58) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;line_buffer_2&apos; (forward_prop/src/forward_prop.cpp:58) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;line_buffer_3&apos; (forward_prop/src/forward_prop.cpp:58) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;line_buffer_4&apos; (forward_prop/src/forward_prop.cpp:58) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;line_buffer_5&apos; (forward_prop/src/forward_prop.cpp:58) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;line_buffer_6&apos; (forward_prop/src/forward_prop.cpp:58) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;line_buffer_7&apos; (forward_prop/src/forward_prop.cpp:58) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;line_buffer_8&apos; (forward_prop/src/forward_prop.cpp:58) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;line_buffer_9&apos; (forward_prop/src/forward_prop.cpp:58) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;line_buffer_10&apos; (forward_prop/src/forward_prop.cpp:58) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;line_buffer_11&apos; (forward_prop/src/forward_prop.cpp:58) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;line_buffer_12&apos; (forward_prop/src/forward_prop.cpp:58) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;line_buffer_13&apos; (forward_prop/src/forward_prop.cpp:58) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;line_buffer.14&apos; (forward_prop/src/forward_prop.cpp:58) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;line_buffer.15&apos; (forward_prop/src/forward_prop.cpp:58) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;line_buffer.16&apos; (forward_prop/src/forward_prop.cpp:58) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;line_buffer.17&apos; (forward_prop/src/forward_prop.cpp:58) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;line_buffer.18&apos; (forward_prop/src/forward_prop.cpp:58) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;line_buffer.19&apos; (forward_prop/src/forward_prop.cpp:58) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;line_buffer.20&apos; (forward_prop/src/forward_prop.cpp:58) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;line_buffer.21&apos; (forward_prop/src/forward_prop.cpp:58) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;line_buffer.22&apos; (forward_prop/src/forward_prop.cpp:58) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;line_buffer.23&apos; (forward_prop/src/forward_prop.cpp:58) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;line_buffer.24&apos; (forward_prop/src/forward_prop.cpp:58) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;line_buffer.25&apos; (forward_prop/src/forward_prop.cpp:58) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;line_buffer.26&apos; (forward_prop/src/forward_prop.cpp:58) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_120" tag="" content="Partitioning array &apos;line_buffer.27&apos; (forward_prop/src/forward_prop.cpp:58) automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;line_buffer&apos; (forward_prop/src/forward_prop.cpp:194) in dimension 1 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;line_buffer.1&apos; (forward_prop/src/forward_prop.cpp:194) in dimension 1 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;line_buffer.2&apos; (forward_prop/src/forward_prop.cpp:194) in dimension 1 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;line_buffer.3&apos; (forward_prop/src/forward_prop.cpp:194) in dimension 1 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;line_buffer.4&apos; (forward_prop/src/forward_prop.cpp:194) in dimension 1 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;line_buffer.5&apos; (forward_prop/src/forward_prop.cpp:194) in dimension 1 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;line_buffer.6&apos; (forward_prop/src/forward_prop.cpp:194) in dimension 1 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;line_buffer.7&apos; (forward_prop/src/forward_prop.cpp:194) in dimension 1 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;line_buffer.8&apos; (forward_prop/src/forward_prop.cpp:194) in dimension 1 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;line_buffer.9&apos; (forward_prop/src/forward_prop.cpp:194) in dimension 1 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;line_buffer.10&apos; (forward_prop/src/forward_prop.cpp:194) in dimension 1 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;line_buffer.11&apos; (forward_prop/src/forward_prop.cpp:194) in dimension 1 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;line_buffer.12&apos; (forward_prop/src/forward_prop.cpp:194) in dimension 1 automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-102]" key="XFORM_AUTO_PARTITION_STATUS_121" tag="" content="Partitioning array &apos;line_buffer.13&apos; (forward_prop/src/forward_prop.cpp:194) in dimension 1 automatically." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-824]" key="HLS 200-824" tag="" content="Sharing array  &apos;conv2d_64_weights&apos; (forward_prop/src/forward_prop.cpp:579)  without synchronization" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-992]" key="HLS 200-992" tag="DATAFLOW,VITIS_THROUGHPUT" content="Variable &apos;conv2d_64_weights&apos; has write operations in process function &apos;save_variables_locally&apos; (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:591)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-992.html"/>
	<Message severity="INFO" prefix="[HLS 200-992]" key="HLS 200-992" tag="DATAFLOW,VITIS_THROUGHPUT" content="Variable &apos;conv2d_64_weights&apos; has read operations in process function &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;&apos; (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:692)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-992.html"/>
	<Message severity="INFO" prefix="[HLS 200-755]" key="HLS 200-755" tag="" content="Binding port 1 of memory &apos;conv2d_64_weights&apos; (forward_prop/src/forward_prop.cpp:579) to function &apos;save_variables_locally&apos; (forward_prop/src/forward_prop.cpp:22:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-755]" key="HLS 200-755" tag="" content="Binding port 0 of memory &apos;conv2d_64_weights&apos; (forward_prop/src/forward_prop.cpp:579) to function &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;&apos; (forward_prop/src/forward_prop.cpp:145:60)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-824]" key="HLS 200-824" tag="" content="Sharing array  &apos;conv2d_64_weights.1&apos; (forward_prop/src/forward_prop.cpp:579)  without synchronization" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-992]" key="HLS 200-992" tag="DATAFLOW,VITIS_THROUGHPUT" content="Variable &apos;conv2d_64_weights.1&apos; has write operations in process function &apos;save_variables_locally&apos; (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:591)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-992.html"/>
	<Message severity="INFO" prefix="[HLS 200-992]" key="HLS 200-992" tag="DATAFLOW,VITIS_THROUGHPUT" content="Variable &apos;conv2d_64_weights.1&apos; has read operations in process function &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.1&apos; (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:692)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-992.html"/>
	<Message severity="INFO" prefix="[HLS 200-755]" key="HLS 200-755" tag="" content="Binding port 1 of memory &apos;conv2d_64_weights.1&apos; (forward_prop/src/forward_prop.cpp:579) to function &apos;save_variables_locally&apos; (forward_prop/src/forward_prop.cpp:22:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-755]" key="HLS 200-755" tag="" content="Binding port 0 of memory &apos;conv2d_64_weights.1&apos; (forward_prop/src/forward_prop.cpp:579) to function &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.1&apos; (forward_prop/src/forward_prop.cpp:145:60)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-824]" key="HLS 200-824" tag="" content="Sharing array  &apos;conv2d_64_weights.2&apos; (forward_prop/src/forward_prop.cpp:579)  without synchronization" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-992]" key="HLS 200-992" tag="DATAFLOW,VITIS_THROUGHPUT" content="Variable &apos;conv2d_64_weights.2&apos; has write operations in process function &apos;save_variables_locally&apos; (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:591)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-992.html"/>
	<Message severity="INFO" prefix="[HLS 200-992]" key="HLS 200-992" tag="DATAFLOW,VITIS_THROUGHPUT" content="Variable &apos;conv2d_64_weights.2&apos; has read operations in process function &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.2&apos; (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:692)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-992.html"/>
	<Message severity="INFO" prefix="[HLS 200-755]" key="HLS 200-755" tag="" content="Binding port 1 of memory &apos;conv2d_64_weights.2&apos; (forward_prop/src/forward_prop.cpp:579) to function &apos;save_variables_locally&apos; (forward_prop/src/forward_prop.cpp:22:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-755]" key="HLS 200-755" tag="" content="Binding port 0 of memory &apos;conv2d_64_weights.2&apos; (forward_prop/src/forward_prop.cpp:579) to function &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.2&apos; (forward_prop/src/forward_prop.cpp:145:60)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-824]" key="HLS 200-824" tag="" content="Sharing array  &apos;conv2d_64_weights.3&apos; (forward_prop/src/forward_prop.cpp:579)  without synchronization" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-992]" key="HLS 200-992" tag="DATAFLOW,VITIS_THROUGHPUT" content="Variable &apos;conv2d_64_weights.3&apos; has write operations in process function &apos;save_variables_locally&apos; (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:591)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-992.html"/>
	<Message severity="INFO" prefix="[HLS 200-992]" key="HLS 200-992" tag="DATAFLOW,VITIS_THROUGHPUT" content="Variable &apos;conv2d_64_weights.3&apos; has read operations in process function &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.3&apos; (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:692)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-992.html"/>
	<Message severity="INFO" prefix="[HLS 200-755]" key="HLS 200-755" tag="" content="Binding port 1 of memory &apos;conv2d_64_weights.3&apos; (forward_prop/src/forward_prop.cpp:579) to function &apos;save_variables_locally&apos; (forward_prop/src/forward_prop.cpp:22:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-755]" key="HLS 200-755" tag="" content="Binding port 0 of memory &apos;conv2d_64_weights.3&apos; (forward_prop/src/forward_prop.cpp:579) to function &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.3&apos; (forward_prop/src/forward_prop.cpp:145:60)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-824]" key="HLS 200-824" tag="" content="Sharing array  &apos;conv2d_64_weights.4&apos; (forward_prop/src/forward_prop.cpp:579)  without synchronization" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-992]" key="HLS 200-992" tag="DATAFLOW,VITIS_THROUGHPUT" content="Variable &apos;conv2d_64_weights.4&apos; has write operations in process function &apos;save_variables_locally&apos; (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:591)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-992.html"/>
	<Message severity="INFO" prefix="[HLS 200-992]" key="HLS 200-992" tag="DATAFLOW,VITIS_THROUGHPUT" content="Variable &apos;conv2d_64_weights.4&apos; has read operations in process function &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.4&apos; (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:692)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-992.html"/>
	<Message severity="INFO" prefix="[HLS 200-755]" key="HLS 200-755" tag="" content="Binding port 1 of memory &apos;conv2d_64_weights.4&apos; (forward_prop/src/forward_prop.cpp:579) to function &apos;save_variables_locally&apos; (forward_prop/src/forward_prop.cpp:22:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-755]" key="HLS 200-755" tag="" content="Binding port 0 of memory &apos;conv2d_64_weights.4&apos; (forward_prop/src/forward_prop.cpp:579) to function &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.4&apos; (forward_prop/src/forward_prop.cpp:145:60)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-824]" key="HLS 200-824" tag="" content="Sharing array  &apos;conv2d_64_weights.5&apos; (forward_prop/src/forward_prop.cpp:579)  without synchronization" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-992]" key="HLS 200-992" tag="DATAFLOW,VITIS_THROUGHPUT" content="Variable &apos;conv2d_64_weights.5&apos; has write operations in process function &apos;save_variables_locally&apos; (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:591)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-992.html"/>
	<Message severity="INFO" prefix="[HLS 200-992]" key="HLS 200-992" tag="DATAFLOW,VITIS_THROUGHPUT" content="Variable &apos;conv2d_64_weights.5&apos; has read operations in process function &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.5&apos; (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:692)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-992.html"/>
	<Message severity="INFO" prefix="[HLS 200-755]" key="HLS 200-755" tag="" content="Binding port 1 of memory &apos;conv2d_64_weights.5&apos; (forward_prop/src/forward_prop.cpp:579) to function &apos;save_variables_locally&apos; (forward_prop/src/forward_prop.cpp:22:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-755]" key="HLS 200-755" tag="" content="Binding port 0 of memory &apos;conv2d_64_weights.5&apos; (forward_prop/src/forward_prop.cpp:579) to function &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.5&apos; (forward_prop/src/forward_prop.cpp:145:60)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-824]" key="HLS 200-824" tag="" content="Sharing array  &apos;conv2d_64_weights.6&apos; (forward_prop/src/forward_prop.cpp:579)  without synchronization" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-992]" key="HLS 200-992" tag="DATAFLOW,VITIS_THROUGHPUT" content="Variable &apos;conv2d_64_weights.6&apos; has write operations in process function &apos;save_variables_locally&apos; (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:591)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-992.html"/>
	<Message severity="INFO" prefix="[HLS 200-992]" key="HLS 200-992" tag="DATAFLOW,VITIS_THROUGHPUT" content="Variable &apos;conv2d_64_weights.6&apos; has read operations in process function &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.6&apos; (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:692)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-992.html"/>
	<Message severity="INFO" prefix="[HLS 200-755]" key="HLS 200-755" tag="" content="Binding port 1 of memory &apos;conv2d_64_weights.6&apos; (forward_prop/src/forward_prop.cpp:579) to function &apos;save_variables_locally&apos; (forward_prop/src/forward_prop.cpp:22:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-755]" key="HLS 200-755" tag="" content="Binding port 0 of memory &apos;conv2d_64_weights.6&apos; (forward_prop/src/forward_prop.cpp:579) to function &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.6&apos; (forward_prop/src/forward_prop.cpp:145:60)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-824]" key="HLS 200-824" tag="" content="Sharing array  &apos;conv2d_64_weights.7&apos; (forward_prop/src/forward_prop.cpp:579)  without synchronization" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-992]" key="HLS 200-992" tag="DATAFLOW,VITIS_THROUGHPUT" content="Variable &apos;conv2d_64_weights.7&apos; has write operations in process function &apos;save_variables_locally&apos; (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:591)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-992.html"/>
	<Message severity="INFO" prefix="[HLS 200-992]" key="HLS 200-992" tag="DATAFLOW,VITIS_THROUGHPUT" content="Variable &apos;conv2d_64_weights.7&apos; has read operations in process function &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.7&apos; (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:692)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-992.html"/>
	<Message severity="INFO" prefix="[HLS 200-755]" key="HLS 200-755" tag="" content="Binding port 1 of memory &apos;conv2d_64_weights.7&apos; (forward_prop/src/forward_prop.cpp:579) to function &apos;save_variables_locally&apos; (forward_prop/src/forward_prop.cpp:22:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-755]" key="HLS 200-755" tag="" content="Binding port 0 of memory &apos;conv2d_64_weights.7&apos; (forward_prop/src/forward_prop.cpp:579) to function &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.7&apos; (forward_prop/src/forward_prop.cpp:145:60)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-824]" key="HLS 200-824" tag="" content="Sharing array  &apos;conv2d_64_weights.8&apos; (forward_prop/src/forward_prop.cpp:579)  without synchronization" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-992]" key="HLS 200-992" tag="DATAFLOW,VITIS_THROUGHPUT" content="Variable &apos;conv2d_64_weights.8&apos; has write operations in process function &apos;save_variables_locally&apos; (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:591)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-992.html"/>
	<Message severity="INFO" prefix="[HLS 200-992]" key="HLS 200-992" tag="DATAFLOW,VITIS_THROUGHPUT" content="Variable &apos;conv2d_64_weights.8&apos; has read operations in process function &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.8&apos; (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:692)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-992.html"/>
	<Message severity="INFO" prefix="[HLS 200-755]" key="HLS 200-755" tag="" content="Binding port 1 of memory &apos;conv2d_64_weights.8&apos; (forward_prop/src/forward_prop.cpp:579) to function &apos;save_variables_locally&apos; (forward_prop/src/forward_prop.cpp:22:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-755]" key="HLS 200-755" tag="" content="Binding port 0 of memory &apos;conv2d_64_weights.8&apos; (forward_prop/src/forward_prop.cpp:579) to function &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.8&apos; (forward_prop/src/forward_prop.cpp:145:60)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-824]" key="HLS 200-824" tag="" content="Sharing array  &apos;conv2d_64_weights.9&apos; (forward_prop/src/forward_prop.cpp:579)  without synchronization" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-992]" key="HLS 200-992" tag="DATAFLOW,VITIS_THROUGHPUT" content="Variable &apos;conv2d_64_weights.9&apos; has write operations in process function &apos;save_variables_locally&apos; (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:591)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-992.html"/>
	<Message severity="INFO" prefix="[HLS 200-992]" key="HLS 200-992" tag="DATAFLOW,VITIS_THROUGHPUT" content="Variable &apos;conv2d_64_weights.9&apos; has read operations in process function &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.9&apos; (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:692)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-992.html"/>
	<Message severity="INFO" prefix="[HLS 200-755]" key="HLS 200-755" tag="" content="Binding port 1 of memory &apos;conv2d_64_weights.9&apos; (forward_prop/src/forward_prop.cpp:579) to function &apos;save_variables_locally&apos; (forward_prop/src/forward_prop.cpp:22:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-755]" key="HLS 200-755" tag="" content="Binding port 0 of memory &apos;conv2d_64_weights.9&apos; (forward_prop/src/forward_prop.cpp:579) to function &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.9&apos; (forward_prop/src/forward_prop.cpp:145:60)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-824]" key="HLS 200-824" tag="" content="Sharing array  &apos;conv2d_64_weights.10&apos; (forward_prop/src/forward_prop.cpp:579)  without synchronization" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-992]" key="HLS 200-992" tag="DATAFLOW,VITIS_THROUGHPUT" content="Variable &apos;conv2d_64_weights.10&apos; has write operations in process function &apos;save_variables_locally&apos; (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:591)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-992.html"/>
	<Message severity="INFO" prefix="[HLS 200-992]" key="HLS 200-992" tag="DATAFLOW,VITIS_THROUGHPUT" content="Variable &apos;conv2d_64_weights.10&apos; has read operations in process function &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.10&apos; (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:692)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-992.html"/>
	<Message severity="INFO" prefix="[HLS 200-755]" key="HLS 200-755" tag="" content="Binding port 1 of memory &apos;conv2d_64_weights.10&apos; (forward_prop/src/forward_prop.cpp:579) to function &apos;save_variables_locally&apos; (forward_prop/src/forward_prop.cpp:22:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-755]" key="HLS 200-755" tag="" content="Binding port 0 of memory &apos;conv2d_64_weights.10&apos; (forward_prop/src/forward_prop.cpp:579) to function &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.10&apos; (forward_prop/src/forward_prop.cpp:145:60)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-824]" key="HLS 200-824" tag="" content="Sharing array  &apos;conv2d_64_weights.11&apos; (forward_prop/src/forward_prop.cpp:579)  without synchronization" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-992]" key="HLS 200-992" tag="DATAFLOW,VITIS_THROUGHPUT" content="Variable &apos;conv2d_64_weights.11&apos; has write operations in process function &apos;save_variables_locally&apos; (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:591)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-992.html"/>
	<Message severity="INFO" prefix="[HLS 200-992]" key="HLS 200-992" tag="DATAFLOW,VITIS_THROUGHPUT" content="Variable &apos;conv2d_64_weights.11&apos; has read operations in process function &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.11&apos; (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:692)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-992.html"/>
	<Message severity="INFO" prefix="[HLS 200-755]" key="HLS 200-755" tag="" content="Binding port 1 of memory &apos;conv2d_64_weights.11&apos; (forward_prop/src/forward_prop.cpp:579) to function &apos;save_variables_locally&apos; (forward_prop/src/forward_prop.cpp:22:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-755]" key="HLS 200-755" tag="" content="Binding port 0 of memory &apos;conv2d_64_weights.11&apos; (forward_prop/src/forward_prop.cpp:579) to function &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.11&apos; (forward_prop/src/forward_prop.cpp:145:60)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-824]" key="HLS 200-824" tag="" content="Sharing array  &apos;conv2d_64_weights.12&apos; (forward_prop/src/forward_prop.cpp:579)  without synchronization" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-992]" key="HLS 200-992" tag="DATAFLOW,VITIS_THROUGHPUT" content="Variable &apos;conv2d_64_weights.12&apos; has write operations in process function &apos;save_variables_locally&apos; (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:591)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-992.html"/>
	<Message severity="INFO" prefix="[HLS 200-992]" key="HLS 200-992" tag="DATAFLOW,VITIS_THROUGHPUT" content="Variable &apos;conv2d_64_weights.12&apos; has read operations in process function &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.12&apos; (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:692)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-992.html"/>
	<Message severity="INFO" prefix="[HLS 200-755]" key="HLS 200-755" tag="" content="Binding port 1 of memory &apos;conv2d_64_weights.12&apos; (forward_prop/src/forward_prop.cpp:579) to function &apos;save_variables_locally&apos; (forward_prop/src/forward_prop.cpp:22:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-755]" key="HLS 200-755" tag="" content="Binding port 0 of memory &apos;conv2d_64_weights.12&apos; (forward_prop/src/forward_prop.cpp:579) to function &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.12&apos; (forward_prop/src/forward_prop.cpp:145:60)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-824]" key="HLS 200-824" tag="" content="Sharing array  &apos;conv2d_64_weights.13&apos; (forward_prop/src/forward_prop.cpp:579)  without synchronization" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-992]" key="HLS 200-992" tag="DATAFLOW,VITIS_THROUGHPUT" content="Variable &apos;conv2d_64_weights.13&apos; has write operations in process function &apos;save_variables_locally&apos; (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:591)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-992.html"/>
	<Message severity="INFO" prefix="[HLS 200-992]" key="HLS 200-992" tag="DATAFLOW,VITIS_THROUGHPUT" content="Variable &apos;conv2d_64_weights.13&apos; has read operations in process function &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.13&apos; (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:692)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-992.html"/>
	<Message severity="INFO" prefix="[HLS 200-755]" key="HLS 200-755" tag="" content="Binding port 1 of memory &apos;conv2d_64_weights.13&apos; (forward_prop/src/forward_prop.cpp:579) to function &apos;save_variables_locally&apos; (forward_prop/src/forward_prop.cpp:22:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-755]" key="HLS 200-755" tag="" content="Binding port 0 of memory &apos;conv2d_64_weights.13&apos; (forward_prop/src/forward_prop.cpp:579) to function &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.13&apos; (forward_prop/src/forward_prop.cpp:145:60)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-824]" key="HLS 200-824" tag="" content="Sharing array  &apos;conv2d_64_weights.14&apos; (forward_prop/src/forward_prop.cpp:579)  without synchronization" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-992]" key="HLS 200-992" tag="DATAFLOW,VITIS_THROUGHPUT" content="Variable &apos;conv2d_64_weights.14&apos; has write operations in process function &apos;save_variables_locally&apos; (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:591)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-992.html"/>
	<Message severity="INFO" prefix="[HLS 200-992]" key="HLS 200-992" tag="DATAFLOW,VITIS_THROUGHPUT" content="Variable &apos;conv2d_64_weights.14&apos; has read operations in process function &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.14&apos; (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:692)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-992.html"/>
	<Message severity="INFO" prefix="[HLS 200-755]" key="HLS 200-755" tag="" content="Binding port 1 of memory &apos;conv2d_64_weights.14&apos; (forward_prop/src/forward_prop.cpp:579) to function &apos;save_variables_locally&apos; (forward_prop/src/forward_prop.cpp:22:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-755]" key="HLS 200-755" tag="" content="Binding port 0 of memory &apos;conv2d_64_weights.14&apos; (forward_prop/src/forward_prop.cpp:579) to function &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.14&apos; (forward_prop/src/forward_prop.cpp:145:60)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-824]" key="HLS 200-824" tag="" content="Sharing array  &apos;conv2d_64_weights.15&apos; (forward_prop/src/forward_prop.cpp:579)  without synchronization" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-992]" key="HLS 200-992" tag="DATAFLOW,VITIS_THROUGHPUT" content="Variable &apos;conv2d_64_weights.15&apos; has write operations in process function &apos;save_variables_locally&apos; (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:591)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-992.html"/>
	<Message severity="INFO" prefix="[HLS 200-992]" key="HLS 200-992" tag="DATAFLOW,VITIS_THROUGHPUT" content="Variable &apos;conv2d_64_weights.15&apos; has read operations in process function &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.15&apos; (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:692)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-992.html"/>
	<Message severity="INFO" prefix="[HLS 200-755]" key="HLS 200-755" tag="" content="Binding port 1 of memory &apos;conv2d_64_weights.15&apos; (forward_prop/src/forward_prop.cpp:579) to function &apos;save_variables_locally&apos; (forward_prop/src/forward_prop.cpp:22:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-755]" key="HLS 200-755" tag="" content="Binding port 0 of memory &apos;conv2d_64_weights.15&apos; (forward_prop/src/forward_prop.cpp:579) to function &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.15&apos; (forward_prop/src/forward_prop.cpp:145:60)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-824]" key="HLS 200-824" tag="" content="Sharing array  &apos;conv2d_64_weights.16&apos; (forward_prop/src/forward_prop.cpp:579)  without synchronization" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-992]" key="HLS 200-992" tag="DATAFLOW,VITIS_THROUGHPUT" content="Variable &apos;conv2d_64_weights.16&apos; has write operations in process function &apos;save_variables_locally&apos; (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:591)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-992.html"/>
	<Message severity="INFO" prefix="[HLS 200-992]" key="HLS 200-992" tag="DATAFLOW,VITIS_THROUGHPUT" content="Variable &apos;conv2d_64_weights.16&apos; has read operations in process function &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.16&apos; (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:692)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-992.html"/>
	<Message severity="INFO" prefix="[HLS 200-755]" key="HLS 200-755" tag="" content="Binding port 1 of memory &apos;conv2d_64_weights.16&apos; (forward_prop/src/forward_prop.cpp:579) to function &apos;save_variables_locally&apos; (forward_prop/src/forward_prop.cpp:22:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-755]" key="HLS 200-755" tag="" content="Binding port 0 of memory &apos;conv2d_64_weights.16&apos; (forward_prop/src/forward_prop.cpp:579) to function &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.16&apos; (forward_prop/src/forward_prop.cpp:145:60)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-824]" key="HLS 200-824" tag="" content="Sharing array  &apos;conv2d_64_weights.17&apos; (forward_prop/src/forward_prop.cpp:579)  without synchronization" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-992]" key="HLS 200-992" tag="DATAFLOW,VITIS_THROUGHPUT" content="Variable &apos;conv2d_64_weights.17&apos; has write operations in process function &apos;save_variables_locally&apos; (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:591)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-992.html"/>
	<Message severity="INFO" prefix="[HLS 200-992]" key="HLS 200-992" tag="DATAFLOW,VITIS_THROUGHPUT" content="Variable &apos;conv2d_64_weights.17&apos; has read operations in process function &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.17&apos; (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:692)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-992.html"/>
	<Message severity="INFO" prefix="[HLS 200-755]" key="HLS 200-755" tag="" content="Binding port 1 of memory &apos;conv2d_64_weights.17&apos; (forward_prop/src/forward_prop.cpp:579) to function &apos;save_variables_locally&apos; (forward_prop/src/forward_prop.cpp:22:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-755]" key="HLS 200-755" tag="" content="Binding port 0 of memory &apos;conv2d_64_weights.17&apos; (forward_prop/src/forward_prop.cpp:579) to function &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.17&apos; (forward_prop/src/forward_prop.cpp:145:60)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-824]" key="HLS 200-824" tag="" content="Sharing array  &apos;conv2d_64_weights.18&apos; (forward_prop/src/forward_prop.cpp:579)  without synchronization" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-992]" key="HLS 200-992" tag="DATAFLOW,VITIS_THROUGHPUT" content="Variable &apos;conv2d_64_weights.18&apos; has write operations in process function &apos;save_variables_locally&apos; (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:591)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-992.html"/>
	<Message severity="INFO" prefix="[HLS 200-992]" key="HLS 200-992" tag="DATAFLOW,VITIS_THROUGHPUT" content="Variable &apos;conv2d_64_weights.18&apos; has read operations in process function &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.18&apos; (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:692)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-992.html"/>
	<Message severity="INFO" prefix="[HLS 200-755]" key="HLS 200-755" tag="" content="Binding port 1 of memory &apos;conv2d_64_weights.18&apos; (forward_prop/src/forward_prop.cpp:579) to function &apos;save_variables_locally&apos; (forward_prop/src/forward_prop.cpp:22:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-755]" key="HLS 200-755" tag="" content="Binding port 0 of memory &apos;conv2d_64_weights.18&apos; (forward_prop/src/forward_prop.cpp:579) to function &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.18&apos; (forward_prop/src/forward_prop.cpp:145:60)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-824]" key="HLS 200-824" tag="" content="Sharing array  &apos;conv2d_64_weights.19&apos; (forward_prop/src/forward_prop.cpp:579)  without synchronization" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-992]" key="HLS 200-992" tag="DATAFLOW,VITIS_THROUGHPUT" content="Variable &apos;conv2d_64_weights.19&apos; has write operations in process function &apos;save_variables_locally&apos; (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:591)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-992.html"/>
	<Message severity="INFO" prefix="[HLS 200-992]" key="HLS 200-992" tag="DATAFLOW,VITIS_THROUGHPUT" content="Variable &apos;conv2d_64_weights.19&apos; has read operations in process function &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.19&apos; (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:692)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-992.html"/>
	<Message severity="INFO" prefix="[HLS 200-755]" key="HLS 200-755" tag="" content="Binding port 1 of memory &apos;conv2d_64_weights.19&apos; (forward_prop/src/forward_prop.cpp:579) to function &apos;save_variables_locally&apos; (forward_prop/src/forward_prop.cpp:22:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-755]" key="HLS 200-755" tag="" content="Binding port 0 of memory &apos;conv2d_64_weights.19&apos; (forward_prop/src/forward_prop.cpp:579) to function &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.19&apos; (forward_prop/src/forward_prop.cpp:145:60)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-824]" key="HLS 200-824" tag="" content="Sharing array  &apos;conv2d_64_weights.20&apos; (forward_prop/src/forward_prop.cpp:579)  without synchronization" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-992]" key="HLS 200-992" tag="DATAFLOW,VITIS_THROUGHPUT" content="Variable &apos;conv2d_64_weights.20&apos; has write operations in process function &apos;save_variables_locally&apos; (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:591)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-992.html"/>
	<Message severity="INFO" prefix="[HLS 200-992]" key="HLS 200-992" tag="DATAFLOW,VITIS_THROUGHPUT" content="Variable &apos;conv2d_64_weights.20&apos; has read operations in process function &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.20&apos; (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:692)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-992.html"/>
	<Message severity="INFO" prefix="[HLS 200-755]" key="HLS 200-755" tag="" content="Binding port 1 of memory &apos;conv2d_64_weights.20&apos; (forward_prop/src/forward_prop.cpp:579) to function &apos;save_variables_locally&apos; (forward_prop/src/forward_prop.cpp:22:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-755]" key="HLS 200-755" tag="" content="Binding port 0 of memory &apos;conv2d_64_weights.20&apos; (forward_prop/src/forward_prop.cpp:579) to function &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.20&apos; (forward_prop/src/forward_prop.cpp:145:60)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-824]" key="HLS 200-824" tag="" content="Sharing array  &apos;conv2d_64_weights.21&apos; (forward_prop/src/forward_prop.cpp:579)  without synchronization" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-992]" key="HLS 200-992" tag="DATAFLOW,VITIS_THROUGHPUT" content="Variable &apos;conv2d_64_weights.21&apos; has write operations in process function &apos;save_variables_locally&apos; (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:591)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-992.html"/>
	<Message severity="INFO" prefix="[HLS 200-992]" key="HLS 200-992" tag="DATAFLOW,VITIS_THROUGHPUT" content="Variable &apos;conv2d_64_weights.21&apos; has read operations in process function &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.21&apos; (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:692)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-992.html"/>
	<Message severity="INFO" prefix="[HLS 200-755]" key="HLS 200-755" tag="" content="Binding port 1 of memory &apos;conv2d_64_weights.21&apos; (forward_prop/src/forward_prop.cpp:579) to function &apos;save_variables_locally&apos; (forward_prop/src/forward_prop.cpp:22:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-755]" key="HLS 200-755" tag="" content="Binding port 0 of memory &apos;conv2d_64_weights.21&apos; (forward_prop/src/forward_prop.cpp:579) to function &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.21&apos; (forward_prop/src/forward_prop.cpp:145:60)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-824]" key="HLS 200-824" tag="" content="Sharing array  &apos;conv2d_64_weights.22&apos; (forward_prop/src/forward_prop.cpp:579)  without synchronization" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-992]" key="HLS 200-992" tag="DATAFLOW,VITIS_THROUGHPUT" content="Variable &apos;conv2d_64_weights.22&apos; has write operations in process function &apos;save_variables_locally&apos; (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:591)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-992.html"/>
	<Message severity="INFO" prefix="[HLS 200-992]" key="HLS 200-992" tag="DATAFLOW,VITIS_THROUGHPUT" content="Variable &apos;conv2d_64_weights.22&apos; has read operations in process function &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.22&apos; (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:692)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-992.html"/>
	<Message severity="INFO" prefix="[HLS 200-755]" key="HLS 200-755" tag="" content="Binding port 1 of memory &apos;conv2d_64_weights.22&apos; (forward_prop/src/forward_prop.cpp:579) to function &apos;save_variables_locally&apos; (forward_prop/src/forward_prop.cpp:22:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-755]" key="HLS 200-755" tag="" content="Binding port 0 of memory &apos;conv2d_64_weights.22&apos; (forward_prop/src/forward_prop.cpp:579) to function &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.22&apos; (forward_prop/src/forward_prop.cpp:145:60)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-824]" key="HLS 200-824" tag="" content="Sharing array  &apos;conv2d_64_weights.23&apos; (forward_prop/src/forward_prop.cpp:579)  without synchronization" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-992]" key="HLS 200-992" tag="DATAFLOW,VITIS_THROUGHPUT" content="Variable &apos;conv2d_64_weights.23&apos; has write operations in process function &apos;save_variables_locally&apos; (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:591)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-992.html"/>
	<Message severity="INFO" prefix="[HLS 200-992]" key="HLS 200-992" tag="DATAFLOW,VITIS_THROUGHPUT" content="Variable &apos;conv2d_64_weights.23&apos; has read operations in process function &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.23&apos; (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:692)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-992.html"/>
	<Message severity="INFO" prefix="[HLS 200-755]" key="HLS 200-755" tag="" content="Binding port 1 of memory &apos;conv2d_64_weights.23&apos; (forward_prop/src/forward_prop.cpp:579) to function &apos;save_variables_locally&apos; (forward_prop/src/forward_prop.cpp:22:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-755]" key="HLS 200-755" tag="" content="Binding port 0 of memory &apos;conv2d_64_weights.23&apos; (forward_prop/src/forward_prop.cpp:579) to function &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.23&apos; (forward_prop/src/forward_prop.cpp:145:60)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-824]" key="HLS 200-824" tag="" content="Sharing array  &apos;conv2d_64_weights.24&apos; (forward_prop/src/forward_prop.cpp:579)  without synchronization" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-992]" key="HLS 200-992" tag="DATAFLOW,VITIS_THROUGHPUT" content="Variable &apos;conv2d_64_weights.24&apos; has write operations in process function &apos;save_variables_locally&apos; (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:591)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-992.html"/>
	<Message severity="INFO" prefix="[HLS 200-992]" key="HLS 200-992" tag="DATAFLOW,VITIS_THROUGHPUT" content="Variable &apos;conv2d_64_weights.24&apos; has read operations in process function &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.24&apos; (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:692)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-992.html"/>
	<Message severity="INFO" prefix="[HLS 200-755]" key="HLS 200-755" tag="" content="Binding port 1 of memory &apos;conv2d_64_weights.24&apos; (forward_prop/src/forward_prop.cpp:579) to function &apos;save_variables_locally&apos; (forward_prop/src/forward_prop.cpp:22:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-755]" key="HLS 200-755" tag="" content="Binding port 0 of memory &apos;conv2d_64_weights.24&apos; (forward_prop/src/forward_prop.cpp:579) to function &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.24&apos; (forward_prop/src/forward_prop.cpp:145:60)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-824]" key="HLS 200-824" tag="" content="Sharing array  &apos;conv2d_64_weights.25&apos; (forward_prop/src/forward_prop.cpp:579)  without synchronization" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-992]" key="HLS 200-992" tag="DATAFLOW,VITIS_THROUGHPUT" content="Variable &apos;conv2d_64_weights.25&apos; has write operations in process function &apos;save_variables_locally&apos; (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:591)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-992.html"/>
	<Message severity="INFO" prefix="[HLS 200-992]" key="HLS 200-992" tag="DATAFLOW,VITIS_THROUGHPUT" content="Variable &apos;conv2d_64_weights.25&apos; has read operations in process function &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.25&apos; (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:692)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-992.html"/>
	<Message severity="INFO" prefix="[HLS 200-755]" key="HLS 200-755" tag="" content="Binding port 1 of memory &apos;conv2d_64_weights.25&apos; (forward_prop/src/forward_prop.cpp:579) to function &apos;save_variables_locally&apos; (forward_prop/src/forward_prop.cpp:22:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-755]" key="HLS 200-755" tag="" content="Binding port 0 of memory &apos;conv2d_64_weights.25&apos; (forward_prop/src/forward_prop.cpp:579) to function &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.25&apos; (forward_prop/src/forward_prop.cpp:145:60)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-824]" key="HLS 200-824" tag="" content="Sharing array  &apos;conv2d_64_weights.26&apos; (forward_prop/src/forward_prop.cpp:579)  without synchronization" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-992]" key="HLS 200-992" tag="DATAFLOW,VITIS_THROUGHPUT" content="Variable &apos;conv2d_64_weights.26&apos; has write operations in process function &apos;save_variables_locally&apos; (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:591)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-992.html"/>
	<Message severity="INFO" prefix="[HLS 200-992]" key="HLS 200-992" tag="DATAFLOW,VITIS_THROUGHPUT" content="Variable &apos;conv2d_64_weights.26&apos; has read operations in process function &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.26&apos; (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:692)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-992.html"/>
	<Message severity="INFO" prefix="[HLS 200-755]" key="HLS 200-755" tag="" content="Binding port 1 of memory &apos;conv2d_64_weights.26&apos; (forward_prop/src/forward_prop.cpp:579) to function &apos;save_variables_locally&apos; (forward_prop/src/forward_prop.cpp:22:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-755]" key="HLS 200-755" tag="" content="Binding port 0 of memory &apos;conv2d_64_weights.26&apos; (forward_prop/src/forward_prop.cpp:579) to function &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.26&apos; (forward_prop/src/forward_prop.cpp:145:60)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-824]" key="HLS 200-824" tag="" content="Sharing array  &apos;conv2d_64_weights.27&apos; (forward_prop/src/forward_prop.cpp:579)  without synchronization" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-992]" key="HLS 200-992" tag="DATAFLOW,VITIS_THROUGHPUT" content="Variable &apos;conv2d_64_weights.27&apos; has write operations in process function &apos;save_variables_locally&apos; (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:591)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-992.html"/>
	<Message severity="INFO" prefix="[HLS 200-992]" key="HLS 200-992" tag="DATAFLOW,VITIS_THROUGHPUT" content="Variable &apos;conv2d_64_weights.27&apos; has read operations in process function &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.27&apos; (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:692)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-992.html"/>
	<Message severity="INFO" prefix="[HLS 200-755]" key="HLS 200-755" tag="" content="Binding port 1 of memory &apos;conv2d_64_weights.27&apos; (forward_prop/src/forward_prop.cpp:579) to function &apos;save_variables_locally&apos; (forward_prop/src/forward_prop.cpp:22:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-755]" key="HLS 200-755" tag="" content="Binding port 0 of memory &apos;conv2d_64_weights.27&apos; (forward_prop/src/forward_prop.cpp:579) to function &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.27&apos; (forward_prop/src/forward_prop.cpp:145:60)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-824]" key="HLS 200-824" tag="" content="Sharing array  &apos;conv2d_64_weights.28&apos; (forward_prop/src/forward_prop.cpp:579)  without synchronization" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-992]" key="HLS 200-992" tag="DATAFLOW,VITIS_THROUGHPUT" content="Variable &apos;conv2d_64_weights.28&apos; has write operations in process function &apos;save_variables_locally&apos; (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:591)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-992.html"/>
	<Message severity="INFO" prefix="[HLS 200-992]" key="HLS 200-992" tag="DATAFLOW,VITIS_THROUGHPUT" content="Variable &apos;conv2d_64_weights.28&apos; has read operations in process function &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.28&apos; (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:692)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-992.html"/>
	<Message severity="INFO" prefix="[HLS 200-755]" key="HLS 200-755" tag="" content="Binding port 1 of memory &apos;conv2d_64_weights.28&apos; (forward_prop/src/forward_prop.cpp:579) to function &apos;save_variables_locally&apos; (forward_prop/src/forward_prop.cpp:22:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-755]" key="HLS 200-755" tag="" content="Binding port 0 of memory &apos;conv2d_64_weights.28&apos; (forward_prop/src/forward_prop.cpp:579) to function &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.28&apos; (forward_prop/src/forward_prop.cpp:145:60)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-824]" key="HLS 200-824" tag="" content="Sharing array  &apos;conv2d_64_weights.29&apos; (forward_prop/src/forward_prop.cpp:579)  without synchronization" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-992]" key="HLS 200-992" tag="DATAFLOW,VITIS_THROUGHPUT" content="Variable &apos;conv2d_64_weights.29&apos; has write operations in process function &apos;save_variables_locally&apos; (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:591)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-992.html"/>
	<Message severity="INFO" prefix="[HLS 200-992]" key="HLS 200-992" tag="DATAFLOW,VITIS_THROUGHPUT" content="Variable &apos;conv2d_64_weights.29&apos; has read operations in process function &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.29&apos; (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:692)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-992.html"/>
	<Message severity="INFO" prefix="[HLS 200-755]" key="HLS 200-755" tag="" content="Binding port 1 of memory &apos;conv2d_64_weights.29&apos; (forward_prop/src/forward_prop.cpp:579) to function &apos;save_variables_locally&apos; (forward_prop/src/forward_prop.cpp:22:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-755]" key="HLS 200-755" tag="" content="Binding port 0 of memory &apos;conv2d_64_weights.29&apos; (forward_prop/src/forward_prop.cpp:579) to function &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.29&apos; (forward_prop/src/forward_prop.cpp:145:60)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-824]" key="HLS 200-824" tag="" content="Sharing array  &apos;conv2d_64_weights.30&apos; (forward_prop/src/forward_prop.cpp:579)  without synchronization" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-992]" key="HLS 200-992" tag="DATAFLOW,VITIS_THROUGHPUT" content="Variable &apos;conv2d_64_weights.30&apos; has write operations in process function &apos;save_variables_locally&apos; (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:591)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-992.html"/>
	<Message severity="INFO" prefix="[HLS 200-992]" key="HLS 200-992" tag="DATAFLOW,VITIS_THROUGHPUT" content="Variable &apos;conv2d_64_weights.30&apos; has read operations in process function &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.30&apos; (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:692)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-992.html"/>
	<Message severity="INFO" prefix="[HLS 200-755]" key="HLS 200-755" tag="" content="Binding port 1 of memory &apos;conv2d_64_weights.30&apos; (forward_prop/src/forward_prop.cpp:579) to function &apos;save_variables_locally&apos; (forward_prop/src/forward_prop.cpp:22:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-755]" key="HLS 200-755" tag="" content="Binding port 0 of memory &apos;conv2d_64_weights.30&apos; (forward_prop/src/forward_prop.cpp:579) to function &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.30&apos; (forward_prop/src/forward_prop.cpp:145:60)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-824]" key="HLS 200-824" tag="" content="Sharing array  &apos;conv2d_64_weights.31&apos; (forward_prop/src/forward_prop.cpp:579)  without synchronization" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-992]" key="HLS 200-992" tag="DATAFLOW,VITIS_THROUGHPUT" content="Variable &apos;conv2d_64_weights.31&apos; has write operations in process function &apos;save_variables_locally&apos; (forward_prop/src/forward_prop.cpp:22:19) (around forward_prop/src/forward_prop.cpp:591)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-992.html"/>
	<Message severity="INFO" prefix="[HLS 200-992]" key="HLS 200-992" tag="DATAFLOW,VITIS_THROUGHPUT" content="Variable &apos;conv2d_64_weights.31&apos; has read operations in process function &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.31&apos; (forward_prop/src/forward_prop.cpp:145:60) (around forward_prop/src/forward_prop.cpp:692)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-992.html"/>
	<Message severity="INFO" prefix="[HLS 200-755]" key="HLS 200-755" tag="" content="Binding port 1 of memory &apos;conv2d_64_weights.31&apos; (forward_prop/src/forward_prop.cpp:579) to function &apos;save_variables_locally&apos; (forward_prop/src/forward_prop.cpp:22:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-755]" key="HLS 200-755" tag="" content="Binding port 0 of memory &apos;conv2d_64_weights.31&apos; (forward_prop/src/forward_prop.cpp:579) to function &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.31&apos; (forward_prop/src/forward_prop.cpp:145:60)" resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-712]" key="XFORM_DATAFLOW_TRANSFORM_230" tag="DATAFLOW" content="Applying dataflow to function &apos;accel&apos; (forward_prop/src/forward_prop.cpp:553:1), detected/extracted 48 process function(s): 
	 &apos;entry_proc&apos;
	 &apos;save_variables_locally&apos;
	 &apos;create_window_stream_conv2d_1c&lt;float, 28u, 28u, 3u, 3u&gt;&apos;
	 &apos;pad_windows_1c&lt;float, 28u, 28u, 3u, 3u, 32u&gt;&apos;
	 &apos;conv2d_sum_1c&lt;float, 28u, 28u, 3u, 3u, 32u&gt;&apos;
	 &apos;conv2d_activate_1c&lt;28u, 28u, 3u, 3u, 32u&gt;&apos;
	 &apos;create_window_stream_maxp2d&lt;28u, 28u, 32u, 2u, 2u&gt;&apos;
	 &apos;maxp2d&lt;6272u, 2u, 2u&gt;&apos;
	 &apos;create_window_stream_conv2d_mc&lt;float, 14u, 14u, 32u, 3u, 3u&gt;&apos;
	 &apos;pad_windows_mc&lt;float, 14u, 14u, 32u, 3u, 3u, 64u&gt;&apos;
	 &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;&apos;
	 &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.1&apos;
	 &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.2&apos;
	 &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.3&apos;
	 &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.4&apos;
	 &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.5&apos;
	 &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.6&apos;
	 &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.7&apos;
	 &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.8&apos;
	 &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.9&apos;
	 &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.10&apos;
	 &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.11&apos;
	 &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.12&apos;
	 &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.13&apos;
	 &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.14&apos;
	 &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.15&apos;
	 &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.16&apos;
	 &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.17&apos;
	 &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.18&apos;
	 &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.19&apos;
	 &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.20&apos;
	 &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.21&apos;
	 &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.22&apos;
	 &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.23&apos;
	 &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.24&apos;
	 &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.25&apos;
	 &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.26&apos;
	 &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.27&apos;
	 &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.28&apos;
	 &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.29&apos;
	 &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.30&apos;
	 &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.31&apos;
	 &apos;conv2d_aggregate_channels&lt;14u, 14u, 32u, 64u&gt;&apos;
	 &apos;create_window_stream_maxp2d&lt;14u, 14u, 64u, 2u, 2u&gt;&apos;
	 &apos;maxp2d&lt;3136u, 2u, 2u&gt;&apos;
	 &apos;dense&lt;128u, 3136u&gt;&apos;
	 &apos;softmax&lt;10u, 128u&gt;&apos;
	 &apos;write_gmem&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-401]" key="XFORM_IFCONV_STATUS_239" tag="" content="Performing if-conversion on hyperblock from (forward_prop/src/forward_prop.cpp:355:10) to (forward_prop/src/forward_prop.cpp:369:37) in function &apos;create_window_stream_maxp2d&lt;28u, 28u, 32u, 2u, 2u&gt;&apos;... converting 7 basic blocks." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-401]" key="XFORM_IFCONV_STATUS_239" tag="" content="Performing if-conversion on hyperblock from (forward_prop/src/forward_prop.cpp:372:10) to (forward_prop/src/forward_prop.cpp:351:20) in function &apos;create_window_stream_maxp2d&lt;28u, 28u, 32u, 2u, 2u&gt;&apos;... converting 3 basic blocks." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-401]" key="XFORM_IFCONV_STATUS_239" tag="" content="Performing if-conversion on hyperblock from (forward_prop/src/forward_prop.cpp:355:10) to (forward_prop/src/forward_prop.cpp:369:37) in function &apos;create_window_stream_maxp2d&lt;14u, 14u, 64u, 2u, 2u&gt;&apos;... converting 7 basic blocks." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-401]" key="XFORM_IFCONV_STATUS_239" tag="" content="Performing if-conversion on hyperblock from (forward_prop/src/forward_prop.cpp:372:10) to (forward_prop/src/forward_prop.cpp:351:20) in function &apos;create_window_stream_maxp2d&lt;14u, 14u, 64u, 2u, 2u&gt;&apos;... converting 3 basic blocks." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-11]" key="XFORM_EXPR_BALANCE_STATUS_178" tag="" content="Balancing expressions in function &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.9&apos; (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-11]" key="XFORM_EXPR_BALANCE_STATUS_178" tag="" content="Balancing expressions in function &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.8&apos; (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-11]" key="XFORM_EXPR_BALANCE_STATUS_178" tag="" content="Balancing expressions in function &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.7&apos; (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-11]" key="XFORM_EXPR_BALANCE_STATUS_178" tag="" content="Balancing expressions in function &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.6&apos; (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-11]" key="XFORM_EXPR_BALANCE_STATUS_178" tag="" content="Balancing expressions in function &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.5&apos; (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-11]" key="XFORM_EXPR_BALANCE_STATUS_178" tag="" content="Balancing expressions in function &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.4&apos; (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-11]" key="XFORM_EXPR_BALANCE_STATUS_178" tag="" content="Balancing expressions in function &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.31&apos; (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-11]" key="XFORM_EXPR_BALANCE_STATUS_178" tag="" content="Balancing expressions in function &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.30&apos; (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-11]" key="XFORM_EXPR_BALANCE_STATUS_178" tag="" content="Balancing expressions in function &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.3&apos; (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-11]" key="XFORM_EXPR_BALANCE_STATUS_178" tag="" content="Balancing expressions in function &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.29&apos; (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-11]" key="XFORM_EXPR_BALANCE_STATUS_178" tag="" content="Balancing expressions in function &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.28&apos; (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-11]" key="XFORM_EXPR_BALANCE_STATUS_178" tag="" content="Balancing expressions in function &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.27&apos; (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-11]" key="XFORM_EXPR_BALANCE_STATUS_178" tag="" content="Balancing expressions in function &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.26&apos; (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-11]" key="XFORM_EXPR_BALANCE_STATUS_178" tag="" content="Balancing expressions in function &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.25&apos; (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-11]" key="XFORM_EXPR_BALANCE_STATUS_178" tag="" content="Balancing expressions in function &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.24&apos; (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-11]" key="XFORM_EXPR_BALANCE_STATUS_178" tag="" content="Balancing expressions in function &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.23&apos; (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-11]" key="XFORM_EXPR_BALANCE_STATUS_178" tag="" content="Balancing expressions in function &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.22&apos; (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-11]" key="XFORM_EXPR_BALANCE_STATUS_178" tag="" content="Balancing expressions in function &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.21&apos; (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-11]" key="XFORM_EXPR_BALANCE_STATUS_178" tag="" content="Balancing expressions in function &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.20&apos; (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-11]" key="XFORM_EXPR_BALANCE_STATUS_178" tag="" content="Balancing expressions in function &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.2&apos; (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-11]" key="XFORM_EXPR_BALANCE_STATUS_178" tag="" content="Balancing expressions in function &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.19&apos; (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-11]" key="XFORM_EXPR_BALANCE_STATUS_178" tag="" content="Balancing expressions in function &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.18&apos; (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-11]" key="XFORM_EXPR_BALANCE_STATUS_178" tag="" content="Balancing expressions in function &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.17&apos; (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-11]" key="XFORM_EXPR_BALANCE_STATUS_178" tag="" content="Balancing expressions in function &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.16&apos; (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-11]" key="XFORM_EXPR_BALANCE_STATUS_178" tag="" content="Balancing expressions in function &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.15&apos; (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-11]" key="XFORM_EXPR_BALANCE_STATUS_178" tag="" content="Balancing expressions in function &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.14&apos; (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-11]" key="XFORM_EXPR_BALANCE_STATUS_178" tag="" content="Balancing expressions in function &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.13&apos; (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-11]" key="XFORM_EXPR_BALANCE_STATUS_178" tag="" content="Balancing expressions in function &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.12&apos; (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-11]" key="XFORM_EXPR_BALANCE_STATUS_178" tag="" content="Balancing expressions in function &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.11&apos; (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-11]" key="XFORM_EXPR_BALANCE_STATUS_178" tag="" content="Balancing expressions in function &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.10&apos; (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-11]" key="XFORM_EXPR_BALANCE_STATUS_178" tag="" content="Balancing expressions in function &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.1&apos; (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-11]" key="XFORM_EXPR_BALANCE_STATUS_178" tag="" content="Balancing expressions in function &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;&apos; (forward_prop/src/forward_prop.cpp:145:16)...512 expression(s) balanced." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-11]" key="XFORM_EXPR_BALANCE_STATUS_178" tag="" content="Balancing expressions in function &apos;conv2d_sum_1c&lt;float, 28u, 28u, 3u, 3u, 32u&gt;&apos; (forward_prop/src/forward_prop.cpp:135:12)...288 expression(s) balanced." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-11]" key="XFORM_EXPR_BALANCE_STATUS_178" tag="" content="Balancing expressions in function &apos;conv2d_aggregate_channels&lt;14u, 14u, 32u, 64u&gt;&apos; (forward_prop/src/forward_prop.cpp:145:11)...63 expression(s) balanced." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Loop, function and other optimizations: CPU user time: 55.9 seconds. CPU system time: 0.05 seconds. Elapsed time: 56.02 seconds; current allocated memory: 518.504 MB." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_28_3&apos; (forward_prop/src/forward_prop.cpp:28:38) in function &apos;save_variables_locally&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;in_x&apos; (forward_prop/src/forward_prop.cpp:247:28) in function &apos;pad_windows_mc&lt;float, 14u, 14u, 32u, 3u, 3u, 64u&gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;in_y&apos; (forward_prop/src/forward_prop.cpp:246:26) in function &apos;pad_windows_mc&lt;float, 14u, 14u, 32u, 3u, 3u, 64u&gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;in_y&apos; (forward_prop/src/forward_prop.cpp:111:26) in function &apos;pad_windows_1c&lt;float, 28u, 28u, 3u, 3u, 32u&gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_351_1&apos; (forward_prop/src/forward_prop.cpp:351:38) in function &apos;create_window_stream_maxp2d&lt;28u, 28u, 32u, 2u, 2u&gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_351_1&apos; (forward_prop/src/forward_prop.cpp:351:38) in function &apos;create_window_stream_maxp2d&lt;14u, 14u, 64u, 2u, 2u&gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;pixel&apos; (forward_prop/src/forward_prop.cpp:203:28) in function &apos;create_window_stream_conv2d_mc&lt;float, 14u, 14u, 32u, 3u, 3u&gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;inputs&apos; (forward_prop/src/forward_prop.cpp:323:29) in function &apos;conv2d_aggregate_channels&lt;14u, 14u, 32u, 64u&gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;inputs&apos; (forward_prop/src/forward_prop.cpp:171:29) in function &apos;conv2d_activate_1c&lt;28u, 28u, 3u, 3u, 32u&gt;&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;conv2d_32_weights&apos; (forward_prop/src/forward_prop.cpp:23:24)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;conv2d_32_biases&apos; (forward_prop/src/forward_prop.cpp:26:23)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;conv2d_64_weights_0&apos; (forward_prop/src/forward_prop.cpp:30:34)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;conv2d_64_biases&apos; (forward_prop/src/forward_prop.cpp:33:23)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;dense_weights_0&apos; (forward_prop/src/forward_prop.cpp:36:20)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;dense_biases&apos; (forward_prop/src/forward_prop.cpp:39:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;softmax_weights_0&apos; (forward_prop/src/forward_prop.cpp:42:22)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;softmax_biases&apos; (forward_prop/src/forward_prop.cpp:45:21)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;line_buffer&apos; (forward_prop/src/forward_prop.cpp:358:43)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;line_buffer&apos; (forward_prop/src/forward_prop.cpp:358:43)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;temp_windows.elements[0][1]&apos; (forward_prop/src/forward_prop.cpp:217:58)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;temp_windows.elements[0][2]&apos; (forward_prop/src/forward_prop.cpp:220:63)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;line_buffer[0]&apos; (forward_prop/src/forward_prop.cpp:225:41)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;line_buffer[1]&apos; (forward_prop/src/forward_prop.cpp:227:51)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-634]" key="HLS 200-634" tag="" content="Sharing array conv2d_64_weights among processes save_variables_locally and conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-634]" key="HLS 200-634" tag="" content="Sharing array conv2d_64_weights_1 among processes save_variables_locally and conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.1" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-634]" key="HLS 200-634" tag="" content="Sharing array conv2d_64_weights_2 among processes save_variables_locally and conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.2" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-634]" key="HLS 200-634" tag="" content="Sharing array conv2d_64_weights_3 among processes save_variables_locally and conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.3" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-634]" key="HLS 200-634" tag="" content="Sharing array conv2d_64_weights_4 among processes save_variables_locally and conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.4" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-634]" key="HLS 200-634" tag="" content="Sharing array conv2d_64_weights_5 among processes save_variables_locally and conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.5" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-634]" key="HLS 200-634" tag="" content="Sharing array conv2d_64_weights_6 among processes save_variables_locally and conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.6" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-634]" key="HLS 200-634" tag="" content="Sharing array conv2d_64_weights_7 among processes save_variables_locally and conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.7" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-634]" key="HLS 200-634" tag="" content="Sharing array conv2d_64_weights_8 among processes save_variables_locally and conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.8" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-634]" key="HLS 200-634" tag="" content="Sharing array conv2d_64_weights_9 among processes save_variables_locally and conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.9" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-634]" key="HLS 200-634" tag="" content="Sharing array conv2d_64_weights_10 among processes save_variables_locally and conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.10" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-634]" key="HLS 200-634" tag="" content="Sharing array conv2d_64_weights_11 among processes save_variables_locally and conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.11" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-634]" key="HLS 200-634" tag="" content="Sharing array conv2d_64_weights_12 among processes save_variables_locally and conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.12" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-634]" key="HLS 200-634" tag="" content="Sharing array conv2d_64_weights_13 among processes save_variables_locally and conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.13" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-634]" key="HLS 200-634" tag="" content="Sharing array conv2d_64_weights_14 among processes save_variables_locally and conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.14" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-634]" key="HLS 200-634" tag="" content="Sharing array conv2d_64_weights_15 among processes save_variables_locally and conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.15" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-634]" key="HLS 200-634" tag="" content="Sharing array conv2d_64_weights_16 among processes save_variables_locally and conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.16" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-634]" key="HLS 200-634" tag="" content="Sharing array conv2d_64_weights_17 among processes save_variables_locally and conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.17" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-634]" key="HLS 200-634" tag="" content="Sharing array conv2d_64_weights_18 among processes save_variables_locally and conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.18" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-634]" key="HLS 200-634" tag="" content="Sharing array conv2d_64_weights_19 among processes save_variables_locally and conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.19" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-634]" key="HLS 200-634" tag="" content="Sharing array conv2d_64_weights_20 among processes save_variables_locally and conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.20" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-634]" key="HLS 200-634" tag="" content="Sharing array conv2d_64_weights_21 among processes save_variables_locally and conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.21" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-634]" key="HLS 200-634" tag="" content="Sharing array conv2d_64_weights_22 among processes save_variables_locally and conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.22" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-634]" key="HLS 200-634" tag="" content="Sharing array conv2d_64_weights_23 among processes save_variables_locally and conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.23" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-634]" key="HLS 200-634" tag="" content="Sharing array conv2d_64_weights_24 among processes save_variables_locally and conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.24" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-634]" key="HLS 200-634" tag="" content="Sharing array conv2d_64_weights_25 among processes save_variables_locally and conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.25" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-634]" key="HLS 200-634" tag="" content="Sharing array conv2d_64_weights_26 among processes save_variables_locally and conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.26" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-634]" key="HLS 200-634" tag="" content="Sharing array conv2d_64_weights_27 among processes save_variables_locally and conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.27" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-634]" key="HLS 200-634" tag="" content="Sharing array conv2d_64_weights_28 among processes save_variables_locally and conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.28" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-634]" key="HLS 200-634" tag="" content="Sharing array conv2d_64_weights_29 among processes save_variables_locally and conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.29" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-634]" key="HLS 200-634" tag="" content="Sharing array conv2d_64_weights_30 among processes save_variables_locally and conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.30" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-634]" key="HLS 200-634" tag="" content="Sharing array conv2d_64_weights_31 among processes save_variables_locally and conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.31" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Architecture Synthesis: CPU user time: 23.02 seconds. CPU system time: 0.39 seconds. Elapsed time: 23.44 seconds; current allocated memory: 1.889 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1317" tag="" content="Starting hardware synthesis ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1385" tag="" content="Synthesizing &apos;accel&apos; ..." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;create_window_stream_conv2d_1c&lt;float, 28u, 28u, 3u, 3u&gt;&apos; to &apos;create_window_stream_conv2d_1c_float_28u_28u_3u_3u_s&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;pad_windows_1c&lt;float, 28u, 28u, 3u, 3u, 32u&gt;&apos; to &apos;pad_windows_1c_float_28u_28u_3u_3u_32u_s&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;conv2d_sum_1c&lt;float, 28u, 28u, 3u, 3u, 32u&gt;_Pipeline_inputs&apos; to &apos;conv2d_sum_1c_float_28u_28u_3u_3u_32u_Pipeline_inputs&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;conv2d_sum_1c&lt;float, 28u, 28u, 3u, 3u, 32u&gt;&apos; to &apos;conv2d_sum_1c_float_28u_28u_3u_3u_32u_s&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;conv2d_activate_1c&lt;28u, 28u, 3u, 3u, 32u&gt;&apos; to &apos;conv2d_activate_1c_28u_28u_3u_3u_32u_s&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;create_window_stream_maxp2d&lt;28u, 28u, 32u, 2u, 2u&gt;&apos; to &apos;create_window_stream_maxp2d_28u_28u_32u_2u_2u_s&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;maxp2d&lt;6272u, 2u, 2u&gt;&apos; to &apos;maxp2d_6272u_2u_2u_s&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;create_window_stream_conv2d_mc&lt;float, 14u, 14u, 32u, 3u, 3u&gt;&apos; to &apos;create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;pad_windows_mc&lt;float, 14u, 14u, 32u, 3u, 3u, 64u&gt;&apos; to &apos;pad_windows_mc_float_14u_14u_32u_3u_3u_64u_s&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;_Pipeline_inputs&apos; to &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_Pipeline_inputs&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;&apos; to &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_s&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.1_Pipeline_inputs&apos; to &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_1_Pipeline_inputs&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.1&apos; to &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.2_Pipeline_inputs&apos; to &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_2_Pipeline_inputs&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.2&apos; to &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_2&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.3_Pipeline_inputs&apos; to &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_3_Pipeline_inputs&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.3&apos; to &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.4_Pipeline_inputs&apos; to &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_4_Pipeline_inputs&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.4&apos; to &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_4&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.5_Pipeline_inputs&apos; to &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_5_Pipeline_inputs&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.5&apos; to &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_5&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.6_Pipeline_inputs&apos; to &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_6_Pipeline_inputs&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.6&apos; to &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_6&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.7_Pipeline_inputs&apos; to &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_7_Pipeline_inputs&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.7&apos; to &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_7&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.8_Pipeline_inputs&apos; to &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_8_Pipeline_inputs&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.8&apos; to &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_8&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.9_Pipeline_inputs&apos; to &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_9_Pipeline_inputs&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.9&apos; to &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_9&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.10_Pipeline_inputs&apos; to &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_10_Pipeline_inputs&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.10&apos; to &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_10&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.11_Pipeline_inputs&apos; to &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_11_Pipeline_inputs&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.11&apos; to &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_11&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.12_Pipeline_inputs&apos; to &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_12_Pipeline_inputs&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.12&apos; to &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_12&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.13_Pipeline_inputs&apos; to &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_13_Pipeline_inputs&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.13&apos; to &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_13&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.14_Pipeline_inputs&apos; to &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_14_Pipeline_inputs&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.14&apos; to &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_14&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.15_Pipeline_inputs&apos; to &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_15_Pipeline_inputs&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.15&apos; to &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_15&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.16_Pipeline_inputs&apos; to &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_16_Pipeline_inputs&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.16&apos; to &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_16&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.17_Pipeline_inputs&apos; to &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_17_Pipeline_inputs&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.17&apos; to &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_17&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.18_Pipeline_inputs&apos; to &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_18_Pipeline_inputs&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.18&apos; to &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_18&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.19_Pipeline_inputs&apos; to &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_19_Pipeline_inputs&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.19&apos; to &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_19&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.20_Pipeline_inputs&apos; to &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_20_Pipeline_inputs&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.20&apos; to &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_20&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.21_Pipeline_inputs&apos; to &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_21_Pipeline_inputs&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.21&apos; to &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_21&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.22_Pipeline_inputs&apos; to &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_22_Pipeline_inputs&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.22&apos; to &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_22&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.23_Pipeline_inputs&apos; to &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_23_Pipeline_inputs&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.23&apos; to &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_23&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.24_Pipeline_inputs&apos; to &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_24_Pipeline_inputs&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.24&apos; to &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_24&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.25_Pipeline_inputs&apos; to &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_25_Pipeline_inputs&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.25&apos; to &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_25&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.26_Pipeline_inputs&apos; to &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_26_Pipeline_inputs&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.26&apos; to &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_26&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.27_Pipeline_inputs&apos; to &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_27_Pipeline_inputs&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.27&apos; to &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_27&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.28_Pipeline_inputs&apos; to &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_28_Pipeline_inputs&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.28&apos; to &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_28&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.29_Pipeline_inputs&apos; to &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_29_Pipeline_inputs&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.29&apos; to &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_29&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.30_Pipeline_inputs&apos; to &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_30_Pipeline_inputs&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.30&apos; to &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_30&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.31_Pipeline_inputs&apos; to &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_31_Pipeline_inputs&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;conv2d_sum_mc&lt;float, 14u, 14u, 3u, 3u, 64u&gt;.31&apos; to &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_31&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;conv2d_aggregate_channels&lt;14u, 14u, 32u, 64u&gt;&apos; to &apos;conv2d_aggregate_channels_14u_14u_32u_64u_s&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;create_window_stream_maxp2d&lt;14u, 14u, 64u, 2u, 2u&gt;&apos; to &apos;create_window_stream_maxp2d_14u_14u_64u_2u_2u_s&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;maxp2d&lt;3136u, 2u, 2u&gt;&apos; to &apos;maxp2d_3136u_2u_2u_s&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;dense&lt;128u, 3136u&gt;_Pipeline_init_sums&apos; to &apos;dense_128u_3136u_Pipeline_init_sums&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;dense&lt;128u, 3136u&gt;_Pipeline_inputs&apos; to &apos;dense_128u_3136u_Pipeline_inputs&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;dense&lt;128u, 3136u&gt;_Pipeline_activate&apos; to &apos;dense_128u_3136u_Pipeline_activate&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;dense&lt;128u, 3136u&gt;&apos; to &apos;dense_128u_3136u_s&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;softmax&lt;10u, 128u&gt;_Pipeline_VITIS_LOOP_463_1&apos; to &apos;softmax_10u_128u_Pipeline_VITIS_LOOP_463_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;softmax&lt;10u, 128u&gt;_Pipeline_calc_sums_and_max&apos; to &apos;softmax_10u_128u_Pipeline_calc_sums_and_max&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;softmax&lt;10u, 128u&gt;_Pipeline_calc_exp_sum&apos; to &apos;softmax_10u_128u_Pipeline_calc_exp_sum&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;softmax&lt;10u, 128u&gt;_Pipeline_feature_map&apos; to &apos;softmax_10u_128u_Pipeline_feature_map&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;softmax&lt;10u, 128u&gt;&apos; to &apos;softmax_10u_128u_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;entry_proc&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 3.57 seconds. CPU system time: 0.16 seconds. Elapsed time: 3.77 seconds; current allocated memory: 1.925 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.925 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;save_variables_locally_Pipeline_VITIS_LOOP_22_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_22_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop &apos;VITIS_LOOP_22_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.926 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.926 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;save_variables_locally_Pipeline_VITIS_LOOP_25_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_25_2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop &apos;VITIS_LOOP_25_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.927 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.927 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;save_variables_locally_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_28_3_VITIS_LOOP_29_4&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop &apos;VITIS_LOOP_28_3_VITIS_LOOP_29_4&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.928 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.928 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;save_variables_locally_Pipeline_VITIS_LOOP_32_5&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_32_5&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop &apos;VITIS_LOOP_32_5&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.929 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.929 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;save_variables_locally_Pipeline_VITIS_LOOP_35_6&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_35_6&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop &apos;VITIS_LOOP_35_6&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.929 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.929 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;save_variables_locally_Pipeline_VITIS_LOOP_38_7&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_38_7&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop &apos;VITIS_LOOP_38_7&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.930 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.930 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;save_variables_locally_Pipeline_VITIS_LOOP_41_8&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_41_8&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop &apos;VITIS_LOOP_41_8&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.930 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.930 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;save_variables_locally_Pipeline_VITIS_LOOP_44_9&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_44_9&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 73, loop &apos;VITIS_LOOP_44_9&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.930 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.930 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;save_variables_locally&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.69 seconds. CPU system time: 0 seconds. Elapsed time: 0.69 seconds; current allocated memory: 1.932 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 1.7 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.72 seconds; current allocated memory: 1.934 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;create_window_stream_conv2d_1c_float_28u_28u_3u_3u_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;pixel&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop &apos;pixel&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.937 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.937 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;pad_windows_1c_float_28u_28u_3u_3u_32u_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;in_y_in_x&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop &apos;in_y_in_x&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.937 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.937 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;conv2d_sum_1c_float_28u_28u_3u_3u_32u_Pipeline_inputs&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;inputs&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 32, Final II = 32, Depth = 74, loop &apos;inputs&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 4.7 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.72 seconds; current allocated memory: 1.952 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 1.56 seconds. CPU system time: 0 seconds. Elapsed time: 1.56 seconds; current allocated memory: 1.952 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;conv2d_sum_1c_float_28u_28u_3u_3u_32u_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 2.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.29 seconds; current allocated memory: 1.952 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.72 seconds. CPU system time: 0 seconds. Elapsed time: 0.71 seconds; current allocated memory: 1.952 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;conv2d_activate_1c_28u_28u_3u_3u_32u_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;inputs_filter&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop &apos;inputs_filter&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.952 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.952 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;create_window_stream_maxp2d_28u_28u_32u_2u_2u_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1457]" key="HLS 200-1457" tag="" content="Automatically inferring inferring RAM_1WNR storage type for array &apos;line_buffer&apos;. Use bind_storage pragma to override this type." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_351_1_VITIS_LOOP_353_2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop &apos;VITIS_LOOP_351_1_VITIS_LOOP_353_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.953 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.953 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;maxp2d_6272u_2u_2u_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_390_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop &apos;VITIS_LOOP_390_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.954 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.954 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;pixel_channel&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop &apos;pixel_channel&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.955 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.955 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;pad_windows_mc_float_14u_14u_32u_3u_3u_64u_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;in_y_in_x_in_c&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop &apos;in_y_in_x_in_c&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.959 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.959 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_Pipeline_inputs&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;inputs&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop &apos;inputs&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 10.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.46 seconds; current allocated memory: 2.002 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 2.75 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.77 seconds; current allocated memory: 2.002 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 4.41 seconds. CPU system time: 0.03 seconds. Elapsed time: 4.44 seconds; current allocated memory: 2.002 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 2.65 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.65 seconds; current allocated memory: 2.002 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_1_Pipeline_inputs&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;inputs&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop &apos;inputs&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 10.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.37 seconds; current allocated memory: 2.029 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 2.83 seconds. CPU system time: 0 seconds. Elapsed time: 2.83 seconds; current allocated memory: 2.029 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 4.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.54 seconds; current allocated memory: 2.029 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 2.45 seconds. CPU system time: 0 seconds. Elapsed time: 2.46 seconds; current allocated memory: 2.029 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_2_Pipeline_inputs&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;inputs&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop &apos;inputs&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 10.62 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.64 seconds; current allocated memory: 2.073 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 3.05 seconds. CPU system time: 0 seconds. Elapsed time: 3.06 seconds; current allocated memory: 2.073 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 4.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.33 seconds; current allocated memory: 2.073 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 2.65 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.65 seconds; current allocated memory: 2.073 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_3_Pipeline_inputs&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;inputs&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop &apos;inputs&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 12.59 seconds. CPU system time: 0.04 seconds. Elapsed time: 12.63 seconds; current allocated memory: 2.085 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 3.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.13 seconds; current allocated memory: 2.085 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 4.88 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.9 seconds; current allocated memory: 2.085 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 2.92 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.93 seconds; current allocated memory: 2.086 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_4_Pipeline_inputs&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;inputs&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop &apos;inputs&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 11.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 11.67 seconds; current allocated memory: 2.129 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 3.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.29 seconds; current allocated memory: 2.129 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_4&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 4.67 seconds. CPU system time: 0.03 seconds. Elapsed time: 4.7 seconds; current allocated memory: 2.129 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 2.93 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.94 seconds; current allocated memory: 2.129 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_5_Pipeline_inputs&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;inputs&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop &apos;inputs&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 11.51 seconds. CPU system time: 0.03 seconds. Elapsed time: 11.54 seconds; current allocated memory: 2.157 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 3.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.24 seconds; current allocated memory: 2.157 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_5&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 4.96 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.98 seconds; current allocated memory: 2.157 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 2.81 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.82 seconds; current allocated memory: 2.157 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_6_Pipeline_inputs&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;inputs&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop &apos;inputs&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 11.79 seconds. CPU system time: 0.01 seconds. Elapsed time: 11.8 seconds; current allocated memory: 2.185 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 3.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.42 seconds; current allocated memory: 2.185 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_6&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 4.69 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.71 seconds; current allocated memory: 2.185 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 2.98 seconds. CPU system time: 0 seconds. Elapsed time: 2.99 seconds; current allocated memory: 2.185 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_7_Pipeline_inputs&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;inputs&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop &apos;inputs&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 11.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 11.44 seconds; current allocated memory: 2.213 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 3.33 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.35 seconds; current allocated memory: 2.213 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_7&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 4.89 seconds. CPU system time: 0.03 seconds. Elapsed time: 4.93 seconds; current allocated memory: 2.213 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 2.76 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.77 seconds; current allocated memory: 2.213 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_8_Pipeline_inputs&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;inputs&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop &apos;inputs&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 11.69 seconds. CPU system time: 0.02 seconds. Elapsed time: 11.7 seconds; current allocated memory: 2.222 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 3.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.04 seconds; current allocated memory: 2.222 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_8&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 4.99 seconds. CPU system time: 0.01 seconds. Elapsed time: 5.01 seconds; current allocated memory: 2.222 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 2.79 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.79 seconds; current allocated memory: 2.225 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_9_Pipeline_inputs&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;inputs&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop &apos;inputs&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 11.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 11.49 seconds; current allocated memory: 2.267 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 3 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.01 seconds; current allocated memory: 2.267 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_9&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 5 seconds. CPU system time: 0.02 seconds. Elapsed time: 5.01 seconds; current allocated memory: 2.267 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 2.78 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.79 seconds; current allocated memory: 2.267 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_10_Pipeline_inputs&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;inputs&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop &apos;inputs&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 11.88 seconds. CPU system time: 0.03 seconds. Elapsed time: 11.9 seconds; current allocated memory: 2.279 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 3.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.02 seconds; current allocated memory: 2.279 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_10&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 5.05 seconds. CPU system time: 0 seconds. Elapsed time: 5.06 seconds; current allocated memory: 2.279 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 2.7 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.7 seconds; current allocated memory: 2.281 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_11_Pipeline_inputs&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;inputs&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop &apos;inputs&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 11.72 seconds. CPU system time: 0.01 seconds. Elapsed time: 11.73 seconds; current allocated memory: 2.323 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 3.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.17 seconds; current allocated memory: 2.323 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_11&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 4.76 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.78 seconds; current allocated memory: 2.323 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 2.82 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.84 seconds; current allocated memory: 2.323 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_12_Pipeline_inputs&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;inputs&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop &apos;inputs&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 12.54 seconds. CPU system time: 0.03 seconds. Elapsed time: 12.58 seconds; current allocated memory: 2.335 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 3.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.19 seconds; current allocated memory: 2.335 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_12&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 4.82 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.84 seconds; current allocated memory: 2.335 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 2.81 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.82 seconds; current allocated memory: 2.337 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_13_Pipeline_inputs&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;inputs&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop &apos;inputs&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 11.91 seconds. CPU system time: 0.03 seconds. Elapsed time: 11.94 seconds; current allocated memory: 2.379 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 3.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.02 seconds; current allocated memory: 2.379 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_13&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 5.1 seconds. CPU system time: 0 seconds. Elapsed time: 5.11 seconds; current allocated memory: 2.379 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 2.78 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.8 seconds; current allocated memory: 2.379 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_14_Pipeline_inputs&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;inputs&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop &apos;inputs&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 11.76 seconds. CPU system time: 0.04 seconds. Elapsed time: 11.8 seconds; current allocated memory: 2.407 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 3.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.17 seconds; current allocated memory: 2.407 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_14&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 4.86 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.87 seconds; current allocated memory: 2.407 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 3.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.18 seconds; current allocated memory: 2.407 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_15_Pipeline_inputs&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;inputs&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop &apos;inputs&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 11.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 11.47 seconds; current allocated memory: 2.413 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 2.94 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.96 seconds; current allocated memory: 2.413 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_15&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 4.87 seconds. CPU system time: 0.03 seconds. Elapsed time: 4.91 seconds; current allocated memory: 2.417 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 2.8 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.81 seconds; current allocated memory: 2.421 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_16_Pipeline_inputs&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;inputs&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop &apos;inputs&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 11.86 seconds. CPU system time: 0.01 seconds. Elapsed time: 11.87 seconds; current allocated memory: 2.463 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 2.99 seconds. CPU system time: 0.01 seconds. Elapsed time: 3 seconds; current allocated memory: 2.463 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_16&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 5.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 5.05 seconds; current allocated memory: 2.463 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 3.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.09 seconds; current allocated memory: 2.463 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_17_Pipeline_inputs&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;inputs&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop &apos;inputs&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 11.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 11.56 seconds; current allocated memory: 2.473 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 3.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.05 seconds; current allocated memory: 2.473 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_17&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 5.1 seconds. CPU system time: 0.04 seconds. Elapsed time: 5.15 seconds; current allocated memory: 2.473 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 2.83 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.84 seconds; current allocated memory: 2.477 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_18_Pipeline_inputs&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;inputs&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop &apos;inputs&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 11.99 seconds. CPU system time: 0.03 seconds. Elapsed time: 12.01 seconds; current allocated memory: 2.519 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 2.99 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.02 seconds; current allocated memory: 2.519 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_18&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 5.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 5.19 seconds; current allocated memory: 2.519 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 2.82 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.82 seconds; current allocated memory: 2.519 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_19_Pipeline_inputs&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;inputs&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop &apos;inputs&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 11.63 seconds. CPU system time: 0.03 seconds. Elapsed time: 11.66 seconds; current allocated memory: 2.531 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 3.6 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.63 seconds; current allocated memory: 2.531 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_19&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 4.77 seconds. CPU system time: 0.03 seconds. Elapsed time: 4.8 seconds; current allocated memory: 2.531 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 2.81 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.81 seconds; current allocated memory: 2.533 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_20_Pipeline_inputs&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;inputs&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop &apos;inputs&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 11.89 seconds. CPU system time: 0.02 seconds. Elapsed time: 11.91 seconds; current allocated memory: 2.575 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 3.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.1 seconds; current allocated memory: 2.575 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_20&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 4.85 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.87 seconds; current allocated memory: 2.575 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 3.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.05 seconds; current allocated memory: 2.575 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_21_Pipeline_inputs&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;inputs&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop &apos;inputs&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 11.61 seconds. CPU system time: 0.03 seconds. Elapsed time: 11.63 seconds; current allocated memory: 2.587 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 2.97 seconds. CPU system time: 0.03 seconds. Elapsed time: 3 seconds; current allocated memory: 2.587 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_21&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 4.98 seconds. CPU system time: 0.02 seconds. Elapsed time: 5.01 seconds; current allocated memory: 2.587 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 2.87 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.9 seconds; current allocated memory: 2.589 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_22_Pipeline_inputs&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;inputs&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop &apos;inputs&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 11.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 11.48 seconds; current allocated memory: 2.631 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 3.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.05 seconds; current allocated memory: 2.631 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_22&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 4.94 seconds. CPU system time: 0.03 seconds. Elapsed time: 4.97 seconds; current allocated memory: 2.631 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 2.96 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.97 seconds; current allocated memory: 2.631 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_23_Pipeline_inputs&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;inputs&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop &apos;inputs&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 11.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 11.54 seconds; current allocated memory: 2.659 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 3.02 seconds. CPU system time: 0 seconds. Elapsed time: 3.02 seconds; current allocated memory: 2.659 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_23&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 5.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 5.14 seconds; current allocated memory: 2.659 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 2.91 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.94 seconds; current allocated memory: 2.659 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_24_Pipeline_inputs&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;inputs&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop &apos;inputs&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 11.97 seconds. CPU system time: 0.03 seconds. Elapsed time: 12 seconds; current allocated memory: 2.687 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 3.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.1 seconds; current allocated memory: 2.687 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_24&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 4.78 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.79 seconds; current allocated memory: 2.687 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 3.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.17 seconds; current allocated memory: 2.687 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_25_Pipeline_inputs&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;inputs&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop &apos;inputs&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 11.3 seconds. CPU system time: 0.04 seconds. Elapsed time: 11.34 seconds; current allocated memory: 2.715 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 3.27 seconds. CPU system time: 0 seconds. Elapsed time: 3.28 seconds; current allocated memory: 2.715 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_25&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 4.76 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.79 seconds; current allocated memory: 2.715 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 3.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.13 seconds; current allocated memory: 2.715 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_26_Pipeline_inputs&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;inputs&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop &apos;inputs&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 11.6 seconds. CPU system time: 0.03 seconds. Elapsed time: 11.63 seconds; current allocated memory: 2.723 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 3.06 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.09 seconds; current allocated memory: 2.723 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_26&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 5 seconds. CPU system time: 0.02 seconds. Elapsed time: 5.03 seconds; current allocated memory: 2.726 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 3.13 seconds. CPU system time: 0 seconds. Elapsed time: 3.14 seconds; current allocated memory: 2.730 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_27_Pipeline_inputs&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;inputs&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop &apos;inputs&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 12.21 seconds. CPU system time: 0.03 seconds. Elapsed time: 12.23 seconds; current allocated memory: 2.771 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 3.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.4 seconds; current allocated memory: 2.771 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_27&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 4.94 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.96 seconds; current allocated memory: 2.771 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 3.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.54 seconds; current allocated memory: 2.771 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_28_Pipeline_inputs&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;inputs&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop &apos;inputs&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 12.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 12.04 seconds; current allocated memory: 2.783 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 3.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.29 seconds; current allocated memory: 2.783 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_28&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 4.82 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.85 seconds; current allocated memory: 2.783 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 3.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.23 seconds; current allocated memory: 2.786 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_29_Pipeline_inputs&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;inputs&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop &apos;inputs&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 11.44 seconds. CPU system time: 0.03 seconds. Elapsed time: 11.48 seconds; current allocated memory: 2.827 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 3.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.37 seconds; current allocated memory: 2.827 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_29&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 4.72 seconds. CPU system time: 0.03 seconds. Elapsed time: 4.75 seconds; current allocated memory: 2.827 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 2.9 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.91 seconds; current allocated memory: 2.827 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_30_Pipeline_inputs&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;inputs&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop &apos;inputs&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 11.87 seconds. CPU system time: 0.03 seconds. Elapsed time: 11.9 seconds; current allocated memory: 2.839 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 3.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.08 seconds; current allocated memory: 2.839 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_30&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 5.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 5.04 seconds; current allocated memory: 2.839 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 2.99 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.99 seconds; current allocated memory: 2.842 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_31_Pipeline_inputs&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;inputs&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 64, Final II = 64, Depth = 80, loop &apos;inputs&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 11.79 seconds. CPU system time: 0.01 seconds. Elapsed time: 11.81 seconds; current allocated memory: 2.883 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 3.13 seconds. CPU system time: 0 seconds. Elapsed time: 3.13 seconds; current allocated memory: 2.883 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_31&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 5.06 seconds. CPU system time: 0.03 seconds. Elapsed time: 5.09 seconds; current allocated memory: 2.883 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 3 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.01 seconds; current allocated memory: 2.883 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;conv2d_aggregate_channels_14u_14u_32u_64u_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;inputs_filter&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 22, loop &apos;inputs_filter&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 1.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.23 seconds; current allocated memory: 2.883 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.8 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.8 seconds; current allocated memory: 2.883 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;create_window_stream_maxp2d_14u_14u_64u_2u_2u_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1457]" key="HLS 200-1457" tag="" content="Automatically inferring inferring RAM_1WNR storage type for array &apos;line_buffer&apos;. Use bind_storage pragma to override this type." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_351_1_VITIS_LOOP_353_2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop &apos;VITIS_LOOP_351_1_VITIS_LOOP_353_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 2.883 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 2.883 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;maxp2d_3136u_2u_2u_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_390_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop &apos;VITIS_LOOP_390_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 2.883 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 2.883 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;dense_128u_3136u_Pipeline_init_sums&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;init_sums&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop &apos;init_sums&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.883 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.893 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;dense_128u_3136u_Pipeline_inputs&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;inputs&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 8, Final II = 8, Depth = 15, loop &apos;inputs&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 2.78 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.81 seconds; current allocated memory: 2.895 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.94 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.95 seconds; current allocated memory: 2.896 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;dense_128u_3136u_Pipeline_activate&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;activate&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop &apos;activate&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 1.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.24 seconds; current allocated memory: 2.898 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.898 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;dense_128u_3136u_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 2.901 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 2.901 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;softmax_10u_128u_Pipeline_VITIS_LOOP_463_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_463_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop &apos;VITIS_LOOP_463_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 2.902 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.902 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;softmax_10u_128u_Pipeline_calc_sums_and_max&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=mul_ln476_6) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=mul_ln476_5) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=mul_ln476_4) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=mul_ln476_3) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=mul_ln476_2) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=mul_ln476_1) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP latency (root=mul_ln476) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;calc_sums_and_max&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 4, Final II = 4, Depth = 26, loop &apos;calc_sums_and_max&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 2.903 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.904 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;softmax_10u_128u_Pipeline_calc_exp_sum&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;calc_exp_sum&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 4, Final II = 4, Depth = 14, loop &apos;calc_exp_sum&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.904 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.904 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;softmax_10u_128u_Pipeline_feature_map&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;feature_map&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop &apos;feature_map&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.905 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.905 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;softmax_10u_128u_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.905 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 2.905 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;write_gmem_Pipeline_VITIS_LOOP_518_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_518_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop &apos;VITIS_LOOP_518_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.906 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.906 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;write_gmem_Pipeline_VITIS_LOOP_521_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_521_2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop &apos;VITIS_LOOP_521_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.906 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.906 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;write_gmem_Pipeline_VITIS_LOOP_524_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_524_3&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop &apos;VITIS_LOOP_524_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.907 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.907 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;write_gmem_Pipeline_VITIS_LOOP_527_4&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_527_4&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop &apos;VITIS_LOOP_527_4&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.907 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.907 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;write_gmem_Pipeline_VITIS_LOOP_530_5&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_530_5&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop &apos;VITIS_LOOP_530_5&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.907 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.907 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;write_gmem_Pipeline_VITIS_LOOP_533_6&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_533_6&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 71, loop &apos;VITIS_LOOP_533_6&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.908 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 2.908 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;write_gmem_Pipeline_VITIS_LOOP_537_7&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_537_7&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop &apos;VITIS_LOOP_537_7&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 2.908 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.908 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;write_gmem_Pipeline_VITIS_LOOP_540_8&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_540_8&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop &apos;VITIS_LOOP_540_8&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.908 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.908 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;write_gmem_Pipeline_VITIS_LOOP_543_9&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_543_9&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop &apos;VITIS_LOOP_543_9&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.908 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.908 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;write_gmem_Pipeline_VITIS_LOOP_546_10&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_546_10&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop &apos;VITIS_LOOP_546_10&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.909 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.909 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;write_gmem_Pipeline_VITIS_LOOP_549_11&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_549_11&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop &apos;VITIS_LOOP_549_11&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.909 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 2.909 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;write_gmem&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.81 seconds. CPU system time: 0 seconds. Elapsed time: 0.82 seconds; current allocated memory: 2.910 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 1.7 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.71 seconds; current allocated memory: 2.911 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;accel&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1019]" key="HLS 200-1019" tag="" content="Consider increasing the depth of PIPO conv2d_32_weights (from save_variables_locally_U0 to conv2d_sum_1c_float_28u_28u_3u_3u_32u_U0) to 3 to improve performance and/or avoid deadlocks." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1019]" key="HLS 200-1019" tag="" content="Consider increasing the depth of PIPO conv2d_32_biases (from save_variables_locally_U0 to conv2d_sum_1c_float_28u_28u_3u_3u_32u_U0) to 3 to improve performance and/or avoid deadlocks." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1019]" key="HLS 200-1019" tag="" content="Consider increasing the depth of PIPO conv2d_64_biases (from save_variables_locally_U0 to conv2d_aggregate_channels_14u_14u_32u_64u_U0) to 10 to improve performance and/or avoid deadlocks." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1019]" key="HLS 200-1019" tag="" content="Consider increasing the depth of PIPO dense_weights (from save_variables_locally_U0 to dense_128u_3136u_U0) to 13 to improve performance and/or avoid deadlocks." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1019]" key="HLS 200-1019" tag="" content="Consider increasing the depth of PIPO dense_weights_1 (from save_variables_locally_U0 to dense_128u_3136u_U0) to 13 to improve performance and/or avoid deadlocks." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1019]" key="HLS 200-1019" tag="" content="Consider increasing the depth of PIPO dense_weights_2 (from save_variables_locally_U0 to dense_128u_3136u_U0) to 13 to improve performance and/or avoid deadlocks." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1019]" key="HLS 200-1019" tag="" content="Consider increasing the depth of PIPO dense_weights_3 (from save_variables_locally_U0 to dense_128u_3136u_U0) to 13 to improve performance and/or avoid deadlocks." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1019]" key="HLS 200-1019" tag="" content="Consider increasing the depth of PIPO dense_weights_4 (from save_variables_locally_U0 to dense_128u_3136u_U0) to 13 to improve performance and/or avoid deadlocks." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1019]" key="HLS 200-1019" tag="" content="Consider increasing the depth of PIPO dense_weights_5 (from save_variables_locally_U0 to dense_128u_3136u_U0) to 13 to improve performance and/or avoid deadlocks." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1019]" key="HLS 200-1019" tag="" content="Consider increasing the depth of PIPO dense_weights_6 (from save_variables_locally_U0 to dense_128u_3136u_U0) to 13 to improve performance and/or avoid deadlocks." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1019]" key="HLS 200-1019" tag="" content="Consider increasing the depth of PIPO dense_weights_7 (from save_variables_locally_U0 to dense_128u_3136u_U0) to 13 to improve performance and/or avoid deadlocks." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1019]" key="HLS 200-1019" tag="" content="Consider increasing the depth of PIPO dense_biases (from save_variables_locally_U0 to dense_128u_3136u_U0) to 13 to improve performance and/or avoid deadlocks." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1019]" key="HLS 200-1019" tag="" content="Consider increasing the depth of PIPO softmax_weights (from save_variables_locally_U0 to softmax_10u_128u_U0) to 14 to improve performance and/or avoid deadlocks." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1019]" key="HLS 200-1019" tag="" content="Consider increasing the depth of PIPO softmax_weights_1 (from save_variables_locally_U0 to softmax_10u_128u_U0) to 14 to improve performance and/or avoid deadlocks." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1019]" key="HLS 200-1019" tag="" content="Consider increasing the depth of PIPO softmax_weights_2 (from save_variables_locally_U0 to softmax_10u_128u_U0) to 14 to improve performance and/or avoid deadlocks." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1019]" key="HLS 200-1019" tag="" content="Consider increasing the depth of PIPO softmax_biases (from save_variables_locally_U0 to softmax_10u_128u_U0) to 14 to improve performance and/or avoid deadlocks." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.88 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.91 seconds; current allocated memory: 2.914 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 2.69 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.7 seconds; current allocated memory: 2.915 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;entry_proc&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;entry_proc&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 7.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 7.08 seconds; current allocated memory: 2.915 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;save_variables_locally_Pipeline_VITIS_LOOP_22_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;save_variables_locally_Pipeline_VITIS_LOOP_22_1&apos; pipeline &apos;VITIS_LOOP_22_1&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;save_variables_locally_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;save_variables_locally_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;save_variables_locally_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;save_variables_locally_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;save_variables_locally_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;save_variables_locally_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;save_variables_locally_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;save_variables_locally_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;save_variables_locally_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;save_variables_locally_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;save_variables_locally_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;save_variables_locally_Pipeline_VITIS_LOOP_22_1/m_axi_gmem_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;save_variables_locally_Pipeline_VITIS_LOOP_22_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 2.916 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;save_variables_locally_Pipeline_VITIS_LOOP_25_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;save_variables_locally_Pipeline_VITIS_LOOP_25_2&apos; pipeline &apos;VITIS_LOOP_25_2&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;save_variables_locally_Pipeline_VITIS_LOOP_25_2/m_axi_gmem_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;save_variables_locally_Pipeline_VITIS_LOOP_25_2/m_axi_gmem_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;save_variables_locally_Pipeline_VITIS_LOOP_25_2/m_axi_gmem_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;save_variables_locally_Pipeline_VITIS_LOOP_25_2/m_axi_gmem_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;save_variables_locally_Pipeline_VITIS_LOOP_25_2/m_axi_gmem_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;save_variables_locally_Pipeline_VITIS_LOOP_25_2/m_axi_gmem_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;save_variables_locally_Pipeline_VITIS_LOOP_25_2/m_axi_gmem_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;save_variables_locally_Pipeline_VITIS_LOOP_25_2/m_axi_gmem_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;save_variables_locally_Pipeline_VITIS_LOOP_25_2/m_axi_gmem_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;save_variables_locally_Pipeline_VITIS_LOOP_25_2/m_axi_gmem_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;save_variables_locally_Pipeline_VITIS_LOOP_25_2/m_axi_gmem_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;save_variables_locally_Pipeline_VITIS_LOOP_25_2/m_axi_gmem_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;save_variables_locally_Pipeline_VITIS_LOOP_25_2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 2.917 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;save_variables_locally_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;save_variables_locally_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4&apos; pipeline &apos;VITIS_LOOP_28_3_VITIS_LOOP_29_4&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;save_variables_locally_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4/m_axi_gmem_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;save_variables_locally_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4/m_axi_gmem_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;save_variables_locally_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4/m_axi_gmem_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;save_variables_locally_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4/m_axi_gmem_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;save_variables_locally_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4/m_axi_gmem_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;save_variables_locally_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4/m_axi_gmem_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;save_variables_locally_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4/m_axi_gmem_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;save_variables_locally_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4/m_axi_gmem_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;save_variables_locally_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4/m_axi_gmem_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;save_variables_locally_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4/m_axi_gmem_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;save_variables_locally_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4/m_axi_gmem_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;save_variables_locally_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4/m_axi_gmem_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;save_variables_locally_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.43 seconds; current allocated memory: 2.919 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;save_variables_locally_Pipeline_VITIS_LOOP_32_5&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;save_variables_locally_Pipeline_VITIS_LOOP_32_5&apos; pipeline &apos;VITIS_LOOP_32_5&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;save_variables_locally_Pipeline_VITIS_LOOP_32_5/m_axi_gmem_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;save_variables_locally_Pipeline_VITIS_LOOP_32_5/m_axi_gmem_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;save_variables_locally_Pipeline_VITIS_LOOP_32_5/m_axi_gmem_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;save_variables_locally_Pipeline_VITIS_LOOP_32_5/m_axi_gmem_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;save_variables_locally_Pipeline_VITIS_LOOP_32_5/m_axi_gmem_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;save_variables_locally_Pipeline_VITIS_LOOP_32_5/m_axi_gmem_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;save_variables_locally_Pipeline_VITIS_LOOP_32_5/m_axi_gmem_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;save_variables_locally_Pipeline_VITIS_LOOP_32_5/m_axi_gmem_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;save_variables_locally_Pipeline_VITIS_LOOP_32_5/m_axi_gmem_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;save_variables_locally_Pipeline_VITIS_LOOP_32_5/m_axi_gmem_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;save_variables_locally_Pipeline_VITIS_LOOP_32_5/m_axi_gmem_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;save_variables_locally_Pipeline_VITIS_LOOP_32_5/m_axi_gmem_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;save_variables_locally_Pipeline_VITIS_LOOP_32_5&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 2.922 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;save_variables_locally_Pipeline_VITIS_LOOP_35_6&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;save_variables_locally_Pipeline_VITIS_LOOP_35_6&apos; pipeline &apos;VITIS_LOOP_35_6&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;save_variables_locally_Pipeline_VITIS_LOOP_35_6/m_axi_gmem_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;save_variables_locally_Pipeline_VITIS_LOOP_35_6/m_axi_gmem_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;save_variables_locally_Pipeline_VITIS_LOOP_35_6/m_axi_gmem_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;save_variables_locally_Pipeline_VITIS_LOOP_35_6/m_axi_gmem_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;save_variables_locally_Pipeline_VITIS_LOOP_35_6/m_axi_gmem_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;save_variables_locally_Pipeline_VITIS_LOOP_35_6/m_axi_gmem_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;save_variables_locally_Pipeline_VITIS_LOOP_35_6/m_axi_gmem_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;save_variables_locally_Pipeline_VITIS_LOOP_35_6/m_axi_gmem_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;save_variables_locally_Pipeline_VITIS_LOOP_35_6/m_axi_gmem_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;save_variables_locally_Pipeline_VITIS_LOOP_35_6/m_axi_gmem_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;save_variables_locally_Pipeline_VITIS_LOOP_35_6/m_axi_gmem_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;save_variables_locally_Pipeline_VITIS_LOOP_35_6/m_axi_gmem_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;save_variables_locally_Pipeline_VITIS_LOOP_35_6&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 2.924 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;save_variables_locally_Pipeline_VITIS_LOOP_38_7&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;save_variables_locally_Pipeline_VITIS_LOOP_38_7&apos; pipeline &apos;VITIS_LOOP_38_7&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;save_variables_locally_Pipeline_VITIS_LOOP_38_7/m_axi_gmem_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;save_variables_locally_Pipeline_VITIS_LOOP_38_7/m_axi_gmem_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;save_variables_locally_Pipeline_VITIS_LOOP_38_7/m_axi_gmem_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;save_variables_locally_Pipeline_VITIS_LOOP_38_7/m_axi_gmem_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;save_variables_locally_Pipeline_VITIS_LOOP_38_7/m_axi_gmem_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;save_variables_locally_Pipeline_VITIS_LOOP_38_7/m_axi_gmem_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;save_variables_locally_Pipeline_VITIS_LOOP_38_7/m_axi_gmem_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;save_variables_locally_Pipeline_VITIS_LOOP_38_7/m_axi_gmem_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;save_variables_locally_Pipeline_VITIS_LOOP_38_7/m_axi_gmem_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;save_variables_locally_Pipeline_VITIS_LOOP_38_7/m_axi_gmem_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;save_variables_locally_Pipeline_VITIS_LOOP_38_7/m_axi_gmem_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;save_variables_locally_Pipeline_VITIS_LOOP_38_7/m_axi_gmem_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;save_variables_locally_Pipeline_VITIS_LOOP_38_7&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 2.925 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;save_variables_locally_Pipeline_VITIS_LOOP_41_8&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;save_variables_locally_Pipeline_VITIS_LOOP_41_8&apos; pipeline &apos;VITIS_LOOP_41_8&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;save_variables_locally_Pipeline_VITIS_LOOP_41_8/m_axi_gmem_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;save_variables_locally_Pipeline_VITIS_LOOP_41_8/m_axi_gmem_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;save_variables_locally_Pipeline_VITIS_LOOP_41_8/m_axi_gmem_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;save_variables_locally_Pipeline_VITIS_LOOP_41_8/m_axi_gmem_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;save_variables_locally_Pipeline_VITIS_LOOP_41_8/m_axi_gmem_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;save_variables_locally_Pipeline_VITIS_LOOP_41_8/m_axi_gmem_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;save_variables_locally_Pipeline_VITIS_LOOP_41_8/m_axi_gmem_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;save_variables_locally_Pipeline_VITIS_LOOP_41_8/m_axi_gmem_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;save_variables_locally_Pipeline_VITIS_LOOP_41_8/m_axi_gmem_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;save_variables_locally_Pipeline_VITIS_LOOP_41_8/m_axi_gmem_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;save_variables_locally_Pipeline_VITIS_LOOP_41_8/m_axi_gmem_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;save_variables_locally_Pipeline_VITIS_LOOP_41_8/m_axi_gmem_ARUSER&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;save_variables_locally_Pipeline_VITIS_LOOP_41_8&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 2.927 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;save_variables_locally_Pipeline_VITIS_LOOP_44_9&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;save_variables_locally_Pipeline_VITIS_LOOP_44_9&apos; pipeline &apos;VITIS_LOOP_44_9&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;save_variables_locally_Pipeline_VITIS_LOOP_44_9&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.930 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;save_variables_locally&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;save_variables_locally&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 2.939 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;create_window_stream_conv2d_1c_float_28u_28u_3u_3u_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;create_window_stream_conv2d_1c_float_28u_28u_3u_3u_s&apos; pipeline &apos;pixel&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mux_2832_32_1_1&apos;: 3 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;create_window_stream_conv2d_1c_float_28u_28u_3u_3u_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.62 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 2.944 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;pad_windows_1c_float_28u_28u_3u_3u_32u_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;pad_windows_1c_float_28u_28u_3u_3u_32u_s&apos; pipeline &apos;in_y_in_x&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;pad_windows_1c_float_28u_28u_3u_3u_32u_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 2.950 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;conv2d_sum_1c_float_28u_28u_3u_3u_32u_Pipeline_inputs&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;conv2d_sum_1c_float_28u_28u_3u_3u_32u_Pipeline_inputs&apos; pipeline &apos;inputs&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1553]" key="HLS 200-1553" tag="" content="Disabling free running pipeline (frp) architecture on pipeline &apos;inputs&apos; in module &apos;conv2d_sum_1c_float_28u_28u_3u_3u_32u_Pipeline_inputs&apos;, because the estimated Stream Port Number is 27, which is bigger than the frp_stream_port_number threshold of 20." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1553.html"/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_3_full_dsp_1&apos;: 9 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_2_max_dsp_1&apos;: 9 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;conv2d_sum_1c_float_28u_28u_3u_3u_32u_Pipeline_inputs&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.96 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.98 seconds; current allocated memory: 2.958 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;conv2d_sum_1c_float_28u_28u_3u_3u_32u_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;conv2d_sum_1c_float_28u_28u_3u_3u_32u_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 3.45 seconds. CPU system time: 0.07 seconds. Elapsed time: 3.51 seconds; current allocated memory: 2.979 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;conv2d_activate_1c_28u_28u_3u_3u_32u_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;conv2d_activate_1c_28u_28u_3u_3u_32u_s&apos; pipeline &apos;inputs_filter&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_2_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;conv2d_activate_1c_28u_28u_3u_3u_32u_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.63 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 2.990 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;create_window_stream_maxp2d_28u_28u_32u_2u_2u_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;create_window_stream_maxp2d_28u_28u_32u_2u_2u_s&apos; pipeline &apos;VITIS_LOOP_351_1_VITIS_LOOP_353_2&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;create_window_stream_maxp2d_28u_28u_32u_2u_2u_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.991 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;maxp2d_6272u_2u_2u_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;maxp2d_6272u_2u_2u_s&apos; pipeline &apos;VITIS_LOOP_390_1&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_2_no_dsp_1&apos;: 8 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;maxp2d_6272u_2u_2u_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 2.994 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s&apos; pipeline &apos;pixel_channel&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_RAM_AUTO_1R1W&apos; to &apos;create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_RAM_AUbkb&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_RAM_AUTO_1R1W&apos; to &apos;create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_RAM_AUcud&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_1_RAM_AUTO_1R1W&apos; to &apos;create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_1_RAM_dEe&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_1_RAM_AUTO_1R1W&apos; to &apos;create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_1_RAM_eOg&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_2_RAM_AUTO_1R1W&apos; to &apos;create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_2_RAM_fYi&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_2_RAM_AUTO_1R1W&apos; to &apos;create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_2_RAM_g8j&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_3_RAM_AUTO_1R1W&apos; to &apos;create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_3_RAM_hbi&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_3_RAM_AUTO_1R1W&apos; to &apos;create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_3_RAM_ibs&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_4_RAM_AUTO_1R1W&apos; to &apos;create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_4_RAM_jbC&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_4_RAM_AUTO_1R1W&apos; to &apos;create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_4_RAM_kbM&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_5_RAM_AUTO_1R1W&apos; to &apos;create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_5_RAM_lbW&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_5_RAM_AUTO_1R1W&apos; to &apos;create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_5_RAM_mb6&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_6_RAM_AUTO_1R1W&apos; to &apos;create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_6_RAM_ncg&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_6_RAM_AUTO_1R1W&apos; to &apos;create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_6_RAM_ocq&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_7_RAM_AUTO_1R1W&apos; to &apos;create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_7_RAM_pcA&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_7_RAM_AUTO_1R1W&apos; to &apos;create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_7_RAM_qcK&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_8_RAM_AUTO_1R1W&apos; to &apos;create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_8_RAM_rcU&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_8_RAM_AUTO_1R1W&apos; to &apos;create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_8_RAM_sc4&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_9_RAM_AUTO_1R1W&apos; to &apos;create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_9_RAM_tde&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_9_RAM_AUTO_1R1W&apos; to &apos;create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_9_RAM_udo&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_10_RAM_AUTO_1R1W&apos; to &apos;create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_10_RAMvdy&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_10_RAM_AUTO_1R1W&apos; to &apos;create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_10_RAMwdI&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_11_RAM_AUTO_1R1W&apos; to &apos;create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_11_RAMxdS&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_11_RAM_AUTO_1R1W&apos; to &apos;create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_11_RAMyd2&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_12_RAM_AUTO_1R1W&apos; to &apos;create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_12_RAMzec&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_12_RAM_AUTO_1R1W&apos; to &apos;create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_12_RAMAem&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_13_RAM_AUTO_1R1W&apos; to &apos;create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_13_RAMBew&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_13_RAM_AUTO_1R1W&apos; to &apos;create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_1_13_RAMCeG&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_temp_windows_elements_0_1_RAM_AUTO_1R1W&apos; to &apos;create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_temp_windows_elementDeQ&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_temp_windows_elements_0_2_RAM_AUTO_1R1W&apos; to &apos;create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_temp_windows_elementEe0&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_temp_windows_elements_1_1_RAM_AUTO_1R1W&apos; to &apos;create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_temp_windows_elementFfa&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_temp_windows_elements_1_2_RAM_AUTO_1R1W&apos; to &apos;create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_temp_windows_elementGfk&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_temp_windows_elements_2_1_RAM_AUTO_1R1W&apos; to &apos;create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_temp_windows_elementHfu&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_temp_windows_elements_2_2_RAM_AUTO_1R1W&apos; to &apos;create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_temp_windows_elementIfE&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mux_1432_32_1_1&apos;: 2 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.82 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.87 seconds; current allocated memory: 2.997 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;pad_windows_mc_float_14u_14u_32u_3u_3u_64u_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;pad_windows_mc_float_14u_14u_32u_3u_3u_64u_s&apos; pipeline &apos;in_y_in_x_in_c&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;pad_windows_mc_float_14u_14u_32u_3u_3u_64u_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 3.004 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_Pipeline_inputs&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_Pipeline_inputs&apos; pipeline &apos;inputs&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1553]" key="HLS 200-1553" tag="" content="Disabling free running pipeline (frp) architecture on pipeline &apos;inputs&apos; in module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_Pipeline_inputs&apos;, because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1553.html"/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_3_full_dsp_1&apos;: 8 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_2_max_dsp_1&apos;: 9 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_Pipeline_inputs&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 2.23 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.25 seconds; current allocated memory: 3.022 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 6.22 seconds. CPU system time: 0.08 seconds. Elapsed time: 6.3 seconds; current allocated memory: 3.071 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_1_Pipeline_inputs&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_1_Pipeline_inputs&apos; pipeline &apos;inputs&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1553]" key="HLS 200-1553" tag="" content="Disabling free running pipeline (frp) architecture on pipeline &apos;inputs&apos; in module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_1_Pipeline_inputs&apos;, because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1553.html"/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_3_full_dsp_1&apos;: 8 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_2_max_dsp_1&apos;: 9 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_1_Pipeline_inputs&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 2.61 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.67 seconds; current allocated memory: 3.100 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 6.24 seconds. CPU system time: 0.07 seconds. Elapsed time: 6.31 seconds; current allocated memory: 3.149 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_2_Pipeline_inputs&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_2_Pipeline_inputs&apos; pipeline &apos;inputs&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1553]" key="HLS 200-1553" tag="" content="Disabling free running pipeline (frp) architecture on pipeline &apos;inputs&apos; in module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_2_Pipeline_inputs&apos;, because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1553.html"/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_3_full_dsp_1&apos;: 8 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_2_max_dsp_1&apos;: 9 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_2_Pipeline_inputs&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 2.63 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.7 seconds; current allocated memory: 3.178 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 6.15 seconds. CPU system time: 0.08 seconds. Elapsed time: 6.23 seconds; current allocated memory: 3.228 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_3_Pipeline_inputs&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_3_Pipeline_inputs&apos; pipeline &apos;inputs&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1553]" key="HLS 200-1553" tag="" content="Disabling free running pipeline (frp) architecture on pipeline &apos;inputs&apos; in module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_3_Pipeline_inputs&apos;, because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1553.html"/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_3_full_dsp_1&apos;: 8 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_2_max_dsp_1&apos;: 9 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_3_Pipeline_inputs&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 2.9 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.96 seconds; current allocated memory: 3.258 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_3&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 5.91 seconds. CPU system time: 0.11 seconds. Elapsed time: 6.02 seconds; current allocated memory: 3.308 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_4_Pipeline_inputs&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_4_Pipeline_inputs&apos; pipeline &apos;inputs&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1553]" key="HLS 200-1553" tag="" content="Disabling free running pipeline (frp) architecture on pipeline &apos;inputs&apos; in module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_4_Pipeline_inputs&apos;, because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1553.html"/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_3_full_dsp_1&apos;: 8 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_2_max_dsp_1&apos;: 9 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_4_Pipeline_inputs&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 2.62 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.66 seconds; current allocated memory: 3.338 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_4&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_4&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 6.13 seconds. CPU system time: 0.07 seconds. Elapsed time: 6.2 seconds; current allocated memory: 3.388 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_5_Pipeline_inputs&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_5_Pipeline_inputs&apos; pipeline &apos;inputs&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1553]" key="HLS 200-1553" tag="" content="Disabling free running pipeline (frp) architecture on pipeline &apos;inputs&apos; in module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_5_Pipeline_inputs&apos;, because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1553.html"/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_3_full_dsp_1&apos;: 8 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_2_max_dsp_1&apos;: 9 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_5_Pipeline_inputs&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 2.65 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.71 seconds; current allocated memory: 3.423 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_5&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_5&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 6.22 seconds. CPU system time: 0.1 seconds. Elapsed time: 6.32 seconds; current allocated memory: 3.468 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_6_Pipeline_inputs&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_6_Pipeline_inputs&apos; pipeline &apos;inputs&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1553]" key="HLS 200-1553" tag="" content="Disabling free running pipeline (frp) architecture on pipeline &apos;inputs&apos; in module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_6_Pipeline_inputs&apos;, because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1553.html"/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_3_full_dsp_1&apos;: 8 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_2_max_dsp_1&apos;: 9 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_6_Pipeline_inputs&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 2.65 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.7 seconds; current allocated memory: 3.509 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_6&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_6&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 6.27 seconds. CPU system time: 0.1 seconds. Elapsed time: 6.38 seconds; current allocated memory: 3.547 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_7_Pipeline_inputs&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_7_Pipeline_inputs&apos; pipeline &apos;inputs&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1553]" key="HLS 200-1553" tag="" content="Disabling free running pipeline (frp) architecture on pipeline &apos;inputs&apos; in module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_7_Pipeline_inputs&apos;, because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1553.html"/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_3_full_dsp_1&apos;: 8 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_2_max_dsp_1&apos;: 9 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_7_Pipeline_inputs&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 2.66 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.7 seconds; current allocated memory: 3.596 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_7&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_7&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 6.22 seconds. CPU system time: 0.04 seconds. Elapsed time: 6.26 seconds; current allocated memory: 3.627 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_8_Pipeline_inputs&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_8_Pipeline_inputs&apos; pipeline &apos;inputs&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1553]" key="HLS 200-1553" tag="" content="Disabling free running pipeline (frp) architecture on pipeline &apos;inputs&apos; in module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_8_Pipeline_inputs&apos;, because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1553.html"/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_3_full_dsp_1&apos;: 8 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_2_max_dsp_1&apos;: 9 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_8_Pipeline_inputs&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 2.65 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.7 seconds; current allocated memory: 3.682 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_8&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_8&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 6.21 seconds. CPU system time: 0.09 seconds. Elapsed time: 6.51 seconds; current allocated memory: 3.713 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_9_Pipeline_inputs&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_9_Pipeline_inputs&apos; pipeline &apos;inputs&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1553]" key="HLS 200-1553" tag="" content="Disabling free running pipeline (frp) architecture on pipeline &apos;inputs&apos; in module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_9_Pipeline_inputs&apos;, because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1553.html"/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_3_full_dsp_1&apos;: 8 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_2_max_dsp_1&apos;: 9 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_9_Pipeline_inputs&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 2.63 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.71 seconds; current allocated memory: 3.768 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_9&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_9&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 6.17 seconds. CPU system time: 0.06 seconds. Elapsed time: 6.24 seconds; current allocated memory: 3.799 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_10_Pipeline_inputs&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_10_Pipeline_inputs&apos; pipeline &apos;inputs&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1553]" key="HLS 200-1553" tag="" content="Disabling free running pipeline (frp) architecture on pipeline &apos;inputs&apos; in module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_10_Pipeline_inputs&apos;, because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1553.html"/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_3_full_dsp_1&apos;: 8 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_2_max_dsp_1&apos;: 9 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_10_Pipeline_inputs&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 2.98 seconds. CPU system time: 0.06 seconds. Elapsed time: 3.04 seconds; current allocated memory: 3.855 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_10&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_10&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 6.05 seconds. CPU system time: 0.07 seconds. Elapsed time: 6.11 seconds; current allocated memory: 3.886 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_11_Pipeline_inputs&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_11_Pipeline_inputs&apos; pipeline &apos;inputs&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1553]" key="HLS 200-1553" tag="" content="Disabling free running pipeline (frp) architecture on pipeline &apos;inputs&apos; in module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_11_Pipeline_inputs&apos;, because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1553.html"/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_3_full_dsp_1&apos;: 8 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_2_max_dsp_1&apos;: 9 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_11_Pipeline_inputs&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 2.99 seconds. CPU system time: 0.08 seconds. Elapsed time: 3.07 seconds; current allocated memory: 3.945 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_11&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_11&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 6.33 seconds. CPU system time: 0.09 seconds. Elapsed time: 6.42 seconds; current allocated memory: 3.976 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_12_Pipeline_inputs&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_12_Pipeline_inputs&apos; pipeline &apos;inputs&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1553]" key="HLS 200-1553" tag="" content="Disabling free running pipeline (frp) architecture on pipeline &apos;inputs&apos; in module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_12_Pipeline_inputs&apos;, because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1553.html"/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_3_full_dsp_1&apos;: 8 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_2_max_dsp_1&apos;: 9 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_12_Pipeline_inputs&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 2.69 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.74 seconds; current allocated memory: 4.031 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_12&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_12&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 6.11 seconds. CPU system time: 0.05 seconds. Elapsed time: 6.16 seconds; current allocated memory: 4.062 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_13_Pipeline_inputs&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_13_Pipeline_inputs&apos; pipeline &apos;inputs&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1553]" key="HLS 200-1553" tag="" content="Disabling free running pipeline (frp) architecture on pipeline &apos;inputs&apos; in module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_13_Pipeline_inputs&apos;, because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1553.html"/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_3_full_dsp_1&apos;: 8 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_2_max_dsp_1&apos;: 9 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_13_Pipeline_inputs&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 3.06 seconds. CPU system time: 0.08 seconds. Elapsed time: 3.15 seconds; current allocated memory: 4.118 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_13&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_13&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 6.01 seconds. CPU system time: 0.07 seconds. Elapsed time: 6.07 seconds; current allocated memory: 4.149 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_14_Pipeline_inputs&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_14_Pipeline_inputs&apos; pipeline &apos;inputs&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1553]" key="HLS 200-1553" tag="" content="Disabling free running pipeline (frp) architecture on pipeline &apos;inputs&apos; in module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_14_Pipeline_inputs&apos;, because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1553.html"/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_3_full_dsp_1&apos;: 8 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_2_max_dsp_1&apos;: 9 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_14_Pipeline_inputs&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 2.93 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.98 seconds; current allocated memory: 4.204 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_14&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_14&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 6.26 seconds. CPU system time: 0.09 seconds. Elapsed time: 6.35 seconds; current allocated memory: 4.235 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_15_Pipeline_inputs&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_15_Pipeline_inputs&apos; pipeline &apos;inputs&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1553]" key="HLS 200-1553" tag="" content="Disabling free running pipeline (frp) architecture on pipeline &apos;inputs&apos; in module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_15_Pipeline_inputs&apos;, because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1553.html"/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_3_full_dsp_1&apos;: 8 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_2_max_dsp_1&apos;: 9 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_15_Pipeline_inputs&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 2.81 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.89 seconds; current allocated memory: 4.291 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_15&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_15&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 6.43 seconds. CPU system time: 0.05 seconds. Elapsed time: 6.48 seconds; current allocated memory: 4.322 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_16_Pipeline_inputs&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_16_Pipeline_inputs&apos; pipeline &apos;inputs&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1553]" key="HLS 200-1553" tag="" content="Disabling free running pipeline (frp) architecture on pipeline &apos;inputs&apos; in module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_16_Pipeline_inputs&apos;, because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1553.html"/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_3_full_dsp_1&apos;: 8 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_2_max_dsp_1&apos;: 9 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_16_Pipeline_inputs&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 2.89 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.95 seconds; current allocated memory: 4.377 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_16&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_16&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 6.73 seconds. CPU system time: 0.13 seconds. Elapsed time: 6.87 seconds; current allocated memory: 4.408 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_17_Pipeline_inputs&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_17_Pipeline_inputs&apos; pipeline &apos;inputs&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1553]" key="HLS 200-1553" tag="" content="Disabling free running pipeline (frp) architecture on pipeline &apos;inputs&apos; in module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_17_Pipeline_inputs&apos;, because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1553.html"/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_3_full_dsp_1&apos;: 8 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_2_max_dsp_1&apos;: 9 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_17_Pipeline_inputs&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 2.96 seconds. CPU system time: 0.06 seconds. Elapsed time: 3.02 seconds; current allocated memory: 4.464 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_17&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_17&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 6.6 seconds. CPU system time: 0.06 seconds. Elapsed time: 6.67 seconds; current allocated memory: 4.495 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_18_Pipeline_inputs&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_18_Pipeline_inputs&apos; pipeline &apos;inputs&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1553]" key="HLS 200-1553" tag="" content="Disabling free running pipeline (frp) architecture on pipeline &apos;inputs&apos; in module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_18_Pipeline_inputs&apos;, because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1553.html"/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_3_full_dsp_1&apos;: 8 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_2_max_dsp_1&apos;: 9 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_18_Pipeline_inputs&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 2.97 seconds. CPU system time: 0.06 seconds. Elapsed time: 3.02 seconds; current allocated memory: 4.550 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_18&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_18&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 6.53 seconds. CPU system time: 0.12 seconds. Elapsed time: 6.65 seconds; current allocated memory: 4.581 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_19_Pipeline_inputs&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_19_Pipeline_inputs&apos; pipeline &apos;inputs&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1553]" key="HLS 200-1553" tag="" content="Disabling free running pipeline (frp) architecture on pipeline &apos;inputs&apos; in module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_19_Pipeline_inputs&apos;, because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1553.html"/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_3_full_dsp_1&apos;: 8 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_2_max_dsp_1&apos;: 9 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_19_Pipeline_inputs&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 2.99 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.04 seconds; current allocated memory: 4.636 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_19&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_19&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 6.44 seconds. CPU system time: 0.09 seconds. Elapsed time: 6.53 seconds; current allocated memory: 4.668 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_20_Pipeline_inputs&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_20_Pipeline_inputs&apos; pipeline &apos;inputs&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1553]" key="HLS 200-1553" tag="" content="Disabling free running pipeline (frp) architecture on pipeline &apos;inputs&apos; in module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_20_Pipeline_inputs&apos;, because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1553.html"/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_3_full_dsp_1&apos;: 8 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_2_max_dsp_1&apos;: 9 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_20_Pipeline_inputs&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 3.16 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.22 seconds; current allocated memory: 4.723 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_20&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_20&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 7.27 seconds. CPU system time: 0.06 seconds. Elapsed time: 7.34 seconds; current allocated memory: 4.754 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_21_Pipeline_inputs&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_21_Pipeline_inputs&apos; pipeline &apos;inputs&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1553]" key="HLS 200-1553" tag="" content="Disabling free running pipeline (frp) architecture on pipeline &apos;inputs&apos; in module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_21_Pipeline_inputs&apos;, because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1553.html"/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_3_full_dsp_1&apos;: 8 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_2_max_dsp_1&apos;: 9 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_21_Pipeline_inputs&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 3.3 seconds. CPU system time: 0.11 seconds. Elapsed time: 3.42 seconds; current allocated memory: 4.810 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_21&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_21&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 6.78 seconds. CPU system time: 0.08 seconds. Elapsed time: 6.92 seconds; current allocated memory: 4.841 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_22_Pipeline_inputs&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_22_Pipeline_inputs&apos; pipeline &apos;inputs&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1553]" key="HLS 200-1553" tag="" content="Disabling free running pipeline (frp) architecture on pipeline &apos;inputs&apos; in module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_22_Pipeline_inputs&apos;, because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1553.html"/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_3_full_dsp_1&apos;: 8 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_2_max_dsp_1&apos;: 9 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_22_Pipeline_inputs&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 3.05 seconds. CPU system time: 0.05 seconds. Elapsed time: 3.11 seconds; current allocated memory: 4.904 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_22&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_22&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 6.6 seconds. CPU system time: 0.09 seconds. Elapsed time: 6.7 seconds; current allocated memory: 4.935 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_23_Pipeline_inputs&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_23_Pipeline_inputs&apos; pipeline &apos;inputs&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1553]" key="HLS 200-1553" tag="" content="Disabling free running pipeline (frp) architecture on pipeline &apos;inputs&apos; in module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_23_Pipeline_inputs&apos;, because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1553.html"/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_3_full_dsp_1&apos;: 8 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_2_max_dsp_1&apos;: 9 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_23_Pipeline_inputs&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 3.2 seconds. CPU system time: 0.09 seconds. Elapsed time: 3.31 seconds; current allocated memory: 4.990 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_23&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_23&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 6.61 seconds. CPU system time: 0.08 seconds. Elapsed time: 6.72 seconds; current allocated memory: 5.021 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_24_Pipeline_inputs&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_24_Pipeline_inputs&apos; pipeline &apos;inputs&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1553]" key="HLS 200-1553" tag="" content="Disabling free running pipeline (frp) architecture on pipeline &apos;inputs&apos; in module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_24_Pipeline_inputs&apos;, because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1553.html"/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_3_full_dsp_1&apos;: 8 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_2_max_dsp_1&apos;: 9 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_24_Pipeline_inputs&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 2.93 seconds. CPU system time: 0.07 seconds. Elapsed time: 3 seconds; current allocated memory: 5.077 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_24&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_24&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 6.47 seconds. CPU system time: 0.08 seconds. Elapsed time: 6.55 seconds; current allocated memory: 5.108 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_25_Pipeline_inputs&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_25_Pipeline_inputs&apos; pipeline &apos;inputs&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1553]" key="HLS 200-1553" tag="" content="Disabling free running pipeline (frp) architecture on pipeline &apos;inputs&apos; in module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_25_Pipeline_inputs&apos;, because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1553.html"/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_3_full_dsp_1&apos;: 8 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_2_max_dsp_1&apos;: 9 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_25_Pipeline_inputs&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 2.88 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.94 seconds; current allocated memory: 5.163 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_25&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_25&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 6.33 seconds. CPU system time: 0.1 seconds. Elapsed time: 6.51 seconds; current allocated memory: 5.194 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_26_Pipeline_inputs&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_26_Pipeline_inputs&apos; pipeline &apos;inputs&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1553]" key="HLS 200-1553" tag="" content="Disabling free running pipeline (frp) architecture on pipeline &apos;inputs&apos; in module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_26_Pipeline_inputs&apos;, because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1553.html"/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_3_full_dsp_1&apos;: 8 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_2_max_dsp_1&apos;: 9 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_26_Pipeline_inputs&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 2.92 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.98 seconds; current allocated memory: 5.250 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_26&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_26&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 6.6 seconds. CPU system time: 0.09 seconds. Elapsed time: 6.68 seconds; current allocated memory: 5.281 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_27_Pipeline_inputs&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_27_Pipeline_inputs&apos; pipeline &apos;inputs&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1553]" key="HLS 200-1553" tag="" content="Disabling free running pipeline (frp) architecture on pipeline &apos;inputs&apos; in module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_27_Pipeline_inputs&apos;, because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1553.html"/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_3_full_dsp_1&apos;: 8 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_2_max_dsp_1&apos;: 9 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_27_Pipeline_inputs&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 2.88 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.97 seconds; current allocated memory: 5.336 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_27&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_27&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 6.77 seconds. CPU system time: 0.06 seconds. Elapsed time: 6.84 seconds; current allocated memory: 5.367 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_28_Pipeline_inputs&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_28_Pipeline_inputs&apos; pipeline &apos;inputs&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1553]" key="HLS 200-1553" tag="" content="Disabling free running pipeline (frp) architecture on pipeline &apos;inputs&apos; in module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_28_Pipeline_inputs&apos;, because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1553.html"/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_3_full_dsp_1&apos;: 8 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_2_max_dsp_1&apos;: 9 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_28_Pipeline_inputs&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 3.47 seconds. CPU system time: 0.08 seconds. Elapsed time: 3.54 seconds; current allocated memory: 5.423 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_28&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_28&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 6.85 seconds. CPU system time: 0.13 seconds. Elapsed time: 6.99 seconds; current allocated memory: 5.454 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_29_Pipeline_inputs&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_29_Pipeline_inputs&apos; pipeline &apos;inputs&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1553]" key="HLS 200-1553" tag="" content="Disabling free running pipeline (frp) architecture on pipeline &apos;inputs&apos; in module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_29_Pipeline_inputs&apos;, because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1553.html"/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_3_full_dsp_1&apos;: 8 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_2_max_dsp_1&apos;: 9 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_29_Pipeline_inputs&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 3.35 seconds. CPU system time: 0.09 seconds. Elapsed time: 3.44 seconds; current allocated memory: 5.509 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_29&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_29&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 6.83 seconds. CPU system time: 0.09 seconds. Elapsed time: 6.91 seconds; current allocated memory: 5.540 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_30_Pipeline_inputs&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_30_Pipeline_inputs&apos; pipeline &apos;inputs&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1553]" key="HLS 200-1553" tag="" content="Disabling free running pipeline (frp) architecture on pipeline &apos;inputs&apos; in module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_30_Pipeline_inputs&apos;, because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1553.html"/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_3_full_dsp_1&apos;: 8 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_2_max_dsp_1&apos;: 9 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_30_Pipeline_inputs&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 3.58 seconds. CPU system time: 0.11 seconds. Elapsed time: 3.68 seconds; current allocated memory: 5.597 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_30&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_30&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 6.81 seconds. CPU system time: 0.12 seconds. Elapsed time: 6.94 seconds; current allocated memory: 5.628 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_31_Pipeline_inputs&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_31_Pipeline_inputs&apos; pipeline &apos;inputs&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1553]" key="HLS 200-1553" tag="" content="Disabling free running pipeline (frp) architecture on pipeline &apos;inputs&apos; in module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_31_Pipeline_inputs&apos;, because the estimated Stream Port Number is 44, which is bigger than the frp_stream_port_number threshold of 20." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1553.html"/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_3_full_dsp_1&apos;: 8 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_2_max_dsp_1&apos;: 9 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_31_Pipeline_inputs&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 3.34 seconds. CPU system time: 0.1 seconds. Elapsed time: 3.44 seconds; current allocated memory: 5.683 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_31&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;conv2d_sum_mc_float_14u_14u_3u_3u_64u_31&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 6.93 seconds. CPU system time: 0.11 seconds. Elapsed time: 7.04 seconds; current allocated memory: 5.714 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;conv2d_aggregate_channels_14u_14u_32u_64u_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;conv2d_aggregate_channels_14u_14u_32u_64u_s&apos; pipeline &apos;inputs_filter&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_3_full_dsp_1&apos;: 32 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_2_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;conv2d_aggregate_channels_14u_14u_32u_64u_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1.74 seconds. CPU system time: 0.1 seconds. Elapsed time: 1.85 seconds; current allocated memory: 5.770 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;create_window_stream_maxp2d_14u_14u_64u_2u_2u_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;create_window_stream_maxp2d_14u_14u_64u_2u_2u_s&apos; pipeline &apos;VITIS_LOOP_351_1_VITIS_LOOP_353_2&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;create_window_stream_maxp2d_14u_14u_64u_2u_2u_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1.43 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.49 seconds; current allocated memory: 5.784 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;maxp2d_3136u_2u_2u_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;maxp2d_3136u_2u_2u_s&apos; pipeline &apos;VITIS_LOOP_390_1&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_2_no_dsp_1&apos;: 8 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;maxp2d_3136u_2u_2u_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1.1 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.15 seconds; current allocated memory: 5.795 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;dense_128u_3136u_Pipeline_init_sums&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;dense_128u_3136u_Pipeline_init_sums&apos; pipeline &apos;init_sums&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;dense_128u_3136u_Pipeline_init_sums&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.94 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.96 seconds; current allocated memory: 5.798 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;dense_128u_3136u_Pipeline_inputs&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;dense_128u_3136u_Pipeline_inputs&apos; pipeline &apos;inputs&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_3_full_dsp_1&apos;: 16 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_2_max_dsp_1&apos;: 16 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;dense_128u_3136u_Pipeline_inputs&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1.24 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.43 seconds; current allocated memory: 5.802 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;dense_128u_3136u_Pipeline_activate&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;dense_128u_3136u_Pipeline_activate&apos; pipeline &apos;activate&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_2_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mux_1288_32_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;dense_128u_3136u_Pipeline_activate&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 3.01 seconds. CPU system time: 0.07 seconds. Elapsed time: 3.07 seconds; current allocated memory: 5.818 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;dense_128u_3136u_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;dense_128u_3136u_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.8 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.86 seconds; current allocated memory: 5.842 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;softmax_10u_128u_Pipeline_VITIS_LOOP_463_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;softmax_10u_128u_Pipeline_VITIS_LOOP_463_1&apos; pipeline &apos;VITIS_LOOP_463_1&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;softmax_10u_128u_Pipeline_VITIS_LOOP_463_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.05 seconds; current allocated memory: 5.850 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;softmax_10u_128u_Pipeline_calc_sums_and_max&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;softmax_10u_128u_Pipeline_calc_sums_and_max&apos; pipeline &apos;calc_sums_and_max&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_3_full_dsp_1&apos;: 2 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;faddfsub_32ns_32ns_32_3_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_2_max_dsp_1&apos;: 3 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_mul_11ns_12ns_23_4_1&apos;: 7 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mux_311_32_1_1&apos;: 6 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;urem_11ns_3ns_11_15_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;softmax_10u_128u_Pipeline_calc_sums_and_max&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.87 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.93 seconds; current allocated memory: 5.857 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;softmax_10u_128u_Pipeline_calc_exp_sum&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;softmax_10u_128u_Pipeline_calc_exp_sum&apos; pipeline &apos;calc_exp_sum&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;faddfsub_32ns_32ns_32_3_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fexp_32ns_32ns_32_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mux_104_32_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;softmax_10u_128u_Pipeline_calc_exp_sum&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1.11 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.17 seconds; current allocated memory: 5.860 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;softmax_10u_128u_Pipeline_feature_map&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;softmax_10u_128u_Pipeline_feature_map&apos; pipeline &apos;feature_map&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;faddfsub_32ns_32ns_32_3_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fexp_32ns_32ns_32_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mux_104_32_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;softmax_10u_128u_Pipeline_feature_map&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.84 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.88 seconds; current allocated memory: 5.865 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;softmax_10u_128u_s&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;faddfsub_32ns_32ns_32_3_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_2_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fexp_32ns_32ns_32_5_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;flog_32ns_32ns_32_6_full_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;softmax_10u_128u_s&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.96 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.02 seconds; current allocated memory: 5.866 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;write_gmem_Pipeline_VITIS_LOOP_518_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;write_gmem_Pipeline_VITIS_LOOP_518_1&apos; pipeline &apos;VITIS_LOOP_518_1&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;write_gmem_Pipeline_VITIS_LOOP_518_1/m_axi_gmem_AWVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;write_gmem_Pipeline_VITIS_LOOP_518_1/m_axi_gmem_AWADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;write_gmem_Pipeline_VITIS_LOOP_518_1/m_axi_gmem_AWID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;write_gmem_Pipeline_VITIS_LOOP_518_1/m_axi_gmem_AWLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;write_gmem_Pipeline_VITIS_LOOP_518_1/m_axi_gmem_AWSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;write_gmem_Pipeline_VITIS_LOOP_518_1/m_axi_gmem_AWBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;write_gmem_Pipeline_VITIS_LOOP_518_1/m_axi_gmem_AWLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;write_gmem_Pipeline_VITIS_LOOP_518_1/m_axi_gmem_AWCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;write_gmem_Pipeline_VITIS_LOOP_518_1/m_axi_gmem_AWPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;write_gmem_Pipeline_VITIS_LOOP_518_1/m_axi_gmem_AWQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;write_gmem_Pipeline_VITIS_LOOP_518_1/m_axi_gmem_AWREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;write_gmem_Pipeline_VITIS_LOOP_518_1/m_axi_gmem_AWUSER&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;write_gmem_Pipeline_VITIS_LOOP_518_1/m_axi_gmem_BREADY&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;write_gmem_Pipeline_VITIS_LOOP_518_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1.49 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.52 seconds; current allocated memory: 5.868 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;write_gmem_Pipeline_VITIS_LOOP_521_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;write_gmem_Pipeline_VITIS_LOOP_521_2&apos; pipeline &apos;VITIS_LOOP_521_2&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;write_gmem_Pipeline_VITIS_LOOP_521_2/m_axi_gmem_AWVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;write_gmem_Pipeline_VITIS_LOOP_521_2/m_axi_gmem_AWADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;write_gmem_Pipeline_VITIS_LOOP_521_2/m_axi_gmem_AWID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;write_gmem_Pipeline_VITIS_LOOP_521_2/m_axi_gmem_AWLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;write_gmem_Pipeline_VITIS_LOOP_521_2/m_axi_gmem_AWSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;write_gmem_Pipeline_VITIS_LOOP_521_2/m_axi_gmem_AWBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;write_gmem_Pipeline_VITIS_LOOP_521_2/m_axi_gmem_AWLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;write_gmem_Pipeline_VITIS_LOOP_521_2/m_axi_gmem_AWCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;write_gmem_Pipeline_VITIS_LOOP_521_2/m_axi_gmem_AWPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;write_gmem_Pipeline_VITIS_LOOP_521_2/m_axi_gmem_AWQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;write_gmem_Pipeline_VITIS_LOOP_521_2/m_axi_gmem_AWREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;write_gmem_Pipeline_VITIS_LOOP_521_2/m_axi_gmem_AWUSER&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;write_gmem_Pipeline_VITIS_LOOP_521_2/m_axi_gmem_BREADY&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;write_gmem_Pipeline_VITIS_LOOP_521_2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1.14 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.19 seconds; current allocated memory: 5.870 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;write_gmem_Pipeline_VITIS_LOOP_524_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;write_gmem_Pipeline_VITIS_LOOP_524_3&apos; pipeline &apos;VITIS_LOOP_524_3&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;write_gmem_Pipeline_VITIS_LOOP_524_3/m_axi_gmem_AWVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;write_gmem_Pipeline_VITIS_LOOP_524_3/m_axi_gmem_AWADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;write_gmem_Pipeline_VITIS_LOOP_524_3/m_axi_gmem_AWID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;write_gmem_Pipeline_VITIS_LOOP_524_3/m_axi_gmem_AWLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;write_gmem_Pipeline_VITIS_LOOP_524_3/m_axi_gmem_AWSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;write_gmem_Pipeline_VITIS_LOOP_524_3/m_axi_gmem_AWBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;write_gmem_Pipeline_VITIS_LOOP_524_3/m_axi_gmem_AWLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;write_gmem_Pipeline_VITIS_LOOP_524_3/m_axi_gmem_AWCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;write_gmem_Pipeline_VITIS_LOOP_524_3/m_axi_gmem_AWPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;write_gmem_Pipeline_VITIS_LOOP_524_3/m_axi_gmem_AWQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;write_gmem_Pipeline_VITIS_LOOP_524_3/m_axi_gmem_AWREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;write_gmem_Pipeline_VITIS_LOOP_524_3/m_axi_gmem_AWUSER&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;write_gmem_Pipeline_VITIS_LOOP_524_3/m_axi_gmem_BREADY&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;write_gmem_Pipeline_VITIS_LOOP_524_3&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1.06 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.15 seconds; current allocated memory: 5.872 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;write_gmem_Pipeline_VITIS_LOOP_527_4&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;write_gmem_Pipeline_VITIS_LOOP_527_4&apos; pipeline &apos;VITIS_LOOP_527_4&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;write_gmem_Pipeline_VITIS_LOOP_527_4/m_axi_gmem_AWVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;write_gmem_Pipeline_VITIS_LOOP_527_4/m_axi_gmem_AWADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;write_gmem_Pipeline_VITIS_LOOP_527_4/m_axi_gmem_AWID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;write_gmem_Pipeline_VITIS_LOOP_527_4/m_axi_gmem_AWLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;write_gmem_Pipeline_VITIS_LOOP_527_4/m_axi_gmem_AWSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;write_gmem_Pipeline_VITIS_LOOP_527_4/m_axi_gmem_AWBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;write_gmem_Pipeline_VITIS_LOOP_527_4/m_axi_gmem_AWLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;write_gmem_Pipeline_VITIS_LOOP_527_4/m_axi_gmem_AWCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;write_gmem_Pipeline_VITIS_LOOP_527_4/m_axi_gmem_AWPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;write_gmem_Pipeline_VITIS_LOOP_527_4/m_axi_gmem_AWQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;write_gmem_Pipeline_VITIS_LOOP_527_4/m_axi_gmem_AWREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;write_gmem_Pipeline_VITIS_LOOP_527_4/m_axi_gmem_AWUSER&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;write_gmem_Pipeline_VITIS_LOOP_527_4/m_axi_gmem_BREADY&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;write_gmem_Pipeline_VITIS_LOOP_527_4&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1.12 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.18 seconds; current allocated memory: 5.873 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;write_gmem_Pipeline_VITIS_LOOP_530_5&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;write_gmem_Pipeline_VITIS_LOOP_530_5&apos; pipeline &apos;VITIS_LOOP_530_5&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;write_gmem_Pipeline_VITIS_LOOP_530_5/m_axi_gmem_AWVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;write_gmem_Pipeline_VITIS_LOOP_530_5/m_axi_gmem_AWADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;write_gmem_Pipeline_VITIS_LOOP_530_5/m_axi_gmem_AWID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;write_gmem_Pipeline_VITIS_LOOP_530_5/m_axi_gmem_AWLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;write_gmem_Pipeline_VITIS_LOOP_530_5/m_axi_gmem_AWSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;write_gmem_Pipeline_VITIS_LOOP_530_5/m_axi_gmem_AWBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;write_gmem_Pipeline_VITIS_LOOP_530_5/m_axi_gmem_AWLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;write_gmem_Pipeline_VITIS_LOOP_530_5/m_axi_gmem_AWCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;write_gmem_Pipeline_VITIS_LOOP_530_5/m_axi_gmem_AWPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;write_gmem_Pipeline_VITIS_LOOP_530_5/m_axi_gmem_AWQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;write_gmem_Pipeline_VITIS_LOOP_530_5/m_axi_gmem_AWREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;write_gmem_Pipeline_VITIS_LOOP_530_5/m_axi_gmem_AWUSER&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;write_gmem_Pipeline_VITIS_LOOP_530_5/m_axi_gmem_BREADY&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;write_gmem_Pipeline_VITIS_LOOP_530_5&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1.06 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.12 seconds; current allocated memory: 5.874 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;write_gmem_Pipeline_VITIS_LOOP_533_6&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;write_gmem_Pipeline_VITIS_LOOP_533_6&apos; pipeline &apos;VITIS_LOOP_533_6&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;write_gmem_Pipeline_VITIS_LOOP_533_6&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.8 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.84 seconds; current allocated memory: 5.876 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;write_gmem_Pipeline_VITIS_LOOP_537_7&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;write_gmem_Pipeline_VITIS_LOOP_537_7&apos; pipeline &apos;VITIS_LOOP_537_7&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;write_gmem_Pipeline_VITIS_LOOP_537_7&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.84 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.87 seconds; current allocated memory: 5.878 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;write_gmem_Pipeline_VITIS_LOOP_540_8&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;write_gmem_Pipeline_VITIS_LOOP_540_8&apos; pipeline &apos;VITIS_LOOP_540_8&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;write_gmem_Pipeline_VITIS_LOOP_540_8&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.71 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.76 seconds; current allocated memory: 5.880 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;write_gmem_Pipeline_VITIS_LOOP_543_9&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;write_gmem_Pipeline_VITIS_LOOP_543_9&apos; pipeline &apos;VITIS_LOOP_543_9&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;write_gmem_Pipeline_VITIS_LOOP_543_9&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.73 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.75 seconds; current allocated memory: 5.881 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;write_gmem_Pipeline_VITIS_LOOP_546_10&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;write_gmem_Pipeline_VITIS_LOOP_546_10&apos; pipeline &apos;VITIS_LOOP_546_10&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;write_gmem_Pipeline_VITIS_LOOP_546_10&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.73 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.76 seconds; current allocated memory: 5.881 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;write_gmem_Pipeline_VITIS_LOOP_549_11&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1030]" key="HLS 200-1030" tag="" content="Apply Unified Pipeline Control on module &apos;write_gmem_Pipeline_VITIS_LOOP_549_11&apos; pipeline &apos;VITIS_LOOP_549_11&apos; pipeline type &apos;loop pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;write_gmem_Pipeline_VITIS_LOOP_549_11&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.73 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.76 seconds; current allocated memory: 5.882 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;write_gmem&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;write_gmem&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.77 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.8 seconds; current allocated memory: 5.883 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;accel&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_918" tag="" content="Design contains AXI ports. Reset is fixed to synchronous and active low." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;accel/gmem&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;accel/input_stream_V_data_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;accel/input_stream_V_keep_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;accel/input_stream_V_strb_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;accel/input_stream_V_last_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;accel/gmem_conv2d_32_weights&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;accel/gmem_conv2d_32_biases&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;accel/gmem_conv2d_64_weights&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;accel/gmem_conv2d_64_biases&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;accel/gmem_dense_weights&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;accel/gmem_dense_biases&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;accel/gmem_softmax_weights&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;accel/gmem_softmax_biases&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;accel/gmem_conv2d_32_feature_map&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;accel/gmem_maxp2d_32_feature_map&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;accel/gmem_conv2d_64_feature_map&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;accel/gmem_maxp2d_64_feature_map&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;accel/gmem_dense_feature_map&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;accel/gmem_softmax_feature_map&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on function &apos;accel&apos; to &apos;s_axilite &amp; ap_ctrl_chain&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_851" tag="" content="Bundling port &apos;gmem_conv2d_32_weights&apos;, &apos;gmem_conv2d_32_biases&apos;, &apos;gmem_conv2d_64_weights&apos;, &apos;gmem_conv2d_64_biases&apos;, &apos;gmem_dense_weights&apos;, &apos;gmem_dense_biases&apos;, &apos;gmem_softmax_weights&apos;, &apos;gmem_softmax_biases&apos;, &apos;gmem_conv2d_32_feature_map&apos;, &apos;gmem_maxp2d_32_feature_map&apos;, &apos;gmem_conv2d_64_feature_map&apos;, &apos;gmem_maxp2d_64_feature_map&apos;, &apos;gmem_dense_feature_map&apos;, &apos;gmem_softmax_feature_map&apos; and &apos;return&apos; to AXI-Lite port control." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;accel&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1.76 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.83 seconds; current allocated memory: 5.889 GB." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;accel_create_window_stream_maxp2d_28u_28u_32u_2u_2u_s_line_buffer_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;accel_create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_s_line_buffer_0_RAM_AUbkb_ram (RAM)&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-740]" key="HLS 200-740" tag="" content="Implementing PIPO accel_conv2d_32_weights_RAM_AUTO_1R1W_memcore using a separate memory for each block" resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;accel_conv2d_32_weights_RAM_AUTO_1R1W_memcore_ram (RAM)&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-740]" key="HLS 200-740" tag="" content="Implementing PIPO accel_conv2d_32_biases_RAM_AUTO_1R1W_memcore using a separate memory for each block" resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;accel_conv2d_32_biases_RAM_AUTO_1R1W_memcore_ram (RAM)&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;accel_conv2d_64_weights_RAM_AUTO_1R1W_ram (RAM)&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-741]" key="HLS 200-741" tag="" content="Implementing PIPO accel_conv2d_64_biases_RAM_AUTO_1R1W_memcore using a single memory for all blocks" resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;accel_conv2d_64_biases_RAM_AUTO_1R1W_memcore_ram (RAM)&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-740]" key="HLS 200-740" tag="" content="Implementing PIPO accel_dense_weights_RAM_AUTO_1R1W_memcore using a separate memory for each block" resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;accel_dense_weights_RAM_AUTO_1R1W_memcore_ram (RAM)&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-741]" key="HLS 200-741" tag="" content="Implementing PIPO accel_dense_biases_RAM_AUTO_1R1W_memcore using a single memory for all blocks" resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;accel_dense_biases_RAM_AUTO_1R1W_memcore_ram (RAM)&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-740]" key="HLS 200-740" tag="" content="Implementing PIPO accel_softmax_weights_RAM_AUTO_1R1W_memcore using a separate memory for each block" resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;accel_softmax_weights_RAM_AUTO_1R1W_memcore_ram (RAM)&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-741]" key="HLS 200-741" tag="" content="Implementing PIPO accel_softmax_biases_RAM_AUTO_1R1W_memcore using a single memory for all blocks" resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;accel_softmax_biases_RAM_AUTO_1R1W_memcore_ram (RAM)&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;gmem_conv2d_32_feature_map_c_U(accel_fifo_w64_d16_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;gmem_maxp2d_32_feature_map_c_U(accel_fifo_w64_d16_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;gmem_conv2d_64_feature_map_c_U(accel_fifo_w64_d16_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;gmem_maxp2d_64_feature_map_c_U(accel_fifo_w64_d16_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;gmem_dense_feature_map_c_U(accel_fifo_w64_d16_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;gmem_softmax_feature_map_c_U(accel_fifo_w64_d16_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;conv2d_32_window_stream_U(accel_fifo_w288_d3_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;conv2d_32_padded_window_stream_U(accel_fifo_w288_d3_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;kernel_sums_U(accel_fifo_w32_d3_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;conv2d_32_feature_map_stream_U(accel_fifo_w32_d3_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;conv2d_32_activations_stream_U(accel_fifo_w1_d25088_A)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;conv2d_32_f_map_out_U(accel_fifo_w32_d25088_A)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;maxp2d_32_window_stream_U(accel_fifo_w128_d3_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;maxp2d_32_feature_map_stream_U(accel_fifo_w32_d3_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;maxp2d_32_activations_window_stream_U(accel_fifo_w4_d6272_A)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;maxp2d_32_f_map_out_U(accel_fifo_w32_d6272_A)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;conv2d_64_window_stream_U(accel_fifo_w288_d3_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;conv2d_64_padded_window_stream_0_U(accel_fifo_w288_d3_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;conv2d_64_padded_window_stream_1_U(accel_fifo_w288_d3_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;conv2d_64_padded_window_stream_2_U(accel_fifo_w288_d3_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;conv2d_64_padded_window_stream_3_U(accel_fifo_w288_d3_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;conv2d_64_padded_window_stream_4_U(accel_fifo_w288_d3_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;conv2d_64_padded_window_stream_5_U(accel_fifo_w288_d3_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;conv2d_64_padded_window_stream_6_U(accel_fifo_w288_d3_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;conv2d_64_padded_window_stream_7_U(accel_fifo_w288_d3_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;conv2d_64_padded_window_stream_8_U(accel_fifo_w288_d3_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;conv2d_64_padded_window_stream_9_U(accel_fifo_w288_d3_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;conv2d_64_padded_window_stream_10_U(accel_fifo_w288_d3_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;conv2d_64_padded_window_stream_11_U(accel_fifo_w288_d3_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;conv2d_64_padded_window_stream_12_U(accel_fifo_w288_d3_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;conv2d_64_padded_window_stream_13_U(accel_fifo_w288_d3_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;conv2d_64_padded_window_stream_14_U(accel_fifo_w288_d3_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;conv2d_64_padded_window_stream_15_U(accel_fifo_w288_d3_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;conv2d_64_padded_window_stream_16_U(accel_fifo_w288_d3_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;conv2d_64_padded_window_stream_17_U(accel_fifo_w288_d3_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;conv2d_64_padded_window_stream_18_U(accel_fifo_w288_d3_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;conv2d_64_padded_window_stream_19_U(accel_fifo_w288_d3_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;conv2d_64_padded_window_stream_20_U(accel_fifo_w288_d3_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;conv2d_64_padded_window_stream_21_U(accel_fifo_w288_d3_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;conv2d_64_padded_window_stream_22_U(accel_fifo_w288_d3_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;conv2d_64_padded_window_stream_23_U(accel_fifo_w288_d3_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;conv2d_64_padded_window_stream_24_U(accel_fifo_w288_d3_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;conv2d_64_padded_window_stream_25_U(accel_fifo_w288_d3_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;conv2d_64_padded_window_stream_26_U(accel_fifo_w288_d3_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;conv2d_64_padded_window_stream_27_U(accel_fifo_w288_d3_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;conv2d_64_padded_window_stream_28_U(accel_fifo_w288_d3_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;conv2d_64_padded_window_stream_29_U(accel_fifo_w288_d3_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;conv2d_64_padded_window_stream_30_U(accel_fifo_w288_d3_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;conv2d_64_padded_window_stream_31_U(accel_fifo_w288_d3_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;in_channel_map_stream_0_U(accel_fifo_w32_d3_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;in_channel_map_stream_1_U(accel_fifo_w32_d3_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;in_channel_map_stream_2_U(accel_fifo_w32_d3_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;in_channel_map_stream_3_U(accel_fifo_w32_d3_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;in_channel_map_stream_4_U(accel_fifo_w32_d3_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;in_channel_map_stream_5_U(accel_fifo_w32_d3_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;in_channel_map_stream_6_U(accel_fifo_w32_d3_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;in_channel_map_stream_7_U(accel_fifo_w32_d3_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;in_channel_map_stream_8_U(accel_fifo_w32_d3_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;in_channel_map_stream_9_U(accel_fifo_w32_d3_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;in_channel_map_stream_10_U(accel_fifo_w32_d3_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;in_channel_map_stream_11_U(accel_fifo_w32_d3_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;in_channel_map_stream_12_U(accel_fifo_w32_d3_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;in_channel_map_stream_13_U(accel_fifo_w32_d3_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;in_channel_map_stream_14_U(accel_fifo_w32_d3_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;in_channel_map_stream_15_U(accel_fifo_w32_d3_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;in_channel_map_stream_16_U(accel_fifo_w32_d3_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;in_channel_map_stream_17_U(accel_fifo_w32_d3_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;in_channel_map_stream_18_U(accel_fifo_w32_d3_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;in_channel_map_stream_19_U(accel_fifo_w32_d3_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;in_channel_map_stream_20_U(accel_fifo_w32_d3_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;in_channel_map_stream_21_U(accel_fifo_w32_d3_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;in_channel_map_stream_22_U(accel_fifo_w32_d3_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;in_channel_map_stream_23_U(accel_fifo_w32_d3_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;in_channel_map_stream_24_U(accel_fifo_w32_d3_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;in_channel_map_stream_25_U(accel_fifo_w32_d3_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;in_channel_map_stream_26_U(accel_fifo_w32_d3_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;in_channel_map_stream_27_U(accel_fifo_w32_d3_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;in_channel_map_stream_28_U(accel_fifo_w32_d3_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;in_channel_map_stream_29_U(accel_fifo_w32_d3_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;in_channel_map_stream_30_U(accel_fifo_w32_d3_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;in_channel_map_stream_31_U(accel_fifo_w32_d3_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;conv2d_64_feature_map_stream_U(accel_fifo_w32_d3_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;conv2d_64_activations_stream_U(accel_fifo_w1_d12544_A)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;conv2d_64_f_map_out_U(accel_fifo_w32_d12544_A)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;maxp2d_64_window_stream_U(accel_fifo_w128_d3_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;maxp2d_64_feature_map_stream_U(accel_fifo_w32_d3_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;maxp2d_64_activations_window_stream_U(accel_fifo_w4_d3136_A)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;maxp2d_64_f_map_out_U(accel_fifo_w32_d3136_A)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;dense_feature_map_stream_U(accel_fifo_w32_d3_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;dense_activations_stream_U(accel_fifo_w1_d128_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;dense_f_map_out_U(accel_fifo_w32_d128_A)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;softmax_f_map_out_U(accel_fifo_w32_d10_S)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;start_for_write_gmem_U0_U(accel_start_for_write_gmem_U0)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;start_for_pad_windows_1c_float_28u_28u_3u_3u_32u_U0_U(accel_start_for_pad_windows_1c_float_28u_28u_3u_3u_32u_U0)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;start_for_conv2d_activate_1c_28u_28u_3u_3u_32u_U0_U(accel_start_for_conv2d_activate_1c_28u_28u_3u_3u_32u_U0)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;start_for_create_window_stream_maxp2d_28u_28u_32u_2u_2u_U0_U(accel_start_for_create_window_stream_maxp2d_28u_28u_32u_2u_2u_U0)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;start_for_maxp2d_6272u_2u_2u_U0_U(accel_start_for_maxp2d_6272u_2u_2u_U0)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;start_for_create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_U0_U(accel_start_for_create_window_stream_conv2d_mc_float_14u_14u_32u_3u_3u_U0)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;start_for_pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0_U(accel_start_for_pad_windows_mc_float_14u_14u_32u_3u_3u_64u_U0)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_U0_U(accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_U0)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_1_U0_U(accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_1_U0)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_2_U0_U(accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_2_U0)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_3_U0_U(accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_3_U0)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_4_U0_U(accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_4_U0)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_5_U0_U(accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_5_U0)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_6_U0_U(accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_6_U0)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_7_U0_U(accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_7_U0)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_8_U0_U(accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_8_U0)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_9_U0_U(accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_9_U0)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_10_U0_U(accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_10_U0)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_11_U0_U(accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_11_U0)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_12_U0_U(accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_12_U0)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_13_U0_U(accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_13_U0)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_14_U0_U(accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_14_U0)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_15_U0_U(accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_15_U0)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_16_U0_U(accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_16_U0)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_17_U0_U(accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_17_U0)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_18_U0_U(accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_18_U0)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_19_U0_U(accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_19_U0)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_20_U0_U(accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_20_U0)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_21_U0_U(accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_21_U0)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_22_U0_U(accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_22_U0)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_23_U0_U(accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_23_U0)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_24_U0_U(accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_24_U0)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_25_U0_U(accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_25_U0)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_26_U0_U(accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_26_U0)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_27_U0_U(accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_27_U0)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_28_U0_U(accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_28_U0)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_29_U0_U(accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_29_U0)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_30_U0_U(accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_30_U0)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_31_U0_U(accel_start_for_conv2d_sum_mc_float_14u_14u_3u_3u_64u_31_U0)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;start_for_create_window_stream_maxp2d_14u_14u_64u_2u_2u_U0_U(accel_start_for_create_window_stream_maxp2d_14u_14u_64u_2u_2u_U0)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;start_for_maxp2d_3136u_2u_2u_U0_U(accel_start_for_maxp2d_3136u_2u_2u_U0)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Generating all RTL models: CPU user time: 20.3 seconds. CPU system time: 0.65 seconds. Elapsed time: 21.17 seconds; current allocated memory: 5.905 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1603]" key="HLS 200-1603" tag="VITIS_INTERFACE" content="Design has inferred MAXI bursts, see Vitis HLS GUI synthesis summary report for detailed information." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Updating report files: CPU user time: 64.4 seconds. CPU system time: 0.24 seconds. Elapsed time: 64.79 seconds; current allocated memory: 6.310 GB." resolution=""/>
	<Message severity="INFO" prefix="[VHDL 208-304]" key="VHDL_304_1066" tag="" content="Generating VHDL RTL for accel." resolution=""/>
	<Message severity="INFO" prefix="[VLOG 209-307]" key="VLOG_307_1067" tag="" content="Generating Verilog RTL for accel." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-790]" key="HLS 200-790" tag="LOOP,VITIS_KERNEL" content="**** Loop Constraint Status: All loop constraints were satisfied." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-789]" key="HLS 200-789" tag="THROUGHPUT,VITIS_KERNEL" content="**** Estimated Fmax: 129.45 MHz" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Command csynth_design CPU user time: 1357.42 seconds. CPU system time: 13.34 seconds. Elapsed time: 1371.66 seconds; current allocated memory: 5.084 GB." resolution=""/>
</Messages>
