;redcode
;assert 1
	SPL 0, <702
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -1, @-20
	ADD 120, 0
	CMP @0, @-2
	CMP 20, 110
	MOV -7, <-20
	SUB @121, 103
	SUB <-100, -100
	SUB #-600, <0
	SUB #-600, <0
	SLT 120, 0
	SUB @1, @9
	SUB @-121, 100
	SUB @-121, 100
	SUB #12, @200
	ADD 210, 60
	SPL 0, #2
	SLT 210, 30
	SLT 120, 0
	SLT 120, 0
	SUB -207, <-120
	SUB -207, <-120
	SLT -100, -100
	SUB 20, 110
	SUB -207, <-120
	SUB 0, <-1
	MOV -11, -90
	CMP @121, 103
	MOV <300, 91
	SUB @-127, 100
	SUB @-127, 100
	ADD #-270, <-1
	ADD 210, 30
	SPL @300, 90
	SUB @1, @9
	ADD #-270, <-1
	ADD 210, 30
	MOV -7, <-20
	SUB 20, 110
	DJN -1, @-20
	DJN -1, @-20
	SUB #-72, @-200
	SPL 0, <702
	DJN -1, @-20
	CMP -207, <-120
	SPL 0, <702
