<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="nios_system/simulation/submodules/nios_system_avalon_st_adapter_001_timing_adapter_0.v"
   type="VERILOG"
   library="timing_adapter_0" />
 <file
   path="nios_system/simulation/submodules/nios_system_avalon_st_adapter_001_timing_adapter_0_fifo.v"
   type="VERILOG"
   library="timing_adapter_0" />
 <file
   path="nios_system/simulation/submodules/nios_system_avalon_st_adapter_001_channel_adapter_0.v"
   type="VERILOG"
   library="channel_adapter_0" />
 <file
   path="nios_system/simulation/submodules/nios_system_avalon_st_adapter_001_data_format_adapter_0.v"
   type="VERILOG"
   library="data_format_adapter_0" />
 <file
   path="nios_system/simulation/submodules/nios_system_avalon_st_adapter_error_adapter_0.v"
   type="VERILOG"
   library="error_adapter_0" />
 <file
   path="nios_system/simulation/submodules/nios_system_avalon_st_adapter_channel_adapter_0.v"
   type="VERILOG"
   library="channel_adapter_0" />
 <file
   path="nios_system/simulation/submodules/nios_system_avalon_st_adapter_data_format_adapter_0.v"
   type="VERILOG"
   library="data_format_adapter_0" />
 <file
   path="nios_system/simulation/submodules/mentor/altera_eth_tse_mac.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="modelsim" />
 <file
   path="nios_system/simulation/submodules/aldec/altera_eth_tse_mac.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="riviera" />
 <file
   path="nios_system/simulation/submodules/mentor/altera_tse_clk_cntl.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="modelsim" />
 <file
   path="nios_system/simulation/submodules/aldec/altera_tse_clk_cntl.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="riviera" />
 <file
   path="nios_system/simulation/submodules/mentor/altera_tse_crc328checker.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="modelsim" />
 <file
   path="nios_system/simulation/submodules/aldec/altera_tse_crc328checker.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="riviera" />
 <file
   path="nios_system/simulation/submodules/mentor/altera_tse_crc328generator.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="modelsim" />
 <file
   path="nios_system/simulation/submodules/aldec/altera_tse_crc328generator.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="riviera" />
 <file
   path="nios_system/simulation/submodules/mentor/altera_tse_crc32ctl8.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="modelsim" />
 <file
   path="nios_system/simulation/submodules/aldec/altera_tse_crc32ctl8.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="riviera" />
 <file
   path="nios_system/simulation/submodules/mentor/altera_tse_crc32galois8.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="modelsim" />
 <file
   path="nios_system/simulation/submodules/aldec/altera_tse_crc32galois8.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="riviera" />
 <file
   path="nios_system/simulation/submodules/mentor/altera_tse_gmii_io.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="modelsim" />
 <file
   path="nios_system/simulation/submodules/aldec/altera_tse_gmii_io.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="riviera" />
 <file
   path="nios_system/simulation/submodules/mentor/altera_tse_lb_read_cntl.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="modelsim" />
 <file
   path="nios_system/simulation/submodules/aldec/altera_tse_lb_read_cntl.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="riviera" />
 <file
   path="nios_system/simulation/submodules/mentor/altera_tse_lb_wrt_cntl.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="modelsim" />
 <file
   path="nios_system/simulation/submodules/aldec/altera_tse_lb_wrt_cntl.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="riviera" />
 <file
   path="nios_system/simulation/submodules/mentor/altera_tse_hashing.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="modelsim" />
 <file
   path="nios_system/simulation/submodules/aldec/altera_tse_hashing.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="riviera" />
 <file
   path="nios_system/simulation/submodules/mentor/altera_tse_host_control.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="modelsim" />
 <file
   path="nios_system/simulation/submodules/aldec/altera_tse_host_control.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="riviera" />
 <file
   path="nios_system/simulation/submodules/mentor/altera_tse_host_control_small.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="modelsim" />
 <file
   path="nios_system/simulation/submodules/aldec/altera_tse_host_control_small.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="riviera" />
 <file
   path="nios_system/simulation/submodules/mentor/altera_tse_mac_control.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="modelsim" />
 <file
   path="nios_system/simulation/submodules/aldec/altera_tse_mac_control.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="riviera" />
 <file
   path="nios_system/simulation/submodules/mentor/altera_tse_register_map.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="modelsim" />
 <file
   path="nios_system/simulation/submodules/aldec/altera_tse_register_map.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="riviera" />
 <file
   path="nios_system/simulation/submodules/mentor/altera_tse_register_map_small.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="modelsim" />
 <file
   path="nios_system/simulation/submodules/aldec/altera_tse_register_map_small.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="riviera" />
 <file
   path="nios_system/simulation/submodules/mentor/altera_tse_rx_counter_cntl.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="modelsim" />
 <file
   path="nios_system/simulation/submodules/aldec/altera_tse_rx_counter_cntl.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="riviera" />
 <file
   path="nios_system/simulation/submodules/mentor/altera_tse_shared_mac_control.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="modelsim" />
 <file
   path="nios_system/simulation/submodules/aldec/altera_tse_shared_mac_control.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="riviera" />
 <file
   path="nios_system/simulation/submodules/mentor/altera_tse_shared_register_map.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="modelsim" />
 <file
   path="nios_system/simulation/submodules/aldec/altera_tse_shared_register_map.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="riviera" />
 <file
   path="nios_system/simulation/submodules/mentor/altera_tse_tx_counter_cntl.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="modelsim" />
 <file
   path="nios_system/simulation/submodules/aldec/altera_tse_tx_counter_cntl.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="riviera" />
 <file
   path="nios_system/simulation/submodules/mentor/altera_tse_lfsr_10.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="modelsim" />
 <file
   path="nios_system/simulation/submodules/aldec/altera_tse_lfsr_10.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="riviera" />
 <file
   path="nios_system/simulation/submodules/mentor/altera_tse_loopback_ff.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="modelsim" />
 <file
   path="nios_system/simulation/submodules/aldec/altera_tse_loopback_ff.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="riviera" />
 <file
   path="nios_system/simulation/submodules/mentor/altera_tse_altshifttaps.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="modelsim" />
 <file
   path="nios_system/simulation/submodules/aldec/altera_tse_altshifttaps.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="riviera" />
 <file
   path="nios_system/simulation/submodules/mentor/altera_tse_fifoless_mac_rx.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="modelsim" />
 <file
   path="nios_system/simulation/submodules/aldec/altera_tse_fifoless_mac_rx.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="riviera" />
 <file
   path="nios_system/simulation/submodules/mentor/altera_tse_mac_rx.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="modelsim" />
 <file
   path="nios_system/simulation/submodules/aldec/altera_tse_mac_rx.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="riviera" />
 <file
   path="nios_system/simulation/submodules/mentor/altera_tse_fifoless_mac_tx.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="modelsim" />
 <file
   path="nios_system/simulation/submodules/aldec/altera_tse_fifoless_mac_tx.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="riviera" />
 <file
   path="nios_system/simulation/submodules/mentor/altera_tse_mac_tx.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="modelsim" />
 <file
   path="nios_system/simulation/submodules/aldec/altera_tse_mac_tx.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="riviera" />
 <file
   path="nios_system/simulation/submodules/mentor/altera_tse_magic_detection.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="modelsim" />
 <file
   path="nios_system/simulation/submodules/aldec/altera_tse_magic_detection.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="riviera" />
 <file
   path="nios_system/simulation/submodules/mentor/altera_tse_mdio.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="modelsim" />
 <file
   path="nios_system/simulation/submodules/aldec/altera_tse_mdio.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="riviera" />
 <file
   path="nios_system/simulation/submodules/mentor/altera_tse_mdio_clk_gen.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="modelsim" />
 <file
   path="nios_system/simulation/submodules/aldec/altera_tse_mdio_clk_gen.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="riviera" />
 <file
   path="nios_system/simulation/submodules/mentor/altera_tse_mdio_cntl.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="modelsim" />
 <file
   path="nios_system/simulation/submodules/aldec/altera_tse_mdio_cntl.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="riviera" />
 <file
   path="nios_system/simulation/submodules/mentor/altera_tse_top_mdio.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="modelsim" />
 <file
   path="nios_system/simulation/submodules/aldec/altera_tse_top_mdio.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="riviera" />
 <file
   path="nios_system/simulation/submodules/mentor/altera_tse_mii_rx_if.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="modelsim" />
 <file
   path="nios_system/simulation/submodules/aldec/altera_tse_mii_rx_if.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="riviera" />
 <file
   path="nios_system/simulation/submodules/mentor/altera_tse_mii_tx_if.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="modelsim" />
 <file
   path="nios_system/simulation/submodules/aldec/altera_tse_mii_tx_if.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="riviera" />
 <file
   path="nios_system/simulation/submodules/mentor/altera_tse_pipeline_base.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="modelsim" />
 <file
   path="nios_system/simulation/submodules/aldec/altera_tse_pipeline_base.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="riviera" />
 <file
   path="nios_system/simulation/submodules/mentor/altera_tse_pipeline_stage.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="modelsim" />
 <file
   path="nios_system/simulation/submodules/aldec/altera_tse_pipeline_stage.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="riviera" />
 <file
   path="nios_system/simulation/submodules/mentor/altera_tse_dpram_16x32.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="modelsim" />
 <file
   path="nios_system/simulation/submodules/aldec/altera_tse_dpram_16x32.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="riviera" />
 <file
   path="nios_system/simulation/submodules/mentor/altera_tse_dpram_8x32.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="modelsim" />
 <file
   path="nios_system/simulation/submodules/aldec/altera_tse_dpram_8x32.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="riviera" />
 <file
   path="nios_system/simulation/submodules/mentor/altera_tse_quad_16x32.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="modelsim" />
 <file
   path="nios_system/simulation/submodules/aldec/altera_tse_quad_16x32.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="riviera" />
 <file
   path="nios_system/simulation/submodules/mentor/altera_tse_quad_8x32.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="modelsim" />
 <file
   path="nios_system/simulation/submodules/aldec/altera_tse_quad_8x32.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="riviera" />
 <file
   path="nios_system/simulation/submodules/mentor/altera_tse_fifoless_retransmit_cntl.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="modelsim" />
 <file
   path="nios_system/simulation/submodules/aldec/altera_tse_fifoless_retransmit_cntl.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="riviera" />
 <file
   path="nios_system/simulation/submodules/mentor/altera_tse_retransmit_cntl.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="modelsim" />
 <file
   path="nios_system/simulation/submodules/aldec/altera_tse_retransmit_cntl.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="riviera" />
 <file
   path="nios_system/simulation/submodules/mentor/altera_tse_rgmii_in1.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="modelsim" />
 <file
   path="nios_system/simulation/submodules/aldec/altera_tse_rgmii_in1.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="riviera" />
 <file
   path="nios_system/simulation/submodules/mentor/altera_tse_rgmii_in4.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="modelsim" />
 <file
   path="nios_system/simulation/submodules/aldec/altera_tse_rgmii_in4.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="riviera" />
 <file
   path="nios_system/simulation/submodules/mentor/altera_tse_rgmii_module.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="modelsim" />
 <file
   path="nios_system/simulation/submodules/aldec/altera_tse_rgmii_module.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="riviera" />
 <file
   path="nios_system/simulation/submodules/mentor/altera_tse_rgmii_out1.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="modelsim" />
 <file
   path="nios_system/simulation/submodules/aldec/altera_tse_rgmii_out1.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="riviera" />
 <file
   path="nios_system/simulation/submodules/mentor/altera_tse_rgmii_out4.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="modelsim" />
 <file
   path="nios_system/simulation/submodules/aldec/altera_tse_rgmii_out4.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="riviera" />
 <file
   path="nios_system/simulation/submodules/mentor/altera_tse_rx_ff.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="modelsim" />
 <file
   path="nios_system/simulation/submodules/aldec/altera_tse_rx_ff.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="riviera" />
 <file
   path="nios_system/simulation/submodules/mentor/altera_tse_rx_min_ff.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="modelsim" />
 <file
   path="nios_system/simulation/submodules/aldec/altera_tse_rx_min_ff.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="riviera" />
 <file
   path="nios_system/simulation/submodules/mentor/altera_tse_rx_ff_cntrl.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="modelsim" />
 <file
   path="nios_system/simulation/submodules/aldec/altera_tse_rx_ff_cntrl.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="riviera" />
 <file
   path="nios_system/simulation/submodules/mentor/altera_tse_rx_ff_cntrl_32.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="modelsim" />
 <file
   path="nios_system/simulation/submodules/aldec/altera_tse_rx_ff_cntrl_32.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="riviera" />
 <file
   path="nios_system/simulation/submodules/mentor/altera_tse_rx_ff_cntrl_32_shift16.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="modelsim" />
 <file
   path="nios_system/simulation/submodules/aldec/altera_tse_rx_ff_cntrl_32_shift16.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="riviera" />
 <file
   path="nios_system/simulation/submodules/mentor/altera_tse_rx_ff_length.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="modelsim" />
 <file
   path="nios_system/simulation/submodules/aldec/altera_tse_rx_ff_length.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="riviera" />
 <file
   path="nios_system/simulation/submodules/mentor/altera_tse_rx_stat_extract.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="modelsim" />
 <file
   path="nios_system/simulation/submodules/aldec/altera_tse_rx_stat_extract.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="riviera" />
 <file
   path="nios_system/simulation/submodules/mentor/altera_tse_timing_adapter32.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="modelsim" />
 <file
   path="nios_system/simulation/submodules/aldec/altera_tse_timing_adapter32.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="riviera" />
 <file
   path="nios_system/simulation/submodules/mentor/altera_tse_timing_adapter8.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="modelsim" />
 <file
   path="nios_system/simulation/submodules/aldec/altera_tse_timing_adapter8.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="riviera" />
 <file
   path="nios_system/simulation/submodules/mentor/altera_tse_timing_adapter_fifo32.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="modelsim" />
 <file
   path="nios_system/simulation/submodules/aldec/altera_tse_timing_adapter_fifo32.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="riviera" />
 <file
   path="nios_system/simulation/submodules/mentor/altera_tse_timing_adapter_fifo8.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="modelsim" />
 <file
   path="nios_system/simulation/submodules/aldec/altera_tse_timing_adapter_fifo8.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="riviera" />
 <file
   path="nios_system/simulation/submodules/mentor/altera_tse_top_1geth.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="modelsim" />
 <file
   path="nios_system/simulation/submodules/aldec/altera_tse_top_1geth.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="riviera" />
 <file
   path="nios_system/simulation/submodules/mentor/altera_tse_top_fifoless_1geth.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="modelsim" />
 <file
   path="nios_system/simulation/submodules/aldec/altera_tse_top_fifoless_1geth.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="riviera" />
 <file
   path="nios_system/simulation/submodules/mentor/altera_tse_top_w_fifo.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="modelsim" />
 <file
   path="nios_system/simulation/submodules/aldec/altera_tse_top_w_fifo.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="riviera" />
 <file
   path="nios_system/simulation/submodules/mentor/altera_tse_top_w_fifo_10_100_1000.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="modelsim" />
 <file
   path="nios_system/simulation/submodules/aldec/altera_tse_top_w_fifo_10_100_1000.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="riviera" />
 <file
   path="nios_system/simulation/submodules/mentor/altera_tse_top_wo_fifo.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="modelsim" />
 <file
   path="nios_system/simulation/submodules/aldec/altera_tse_top_wo_fifo.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="riviera" />
 <file
   path="nios_system/simulation/submodules/mentor/altera_tse_top_wo_fifo_10_100_1000.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="modelsim" />
 <file
   path="nios_system/simulation/submodules/aldec/altera_tse_top_wo_fifo_10_100_1000.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="riviera" />
 <file
   path="nios_system/simulation/submodules/mentor/altera_tse_mac_woff.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="modelsim" />
 <file
   path="nios_system/simulation/submodules/aldec/altera_tse_mac_woff.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="riviera" />
 <file
   path="nios_system/simulation/submodules/mentor/altera_tse_top_gen_host.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="modelsim" />
 <file
   path="nios_system/simulation/submodules/aldec/altera_tse_top_gen_host.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="riviera" />
 <file
   path="nios_system/simulation/submodules/mentor/altera_tse_tx_ff.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="modelsim" />
 <file
   path="nios_system/simulation/submodules/aldec/altera_tse_tx_ff.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="riviera" />
 <file
   path="nios_system/simulation/submodules/mentor/altera_tse_tx_min_ff.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="modelsim" />
 <file
   path="nios_system/simulation/submodules/aldec/altera_tse_tx_min_ff.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="riviera" />
 <file
   path="nios_system/simulation/submodules/mentor/altera_tse_tx_ff_cntrl.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="modelsim" />
 <file
   path="nios_system/simulation/submodules/aldec/altera_tse_tx_ff_cntrl.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="riviera" />
 <file
   path="nios_system/simulation/submodules/mentor/altera_tse_tx_ff_cntrl_32.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="modelsim" />
 <file
   path="nios_system/simulation/submodules/aldec/altera_tse_tx_ff_cntrl_32.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="riviera" />
 <file
   path="nios_system/simulation/submodules/mentor/altera_tse_tx_ff_cntrl_32_shift16.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="modelsim" />
 <file
   path="nios_system/simulation/submodules/aldec/altera_tse_tx_ff_cntrl_32_shift16.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="riviera" />
 <file
   path="nios_system/simulation/submodules/mentor/altera_tse_tx_ff_length.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="modelsim" />
 <file
   path="nios_system/simulation/submodules/aldec/altera_tse_tx_ff_length.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="riviera" />
 <file
   path="nios_system/simulation/submodules/mentor/altera_tse_tx_ff_read_cntl.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="modelsim" />
 <file
   path="nios_system/simulation/submodules/aldec/altera_tse_tx_ff_read_cntl.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="riviera" />
 <file
   path="nios_system/simulation/submodules/mentor/altera_tse_tx_stat_extract.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="modelsim" />
 <file
   path="nios_system/simulation/submodules/aldec/altera_tse_tx_stat_extract.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="riviera" />
 <file
   path="nios_system/simulation/submodules/mentor/altera_tse_false_path_marker.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="modelsim" />
 <file
   path="nios_system/simulation/submodules/aldec/altera_tse_false_path_marker.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="riviera" />
 <file
   path="nios_system/simulation/submodules/mentor/altera_tse_reset_synchronizer.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="modelsim" />
 <file
   path="nios_system/simulation/submodules/aldec/altera_tse_reset_synchronizer.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="riviera" />
 <file
   path="nios_system/simulation/submodules/mentor/altera_tse_clock_crosser.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="modelsim" />
 <file
   path="nios_system/simulation/submodules/aldec/altera_tse_clock_crosser.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="riviera" />
 <file
   path="nios_system/simulation/submodules/mentor/altera_tse_a_fifo_13.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="modelsim" />
 <file
   path="nios_system/simulation/submodules/aldec/altera_tse_a_fifo_13.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="riviera" />
 <file
   path="nios_system/simulation/submodules/mentor/altera_tse_a_fifo_24.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="modelsim" />
 <file
   path="nios_system/simulation/submodules/aldec/altera_tse_a_fifo_24.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="riviera" />
 <file
   path="nios_system/simulation/submodules/mentor/altera_tse_a_fifo_34.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="modelsim" />
 <file
   path="nios_system/simulation/submodules/aldec/altera_tse_a_fifo_34.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="riviera" />
 <file
   path="nios_system/simulation/submodules/mentor/altera_tse_a_fifo_opt_1246.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="modelsim" />
 <file
   path="nios_system/simulation/submodules/aldec/altera_tse_a_fifo_opt_1246.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="riviera" />
 <file
   path="nios_system/simulation/submodules/mentor/altera_tse_a_fifo_opt_14_44.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="modelsim" />
 <file
   path="nios_system/simulation/submodules/aldec/altera_tse_a_fifo_opt_14_44.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="riviera" />
 <file
   path="nios_system/simulation/submodules/mentor/altera_tse_a_fifo_opt_36_10.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="modelsim" />
 <file
   path="nios_system/simulation/submodules/aldec/altera_tse_a_fifo_opt_36_10.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="riviera" />
 <file
   path="nios_system/simulation/submodules/mentor/altera_tse_gray_cnt.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="modelsim" />
 <file
   path="nios_system/simulation/submodules/aldec/altera_tse_gray_cnt.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="riviera" />
 <file
   path="nios_system/simulation/submodules/mentor/altera_tse_sdpm_altsyncram.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="modelsim" />
 <file
   path="nios_system/simulation/submodules/aldec/altera_tse_sdpm_altsyncram.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="riviera" />
 <file
   path="nios_system/simulation/submodules/mentor/altera_tse_altsyncram_dpm_fifo.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="modelsim" />
 <file
   path="nios_system/simulation/submodules/aldec/altera_tse_altsyncram_dpm_fifo.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="riviera" />
 <file
   path="nios_system/simulation/submodules/mentor/altera_tse_bin_cnt.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="modelsim" />
 <file
   path="nios_system/simulation/submodules/aldec/altera_tse_bin_cnt.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="riviera" />
 <file
   path="nios_system/simulation/submodules/mentor/altera_tse_ph_calculator.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="modelsim" />
 <file
   path="nios_system/simulation/submodules/aldec/altera_tse_ph_calculator.sv"
   type="SYSTEM_VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="riviera" />
 <file
   path="nios_system/simulation/submodules/mentor/altera_tse_sdpm_gen.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="modelsim" />
 <file
   path="nios_system/simulation/submodules/aldec/altera_tse_sdpm_gen.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="riviera" />
 <file
   path="nios_system/simulation/submodules/mentor/altera_tse_dc_fifo.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="modelsim" />
 <file
   path="nios_system/simulation/submodules/aldec/altera_tse_dc_fifo.v"
   type="VERILOG_ENCRYPT"
   library="i_tse_mac"
   simulator="riviera" />
 <file
   path="nios_system/simulation/submodules/nios_system_avalon_st_adapter_001.v"
   type="VERILOG"
   library="avalon_st_adapter_001" />
 <file
   path="nios_system/simulation/submodules/nios_system_avalon_st_adapter.v"
   type="VERILOG"
   library="avalon_st_adapter" />
 <file
   path="nios_system/simulation/submodules/nios_system_irq_mapper.sv"
   type="SYSTEM_VERILOG"
   library="irq_mapper" />
 <file
   path="nios_system/simulation/submodules/altera_merlin_width_adapter.sv"
   type="SYSTEM_VERILOG"
   library="width_adapter" />
 <file
   path="nios_system/simulation/submodules/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG"
   library="width_adapter" />
 <file
   path="nios_system/simulation/submodules/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="width_adapter" />
 <file
   path="nios_system/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_xbar_mux_001" />
 <file
   path="nios_system/simulation/submodules/nios_system_rsp_xbar_mux_001.sv"
   type="SYSTEM_VERILOG"
   library="rsp_xbar_mux_001" />
 <file
   path="nios_system/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_xbar_mux" />
 <file
   path="nios_system/simulation/submodules/nios_system_rsp_xbar_mux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_xbar_mux" />
 <file
   path="nios_system/simulation/submodules/nios_system_rsp_xbar_demux_015.sv"
   type="SYSTEM_VERILOG"
   library="rsp_xbar_demux_015" />
 <file
   path="nios_system/simulation/submodules/nios_system_rsp_xbar_demux_013.sv"
   type="SYSTEM_VERILOG"
   library="rsp_xbar_demux_013" />
 <file
   path="nios_system/simulation/submodules/nios_system_rsp_xbar_demux_001.sv"
   type="SYSTEM_VERILOG"
   library="rsp_xbar_demux_001" />
 <file
   path="nios_system/simulation/submodules/nios_system_rsp_xbar_demux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_xbar_demux" />
 <file
   path="nios_system/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_xbar_mux_015" />
 <file
   path="nios_system/simulation/submodules/nios_system_cmd_xbar_mux_015.sv"
   type="SYSTEM_VERILOG"
   library="cmd_xbar_mux_015" />
 <file
   path="nios_system/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_xbar_mux_001" />
 <file
   path="nios_system/simulation/submodules/nios_system_cmd_xbar_mux_001.sv"
   type="SYSTEM_VERILOG"
   library="cmd_xbar_mux_001" />
 <file
   path="nios_system/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_xbar_mux" />
 <file
   path="nios_system/simulation/submodules/nios_system_cmd_xbar_mux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_xbar_mux" />
 <file
   path="nios_system/simulation/submodules/nios_system_cmd_xbar_demux_003.sv"
   type="SYSTEM_VERILOG"
   library="cmd_xbar_demux_003" />
 <file
   path="nios_system/simulation/submodules/nios_system_cmd_xbar_demux_002.sv"
   type="SYSTEM_VERILOG"
   library="cmd_xbar_demux_002" />
 <file
   path="nios_system/simulation/submodules/nios_system_cmd_xbar_demux_001.sv"
   type="SYSTEM_VERILOG"
   library="cmd_xbar_demux_001" />
 <file
   path="nios_system/simulation/submodules/nios_system_cmd_xbar_demux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_xbar_demux" />
 <file
   path="nios_system/simulation/submodules/altera_reset_controller.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="nios_system/simulation/submodules/altera_reset_synchronizer.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="nios_system/simulation/submodules/altera_reset_controller.sdc"
   type="SDC"
   library="rst_controller" />
 <file
   path="nios_system/simulation/submodules/altera_merlin_burst_adapter.sv"
   type="SYSTEM_VERILOG"
   library="burst_adapter" />
 <file
   path="nios_system/simulation/submodules/altera_merlin_address_alignment.sv"
   type="SYSTEM_VERILOG"
   library="burst_adapter" />
 <file
   path="nios_system/simulation/submodules/altera_merlin_traffic_limiter.sv"
   type="SYSTEM_VERILOG"
   library="limiter" />
 <file
   path="nios_system/simulation/submodules/altera_avalon_st_pipeline_base.v"
   type="SYSTEM_VERILOG"
   library="limiter" />
 <file
   path="nios_system/simulation/submodules/nios_system_id_router_020.sv"
   type="SYSTEM_VERILOG"
   library="id_router_020" />
 <file
   path="nios_system/simulation/submodules/nios_system_id_router_015.sv"
   type="SYSTEM_VERILOG"
   library="id_router_015" />
 <file
   path="nios_system/simulation/submodules/nios_system_id_router_013.sv"
   type="SYSTEM_VERILOG"
   library="id_router_013" />
 <file
   path="nios_system/simulation/submodules/nios_system_id_router_002.sv"
   type="SYSTEM_VERILOG"
   library="id_router_002" />
 <file
   path="nios_system/simulation/submodules/nios_system_id_router_001.sv"
   type="SYSTEM_VERILOG"
   library="id_router_001" />
 <file
   path="nios_system/simulation/submodules/nios_system_id_router.sv"
   type="SYSTEM_VERILOG"
   library="id_router" />
 <file
   path="nios_system/simulation/submodules/nios_system_addr_router_008.sv"
   type="SYSTEM_VERILOG"
   library="addr_router_008" />
 <file
   path="nios_system/simulation/submodules/nios_system_addr_router_003.sv"
   type="SYSTEM_VERILOG"
   library="addr_router_003" />
 <file
   path="nios_system/simulation/submodules/nios_system_addr_router_002.sv"
   type="SYSTEM_VERILOG"
   library="addr_router_002" />
 <file
   path="nios_system/simulation/submodules/nios_system_addr_router_001.sv"
   type="SYSTEM_VERILOG"
   library="addr_router_001" />
 <file
   path="nios_system/simulation/submodules/nios_system_addr_router.sv"
   type="SYSTEM_VERILOG"
   library="addr_router" />
 <file
   path="nios_system/simulation/submodules/altera_avalon_sc_fifo.v"
   type="VERILOG"
   library="CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" />
 <file
   path="nios_system/simulation/submodules/altera_merlin_slave_agent.sv"
   type="SYSTEM_VERILOG"
   library="CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent" />
 <file
   path="nios_system/simulation/submodules/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="CPU_jtag_debug_module_translator_avalon_universal_slave_0_agent" />
 <file
   path="nios_system/simulation/submodules/altera_merlin_master_agent.sv"
   type="SYSTEM_VERILOG"
   library="CPU_instruction_master_translator_avalon_universal_master_0_agent" />
 <file
   path="nios_system/simulation/submodules/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG"
   library="CPU_jtag_debug_module_translator" />
 <file
   path="nios_system/simulation/submodules/altera_merlin_master_translator.sv"
   type="SYSTEM_VERILOG"
   library="CPU_instruction_master_translator" />
 <file
   path="nios_system/simulation/submodules/altera_customins_slave_translator.sv"
   type="SYSTEM_VERILOG"
   library="CPU_custom_instruction_master_multi_slave_translator0" />
 <file
   path="nios_system/simulation/submodules/nios_system_CPU_custom_instruction_master_multi_xconnect.sv"
   type="SYSTEM_VERILOG"
   library="CPU_custom_instruction_master_multi_xconnect" />
 <file
   path="nios_system/simulation/submodules/altera_customins_master_translator.v"
   type="VERILOG"
   library="CPU_custom_instruction_master_translator" />
 <file
   path="nios_system/simulation/submodules/Audio_CustomDMA.v"
   type="VERILOG"
   library="VideoConferencing_DMA_0" />
 <file
   path="nios_system/simulation/submodules/Ethernet_DMA.v"
   type="VERILOG"
   library="VideoConferencing_DMA_0" />
 <file
   path="nios_system/simulation/submodules/Video_CustomDMA.v"
   type="VERILOG"
   library="VideoConferencing_DMA_0" />
 <file
   path="nios_system/simulation/submodules/VideoConferencing_DMA.v"
   type="VERILOG"
   library="VideoConferencing_DMA_0" />
 <file
   path="nios_system/simulation/submodules/altera_up_video_dma_control_slave.v"
   type="VERILOG"
   library="VGA_DMA_Controller" />
 <file
   path="nios_system/simulation/submodules/altera_up_video_dma_to_memory.v"
   type="VERILOG"
   library="VGA_DMA_Controller" />
 <file
   path="nios_system/simulation/submodules/altera_up_video_dma_to_stream.v"
   type="VERILOG"
   library="VGA_DMA_Controller" />
 <file
   path="nios_system/simulation/submodules/nios_system_VGA_DMA_Controller.v"
   type="VERILOG"
   library="VGA_DMA_Controller" />
 <file
   path="nios_system/simulation/submodules/altera_up_video_dma_control_slave.v"
   type="VERILOG"
   library="LCD_DMA_Controller" />
 <file
   path="nios_system/simulation/submodules/altera_up_video_dma_to_memory.v"
   type="VERILOG"
   library="LCD_DMA_Controller" />
 <file
   path="nios_system/simulation/submodules/altera_up_video_dma_to_stream.v"
   type="VERILOG"
   library="LCD_DMA_Controller" />
 <file
   path="nios_system/simulation/submodules/nios_system_LCD_DMA_Controller.v"
   type="VERILOG"
   library="LCD_DMA_Controller" />
 <file
   path="nios_system/simulation/submodules/nios_system_packet_memory.hex"
   type="HEX"
   library="packet_memory" />
 <file
   path="nios_system/simulation/submodules/nios_system_packet_memory.v"
   type="VERILOG"
   library="packet_memory" />
 <file
   path="nios_system/simulation/submodules/nios_system_descriptor_memory.hex"
   type="HEX"
   library="descriptor_memory" />
 <file
   path="nios_system/simulation/submodules/nios_system_descriptor_memory.v"
   type="VERILOG"
   library="descriptor_memory" />
 <file
   path="nios_system/simulation/submodules/nios_system_enet.v"
   type="VERILOG"
   library="enet" />
 <file
   path="nios_system/simulation/submodules/altera_up_video_128_character_rom.v"
   type="VERILOG"
   library="LCD_Char_Buffer" />
 <file
   path="nios_system/simulation/submodules/altera_up_video_fb_color_rom.v"
   type="VERILOG"
   library="LCD_Char_Buffer" />
 <file
   path="nios_system/simulation/submodules/altera_up_video_char_mode_rom_128.mif"
   type="MIF"
   library="LCD_Char_Buffer" />
 <file
   path="nios_system/simulation/submodules/altera_up_video_fb_color_rom.mif"
   type="MIF"
   library="LCD_Char_Buffer" />
 <file
   path="nios_system/simulation/submodules/nios_system_LCD_Char_Buffer.v"
   type="VERILOG"
   library="LCD_Char_Buffer" />
 <file
   path="nios_system/simulation/submodules/nios_system_USB.v"
   type="VERILOG"
   library="USB" />
 <file
   path="nios_system/simulation/submodules/altera_up_accelerometer_spi_serial_bus_controller.v"
   type="VERILOG"
   library="Accelerometer" />
 <file
   path="nios_system/simulation/submodules/altera_up_accelerometer_spi_slow_clock_generator.v"
   type="VERILOG"
   library="Accelerometer" />
 <file
   path="nios_system/simulation/submodules/altera_up_accelerometer_spi_auto_init.v"
   type="VERILOG"
   library="Accelerometer" />
 <file
   path="nios_system/simulation/submodules/altera_up_accelerometer_spi_auto_init_ctrl.v"
   type="VERILOG"
   library="Accelerometer" />
 <file
   path="nios_system/simulation/submodules/nios_system_Accelerometer.v"
   type="VERILOG"
   library="Accelerometer" />
 <file
   path="nios_system/simulation/submodules/altera_up_video_dma_control_slave.v"
   type="VERILOG"
   library="Camera_DMA_Controller" />
 <file
   path="nios_system/simulation/submodules/altera_up_video_dma_to_memory.v"
   type="VERILOG"
   library="Camera_DMA_Controller" />
 <file
   path="nios_system/simulation/submodules/altera_up_video_dma_to_stream.v"
   type="VERILOG"
   library="Camera_DMA_Controller" />
 <file
   path="nios_system/simulation/submodules/nios_system_Camera_DMA_Controller.v"
   type="VERILOG"
   library="Camera_DMA_Controller" />
 <file
   path="nios_system/simulation/submodules/altera_up_video_dma_control_slave.v"
   type="VERILOG"
   library="Video_In_DMA_Controller" />
 <file
   path="nios_system/simulation/submodules/altera_up_video_dma_to_memory.v"
   type="VERILOG"
   library="Video_In_DMA_Controller" />
 <file
   path="nios_system/simulation/submodules/altera_up_video_dma_to_stream.v"
   type="VERILOG"
   library="Video_In_DMA_Controller" />
 <file
   path="nios_system/simulation/submodules/nios_system_Video_In_DMA_Controller.v"
   type="VERILOG"
   library="Video_In_DMA_Controller" />
 <file
   path="nios_system/simulation/submodules/nios_system_LCD_Dual_Clock_FIFO.v"
   type="VERILOG"
   library="LCD_Dual_Clock_FIFO" />
 <file
   path="nios_system/simulation/submodules/altera_up_video_scaler_shrink.v"
   type="VERILOG"
   library="LCD_Scalar" />
 <file
   path="nios_system/simulation/submodules/altera_up_video_scaler_multiply_width.v"
   type="VERILOG"
   library="LCD_Scalar" />
 <file
   path="nios_system/simulation/submodules/altera_up_video_scaler_multiply_height.v"
   type="VERILOG"
   library="LCD_Scalar" />
 <file
   path="nios_system/simulation/submodules/nios_system_LCD_Scalar.v"
   type="VERILOG"
   library="LCD_Scalar" />
 <file
   path="nios_system/simulation/submodules/nios_system_LCD_RGB_Resampler.v"
   type="VERILOG"
   library="LCD_RGB_Resampler" />
 <file
   path="nios_system/simulation/submodules/altera_up_avalon_video_vga_timing.v"
   type="VERILOG"
   library="LCD_Controller" />
 <file
   path="nios_system/simulation/submodules/nios_system_LCD_Controller.v"
   type="VERILOG"
   library="LCD_Controller" />
 <file
   path="nios_system/simulation/submodules/altera_up_video_clipper_add.v"
   type="VERILOG"
   library="Camera_Clipper" />
 <file
   path="nios_system/simulation/submodules/altera_up_video_clipper_drop.v"
   type="VERILOG"
   library="Camera_Clipper" />
 <file
   path="nios_system/simulation/submodules/altera_up_video_clipper_counters.v"
   type="VERILOG"
   library="Camera_Clipper" />
 <file
   path="nios_system/simulation/submodules/nios_system_Camera_Clipper.v"
   type="VERILOG"
   library="Camera_Clipper" />
 <file
   path="nios_system/simulation/submodules/altera_up_video_scaler_shrink.v"
   type="VERILOG"
   library="Camera_Scaler" />
 <file
   path="nios_system/simulation/submodules/altera_up_video_scaler_multiply_width.v"
   type="VERILOG"
   library="Camera_Scaler" />
 <file
   path="nios_system/simulation/submodules/altera_up_video_scaler_multiply_height.v"
   type="VERILOG"
   library="Camera_Scaler" />
 <file
   path="nios_system/simulation/submodules/nios_system_Camera_Scaler.v"
   type="VERILOG"
   library="Camera_Scaler" />
 <file
   path="nios_system/simulation/submodules/nios_system_Camera_Bayer_Resampler.v"
   type="VERILOG"
   library="Camera_Bayer_Resampler" />
 <file
   path="nios_system/simulation/submodules/altera_up_video_itu_656_decoder.v"
   type="VERILOG"
   library="Camera_In" />
 <file
   path="nios_system/simulation/submodules/altera_up_video_decoder_add_endofpacket.v"
   type="VERILOG"
   library="Camera_In" />
 <file
   path="nios_system/simulation/submodules/altera_up_video_camera_decoder.v"
   type="VERILOG"
   library="Camera_In" />
 <file
   path="nios_system/simulation/submodules/altera_up_video_dual_clock_fifo.v"
   type="VERILOG"
   library="Camera_In" />
 <file
   path="nios_system/simulation/submodules/nios_system_Camera_In.v"
   type="VERILOG"
   library="Camera_In" />
 <file
   path="nios_system/simulation/submodules/altera_up_av_config_serial_bus_controller.v"
   type="VERILOG"
   library="Camera_Config" />
 <file
   path="nios_system/simulation/submodules/altera_up_slow_clock_generator.v"
   type="VERILOG"
   library="Camera_Config" />
 <file
   path="nios_system/simulation/submodules/altera_up_av_config_auto_init.v"
   type="VERILOG"
   library="Camera_Config" />
 <file
   path="nios_system/simulation/submodules/altera_up_av_config_auto_init_dc2.v"
   type="VERILOG"
   library="Camera_Config" />
 <file
   path="nios_system/simulation/submodules/altera_up_av_config_auto_init_d5m.v"
   type="VERILOG"
   library="Camera_Config" />
 <file
   path="nios_system/simulation/submodules/altera_up_av_config_auto_init_lcm.v"
   type="VERILOG"
   library="Camera_Config" />
 <file
   path="nios_system/simulation/submodules/altera_up_av_config_auto_init_ltm.v"
   type="VERILOG"
   library="Camera_Config" />
 <file
   path="nios_system/simulation/submodules/altera_up_av_config_auto_init_ob_de2_35.v"
   type="VERILOG"
   library="Camera_Config" />
 <file
   path="nios_system/simulation/submodules/altera_up_av_config_auto_init_ob_adv7181.v"
   type="VERILOG"
   library="Camera_Config" />
 <file
   path="nios_system/simulation/submodules/altera_up_av_config_auto_init_ob_de2_70.v"
   type="VERILOG"
   library="Camera_Config" />
 <file
   path="nios_system/simulation/submodules/altera_up_av_config_auto_init_ob_de2_115.v"
   type="VERILOG"
   library="Camera_Config" />
 <file
   path="nios_system/simulation/submodules/altera_up_av_config_auto_init_ob_audio.v"
   type="VERILOG"
   library="Camera_Config" />
 <file
   path="nios_system/simulation/submodules/altera_up_av_config_auto_init_ob_adv7180.v"
   type="VERILOG"
   library="Camera_Config" />
 <file
   path="nios_system/simulation/submodules/nios_system_Camera_Config.v"
   type="VERILOG"
   library="Camera_Config" />
 <file
   path="nios_system/simulation/submodules/altera_up_video_scaler_shrink.v"
   type="VERILOG"
   library="Video_In_Scaler" />
 <file
   path="nios_system/simulation/submodules/altera_up_video_scaler_multiply_width.v"
   type="VERILOG"
   library="Video_In_Scaler" />
 <file
   path="nios_system/simulation/submodules/altera_up_video_scaler_multiply_height.v"
   type="VERILOG"
   library="Video_In_Scaler" />
 <file
   path="nios_system/simulation/submodules/nios_system_Video_In_Scaler.v"
   type="VERILOG"
   library="Video_In_Scaler" />
 <file
   path="nios_system/simulation/submodules/altera_up_video_clipper_add.v"
   type="VERILOG"
   library="Video_In_Clipper" />
 <file
   path="nios_system/simulation/submodules/altera_up_video_clipper_drop.v"
   type="VERILOG"
   library="Video_In_Clipper" />
 <file
   path="nios_system/simulation/submodules/altera_up_video_clipper_counters.v"
   type="VERILOG"
   library="Video_In_Clipper" />
 <file
   path="nios_system/simulation/submodules/nios_system_Video_In_Clipper.v"
   type="VERILOG"
   library="Video_In_Clipper" />
 <file
   path="nios_system/simulation/submodules/nios_system_Video_In_RGB_Resampler.v"
   type="VERILOG"
   library="Video_In_RGB_Resampler" />
 <file
   path="nios_system/simulation/submodules/altera_up_YCrCb_to_RGB_converter.v"
   type="VERILOG"
   library="Video_In_CSC" />
 <file
   path="nios_system/simulation/submodules/altera_up_RGB_to_YCrCb_converter.v"
   type="VERILOG"
   library="Video_In_CSC" />
 <file
   path="nios_system/simulation/submodules/nios_system_Video_In_CSC.v"
   type="VERILOG"
   library="Video_In_CSC" />
 <file
   path="nios_system/simulation/submodules/nios_system_Video_In_Chroma_Resampler.v"
   type="VERILOG"
   library="Video_In_Chroma_Resampler" />
 <file
   path="nios_system/simulation/submodules/altera_up_video_itu_656_decoder.v"
   type="VERILOG"
   library="Video_In" />
 <file
   path="nios_system/simulation/submodules/altera_up_video_decoder_add_endofpacket.v"
   type="VERILOG"
   library="Video_In" />
 <file
   path="nios_system/simulation/submodules/altera_up_video_camera_decoder.v"
   type="VERILOG"
   library="Video_In" />
 <file
   path="nios_system/simulation/submodules/altera_up_video_dual_clock_fifo.v"
   type="VERILOG"
   library="Video_In" />
 <file
   path="nios_system/simulation/submodules/nios_system_Video_In.v"
   type="VERILOG"
   library="Video_In" />
 <file
   path="nios_system/simulation/submodules/altera_up_irda_counters.v"
   type="VERILOG"
   library="IrDA" />
 <file
   path="nios_system/simulation/submodules/altera_up_irda_in_deserializer.v"
   type="VERILOG"
   library="IrDA" />
 <file
   path="nios_system/simulation/submodules/altera_up_irda_out_serializer.v"
   type="VERILOG"
   library="IrDA" />
 <file
   path="nios_system/simulation/submodules/altera_up_sync_fifo.v"
   type="VERILOG"
   library="IrDA" />
 <file
   path="nios_system/simulation/submodules/nios_system_IrDA.v"
   type="VERILOG"
   library="IrDA" />
 <file
   path="nios_system/simulation/submodules/nios_system_External_Clocks.v"
   type="VERILOG"
   library="External_Clocks" />
 <file
   path="nios_system/simulation/submodules/nios_system_sysid.vo"
   type="VERILOG"
   library="sysid" />
 <file
   path="nios_system/simulation/submodules/nios_system_CPU.ocp"
   type="OTHER"
   library="CPU" />
 <file
   path="nios_system/simulation/submodules/nios_system_CPU.sdc"
   type="SDC"
   library="CPU" />
 <file
   path="nios_system/simulation/submodules/nios_system_CPU.vo"
   type="VERILOG"
   library="CPU" />
 <file
   path="nios_system/simulation/submodules/nios_system_CPU_ic_tag_ram.dat"
   type="DAT"
   library="CPU" />
 <file
   path="nios_system/simulation/submodules/nios_system_CPU_ic_tag_ram.hex"
   type="HEX"
   library="CPU" />
 <file
   path="nios_system/simulation/submodules/nios_system_CPU_ic_tag_ram.mif"
   type="MIF"
   library="CPU" />
 <file
   path="nios_system/simulation/submodules/nios_system_CPU_jtag_debug_module_sysclk.v"
   type="VERILOG"
   library="CPU" />
 <file
   path="nios_system/simulation/submodules/nios_system_CPU_jtag_debug_module_tck.v"
   type="VERILOG"
   library="CPU" />
 <file
   path="nios_system/simulation/submodules/nios_system_CPU_jtag_debug_module_wrapper.v"
   type="VERILOG"
   library="CPU" />
 <file
   path="nios_system/simulation/submodules/nios_system_CPU_mult_cell.v"
   type="VERILOG"
   library="CPU" />
 <file
   path="nios_system/simulation/submodules/nios_system_CPU_nios2_waves.do"
   type="OTHER"
   library="CPU" />
 <file
   path="nios_system/simulation/submodules/nios_system_CPU_ociram_default_contents.dat"
   type="DAT"
   library="CPU" />
 <file
   path="nios_system/simulation/submodules/nios_system_CPU_ociram_default_contents.hex"
   type="HEX"
   library="CPU" />
 <file
   path="nios_system/simulation/submodules/nios_system_CPU_ociram_default_contents.mif"
   type="MIF"
   library="CPU" />
 <file
   path="nios_system/simulation/submodules/nios_system_CPU_oci_test_bench.v"
   type="VERILOG"
   library="CPU" />
 <file
   path="nios_system/simulation/submodules/nios_system_CPU_rf_ram_a.dat"
   type="DAT"
   library="CPU" />
 <file
   path="nios_system/simulation/submodules/nios_system_CPU_rf_ram_a.hex"
   type="HEX"
   library="CPU" />
 <file
   path="nios_system/simulation/submodules/nios_system_CPU_rf_ram_a.mif"
   type="MIF"
   library="CPU" />
 <file
   path="nios_system/simulation/submodules/nios_system_CPU_rf_ram_b.dat"
   type="DAT"
   library="CPU" />
 <file
   path="nios_system/simulation/submodules/nios_system_CPU_rf_ram_b.hex"
   type="HEX"
   library="CPU" />
 <file
   path="nios_system/simulation/submodules/nios_system_CPU_rf_ram_b.mif"
   type="MIF"
   library="CPU" />
 <file
   path="nios_system/simulation/submodules/nios_system_CPU_test_bench.v"
   type="VERILOG"
   library="CPU" />
 <file
   path="nios_system/simulation/submodules/altera_up_video_alpha_blender_normal.v"
   type="VERILOG"
   library="VGA_Alpha_Blender" />
 <file
   path="nios_system/simulation/submodules/altera_up_video_alpha_blender_simple.v"
   type="VERILOG"
   library="VGA_Alpha_Blender" />
 <file
   path="nios_system/simulation/submodules/nios_system_VGA_Alpha_Blender.v"
   type="VERILOG"
   library="VGA_Alpha_Blender" />
 <file
   path="nios_system/simulation/submodules/fpoint_wrapper.v"
   type="VERILOG"
   library="CPU_fpoint" />
 <file
   path="nios_system/simulation/submodules/fpoint_qsys.v"
   type="VERILOG"
   library="CPU_fpoint" />
 <file
   path="nios_system/simulation/submodules/fpoint_hw_qsys.v"
   type="VERILOG"
   library="CPU_fpoint" />
 <file
   path="nios_system/simulation/submodules/nios_system_VGA_Dual_Clock_FIFO.v"
   type="VERILOG"
   library="VGA_Dual_Clock_FIFO" />
 <file
   path="nios_system/simulation/submodules/altera_up_video_scaler_shrink.v"
   type="VERILOG"
   library="VGA_Pixel_Scaler" />
 <file
   path="nios_system/simulation/submodules/altera_up_video_scaler_multiply_width.v"
   type="VERILOG"
   library="VGA_Pixel_Scaler" />
 <file
   path="nios_system/simulation/submodules/altera_up_video_scaler_multiply_height.v"
   type="VERILOG"
   library="VGA_Pixel_Scaler" />
 <file
   path="nios_system/simulation/submodules/nios_system_VGA_Pixel_Scaler.v"
   type="VERILOG"
   library="VGA_Pixel_Scaler" />
 <file
   path="nios_system/simulation/submodules/nios_system_VGA_Pixel_RGB_Resampler.v"
   type="VERILOG"
   library="VGA_Pixel_RGB_Resampler" />
 <file
   path="nios_system/simulation/submodules/altera_up_avalon_video_vga_timing.v"
   type="VERILOG"
   library="VGA_Controller" />
 <file
   path="nios_system/simulation/submodules/nios_system_VGA_Controller.v"
   type="VERILOG"
   library="VGA_Controller" />
 <file
   path="nios_system/simulation/submodules/altera_up_video_128_character_rom.v"
   type="VERILOG"
   library="VGA_Char_Buffer" />
 <file
   path="nios_system/simulation/submodules/altera_up_video_fb_color_rom.v"
   type="VERILOG"
   library="VGA_Char_Buffer" />
 <file
   path="nios_system/simulation/submodules/altera_up_video_char_mode_rom_128.mif"
   type="MIF"
   library="VGA_Char_Buffer" />
 <file
   path="nios_system/simulation/submodules/altera_up_video_fb_color_rom.mif"
   type="MIF"
   library="VGA_Char_Buffer" />
 <file
   path="nios_system/simulation/submodules/nios_system_VGA_Char_Buffer.v"
   type="VERILOG"
   library="VGA_Char_Buffer" />
 <file
   path="nios_system/simulation/submodules/nios_system_SRAM.v"
   type="VERILOG"
   library="SRAM" />
 <file
   path="nios_system/simulation/submodules/altera_up_ps2.v"
   type="VERILOG"
   library="PS2_Port" />
 <file
   path="nios_system/simulation/submodules/altera_up_ps2_command_out.v"
   type="VERILOG"
   library="PS2_Port" />
 <file
   path="nios_system/simulation/submodules/altera_up_ps2_data_in.v"
   type="VERILOG"
   library="PS2_Port" />
 <file
   path="nios_system/simulation/submodules/nios_system_PS2_Port.v"
   type="VERILOG"
   library="PS2_Port" />
 <file
   path="nios_system/simulation/submodules/altera_up_character_lcd_communication.v"
   type="VERILOG"
   library="Char_LCD_16x2" />
 <file
   path="nios_system/simulation/submodules/altera_up_character_lcd_initialization.v"
   type="VERILOG"
   library="Char_LCD_16x2" />
 <file
   path="nios_system/simulation/submodules/nios_system_Char_LCD_16x2.v"
   type="VERILOG"
   library="Char_LCD_16x2" />
 <file
   path="nios_system/simulation/submodules/altera_up_audio_bit_counter.v"
   type="VERILOG"
   library="Audio" />
 <file
   path="nios_system/simulation/submodules/altera_up_audio_in_deserializer.v"
   type="VERILOG"
   library="Audio" />
 <file
   path="nios_system/simulation/submodules/altera_up_audio_out_serializer.v"
   type="VERILOG"
   library="Audio" />
 <file
   path="nios_system/simulation/submodules/altera_up_clock_edge.v"
   type="VERILOG"
   library="Audio" />
 <file
   path="nios_system/simulation/submodules/altera_up_sync_fifo.v"
   type="VERILOG"
   library="Audio" />
 <file
   path="nios_system/simulation/submodules/nios_system_Audio.v"
   type="VERILOG"
   library="Audio" />
 <file
   path="nios_system/simulation/submodules/altera_up_av_config_serial_bus_controller.v"
   type="VERILOG"
   library="OnBoard_AV" />
 <file
   path="nios_system/simulation/submodules/altera_up_slow_clock_generator.v"
   type="VERILOG"
   library="OnBoard_AV" />
 <file
   path="nios_system/simulation/submodules/altera_up_av_config_auto_init.v"
   type="VERILOG"
   library="OnBoard_AV" />
 <file
   path="nios_system/simulation/submodules/altera_up_av_config_auto_init_dc2.v"
   type="VERILOG"
   library="OnBoard_AV" />
 <file
   path="nios_system/simulation/submodules/altera_up_av_config_auto_init_d5m.v"
   type="VERILOG"
   library="OnBoard_AV" />
 <file
   path="nios_system/simulation/submodules/altera_up_av_config_auto_init_lcm.v"
   type="VERILOG"
   library="OnBoard_AV" />
 <file
   path="nios_system/simulation/submodules/altera_up_av_config_auto_init_ltm.v"
   type="VERILOG"
   library="OnBoard_AV" />
 <file
   path="nios_system/simulation/submodules/altera_up_av_config_auto_init_ob_de2_35.v"
   type="VERILOG"
   library="OnBoard_AV" />
 <file
   path="nios_system/simulation/submodules/altera_up_av_config_auto_init_ob_adv7181.v"
   type="VERILOG"
   library="OnBoard_AV" />
 <file
   path="nios_system/simulation/submodules/altera_up_av_config_auto_init_ob_de2_70.v"
   type="VERILOG"
   library="OnBoard_AV" />
 <file
   path="nios_system/simulation/submodules/altera_up_av_config_auto_init_ob_de2_115.v"
   type="VERILOG"
   library="OnBoard_AV" />
 <file
   path="nios_system/simulation/submodules/altera_up_av_config_auto_init_ob_audio.v"
   type="VERILOG"
   library="OnBoard_AV" />
 <file
   path="nios_system/simulation/submodules/altera_up_av_config_auto_init_ob_adv7180.v"
   type="VERILOG"
   library="OnBoard_AV" />
 <file
   path="nios_system/simulation/submodules/nios_system_OnBoard_AV.v"
   type="VERILOG"
   library="OnBoard_AV" />
 <file
   path="nios_system/simulation/submodules/altera_up_rs232_counters.v"
   type="VERILOG"
   library="Serial_Port" />
 <file
   path="nios_system/simulation/submodules/altera_up_rs232_in_deserializer.v"
   type="VERILOG"
   library="Serial_Port" />
 <file
   path="nios_system/simulation/submodules/altera_up_rs232_out_serializer.v"
   type="VERILOG"
   library="Serial_Port" />
 <file
   path="nios_system/simulation/submodules/altera_up_sync_fifo.v"
   type="VERILOG"
   library="Serial_Port" />
 <file
   path="nios_system/simulation/submodules/nios_system_Serial_Port.v"
   type="VERILOG"
   library="Serial_Port" />
 <file
   path="nios_system/simulation/submodules/nios_system_Expansion_JP5.v"
   type="VERILOG"
   library="Expansion_JP5" />
 <file
   path="nios_system/simulation/submodules/nios_system_Pushbuttons.v"
   type="VERILOG"
   library="Pushbuttons" />
 <file
   path="nios_system/simulation/submodules/nios_system_Slider_Switches.v"
   type="VERILOG"
   library="Slider_Switches" />
 <file
   path="nios_system/simulation/submodules/nios_system_HEX7_HEX4.v"
   type="VERILOG"
   library="HEX7_HEX4" />
 <file
   path="nios_system/simulation/submodules/nios_system_HEX3_HEX0.v"
   type="VERILOG"
   library="HEX3_HEX0" />
 <file
   path="nios_system/simulation/submodules/nios_system_Green_LEDs.v"
   type="VERILOG"
   library="Green_LEDs" />
 <file
   path="nios_system/simulation/submodules/nios_system_Red_LEDs.v"
   type="VERILOG"
   library="Red_LEDs" />
 <file
   path="nios_system/simulation/submodules/nios_system_SDRAM.v"
   type="VERILOG"
   library="SDRAM" />
 <file
   path="nios_system/simulation/submodules/nios_system_Interval_Timer.v"
   type="VERILOG"
   library="Interval_Timer" />
 <file
   path="nios_system/simulation/submodules/nios_system_JTAG_UART.v"
   type="VERILOG"
   library="JTAG_UART" />
 <file path="nios_system/simulation/nios_system.v" type="VERILOG" />
 <topLevel name="nios_system" />
 <deviceFamily name="cycloneive" />
 <modelMap
   controllerPath="nios_system.descriptor_memory"
   modelPath="nios_system.descriptor_memory" />
 <modelMap
   controllerPath="nios_system.packet_memory"
   modelPath="nios_system.packet_memory" />
</simPackage>
