
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_writeOutputs_aligned.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_writeOutputs_aligned.v' to AST representation.
Generating RTLIL representation for module `\td_fused_top_tdf5_writeOutputs_aligned'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: td_fused_top_tdf5_writeOutputs_aligned
Automatically selected td_fused_top_tdf5_writeOutputs_aligned as design top module.

2.2. Analyzing design hierarchy..
Top module:  \td_fused_top_tdf5_writeOutputs_aligned

2.3. Analyzing design hierarchy..
Top module:  \td_fused_top_tdf5_writeOutputs_aligned
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_writeOutputs_aligned.v:141$21 in module td_fused_top_tdf5_writeOutputs_aligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_writeOutputs_aligned.v:133$19 in module td_fused_top_tdf5_writeOutputs_aligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_writeOutputs_aligned.v:125$17 in module td_fused_top_tdf5_writeOutputs_aligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_writeOutputs_aligned.v:117$15 in module td_fused_top_tdf5_writeOutputs_aligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_writeOutputs_aligned.v:109$11 in module td_fused_top_tdf5_writeOutputs_aligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_writeOutputs_aligned.v:101$5 in module td_fused_top_tdf5_writeOutputs_aligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_writeOutputs_aligned.v:87$1 in module td_fused_top_tdf5_writeOutputs_aligned.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 7 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\td_fused_top_tdf5_writeOutputs_aligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_writeOutputs_aligned.v:0$28'.
  Set init value: \ap_CS_fsm = 2'01

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\td_fused_top_tdf5_writeOutputs_aligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_writeOutputs_aligned.v:0$28'.
Creating decoders for process `\td_fused_top_tdf5_writeOutputs_aligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_writeOutputs_aligned.v:141$21'.
     1/2: $2\ap_NS_fsm[1:0]
     2/2: $1\ap_NS_fsm[1:0]
Creating decoders for process `\td_fused_top_tdf5_writeOutputs_aligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_writeOutputs_aligned.v:133$19'.
     1/1: $1\out_data_we1[0:0]
Creating decoders for process `\td_fused_top_tdf5_writeOutputs_aligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_writeOutputs_aligned.v:125$17'.
     1/1: $1\out_data_ce1[0:0]
Creating decoders for process `\td_fused_top_tdf5_writeOutputs_aligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_writeOutputs_aligned.v:117$15'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf5_writeOutputs_aligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_writeOutputs_aligned.v:109$11'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf5_writeOutputs_aligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_writeOutputs_aligned.v:101$5'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf5_writeOutputs_aligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_writeOutputs_aligned.v:95$3'.
     1/1: $0\add_ln123_reg_178[9:0]
Creating decoders for process `\td_fused_top_tdf5_writeOutputs_aligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_writeOutputs_aligned.v:87$1'.
     1/1: $0\ap_CS_fsm[1:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\td_fused_top_tdf5_writeOutputs_aligned.\ap_NS_fsm' from process `\td_fused_top_tdf5_writeOutputs_aligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_writeOutputs_aligned.v:141$21'.
No latch inferred for signal `\td_fused_top_tdf5_writeOutputs_aligned.\out_data_we1' from process `\td_fused_top_tdf5_writeOutputs_aligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_writeOutputs_aligned.v:133$19'.
No latch inferred for signal `\td_fused_top_tdf5_writeOutputs_aligned.\out_data_ce1' from process `\td_fused_top_tdf5_writeOutputs_aligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_writeOutputs_aligned.v:125$17'.
No latch inferred for signal `\td_fused_top_tdf5_writeOutputs_aligned.\ap_ready' from process `\td_fused_top_tdf5_writeOutputs_aligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_writeOutputs_aligned.v:117$15'.
No latch inferred for signal `\td_fused_top_tdf5_writeOutputs_aligned.\ap_idle' from process `\td_fused_top_tdf5_writeOutputs_aligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_writeOutputs_aligned.v:109$11'.
No latch inferred for signal `\td_fused_top_tdf5_writeOutputs_aligned.\ap_done' from process `\td_fused_top_tdf5_writeOutputs_aligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_writeOutputs_aligned.v:101$5'.

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\td_fused_top_tdf5_writeOutputs_aligned.\add_ln123_reg_178' using process `\td_fused_top_tdf5_writeOutputs_aligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_writeOutputs_aligned.v:95$3'.
  created $dff cell `$procdff$60' with positive edge clock.
Creating register for signal `\td_fused_top_tdf5_writeOutputs_aligned.\ap_CS_fsm' using process `\td_fused_top_tdf5_writeOutputs_aligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_writeOutputs_aligned.v:87$1'.
  created $dff cell `$procdff$61' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `td_fused_top_tdf5_writeOutputs_aligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_writeOutputs_aligned.v:0$28'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf5_writeOutputs_aligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_writeOutputs_aligned.v:141$21'.
Removing empty process `td_fused_top_tdf5_writeOutputs_aligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_writeOutputs_aligned.v:141$21'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf5_writeOutputs_aligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_writeOutputs_aligned.v:133$19'.
Removing empty process `td_fused_top_tdf5_writeOutputs_aligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_writeOutputs_aligned.v:133$19'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf5_writeOutputs_aligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_writeOutputs_aligned.v:125$17'.
Removing empty process `td_fused_top_tdf5_writeOutputs_aligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_writeOutputs_aligned.v:125$17'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf5_writeOutputs_aligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_writeOutputs_aligned.v:117$15'.
Removing empty process `td_fused_top_tdf5_writeOutputs_aligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_writeOutputs_aligned.v:117$15'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf5_writeOutputs_aligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_writeOutputs_aligned.v:109$11'.
Removing empty process `td_fused_top_tdf5_writeOutputs_aligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_writeOutputs_aligned.v:109$11'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf5_writeOutputs_aligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_writeOutputs_aligned.v:101$5'.
Removing empty process `td_fused_top_tdf5_writeOutputs_aligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_writeOutputs_aligned.v:101$5'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf5_writeOutputs_aligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_writeOutputs_aligned.v:95$3'.
Removing empty process `td_fused_top_tdf5_writeOutputs_aligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_writeOutputs_aligned.v:95$3'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf5_writeOutputs_aligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_writeOutputs_aligned.v:87$1'.
Removing empty process `td_fused_top_tdf5_writeOutputs_aligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_writeOutputs_aligned.v:87$1'.
Cleaned up 9 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_tdf5_writeOutputs_aligned.
<suppressed ~12 debug messages>

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_tdf5_writeOutputs_aligned.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\td_fused_top_tdf5_writeOutputs_aligned'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \td_fused_top_tdf5_writeOutputs_aligned..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$34.
Removed 1 multiplexer ports.
<suppressed ~7 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \td_fused_top_tdf5_writeOutputs_aligned.
Performed a total of 0 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\td_fused_top_tdf5_writeOutputs_aligned'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$61 ($dff) from module td_fused_top_tdf5_writeOutputs_aligned (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 2'01).
Adding EN signal on $procdff$60 ($dff) from module td_fused_top_tdf5_writeOutputs_aligned (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf5_writeOutputs_aligned.v:161$26_Y, Q = \add_ln123_reg_178).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \td_fused_top_tdf5_writeOutputs_aligned..
Removed 2 unused cells and 50 unused wires.
<suppressed ~4 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_tdf5_writeOutputs_aligned.

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \td_fused_top_tdf5_writeOutputs_aligned..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \td_fused_top_tdf5_writeOutputs_aligned.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\td_fused_top_tdf5_writeOutputs_aligned'.
Removed a total of 0 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \td_fused_top_tdf5_writeOutputs_aligned..

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module td_fused_top_tdf5_writeOutputs_aligned.

4.16. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== td_fused_top_tdf5_writeOutputs_aligned ===

   Number of wires:                 42
   Number of wire bits:            417
   Number of public wires:          35
   Number of public wire bits:     409
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 16
     $add                           25
     $and                            2
     $dffe                          10
     $eq                             4
     $mux                            5
     $not                            1
     $or                             1
     $pmux                           2
     $sdff                           2
     $sub                           10

End of script. Logfile hash: c3ae55ac9f, CPU: user 0.05s system 0.00s, MEM: 11.91 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 27% 2x read_verilog (0 sec), 27% 2x opt_clean (0 sec), ...
