module mux_4to1 (
    input [3:0] in0,
    input [3:0] in1,
    input [3:0] in2,
    input [3:0] in3,
    input [1:0] sel,
    input enable,
    output reg [3:0] out
);

always @(*) begin
    case (sel)
        2'b00: out = enable ? in0 : 4'b0;
        2'b01: out = enable ? in1 : 4'b0;
        2'b10: out = enable ? in2 : 4'b0;
        2'b11: out = enable ? in3 : 4'b0;
    endcase
end

endmodule