
<html><head><title>SPICE-in-the-Middle</title>
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="shubh" />
<meta name="CreateDate" content="2023-03-01" />
<meta name="CreateTime" content="1677668911" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes the Virtuoso AMS Designer simulator and Xcelium Simulator with mixed-signal option that supports the Verilog-AMS,  VHDL-AMS, and SystemVerilog-AMS language standards." />
<meta name="DocTitle" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="SPICE-in-the-Middle" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="task" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="Analog Mixed-Signal,Spectre AMS Designer," />
<meta name="prod_subfeature" content="SPICE, SPICE," />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="" />
<meta name="FileType" content="Chapter" />
<meta name="Keyword" content="ams_dms_simug" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2023-03-01" />
<meta name="ModifiedTime" content="1677668911" />
<meta name="NextFile" content="Specifying_DSPF_and_SPEF_Stitching_on_Analog_and_Mixed-Signal_Nets.html" />
<meta name="Group" content="Mixed-Signal Simulation" />
<meta name="Platform" content="Functional Verification," />
<meta name="PrevFile" content="SPICE-on-Top.html" />
<meta name="c_product" content="Xcelium," />
<meta name="Product" content="Xcelium," />
<meta name="ProductFamily" content="Xcelium," />
<meta name="ProductVersion" content="22.09" />
<meta name="RightsManagement" content="Copyright 2023 Cadence Design Systems Inc." />
<meta name="Title" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide -- SPICE-in-the-Middle" />
<meta name="Version" content="22.09" />
<meta name="Renderer" content="WIKI" />
<meta name="SpaceKey" content="amssimug2209" />
<meta name="confluence-version" content="7.4.1" />
<meta name="ecms-plugin-version" content="04.10.026" />
<script type="text/javascript" src="styles/shCore1.js">/*<![CDATA[*//*]]>*/</script><script type="text/javascript" src="styles/shCore.js">/*<![CDATA[*//*]]>*/</script><script type="text/javascript" src="styles/shBrushCpp.js">/*<![CDATA[*//*]]>*/</script><script type="text/javascript" src="styles/shBrushJava.js">/*<![CDATA[*//*]]>*/</script><script type="text/javascript" src="styles/shBrushXml.js">/*<![CDATA[*//*]]>*/</script><script type="text/javascript" src="styles/shBrushPython.js">/*<![CDATA[*//*]]>*/</script><script type="text/javascript" src="styles/shBrushPowerShell.js">/*<![CDATA[*//*]]>*/</script><link rel="stylesheet" href="styles/shCoreDefault.css" type="text/css" /><link rel="stylesheet" href="styles/shCoreMidnight.css" type="text/css" /><script type="text/javascript">/*<![CDATA[*/
SyntaxHighlighter.all();
/*]]>*/</script>
        
        <link href="styles/site.css" rel="stylesheet" type="text/css" />
        <meta content="text/html; charset=UTF-8" http-equiv="Content-Type" />
    

    
<script>
  document.addEventListener("DOMContentLoaded", function(event) {
    document.querySelectorAll("img").forEach((img, index) => {
   img.addEventListener("click", (e) => { 
    document.querySelector("#cad_image_modal").classList.add("opac");
      document.querySelector("#cad_image_modal_center").innerHTML = `<img style="position:absolute;top:0;bottom:0;left:0;right:0; margin: auto;max-height: 96%;max-width: 96%;" src="${e.target.src}">`;});});});
</script>

<style>
 img{cursor:pointer;
 }
 #cad_image_modal{
 position:fixed;left:0;top:0;width:100%;background:#00000099;overflow:hidden;height:0;opacity:0;transition: height 0ms 1s, opacity 1s 0ms;
 }
 #cad_image_modal.opac{height: 100%;opacity: 1;transition: height 0ms 0ms, opacity 1s 0ms;
 }
 #cad_image_modal span{
  position:fixed;right:10px;top:10px;cursor:pointer;color:#fff;
 }
 </style>

</head><body style="background-color: #FFFFFF;"><!-- Begin Buttons --><header xmlns:html="http://www.w3.org/1999/xhtml"><div class="docHeadr">Product Documentation<img src="images/Cadence-Logo.jpg" /></div>
<nav class="blueHead"><ul><li><a class="content" href="ams_dms_simugTOC.html">Contents</a></li><li><a class="prev" href="SPICE-on-Top.html" title="SPICE-on-Top">SPICE-on-Top</a></li><li style="float: right;"><a class="viewPrint" href="ams_dms_simug.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="Specifying_DSPF_and_SPEF_Stitching_on_Analog_and_Mixed-Signal_Nets.html" title="Specifying_DSPF_and_SPEF_Stitching_on_Analog_and_Mixed-Signal_Nets">Specifying_DSPF_and_SPEF_Stitc ...</a></li></ul></nav></header><!-- End Buttons --><div xmlns:html="http://www.w3.org/1999/xhtml" style="font-size:14px;line-height:1.42857142857;margin:20px 0 0 0;font-weight:bold;"><center>Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide<br />Product Version 22.09, September 2022</center></div>
<div xmlns:html="http://www.w3.org/1999/xhtml" style="margin-left:5%;">
<p></p>

<p></p>
<div id="main-header">
                    
                    
                                                <h1 style="margin: 4px 0 4px;"><span>SPICE-in-the-Middle</span></h1>

                    
                </div>
<div class="wiki-content group" id="main-content">
                    
<p><span class="confluence-anchor-link" id="SPICEintheMiddle-1066571"></span>The AMS Designer simulator supports the use of SPICE blocks in the middle of two Verilog blocks or two VHDL blocks.</p>

<p>A SPICE-in-the-middle arrangement consists of a hierarchy in which a Verilog-AMS block instantiates a SPICE block that, in turn, instantiates a Verilog-AMS block.</p>

<p>For example:</p>
<div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">// top.v -- Verilog top
module top;
wire [0:1]a, b, out;
reg a1, b1;
ana_gate ana_gate (a, b, out) ;
endmodule

// ana_gate.sp -- SPICE in the middle
.subckt ana_gate inleft[0] inleft[1] inright[0] inright[1] out[0] out[1]
xnand1 inleft[0] inleft[1] out1 out2 out1 nand2
xnand2 inright[0] inright[1] out1 out2 out2 nand2
.ends ana_gate

// nand2.v -- Verilog leaf
module nand2( a, out );
input [0:3] a;
output out;
assign out = ~(a[0] &amp; a[1]);
endmodule</pre>
</div>
</div>

<p>If you are using the AMS Designer simulator with the Spectre solver and the simulation front end (<code>SFE</code>) parser, you can specify the Verilog-AMS module that you instantiate in the SPICE block.</p>

<p>To do this:</p>
<ul><li>Specify the&#160;<code><code>use</code></code>&#160;assignment in a&#160;<code><code>config</code></code>&#160;statement in an amsd block. <br />For example, assuming the <code>nand2.v</code> reference file is in the current working directory:<br /><code>include &quot;./ana_gate.sp&quot;</code><br /><code>amsd{</code></li></ul><p style="margin-left: 30.0px;"><code>&#160; &#160; &#160; portmap subckt=ana_gate autobus=yes busdelim=&quot;&lt;&gt;&quot;</code><br /><code>&#160; &#160; &#160; config cell=ana_gate use=spice</code><br /><code>&#160; &#160; &#160; portmap module=nand2&#160;reffile=nand2.v busdelim=&quot;&lt;&gt;&quot;</code><br /><code>&#160; &#160; &#160; config cell=nand2 use=hdl</code><br /><code>&#160; &#160; &#160; }</code></p>
<div class="confluence-information-macro confluence-information-macro-note"><span class="aui-icon aui-icon-small aui-iconfont-warning confluence-information-macro-icon"></span><div class="confluence-information-macro-body">
<p>If you have a SPICE-in-the-middle arrangement using Verilog-A, you include the Verilog-A file using a Spectre<code>&#160;ahdl_include&#160;</code>statement, and you do<span style="">&#160;not&#160;</span>specify<code>&#160;use=hdl&#160;</code>using a<code>&#160;config&#160;</code>statement. The software uses analog elaboration to process Verilog-A design units.</p>
</div>
</div>
<div><div class="confluence-information-macro confluence-information-macro-information"><span class="aui-icon aui-icon-small aui-iconfont-info confluence-information-macro-icon"></span><div class="confluence-information-macro-body">
<p>If you use the&#160; <code>reffile</code>&#160; parameter on a <code>portmap</code><span style="">&#160;</span>statement to specify custom port bindings for a SPICE-in-the-middle arrangement, the reference file must satisfy the following requirements:</p>
<ul><li>The reference file must compile standalone.</li></ul><ul><li>If the reference file contains any include files, directives, or macros, they must be available and compile successfully.</li></ul><ul><li>If the reference file contains any external language constructs, they must compile successfully without any special command-line options (such as<code>&#160;-sv</code>).</li></ul></div>
</div>
<h4 id="SPICEintheMiddle-RelatedTopics">Related Topics</h4>
<ul><li><a href="config.html">config</a></li><li><a href="portmap.html">portmap</a></li><li><a href="portmap.html#portmap-reffile">reffile</a>&#160;</li><li><code><a href="Simulation_Front_End__SFE__Parser.html">SFE</a></code></li><li><a href="config.html#config-use">use</a></li><li><a href="Specifying_DSPF_and_SPEF_Stitching_on_Analog_and_Mixed-Signal_Nets.html">Specifying DSPF and SPEF Stitching on Analog and Mixed-Signal Nets</a></li><li><a href="SPICE_Blocks_in_the_Middle_of_VHDL_Blocks.html">SPICE Blocks in the Middle of VHDL Blocks</a></li></ul>
<p><br /></p>
</div>

                    </div>
<br /><br /></div>
<footer xmlns:html="http://www.w3.org/1999/xhtml"><nav class="navigation"><b><em><a href="SPICE-on-Top.html" id="prev" title="SPICE-on-Top">SPICE-on-Top</a></em></b><b><em><a href="Specifying_DSPF_and_SPEF_Stitching_on_Analog_and_Mixed-Signal_Nets.html" id="nex" title="Specifying_DSPF_and_SPEF_Stitching_on_Analog_and_Mixed-Signal_Nets">Specifying_DSPF_and_SPEF_Stitc ...</a></em></b></nav><div>
          For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2023, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved.
        </div>
</footer><br xmlns:html="http://www.w3.org/1999/xhtml" />
<div id="cad_image_modal" style="background-color: rgba(0, 0, 0, 0.6);"><center id="cad_image_modal_center">&#160;&#10240;</center><span style="margin-right:50px;margin-top:100px;font-weight:bold;font-size:20px;background:#e5e5e5;border:1px solid #e5e5e5;border-radius:25px;height:30px;width:20px;padding-left:6px;padding-top:2px;color: black;" onclick="document.querySelector('#cad_image_modal').classList.remove('opac');">X</span></div>

</body></html>