{"top":"global.RdPtr",
"namespaces":{
  "global":{
    "modules":{
      "Mux2xOutUInt10":{
        "type":["Record",[
          ["I0",["Array",10,"BitIn"]],
          ["I1",["Array",10,"BitIn"]],
          ["S","BitIn"],
          ["O",["Array",10,"Bit"]]
        ]],
        "instances":{
          "coreir_commonlib_mux2x10_inst0":{
            "genref":"commonlib.muxn",
            "genargs":{"N":["Int",2], "width":["Int",10]}
          }
        },
        "connections":[
          ["self.I0","coreir_commonlib_mux2x10_inst0.in.data.0"],
          ["self.I1","coreir_commonlib_mux2x10_inst0.in.data.1"],
          ["self.S","coreir_commonlib_mux2x10_inst0.in.sel.0"],
          ["self.O","coreir_commonlib_mux2x10_inst0.out"]
        ]
      },
      "RdPtr":{
        "type":["Record",[
          ["read","BitIn"],
          ["CLK",["Named","coreir.clkIn"]],
          ["ASYNCRESET",["Named","coreir.arstIn"]],
          ["O",["Array",10,"Bit"]]
        ]],
        "instances":{
          "RdPtr_comb_inst0":{
            "modref":"global.RdPtr_comb"
          },
          "reg_PR_inst0":{
            "genref":"coreir.reg_arst",
            "genargs":{"width":["Int",10]},
            "modargs":{"arst_posedge":["Bool",true], "clk_posedge":["Bool",true], "init":[["BitVector",10],"10'h000"]}
          }
        },
        "connections":[
          ["reg_PR_inst0.in","RdPtr_comb_inst0.O0"],
          ["self.O","RdPtr_comb_inst0.O1"],
          ["self.read","RdPtr_comb_inst0.read"],
          ["reg_PR_inst0.out","RdPtr_comb_inst0.self_rd_ptr_O"],
          ["self.ASYNCRESET","reg_PR_inst0.arst"],
          ["self.CLK","reg_PR_inst0.clk"]
        ]
      },
      "RdPtr_comb":{
        "type":["Record",[
          ["read","BitIn"],
          ["self_rd_ptr_O",["Array",10,"BitIn"]],
          ["O0",["Array",10,"Bit"]],
          ["O1",["Array",10,"Bit"]]
        ]],
        "instances":{
          "Mux2xOutUInt10_inst0":{
            "modref":"global.Mux2xOutUInt10"
          },
          "const_1_10":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",10]},
            "modargs":{"value":[["BitVector",10],"10'h001"]}
          },
          "magma_Bits_10_add_inst0":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",10]}
          }
        },
        "connections":[
          ["self.self_rd_ptr_O","Mux2xOutUInt10_inst0.I0"],
          ["magma_Bits_10_add_inst0.out","Mux2xOutUInt10_inst0.I1"],
          ["self.O0","Mux2xOutUInt10_inst0.O"],
          ["self.read","Mux2xOutUInt10_inst0.S"],
          ["magma_Bits_10_add_inst0.in1","const_1_10.out"],
          ["self.self_rd_ptr_O","magma_Bits_10_add_inst0.in0"],
          ["self.self_rd_ptr_O","self.O1"]
        ]
      }
    }
  }
}
}
