#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Sun Oct 17 17:36:54 2021
# Process ID: 20332
# Current directory: D:/D_lab/Lab3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19852 D:\D_lab\Lab3\Lab3.xpr
# Log file: D:/D_lab/Lab3/vivado.log
# Journal file: D:/D_lab/Lab3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/D_lab/Lab3/Lab3.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/D_lab/Lab3/Lab3.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 1486.383 ; gain = 0.000
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Mon Oct 18 16:14:34 2021...
ulation top is 'alu_test'
boost::filesystem::remove: 程序無法存取檔案，因為檔案正由另一個程序使用。: "D:/D_lab/Lab3/Lab3.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'alu_test'
boost::filesystem::remove: 程序無法存取檔案，因為檔案正由另一個程序使用。: "D:/D_lab/Lab3/Lab3.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'alu_test'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/D_lab/Lab3/Lab3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'alu_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/D_lab/Lab3/Lab3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj alu_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/D_lab/Lab3/Lab3.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/D_lab/Lab3/Lab3.srcs/sim_1/new/alu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_test
INFO: [VRFC 10-2458] undeclared symbol zero, assumed default net type wire [D:/D_lab/Lab3/Lab3.srcs/sim_1/new/alu_tb.v:18]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/D_lab/Lab3/Lab3.sim/sim_1/behav/xsim'
"xelab -wto 5d86dcf937d5477f89f7b5a7be645261 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_test_behav xil_defaultlib.alu_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 5d86dcf937d5477f89f7b5a7be645261 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_test_behav xil_defaultlib.alu_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.alu_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot alu_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/D_lab/Lab3/Lab3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "alu_test_behav -key {Behavioral:sim_1:Functional:alu_test} -tclbatch {alu_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source alu_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
							            INPUTS                      REAL    OUTPUT  

						 CODE     DATA IN    ACCUM IN      ALU OUT   ZERO BIT
					      ------   --------   --------      --------  --------
AND OPERATION       :      011     11010110   00110111  |   00010110      0
PASS ACCUM OPERATION:      000     11010110   00110111  |   00110111      0
ADD OPERATION       :      001     00010000   00100010  |   00110010      0
SUB OPERATION       :      010     11010110   00110111  |   01100001      0
AND OPERATION       :      011     11010110   00110111  |   00010110      0
XOR OPERATION       :      100     11010110   00110111  |   11100001      0
ABS OPERATION       :      101     11010110   10000001  |   01111111      0
MUL OPERATION       :      110     00000010   00001111  |   00011110      0
PASS DATA OPERATION :      111     11010110   00110111  |   11010110      0
UNKNOWN OPERATION   :      00x     11010110   00110111  |   00000000      0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'alu_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1117.930 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'alu_test'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/D_lab/Lab3/Lab3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'alu_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/D_lab/Lab3/Lab3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj alu_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/D_lab/Lab3/Lab3.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/D_lab/Lab3/Lab3.srcs/sim_1/new/alu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_test
INFO: [VRFC 10-2458] undeclared symbol zero, assumed default net type wire [D:/D_lab/Lab3/Lab3.srcs/sim_1/new/alu_tb.v:18]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/D_lab/Lab3/Lab3.sim/sim_1/behav/xsim'
"xelab -wto 5d86dcf937d5477f89f7b5a7be645261 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_test_behav xil_defaultlib.alu_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 5d86dcf937d5477f89f7b5a7be645261 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_test_behav xil_defaultlib.alu_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.alu_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot alu_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/D_lab/Lab3/Lab3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "alu_test_behav -key {Behavioral:sim_1:Functional:alu_test} -tclbatch {alu_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source alu_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
							            INPUTS                      REAL    OUTPUT  

						 CODE     DATA IN    ACCUM IN      ALU OUT   ZERO BIT
					      ------   --------   --------      --------  --------
AND OPERATION       :      011     11010110   00110111  |   00010110      0
PASS ACCUM OPERATION:      000     11010110   00110111  |   00110111      0
ADD OPERATION       :      001     00010000   00100010  |   00110010      0
SUB OPERATION       :      010     11010110   00110111  |   01100001      0
AND OPERATION       :      011     11010110   00110111  |   00010110      0
XOR OPERATION       :      100     11010110   00110111  |   11100001      0
ABS OPERATION       :      101     11010110   10000001  |   01111111      0
MUL OPERATION       :      110     00000010   00001111  |   00011110      0
PASS DATA OPERATION :      111     11010110   00110111  |   11010110      0
UNKNOWN OPERATION   :      00x     11010110   00110111  |   00000000      0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'alu_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1117.930 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'alu_test'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/D_lab/Lab3/Lab3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'alu_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/D_lab/Lab3/Lab3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj alu_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/D_lab/Lab3/Lab3.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/D_lab/Lab3/Lab3.srcs/sim_1/new/alu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_test
INFO: [VRFC 10-2458] undeclared symbol zero, assumed default net type wire [D:/D_lab/Lab3/Lab3.srcs/sim_1/new/alu_tb.v:18]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/D_lab/Lab3/Lab3.sim/sim_1/behav/xsim'
"xelab -wto 5d86dcf937d5477f89f7b5a7be645261 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_test_behav xil_defaultlib.alu_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 5d86dcf937d5477f89f7b5a7be645261 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_test_behav xil_defaultlib.alu_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.alu_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot alu_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/D_lab/Lab3/Lab3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "alu_test_behav -key {Behavioral:sim_1:Functional:alu_test} -tclbatch {alu_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source alu_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
							            INPUTS                      REAL    OUTPUT  

						 CODE     DATA IN    ACCUM IN      ALU OUT   ZERO BIT
					      ------   --------   --------      --------  --------
AND OPERATION       :      011     11010110   00110111  |   00010110      0
PASS ACCUM OPERATION:      000     11010110   00110111  |   00110111      0
ADD OPERATION       :      001     00010000   00100010  |   00110010      0
SUB OPERATION       :      010     11010110   00110111  |   01100001      0
AND OPERATION       :      011     11010110   00110111  |   00010110      0
XOR OPERATION       :      100     11010110   00110111  |   11100001      0
ABS OPERATION       :      101     11010110   10000001  |   01111111      0
MUL OPERATION       :      110     00000010   00000000  |   00000000      1
PASS DATA OPERATION :      111     11010110   00110111  |   11010110      0
UNKNOWN OPERATION   :      00x     11010110   00110111  |   00000000      0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'alu_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1117.930 ; gain = 0.000
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1117.930 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'alu_test'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/D_lab/Lab3/Lab3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'alu_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/D_lab/Lab3/Lab3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj alu_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/D_lab/Lab3/Lab3.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/D_lab/Lab3/Lab3.srcs/sim_1/new/alu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_test
INFO: [VRFC 10-2458] undeclared symbol zero, assumed default net type wire [D:/D_lab/Lab3/Lab3.srcs/sim_1/new/alu_tb.v:18]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/D_lab/Lab3/Lab3.sim/sim_1/behav/xsim'
"xelab -wto 5d86dcf937d5477f89f7b5a7be645261 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_test_behav xil_defaultlib.alu_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 5d86dcf937d5477f89f7b5a7be645261 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_test_behav xil_defaultlib.alu_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.alu_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot alu_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/D_lab/Lab3/Lab3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "alu_test_behav -key {Behavioral:sim_1:Functional:alu_test} -tclbatch {alu_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source alu_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
							            INPUTS                      REAL    OUTPUT  

						 CODE     DATA IN    ACCUM IN      ALU OUT   ZERO BIT
					      ------   --------   --------      --------  --------
AND OPERATION       :      011     11010110   00110111  |   00010110      0
PASS ACCUM OPERATION:      000     11010110   00110111  |   00110111      0
ADD OPERATION       :      001     00010000   00100010  |   00110010      0
SUB OPERATION       :      010     11010110   00110111  |   01100001      0
AND OPERATION       :      011     11010110   00110111  |   00010110      0
XOR OPERATION       :      100     11010110   00110111  |   11100001      0
ABS OPERATION       :      101     11010110   10000001  |   01111111      0
MUL OPERATION       :      110     00001000   00000110  |   00110000      0
PASS DATA OPERATION :      111     11010110   00110111  |   11010110      0
UNKNOWN OPERATION   :      00x     11010110   00110111  |   00000000      0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'alu_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1117.930 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'alu_test'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/D_lab/Lab3/Lab3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'alu_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/D_lab/Lab3/Lab3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj alu_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/D_lab/Lab3/Lab3.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/D_lab/Lab3/Lab3.srcs/sim_1/new/alu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_test
INFO: [VRFC 10-2458] undeclared symbol zero, assumed default net type wire [D:/D_lab/Lab3/Lab3.srcs/sim_1/new/alu_tb.v:18]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/D_lab/Lab3/Lab3.sim/sim_1/behav/xsim'
"xelab -wto 5d86dcf937d5477f89f7b5a7be645261 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_test_behav xil_defaultlib.alu_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 5d86dcf937d5477f89f7b5a7be645261 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_test_behav xil_defaultlib.alu_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.alu_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot alu_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/D_lab/Lab3/Lab3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "alu_test_behav -key {Behavioral:sim_1:Functional:alu_test} -tclbatch {alu_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source alu_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
							            INPUTS                      REAL    OUTPUT  

						 CODE     DATA IN    ACCUM IN      ALU OUT   ZERO BIT
					      ------   --------   --------      --------  --------
AND OPERATION       :      011     11010110   00110111  |   00010110      0
PASS ACCUM OPERATION:      000     11010110   00110111  |   00110111      0
ADD OPERATION       :      001     00010000   00100010  |   00110010      0
SUB OPERATION       :      010     11010110   00110111  |   01100001      0
AND OPERATION       :      011     11010110   00110111  |   00010110      0
XOR OPERATION       :      100     11010110   00110111  |   11100001      0
ABS OPERATION       :      101     11010110   10000001  |   01111111      0
MUL OPERATION       :      110     00001000   00000110  |   00110000      0
PASS DATA OPERATION :      111     11010110   00110111  |   11010110      0
UNKNOWN OPERATION   :      00x     11010110   00110111  |   00000000      0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'alu_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1117.930 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'alu_test'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/D_lab/Lab3/Lab3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'alu_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/D_lab/Lab3/Lab3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj alu_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/D_lab/Lab3/Lab3.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/D_lab/Lab3/Lab3.srcs/sim_1/new/alu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_test
INFO: [VRFC 10-2458] undeclared symbol zero, assumed default net type wire [D:/D_lab/Lab3/Lab3.srcs/sim_1/new/alu_tb.v:18]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/D_lab/Lab3/Lab3.sim/sim_1/behav/xsim'
"xelab -wto 5d86dcf937d5477f89f7b5a7be645261 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_test_behav xil_defaultlib.alu_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 5d86dcf937d5477f89f7b5a7be645261 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_test_behav xil_defaultlib.alu_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.alu_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot alu_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/D_lab/Lab3/Lab3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "alu_test_behav -key {Behavioral:sim_1:Functional:alu_test} -tclbatch {alu_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source alu_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
							            INPUTS                      REAL    OUTPUT  

						 CODE     DATA IN    ACCUM IN      ALU OUT   ZERO BIT
					      ------   --------   --------      --------  --------
AND OPERATION       :      011     11010110   00110111  |   00010110      0
PASS ACCUM OPERATION:      000     11010110   00110111  |   00110111      0
ADD OPERATION       :      001     00010000   00100010  |   00110010      0
SUB OPERATION       :      010     11010110   00110111  |   01100001      0
AND OPERATION       :      011     11010110   00110111  |   00010110      0
XOR OPERATION       :      100     11010110   00110111  |   11100001      0
ABS OPERATION       :      101     11010110   10000001  |   01111111      0
MUL OPERATION       :      110     00001000   00001010  |   01010000      0
PASS DATA OPERATION :      111     11010110   00110111  |   11010110      0
UNKNOWN OPERATION   :      00x     11010110   00110111  |   00000000      0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'alu_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1117.930 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'alu_test'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/D_lab/Lab3/Lab3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'alu_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/D_lab/Lab3/Lab3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj alu_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/D_lab/Lab3/Lab3.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/D_lab/Lab3/Lab3.srcs/sim_1/new/alu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_test
INFO: [VRFC 10-2458] undeclared symbol zero, assumed default net type wire [D:/D_lab/Lab3/Lab3.srcs/sim_1/new/alu_tb.v:18]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/D_lab/Lab3/Lab3.sim/sim_1/behav/xsim'
"xelab -wto 5d86dcf937d5477f89f7b5a7be645261 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_test_behav xil_defaultlib.alu_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 5d86dcf937d5477f89f7b5a7be645261 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_test_behav xil_defaultlib.alu_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.alu_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot alu_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/D_lab/Lab3/Lab3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "alu_test_behav -key {Behavioral:sim_1:Functional:alu_test} -tclbatch {alu_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source alu_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
							            INPUTS                      REAL    OUTPUT  

						 CODE     DATA IN    ACCUM IN      ALU OUT   ZERO BIT
					      ------   --------   --------      --------  --------
AND OPERATION       :      011     11010110   00110111  |   00010110      0
PASS ACCUM OPERATION:      000     11010110   00110111  |   00110111      0
ADD OPERATION       :      001     00010000   00100010  |   00110010      0
SUB OPERATION       :      010     11010110   00110111  |   01100001      0
AND OPERATION       :      011     11010110   00110111  |   00010110      0
XOR OPERATION       :      100     11010110   00110111  |   11100001      0
ABS OPERATION       :      101     11010110   10000001  |   01111111      0
MUL OPERATION       :      110     00001000   00000110  |   00110000      0
PASS DATA OPERATION :      111     11010110   00110111  |   11010110      0
UNKNOWN OPERATION   :      00x     11010110   00110111  |   00000000      0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'alu_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1117.930 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'alu_test'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/D_lab/Lab3/Lab3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'alu_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/D_lab/Lab3/Lab3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj alu_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/D_lab/Lab3/Lab3.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/D_lab/Lab3/Lab3.srcs/sim_1/new/alu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_test
INFO: [VRFC 10-2458] undeclared symbol zero, assumed default net type wire [D:/D_lab/Lab3/Lab3.srcs/sim_1/new/alu_tb.v:18]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/D_lab/Lab3/Lab3.sim/sim_1/behav/xsim'
"xelab -wto 5d86dcf937d5477f89f7b5a7be645261 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_test_behav xil_defaultlib.alu_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 5d86dcf937d5477f89f7b5a7be645261 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_test_behav xil_defaultlib.alu_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.alu_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot alu_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/D_lab/Lab3/Lab3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "alu_test_behav -key {Behavioral:sim_1:Functional:alu_test} -tclbatch {alu_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source alu_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
							            INPUTS                      REAL    OUTPUT  

						 CODE     DATA IN    ACCUM IN      ALU OUT   ZERO BIT
					      ------   --------   --------      --------  --------
AND OPERATION       :      011     11010110   00110111  |   00010110      0
PASS ACCUM OPERATION:      000     11010110   00110111  |   00110111      0
ADD OPERATION       :      001     00010000   00100010  |   00110010      0
SUB OPERATION       :      010     11010110   00110111  |   01100001      0
AND OPERATION       :      011     11010110   00110111  |   00010110      0
XOR OPERATION       :      100     11010110   00110111  |   11100001      0
ABS OPERATION       :      101     11010110   10000001  |   01111111      0
MUL OPERATION       :      110     00001000   00000000  |   00000000      1
PASS DATA OPERATION :      111     11010110   00110111  |   11010110      0
UNKNOWN OPERATION   :      00x     11010110   00110111  |   00000000      0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'alu_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1117.930 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'alu_test'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/D_lab/Lab3/Lab3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'alu_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/D_lab/Lab3/Lab3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj alu_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/D_lab/Lab3/Lab3.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/D_lab/Lab3/Lab3.srcs/sim_1/new/alu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_test
INFO: [VRFC 10-2458] undeclared symbol zero, assumed default net type wire [D:/D_lab/Lab3/Lab3.srcs/sim_1/new/alu_tb.v:18]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/D_lab/Lab3/Lab3.sim/sim_1/behav/xsim'
"xelab -wto 5d86dcf937d5477f89f7b5a7be645261 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_test_behav xil_defaultlib.alu_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 5d86dcf937d5477f89f7b5a7be645261 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_test_behav xil_defaultlib.alu_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.alu_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot alu_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/D_lab/Lab3/Lab3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "alu_test_behav -key {Behavioral:sim_1:Functional:alu_test} -tclbatch {alu_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source alu_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
							            INPUTS                      REAL    OUTPUT  

						 CODE     DATA IN    ACCUM IN      ALU OUT   ZERO BIT
					      ------   --------   --------      --------  --------
AND OPERATION       :      011     11010110   00110111  |   00010110      0
PASS ACCUM OPERATION:      000     11010110   00110111  |   00110111      0
ADD OPERATION       :      001     00010000   00100010  |   00110010      0
SUB OPERATION       :      010     11010110   00110111  |   01100001      0
AND OPERATION       :      011     11010110   00110111  |   00010110      0
XOR OPERATION       :      100     11010110   00110111  |   11100001      0
ABS OPERATION       :      101     11010110   10000001  |   01111111      0
MUL OPERATION       :      110     00001000   00001010  |   01010000      0
PASS DATA OPERATION :      111     11010110   00110111  |   11010110      0
UNKNOWN OPERATION   :      00x     11010110   00110111  |   00000000      0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'alu_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1117.930 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'alu_test'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/D_lab/Lab3/Lab3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'alu_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/D_lab/Lab3/Lab3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj alu_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/D_lab/Lab3/Lab3.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/D_lab/Lab3/Lab3.srcs/sim_1/new/alu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_test
INFO: [VRFC 10-2458] undeclared symbol zero, assumed default net type wire [D:/D_lab/Lab3/Lab3.srcs/sim_1/new/alu_tb.v:18]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/D_lab/Lab3/Lab3.sim/sim_1/behav/xsim'
"xelab -wto 5d86dcf937d5477f89f7b5a7be645261 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_test_behav xil_defaultlib.alu_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 5d86dcf937d5477f89f7b5a7be645261 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_test_behav xil_defaultlib.alu_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.alu_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot alu_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/D_lab/Lab3/Lab3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "alu_test_behav -key {Behavioral:sim_1:Functional:alu_test} -tclbatch {alu_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source alu_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
							            INPUTS                      REAL    OUTPUT  

						 CODE     DATA IN    ACCUM IN      ALU OUT   ZERO BIT
					      ------   --------   --------      --------  --------
AND OPERATION       :      011     11010110   00110111  |   00010110      0
PASS ACCUM OPERATION:      000     11010110   00110111  |   00110111      0
ADD OPERATION       :      001     00010000   00100010  |   00110010      0
SUB OPERATION       :      010     11010110   00110111  |   01100001      0
AND OPERATION       :      011     11010110   00110111  |   00010110      0
XOR OPERATION       :      100     11010110   00110111  |   11100001      0
ABS OPERATION       :      101     11010110   10000001  |   01111111      0
MUL OPERATION       :      110     00001000   00001010  |   01010000      0
PASS DATA OPERATION :      111     11010110   00110111  |   11010110      0
UNKNOWN OPERATION   :      00x     11010110   00110111  |   00000000      0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'alu_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1117.930 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'alu_test'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/D_lab/Lab3/Lab3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'alu_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/D_lab/Lab3/Lab3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj alu_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/D_lab/Lab3/Lab3.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
ERROR: [VRFC 10-4982] syntax error near '<=' [D:/D_lab/Lab3/Lab3.srcs/sources_1/new/alu.v:48]
ERROR: [VRFC 10-2865] module 'alu' ignored due to previous errors [D:/D_lab/Lab3/Lab3.srcs/sources_1/new/alu.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'D:/D_lab/Lab3/Lab3.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/D_lab/Lab3/Lab3.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'alu_test'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/D_lab/Lab3/Lab3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'alu_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/D_lab/Lab3/Lab3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj alu_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/D_lab/Lab3/Lab3.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/D_lab/Lab3/Lab3.srcs/sim_1/new/alu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_test
INFO: [VRFC 10-2458] undeclared symbol zero, assumed default net type wire [D:/D_lab/Lab3/Lab3.srcs/sim_1/new/alu_tb.v:18]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/D_lab/Lab3/Lab3.sim/sim_1/behav/xsim'
"xelab -wto 5d86dcf937d5477f89f7b5a7be645261 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_test_behav xil_defaultlib.alu_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 5d86dcf937d5477f89f7b5a7be645261 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_test_behav xil_defaultlib.alu_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.alu_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot alu_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/D_lab/Lab3/Lab3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "alu_test_behav -key {Behavioral:sim_1:Functional:alu_test} -tclbatch {alu_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source alu_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
							            INPUTS                      REAL    OUTPUT  

						 CODE     DATA IN    ACCUM IN      ALU OUT   ZERO BIT
					      ------   --------   --------      --------  --------
AND OPERATION       :      011     11010110   00110111  |   00010110      0
PASS ACCUM OPERATION:      000     11010110   00110111  |   00110111      0
ADD OPERATION       :      001     00010000   00100010  |   00110010      0
SUB OPERATION       :      010     11010110   00110111  |   01100001      0
AND OPERATION       :      011     11010110   00110111  |   00010110      0
XOR OPERATION       :      100     11010110   00110111  |   11100001      0
ABS OPERATION       :      101     11010110   10000001  |   01111111      0
MUL OPERATION       :      110     00001000   00001010  |   01010000      0
PASS DATA OPERATION :      111     11010110   00110111  |   11010110      0
UNKNOWN OPERATION   :      00x     11010110   00110111  |   00000000      0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'alu_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1117.930 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'alu_test'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/D_lab/Lab3/Lab3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'alu_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/D_lab/Lab3/Lab3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj alu_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/D_lab/Lab3/Lab3.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/D_lab/Lab3/Lab3.srcs/sim_1/new/alu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_test
INFO: [VRFC 10-2458] undeclared symbol zero, assumed default net type wire [D:/D_lab/Lab3/Lab3.srcs/sim_1/new/alu_tb.v:18]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/D_lab/Lab3/Lab3.sim/sim_1/behav/xsim'
"xelab -wto 5d86dcf937d5477f89f7b5a7be645261 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_test_behav xil_defaultlib.alu_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 5d86dcf937d5477f89f7b5a7be645261 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_test_behav xil_defaultlib.alu_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.alu_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot alu_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/D_lab/Lab3/Lab3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "alu_test_behav -key {Behavioral:sim_1:Functional:alu_test} -tclbatch {alu_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source alu_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
							            INPUTS                      REAL    OUTPUT  

						 CODE     DATA IN    ACCUM IN      ALU OUT   ZERO BIT
					      ------   --------   --------      --------  --------
AND OPERATION       :      011     11010110   00110111  |   00010110      0
PASS ACCUM OPERATION:      000     11010110   00110111  |   00110111      0
ADD OPERATION       :      001     00010000   00100010  |   00110010      0
SUB OPERATION       :      010     11010110   00110111  |   01100001      0
AND OPERATION       :      011     11010110   00110111  |   00010110      0
XOR OPERATION       :      100     11010110   00110111  |   11100001      0
ABS OPERATION       :      101     11010110   10000001  |   01111111      0
MUL OPERATION       :      110     00001000   00001010  |   01010000      0
PASS DATA OPERATION :      111     11010110   00110111  |   11010110      0
UNKNOWN OPERATION   :      00x     11010110   00110111  |   00000000      0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'alu_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1117.930 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'alu_test'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/D_lab/Lab3/Lab3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'alu_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/D_lab/Lab3/Lab3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj alu_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/D_lab/Lab3/Lab3.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/D_lab/Lab3/Lab3.srcs/sim_1/new/alu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_test
INFO: [VRFC 10-2458] undeclared symbol zero, assumed default net type wire [D:/D_lab/Lab3/Lab3.srcs/sim_1/new/alu_tb.v:18]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/D_lab/Lab3/Lab3.sim/sim_1/behav/xsim'
"xelab -wto 5d86dcf937d5477f89f7b5a7be645261 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_test_behav xil_defaultlib.alu_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 5d86dcf937d5477f89f7b5a7be645261 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_test_behav xil_defaultlib.alu_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.alu_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot alu_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/D_lab/Lab3/Lab3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "alu_test_behav -key {Behavioral:sim_1:Functional:alu_test} -tclbatch {alu_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source alu_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
							            INPUTS                      REAL    OUTPUT  

						 CODE     DATA IN    ACCUM IN      ALU OUT   ZERO BIT
					      ------   --------   --------      --------  --------
AND OPERATION       :      011     11010110   00110111  |   00010110      0
PASS ACCUM OPERATION:      000     11010110   00110111  |   00110111      0
ADD OPERATION       :      001     00010000   00100010  |   00110010      0
SUB OPERATION       :      010     11010110   00110111  |   01100001      0
AND OPERATION       :      011     11010110   00110111  |   00010110      0
XOR OPERATION       :      100     11010110   00110111  |   11100001      0
ABS OPERATION       :      101     11010110   10000001  |   01111111      0
MUL OPERATION       :      110     00001000   00001010  |   01010000      0
PASS DATA OPERATION :      111     11010110   00110111  |   11010110      0
UNKNOWN OPERATION   :      00x     11010110   00110111  |   00000000      0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'alu_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1117.930 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'alu_test'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/D_lab/Lab3/Lab3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'alu_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/D_lab/Lab3/Lab3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj alu_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/D_lab/Lab3/Lab3.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/D_lab/Lab3/Lab3.srcs/sim_1/new/alu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_test
INFO: [VRFC 10-2458] undeclared symbol zero, assumed default net type wire [D:/D_lab/Lab3/Lab3.srcs/sim_1/new/alu_tb.v:18]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/D_lab/Lab3/Lab3.sim/sim_1/behav/xsim'
"xelab -wto 5d86dcf937d5477f89f7b5a7be645261 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_test_behav xil_defaultlib.alu_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 5d86dcf937d5477f89f7b5a7be645261 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_test_behav xil_defaultlib.alu_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.alu_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot alu_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/D_lab/Lab3/Lab3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "alu_test_behav -key {Behavioral:sim_1:Functional:alu_test} -tclbatch {alu_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source alu_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
							            INPUTS                      REAL    OUTPUT  

						 CODE     DATA IN    ACCUM IN      ALU OUT   ZERO BIT
					      ------   --------   --------      --------  --------
AND OPERATION       :      011     11010110   00110111  |   00010110      0
PASS ACCUM OPERATION:      000     11010110   00110111  |   00110111      0
ADD OPERATION       :      001     00010000   00100010  |   00110010      0
SUB OPERATION       :      010     11010110   00110111  |   01100001      0
AND OPERATION       :      011     11010110   00110111  |   00010110      0
XOR OPERATION       :      100     11010110   00110111  |   11100001      0
ABS OPERATION       :      101     11010110   10000001  |   01111111      0
MUL OPERATION       :      110     00001000   00001010  |   01010000      0
PASS DATA OPERATION :      111     11010110   00110111  |   11010110      0
UNKNOWN OPERATION   :      00x     11010110   00110111  |   00000000      0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'alu_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1117.930 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'alu_test'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/D_lab/Lab3/Lab3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'alu_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/D_lab/Lab3/Lab3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj alu_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/D_lab/Lab3/Lab3.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/D_lab/Lab3/Lab3.srcs/sim_1/new/alu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_test
INFO: [VRFC 10-2458] undeclared symbol zero, assumed default net type wire [D:/D_lab/Lab3/Lab3.srcs/sim_1/new/alu_tb.v:18]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/D_lab/Lab3/Lab3.sim/sim_1/behav/xsim'
"xelab -wto 5d86dcf937d5477f89f7b5a7be645261 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_test_behav xil_defaultlib.alu_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 5d86dcf937d5477f89f7b5a7be645261 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_test_behav xil_defaultlib.alu_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.alu_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot alu_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/D_lab/Lab3/Lab3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "alu_test_behav -key {Behavioral:sim_1:Functional:alu_test} -tclbatch {alu_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source alu_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
							            INPUTS                      REAL    OUTPUT  

						 CODE     DATA IN    ACCUM IN      ALU OUT   ZERO BIT
					      ------   --------   --------      --------  --------
AND OPERATION       :      011     11010110   00110111  |   00010110      0
PASS ACCUM OPERATION:      000     11010110   00110111  |   00110111      0
ADD OPERATION       :      001     00010000   00100010  |   00110010      0
SUB OPERATION       :      010     11010110   00110111  |   01100001      0
AND OPERATION       :      011     11010110   00110111  |   00010110      0
XOR OPERATION       :      100     11010110   00110111  |   11100001      0
ABS OPERATION       :      101     11010110   10000001  |   01111111      0
MUL OPERATION       :      110     00001000   00000110  |   00110000      0
PASS DATA OPERATION :      111     11010110   00110111  |   11010110      0
UNKNOWN OPERATION   :      00x     11010110   00110111  |   00000000      0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'alu_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1117.930 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'alu_test'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/D_lab/Lab3/Lab3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'alu_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/D_lab/Lab3/Lab3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj alu_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/D_lab/Lab3/Lab3.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/D_lab/Lab3/Lab3.srcs/sim_1/new/alu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_test
INFO: [VRFC 10-2458] undeclared symbol zero, assumed default net type wire [D:/D_lab/Lab3/Lab3.srcs/sim_1/new/alu_tb.v:18]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/D_lab/Lab3/Lab3.sim/sim_1/behav/xsim'
"xelab -wto 5d86dcf937d5477f89f7b5a7be645261 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_test_behav xil_defaultlib.alu_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 5d86dcf937d5477f89f7b5a7be645261 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_test_behav xil_defaultlib.alu_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.alu_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot alu_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/D_lab/Lab3/Lab3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "alu_test_behav -key {Behavioral:sim_1:Functional:alu_test} -tclbatch {alu_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source alu_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
							            INPUTS                      REAL    OUTPUT  

						 CODE     DATA IN    ACCUM IN      ALU OUT   ZERO BIT
					      ------   --------   --------      --------  --------
AND OPERATION       :      011     11010110   00110111  |   00010110      0
PASS ACCUM OPERATION:      000     11010110   00110111  |   00110111      0
ADD OPERATION       :      001     00010000   00100010  |   00110010      0
SUB OPERATION       :      010     11010110   00110111  |   01100001      0
AND OPERATION       :      011     11010110   00110111  |   00010110      0
XOR OPERATION       :      100     11010110   00110111  |   11100001      0
ABS OPERATION       :      101     11010110   10000001  |   01111111      0
MUL OPERATION       :      110     00001000   00000110  |   00110000      0
PASS DATA OPERATION :      111     11010110   00110111  |   11010110      0
UNKNOWN OPERATION   :      00x     11010110   00110111  |   00000000      0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'alu_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1117.930 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'alu_test'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/D_lab/Lab3/Lab3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'alu_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/D_lab/Lab3/Lab3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj alu_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/D_lab/Lab3/Lab3.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/D_lab/Lab3/Lab3.srcs/sim_1/new/alu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_test
INFO: [VRFC 10-2458] undeclared symbol zero, assumed default net type wire [D:/D_lab/Lab3/Lab3.srcs/sim_1/new/alu_tb.v:18]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/D_lab/Lab3/Lab3.sim/sim_1/behav/xsim'
"xelab -wto 5d86dcf937d5477f89f7b5a7be645261 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_test_behav xil_defaultlib.alu_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 5d86dcf937d5477f89f7b5a7be645261 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_test_behav xil_defaultlib.alu_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.alu_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot alu_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/D_lab/Lab3/Lab3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "alu_test_behav -key {Behavioral:sim_1:Functional:alu_test} -tclbatch {alu_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source alu_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
							            INPUTS                      REAL    OUTPUT  

						 CODE     DATA IN    ACCUM IN      ALU OUT   ZERO BIT
					      ------   --------   --------      --------  --------
AND OPERATION       :      011     11010110   00110111  |   00010110      0
PASS ACCUM OPERATION:      000     11010110   00110111  |   00110111      0
ADD OPERATION       :      001     00010000   00100010  |   00110010      0
SUB OPERATION       :      010     11010110   00110111  |   01100001      0
AND OPERATION       :      011     11010110   00110111  |   00010110      0
XOR OPERATION       :      100     11010110   00110111  |   11100001      0
ABS OPERATION       :      101     11010110   10000001  |   01111111      0
MUL OPERATION       :      110     00001000   00001010  |   01010000      0
PASS DATA OPERATION :      111     11010110   00110111  |   11010110      0
UNKNOWN OPERATION   :      00x     11010110   00110111  |   00000000      0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'alu_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1117.930 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'alu_test'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/D_lab/Lab3/Lab3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'alu_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/D_lab/Lab3/Lab3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj alu_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/D_lab/Lab3/Lab3.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/D_lab/Lab3/Lab3.srcs/sim_1/new/alu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_test
INFO: [VRFC 10-2458] undeclared symbol zero, assumed default net type wire [D:/D_lab/Lab3/Lab3.srcs/sim_1/new/alu_tb.v:18]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/D_lab/Lab3/Lab3.sim/sim_1/behav/xsim'
"xelab -wto 5d86dcf937d5477f89f7b5a7be645261 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_test_behav xil_defaultlib.alu_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 5d86dcf937d5477f89f7b5a7be645261 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_test_behav xil_defaultlib.alu_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.alu_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot alu_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/D_lab/Lab3/Lab3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "alu_test_behav -key {Behavioral:sim_1:Functional:alu_test} -tclbatch {alu_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source alu_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
							            INPUTS                      REAL    OUTPUT  

						 CODE     DATA IN    ACCUM IN      ALU OUT   ZERO BIT
					      ------   --------   --------      --------  --------
AND OPERATION       :      011     11010110   00110111  |   00010110      0
PASS ACCUM OPERATION:      000     11010110   00110111  |   00110111      0
ADD OPERATION       :      001     00010000   00100010  |   00110010      0
SUB OPERATION       :      010     11010110   00110111  |   01100001      0
AND OPERATION       :      011     11010110   00110111  |   00010110      0
XOR OPERATION       :      100     11010110   00110111  |   11100001      0
ABS OPERATION       :      101     11010110   10000001  |   01111111      0
MUL OPERATION       :      110     00001000   00000110  |   00110000      0
PASS DATA OPERATION :      111     11010110   00110111  |   11010110      0
UNKNOWN OPERATION   :      00x     11010110   00110111  |   00000000      0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'alu_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1117.930 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'alu_test'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/D_lab/Lab3/Lab3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'alu_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/D_lab/Lab3/Lab3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj alu_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/D_lab/Lab3/Lab3.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/D_lab/Lab3/Lab3.srcs/sim_1/new/alu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_test
INFO: [VRFC 10-2458] undeclared symbol zero, assumed default net type wire [D:/D_lab/Lab3/Lab3.srcs/sim_1/new/alu_tb.v:18]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/D_lab/Lab3/Lab3.sim/sim_1/behav/xsim'
"xelab -wto 5d86dcf937d5477f89f7b5a7be645261 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_test_behav xil_defaultlib.alu_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 5d86dcf937d5477f89f7b5a7be645261 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_test_behav xil_defaultlib.alu_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.alu_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot alu_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/D_lab/Lab3/Lab3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "alu_test_behav -key {Behavioral:sim_1:Functional:alu_test} -tclbatch {alu_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source alu_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
							            INPUTS                      REAL    OUTPUT  

						 CODE     DATA IN    ACCUM IN      ALU OUT   ZERO BIT
					      ------   --------   --------      --------  --------
AND OPERATION       :      011     11010110   00110111  |   00010110      0
PASS ACCUM OPERATION:      000     11010110   00110111  |   00110111      0
ADD OPERATION       :      001     00010000   00100010  |   00110010      0
SUB OPERATION       :      010     11010110   00110111  |   01100001      0
AND OPERATION       :      011     11010110   00110111  |   00010110      0
XOR OPERATION       :      100     11010110   00110111  |   11100001      0
ABS OPERATION       :      101     11010110   10000001  |   01111111      0
MUL OPERATION       :      110     00001000   00000110  |   00110000      0
PASS DATA OPERATION :      111     11010110   00110111  |   11010110      0
UNKNOWN OPERATION   :      00x     11010110   00110111  |   00000000      0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'alu_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1117.930 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'alu_test'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/D_lab/Lab3/Lab3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'alu_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/D_lab/Lab3/Lab3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj alu_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/D_lab/Lab3/Lab3.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/D_lab/Lab3/Lab3.srcs/sim_1/new/alu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_test
INFO: [VRFC 10-2458] undeclared symbol zero, assumed default net type wire [D:/D_lab/Lab3/Lab3.srcs/sim_1/new/alu_tb.v:18]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/D_lab/Lab3/Lab3.sim/sim_1/behav/xsim'
"xelab -wto 5d86dcf937d5477f89f7b5a7be645261 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_test_behav xil_defaultlib.alu_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 5d86dcf937d5477f89f7b5a7be645261 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_test_behav xil_defaultlib.alu_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.alu_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot alu_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/D_lab/Lab3/Lab3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "alu_test_behav -key {Behavioral:sim_1:Functional:alu_test} -tclbatch {alu_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source alu_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
							            INPUTS                      REAL    OUTPUT  

						 CODE     DATA IN    ACCUM IN      ALU OUT   ZERO BIT
					      ------   --------   --------      --------  --------
AND OPERATION       :      011     11010110   00110111  |   00010110      0
PASS ACCUM OPERATION:      000     11010110   00110111  |   00110111      0
ADD OPERATION       :      001     00010000   00100010  |   00110010      0
SUB OPERATION       :      010     11010110   00110111  |   01100001      0
AND OPERATION       :      011     11010110   00110111  |   00010110      0
XOR OPERATION       :      100     11010110   00110111  |   11100001      0
ABS OPERATION       :      101     11010110   10000001  |   01111111      0
MUL OPERATION       :      110     00001000   00001010  |   01010000      0
PASS DATA OPERATION :      111     11010110   00110111  |   11010110      0
UNKNOWN OPERATION   :      00x     11010110   00110111  |   00000000      0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'alu_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1117.930 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'alu_test'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/D_lab/Lab3/Lab3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'alu_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/D_lab/Lab3/Lab3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj alu_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/D_lab/Lab3/Lab3.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/D_lab/Lab3/Lab3.srcs/sim_1/new/alu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_test
INFO: [VRFC 10-2458] undeclared symbol zero, assumed default net type wire [D:/D_lab/Lab3/Lab3.srcs/sim_1/new/alu_tb.v:18]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/D_lab/Lab3/Lab3.sim/sim_1/behav/xsim'
"xelab -wto 5d86dcf937d5477f89f7b5a7be645261 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_test_behav xil_defaultlib.alu_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 5d86dcf937d5477f89f7b5a7be645261 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_test_behav xil_defaultlib.alu_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.alu_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot alu_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/D_lab/Lab3/Lab3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "alu_test_behav -key {Behavioral:sim_1:Functional:alu_test} -tclbatch {alu_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source alu_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
							            INPUTS                      REAL    OUTPUT  

						 CODE     DATA IN    ACCUM IN      ALU OUT   ZERO BIT
					      ------   --------   --------      --------  --------
AND OPERATION       :      011     11010110   00110111  |   00010110      0
PASS ACCUM OPERATION:      000     11010110   00110111  |   00110111      0
ADD OPERATION       :      001     00010000   00100010  |   00110010      0
SUB OPERATION       :      010     11010110   00110111  |   01100001      0
AND OPERATION       :      011     11010110   00110111  |   00010110      0
XOR OPERATION       :      100     11010110   00110111  |   11100001      0
ABS OPERATION       :      101     11010110   10000001  |   01111111      0
MUL OPERATION       :      110     00001000   00001010  |   01010000      0
PASS DATA OPERATION :      111     11010110   00110111  |   11010110      0
UNKNOWN OPERATION   :      00x     11010110   00110111  |   00000000      0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'alu_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1117.930 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'alu_test'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/D_lab/Lab3/Lab3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'alu_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/D_lab/Lab3/Lab3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj alu_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/D_lab/Lab3/Lab3.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/D_lab/Lab3/Lab3.srcs/sim_1/new/alu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_test
INFO: [VRFC 10-2458] undeclared symbol zero, assumed default net type wire [D:/D_lab/Lab3/Lab3.srcs/sim_1/new/alu_tb.v:18]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/D_lab/Lab3/Lab3.sim/sim_1/behav/xsim'
"xelab -wto 5d86dcf937d5477f89f7b5a7be645261 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_test_behav xil_defaultlib.alu_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 5d86dcf937d5477f89f7b5a7be645261 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_test_behav xil_defaultlib.alu_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.alu_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot alu_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/D_lab/Lab3/Lab3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "alu_test_behav -key {Behavioral:sim_1:Functional:alu_test} -tclbatch {alu_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source alu_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
							            INPUTS                      REAL    OUTPUT  

						 CODE     DATA IN    ACCUM IN      ALU OUT   ZERO BIT
					      ------   --------   --------      --------  --------
AND OPERATION       :      011     11010110   00110111  |   00010110      0
PASS ACCUM OPERATION:      000     11010110   00110111  |   00110111      0
ADD OPERATION       :      001     00010000   00100010  |   00110010      0
SUB OPERATION       :      010     11010110   00110111  |   01100001      0
AND OPERATION       :      011     11010110   00110111  |   00010110      0
XOR OPERATION       :      100     11010110   00110111  |   11100001      0
ABS OPERATION       :      101     11010110   10000001  |   01111111      0
MUL OPERATION       :      110     00001000   00000110  |   00110000      0
PASS DATA OPERATION :      111     11010110   00110111  |   11010110      0
UNKNOWN OPERATION   :      00x     11010110   00110111  |   00000000      0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'alu_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1117.930 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'alu_test'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/D_lab/Lab3/Lab3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'alu_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/D_lab/Lab3/Lab3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj alu_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/D_lab/Lab3/Lab3.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/D_lab/Lab3/Lab3.srcs/sim_1/new/alu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_test
INFO: [VRFC 10-2458] undeclared symbol zero, assumed default net type wire [D:/D_lab/Lab3/Lab3.srcs/sim_1/new/alu_tb.v:18]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/D_lab/Lab3/Lab3.sim/sim_1/behav/xsim'
"xelab -wto 5d86dcf937d5477f89f7b5a7be645261 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_test_behav xil_defaultlib.alu_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 5d86dcf937d5477f89f7b5a7be645261 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_test_behav xil_defaultlib.alu_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.alu_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot alu_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/D_lab/Lab3/Lab3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "alu_test_behav -key {Behavioral:sim_1:Functional:alu_test} -tclbatch {alu_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source alu_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
							            INPUTS                      REAL    OUTPUT  

						 CODE     DATA IN    ACCUM IN      ALU OUT   ZERO BIT
					      ------   --------   --------      --------  --------
AND OPERATION       :      011     11010110   00110111  |   00010110      0
PASS ACCUM OPERATION:      000     11010110   00110111  |   00110111      0
ADD OPERATION       :      001     00010000   00100010  |   00110010      0
SUB OPERATION       :      010     11010110   00110111  |   01100001      0
AND OPERATION       :      011     11010110   00110111  |   00010110      0
XOR OPERATION       :      100     11010110   00110111  |   11100001      0
ABS OPERATION       :      101     11010110   10000001  |   01111111      0
MUL OPERATION       :      110     00001000   00000110  |   00110000      0
PASS DATA OPERATION :      111     11010110   00110111  |   11010110      0
UNKNOWN OPERATION   :      00x     11010110   00110111  |   00000000      0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'alu_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1117.930 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'alu_test'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/D_lab/Lab3/Lab3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'alu_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/D_lab/Lab3/Lab3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj alu_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/D_lab/Lab3/Lab3.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/D_lab/Lab3/Lab3.srcs/sim_1/new/alu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_test
INFO: [VRFC 10-2458] undeclared symbol zero, assumed default net type wire [D:/D_lab/Lab3/Lab3.srcs/sim_1/new/alu_tb.v:18]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/D_lab/Lab3/Lab3.sim/sim_1/behav/xsim'
"xelab -wto 5d86dcf937d5477f89f7b5a7be645261 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_test_behav xil_defaultlib.alu_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 5d86dcf937d5477f89f7b5a7be645261 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_test_behav xil_defaultlib.alu_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.alu_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot alu_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/D_lab/Lab3/Lab3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "alu_test_behav -key {Behavioral:sim_1:Functional:alu_test} -tclbatch {alu_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source alu_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
							            INPUTS                      REAL    OUTPUT  

						 CODE     DATA IN    ACCUM IN      ALU OUT   ZERO BIT
					      ------   --------   --------      --------  --------
AND OPERATION       :      011     11010110   00110111  |   00010110      0
PASS ACCUM OPERATION:      000     11010110   00110111  |   00110111      0
ADD OPERATION       :      001     00010000   00100010  |   00110010      0
SUB OPERATION       :      010     11010110   00110111  |   01100001      0
AND OPERATION       :      011     11010110   00110111  |   00010110      0
XOR OPERATION       :      100     11010110   00110111  |   11100001      0
ABS OPERATION       :      101     11010110   10000001  |   01111111      0
MUL OPERATION       :      110     00001000   00000110  |   00110000      0
PASS DATA OPERATION :      111     11010110   00110111  |   11010110      0
UNKNOWN OPERATION   :      00x     11010110   00110111  |   00000000      0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'alu_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1117.930 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'alu_test'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/D_lab/Lab3/Lab3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'alu_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/D_lab/Lab3/Lab3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj alu_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/D_lab/Lab3/Lab3.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/D_lab/Lab3/Lab3.srcs/sim_1/new/alu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_test
INFO: [VRFC 10-2458] undeclared symbol zero, assumed default net type wire [D:/D_lab/Lab3/Lab3.srcs/sim_1/new/alu_tb.v:18]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/D_lab/Lab3/Lab3.sim/sim_1/behav/xsim'
"xelab -wto 5d86dcf937d5477f89f7b5a7be645261 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_test_behav xil_defaultlib.alu_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 5d86dcf937d5477f89f7b5a7be645261 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_test_behav xil_defaultlib.alu_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.alu_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot alu_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/D_lab/Lab3/Lab3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "alu_test_behav -key {Behavioral:sim_1:Functional:alu_test} -tclbatch {alu_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source alu_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
							            INPUTS                      REAL    OUTPUT  

						 CODE     DATA IN    ACCUM IN      ALU OUT   ZERO BIT
					      ------   --------   --------      --------  --------
AND OPERATION       :      011     11010110   00110111  |   00010110      0
PASS ACCUM OPERATION:      000     11010110   00110111  |   00110111      0
ADD OPERATION       :      001     00010000   00100010  |   00110010      0
SUB OPERATION       :      010     11010110   00110111  |   01100001      0
AND OPERATION       :      011     11010110   00110111  |   00010110      0
XOR OPERATION       :      100     11010110   00110111  |   11100001      0
ABS OPERATION       :      101     11010110   10000001  |   01111111      0
MUL OPERATION       :      110     00001000   00001010  |   01010000      0
PASS DATA OPERATION :      111     11010110   00110111  |   11010110      0
UNKNOWN OPERATION   :      00x     11010110   00110111  |   00000000      0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'alu_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1117.930 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'alu_test'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/D_lab/Lab3/Lab3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'alu_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/D_lab/Lab3/Lab3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj alu_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/D_lab/Lab3/Lab3.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/D_lab/Lab3/Lab3.srcs/sim_1/new/alu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_test
INFO: [VRFC 10-2458] undeclared symbol zero, assumed default net type wire [D:/D_lab/Lab3/Lab3.srcs/sim_1/new/alu_tb.v:18]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/D_lab/Lab3/Lab3.sim/sim_1/behav/xsim'
"xelab -wto 5d86dcf937d5477f89f7b5a7be645261 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_test_behav xil_defaultlib.alu_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 5d86dcf937d5477f89f7b5a7be645261 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_test_behav xil_defaultlib.alu_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.alu_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot alu_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/D_lab/Lab3/Lab3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "alu_test_behav -key {Behavioral:sim_1:Functional:alu_test} -tclbatch {alu_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source alu_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
							            INPUTS                      REAL    OUTPUT  

						 CODE     DATA IN    ACCUM IN      ALU OUT   ZERO BIT
					      ------   --------   --------      --------  --------
AND OPERATION       :      011     11010110   00110111  |   00010110      0
PASS ACCUM OPERATION:      000     11010110   00110111  |   00110111      0
ADD OPERATION       :      001     00010000   00100010  |   00110010      0
SUB OPERATION       :      010     11010110   00110111  |   01100001      0
AND OPERATION       :      011     11010110   00110111  |   00010110      0
XOR OPERATION       :      100     11010110   00110111  |   11100001      0
ABS OPERATION       :      101     11010110   10000001  |   01111111      0
MUL OPERATION       :      110     00001000   00001010  |   01010000      0
PASS DATA OPERATION :      111     11010110   00110111  |   11010110      0
UNKNOWN OPERATION   :      00x     11010110   00110111  |   00000000      0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'alu_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1117.930 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'alu_test'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/D_lab/Lab3/Lab3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'alu_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/D_lab/Lab3/Lab3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj alu_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/D_lab/Lab3/Lab3.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/D_lab/Lab3/Lab3.srcs/sim_1/new/alu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_test
INFO: [VRFC 10-2458] undeclared symbol zero, assumed default net type wire [D:/D_lab/Lab3/Lab3.srcs/sim_1/new/alu_tb.v:18]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/D_lab/Lab3/Lab3.sim/sim_1/behav/xsim'
"xelab -wto 5d86dcf937d5477f89f7b5a7be645261 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_test_behav xil_defaultlib.alu_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 5d86dcf937d5477f89f7b5a7be645261 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_test_behav xil_defaultlib.alu_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.alu_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot alu_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/D_lab/Lab3/Lab3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "alu_test_behav -key {Behavioral:sim_1:Functional:alu_test} -tclbatch {alu_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source alu_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
							            INPUTS                      REAL    OUTPUT  

						 CODE     DATA IN    ACCUM IN      ALU OUT   ZERO BIT
					      ------   --------   --------      --------  --------
AND OPERATION       :      011     11010110   00110111  |   00010110      0
PASS ACCUM OPERATION:      000     11010110   00110111  |   00110111      0
ADD OPERATION       :      001     00010000   00100010  |   00110010      0
SUB OPERATION       :      010     11010110   00110111  |   01100001      0
AND OPERATION       :      011     11010110   00110111  |   00010110      0
XOR OPERATION       :      100     11010110   00110111  |   11100001      0
ABS OPERATION       :      101     11010110   10000001  |   01111111      0
MUL OPERATION       :      110     00001000   00001010  |   01010000      0
PASS DATA OPERATION :      111     11010110   00110111  |   11010110      0
UNKNOWN OPERATION   :      00x     11010110   00110111  |   00000000      0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'alu_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1117.930 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'alu_test'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/D_lab/Lab3/Lab3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'D:/vivado/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'alu_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/D_lab/Lab3/Lab3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj alu_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/D_lab/Lab3/Lab3.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/D_lab/Lab3/Lab3.srcs/sim_1/new/alu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_test
INFO: [VRFC 10-2458] undeclared symbol zero, assumed default net type wire [D:/D_lab/Lab3/Lab3.srcs/sim_1/new/alu_tb.v:18]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/D_lab/Lab3/Lab3.sim/sim_1/behav/xsim'
"xelab -wto 5d86dcf937d5477f89f7b5a7be645261 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_test_behav xil_defaultlib.alu_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 5d86dcf937d5477f89f7b5a7be645261 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot alu_test_behav xil_defaultlib.alu_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.alu_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot alu_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/D_lab/Lab3/Lab3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "alu_test_behav -key {Behavioral:sim_1:Functional:alu_test} -tclbatch {alu_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source alu_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
							            INPUTS                      REAL    OUTPUT  

						 CODE     DATA IN    ACCUM IN      ALU OUT   ZERO BIT
					      ------   --------   --------      --------  --------
AND OPERATION       :      011     11010110   00110111  |   00010110      0
PASS ACCUM OPERATION:      000     11010110   00110111  |   00110111      0
ADD OPERATION       :      001     00010000   00100010  |   00110010      0
SUB OPERATION       :      010     11010110   00110111  |   01100001      0
AND OPERATION       :      011     11010110   00110111  |   00010110      0
XOR OPERATION       :      100     11010110   00110111  |   11100001      0
ABS OPERATION       :      101     11010110   10000001  |   01111111      0
MUL OPERATION       :      110     00001000   00001010  |   01010000      0
PASS DATA OPERATION :      111     11010110   00110111  |   11010110      0
UNKNOWN OPERATION   :      00x     11010110   00110111  |   00000000      0
INFO: [USF-XSim-96] XSim completed. Design snapshot 'alu_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1117.930 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Oct 18 16:14:13 2021...
