Timing Analyzer report for MyClock
Thu Apr 18 10:01:25 2013
Version 5.1 Build 176 10/26/2005 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'scan_clk'
  6. Clock Setup: 'clk'
  7. tco
  8. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2005 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                        ;
+------------------------------+-------+---------------+----------------------------------+-----------------------+-----------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                  ; To                    ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+-----------------------+-----------------------+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 9.279 ns                         ; selector:inst4|num[0] ; led[4]                ; scan_clk   ; --       ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; 356.00 MHz ( period = 2.809 ns ) ; clock:inst|count[2]   ; clock:inst|count[0]   ; clk        ; clk      ; 0            ;
; Clock Setup: 'scan_clk'      ; N/A   ; None          ; 373.83 MHz ( period = 2.675 ns ) ; selector:inst4|n[0]   ; selector:inst4|num[0] ; scan_clk   ; scan_clk ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                       ;                       ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+-----------------------+-----------------------+------------+----------+--------------+


+------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                             ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                ; Setting            ; From ; To ; Entity Name ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                           ; EP1S10F484C5       ;      ;    ;             ;
; Timing Models                                         ; Final              ;      ;    ;             ;
; Number of source nodes to report per destination node ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                 ; 10                 ;      ;    ;             ;
; Number of paths to report                             ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                          ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                ; Off                ;      ;    ;             ;
; Report IO Paths Separately                            ; Off                ;      ;    ;             ;
; Default hold multicycle                               ; Same As Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains             ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                        ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                      ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                 ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements               ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                      ; Off                ;      ;    ;             ;
; Enable Clock Latency                                  ; Off                ;      ;    ;             ;
+-------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; scan_clk        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'scan_clk'                                                                                                                                                                                          ;
+-------+------------------------------------------------+---------------------+-----------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                ; To                    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------------+-----------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 373.83 MHz ( period = 2.675 ns )               ; selector:inst4|n[0] ; selector:inst4|num[0] ; scan_clk   ; scan_clk ; None                        ; None                      ; 2.509 ns                ;
; N/A   ; 415.80 MHz ( period = 2.405 ns )               ; selector:inst4|n[0] ; selector:inst4|num[2] ; scan_clk   ; scan_clk ; None                        ; None                      ; 2.239 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; selector:inst4|n[0] ; selector:inst4|num[3] ; scan_clk   ; scan_clk ; None                        ; None                      ; 1.864 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; selector:inst4|n[2] ; selector:inst4|num[2] ; scan_clk   ; scan_clk ; None                        ; None                      ; 1.843 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; selector:inst4|n[1] ; selector:inst4|num[2] ; scan_clk   ; scan_clk ; None                        ; None                      ; 1.760 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; selector:inst4|n[2] ; selector:inst4|num[3] ; scan_clk   ; scan_clk ; None                        ; None                      ; 1.468 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; selector:inst4|n[1] ; selector:inst4|num[3] ; scan_clk   ; scan_clk ; None                        ; None                      ; 1.385 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; selector:inst4|n[2] ; selector:inst4|sel[5] ; scan_clk   ; scan_clk ; None                        ; None                      ; 1.378 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; selector:inst4|n[2] ; selector:inst4|num[0] ; scan_clk   ; scan_clk ; None                        ; None                      ; 1.373 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; selector:inst4|n[0] ; selector:inst4|num[1] ; scan_clk   ; scan_clk ; None                        ; None                      ; 1.271 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; selector:inst4|n[0] ; selector:inst4|sel[5] ; scan_clk   ; scan_clk ; None                        ; None                      ; 1.192 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; selector:inst4|n[0] ; selector:inst4|sel[2] ; scan_clk   ; scan_clk ; None                        ; None                      ; 1.138 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; selector:inst4|n[0] ; selector:inst4|sel[3] ; scan_clk   ; scan_clk ; None                        ; None                      ; 1.138 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; selector:inst4|n[0] ; selector:inst4|sel[1] ; scan_clk   ; scan_clk ; None                        ; None                      ; 1.135 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; selector:inst4|n[0] ; selector:inst4|sel[4] ; scan_clk   ; scan_clk ; None                        ; None                      ; 1.131 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; selector:inst4|n[0] ; selector:inst4|sel[0] ; scan_clk   ; scan_clk ; None                        ; None                      ; 1.130 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; selector:inst4|n[1] ; selector:inst4|sel[5] ; scan_clk   ; scan_clk ; None                        ; None                      ; 1.088 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; selector:inst4|n[1] ; selector:inst4|num[0] ; scan_clk   ; scan_clk ; None                        ; None                      ; 1.079 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; selector:inst4|n[2] ; selector:inst4|num[1] ; scan_clk   ; scan_clk ; None                        ; None                      ; 0.984 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; selector:inst4|n[2] ; selector:inst4|n[1]   ; scan_clk   ; scan_clk ; None                        ; None                      ; 0.982 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; selector:inst4|n[2] ; selector:inst4|n[2]   ; scan_clk   ; scan_clk ; None                        ; None                      ; 0.980 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; selector:inst4|n[1] ; selector:inst4|num[1] ; scan_clk   ; scan_clk ; None                        ; None                      ; 0.891 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; selector:inst4|n[2] ; selector:inst4|sel[1] ; scan_clk   ; scan_clk ; None                        ; None                      ; 0.876 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; selector:inst4|n[2] ; selector:inst4|sel[0] ; scan_clk   ; scan_clk ; None                        ; None                      ; 0.875 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; selector:inst4|n[2] ; selector:inst4|sel[4] ; scan_clk   ; scan_clk ; None                        ; None                      ; 0.875 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; selector:inst4|n[1] ; selector:inst4|sel[4] ; scan_clk   ; scan_clk ; None                        ; None                      ; 0.778 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; selector:inst4|n[1] ; selector:inst4|sel[2] ; scan_clk   ; scan_clk ; None                        ; None                      ; 0.775 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; selector:inst4|n[1] ; selector:inst4|sel[3] ; scan_clk   ; scan_clk ; None                        ; None                      ; 0.775 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; selector:inst4|n[0] ; selector:inst4|n[0]   ; scan_clk   ; scan_clk ; None                        ; None                      ; 0.760 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; selector:inst4|n[0] ; selector:inst4|n[2]   ; scan_clk   ; scan_clk ; None                        ; None                      ; 0.760 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; selector:inst4|n[0] ; selector:inst4|n[1]   ; scan_clk   ; scan_clk ; None                        ; None                      ; 0.760 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; selector:inst4|n[1] ; selector:inst4|n[2]   ; scan_clk   ; scan_clk ; None                        ; None                      ; 0.665 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; selector:inst4|n[1] ; selector:inst4|n[1]   ; scan_clk   ; scan_clk ; None                        ; None                      ; 0.664 ns                ;
+-------+------------------------------------------------+---------------------+-----------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                             ;
+-------+------------------------------------------------+---------------------+---------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                ; To                  ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------------+---------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 356.00 MHz ( period = 2.809 ns )               ; clock:inst|count[2] ; clock:inst|count[0] ; clk        ; clk      ; None                        ; None                      ; 2.643 ns                ;
; N/A   ; 356.38 MHz ( period = 2.806 ns )               ; clock:inst|count[2] ; clock:inst|count[1] ; clk        ; clk      ; None                        ; None                      ; 2.640 ns                ;
; N/A   ; 361.79 MHz ( period = 2.764 ns )               ; clock:inst|count[0] ; clock:inst|count[0] ; clk        ; clk      ; None                        ; None                      ; 2.598 ns                ;
; N/A   ; 362.19 MHz ( period = 2.761 ns )               ; clock:inst|count[0] ; clock:inst|count[1] ; clk        ; clk      ; None                        ; None                      ; 2.595 ns                ;
; N/A   ; 369.28 MHz ( period = 2.708 ns )               ; clock:inst|count[1] ; clock:inst|count[0] ; clk        ; clk      ; None                        ; None                      ; 2.542 ns                ;
; N/A   ; 369.55 MHz ( period = 2.706 ns )               ; clock:inst|count[3] ; clock:inst|count[0] ; clk        ; clk      ; None                        ; None                      ; 2.540 ns                ;
; N/A   ; 369.69 MHz ( period = 2.705 ns )               ; clock:inst|count[1] ; clock:inst|count[1] ; clk        ; clk      ; None                        ; None                      ; 2.539 ns                ;
; N/A   ; 369.96 MHz ( period = 2.703 ns )               ; clock:inst|count[3] ; clock:inst|count[1] ; clk        ; clk      ; None                        ; None                      ; 2.537 ns                ;
; N/A   ; 370.23 MHz ( period = 2.701 ns )               ; clock:inst|count[2] ; clock:inst|count[2] ; clk        ; clk      ; None                        ; None                      ; 2.535 ns                ;
; N/A   ; 370.23 MHz ( period = 2.701 ns )               ; clock:inst|count[2] ; clock:inst|count[4] ; clk        ; clk      ; None                        ; None                      ; 2.535 ns                ;
; N/A   ; 370.23 MHz ( period = 2.701 ns )               ; clock:inst|count[2] ; clock:inst|count[5] ; clk        ; clk      ; None                        ; None                      ; 2.535 ns                ;
; N/A   ; 376.51 MHz ( period = 2.656 ns )               ; clock:inst|count[0] ; clock:inst|count[2] ; clk        ; clk      ; None                        ; None                      ; 2.490 ns                ;
; N/A   ; 376.51 MHz ( period = 2.656 ns )               ; clock:inst|count[0] ; clock:inst|count[4] ; clk        ; clk      ; None                        ; None                      ; 2.490 ns                ;
; N/A   ; 376.51 MHz ( period = 2.656 ns )               ; clock:inst|count[0] ; clock:inst|count[5] ; clk        ; clk      ; None                        ; None                      ; 2.490 ns                ;
; N/A   ; 384.62 MHz ( period = 2.600 ns )               ; clock:inst|count[1] ; clock:inst|count[2] ; clk        ; clk      ; None                        ; None                      ; 2.434 ns                ;
; N/A   ; 384.62 MHz ( period = 2.600 ns )               ; clock:inst|count[1] ; clock:inst|count[4] ; clk        ; clk      ; None                        ; None                      ; 2.434 ns                ;
; N/A   ; 384.62 MHz ( period = 2.600 ns )               ; clock:inst|count[1] ; clock:inst|count[5] ; clk        ; clk      ; None                        ; None                      ; 2.434 ns                ;
; N/A   ; 384.91 MHz ( period = 2.598 ns )               ; clock:inst|count[3] ; clock:inst|count[2] ; clk        ; clk      ; None                        ; None                      ; 2.432 ns                ;
; N/A   ; 384.91 MHz ( period = 2.598 ns )               ; clock:inst|count[3] ; clock:inst|count[4] ; clk        ; clk      ; None                        ; None                      ; 2.432 ns                ;
; N/A   ; 384.91 MHz ( period = 2.598 ns )               ; clock:inst|count[3] ; clock:inst|count[5] ; clk        ; clk      ; None                        ; None                      ; 2.432 ns                ;
; N/A   ; 400.16 MHz ( period = 2.499 ns )               ; clock:inst|count[4] ; clock:inst|count[4] ; clk        ; clk      ; None                        ; None                      ; 2.333 ns                ;
; N/A   ; 400.32 MHz ( period = 2.498 ns )               ; clock:inst|count[4] ; clock:inst|count[5] ; clk        ; clk      ; None                        ; None                      ; 2.332 ns                ;
; N/A   ; 400.48 MHz ( period = 2.497 ns )               ; clock:inst|count[4] ; clock:inst|count[2] ; clk        ; clk      ; None                        ; None                      ; 2.331 ns                ;
; N/A   ; 410.17 MHz ( period = 2.438 ns )               ; clock:inst|count[2] ; clock:inst|count[3] ; clk        ; clk      ; None                        ; None                      ; 2.272 ns                ;
; N/A   ; 417.89 MHz ( period = 2.393 ns )               ; clock:inst|count[0] ; clock:inst|count[3] ; clk        ; clk      ; None                        ; None                      ; 2.227 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; clock:inst|count[4] ; clock:inst|count[0] ; clk        ; clk      ; None                        ; None                      ; 2.173 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; clock:inst|count[1] ; clock:inst|count[3] ; clk        ; clk      ; None                        ; None                      ; 2.171 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; clock:inst|count[3] ; clock:inst|count[3] ; clk        ; clk      ; None                        ; None                      ; 2.169 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; clock:inst|count[4] ; clock:inst|count[1] ; clk        ; clk      ; None                        ; None                      ; 2.168 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; clock:inst|count[4] ; clock:inst|count[3] ; clk        ; clk      ; None                        ; None                      ; 2.164 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; clock:inst|count[5] ; clock:inst|count[4] ; clk        ; clk      ; None                        ; None                      ; 2.046 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; clock:inst|count[5] ; clock:inst|count[5] ; clk        ; clk      ; None                        ; None                      ; 2.045 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; clock:inst|count[5] ; clock:inst|count[2] ; clk        ; clk      ; None                        ; None                      ; 2.044 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; clock:inst|count[5] ; clock:inst|count[0] ; clk        ; clk      ; None                        ; None                      ; 1.886 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; clock:inst|count[5] ; clock:inst|count[1] ; clk        ; clk      ; None                        ; None                      ; 1.881 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; clock:inst|count[5] ; clock:inst|count[3] ; clk        ; clk      ; None                        ; None                      ; 1.877 ns                ;
+-------+------------------------------------------------+---------------------+---------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------+
; tco                                                                             ;
+-------+--------------+------------+-----------------------+--------+------------+
; Slack ; Required tco ; Actual tco ; From                  ; To     ; From Clock ;
+-------+--------------+------------+-----------------------+--------+------------+
; N/A   ; None         ; 9.279 ns   ; selector:inst4|num[0] ; led[4] ; scan_clk   ;
; N/A   ; None         ; 9.232 ns   ; selector:inst4|num[2] ; led[4] ; scan_clk   ;
; N/A   ; None         ; 9.089 ns   ; selector:inst4|num[1] ; led[4] ; scan_clk   ;
; N/A   ; None         ; 8.995 ns   ; selector:inst4|num[3] ; led[4] ; scan_clk   ;
; N/A   ; None         ; 8.577 ns   ; selector:inst4|num[2] ; led[7] ; scan_clk   ;
; N/A   ; None         ; 8.544 ns   ; selector:inst4|num[0] ; led[2] ; scan_clk   ;
; N/A   ; None         ; 8.496 ns   ; selector:inst4|num[2] ; led[2] ; scan_clk   ;
; N/A   ; None         ; 8.438 ns   ; selector:inst4|num[1] ; led[7] ; scan_clk   ;
; N/A   ; None         ; 8.355 ns   ; selector:inst4|num[0] ; led[5] ; scan_clk   ;
; N/A   ; None         ; 8.354 ns   ; selector:inst4|num[1] ; led[2] ; scan_clk   ;
; N/A   ; None         ; 8.341 ns   ; selector:inst4|num[3] ; led[7] ; scan_clk   ;
; N/A   ; None         ; 8.314 ns   ; selector:inst4|num[2] ; led[5] ; scan_clk   ;
; N/A   ; None         ; 8.260 ns   ; selector:inst4|num[3] ; led[2] ; scan_clk   ;
; N/A   ; None         ; 8.252 ns   ; selector:inst4|num[0] ; led[6] ; scan_clk   ;
; N/A   ; None         ; 8.245 ns   ; selector:inst4|num[0] ; led[3] ; scan_clk   ;
; N/A   ; None         ; 8.243 ns   ; selector:inst4|num[0] ; led[0] ; scan_clk   ;
; N/A   ; None         ; 8.238 ns   ; selector:inst4|num[0] ; led[1] ; scan_clk   ;
; N/A   ; None         ; 8.205 ns   ; selector:inst4|num[2] ; led[6] ; scan_clk   ;
; N/A   ; None         ; 8.198 ns   ; selector:inst4|num[2] ; led[0] ; scan_clk   ;
; N/A   ; None         ; 8.197 ns   ; selector:inst4|num[2] ; led[3] ; scan_clk   ;
; N/A   ; None         ; 8.190 ns   ; selector:inst4|num[2] ; led[1] ; scan_clk   ;
; N/A   ; None         ; 8.179 ns   ; selector:inst4|num[1] ; led[5] ; scan_clk   ;
; N/A   ; None         ; 8.081 ns   ; selector:inst4|num[3] ; led[5] ; scan_clk   ;
; N/A   ; None         ; 8.063 ns   ; selector:inst4|num[1] ; led[0] ; scan_clk   ;
; N/A   ; None         ; 8.063 ns   ; selector:inst4|num[1] ; led[6] ; scan_clk   ;
; N/A   ; None         ; 8.061 ns   ; selector:inst4|num[1] ; led[3] ; scan_clk   ;
; N/A   ; None         ; 8.048 ns   ; selector:inst4|num[1] ; led[1] ; scan_clk   ;
; N/A   ; None         ; 7.969 ns   ; selector:inst4|num[3] ; led[6] ; scan_clk   ;
; N/A   ; None         ; 7.965 ns   ; selector:inst4|num[3] ; led[0] ; scan_clk   ;
; N/A   ; None         ; 7.965 ns   ; selector:inst4|num[3] ; led[3] ; scan_clk   ;
; N/A   ; None         ; 7.954 ns   ; selector:inst4|num[3] ; led[1] ; scan_clk   ;
; N/A   ; None         ; 7.855 ns   ; selector:inst4|sel[4] ; sel[4] ; scan_clk   ;
; N/A   ; None         ; 7.166 ns   ; selector:inst4|sel[0] ; sel[0] ; scan_clk   ;
; N/A   ; None         ; 7.143 ns   ; selector:inst4|sel[5] ; sel[5] ; scan_clk   ;
; N/A   ; None         ; 7.064 ns   ; selector:inst4|sel[3] ; sel[3] ; scan_clk   ;
; N/A   ; None         ; 6.773 ns   ; selector:inst4|sel[1] ; sel[1] ; scan_clk   ;
; N/A   ; None         ; 6.742 ns   ; selector:inst4|sel[2] ; sel[2] ; scan_clk   ;
+-------+--------------+------------+-----------------------+--------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Timing Analyzer
    Info: Version 5.1 Build 176 10/26/2005 SJ Full Version
    Info: Processing started: Thu Apr 18 10:01:25 2013
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off MyClock -c MyClock --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "scan_clk" is an undefined clock
    Info: Assuming node "clk" is an undefined clock
Info: Clock "scan_clk" has Internal fmax of 373.83 MHz between source register "selector:inst4|n[0]" and destination register "selector:inst4|num[0]" (period= 2.675 ns)
    Info: + Longest register to register delay is 2.509 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X29_Y22_N3; Fanout = 13; REG Node = 'selector:inst4|n[0]'
        Info: 2: + IC(0.820 ns) + CELL(0.366 ns) = 1.186 ns; Loc. = LC_X32_Y22_N3; Fanout = 1; COMB Node = 'selector:inst4|Mux~2875'
        Info: 3: + IC(0.784 ns) + CELL(0.539 ns) = 2.509 ns; Loc. = LC_X29_Y22_N6; Fanout = 7; REG Node = 'selector:inst4|num[0]'
        Info: Total cell delay = 0.905 ns ( 36.07 % )
        Info: Total interconnect delay = 1.604 ns ( 63.93 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "scan_clk" to destination register is 2.783 ns
            Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_L2; Fanout = 13; CLK Node = 'scan_clk'
            Info: 2: + IC(1.516 ns) + CELL(0.542 ns) = 2.783 ns; Loc. = LC_X29_Y22_N6; Fanout = 7; REG Node = 'selector:inst4|num[0]'
            Info: Total cell delay = 1.267 ns ( 45.53 % )
            Info: Total interconnect delay = 1.516 ns ( 54.47 % )
        Info: - Longest clock path from clock "scan_clk" to source register is 2.783 ns
            Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_L2; Fanout = 13; CLK Node = 'scan_clk'
            Info: 2: + IC(1.516 ns) + CELL(0.542 ns) = 2.783 ns; Loc. = LC_X29_Y22_N3; Fanout = 13; REG Node = 'selector:inst4|n[0]'
            Info: Total cell delay = 1.267 ns ( 45.53 % )
            Info: Total interconnect delay = 1.516 ns ( 54.47 % )
    Info: + Micro clock to output delay of source is 0.156 ns
    Info: + Micro setup delay of destination is 0.010 ns
Info: Clock "clk" has Internal fmax of 356.0 MHz between source register "clock:inst|count[2]" and destination register "clock:inst|count[0]" (period= 2.809 ns)
    Info: + Longest register to register delay is 2.643 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X30_Y22_N9; Fanout = 14; REG Node = 'clock:inst|count[2]'
        Info: 2: + IC(0.558 ns) + CELL(0.344 ns) = 0.902 ns; Loc. = LC_X31_Y22_N3; Fanout = 2; COMB Node = 'clock:inst|add~446'
        Info: 3: + IC(0.000 ns) + CELL(0.130 ns) = 1.032 ns; Loc. = LC_X31_Y22_N4; Fanout = 2; COMB Node = 'clock:inst|add~441'
        Info: 4: + IC(0.000 ns) + CELL(0.449 ns) = 1.481 ns; Loc. = LC_X31_Y22_N5; Fanout = 5; COMB Node = 'clock:inst|add~429'
        Info: 5: + IC(0.317 ns) + CELL(0.280 ns) = 2.078 ns; Loc. = LC_X31_Y22_N8; Fanout = 2; COMB Node = 'clock:inst|LessThan~545'
        Info: 6: + IC(0.342 ns) + CELL(0.223 ns) = 2.643 ns; Loc. = LC_X31_Y22_N0; Fanout = 4; REG Node = 'clock:inst|count[0]'
        Info: Total cell delay = 1.426 ns ( 53.95 % )
        Info: Total interconnect delay = 1.217 ns ( 46.05 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "clk" to destination register is 2.890 ns
            Info: 1: + IC(0.000 ns) + CELL(0.828 ns) = 0.828 ns; Loc. = PIN_L3; Fanout = 6; CLK Node = 'clk'
            Info: 2: + IC(1.520 ns) + CELL(0.542 ns) = 2.890 ns; Loc. = LC_X31_Y22_N0; Fanout = 4; REG Node = 'clock:inst|count[0]'
            Info: Total cell delay = 1.370 ns ( 47.40 % )
            Info: Total interconnect delay = 1.520 ns ( 52.60 % )
        Info: - Longest clock path from clock "clk" to source register is 2.890 ns
            Info: 1: + IC(0.000 ns) + CELL(0.828 ns) = 0.828 ns; Loc. = PIN_L3; Fanout = 6; CLK Node = 'clk'
            Info: 2: + IC(1.520 ns) + CELL(0.542 ns) = 2.890 ns; Loc. = LC_X30_Y22_N9; Fanout = 14; REG Node = 'clock:inst|count[2]'
            Info: Total cell delay = 1.370 ns ( 47.40 % )
            Info: Total interconnect delay = 1.520 ns ( 52.60 % )
    Info: + Micro clock to output delay of source is 0.156 ns
    Info: + Micro setup delay of destination is 0.010 ns
Info: tco from clock "scan_clk" to destination pin "led[4]" through register "selector:inst4|num[0]" is 9.279 ns
    Info: + Longest clock path from clock "scan_clk" to source register is 2.783 ns
        Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_L2; Fanout = 13; CLK Node = 'scan_clk'
        Info: 2: + IC(1.516 ns) + CELL(0.542 ns) = 2.783 ns; Loc. = LC_X29_Y22_N6; Fanout = 7; REG Node = 'selector:inst4|num[0]'
        Info: Total cell delay = 1.267 ns ( 45.53 % )
        Info: Total interconnect delay = 1.516 ns ( 54.47 % )
    Info: + Micro clock to output delay of source is 0.156 ns
    Info: + Longest register to pin delay is 6.340 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X29_Y22_N6; Fanout = 7; REG Node = 'selector:inst4|num[0]'
        Info: 2: + IC(1.095 ns) + CELL(0.366 ns) = 1.461 ns; Loc. = LC_X29_Y24_N9; Fanout = 1; COMB Node = 'selector:inst4|LED[4]~156'
        Info: 3: + IC(2.192 ns) + CELL(2.687 ns) = 6.340 ns; Loc. = PIN_AA12; Fanout = 0; PIN Node = 'led[4]'
        Info: Total cell delay = 3.053 ns ( 48.15 % )
        Info: Total interconnect delay = 3.287 ns ( 51.85 % )
Info: Quartus II Timing Analyzer was successful. 0 errors, 1 warning
    Info: Processing ended: Thu Apr 18 10:01:25 2013
    Info: Elapsed time: 00:00:02


