# //  ModelSim SE-64 10.7c Aug 17 2018Linux 4.15.0-76-generic
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
vlib work
vcom -reportprogress 300 -work work /import/home/ludwig/DeSCAM/example/RISCV_ISA/RTL/CPU.vhd
# Model Technology ModelSim SE-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:07:20 on Feb 13,2020
# vcom -reportprogress 300 -work work /import/home/ludwig/DeSCAM/example/RISCV_ISA/RTL/CPU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# ** Error: (vcom-11) Could not find work.scam_model_types.
# ** Error (suppressible): /import/home/ludwig/DeSCAM/example/RISCV_ISA/RTL/CPU.vhd(8): (vcom-1195) Cannot find expanded name "work.SCAM_Model_types".
# ** Error: /import/home/ludwig/DeSCAM/example/RISCV_ISA/RTL/CPU.vhd(8): Unknown expanded name.
# ** Note: /import/home/ludwig/DeSCAM/example/RISCV_ISA/RTL/CPU.vhd(10): VHDL Compiler exiting
# End time: 16:07:20 on Feb 13,2020, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
vcom -reportprogress 300 -work work /import/home/ludwig/DeSCAM/example/RISCV_ISA/RTL/CPU_tb.vhd
# Model Technology ModelSim SE-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:07:20 on Feb 13,2020
# vcom -reportprogress 300 -work work /import/home/ludwig/DeSCAM/example/RISCV_ISA/RTL/CPU_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# ** Error: (vcom-11) Could not find work.scam_model_types.
# ** Error (suppressible): /import/home/ludwig/DeSCAM/example/RISCV_ISA/RTL/CPU_tb.vhd(8): (vcom-1195) Cannot find expanded name "work.SCAM_Model_types".
# ** Error: /import/home/ludwig/DeSCAM/example/RISCV_ISA/RTL/CPU_tb.vhd(8): Unknown expanded name.
# ** Note: /import/home/ludwig/DeSCAM/example/RISCV_ISA/RTL/CPU_tb.vhd(10): VHDL Compiler exiting
# End time: 16:07:20 on Feb 13,2020, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
vcom -reportprogress 300 -work work /import/home/ludwig/DeSCAM/example/RISCV_ISA/RTL/ISA.vhd
# Model Technology ModelSim SE-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:07:20 on Feb 13,2020
# vcom -reportprogress 300 -work work /import/home/ludwig/DeSCAM/example/RISCV_ISA/RTL/ISA.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# ** Error: (vcom-11) Could not find work.scam_model_types.
# ** Error (suppressible): /import/home/ludwig/DeSCAM/example/RISCV_ISA/RTL/ISA.vhd(8): (vcom-1195) Cannot find expanded name "work.SCAM_Model_types".
# ** Error: /import/home/ludwig/DeSCAM/example/RISCV_ISA/RTL/ISA.vhd(8): Unknown expanded name.
# ** Note: /import/home/ludwig/DeSCAM/example/RISCV_ISA/RTL/ISA.vhd(10): VHDL Compiler exiting
# End time: 16:07:20 on Feb 13,2020, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
vcom -reportprogress 300 -work work /import/home/ludwig/DeSCAM/example/RISCV_ISA/RTL/Memory.vhd
# Model Technology ModelSim SE-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:07:20 on Feb 13,2020
# vcom -reportprogress 300 -work work /import/home/ludwig/DeSCAM/example/RISCV_ISA/RTL/Memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# ** Error: (vcom-11) Could not find work.scam_model_types.
# ** Error (suppressible): /import/home/ludwig/DeSCAM/example/RISCV_ISA/RTL/Memory.vhd(15): (vcom-1195) Cannot find expanded name "work.SCAM_Model_types".
# ** Error: /import/home/ludwig/DeSCAM/example/RISCV_ISA/RTL/Memory.vhd(15): Unknown expanded name.
# ** Note: /import/home/ludwig/DeSCAM/example/RISCV_ISA/RTL/Memory.vhd(17): VHDL Compiler exiting
# End time: 16:07:20 on Feb 13,2020, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
vcom -reportprogress 300 -work work /import/home/ludwig/DeSCAM/example/RISCV_ISA/RTL/regs.vhd
# Model Technology ModelSim SE-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:07:20 on Feb 13,2020
# vcom -reportprogress 300 -work work /import/home/ludwig/DeSCAM/example/RISCV_ISA/RTL/regs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# ** Error: (vcom-11) Could not find work.scam_model_types.
# ** Error (suppressible): /import/home/ludwig/DeSCAM/example/RISCV_ISA/RTL/regs.vhd(9): (vcom-1195) Cannot find expanded name "work.SCAM_Model_types".
# ** Error: /import/home/ludwig/DeSCAM/example/RISCV_ISA/RTL/regs.vhd(9): Unknown expanded name.
# ** Note: /import/home/ludwig/DeSCAM/example/RISCV_ISA/RTL/regs.vhd(11): VHDL Compiler exiting
# End time: 16:07:20 on Feb 13,2020, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
vcom -reportprogress 300 -work work /import/home/ludwig/DeSCAM/example/RISCV_ISA/RTL/types.vhd
# Model Technology ModelSim SE-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:07:20 on Feb 13,2020
# vcom -reportprogress 300 -work work /import/home/ludwig/DeSCAM/example/RISCV_ISA/RTL/types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package SCAM_Model_types
# End time: 16:07:20 on Feb 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /import/home/ludwig/DeSCAM/example/RISCV_ISA/RTL/CPU.vhd
# Model Technology ModelSim SE-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:07:22 on Feb 13,2020
# vcom -reportprogress 300 -work work /import/home/ludwig/DeSCAM/example/RISCV_ISA/RTL/CPU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package SCAM_Model_types
# -- Compiling entity CPU
# -- Compiling architecture CPU_arch of CPU
# End time: 16:07:22 on Feb 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /import/home/ludwig/DeSCAM/example/RISCV_ISA/RTL/CPU_tb.vhd
# Model Technology ModelSim SE-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:07:22 on Feb 13,2020
# vcom -reportprogress 300 -work work /import/home/ludwig/DeSCAM/example/RISCV_ISA/RTL/CPU_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package SCAM_Model_types
# -- Compiling entity CPU_tb
# -- Compiling architecture sim of CPU_tb
# End time: 16:07:22 on Feb 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /import/home/ludwig/DeSCAM/example/RISCV_ISA/RTL/ISA.vhd
# Model Technology ModelSim SE-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:07:22 on Feb 13,2020
# vcom -reportprogress 300 -work work /import/home/ludwig/DeSCAM/example/RISCV_ISA/RTL/ISA.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package SCAM_Model_types
# -- Compiling entity ISA
# -- Compiling architecture ISA_arch of ISA
# End time: 16:07:22 on Feb 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work /import/home/ludwig/DeSCAM/example/RISCV_ISA/RTL/Memory.vhd
# Model Technology ModelSim SE-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:07:22 on Feb 13,2020
# vcom -reportprogress 30 -work work /import/home/ludwig/DeSCAM/example/RISCV_ISA/RTL/Memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package SCAM_Model_types
# -- Compiling entity Memory
# -- Compiling architecture Memory_arch of Memory
# ** Warning: /import/home/ludwig/DeSCAM/example/RISCV_ISA/RTL/Memory.vhd(37): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# End time: 16:07:22 on Feb 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vcom -reportprogress 30 -work work /import/home/ludwig/DeSCAM/example/RISCV_ISA/RTL/regs.vhd
# Model Technology ModelSim SE-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:07:22 on Feb 13,2020
# vcom -reportprogress 30 -work work /import/home/ludwig/DeSCAM/example/RISCV_ISA/RTL/regs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package SCAM_Model_types
# -- Compiling entity Regs
# -- Compiling architecture Regs_arch of Regs
# End time: 16:07:22 on Feb 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work /import/home/ludwig/DeSCAM/example/RISCV_ISA/RTL/types.vhd
# Model Technology ModelSim SE-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:07:22 on Feb 13,2020
# vcom -reportprogress 30 -work work /import/home/ludwig/DeSCAM/example/RISCV_ISA/RTL/types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package SCAM_Model_types
# End time: 16:07:22 on Feb 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /import/home/ludwig/DeSCAM/example/RISCV_ISA/RTL/CPU.vhd
# Model Technology ModelSim SE-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:07:22 on Feb 13,2020
# vcom -reportprogress 300 -work work /import/home/ludwig/DeSCAM/example/RISCV_ISA/RTL/CPU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package SCAM_Model_types
# -- Compiling entity CPU
# -- Compiling architecture CPU_arch of CPU
# End time: 16:07:22 on Feb 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /import/home/ludwig/DeSCAM/example/RISCV_ISA/RTL/CPU_tb.vhd
# Model Technology ModelSim SE-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:07:22 on Feb 13,2020
# vcom -reportprogress 300 -work work /import/home/ludwig/DeSCAM/example/RISCV_ISA/RTL/CPU_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package SCAM_Model_types
# -- Compiling entity CPU_tb
# -- Compiling architecture sim of CPU_tb
# End time: 16:07:22 on Feb 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /import/home/ludwig/DeSCAM/example/RISCV_ISA/RTL/ISA.vhd
# Model Technology ModelSim SE-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:07:22 on Feb 13,2020
# vcom -reportprogress 300 -work work /import/home/ludwig/DeSCAM/example/RISCV_ISA/RTL/ISA.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package SCAM_Model_types
# -- Compiling entity ISA
# -- Compiling architecture ISA_arch of ISA
# End time: 16:07:23 on Feb 13,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work /import/home/ludwig/DeSCAM/example/RISCV_ISA/RTL/Memory.vhd
# Model Technology ModelSim SE-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:07:23 on Feb 13,2020
# vcom -reportprogress 30 -work work /import/home/ludwig/DeSCAM/example/RISCV_ISA/RTL/Memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package SCAM_Model_types
# -- Compiling entity Memory
# -- Compiling architecture Memory_arch of Memory
# ** Warning: /import/home/ludwig/DeSCAM/example/RISCV_ISA/RTL/Memory.vhd(37): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# End time: 16:07:23 on Feb 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vcom -reportprogress 30 -work work /import/home/ludwig/DeSCAM/example/RISCV_ISA/RTL/regs.vhd
# Model Technology ModelSim SE-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:07:23 on Feb 13,2020
# vcom -reportprogress 30 -work work /import/home/ludwig/DeSCAM/example/RISCV_ISA/RTL/regs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package SCAM_Model_types
# -- Compiling entity Regs
# -- Compiling architecture Regs_arch of Regs
# End time: 16:07:23 on Feb 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work /import/home/ludwig/DeSCAM/example/RISCV_ISA/RTL/types.vhd
# Model Technology ModelSim SE-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:07:23 on Feb 13,2020
# vcom -reportprogress 30 -work work /import/home/ludwig/DeSCAM/example/RISCV_ISA/RTL/types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package SCAM_Model_types
# End time: 16:07:23 on Feb 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /import/home/ludwig/DeSCAM/example/RISCV_ISA/RTL/CPU.vhd
# Model Technology ModelSim SE-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:07:23 on Feb 13,2020
# vcom -reportprogress 300 -work work /import/home/ludwig/DeSCAM/example/RISCV_ISA/RTL/CPU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package SCAM_Model_types
# -- Compiling entity CPU
# -- Compiling architecture CPU_arch of CPU
# End time: 16:07:23 on Feb 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /import/home/ludwig/DeSCAM/example/RISCV_ISA/RTL/CPU_tb.vhd
# Model Technology ModelSim SE-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:07:23 on Feb 13,2020
# vcom -reportprogress 300 -work work /import/home/ludwig/DeSCAM/example/RISCV_ISA/RTL/CPU_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package SCAM_Model_types
# -- Compiling entity CPU_tb
# -- Compiling architecture sim of CPU_tb
# End time: 16:07:23 on Feb 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /import/home/ludwig/DeSCAM/example/RISCV_ISA/RTL/ISA.vhd
# Model Technology ModelSim SE-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:07:23 on Feb 13,2020
# vcom -reportprogress 300 -work work /import/home/ludwig/DeSCAM/example/RISCV_ISA/RTL/ISA.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package SCAM_Model_types
# -- Compiling entity ISA
# -- Compiling architecture ISA_arch of ISA
# End time: 16:07:23 on Feb 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work /import/home/ludwig/DeSCAM/example/RISCV_ISA/RTL/Memory.vhd
# Model Technology ModelSim SE-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:07:23 on Feb 13,2020
# vcom -reportprogress 30 -work work /import/home/ludwig/DeSCAM/example/RISCV_ISA/RTL/Memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package SCAM_Model_types
# -- Compiling entity Memory
# -- Compiling architecture Memory_arch of Memory
# ** Warning: /import/home/ludwig/DeSCAM/example/RISCV_ISA/RTL/Memory.vhd(37): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# End time: 16:07:23 on Feb 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vcom -reportprogress 30 -work work /import/home/ludwig/DeSCAM/example/RISCV_ISA/RTL/regs.vhd
# Model Technology ModelSim SE-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:07:23 on Feb 13,2020
# vcom -reportprogress 30 -work work /import/home/ludwig/DeSCAM/example/RISCV_ISA/RTL/regs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package SCAM_Model_types
# -- Compiling entity Regs
# -- Compiling architecture Regs_arch of Regs
# End time: 16:07:23 on Feb 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work /import/home/ludwig/DeSCAM/example/RISCV_ISA/RTL/types.vhd
# Model Technology ModelSim SE-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:07:23 on Feb 13,2020
# vcom -reportprogress 30 -work work /import/home/ludwig/DeSCAM/example/RISCV_ISA/RTL/types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package SCAM_Model_types
# End time: 16:07:24 on Feb 13,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /import/home/ludwig/DeSCAM/example/RISCV_ISA/RTL/CPU.vhd
# Model Technology ModelSim SE-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:07:24 on Feb 13,2020
# vcom -reportprogress 300 -work work /import/home/ludwig/DeSCAM/example/RISCV_ISA/RTL/CPU.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package SCAM_Model_types
# -- Compiling entity CPU
# -- Compiling architecture CPU_arch of CPU
# End time: 16:07:24 on Feb 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /import/home/ludwig/DeSCAM/example/RISCV_ISA/RTL/CPU_tb.vhd
# Model Technology ModelSim SE-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:07:24 on Feb 13,2020
# vcom -reportprogress 300 -work work /import/home/ludwig/DeSCAM/example/RISCV_ISA/RTL/CPU_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package SCAM_Model_types
# -- Compiling entity CPU_tb
# -- Compiling architecture sim of CPU_tb
# End time: 16:07:24 on Feb 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /import/home/ludwig/DeSCAM/example/RISCV_ISA/RTL/ISA.vhd
# Model Technology ModelSim SE-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:07:24 on Feb 13,2020
# vcom -reportprogress 300 -work work /import/home/ludwig/DeSCAM/example/RISCV_ISA/RTL/ISA.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package SCAM_Model_types
# -- Compiling entity ISA
# -- Compiling architecture ISA_arch of ISA
# End time: 16:07:24 on Feb 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work /import/home/ludwig/DeSCAM/example/RISCV_ISA/RTL/Memory.vhd
# Model Technology ModelSim SE-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:07:24 on Feb 13,2020
# vcom -reportprogress 30 -work work /import/home/ludwig/DeSCAM/example/RISCV_ISA/RTL/Memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package SCAM_Model_types
# -- Compiling entity Memory
# -- Compiling architecture Memory_arch of Memory
# ** Warning: /import/home/ludwig/DeSCAM/example/RISCV_ISA/RTL/Memory.vhd(37): (vcom-1194) FILE declaration was written using VHDL 1987 syntax.
# End time: 16:07:24 on Feb 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vcom -reportprogress 30 -work work /import/home/ludwig/DeSCAM/example/RISCV_ISA/RTL/regs.vhd
# Model Technology ModelSim SE-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:07:24 on Feb 13,2020
# vcom -reportprogress 30 -work work /import/home/ludwig/DeSCAM/example/RISCV_ISA/RTL/regs.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package SCAM_Model_types
# -- Compiling entity Regs
# -- Compiling architecture Regs_arch of Regs
# End time: 16:07:24 on Feb 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 30 -work work /import/home/ludwig/DeSCAM/example/RISCV_ISA/RTL/types.vhd
# Model Technology ModelSim SE-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 16:07:24 on Feb 13,2020
# vcom -reportprogress 30 -work work /import/home/ludwig/DeSCAM/example/RISCV_ISA/RTL/types.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package SCAM_Model_types
# End time: 16:07:24 on Feb 13,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.cpu_tb
# vsim -voptargs="+acc" work.cpu_tb 
# Start time: 16:08:02 on Feb 13,2020
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "ISA(ISA_arch)".
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "Memory(Memory_arch)".
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.scam_model_types
# Loading work.cpu_tb(sim)#1
# Loading work.cpu(cpu_arch)#1
# Loading work.isa(isa_arch)#1
# Loading work.regs(regs_arch)#1
# Loading ieee.std_logic_textio(body)
# Loading work.memory(memory_arch)#1
run -all
# ** Warning: (vsim-7) Failed to open VHDL file "/import/lab/users/hetalani/foo/SCAM/example/RISCV_Test/Programs/testing.hex" in r mode.
# No such file or directory. (errno = ENOENT)
#    Time: 10 ns  Iteration: 0  Instance: /cpu_tb/IF_Memory
# ** Fatal: (vsim-7) Failed to open VHDL file "/import/lab/users/hetalani/foo/SCAM/example/RISCV_Test/Programs/testing.hex" in r mode.
# No such file or directory. (errno = ENOENT)
#    Time: 10 ns  Iteration: 0  Process: /cpu_tb/IF_Memory/line__58 File: /import/home/ludwig/DeSCAM/example/RISCV_ISA/RTL/Memory.vhd
# Fatal error in Process line__58 at /import/home/ludwig/DeSCAM/example/RISCV_ISA/RTL/Memory.vhd line 46
# 
# HDL call sequence:
# Stopped at /import/home/ludwig/DeSCAM/example/RISCV_ISA/RTL/Memory.vhd 46 ForLoop loop
# called from  /import/home/ludwig/DeSCAM/example/RISCV_ISA/RTL/Memory.vhd 69 Process line__58
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at /import/home/ludwig/DeSCAM/example/RISCV_ISA/RTL/Memory.vhd 46 ForLoop loop
# called from  /import/home/ludwig/DeSCAM/example/RISCV_ISA/RTL/Memory.vhd 69 Process line__58
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at /import/home/ludwig/DeSCAM/example/RISCV_ISA/RTL/Memory.vhd 46 ForLoop loop
# called from  /import/home/ludwig/DeSCAM/example/RISCV_ISA/RTL/Memory.vhd 69 Process line__58
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at /import/home/ludwig/DeSCAM/example/RISCV_ISA/RTL/Memory.vhd 46 ForLoop loop
# called from  /import/home/ludwig/DeSCAM/example/RISCV_ISA/RTL/Memory.vhd 69 Process line__58
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at /import/home/ludwig/DeSCAM/example/RISCV_ISA/RTL/Memory.vhd 46 ForLoop loop
# called from  /import/home/ludwig/DeSCAM/example/RISCV_ISA/RTL/Memory.vhd 69 Process line__58
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at /import/home/ludwig/DeSCAM/example/RISCV_ISA/RTL/Memory.vhd 46 ForLoop loop
# called from  /import/home/ludwig/DeSCAM/example/RISCV_ISA/RTL/Memory.vhd 69 Process line__58
# 
run
# Cannot continue because of fatal error.
# HDL call sequence:
# Stopped at /import/home/ludwig/DeSCAM/example/RISCV_ISA/RTL/Memory.vhd 46 ForLoop loop
# called from  /import/home/ludwig/DeSCAM/example/RISCV_ISA/RTL/Memory.vhd 69 Process line__58
# 
# End time: 17:59:56 on Feb 13,2020, Elapsed time: 1:51:54
# Errors: 8, Warnings: 1
