# configure\_core

## Description

This Tcl command modifies the configuration of an existing core component in the SmartDesign. This command works for core components created for different types of cores namely, Sg cores, System Builder cores and Direct cores. In the Libero SoC, choose `View > Windows > Catalog`. The Catalog displays a list of available cores, busses and macros. Double-click a core to open the core generator and configure it and add it to your design.

**Limitations:** The command does not work for SmartFusion 2 and IGLOO 2<br /> System Builder components, SmartFusion 2 MSS component, RTG4 PCIE\_SERDES\_IF\_INIT \(RTG4 High<br /> Speed Serial Interface 1 - EPCS and XAUI - with Initialization\), NPSS\_SERDES\_IF\_INIT \(RTG4<br /> High Speed Serial Interface 2 - EPCS and XAUI - with Initialization\), and RTG4FDDRC\_INIT<br /> \(RTG4 DDR Memory Controller with initialization\) core components.

```
configure_core -component_name component_name -params core_parameters
```

## Arguments

|Parameter|Type|Description|
|---------|----|-----------|
|component\_name|string|Specifies the name of the component to be configured. It is mandatory.|
|params|string|Specifies the parameters needed to configure the core component. It is mandatory. It can either take single parameter or multiple parameters at a time. This command will fail if none of the core parameters are specified.|

## Error Codes

|Error Code|Description|
|----------|-----------|
|None|Required parameter 'component\_name' is missing.|
|None|Unable to create core. A Component with that name already exists.|
|None|Parameter 'p' is not defined. Valid command formatting is 'configure\_core -component\_name "component\_name" \[-params "\[params\]+"\].|
|None|Cannot find Spirit core configuration file for vendor:Actel library:Simulation name:&lt;core\_name&gt; version:1.0.1.|

## Supported Families

|Supported Families|
|------------------|
|PolarFire®|
|RTG4™|
|SmartFusion® 2|
|IGLOO® 2|

## Example

The following commands modifies the configuration of "Core\_UART" and "PF\_CCC\_C0" core components - sets cores parameters values in the SmartDesign.

```
configure_core -component_name {PF_CCC_C0} \
               -params "GL1_0_IS_USED:false" \
                       "GL0_0_IS_USED:true” “GL0_0_OUT_FREQ:200”}
```

```
configure_core -component_name {Core_UART} \
               -params {"BAUD_VAL_FRCTN_EN:false" \
                        "RX_FIFO:0" "RX_LEGACY_MODE:0" \
                        "TX_FIFO:1" "USE_SOFT_FIFO:1"}
```

## See Also

-   [create\_and\_configure\_core](GUID-68621767-6285-43A3-8C5E-B8306CC0C496.md)
-   [remove\_core](GUID-08013E53-1886-4EAF-A0A9-12CC4959EEF9.md)
-   [download\_core](GUID-6792D48C-EE9C-4C31-B4BD-CECFB4366FB5.md)
-   [download\_latest\_cores](GUID-6A9D5996-EBF2-4FBA-8A35-1A82822441FD.md)

**Parent topic:**[Project Manager Tcl Commands](GUID-CE445F8D-419D-434B-9288-A0005F280E89.md)

