
#include "YM2612.h"

//Channel 0 and 3 macro defines
#define C0_ch03(isA1) while(0)
#define C0shp_ch03(isA1) while(0)
#define D0_ch03(isA1) while(0)
#define D0shp_ch03(isA1) while(0)
#define E0_ch03(isA1) while(0)
#define F0_ch03(isA1) while(0)
#define F0shp_ch03(isA1) while(0)
#define G0_ch03(isA1) while(0)
#define G0shp_ch03(isA1) while(0)
#define A0_ch03(isA1) while(0)
#define A0shp_ch03(isA1) while(0)
#define B0_ch03(isA1) while(0)
#define C1_ch03(isA1) do {setreg(0xA4, 0x0A, isA1); setreg(0xA0, 0x84, isA1);} while(0)
#define C1shp_ch03(isA1) do {setreg(0xA4, 0x0A, isA1); setreg(0xA0, 0xAA, isA1);} while(0)
#define D1_ch03(isA1) do{setreg(0xA4, 0x0A, isA1); setreg(0xA0, 0xD3, isA1);} while(0)
#define D1shp_ch03(isA1) do{setreg(0xA4, 0x0A, isA1); setreg(0xA0, 0xFE, isA1);} while(0)
#define E1_ch03(isA1) do{setreg(0xA4, 0x0B, isA1); setreg(0xA0, 0x2B, isA1);} while (0)
#define F1_ch03(isA1) do{setreg(0xA4, 0x0B, isA1); setreg(0xA0, 0x5B, isA1);} while(0)
#define F1shp_ch03(isA1) do{setreg(0xA4, 0x0B, isA1); setreg(0xA0, 0x8E, isA1);} while(0)
#define G1_ch03(isA1) do{setreg(0xA4, 0x0B, isA1); setreg(0xA0, 0xC5, isA1);} while(0)
#define G1shp_ch03(isA1) do{setreg(0xA4, 0x0B, isA1); setreg(0xA0, 0xFE, isA1);} while(0)
#define A1_ch03(isA1) do{setreg(0xA4, 0x0C, isA1); setreg(0xA0, 0x3B, isA1);} while(0)
#define A1shp_ch03(isA1) do{setreg(0xA4, 0x0C, isA1); setreg(0xA0, 0x7B, isA1);} while(0)
#define B1_ch03(isA1) do{setreg(0xA4, 0x0C, isA1); setreg(0xA0, 0xBF, isA1);} while(0)
#define C2_ch03(isA1) do{setreg(0xA4, 0x12, isA1); setreg(0xA0, 0x84, isA1);} while(0)
#define C2shp_ch03(isA1) do{setreg(0xA4, 0x12, isA1); setreg(0xA0, 0xAA, isA1);} while(0)
#define D2_ch03(isA1) do{setreg(0xA4, 0x12, isA1); setreg(0xA0, 0xD3, isA1);} while(0)
#define D2shp_ch03(isA1) do{setreg(0xA4, 0x12, isA1); setreg(0xA0, 0xFE, isA1);} while(0)
#define E2_ch03(isA1) do{setreg(0xA4, 0x13, isA1); setreg(0xA0, 0x2B, isA1);} while(0)
#define F2_ch03(isA1) do{setreg(0xA4, 0x13, isA1); setreg(0xA0, 0x5B, isA1);} while(0)
#define F2shp_ch03(isA1) do{setreg(0xA4, 0x13, isA1); setreg(0xA0, 0x8E, isA1);} while(0)
#define G2_ch03(isA1) do{setreg(0xA4, 0x13, isA1); setreg(0xA0, 0xC5, isA1);} while(0)
#define G2shp_ch03(isA1) do{setreg(0xA4, 0x13, isA1); setreg(0xA0, 0xFE, isA1);} while(0)
#define A2_ch03(isA1) do{setreg(0xA4, 0x14, isA1); setreg(0xA0, 0x3B, isA1);} while(0)
#define A2shp_ch03(isA1) do{setreg(0xA4, 0x14, isA1); setreg(0xA0, 0x7B, isA1);} while(0)
#define B2_ch03(isA1) do{setreg(0xA4, 0x14, isA1); setreg(0xA0, 0xBF, isA1);} while(0)
#define C3_ch03(isA1) do{setreg(0xA4, 0x1A, isA1); setreg(0xA0, 0x84, isA1);} while(0)
#define C3shp_ch03(isA1) do{setreg(0xA4, 0x1A, isA1); setreg(0xA0, 0xAA, isA1);} while(0)
#define D3_ch03(isA1) do{setreg(0xA4, 0x1A, isA1); setreg(0xA0, 0xD3, isA1);} while(0)
#define D3shp_ch03(isA1) do{setreg(0xA4, 0x1A, 0); setreg(0xA0, 0xFE, 0);} while(0)
#define E3_ch03(isA1) do{setreg(0xA4, 0x1B, isA1); setreg(0xA0, 0x2B, isA1);} while(0)
#define F3_ch03(isA1) do{setreg(0xA4, 0x1B, isA1); setreg(0xA0, 0x5B, isA1);} while(0)
#define F3shp_ch03(isA1) do{setreg(0xA4, 0x1B, isA1); setreg(0xA0, 0x8E, isA1);} while(0)
#define G3_ch03(isA1) do{setreg(0xA4, 0x1B, isA1); setreg(0xA0, 0xC5, isA1);} while(0)
#define G3shp_ch03(isA1) do{setreg(0xA4, 0x1B, isA1); setreg(0xA0, 0xFE, isA1);} while(0)
#define A3_ch03(isA1) do{setreg(0xA4, 0x1C, isA1); setreg(0xA0, 0x3B, isA1);} while(0)
#define A3shp_ch03(isA1) do{setreg(0xA4, 0x1C, isA1); setreg(0xA0, 0x7B, isA1);} while(0)
#define B3_ch03(isA1) do{setreg(0xA4, 0x1C, isA1); setreg(0xA0, 0xBF, isA1);} while(0)
#define C4_ch03(isA1) do{setreg(0xA4, 0x22, isA1); setreg(0xA0, 0x84, isA1);} while(0)
#define C4shp_ch03(isA1) do{setreg(0xA4, 0x22, isA1); setreg(0xA0, 0xAA, isA1);} while(0)
#define D4_ch03(isA1) do{setreg(0xA4, 0x22, isA1); setreg(0xA0, 0xD3, isA1);} while(0)
#define D4shp_ch03(isA1) do{setreg(0xA4, 0x22, isA1); setreg(0xA0, 0xFE, isA1);} while(0)
#define E4_ch03(isA1) do{setreg(0xA4, 0x23, isA1); setreg(0xA0, 0x2B, isA1);} while(0)
#define F4_ch03(isA1) do{setreg(0xA4, 0x23, isA1); setreg(0xA0, 0x5B, isA1);} while(0)
#define F4shp_ch03(isA1) do{setreg(0xA4, 0x23, isA1); setreg(0xA0, 0x8E, isA1);} while(0)
#define G4_ch03(isA1) do{setreg(0xA4, 0x23, isA1); setreg(0xA0, 0xC5, isA1);} while(0)
#define G4shp_ch03(isA1) do{setreg(0xA4, 0x23, isA1); setreg(0xA0, 0xFE, isA1);} while(0)
#define A4_ch03(isA1) do{setreg(0xA4, 0x24, isA1); setreg(0xA0, 0x3B, isA1);} while(0)
#define A4shp_ch03(isA1) do{setreg(0xA4, 0x24, isA1); setreg(0xA0, 0x7B, isA1);} while(0)
#define B4_ch03(isA1) do{setreg(0xA4, 0x24, isA1); setreg(0xA0, 0xBF, isA1);} while(0)
#define C5_ch03(isA1) do{setreg(0xA4, 0x2A, isA1); setreg(0xA0, 0x84, isA1);} while(0)
#define C5shp_ch03(isA1) do{setreg(0xA4, 0x2A, isA1); setreg(0xA0, 0xAA, isA1);} while(0)
#define D5_ch03(isA1) do{setreg(0xA4, 0x2A, isA1); setreg(0xA0, 0xD3, isA1);} while(0)
#define D5shp_ch03(isA1) do{setreg(0xA4, 0x2A, isA1); setreg(0xA0, 0xFE, isA1);} while(0)
#define E5_ch03(isA1) do{setreg(0xA4, 0x2B, isA1); setreg(0xA0, 0x2B, isA1);} while(0)
#define F5_ch03(isA1) do{setreg(0xA4, 0x2B, isA1); setreg(0xA0, 0x5B, isA1);} while(0)
#define F5shp_ch03(isA1) do{setreg(0xA4, 0x2B, isA1); setreg(0xA0, 0x8E, isA1);} while(0)
#define G5_ch03(isA1) do{setreg(0xA4, 0x2B, isA1); setreg(0xA0, 0xC5, isA1);} while(0)
#define G5shp_ch03(isA1) do{setreg(0xA4, 0x2B, isA1); setreg(0xA0, 0xFE, isA1);} while(0)
#define A5_ch03(isA1) do{setreg(0xA4, 0x2C, isA1); setreg(0xA0, 0x3B, isA1);} while(0)
#define A5shp_ch03(isA1) do{setreg(0xA4, 0x2C, isA1); setreg(0xA0, 0x7B, isA1);} while(0)
#define B5_ch03(isA1) do{setreg(0xA4, 0x2C, isA1); setreg(0xA0, 0xBF, isA1);} while(0)
#define C6_ch03(isA1) do{setreg(0xA4, 0x32, isA1); setreg(0xA0, 0x84, isA1);} while(0)
#define C6shp_ch03(isA1) do{setreg(0xA4, 0x32, isA1); setreg(0xA0, 0xAA, isA1);} while(0)
#define D6_ch03(isA1) do{setreg(0xA4, 0x32, isA1); setreg(0xA0, 0xD3, isA1);} while(0)
#define D6shp_ch03(isA1) do{setreg(0xA4, 0x32, isA1); setreg(0xA0, 0xFE, isA1);} while(0)
#define E6_ch03(isA1) do{setreg(0xA4, 0x33, isA1); setreg(0xA0, 0x2B, isA1);} while(0)
#define F6_ch03(isA1) do{setreg(0xA4, 0x33, isA1); setreg(0xA0, 0x5B, isA1);} while(0)
#define F6shp_ch03(isA1) do{setreg(0xA4, 0x33, isA1); setreg(0xA0, 0x8E, isA1);} while(0)
#define G6_ch03(isA1) do{setreg(0xA4, 0x33, isA1); setreg(0xA0, 0xC5, isA1);} while(0)
#define G6shp_ch03(isA1) do{setreg(0xA4, 0x33, isA1); setreg(0xA0, 0xFE, isA1);} while(0)
#define A6_ch03(isA1) do{setreg(0xA4, 0x34, isA1); setreg(0xA0, 0x3B, isA1);} while(0)
#define A6shp_ch03(isA1) do{setreg(0xA4, 0x34, isA1); setreg(0xA0, 0x7B, isA1);} while(0)
#define B6_ch03(isA1) do{setreg(0xA4, 0x34, isA1); setreg(0xA0, 0xBF, isA1);} while(0)
#define C7_ch03(isA1) while(0)
#define C7shp_ch03(isA1) while(0)
#define D7_ch03(isA1) while(0)
#define D7shp_ch03(isA1) while(0)
#define E7_ch03(isA1) while(0)
#define F7_ch03(isA1) while(0)
#define F7shp_ch03(isA1) while(0)
#define G7_ch03(isA1) while(0)
#define G7shp_ch03(isA1) while(0)
#define A7_ch03(isA1) while(0)
#define A7shp_ch03(isA1) while(0)
#define B7_ch03(isA1) while(0)
 
int YM_MIDI_NotePicker(char key, int channel);
