/* Generated by Yosys 0.62+55 (git sha1 29a270c4b, g++ 11.5.0 -fPIC -O3) */

module DLatch(d, ena, q);
  input d;
  wire d;
  input ena;
  wire ena;
  output q;
  reg q;
  always @*
    if (ena) q = d;
endmodule
