library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_unsigned.all;
use IEEE.std_logic_arith.all;

entity id_ex_reg is port
(
	P_CLK		: in std_logic;
	INST_id	: in std_logic_vector(31 downto 0);
	REGA_id	: in std_logic_vector(31 downto 0);
	REGB_id	: in std_logic_vector(31 downto 0);
	INST_ex	: out std_logic_vector(31 downto 0);
	REGA_ex	: out std_logic_vector(31 downto 0);
	REGB_ex	: out std_logic_vector(31 downto 0)
);
end id_ex_reg;

architecture behavior of id_ex_reg is
begin
	process(P_CLK)
	begin
		if P_CLK'event and P_CLK = '1' then
			PC_id <= PC_if;
			INST_id <= INST_if;
		end if;
	end process;
end behavior;
