06-07-23 11:19:16 - Voltage 1.2 - INFO   QC TESTS
06-07-23 11:19:16 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run2, Board: 999.
06-07-23 11:19:16 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 11:19:18 - Voltage 1.2 - INFO   

06-07-23 11:19:18 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 11:19:18 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 11:19:18 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 11:19:22 - Voltage 1.2 - INFO   Best phase settings found to be [8 7 9 9 9 2 9 2 9 2 9 2]
06-07-23 11:19:22 - Voltage 1.2 - INFO   

06-07-23 11:19:22 - Voltage 1.2 - DEBUG  Set fixed phase 8,7,9,9,9,2,9,2,9,2,9,2
06-07-23 11:19:24 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 11:19:24 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 11:19:24 - Voltage 1.2 - INFO   Testing track modes
06-07-23 11:19:46 - Voltage 1.2 - INFO   

06-07-23 11:19:46 - Voltage 1.2 - INFO   Finalized test
06-07-23 11:19:46 - Voltage 1.2 - INFO   QC TESTS
06-07-23 11:19:46 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run2, Board: 999.
06-07-23 11:19:46 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 11:19:48 - Voltage 1.2 - INFO   

06-07-23 11:19:48 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 11:19:48 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 11:19:48 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 11:19:52 - Voltage 1.2 - INFO   Best phase settings found to be [8 7 9 9 9 2 9 2 9 2 9 2]
06-07-23 11:19:52 - Voltage 1.2 - INFO   

06-07-23 11:19:53 - Voltage 1.2 - DEBUG  Set fixed phase 8,7,9,9,9,2,9,2,9,2,9,2
06-07-23 11:19:54 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 11:19:54 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 11:19:54 - Voltage 1.2 - INFO   Testing track modes
06-07-23 11:20:16 - Voltage 1.2 - INFO   

06-07-23 11:20:16 - Voltage 1.2 - INFO   Finalized test
06-07-23 11:20:16 - Voltage 1.2 - INFO   QC TESTS
06-07-23 11:20:16 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run2, Board: 999.
06-07-23 11:20:16 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 11:20:19 - Voltage 1.2 - INFO   

06-07-23 11:20:19 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 11:20:19 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 11:20:19 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 11:20:23 - Voltage 1.2 - INFO   Best phase settings found to be [8 7 9 9 9 2 9 2 9 2 9 2]
06-07-23 11:20:23 - Voltage 1.2 - INFO   

06-07-23 11:20:23 - Voltage 1.2 - DEBUG  Set fixed phase 8,7,9,9,9,2,9,2,9,2,9,2
06-07-23 11:20:25 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 11:20:25 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 11:20:25 - Voltage 1.2 - INFO   Testing track modes
06-07-23 11:20:47 - Voltage 1.2 - INFO   

06-07-23 11:20:47 - Voltage 1.2 - INFO   Finalized test
06-07-23 11:20:47 - Voltage 1.2 - INFO   QC TESTS
06-07-23 11:20:47 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run2, Board: 999.
06-07-23 11:20:47 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 11:20:49 - Voltage 1.2 - INFO   

06-07-23 11:20:49 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 11:20:49 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 11:20:50 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 11:20:53 - Voltage 1.2 - INFO   Best phase settings found to be [8 7 9 9 9 2 9 2 9 2 9 2]
06-07-23 11:20:53 - Voltage 1.2 - INFO   

06-07-23 11:20:54 - Voltage 1.2 - DEBUG  Set fixed phase 8,7,9,9,9,2,9,2,9,2,9,2
06-07-23 11:20:55 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 11:20:55 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 11:20:55 - Voltage 1.2 - INFO   Testing track modes
06-07-23 11:21:18 - Voltage 1.2 - INFO   

06-07-23 11:21:18 - Voltage 1.2 - INFO   Finalized test
06-07-23 11:21:18 - Voltage 1.2 - INFO   QC TESTS
06-07-23 11:21:18 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run2, Board: 999.
06-07-23 11:21:18 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 11:21:20 - Voltage 1.2 - INFO   

06-07-23 11:21:20 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 11:21:20 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 11:21:20 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 11:21:24 - Voltage 1.2 - INFO   Best phase settings found to be [8 7 9 9 9 2 9 2 9 2 9 2]
06-07-23 11:21:24 - Voltage 1.2 - INFO   

06-07-23 11:21:24 - Voltage 1.2 - DEBUG  Set fixed phase 8,7,9,9,9,2,9,2,9,2,9,2
06-07-23 11:21:26 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 11:21:26 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 11:21:26 - Voltage 1.2 - INFO   Testing track modes
06-07-23 11:21:48 - Voltage 1.2 - INFO   

06-07-23 11:21:48 - Voltage 1.2 - INFO   Finalized test
06-07-23 11:21:48 - Voltage 1.2 - INFO   QC TESTS
06-07-23 11:21:48 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run2, Board: 999.
06-07-23 11:21:48 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 11:21:51 - Voltage 1.2 - INFO   

06-07-23 11:21:51 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 11:21:51 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 11:21:51 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 11:21:55 - Voltage 1.2 - INFO   Best phase settings found to be [8 7 9 9 9 2 9 2 9 2 9 2]
06-07-23 11:21:55 - Voltage 1.2 - INFO   

06-07-23 11:21:55 - Voltage 1.2 - DEBUG  Set fixed phase 8,7,9,9,9,2,9,2,9,2,9,2
06-07-23 11:21:57 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 11:21:57 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 11:21:57 - Voltage 1.2 - INFO   Testing track modes
06-07-23 11:22:19 - Voltage 1.2 - INFO   

06-07-23 11:22:19 - Voltage 1.2 - INFO   Finalized test
06-07-23 11:22:19 - Voltage 1.2 - INFO   QC TESTS
06-07-23 11:22:19 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run2, Board: 999.
06-07-23 11:22:19 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 11:22:21 - Voltage 1.2 - INFO   

06-07-23 11:22:21 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 11:22:21 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 11:22:21 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 11:22:25 - Voltage 1.2 - INFO   Best phase settings found to be [8 7 9 9 9 2 9 2 9 2 9 2]
06-07-23 11:22:25 - Voltage 1.2 - INFO   

06-07-23 11:22:26 - Voltage 1.2 - DEBUG  Set fixed phase 8,7,9,9,9,2,9,2,9,2,9,2
06-07-23 11:22:27 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 11:22:27 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 11:22:27 - Voltage 1.2 - INFO   Testing track modes
06-07-23 11:22:49 - Voltage 1.2 - INFO   

06-07-23 11:22:49 - Voltage 1.2 - INFO   Finalized test
06-07-23 11:22:49 - Voltage 1.2 - INFO   QC TESTS
06-07-23 11:22:49 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run2, Board: 999.
06-07-23 11:22:49 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 11:22:52 - Voltage 1.2 - INFO   

06-07-23 11:22:52 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 11:22:52 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 11:22:52 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 11:22:56 - Voltage 1.2 - INFO   Best phase settings found to be [8 7 9 9 9 2 9 2 9 2 9 2]
06-07-23 11:22:56 - Voltage 1.2 - INFO   

06-07-23 11:22:56 - Voltage 1.2 - DEBUG  Set fixed phase 8,7,9,9,9,2,9,2,9,2,9,2
06-07-23 11:22:58 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 11:22:58 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 11:22:58 - Voltage 1.2 - INFO   Testing track modes
06-07-23 11:23:20 - Voltage 1.2 - INFO   

06-07-23 11:23:20 - Voltage 1.2 - INFO   Finalized test
06-07-23 11:23:20 - Voltage 1.2 - INFO   QC TESTS
06-07-23 11:23:20 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run2, Board: 999.
06-07-23 11:23:20 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 11:23:22 - Voltage 1.2 - INFO   

06-07-23 11:23:22 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 11:23:22 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 11:23:23 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 11:23:26 - Voltage 1.2 - INFO   Best phase settings found to be [8 7 9 9 9 2 9 2 9 2 9 2]
06-07-23 11:23:26 - Voltage 1.2 - INFO   

06-07-23 11:23:27 - Voltage 1.2 - DEBUG  Set fixed phase 8,7,9,9,9,2,9,2,9,2,9,2
06-07-23 11:23:28 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 11:23:28 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 11:23:28 - Voltage 1.2 - INFO   Testing track modes
06-07-23 11:23:50 - Voltage 1.2 - INFO   

06-07-23 11:23:50 - Voltage 1.2 - INFO   Finalized test
06-07-23 11:23:50 - Voltage 1.2 - INFO   QC TESTS
06-07-23 11:23:50 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run2, Board: 999.
06-07-23 11:23:50 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 11:23:53 - Voltage 1.2 - INFO   

06-07-23 11:23:53 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 11:23:53 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 11:23:53 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 11:23:57 - Voltage 1.2 - INFO   Best phase settings found to be [8 7 9 9 9 2 9 2 9 2 9 2]
06-07-23 11:23:57 - Voltage 1.2 - INFO   

06-07-23 11:23:57 - Voltage 1.2 - DEBUG  Set fixed phase 8,7,9,9,9,2,9,2,9,2,9,2
06-07-23 11:23:59 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 11:23:59 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 11:23:59 - Voltage 1.2 - INFO   Testing track modes
06-07-23 11:24:21 - Voltage 1.2 - INFO   

06-07-23 11:24:21 - Voltage 1.2 - INFO   Finalized test
06-07-23 11:24:21 - Voltage 1.2 - INFO   QC TESTS
06-07-23 11:24:21 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run2, Board: 999.
06-07-23 11:24:21 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 11:24:23 - Voltage 1.2 - INFO   

06-07-23 11:24:23 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 11:24:24 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 11:24:24 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 11:24:27 - Voltage 1.2 - INFO   Best phase settings found to be [8 7 9 9 9 2 9 2 9 2 9 2]
06-07-23 11:24:27 - Voltage 1.2 - INFO   

06-07-23 11:24:28 - Voltage 1.2 - DEBUG  Set fixed phase 8,7,9,9,9,2,9,2,9,2,9,2
06-07-23 11:24:30 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 11:24:30 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 11:24:30 - Voltage 1.2 - INFO   Testing track modes
06-07-23 11:24:52 - Voltage 1.2 - INFO   

06-07-23 11:24:52 - Voltage 1.2 - INFO   Finalized test
06-07-23 11:24:52 - Voltage 1.2 - INFO   QC TESTS
06-07-23 11:24:52 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run2, Board: 999.
06-07-23 11:24:52 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 11:24:54 - Voltage 1.2 - INFO   

06-07-23 11:24:54 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 11:24:54 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 11:24:54 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 11:24:58 - Voltage 1.2 - INFO   Best phase settings found to be [8 7 9 9 9 2 9 2 9 2 9 2]
06-07-23 11:24:58 - Voltage 1.2 - INFO   

06-07-23 11:24:59 - Voltage 1.2 - DEBUG  Set fixed phase 8,7,9,9,9,2,9,2,9,2,9,2
06-07-23 11:25:00 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 11:25:00 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 11:25:00 - Voltage 1.2 - INFO   Testing track modes
06-07-23 11:25:22 - Voltage 1.2 - INFO   

06-07-23 11:25:22 - Voltage 1.2 - INFO   Finalized test
06-07-23 11:25:22 - Voltage 1.2 - INFO   QC TESTS
06-07-23 11:25:22 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run2, Board: 999.
06-07-23 11:25:22 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 11:25:25 - Voltage 1.2 - INFO   

06-07-23 11:25:25 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 11:25:25 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 11:25:25 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 11:25:29 - Voltage 1.2 - INFO   Best phase settings found to be [8 7 9 9 9 2 9 2 9 2 9 2]
06-07-23 11:25:29 - Voltage 1.2 - INFO   

06-07-23 11:25:29 - Voltage 1.2 - DEBUG  Set fixed phase 8,7,9,9,9,2,9,2,9,2,9,2
06-07-23 11:25:31 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 11:25:31 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 11:25:31 - Voltage 1.2 - INFO   Testing track modes
06-07-23 11:25:53 - Voltage 1.2 - INFO   

06-07-23 11:25:53 - Voltage 1.2 - INFO   Finalized test
06-07-23 11:25:53 - Voltage 1.2 - INFO   QC TESTS
06-07-23 11:25:53 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run2, Board: 999.
06-07-23 11:25:53 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 11:25:55 - Voltage 1.2 - INFO   

06-07-23 11:25:55 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 11:25:55 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 11:25:55 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 11:25:59 - Voltage 1.2 - INFO   Best phase settings found to be [8 7 9 9 9 2 9 2 9 2 9 2]
06-07-23 11:25:59 - Voltage 1.2 - INFO   

06-07-23 11:26:00 - Voltage 1.2 - DEBUG  Set fixed phase 8,7,9,9,9,2,9,2,9,2,9,2
06-07-23 11:26:01 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 11:26:01 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 11:26:01 - Voltage 1.2 - INFO   Testing track modes
06-07-23 11:26:23 - Voltage 1.2 - INFO   

06-07-23 11:26:23 - Voltage 1.2 - INFO   Finalized test
06-07-23 11:26:23 - Voltage 1.2 - INFO   QC TESTS
06-07-23 11:26:23 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run2, Board: 999.
06-07-23 11:26:23 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 11:26:26 - Voltage 1.2 - INFO   

06-07-23 11:26:26 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 11:26:26 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 11:26:26 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 11:26:30 - Voltage 1.2 - INFO   Best phase settings found to be [8 7 9 9 9 2 9 2 9 2 9 2]
06-07-23 11:26:30 - Voltage 1.2 - INFO   

06-07-23 11:26:30 - Voltage 1.2 - DEBUG  Set fixed phase 8,7,9,9,9,2,9,2,9,2,9,2
06-07-23 11:26:32 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 11:26:32 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 11:26:32 - Voltage 1.2 - INFO   Testing track modes
06-07-23 11:26:54 - Voltage 1.2 - INFO   

06-07-23 11:26:54 - Voltage 1.2 - INFO   Finalized test
06-07-23 11:26:54 - Voltage 1.2 - INFO   QC TESTS
06-07-23 11:26:54 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run2, Board: 999.
06-07-23 11:26:54 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 11:26:56 - Voltage 1.2 - INFO   

06-07-23 11:26:56 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 11:26:56 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 11:26:57 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 11:27:00 - Voltage 1.2 - INFO   Best phase settings found to be [8 7 9 9 9 2 9 2 9 2 9 2]
06-07-23 11:27:00 - Voltage 1.2 - INFO   

06-07-23 11:27:01 - Voltage 1.2 - DEBUG  Set fixed phase 8,7,9,9,9,2,9,2,9,2,9,2
06-07-23 11:27:02 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 11:27:02 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 11:27:02 - Voltage 1.2 - INFO   Testing track modes
06-07-23 11:27:25 - Voltage 1.2 - INFO   

06-07-23 11:27:25 - Voltage 1.2 - INFO   Finalized test
06-07-23 11:27:25 - Voltage 1.2 - INFO   QC TESTS
06-07-23 11:27:25 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run2, Board: 999.
06-07-23 11:27:25 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 11:27:27 - Voltage 1.2 - INFO   

06-07-23 11:27:27 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 11:27:27 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 11:27:27 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 11:27:31 - Voltage 1.2 - INFO   Best phase settings found to be [8 7 9 9 9 2 9 2 9 2 9 2]
06-07-23 11:27:31 - Voltage 1.2 - INFO   

06-07-23 11:27:32 - Voltage 1.2 - DEBUG  Set fixed phase 8,7,9,9,9,2,9,2,9,2,9,2
06-07-23 11:27:33 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 11:27:33 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 11:27:33 - Voltage 1.2 - INFO   Testing track modes
06-07-23 11:27:55 - Voltage 1.2 - INFO   

06-07-23 11:27:55 - Voltage 1.2 - INFO   Finalized test
06-07-23 11:27:55 - Voltage 1.2 - INFO   QC TESTS
06-07-23 11:27:55 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run2, Board: 999.
06-07-23 11:27:55 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 11:27:58 - Voltage 1.2 - INFO   

06-07-23 11:27:58 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 11:27:58 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 11:27:58 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 11:28:02 - Voltage 1.2 - INFO   Best phase settings found to be [8 7 9 9 9 2 9 2 9 2 9 2]
06-07-23 11:28:02 - Voltage 1.2 - INFO   

06-07-23 11:28:02 - Voltage 1.2 - DEBUG  Set fixed phase 8,7,9,9,9,2,9,2,9,2,9,2
06-07-23 11:28:04 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 11:28:04 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 11:28:04 - Voltage 1.2 - INFO   Testing track modes
06-07-23 11:28:26 - Voltage 1.2 - INFO   

06-07-23 11:28:26 - Voltage 1.2 - INFO   Finalized test
06-07-23 11:28:26 - Voltage 1.2 - INFO   QC TESTS
06-07-23 11:28:26 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run2, Board: 999.
06-07-23 11:28:26 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 11:28:28 - Voltage 1.2 - INFO   

06-07-23 11:28:28 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 11:28:28 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 11:28:28 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 11:28:32 - Voltage 1.2 - INFO   Best phase settings found to be [8 7 9 9 9 2 9 2 9 2 9 2]
06-07-23 11:28:32 - Voltage 1.2 - INFO   

06-07-23 11:28:33 - Voltage 1.2 - DEBUG  Set fixed phase 8,7,9,9,9,2,9,2,9,2,9,2
06-07-23 11:28:34 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 11:28:34 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 11:28:34 - Voltage 1.2 - INFO   Testing track modes
06-07-23 11:28:56 - Voltage 1.2 - INFO   

06-07-23 11:28:56 - Voltage 1.2 - INFO   Finalized test
06-07-23 11:28:56 - Voltage 1.2 - INFO   QC TESTS
06-07-23 11:28:56 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run2, Board: 999.
06-07-23 11:28:56 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 11:28:59 - Voltage 1.2 - INFO   

06-07-23 11:28:59 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 11:28:59 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 11:28:59 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 11:29:03 - Voltage 1.2 - INFO   Best phase settings found to be [8 7 9 9 9 2 9 2 9 2 9 2]
06-07-23 11:29:03 - Voltage 1.2 - INFO   

06-07-23 11:29:03 - Voltage 1.2 - DEBUG  Set fixed phase 8,7,9,9,9,2,9,2,9,2,9,2
06-07-23 11:29:05 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 11:29:05 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 11:29:05 - Voltage 1.2 - INFO   Testing track modes
06-07-23 11:29:27 - Voltage 1.2 - INFO   

06-07-23 11:29:27 - Voltage 1.2 - INFO   Finalized test
06-07-23 11:29:27 - Voltage 1.2 - INFO   QC TESTS
06-07-23 11:29:27 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run2, Board: 999.
06-07-23 11:29:27 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 11:29:30 - Voltage 1.2 - INFO   

06-07-23 11:29:30 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 11:29:30 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 11:29:30 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 11:29:34 - Voltage 1.2 - INFO   Best phase settings found to be [5 5 7 7 7 7 7 8 6 7 7 8]
06-07-23 11:29:34 - Voltage 1.2 - INFO   

06-07-23 11:29:34 - Voltage 1.2 - DEBUG  Set fixed phase 5,5,7,7,7,7,7,8,6,7,7,8
06-07-23 11:29:36 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 11:29:36 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 11:29:36 - Voltage 1.2 - INFO   Testing track modes
06-07-23 11:29:58 - Voltage 1.2 - INFO   

06-07-23 11:29:58 - Voltage 1.2 - INFO   Finalized test
06-07-23 11:29:58 - Voltage 1.2 - INFO   QC TESTS
06-07-23 11:29:58 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run2, Board: 999.
06-07-23 11:29:58 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 11:30:00 - Voltage 1.2 - INFO   

06-07-23 11:30:00 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 11:30:00 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 11:30:01 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 11:30:04 - Voltage 1.2 - INFO   Best phase settings found to be [5 5 7 7 7 7 7 8 6 7 7 8]
06-07-23 11:30:04 - Voltage 1.2 - INFO   

06-07-23 11:30:05 - Voltage 1.2 - DEBUG  Set fixed phase 5,5,7,7,7,7,7,8,6,7,7,8
06-07-23 11:30:06 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 11:30:06 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 11:30:06 - Voltage 1.2 - INFO   Testing track modes
06-07-23 11:30:29 - Voltage 1.2 - INFO   

06-07-23 11:30:29 - Voltage 1.2 - INFO   Finalized test
06-07-23 11:30:29 - Voltage 1.2 - INFO   QC TESTS
06-07-23 11:30:29 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run2, Board: 999.
06-07-23 11:30:29 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 11:30:31 - Voltage 1.2 - INFO   

06-07-23 11:30:31 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 11:30:31 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 11:30:31 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 11:30:35 - Voltage 1.2 - INFO   Best phase settings found to be [5 5 7 7 7 7 7 8 6 7 7 8]
06-07-23 11:30:35 - Voltage 1.2 - INFO   

06-07-23 11:30:36 - Voltage 1.2 - DEBUG  Set fixed phase 5,5,7,7,7,7,7,8,6,7,7,8
06-07-23 11:30:37 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 11:30:37 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 11:30:37 - Voltage 1.2 - INFO   Testing track modes
06-07-23 11:30:59 - Voltage 1.2 - INFO   

06-07-23 11:30:59 - Voltage 1.2 - INFO   Finalized test
06-07-23 11:30:59 - Voltage 1.2 - INFO   QC TESTS
06-07-23 11:30:59 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run2, Board: 999.
06-07-23 11:30:59 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 11:31:02 - Voltage 1.2 - INFO   

06-07-23 11:31:02 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 11:31:02 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 11:31:02 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 11:31:06 - Voltage 1.2 - INFO   Best phase settings found to be [5 5 7 7 7 7 7 8 6 7 7 7]
06-07-23 11:31:06 - Voltage 1.2 - INFO   

06-07-23 11:31:06 - Voltage 1.2 - DEBUG  Set fixed phase 5,5,7,7,7,7,7,8,6,7,7,7
06-07-23 11:31:08 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 11:31:08 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 11:31:08 - Voltage 1.2 - INFO   Testing track modes
06-07-23 11:31:30 - Voltage 1.2 - INFO   

06-07-23 11:31:30 - Voltage 1.2 - INFO   Finalized test
06-07-23 11:31:30 - Voltage 1.2 - INFO   QC TESTS
06-07-23 11:31:30 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run2, Board: 999.
06-07-23 11:31:30 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 11:31:32 - Voltage 1.2 - INFO   

06-07-23 11:31:32 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 11:31:32 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 11:31:32 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 11:31:36 - Voltage 1.2 - INFO   Best phase settings found to be [5 5 7 7 7 7 7 8 6 7 7 7]
06-07-23 11:31:36 - Voltage 1.2 - INFO   

06-07-23 11:31:37 - Voltage 1.2 - DEBUG  Set fixed phase 5,5,7,7,7,7,7,8,6,7,7,7
06-07-23 11:31:38 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 11:31:38 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 11:31:38 - Voltage 1.2 - INFO   Testing track modes
06-07-23 11:32:00 - Voltage 1.2 - INFO   

06-07-23 11:32:00 - Voltage 1.2 - INFO   Finalized test
06-07-23 11:32:00 - Voltage 1.2 - INFO   QC TESTS
06-07-23 11:32:00 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run2, Board: 999.
06-07-23 11:32:00 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 11:32:03 - Voltage 1.2 - INFO   

06-07-23 11:32:03 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 11:32:03 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 11:32:03 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 11:32:07 - Voltage 1.2 - INFO   Best phase settings found to be [5 5 7 7 7 7 7 8 6 7 7 7]
06-07-23 11:32:07 - Voltage 1.2 - INFO   

06-07-23 11:32:07 - Voltage 1.2 - DEBUG  Set fixed phase 5,5,7,7,7,7,7,8,6,7,7,7
06-07-23 11:32:09 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 11:32:09 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 11:32:09 - Voltage 1.2 - INFO   Testing track modes
06-07-23 11:32:31 - Voltage 1.2 - INFO   

06-07-23 11:32:31 - Voltage 1.2 - INFO   Finalized test
06-07-23 11:32:31 - Voltage 1.2 - INFO   QC TESTS
06-07-23 11:32:31 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run2, Board: 999.
06-07-23 11:32:31 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 11:32:33 - Voltage 1.2 - INFO   

06-07-23 11:32:33 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 11:32:33 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 11:32:34 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 11:32:37 - Voltage 1.2 - INFO   Best phase settings found to be [5 5 7 7 7 7 7 8 6 7 7 7]
06-07-23 11:32:37 - Voltage 1.2 - INFO   

06-07-23 11:32:38 - Voltage 1.2 - DEBUG  Set fixed phase 5,5,7,7,7,7,7,8,6,7,7,7
06-07-23 11:32:39 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 11:32:39 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 11:32:39 - Voltage 1.2 - INFO   Testing track modes
06-07-23 11:33:02 - Voltage 1.2 - INFO   

06-07-23 11:33:02 - Voltage 1.2 - INFO   Finalized test
06-07-23 11:33:02 - Voltage 1.2 - INFO   QC TESTS
06-07-23 11:33:02 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run2, Board: 999.
06-07-23 11:33:02 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 11:33:04 - Voltage 1.2 - INFO   

06-07-23 11:33:04 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 11:33:04 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 11:33:04 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 11:33:08 - Voltage 1.2 - INFO   Best phase settings found to be [5 5 7 7 7 7 7 8 6 7 7 7]
06-07-23 11:33:08 - Voltage 1.2 - INFO   

06-07-23 11:33:08 - Voltage 1.2 - DEBUG  Set fixed phase 5,5,7,7,7,7,7,8,6,7,7,7
06-07-23 11:33:10 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 11:33:10 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 11:33:10 - Voltage 1.2 - INFO   Testing track modes
06-07-23 11:33:32 - Voltage 1.2 - INFO   

06-07-23 11:33:32 - Voltage 1.2 - INFO   Finalized test
06-07-23 11:33:32 - Voltage 1.2 - INFO   QC TESTS
06-07-23 11:33:32 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run2, Board: 999.
06-07-23 11:33:32 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 11:33:34 - Voltage 1.2 - INFO   

06-07-23 11:33:34 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 11:33:35 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 11:33:35 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 11:33:38 - Voltage 1.2 - INFO   Best phase settings found to be [5 5 7 7 7 7 7 8 6 7 7 7]
06-07-23 11:33:38 - Voltage 1.2 - INFO   

06-07-23 11:33:39 - Voltage 1.2 - DEBUG  Set fixed phase 5,5,7,7,7,7,7,8,6,7,7,7
06-07-23 11:33:41 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 11:33:41 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 11:33:41 - Voltage 1.2 - INFO   Testing track modes
06-07-23 11:34:03 - Voltage 1.2 - INFO   

06-07-23 11:34:03 - Voltage 1.2 - INFO   Finalized test
06-07-23 11:34:03 - Voltage 1.2 - INFO   QC TESTS
06-07-23 11:34:03 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run2, Board: 999.
06-07-23 11:34:03 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 11:34:05 - Voltage 1.2 - INFO   

06-07-23 11:34:05 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 11:34:05 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 11:34:05 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 11:34:09 - Voltage 1.2 - INFO   Best phase settings found to be [5 5 7 7 7 7 7 8 6 7 7 7]
06-07-23 11:34:09 - Voltage 1.2 - INFO   

06-07-23 11:34:10 - Voltage 1.2 - DEBUG  Set fixed phase 5,5,7,7,7,7,7,8,6,7,7,7
06-07-23 11:34:11 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 11:34:11 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 11:34:11 - Voltage 1.2 - INFO   Testing track modes
06-07-23 11:34:33 - Voltage 1.2 - INFO   

06-07-23 11:34:33 - Voltage 1.2 - INFO   Finalized test
06-07-23 11:34:33 - Voltage 1.2 - INFO   QC TESTS
06-07-23 11:34:33 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run2, Board: 999.
06-07-23 11:34:33 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 11:34:36 - Voltage 1.2 - INFO   

06-07-23 11:34:36 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 11:34:36 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 11:34:36 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 11:34:40 - Voltage 1.2 - INFO   Best phase settings found to be [5 5 7 7 7 7 7 8 6 7 7 7]
06-07-23 11:34:40 - Voltage 1.2 - INFO   

06-07-23 11:34:40 - Voltage 1.2 - DEBUG  Set fixed phase 5,5,7,7,7,7,7,8,6,7,7,7
06-07-23 11:34:42 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 11:34:42 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 11:34:42 - Voltage 1.2 - INFO   Testing track modes
06-07-23 11:35:04 - Voltage 1.2 - INFO   

06-07-23 11:35:04 - Voltage 1.2 - INFO   Finalized test
06-07-23 11:35:04 - Voltage 1.2 - INFO   QC TESTS
06-07-23 11:35:04 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run2, Board: 999.
06-07-23 11:35:04 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 11:35:06 - Voltage 1.2 - INFO   

06-07-23 11:35:06 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 11:35:06 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 11:35:07 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 11:35:10 - Voltage 1.2 - INFO   Best phase settings found to be [5 5 7 7 7 7 7 8 6 7 7 7]
06-07-23 11:35:10 - Voltage 1.2 - INFO   

06-07-23 11:35:11 - Voltage 1.2 - DEBUG  Set fixed phase 5,5,7,7,7,7,7,8,6,7,7,7
06-07-23 11:35:12 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 11:35:12 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 11:35:12 - Voltage 1.2 - INFO   Testing track modes
06-07-23 11:35:35 - Voltage 1.2 - INFO   

06-07-23 11:35:35 - Voltage 1.2 - INFO   Finalized test
06-07-23 11:35:35 - Voltage 1.2 - INFO   QC TESTS
06-07-23 11:35:35 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run2, Board: 999.
06-07-23 11:35:35 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 11:35:37 - Voltage 1.2 - INFO   

06-07-23 11:35:37 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 11:35:37 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 11:35:37 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 11:35:41 - Voltage 1.2 - INFO   Best phase settings found to be [5 5 7 7 7 7 7 8 6 7 7 7]
06-07-23 11:35:41 - Voltage 1.2 - INFO   

06-07-23 11:35:41 - Voltage 1.2 - DEBUG  Set fixed phase 5,5,7,7,7,7,7,8,6,7,7,7
06-07-23 11:35:43 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 11:35:43 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 11:35:43 - Voltage 1.2 - INFO   Testing track modes
06-07-23 11:36:05 - Voltage 1.2 - INFO   

06-07-23 11:36:05 - Voltage 1.2 - INFO   Finalized test
06-07-23 11:36:05 - Voltage 1.2 - INFO   QC TESTS
06-07-23 11:36:05 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run2, Board: 999.
06-07-23 11:36:05 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 11:36:07 - Voltage 1.2 - INFO   

06-07-23 11:36:07 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 11:36:08 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 11:36:08 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 11:36:11 - Voltage 1.2 - INFO   Best phase settings found to be [5 5 7 7 7 7 7 8 6 7 7 7]
06-07-23 11:36:11 - Voltage 1.2 - INFO   

06-07-23 11:36:12 - Voltage 1.2 - DEBUG  Set fixed phase 5,5,7,7,7,7,7,8,6,7,7,7
06-07-23 11:36:14 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 11:36:14 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 11:36:14 - Voltage 1.2 - INFO   Testing track modes
06-07-23 11:36:36 - Voltage 1.2 - INFO   

06-07-23 11:36:36 - Voltage 1.2 - INFO   Finalized test
06-07-23 11:36:36 - Voltage 1.2 - INFO   QC TESTS
06-07-23 11:36:36 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run2, Board: 999.
06-07-23 11:36:36 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 11:36:38 - Voltage 1.2 - INFO   

06-07-23 11:36:38 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 11:36:38 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 11:36:38 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 11:36:42 - Voltage 1.2 - INFO   Best phase settings found to be [5 5 7 7 7 7 7 8 6 7 7 7]
06-07-23 11:36:42 - Voltage 1.2 - INFO   

06-07-23 11:36:43 - Voltage 1.2 - DEBUG  Set fixed phase 5,5,7,7,7,7,7,8,6,7,7,7
06-07-23 11:36:44 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 11:36:44 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 11:36:44 - Voltage 1.2 - INFO   Testing track modes
06-07-23 11:37:06 - Voltage 1.2 - INFO   

06-07-23 11:37:06 - Voltage 1.2 - INFO   Finalized test
06-07-23 11:37:06 - Voltage 1.2 - INFO   QC TESTS
06-07-23 11:37:06 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run2, Board: 999.
06-07-23 11:37:06 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 11:37:09 - Voltage 1.2 - INFO   

06-07-23 11:37:09 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 11:37:09 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 11:37:09 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 11:37:13 - Voltage 1.2 - INFO   Best phase settings found to be [5 5 7 7 7 7 7 8 6 7 7 7]
06-07-23 11:37:13 - Voltage 1.2 - INFO   

06-07-23 11:37:13 - Voltage 1.2 - DEBUG  Set fixed phase 5,5,7,7,7,7,7,8,6,7,7,7
06-07-23 11:37:15 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 11:37:15 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 11:37:15 - Voltage 1.2 - INFO   Testing track modes
06-07-23 11:37:37 - Voltage 1.2 - INFO   

06-07-23 11:37:37 - Voltage 1.2 - INFO   Finalized test
06-07-23 11:37:37 - Voltage 1.2 - INFO   QC TESTS
06-07-23 11:37:37 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run2, Board: 999.
06-07-23 11:37:37 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 11:37:39 - Voltage 1.2 - INFO   

06-07-23 11:37:39 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 11:37:39 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 11:37:39 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 11:37:43 - Voltage 1.2 - INFO   Best phase settings found to be [5 5 7 7 7 7 7 8 6 7 7 7]
06-07-23 11:37:43 - Voltage 1.2 - INFO   

06-07-23 11:37:44 - Voltage 1.2 - DEBUG  Set fixed phase 5,5,7,7,7,7,7,8,6,7,7,7
06-07-23 11:37:45 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 11:37:45 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 11:37:45 - Voltage 1.2 - INFO   Testing track modes
06-07-23 11:38:07 - Voltage 1.2 - INFO   

06-07-23 11:38:07 - Voltage 1.2 - INFO   Finalized test
06-07-23 11:38:08 - Voltage 1.2 - INFO   QC TESTS
06-07-23 11:38:08 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run2, Board: 999.
06-07-23 11:38:08 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 11:38:10 - Voltage 1.2 - INFO   

06-07-23 11:38:10 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 11:38:10 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 11:38:10 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 11:38:14 - Voltage 1.2 - INFO   Best phase settings found to be [5 5 7 7 7 7 7 8 6 7 7 7]
06-07-23 11:38:14 - Voltage 1.2 - INFO   

06-07-23 11:38:14 - Voltage 1.2 - DEBUG  Set fixed phase 5,5,7,7,7,7,7,8,6,7,7,7
06-07-23 11:38:16 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 11:38:16 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 11:38:16 - Voltage 1.2 - INFO   Testing track modes
06-07-23 11:38:38 - Voltage 1.2 - INFO   

06-07-23 11:38:38 - Voltage 1.2 - INFO   Finalized test
06-07-23 11:38:38 - Voltage 1.2 - INFO   QC TESTS
06-07-23 11:38:38 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run2, Board: 999.
06-07-23 11:38:38 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 11:38:40 - Voltage 1.2 - INFO   

06-07-23 11:38:40 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 11:38:41 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 11:38:41 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 11:38:44 - Voltage 1.2 - INFO   Best phase settings found to be [5 5 7 7 7 7 7 8 6 7 7 7]
06-07-23 11:38:44 - Voltage 1.2 - INFO   

06-07-23 11:38:45 - Voltage 1.2 - DEBUG  Set fixed phase 5,5,7,7,7,7,7,8,6,7,7,7
06-07-23 11:38:47 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 11:38:47 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 11:38:47 - Voltage 1.2 - INFO   Testing track modes
06-07-23 11:39:09 - Voltage 1.2 - INFO   

06-07-23 11:39:09 - Voltage 1.2 - INFO   Finalized test
06-07-23 11:39:09 - Voltage 1.2 - INFO   QC TESTS
06-07-23 11:39:09 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run2, Board: 999.
06-07-23 11:39:09 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 11:39:11 - Voltage 1.2 - INFO   

06-07-23 11:39:11 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 11:39:11 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 11:39:11 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 11:39:15 - Voltage 1.2 - INFO   Best phase settings found to be [5 5 7 7 7 7 7 8 6 7 7 7]
06-07-23 11:39:15 - Voltage 1.2 - INFO   

06-07-23 11:39:16 - Voltage 1.2 - DEBUG  Set fixed phase 5,5,7,7,7,7,7,8,6,7,7,7
06-07-23 11:39:17 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 11:39:17 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 11:39:17 - Voltage 1.2 - INFO   Testing track modes
06-07-23 11:39:39 - Voltage 1.2 - INFO   

06-07-23 11:39:39 - Voltage 1.2 - INFO   Finalized test
06-07-23 11:39:40 - Voltage 1.2 - INFO   QC TESTS
06-07-23 11:39:40 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run2, Board: 999.
06-07-23 11:39:40 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 11:39:42 - Voltage 1.2 - INFO   

06-07-23 11:39:42 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 11:39:42 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 11:39:42 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 11:39:46 - Voltage 1.2 - INFO   Best phase settings found to be [4 4 5 5 5 6 5 7 5 6 6 6]
06-07-23 11:39:46 - Voltage 1.2 - INFO   

06-07-23 11:39:47 - Voltage 1.2 - DEBUG  Set fixed phase 4,4,5,5,5,6,5,7,5,6,6,6
06-07-23 11:39:48 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 11:39:48 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 11:39:48 - Voltage 1.2 - INFO   Testing track modes
06-07-23 11:40:10 - Voltage 1.2 - INFO   

06-07-23 11:40:10 - Voltage 1.2 - INFO   Finalized test
06-07-23 11:40:10 - Voltage 1.2 - INFO   QC TESTS
06-07-23 11:40:10 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run2, Board: 999.
06-07-23 11:40:10 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 11:40:13 - Voltage 1.2 - INFO   

06-07-23 11:40:13 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 11:40:13 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 11:40:13 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 11:40:17 - Voltage 1.2 - INFO   Best phase settings found to be [4 4 5 5 5 6 5 7 5 6 6 6]
06-07-23 11:40:17 - Voltage 1.2 - INFO   

06-07-23 11:40:17 - Voltage 1.2 - DEBUG  Set fixed phase 4,4,5,5,5,6,5,7,5,6,6,6
06-07-23 11:40:19 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 11:40:19 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 11:40:19 - Voltage 1.2 - INFO   Testing track modes
06-07-23 11:40:41 - Voltage 1.2 - INFO   

06-07-23 11:40:41 - Voltage 1.2 - INFO   Finalized test
06-07-23 11:40:41 - Voltage 1.2 - INFO   QC TESTS
06-07-23 11:40:41 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run2, Board: 999.
06-07-23 11:40:41 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 11:40:43 - Voltage 1.2 - INFO   

06-07-23 11:40:43 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 11:40:43 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 11:40:43 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 11:40:47 - Voltage 1.2 - INFO   Best phase settings found to be [12  4  5  5  5  6  5  7  5  6  6  6]
06-07-23 11:40:47 - Voltage 1.2 - INFO   

06-07-23 11:40:48 - Voltage 1.2 - DEBUG  Set fixed phase 12,4,5,5,5,6,5,7,5,6,6,6
06-07-23 11:40:49 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 11:40:49 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 11:40:49 - Voltage 1.2 - INFO   Testing track modes
06-07-23 11:41:11 - Voltage 1.2 - INFO   

06-07-23 11:41:11 - Voltage 1.2 - INFO   Finalized test
06-07-23 11:41:12 - Voltage 1.2 - INFO   QC TESTS
06-07-23 11:41:12 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run2, Board: 999.
06-07-23 11:41:12 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 11:41:14 - Voltage 1.2 - INFO   

06-07-23 11:41:14 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 11:41:14 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 11:41:14 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 11:41:18 - Voltage 1.2 - INFO   Best phase settings found to be [4 4 5 5 5 6 5 7 5 6 6 7]
06-07-23 11:41:18 - Voltage 1.2 - INFO   

06-07-23 11:41:18 - Voltage 1.2 - DEBUG  Set fixed phase 4,4,5,5,5,6,5,7,5,6,6,7
06-07-23 11:41:20 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 11:41:20 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 11:41:20 - Voltage 1.2 - INFO   Testing track modes
06-07-23 11:41:42 - Voltage 1.2 - INFO   

06-07-23 11:41:42 - Voltage 1.2 - INFO   Finalized test
06-07-23 11:41:42 - Voltage 1.2 - INFO   QC TESTS
06-07-23 11:41:42 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run2, Board: 999.
06-07-23 11:41:42 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 11:41:44 - Voltage 1.2 - INFO   

06-07-23 11:41:44 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 11:41:45 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 11:41:45 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 11:41:48 - Voltage 1.2 - INFO   Best phase settings found to be [4 4 5 5 5 6 5 7 5 6 6 7]
06-07-23 11:41:48 - Voltage 1.2 - INFO   

06-07-23 11:41:49 - Voltage 1.2 - DEBUG  Set fixed phase 4,4,5,5,5,6,5,7,5,6,6,7
06-07-23 11:41:51 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 11:41:51 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 11:41:51 - Voltage 1.2 - INFO   Testing track modes
06-07-23 11:42:13 - Voltage 1.2 - INFO   

06-07-23 11:42:13 - Voltage 1.2 - INFO   Finalized test
06-07-23 11:42:13 - Voltage 1.2 - INFO   QC TESTS
06-07-23 11:42:13 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run2, Board: 999.
06-07-23 11:42:13 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 11:42:15 - Voltage 1.2 - INFO   

06-07-23 11:42:15 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 11:42:15 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 11:42:15 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 11:42:19 - Voltage 1.2 - INFO   Best phase settings found to be [12  4  5  5  5  6  5  7  5  6  6  6]
06-07-23 11:42:19 - Voltage 1.2 - INFO   

06-07-23 11:42:20 - Voltage 1.2 - DEBUG  Set fixed phase 12,4,5,5,5,6,5,7,5,6,6,6
06-07-23 11:42:21 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 11:42:21 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 11:42:21 - Voltage 1.2 - INFO   Testing track modes
06-07-23 11:42:43 - Voltage 1.2 - INFO   

06-07-23 11:42:43 - Voltage 1.2 - INFO   Finalized test
06-07-23 11:42:43 - Voltage 1.2 - INFO   QC TESTS
06-07-23 11:42:43 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run2, Board: 999.
06-07-23 11:42:43 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 11:42:46 - Voltage 1.2 - INFO   

06-07-23 11:42:46 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 11:42:46 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 11:42:46 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 11:42:50 - Voltage 1.2 - INFO   Best phase settings found to be [12  4  5  5  5  6  5  7  5  6  6  6]
06-07-23 11:42:50 - Voltage 1.2 - INFO   

06-07-23 11:42:50 - Voltage 1.2 - DEBUG  Set fixed phase 12,4,5,5,5,6,5,7,5,6,6,6
06-07-23 11:42:52 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 11:42:52 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 11:42:52 - Voltage 1.2 - INFO   Testing track modes
06-07-23 11:43:14 - Voltage 1.2 - INFO   

06-07-23 11:43:14 - Voltage 1.2 - INFO   Finalized test
06-07-23 11:43:14 - Voltage 1.2 - INFO   QC TESTS
06-07-23 11:43:14 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run2, Board: 999.
06-07-23 11:43:14 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 11:43:16 - Voltage 1.2 - INFO   

06-07-23 11:43:16 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 11:43:16 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 11:43:16 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 11:43:20 - Voltage 1.2 - INFO   Best phase settings found to be [12  4  5  5  6  6  5  7  5  6  6  7]
06-07-23 11:43:20 - Voltage 1.2 - INFO   

06-07-23 11:43:21 - Voltage 1.2 - DEBUG  Set fixed phase 12,4,5,5,6,6,5,7,5,6,6,7
06-07-23 11:43:22 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 11:43:22 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 11:43:22 - Voltage 1.2 - INFO   Testing track modes
06-07-23 11:43:44 - Voltage 1.2 - INFO   

06-07-23 11:43:44 - Voltage 1.2 - INFO   Finalized test
06-07-23 11:43:44 - Voltage 1.2 - INFO   QC TESTS
06-07-23 11:43:44 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run2, Board: 999.
06-07-23 11:43:44 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 11:43:47 - Voltage 1.2 - INFO   

06-07-23 11:43:47 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 11:43:47 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 11:43:47 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 11:43:51 - Voltage 1.2 - INFO   Best phase settings found to be [12  4  5  5  6  6  5  7  5  6  6  7]
06-07-23 11:43:51 - Voltage 1.2 - INFO   

06-07-23 11:43:51 - Voltage 1.2 - DEBUG  Set fixed phase 12,4,5,5,6,6,5,7,5,6,6,7
06-07-23 11:43:53 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 11:43:53 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 11:43:53 - Voltage 1.2 - INFO   Testing track modes
06-07-23 11:44:15 - Voltage 1.2 - INFO   

06-07-23 11:44:15 - Voltage 1.2 - INFO   Finalized test
06-07-23 11:44:15 - Voltage 1.2 - INFO   QC TESTS
06-07-23 11:44:15 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run2, Board: 999.
06-07-23 11:44:15 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 11:44:17 - Voltage 1.2 - INFO   

06-07-23 11:44:17 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 11:44:18 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 11:44:18 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 11:44:21 - Voltage 1.2 - INFO   Best phase settings found to be [12  4  5  5  6  6  5  7  5  6  6  7]
06-07-23 11:44:21 - Voltage 1.2 - INFO   

06-07-23 11:44:22 - Voltage 1.2 - DEBUG  Set fixed phase 12,4,5,5,6,6,5,7,5,6,6,7
06-07-23 11:44:24 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 11:44:24 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 11:44:24 - Voltage 1.2 - INFO   Testing track modes
06-07-23 11:44:46 - Voltage 1.2 - INFO   

06-07-23 11:44:46 - Voltage 1.2 - INFO   Finalized test
06-07-23 11:44:46 - Voltage 1.2 - INFO   QC TESTS
06-07-23 11:44:46 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run2, Board: 999.
06-07-23 11:44:46 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 11:44:48 - Voltage 1.2 - INFO   

06-07-23 11:44:48 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 11:44:48 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 11:44:48 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 11:44:52 - Voltage 1.2 - INFO   Best phase settings found to be [4 4 5 5 6 6 5 7 5 6 6 6]
06-07-23 11:44:52 - Voltage 1.2 - INFO   

06-07-23 11:44:53 - Voltage 1.2 - DEBUG  Set fixed phase 4,4,5,5,6,6,5,7,5,6,6,6
06-07-23 11:44:54 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 11:44:54 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 11:44:54 - Voltage 1.2 - INFO   Testing track modes
06-07-23 11:45:16 - Voltage 1.2 - INFO   

06-07-23 11:45:16 - Voltage 1.2 - INFO   Finalized test
06-07-23 11:45:16 - Voltage 1.2 - INFO   QC TESTS
06-07-23 11:45:16 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run2, Board: 999.
06-07-23 11:45:16 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 11:45:19 - Voltage 1.2 - INFO   

06-07-23 11:45:19 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 11:45:19 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 11:45:19 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 11:45:23 - Voltage 1.2 - INFO   Best phase settings found to be [12  4  5  5  6  6  5  7  5  6  6  7]
06-07-23 11:45:23 - Voltage 1.2 - INFO   

06-07-23 11:45:23 - Voltage 1.2 - DEBUG  Set fixed phase 12,4,5,5,6,6,5,7,5,6,6,7
06-07-23 11:45:25 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 11:45:25 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 11:45:25 - Voltage 1.2 - INFO   Testing track modes
06-07-23 11:45:47 - Voltage 1.2 - INFO   

06-07-23 11:45:47 - Voltage 1.2 - INFO   Finalized test
06-07-23 11:45:47 - Voltage 1.2 - INFO   QC TESTS
06-07-23 11:45:47 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run2, Board: 999.
06-07-23 11:45:47 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 11:45:49 - Voltage 1.2 - INFO   

06-07-23 11:45:49 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 11:45:49 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 11:45:49 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 11:45:53 - Voltage 1.2 - INFO   Best phase settings found to be [12  4  5  6  6  6  5  7  5  6  6  7]
06-07-23 11:45:53 - Voltage 1.2 - INFO   

06-07-23 11:45:54 - Voltage 1.2 - DEBUG  Set fixed phase 12,4,5,6,6,6,5,7,5,6,6,7
06-07-23 11:45:55 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 11:45:55 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 11:45:55 - Voltage 1.2 - INFO   Testing track modes
06-07-23 11:46:17 - Voltage 1.2 - INFO   

06-07-23 11:46:17 - Voltage 1.2 - INFO   Finalized test
06-07-23 11:46:17 - Voltage 1.2 - INFO   QC TESTS
06-07-23 11:46:17 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run2, Board: 999.
06-07-23 11:46:17 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 11:46:20 - Voltage 1.2 - INFO   

06-07-23 11:46:20 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 11:46:20 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 11:46:20 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 11:46:24 - Voltage 1.2 - INFO   Best phase settings found to be [4 4 5 5 6 6 5 7 5 6 6 6]
06-07-23 11:46:24 - Voltage 1.2 - INFO   

06-07-23 11:46:24 - Voltage 1.2 - DEBUG  Set fixed phase 4,4,5,5,6,6,5,7,5,6,6,6
06-07-23 11:46:26 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 11:46:26 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 11:46:26 - Voltage 1.2 - INFO   Testing track modes
06-07-23 11:46:48 - Voltage 1.2 - INFO   

06-07-23 11:46:48 - Voltage 1.2 - INFO   Finalized test
06-07-23 11:46:48 - Voltage 1.2 - INFO   QC TESTS
06-07-23 11:46:48 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run2, Board: 999.
06-07-23 11:46:48 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 11:46:50 - Voltage 1.2 - INFO   

06-07-23 11:46:50 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 11:46:50 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 11:46:51 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 11:46:54 - Voltage 1.2 - INFO   Best phase settings found to be [ 4 12  5  6  6  6  5  7  5  6  6  7]
06-07-23 11:46:54 - Voltage 1.2 - INFO   

06-07-23 11:46:55 - Voltage 1.2 - DEBUG  Set fixed phase 4,12,5,6,6,6,5,7,5,6,6,7
06-07-23 11:46:56 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 11:46:56 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 11:46:56 - Voltage 1.2 - INFO   Testing track modes
06-07-23 11:47:19 - Voltage 1.2 - INFO   

06-07-23 11:47:19 - Voltage 1.2 - INFO   Finalized test
06-07-23 11:47:19 - Voltage 1.2 - INFO   QC TESTS
06-07-23 11:47:19 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run2, Board: 999.
06-07-23 11:47:19 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 11:47:21 - Voltage 1.2 - INFO   

06-07-23 11:47:21 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 11:47:21 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 11:47:21 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 11:47:25 - Voltage 1.2 - INFO   Best phase settings found to be [12  4  5  5  6  6  5  7  5  6  6  6]
06-07-23 11:47:25 - Voltage 1.2 - INFO   

06-07-23 11:47:25 - Voltage 1.2 - DEBUG  Set fixed phase 12,4,5,5,6,6,5,7,5,6,6,6
06-07-23 11:47:27 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 11:47:27 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 11:47:27 - Voltage 1.2 - INFO   Testing track modes
06-07-23 11:47:49 - Voltage 1.2 - INFO   

06-07-23 11:47:49 - Voltage 1.2 - INFO   Finalized test
06-07-23 11:47:49 - Voltage 1.2 - INFO   QC TESTS
06-07-23 11:47:49 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run2, Board: 999.
06-07-23 11:47:49 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 11:47:51 - Voltage 1.2 - INFO   

06-07-23 11:47:51 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 11:47:52 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 11:47:52 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 11:47:55 - Voltage 1.2 - INFO   Best phase settings found to be [4 4 5 6 6 6 5 7 5 6 6 7]
06-07-23 11:47:55 - Voltage 1.2 - INFO   

06-07-23 11:47:56 - Voltage 1.2 - DEBUG  Set fixed phase 4,4,5,6,6,6,5,7,5,6,6,7
06-07-23 11:47:58 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 11:47:58 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 11:47:58 - Voltage 1.2 - INFO   Testing track modes
06-07-23 11:48:20 - Voltage 1.2 - INFO   

06-07-23 11:48:20 - Voltage 1.2 - INFO   Finalized test
06-07-23 11:48:20 - Voltage 1.2 - INFO   QC TESTS
06-07-23 11:48:20 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run2, Board: 999.
06-07-23 11:48:20 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 11:48:22 - Voltage 1.2 - INFO   

06-07-23 11:48:22 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 11:48:22 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 11:48:22 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 11:48:26 - Voltage 1.2 - INFO   Best phase settings found to be [4 4 5 6 6 6 5 7 5 6 6 6]
06-07-23 11:48:26 - Voltage 1.2 - INFO   

06-07-23 11:48:27 - Voltage 1.2 - DEBUG  Set fixed phase 4,4,5,6,6,6,5,7,5,6,6,6
06-07-23 11:48:28 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 11:48:28 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 11:48:28 - Voltage 1.2 - INFO   Testing track modes
06-07-23 11:48:50 - Voltage 1.2 - INFO   

06-07-23 11:48:50 - Voltage 1.2 - INFO   Finalized test
06-07-23 11:48:50 - Voltage 1.2 - INFO   QC TESTS
06-07-23 11:48:50 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run2, Board: 999.
06-07-23 11:48:50 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 11:48:53 - Voltage 1.2 - INFO   

06-07-23 11:48:53 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 11:48:53 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 11:48:53 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 11:48:57 - Voltage 1.2 - INFO   Best phase settings found to be [12  4  5  6  6  6  5  7  5  6  6  7]
06-07-23 11:48:57 - Voltage 1.2 - INFO   

06-07-23 11:48:57 - Voltage 1.2 - DEBUG  Set fixed phase 12,4,5,6,6,6,5,7,5,6,6,7
06-07-23 11:48:59 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 11:48:59 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 11:48:59 - Voltage 1.2 - INFO   Testing track modes
06-07-23 11:49:21 - Voltage 1.2 - INFO   

06-07-23 11:49:21 - Voltage 1.2 - INFO   Finalized test
06-07-23 11:49:21 - Voltage 1.2 - INFO   QC TESTS
06-07-23 11:49:21 - Voltage 1.2 - INFO   Voltage: 1.2, Output Directory: /home/HGCAL_dev/acampbell/econt_sw/econt_sw/testing/testing/ECONT_testing/board999_run2, Board: 999.
06-07-23 11:49:21 - Voltage 1.2 - INFO   Initialize with startup registers
06-07-23 11:49:23 - Voltage 1.2 - INFO   

06-07-23 11:49:23 - Voltage 1.2 - DEBUG  Sending 28 bit PRBS w headers
06-07-23 11:49:23 - Voltage 1.2 - INFO   Scan phase w PRBS err counters
06-07-23 11:49:23 - Voltage 1.2 - DEBUG  Sending 32 bit PRBS w no header mask
06-07-23 11:49:27 - Voltage 1.2 - INFO   Best phase settings found to be [12  4  5  6  6  6  5  7  5  6  6  6]
06-07-23 11:49:27 - Voltage 1.2 - INFO   

06-07-23 11:49:28 - Voltage 1.2 - DEBUG  Set fixed phase 12,4,5,6,6,6,5,7,5,6,6,6
06-07-23 11:49:29 - Voltage 1.2 - INFO   FC status_locked: 1
06-07-23 11:49:29 - Voltage 1.2 - INFO   PUSM status: 9
06-07-23 11:49:29 - Voltage 1.2 - INFO   Testing track modes
06-07-23 11:49:51 - Voltage 1.2 - INFO   

06-07-23 11:49:51 - Voltage 1.2 - INFO   Finalized test
