/*
 * Copyright (C) 2015 MediaTek Inc.
 *
 * This program is free software: you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 */

#ifndef _GPIO_CFG_H_
#define _GPIO_CFG_H_

#include <linux/types.h>

typedef struct {
	unsigned long addr;
} PIN_addr;

typedef struct {
	s8 offset;
} PIN_offset;
#define IOCFG_0_BASE (0x000)
#define IOCFG_1_BASE (0x200)
#define IOCFG_2_BASE (0x400)
#define IOCFG_3_BASE (0x600)
#define IOCFG_4_BASE (0x800)
#define IOCFG_5_BASE (0xA00)

PIN_addr IES_addr[] = {
 {IOCFG_3_BASE + 0x000},
 {IOCFG_3_BASE + 0x000},
 {IOCFG_3_BASE + 0x000},
 {IOCFG_3_BASE + 0x000},
 {IOCFG_3_BASE + 0x000},
 {IOCFG_3_BASE + 0x000},
 {IOCFG_3_BASE + 0x000},
 {IOCFG_3_BASE + 0x000},
 {IOCFG_3_BASE + 0x000},
 {IOCFG_3_BASE + 0x000},
 {IOCFG_3_BASE + 0x000},
 {IOCFG_0_BASE + 0x000},
 {IOCFG_0_BASE + 0x000},
 {IOCFG_1_BASE + 0x000},
 {IOCFG_1_BASE + 0x000},
 {IOCFG_1_BASE + 0x000},
 {IOCFG_1_BASE + 0x000},
 {IOCFG_1_BASE + 0x000},
 {IOCFG_1_BASE + 0x000},
 {IOCFG_1_BASE + 0x000},
 {IOCFG_1_BASE + 0x000},
 {IOCFG_1_BASE + 0x000},
 {IOCFG_1_BASE + 0x000},
 {IOCFG_1_BASE + 0x000},
 {IOCFG_1_BASE + 0x000},
 {IOCFG_1_BASE + 0x000},
 {IOCFG_1_BASE + 0x000},
 {IOCFG_1_BASE + 0x000},
 {IOCFG_1_BASE + 0x000},
 {IOCFG_0_BASE + 0x000},
 {IOCFG_0_BASE + 0x000},
 {IOCFG_0_BASE + 0x000},
 {IOCFG_0_BASE + 0x000},
 {IOCFG_0_BASE + 0x000},
 {IOCFG_0_BASE + 0x000},
 {IOCFG_0_BASE + 0x000},
 {IOCFG_0_BASE + 0x000},
 {IOCFG_0_BASE + 0x000},
 {IOCFG_0_BASE + 0x000},
 {IOCFG_0_BASE + 0x000},
 {IOCFG_0_BASE + 0x000},
 {IOCFG_0_BASE + 0x000},
 {IOCFG_1_BASE + 0x000},
 {IOCFG_1_BASE + 0x000},
 {IOCFG_1_BASE + 0x000},
 {IOCFG_1_BASE + 0x000},
 {IOCFG_1_BASE + 0x000},
 {IOCFG_1_BASE + 0x000},
 {IOCFG_1_BASE + 0x000},
 {IOCFG_1_BASE + 0x000},
 {IOCFG_1_BASE + 0x000},
 {IOCFG_1_BASE + 0x000},
 {IOCFG_1_BASE + 0x000},
 {IOCFG_1_BASE + 0x000},
 {IOCFG_1_BASE + 0x000},
 {IOCFG_1_BASE + 0x000},
 {IOCFG_1_BASE + 0x000},
 {IOCFG_1_BASE + 0x000},
 {IOCFG_1_BASE + 0x000},
 {IOCFG_1_BASE + 0x000},
 {IOCFG_1_BASE + 0x000},
 {IOCFG_1_BASE + 0x000},
 {IOCFG_1_BASE + 0x000},
 {IOCFG_1_BASE + 0x000},
 {IOCFG_1_BASE + 0x000},
 {IOCFG_1_BASE + 0x000},
 {IOCFG_1_BASE + 0x000},
 {IOCFG_1_BASE + 0x000},
 {IOCFG_1_BASE + 0x000},
 {IOCFG_1_BASE + 0x000},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {IOCFG_2_BASE + 0x000},
 {IOCFG_2_BASE + 0x000},
 {IOCFG_2_BASE + 0x000},
 {IOCFG_2_BASE + 0x000},
 {IOCFG_2_BASE + 0x000},
 {IOCFG_2_BASE + 0x000},
 {IOCFG_2_BASE + 0x000},
 {IOCFG_2_BASE + 0x000},
 {IOCFG_2_BASE + 0x000},
 {IOCFG_2_BASE + 0x000},
 {IOCFG_2_BASE + 0x000},
 {IOCFG_2_BASE + 0x000},
 {IOCFG_2_BASE + 0x000},
 {IOCFG_2_BASE + 0x000},
 {IOCFG_2_BASE + 0x000},
 {IOCFG_2_BASE + 0x000},
 {IOCFG_3_BASE + 0x000},
 {IOCFG_3_BASE + 0x000},
 {IOCFG_3_BASE + 0x000},
 {IOCFG_3_BASE + 0x000},
 {IOCFG_3_BASE + 0x000},
 {IOCFG_3_BASE + 0x000},
 {IOCFG_3_BASE + 0x000},
 {IOCFG_3_BASE + 0x000},
 {IOCFG_3_BASE + 0x000},
 {IOCFG_3_BASE + 0x000},
 {IOCFG_3_BASE + 0x000},
 {IOCFG_3_BASE + 0x000},
 {IOCFG_3_BASE + 0x000},
 {IOCFG_3_BASE + 0x000},
 {IOCFG_3_BASE + 0x000},
 {IOCFG_3_BASE + 0x000},
 {IOCFG_3_BASE + 0x000},
 {IOCFG_3_BASE + 0x000},
 {IOCFG_3_BASE + 0x000},
 {IOCFG_3_BASE + 0x000},
 {IOCFG_3_BASE + 0x000},
 {IOCFG_3_BASE + 0x000},
 {IOCFG_3_BASE + 0x000},
 {IOCFG_4_BASE + 0x000},
 {IOCFG_4_BASE + 0x000},
 {IOCFG_4_BASE + 0x000},
 {IOCFG_4_BASE + 0x000},
 {IOCFG_4_BASE + 0x000},
 {IOCFG_4_BASE + 0x000},
 {IOCFG_4_BASE + 0x000},
 {IOCFG_4_BASE + 0x000},
 {IOCFG_4_BASE + 0x000},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {IOCFG_4_BASE + 0x000},
 {IOCFG_4_BASE + 0x000},
 {IOCFG_4_BASE + 0x000},
 {IOCFG_4_BASE + 0x000},
 {IOCFG_4_BASE + 0x000},
 {IOCFG_4_BASE + 0x000},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {IOCFG_0_BASE + 0x000},
 {IOCFG_0_BASE + 0x000},
 {IOCFG_0_BASE + 0x000},
 {IOCFG_0_BASE + 0x000},
 {IOCFG_0_BASE + 0x000},
 {IOCFG_0_BASE + 0x000},
 {IOCFG_0_BASE + 0x000},
 {IOCFG_0_BASE + 0x000},
 {IOCFG_0_BASE + 0x000},
 {IOCFG_0_BASE + 0x000},
 {IOCFG_1_BASE + 0x000},
 {IOCFG_1_BASE + 0x000},
 {IOCFG_1_BASE + 0x000},
 {IOCFG_1_BASE + 0x000},
 {IOCFG_3_BASE + 0x000},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {IOCFG_5_BASE + 0x000},
 {IOCFG_5_BASE + 0x000},
 {IOCFG_5_BASE + 0x000},
 {IOCFG_5_BASE + 0x000},
 {IOCFG_5_BASE + 0x000},
 {IOCFG_5_BASE + 0x000},
 {IOCFG_5_BASE + 0x000},
 {IOCFG_5_BASE + 0x000},
 {IOCFG_5_BASE + 0x000},
 {IOCFG_5_BASE + 0x000},
 {IOCFG_5_BASE + 0x000},
 {IOCFG_5_BASE + 0x000}
};


PIN_offset IES_offset[] = {
 {5},
 {5},
 {5},
 {5},
 {6},
 {6},
 {6},
 {6},
 {12},
 {13},
 {13},
 {3},
 {7},
 {5},
 {5},
 {5},
 {5},
 {6},
 {6},
 {6},
 {6},
 {7},
 {7},
 {7},
 {7},
 {8},
 {8},
 {8},
 {8},
 {6},
 {8},
 {9},
 {10},
 {9},
 {9},
 {9},
 {11},
 {11},
 {11},
 {12},
 {12},
 {12},
 {0},
 {0},
 {1},
 {2},
 {2},
 {3},
 {3},
 {4},
 {4},
 {9},
 {9},
 {9},
 {9},
 {9},
 {9},
 {9},
 {9},
 {9},
 {9},
 {9},
 {9},
 {10},
 {10},
 {10},
 {10},
 {11},
 {11},
 {11},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {0},
 {0},
 {0},
 {0},
 {1},
 {1},
 {1},
 {1},
 {2},
 {2},
 {2},
 {2},
 {3},
 {3},
 {3},
 {3},
	 {0},
 {1},
 {1},
	 {0},
 {2},
	 {2},
 {2},
 {2},
 {3},
 {3},
 {4},
 {4},
 {4},
 {4},
 {7},
 {7},
 {8},
 {8},
 {10},
 {11},
 {11},
 {14},
 {14},
 {0},
 {0},
 {0},
 {1},
 {1},
 {2},
 {2},
 {2},
 {2},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {3},
	 {4},
 {5},
 {3},
 {3},
 {3},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
	 {0},
 {1},
 {2},
 {2},
 {2},
 {4},
 {4},
 {4},
 {4},
 {5},
 {1},
 {1},
 {11},
 {11},
 {9},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
	 {0},
 {1},
 {2},
 {0},
 {0},
 {0},
 {0},
	 {3},
 {0},
 {0},
 {0},
 {4}
};


PIN_addr SMT_addr[] = {
 {IOCFG_3_BASE + 0x010},
 {IOCFG_3_BASE + 0x010},
 {IOCFG_3_BASE + 0x010},
 {IOCFG_3_BASE + 0x010},
 {IOCFG_3_BASE + 0x010},
 {IOCFG_3_BASE + 0x010},
 {IOCFG_3_BASE + 0x010},
 {IOCFG_3_BASE + 0x010},
 {IOCFG_3_BASE + 0x010},
 {IOCFG_3_BASE + 0x010},
 {IOCFG_3_BASE + 0x010},
 {IOCFG_0_BASE + 0x010},
 {IOCFG_0_BASE + 0x010},
 {IOCFG_1_BASE + 0x010},
 {IOCFG_1_BASE + 0x010},
 {IOCFG_1_BASE + 0x010},
 {IOCFG_1_BASE + 0x010},
 {IOCFG_1_BASE + 0x010},
 {IOCFG_1_BASE + 0x010},
 {IOCFG_1_BASE + 0x010},
 {IOCFG_1_BASE + 0x010},
 {IOCFG_1_BASE + 0x010},
 {IOCFG_1_BASE + 0x010},
 {IOCFG_1_BASE + 0x010},
 {IOCFG_1_BASE + 0x010},
 {IOCFG_1_BASE + 0x010},
 {IOCFG_1_BASE + 0x010},
 {IOCFG_1_BASE + 0x010},
 {IOCFG_1_BASE + 0x010},
 {IOCFG_0_BASE + 0x010},
 {IOCFG_0_BASE + 0x010},
 {IOCFG_0_BASE + 0x010},
 {IOCFG_0_BASE + 0x010},
 {IOCFG_0_BASE + 0x010},
 {IOCFG_0_BASE + 0x010},
 {IOCFG_0_BASE + 0x010},
 {IOCFG_0_BASE + 0x010},
 {IOCFG_0_BASE + 0x010},
 {IOCFG_0_BASE + 0x010},
 {IOCFG_0_BASE + 0x010},
 {IOCFG_0_BASE + 0x010},
 {IOCFG_0_BASE + 0x010},
 {IOCFG_1_BASE + 0x010},
 {IOCFG_1_BASE + 0x010},
 {IOCFG_1_BASE + 0x010},
 {IOCFG_1_BASE + 0x010},
 {IOCFG_1_BASE + 0x010},
 {IOCFG_1_BASE + 0x010},
 {IOCFG_1_BASE + 0x010},
 {IOCFG_1_BASE + 0x010},
 {IOCFG_1_BASE + 0x010},
 {IOCFG_1_BASE + 0x010},
 {IOCFG_1_BASE + 0x010},
 {IOCFG_1_BASE + 0x010},
 {IOCFG_1_BASE + 0x010},
 {IOCFG_1_BASE + 0x010},
 {IOCFG_1_BASE + 0x010},
 {IOCFG_1_BASE + 0x010},
 {IOCFG_1_BASE + 0x010},
 {IOCFG_1_BASE + 0x010},
 {IOCFG_1_BASE + 0x010},
 {IOCFG_1_BASE + 0x010},
 {IOCFG_1_BASE + 0x010},
 {IOCFG_1_BASE + 0x010},
 {IOCFG_1_BASE + 0x010},
 {IOCFG_1_BASE + 0x010},
 {IOCFG_1_BASE + 0x010},
 {IOCFG_1_BASE + 0x010},
 {IOCFG_1_BASE + 0x010},
 {IOCFG_1_BASE + 0x010},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {IOCFG_2_BASE + 0x010},
 {IOCFG_2_BASE + 0x010},
 {IOCFG_2_BASE + 0x010},
 {IOCFG_2_BASE + 0x010},
 {IOCFG_2_BASE + 0x010},
 {IOCFG_2_BASE + 0x010},
 {IOCFG_2_BASE + 0x010},
 {IOCFG_2_BASE + 0x010},
 {IOCFG_2_BASE + 0x010},
 {IOCFG_2_BASE + 0x010},
 {IOCFG_2_BASE + 0x010},
 {IOCFG_2_BASE + 0x010},
 {IOCFG_2_BASE + 0x010},
 {IOCFG_2_BASE + 0x010},
 {IOCFG_2_BASE + 0x010},
 {IOCFG_2_BASE + 0x010},
 {IOCFG_3_BASE + 0x010},
 {IOCFG_3_BASE + 0x010},
 {IOCFG_3_BASE + 0x010},
 {IOCFG_3_BASE + 0x010},
 {IOCFG_3_BASE + 0x010},
 {IOCFG_3_BASE + 0x010},
 {IOCFG_3_BASE + 0x010},
 {IOCFG_3_BASE + 0x010},
 {IOCFG_3_BASE + 0x010},
 {IOCFG_3_BASE + 0x010},
 {IOCFG_3_BASE + 0x010},
 {IOCFG_3_BASE + 0x010},
 {IOCFG_3_BASE + 0x010},
 {IOCFG_3_BASE + 0x010},
 {IOCFG_3_BASE + 0x010},
 {IOCFG_3_BASE + 0x010},
 {IOCFG_3_BASE + 0x010},
 {IOCFG_3_BASE + 0x010},
 {IOCFG_3_BASE + 0x010},
 {IOCFG_3_BASE + 0x010},
 {IOCFG_3_BASE + 0x010},
 {IOCFG_3_BASE + 0x010},
 {IOCFG_3_BASE + 0x010},
 {IOCFG_4_BASE + 0x010},
 {IOCFG_4_BASE + 0x010},
 {IOCFG_4_BASE + 0x010},
 {IOCFG_4_BASE + 0x010},
 {IOCFG_4_BASE + 0x010},
 {IOCFG_4_BASE + 0x010},
 {IOCFG_4_BASE + 0x010},
 {IOCFG_4_BASE + 0x010},
 {IOCFG_4_BASE + 0x010},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {IOCFG_4_BASE + 0x010},
 {IOCFG_4_BASE + 0x010},
 {IOCFG_4_BASE + 0x010},
 {IOCFG_4_BASE + 0x010},
 {IOCFG_4_BASE + 0x010},
 {IOCFG_4_BASE + 0x010},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {IOCFG_0_BASE + 0x010},
 {IOCFG_0_BASE + 0x010},
 {IOCFG_0_BASE + 0x010},
 {IOCFG_0_BASE + 0x010},
 {IOCFG_0_BASE + 0x010},
 {IOCFG_0_BASE + 0x010},
 {IOCFG_0_BASE + 0x010},
 {IOCFG_0_BASE + 0x010},
 {IOCFG_0_BASE + 0x010},
 {IOCFG_0_BASE + 0x010},
 {IOCFG_1_BASE + 0x010},
 {IOCFG_1_BASE + 0x010},
 {IOCFG_1_BASE + 0x010},
 {IOCFG_1_BASE + 0x010},
 {IOCFG_3_BASE + 0x010},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
 {IOCFG_5_BASE + 0x010},
 {IOCFG_5_BASE + 0x010},
 {IOCFG_5_BASE + 0x010},
 {IOCFG_5_BASE + 0x010},
 {IOCFG_5_BASE + 0x010},
 {IOCFG_5_BASE + 0x010},
 {IOCFG_5_BASE + 0x010},
 {IOCFG_5_BASE + 0x010},
 {IOCFG_5_BASE + 0x010},
 {IOCFG_5_BASE + 0x010},
 {IOCFG_5_BASE + 0x010},
 {IOCFG_5_BASE + 0x010}
};


PIN_offset SMT_offset[] = {
 {5},
 {5},
 {5},
 {5},
 {6},
 {6},
 {6},
 {6},
 {12},
 {13},
 {13},
 {3},
 {7},
 {5},
 {5},
 {5},
 {5},
 {6},
 {6},
 {6},
 {6},
 {7},
 {7},
 {7},
 {7},
 {8},
 {8},
 {8},
 {8},
 {6},
 {8},
 {9},
 {10},
 {9},
 {9},
 {9},
 {11},
 {11},
 {11},
 {12},
 {12},
 {12},
 {0},
 {0},
 {1},
 {2},
 {2},
 {3},
 {3},
 {4},
 {4},
 {9},
 {9},
 {9},
 {9},
 {9},
 {9},
 {9},
 {9},
 {9},
 {9},
 {9},
 {9},
 {10},
 {10},
 {10},
 {10},
 {11},
 {11},
 {11},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {0},
 {0},
 {0},
 {0},
 {1},
 {1},
 {1},
 {1},
 {2},
 {2},
	 {2},
 {2},
 {3},
 {3},
 {3},
 {3},
 {0},
 {1},
 {1},
 {0},
 {2},
 {2},
 {2},
 {2},
 {3},
 {3},
 {4},
 {4},
 {4},
 {4},
 {7},
 {7},
 {8},
 {8},
 {10},
 {11},
 {11},
 {14},
 {14},
 {0},
 {0},
 {0},
 {1},
 {1},
 {2},
 {2},
 {2},
 {2},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {3},
 {4},
 {5},
 {3},
 {3},
 {3},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {0},
 {1},
 {2},
 {2},
 {2},
 {4},
 {4},
 {4},
 {4},
 {5},
 {1},
 {1},
 {11},
 {11},
 {9},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
 {0},
 {1},
 {2},
 {0},
 {0},
 {0},
 {0},
 {3},
 {0},
 {0},
 {0},
 {4}
};


PIN_addr PULLEN_addr[] = {
 {IOCFG_3_BASE + 0x060},
 {IOCFG_3_BASE + 0x060},
 {IOCFG_3_BASE + 0x060},
 {IOCFG_3_BASE + 0x060},
 {IOCFG_3_BASE + 0x060},
 {IOCFG_3_BASE + 0x060},
 {IOCFG_3_BASE + 0x060},
 {IOCFG_3_BASE + 0x060},
 {IOCFG_3_BASE + 0x060},
 {IOCFG_3_BASE + 0x060},
 {IOCFG_3_BASE + 0x070},
 {IOCFG_0_BASE + 0x060},
 {IOCFG_0_BASE + 0x060},
 {IOCFG_1_BASE + 0x060},
 {IOCFG_1_BASE + 0x060},
 {IOCFG_1_BASE + 0x060},
 {IOCFG_1_BASE + 0x060},
 {IOCFG_1_BASE + 0x060},
 {IOCFG_1_BASE + 0x060},
 {IOCFG_1_BASE + 0x060},
 {IOCFG_1_BASE + 0x060},
 {IOCFG_1_BASE + 0x060},
 {IOCFG_1_BASE + 0x060},
 {IOCFG_1_BASE + 0x060},
 {IOCFG_1_BASE + 0x060},
 {IOCFG_1_BASE + 0x060},
 {IOCFG_1_BASE + 0x060},
 {IOCFG_1_BASE + 0x060},
 {IOCFG_1_BASE + 0x060},
 {IOCFG_0_BASE + 0x060},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {IOCFG_1_BASE + 0x060},
 {IOCFG_1_BASE + 0x060},
 {IOCFG_1_BASE + 0x060},
 {IOCFG_1_BASE + 0x060},
 {IOCFG_1_BASE + 0x060},
 {IOCFG_1_BASE + 0x060},
 {IOCFG_1_BASE + 0x060},
 {IOCFG_1_BASE + 0x060},
 {IOCFG_1_BASE + 0x060},
 {IOCFG_1_BASE + 0x060},
 {IOCFG_1_BASE + 0x060},
 {IOCFG_1_BASE + 0x060},
 {IOCFG_1_BASE + 0x070},
 {IOCFG_1_BASE + 0x070},
 {IOCFG_1_BASE + 0x070},
 {IOCFG_1_BASE + 0x070},
 {IOCFG_1_BASE + 0x070},
 {IOCFG_1_BASE + 0x070},
 {IOCFG_1_BASE + 0x070},
 {IOCFG_1_BASE + 0x070},
 {IOCFG_1_BASE + 0x070},
 {IOCFG_1_BASE + 0x070},
 {IOCFG_1_BASE + 0x070},
 {IOCFG_1_BASE + 0x070},
 {IOCFG_1_BASE + 0x070},
 {IOCFG_1_BASE + 0x070},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {IOCFG_2_BASE + 0x060},
 {IOCFG_2_BASE + 0x060},
 {IOCFG_2_BASE + 0x060},
 {IOCFG_2_BASE + 0x060},
 {IOCFG_2_BASE + 0x060},
 {IOCFG_2_BASE + 0x060},
 {IOCFG_2_BASE + 0x060},
 {IOCFG_2_BASE + 0x060},
 {IOCFG_2_BASE + 0x060},
 {IOCFG_2_BASE + 0x060},
 {IOCFG_2_BASE + 0x060},
 {IOCFG_2_BASE + 0x060},
 {IOCFG_2_BASE + 0x060},
 {IOCFG_2_BASE + 0x060},
 {IOCFG_2_BASE + 0x060},
 {IOCFG_2_BASE + 0x060},
 {IOCFG_3_BASE + 0x060},
 {IOCFG_3_BASE + 0x060},
 {IOCFG_3_BASE + 0x060},
 {IOCFG_3_BASE + 0x060},
 {IOCFG_3_BASE + 0x060},
 {IOCFG_3_BASE + 0x060},
 {IOCFG_3_BASE + 0x060},
 {IOCFG_3_BASE + 0x060},
 {IOCFG_3_BASE + 0x060},
 {IOCFG_3_BASE + 0x060},
 {-1},
 {-1},
 {-1},
 {-1},
 {IOCFG_3_BASE + 0x060},
 {IOCFG_3_BASE + 0x060},
 {IOCFG_3_BASE + 0x060},
 {IOCFG_3_BASE + 0x060},
 {IOCFG_3_BASE + 0x060},
 {IOCFG_3_BASE + 0x060},
 {IOCFG_3_BASE + 0x060},
 {IOCFG_3_BASE + 0x070},
 {IOCFG_3_BASE + 0x070},
 {-1},
 {-1},
 {-1},
 {IOCFG_4_BASE + 0x060},
 {IOCFG_4_BASE + 0x060},
 {IOCFG_4_BASE + 0x060},
 {IOCFG_4_BASE + 0x060},
 {IOCFG_4_BASE + 0x060},
 {IOCFG_4_BASE + 0x060},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {IOCFG_0_BASE + 0x060},
 {IOCFG_0_BASE + 0x060},
 {IOCFG_0_BASE + 0x060},
 {IOCFG_0_BASE + 0x060},
 {IOCFG_0_BASE + 0x060},
 {IOCFG_0_BASE + 0x060},
 {IOCFG_0_BASE + 0x060},
 {IOCFG_0_BASE + 0x060},
 {IOCFG_0_BASE + 0x060},
 {IOCFG_0_BASE + 0x060},
 {IOCFG_1_BASE + 0x060},
 {IOCFG_1_BASE + 0x060},
 {IOCFG_1_BASE + 0x070},
 {IOCFG_1_BASE + 0x070},
 {IOCFG_3_BASE + 0x060},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
 {-1},
 {-1},
 {-1},
 {-1}
};

PIN_offset PULLEN_offset[] = {
 {14},
 {15},
 {16},
 {17},
 {18},
 {19},
 {20},
 {21},
 {30},
 {31},
 {0},
 {5},
 {12},
 {11},
 {12},
 {13},
 {14},
 {15},
 {16},
 {17},
 {18},
 {19},
 {20},
 {21},
 {22},
 {23},
 {24},
 {25},
 {26},
 {11},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {3},
 {5},
 {6},
 {7},
 {8},
 {9},
 {10},
 {27},
	 {28},
 {29},
 {30},
 {31},
 {0},
 {1},
 {2},
 {3},
 {4},
 {5},
 {6},
 {7},
 {8},
 {9},
 {10},
 {11},
 {12},
 {13},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {0},
 {1},
 {2},
 {3},
 {4},
 {5},
 {6},
 {7},
 {8},
 {9},
 {10},
 {11},
 {12},
 {13},
 {14},
 {15},
 {0},
 {1},
 {2},
 {3},
 {4},
 {5},
 {6},
 {7},
 {8},
 {9},
 {-1},
 {-1},
 {-1},
 {-1},
 {22},
 {23},
 {24},
 {25},
 {27},
 {28},
 {29},
 {1},
 {2},
 {-1},
 {-1},
 {-1},
 {3},
 {4},
 {5},
 {6},
 {7},
 {8},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {0},
 {1},
 {2},
 {3},
 {4},
 {6},
 {7},
 {8},
 {9},
 {10},
 {2},
 {4},
 {14},
 {15},
 {26},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
 {-1},
 {-1},
 {-1},
 {-1}
};


PIN_addr PULLSEL_addr[] = {
 {IOCFG_3_BASE + 0x080},
 {IOCFG_3_BASE + 0x080},
 {IOCFG_3_BASE + 0x080},
 {IOCFG_3_BASE + 0x080},
 {IOCFG_3_BASE + 0x080},
 {IOCFG_3_BASE + 0x080},
 {IOCFG_3_BASE + 0x080},
 {IOCFG_3_BASE + 0x080},
 {IOCFG_3_BASE + 0x080},
 {IOCFG_3_BASE + 0x080},
 {IOCFG_3_BASE + 0x090},
 {IOCFG_0_BASE + 0x080},
 {IOCFG_0_BASE + 0x080},
 {IOCFG_1_BASE + 0x080},
 {IOCFG_1_BASE + 0x080},
 {IOCFG_1_BASE + 0x080},
 {IOCFG_1_BASE + 0x080},
 {IOCFG_1_BASE + 0x080},
 {IOCFG_1_BASE + 0x080},
 {IOCFG_1_BASE + 0x080},
 {IOCFG_1_BASE + 0x080},
 {IOCFG_1_BASE + 0x080},
 {IOCFG_1_BASE + 0x080},
 {IOCFG_1_BASE + 0x080},
 {IOCFG_1_BASE + 0x080},
 {IOCFG_1_BASE + 0x080},
 {IOCFG_1_BASE + 0x080},
 {IOCFG_1_BASE + 0x080},
 {IOCFG_1_BASE + 0x080},
 {IOCFG_0_BASE + 0x080},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {IOCFG_1_BASE + 0x080},
 {IOCFG_1_BASE + 0x080},
 {IOCFG_1_BASE + 0x080},
 {IOCFG_1_BASE + 0x080},
 {IOCFG_1_BASE + 0x080},
 {IOCFG_1_BASE + 0x080},
 {IOCFG_1_BASE + 0x080},
 {IOCFG_1_BASE + 0x080},
 {IOCFG_1_BASE + 0x080},
 {IOCFG_1_BASE + 0x080},
 {IOCFG_1_BASE + 0x080},
 {IOCFG_1_BASE + 0x080},
 {IOCFG_1_BASE + 0x090},
 {IOCFG_1_BASE + 0x090},
 {IOCFG_1_BASE + 0x090},
 {IOCFG_1_BASE + 0x090},
 {IOCFG_1_BASE + 0x090},
 {IOCFG_1_BASE + 0x090},
 {IOCFG_1_BASE + 0x090},
 {IOCFG_1_BASE + 0x090},
 {IOCFG_1_BASE + 0x090},
 {IOCFG_1_BASE + 0x090},
 {IOCFG_1_BASE + 0x090},
 {IOCFG_1_BASE + 0x090},
 {IOCFG_1_BASE + 0x090},
 {IOCFG_1_BASE + 0x090},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {IOCFG_2_BASE + 0x080},
 {IOCFG_2_BASE + 0x080},
 {IOCFG_2_BASE + 0x080},
 {IOCFG_2_BASE + 0x080},
 {IOCFG_2_BASE + 0x080},
 {IOCFG_2_BASE + 0x080},
 {IOCFG_2_BASE + 0x080},
 {IOCFG_2_BASE + 0x080},
 {IOCFG_2_BASE + 0x080},
 {IOCFG_2_BASE + 0x080},
 {IOCFG_2_BASE + 0x080},
 {IOCFG_2_BASE + 0x080},
 {IOCFG_2_BASE + 0x080},
 {IOCFG_2_BASE + 0x080},
 {IOCFG_2_BASE + 0x080},
 {IOCFG_2_BASE + 0x080},
 {IOCFG_3_BASE + 0x080},
 {IOCFG_3_BASE + 0x080},
 {IOCFG_3_BASE + 0x080},
 {IOCFG_3_BASE + 0x080},
 {IOCFG_3_BASE + 0x080},
 {IOCFG_3_BASE + 0x080},
 {IOCFG_3_BASE + 0x080},
 {IOCFG_3_BASE + 0x080},
 {IOCFG_3_BASE + 0x080},
 {IOCFG_3_BASE + 0x080},
 {-1},
 {-1},
 {-1},
 {-1},
 {IOCFG_3_BASE + 0x080},
 {IOCFG_3_BASE + 0x080},
 {IOCFG_3_BASE + 0x080},
 {IOCFG_3_BASE + 0x080},
 {IOCFG_3_BASE + 0x080},
 {IOCFG_3_BASE + 0x080},
 {IOCFG_3_BASE + 0x080},
 {IOCFG_3_BASE + 0x090},
 {IOCFG_3_BASE + 0x090},
 {-1},
 {-1},
 {-1},
 {IOCFG_4_BASE + 0x080},
 {IOCFG_4_BASE + 0x080},
 {IOCFG_4_BASE + 0x080},
 {IOCFG_4_BASE + 0x080},
 {IOCFG_4_BASE + 0x080},
 {IOCFG_4_BASE + 0x080},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {IOCFG_0_BASE + 0x080},
 {IOCFG_0_BASE + 0x080},
 {IOCFG_0_BASE + 0x080},
 {IOCFG_0_BASE + 0x080},
 {IOCFG_0_BASE + 0x080},
 {IOCFG_0_BASE + 0x080},
 {IOCFG_0_BASE + 0x080},
 {IOCFG_0_BASE + 0x080},
 {IOCFG_0_BASE + 0x080},
 {IOCFG_0_BASE + 0x080},
 {IOCFG_1_BASE + 0x080},
 {IOCFG_1_BASE + 0x080},
 {IOCFG_1_BASE + 0x090},
 {IOCFG_1_BASE + 0x090},
 {IOCFG_3_BASE + 0x080},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1}
};

PIN_offset PULLSEL_offset[] = {
 {14},
 {15},
 {16},
 {17},
 {18},
 {19},
 {20},
 {21},
 {30},
 {31},
 {0},
 {5},
 {12},
 {11},
 {12},
 {13},
 {14},
 {15},
 {16},
 {17},
 {18},
 {19},
 {20},
 {21},
 {22},
 {23},
 {24},
 {25},
 {26},
 {11},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {3},
 {5},
 {6},
 {7},
 {8},
 {9},
 {10},
 {27},
 {28},
 {29},
 {30},
 {31},
 {0},
 {1},
 {2},
 {3},
 {4},
 {5},
 {6},
 {7},
 {8},
 {9},
 {10},
 {11},
 {12},
 {13},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {0},
 {1},
 {2},
 {3},
 {4},
 {5},
 {6},
 {7},
 {8},
 {9},
 {10},
 {11},
 {12},
 {13},
 {14},
 {15},
 {0},
 {1},
 {2},
 {3},
 {4},
 {5},
 {6},
 {7},
 {8},
 {9},
 {-1},
 {-1},
 {-1},
 {-1},
 {22},
 {23},
 {24},
 {25},
 {27},
 {28},
 {29},
 {1},
 {2},
 {-1},
 {-1},
 {-1},
 {3},
 {4},
 {5},
 {6},
 {7},
 {8},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {0},
 {1},
 {2},
 {3},
 {4},
 {6},
 {7},
 {8},
 {9},
 {10},
 {2},
 {4},
 {14},
 {15},
 {26},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1}
};


PIN_addr PUPD_addr[] = {
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
 {IOCFG_0_BASE + 0x0C0},
 {IOCFG_0_BASE + 0x0C0},
 {IOCFG_0_BASE + 0x0C0},
 {IOCFG_0_BASE + 0x0C0},
 {IOCFG_0_BASE + 0x0C0},
 {IOCFG_0_BASE + 0x0C0},
 {IOCFG_0_BASE + 0x0D0},
 {IOCFG_0_BASE + 0x0D0},
 {IOCFG_0_BASE + 0x0D0},
 {IOCFG_0_BASE + 0x0D0},
 {IOCFG_0_BASE + 0x0D0},
 {IOCFG_0_BASE + 0x0D0},
 {IOCFG_1_BASE + 0x0C0},
 {IOCFG_1_BASE + 0x0C0},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
 {IOCFG_3_BASE + 0x0C0},
 {IOCFG_3_BASE + 0x0C0},
 {IOCFG_3_BASE + 0x0C0},
 {IOCFG_3_BASE + 0x0C0},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
 {IOCFG_4_BASE + 0x0C0},
 {IOCFG_4_BASE + 0x0C0},
 {IOCFG_4_BASE + 0x0C0},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
 {IOCFG_4_BASE + 0x0C0},
 {IOCFG_4_BASE + 0x0C0},
 {IOCFG_4_BASE + 0x0C0},
 {IOCFG_4_BASE + 0x0C0},
 {IOCFG_4_BASE + 0x0C0},
 {IOCFG_4_BASE + 0x0D0},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {IOCFG_5_BASE + 0x0C0},
 {IOCFG_5_BASE + 0x0C0},
 {IOCFG_5_BASE + 0x0C0},
 {IOCFG_5_BASE + 0x0C0},
 {IOCFG_5_BASE + 0x0C0},
 {IOCFG_5_BASE + 0x0C0},
 {IOCFG_5_BASE + 0x0C0},
 {IOCFG_5_BASE + 0x0C0},
 {IOCFG_5_BASE + 0x0D0},
 {IOCFG_5_BASE + 0x0D0},
 {IOCFG_5_BASE + 0x0D0},
 {IOCFG_5_BASE + 0x0D0}
};


PIN_offset PUPD_offset[] = {
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
 {0},
 {4},
 {8},
 {12},
 {16},
 {20},
 {0},
 {4},
 {8},
 {12},
 {16},
 {20},
 {0},
 {4},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
 {4},
 {0},
 {16},
 {20},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
 {0},
 {4},
 {8},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
 {12},
 {16},
 {20},
 {24},
 {28},
 {0},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
	 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {0},
 {4},
 {8},
 {12},
 {16},
 {20},
 {24},
 {28},
 {0},
 {4},
 {8},
 {12}
};



PIN_addr MODE_addr[] = {
 {0x300},
 {0x300},
 {0x300},
 {0x300},
 {0x300},
 {0x300},
 {0x300},
 {0x300},
 {0x300},
 {0x300},
 {0x310},
 {0x310},
 {0x310},
 {0x310},
 {0x310},
 {0x310},
 {0x310},
 {0x310},
 {0x310},
 {0x310},
 {0x320},
 {0x320},
 {0x320},
 {0x320},
 {0x320},
 {0x320},
 {0x320},
 {0x320},
 {0x320},
 {0x320},
 {0x330},
 {0x330},
 {0x330},
 {0x330},
 {0x330},
 {0x330},
 {0x330},
 {0x330},
 {0x330},
 {0x330},
 {0x340},
 {0x340},
 {0x340},
 {0x340},
 {0x340},
 {0x340},
 {0x340},
 {0x340},
 {0x340},
 {0x340},
 {0x350},
 {0x350},
 {0x350},
 {0x350},
 {0x350},
 {0x350},
 {0x350},
 {0x350},
 {0x350},
 {0x350},
 {0x360},
 {0x360},
 {0x360},
 {0x360},
 {0x360},
 {0x360},
 {0x360},
 {0x360},
 {0x360},
 {0x360},
 {0x370},
 {0x370},
 {0x370},
 {0x370},
 {0x370},
 {0x370},
 {0x370},
 {0x370},
 {0x370},
 {0x370},
 {0x380},
 {0x380},
 {0x380},
 {0x380},
 {0x380},
 {0x380},
 {0x380},
 {0x380},
 {0x380},
 {0x380},
 {0x390},
 {0x390},
 {0x390},
 {0x390},
 {0x390},
 {0x390},
 {0x390},
 {0x390},
 {0x390},
 {0x390},
 {0x3A0},
 {0x3A0},
 {0x3A0},
 {0x3A0},
 {0x3A0},
 {0x3A0},
 {0x3A0},
 {0x3A0},
 {0x3A0},
 {0x3A0},
 {0x3B0},
 {0x3B0},
 {0x3B0},
 {0x3B0},
 {0x3B0},
 {0x3B0},
 {0x3B0},
 {0x3B0},
 {0x3B0},
 {0x3B0},
 {0x3C0},
 {0x3C0},
 {0x3C0},
 {0x3C0},
 {0x3C0},
 {0x3C0},
 {0x3C0},
 {0x3C0},
 {0x3C0},
 {0x3C0},
 {0x3D0},
 {0x3D0},
 {0x3D0},
 {0x3D0},
 {0x3D0},
 {0x3D0},
 {0x3D0},
 {0x3D0},
 {0x3D0},
 {0x3D0},
 {0x3E0},
 {0x3E0},
 {0x3E0},
 {0x3E0},
 {0x3E0},
 {0x3E0},
 {0x3E0},
 {0x3E0},
 {0x3E0},
 {0x3E0},
 {0x3F0},
 {0x3F0},
 {0x3F0},
 {0x3F0},
 {0x3F0},
 {0x3F0},
 {0x3F0},
 {0x3F0},
 {0x3F0},
 {0x3F0},
 {0x400},
 {0x400},
 {0x400},
 {0x400},
 {0x400},
 {0x400},
 {0x400},
 {0x400},
 {0x400},
 {0x400},
 {0x410},
 {0x410},
 {0x410},
 {0x410},
 {0x410},
 {0x410},
 {0x410},
 {0x410},
 {0x410},
 {0x410},
 {0x420},
 {0x420},
 {0x420},
 {0x420},
 {0x420},
 {0x420},
 {0x420},
 {0x420},
 {0x420},
 {0x420}
};

PIN_offset MODE_offset[] = {
 {0},
 {3},
 {6},
 {9},
 {12},
 {16},
 {19},
 {22},
 {25},
 {28},
 {0},
 {3},
 {6},
 {9},
 {12},
 {16},
 {19},
 {22},
 {25},
 {28},
 {0},
 {3},
 {6},
 {9},
 {12},
 {16},
 {19},
 {22},
 {25},
 {28},
 {0},
 {3},
 {6},
 {9},
 {12},
 {16},
 {19},
 {22},
 {25},
 {28},
 {0},
 {3},
 {6},
 {9},
 {12},
 {16},
 {19},
 {22},
 {25},
 {28},
 {0},
 {3},
 {6},
 {9},
 {12},
 {16},
 {19},
 {22},
 {25},
 {28},
 {0},
 {3},
 {6},
 {9},
 {12},
 {16},
 {19},
 {22},
 {25},
 {28},
 {0},
 {3},
 {6},
 {9},
 {12},
 {16},
 {19},
 {22},
 {25},
 {28},
 {0},
 {3},
 {6},
 {9},
 {12},
 {16},
 {19},
 {22},
 {25},
 {28},
 {0},
 {3},
 {6},
 {9},
 {12},
 {16},
 {19},
 {22},
 {25},
 {28},
 {0},
 {3},
 {6},
 {9},
 {12},
 {16},
 {19},
 {22},
 {25},
 {28},
 {0},
 {3},
 {6},
 {9},
 {12},
 {16},
 {19},
 {22},
 {25},
 {28},
 {0},
 {3},
 {6},
 {9},
 {12},
 {16},
 {19},
 {22},
 {25},
 {28},
 {0},
 {3},
 {6},
 {9},
 {12},
 {16},
 {19},
 {22},
 {25},
 {28},
 {0},
 {3},
 {6},
 {9},
 {12},
 {16},
 {19},
 {22},
 {25},
 {28},
 {0},
 {3},
 {6},
 {9},
 {12},
 {16},
 {19},
 {22},
 {25},
 {28},
 {0},
 {3},
 {6},
 {9},
 {12},
 {16},
 {19},
 {22},
 {25},
 {28},
 {0},
 {3},
 {6},
 {9},
 {12},
 {16},
 {19},
 {22},
 {25},
 {28},
 {0},
 {3},
 {6},
 {9},
 {12},
 {16},
 {19},
 {22},
 {25},
 {28}
};

#if 0
PIN_addr DATAOUT_addr[] = {
 {0x100},
 {0x100},
 {0x100},
 {0x100},
 {0x100},
 {0x100},
 {0x100},
 {0x100},
 {0x100},
 {0x100},
 {0x100},
 {0x100},
 {0x100},
 {0x100},
 {0x100},
 {0x100},
 {0x100},
 {0x100},
 {0x100},
 {0x100},
 {0x100},
 {0x100},
 {0x100},
 {0x100},
 {0x100},
 {0x100},
 {0x100},
 {0x100},
 {0x100},
 {0x100},
 {0x100},
 {0x100},
 {0x110},
 {0x110},
 {0x110},
 {0x110},
 {0x110},
 {0x110},
 {0x110},
 {0x110},
 {0x110},
 {0x110},
 {0x110},
 {0x110},
 {0x110},
 {0x110},
 {0x110},
 {0x110},
 {0x110},
 {0x110},
 {0x110},
 {0x110},
 {0x110},
 {0x110},
 {0x110},
 {0x110},
 {0x110},
 {0x110},
 {0x110},
 {0x110},
 {0x110},
 {0x110},
 {0x110},
 {0x110},
 {0x120},
 {0x120},
 {0x120},
 {0x120},
 {0x120},
 {0x120},
 {0x120},
 {0x120},
 {0x120},
 {0x120},
 {0x120},
 {0x120},
 {0x120},
 {0x120},
 {0x120},
 {0x120},
 {0x120},
 {0x120},
 {0x120},
 {0x120},
 {0x120},
 {0x120},
 {0x120},
 {0x120},
 {0x120},
 {0x120},
 {0x120},
 {0x120},
 {0x120},
 {0x120},
 {0x120},
 {0x120},
 {0x130},
 {0x130},
 {0x130},
 {0x130},
 {0x130},
 {0x130},
 {0x130},
 {0x130},
 {0x130},
 {0x130},
 {0x130},
 {0x130},
 {0x130},
 {0x130},
 {0x130},
 {0x130},
 {0x130},
 {0x130},
 {0x130},
 {0x130},
 {0x130},
 {0x130},
 {0x130},
 {0x130},
 {0x130},
 {0x130},
 {0x130},
 {0x130},
 {0x130},
 {0x130},
 {0x130},
 {0x130},
 {0x140},
 {0x140},
 {0x140},
 {0x140},
 {0x140},
 {0x140},
 {0x140},
 {0x140},
 {0x140},
 {0x140},
 {0x140},
 {0x140},
 {0x140},
 {0x140},
 {0x140},
 {0x140},
 {0x140},
 {0x140},
 {0x140},
 {0x140},
 {0x140},
 {0x140},
 {0x140},
 {0x140},
 {0x140},
 {0x140},
 {0x140},
 {0x140},
 {0x140},
 {0x140},
 {0x140},
 {0x140},
 {0x150},
 {0x150},
 {0x150},
 {0x150},
 {0x150},
 {0x150},
 {0x150},
 {0x150},
 {0x150},
 {0x150},
 {0x150},
 {0x150},
 {0x150},
 {0x150},
 {0x150},
 {0x150},
 {0x150},
 {0x150},
 {0x150},
 {0x150},
 {0x150},
 {0x150},
 {0x150},
 {0x150},
 {0x150},
 {0x150},
 {0x150},
 {0x150},
 {0x150},
 {0x150}
};


PIN_offset DATAOUT_offset[] = {
 {0},
 {1},
 {2},
 {3},
 {4},
 {5},
 {6},
 {7},
 {8},
 {9},
 {10},
 {11},
 {12},
 {13},
 {14},
 {15},
 {16},
 {17},
 {18},
 {19},
 {20},
 {21},
 {22},
 {23},
 {24},
 {25},
 {26},
 {27},
 {28},
 {29},
 {30},
 {31},
 {0},
 {1},
 {2},
 {3},
 {4},
 {5},
 {6},
 {7},
 {8},
 {9},
 {10},
 {11},
 {12},
 {13},
 {14},
 {15},
 {16},
 {17},
 {18},
 {19},
 {20},
 {21},
 {22},
 {23},
 {24},
 {25},
 {26},
 {27},
 {28},
 {29},
 {30},
 {31},
 {0},
 {1},
 {2},
 {3},
 {4},
 {5},
 {6},
 {7},
 {8},
 {9},
 {10},
 {11},
 {12},
 {13},
 {14},
 {15},
 {16},
 {17},
 {18},
 {19},
 {20},
 {21},
 {22},
 {23},
 {24},
 {25},
 {26},
 {27},
 {28},
 {29},
 {30},
 {31},
 {0},
 {1},
 {2},
 {3},
 {4},
 {5},
 {6},
 {7},
 {8},
 {9},
 {10},
 {11},
 {12},
 {13},
 {14},
 {15},
 {16},
 {17},
 {18},
 {19},
 {20},
 {21},
 {22},
 {23},
 {24},
 {25},
 {26},
 {27},
 {28},
 {29},
 {30},
 {31},
 {0},
 {1},
 {2},
 {3},
 {4},
 {5},
 {6},
 {7},
 {8},
 {9},
 {10},
 {11},
 {12},
 {13},
 {14},
 {15},
 {16},
 {17},
 {18},
 {19},
 {20},
 {21},
 {22},
 {23},
 {24},
 {25},
 {26},
 {27},
 {28},
 {29},
 {30},
 {31},
 {0},
 {1},
 {2},
	 {3},
 {4},
 {5},
 {6},
 {7},
 {8},
	 {9},
 {10},
 {11},
 {12},
 {13},
 {14},
 {15},
 {16},
 {17},
 {18},
 {19},
 {20},
 {21},
 {22},
 {23},
 {24},
 {25},
 {26},
 {27},
 {28},
 {29}
};


PIN_addr DIN_addr[] = {
 {0x200},
 {0x200},
 {0x200},
 {0x200},
 {0x200},
 {0x200},
 {0x200},
 {0x200},
 {0x200},
 {0x200},
 {0x200},
 {0x200},
 {0x200},
 {0x200},
 {0x200},
 {0x200},
 {0x200},
 {0x200},
 {0x200},
 {0x200},
 {0x200},
 {0x200},
 {0x200},
 {0x200},
 {0x200},
 {0x200},
 {0x200},
 {0x200},
 {0x200},
 {0x200},
 {0x200},
 {0x200},
 {0x210},
 {0x210},
 {0x210},
 {0x210},
 {0x210},
 {0x210},
 {0x210},
 {0x210},
 {0x210},
 {0x210},
 {0x210},
 {0x210},
 {0x210},
 {0x210},
 {0x210},
 {0x210},
 {0x210},
 {0x210},
 {0x210},
 {0x210},
 {0x210},
 {0x210},
 {0x210},
 {0x210},
 {0x210},
 {0x210},
 {0x210},
 {0x210},
 {0x210},
 {0x210},
 {0x210},
 {0x210},
 {0x220},
 {0x220},
 {0x220},
 {0x220},
 {0x220},
 {0x220},
 {0x220},
 {0x220},
 {0x220},
 {0x220},
 {0x220},
 {0x220},
 {0x220},
 {0x220},
 {0x220},
 {0x220},
 {0x220},
 {0x220},
 {0x220},
 {0x220},
 {0x220},
 {0x220},
 {0x220},
 {0x220},
 {0x220},
 {0x220},
 {0x220},
 {0x220},
 {0x220},
 {0x220},
 {0x220},
 {0x220},
 {0x230},
 {0x230},
 {0x230},
 {0x230},
 {0x230},
 {0x230},
 {0x230},
 {0x230},
 {0x230},
 {0x230},
 {0x230},
 {0x230},
 {0x230},
 {0x230},
 {0x230},
 {0x230},
 {0x230},
 {0x230},
 {0x230},
 {0x230},
 {0x230},
 {0x230},
 {0x230},
 {0x230},
 {0x230},
 {0x230},
 {0x230},
 {0x230},
 {0x230},
 {0x230},
 {0x230},
 {0x230},
 {0x240},
 {0x240},
 {0x240},
 {0x240},
 {0x240},
 {0x240},
 {0x240},
 {0x240},
 {0x240},
 {0x240},
 {0x240},
 {0x240},
 {0x240},
 {0x240},
 {0x240},
 {0x240},
 {0x240},
 {0x240},
 {0x240},
 {0x240},
 {0x240},
 {0x240},
 {0x240},
 {0x240},
 {0x240},
 {0x240},
 {0x240},
 {0x240},
 {0x240},
 {0x240},
 {0x240},
 {0x240},
 {0x250},
 {0x250},
 {0x250},
 {0x250},
 {0x250},
 {0x250},
 {0x250},
 {0x250},
 {0x250},
 {0x250},
 {0x250},
 {0x250},
 {0x250},
 {0x250},
 {0x250},
 {0x250},
 {0x250},
 {0x250},
 {0x250},
 {0x250},
 {0x250},
 {0x250},
 {0x250},
 {0x250},
 {0x250},
 {0x250},
 {0x250},
 {0x250},
 {0x250},
 {0x250}
};


PIN_offset DIN_offset[] = {
 {0},
 {1},
 {2},
 {3},
 {4},
 {5},
 {6},
 {7},
 {8},
 {9},
 {10},
 {11},
 {12},
 {13},
 {14},
 {15},
 {16},
 {17},
 {18},
 {19},
 {20},
 {21},
 {22},
 {23},
 {24},
 {25},
 {26},
 {27},
 {28},
 {29},
 {30},
 {31},
 {0},
 {1},
 {2},
 {3},
 {4},
 {5},
 {6},
 {7},
 {8},
 {9},
 {10},
 {11},
 {12},
 {13},
 {14},
 {15},
 {16},
 {17},
 {18},
 {19},
 {20},
 {21},
 {22},
 {23},
 {24},
 {25},
 {26},
 {27},
 {28},
 {29},
 {30},
 {31},
 {0},
 {1},
 {2},
 {3},
 {4},
 {5},
 {6},
 {7},
 {8},
 {9},
 {10},
 {11},
 {12},
 {13},
 {14},
 {15},
 {16},
 {17},
 {18},
 {19},
 {20},
 {21},
 {22},
 {23},
 {24},
 {25},
 {26},
 {27},
 {28},
 {29},
 {30},
 {31},
 {0},
 {1},
 {2},
 {3},
 {4},
 {5},
 {6},
 {7},
 {8},
 {9},
 {10},
 {11},
 {12},
 {13},
 {14},
 {15},
 {16},
 {17},
 {18},
 {19},
 {20},
 {21},
 {22},
 {23},
 {24},
 {25},
 {26},
 {27},
 {28},
 {29},
 {30},
 {31},
 {0},
 {1},
 {2},
 {3},
 {4},
 {5},
 {6},
 {7},
 {8},
 {9},
 {10},
 {11},
 {12},
 {13},
 {14},
 {15},
 {16},
 {17},
 {18},
 {19},
 {20},
 {21},
 {22},
 {23},
 {24},
 {25},
 {26},
 {27},
 {28},
 {29},
 {30},
 {31},
 {0},
 {1},
 {2},
 {3},
 {4},
 {5},
 {6},
 {7},
 {8},
 {9},
 {10},
 {11},
 {12},
 {13},
 {14},
 {15},
 {16},
 {17},
 {18},
 {19},
 {20},
 {21},
 {22},
 {23},
 {24},
 {25},
 {26},
 {27},
 {28},
 {29}
};


PIN_addr DIR_addr[] = {
 {0x000},
 {0x000},
 {0x000},
 {0x000},
 {0x000},
 {0x000},
 {0x000},
 {0x000},
 {0x000},
 {0x000},
 {0x000},
 {0x000},
 {0x000},
 {0x000},
 {0x000},
 {0x000},
 {0x000},
 {0x000},
 {0x000},
 {0x000},
 {0x000},
 {0x000},
 {0x000},
 {0x000},
 {0x000},
 {0x000},
 {0x000},
 {0x000},
 {0x000},
 {0x000},
 {0x000},
 {0x000},
 {0x010},
 {0x010},
 {0x010},
 {0x010},
 {0x010},
 {0x010},
 {0x010},
 {0x010},
 {0x010},
 {0x010},
 {0x010},
 {0x010},
 {0x010},
 {0x010},
 {0x010},
 {0x010},
 {0x010},
 {0x010},
 {0x010},
 {0x010},
 {0x010},
 {0x010},
 {0x010},
 {0x010},
 {0x010},
 {0x010},
 {0x010},
 {0x010},
 {0x010},
 {0x010},
 {0x010},
 {0x010},
 {0x020},
 {0x020},
 {0x020},
 {0x020},
 {0x020},
 {0x020},
 {0x020},
 {0x020},
 {0x020},
 {0x020},
 {0x020},
 {0x020},
 {0x020},
 {0x020},
 {0x020},
 {0x020},
 {0x020},
 {0x020},
 {0x020},
 {0x020},
 {0x020},
 {0x020},
 {0x020},
 {0x020},
 {0x020},
 {0x020},
 {0x020},
 {0x020},
 {0x020},
 {0x020},
 {0x020},
 {0x020},
 {0x030},
 {0x030},
 {0x030},
 {0x030},
 {0x030},
 {0x030},
 {0x030},
 {0x030},
 {0x030},
 {0x030},
 {0x030},
 {0x030},
 {0x030},
 {0x030},
 {0x030},
 {0x030},
 {0x030},
 {0x030},
 {0x030},
 {0x030},
 {0x030},
 {0x030},
 {0x030},
 {0x030},
 {0x030},
 {0x030},
 {0x030},
 {0x030},
 {0x030},
 {0x030},
 {0x030},
 {0x030},
 {0x040},
 {0x040},
 {0x040},
 {0x040},
 {0x040},
 {0x040},
 {0x040},
 {0x040},
 {0x040},
 {0x040},
 {0x040},
 {0x040},
 {0x040},
 {0x040},
 {0x040},
 {0x040},
 {0x040},
 {0x040},
 {0x040},
 {0x040},
 {0x040},
 {0x040},
 {0x040},
 {0x040},
 {0x040},
 {0x040},
 {0x040},
 {0x040},
 {0x040},
 {0x040},
 {0x040},
 {0x040},
 {0x050},
 {0x050},
 {0x050},
 {0x050},
 {0x050},
 {0x050},
 {0x050},
 {0x050},
 {0x050},
 {0x050},
 {0x050},
 {0x050},
 {0x050},
 {0x050},
 {0x050},
 {0x050},
 {0x050},
 {0x050},
 {0x050},
 {0x050},
 {0x050},
 {0x050},
 {0x050},
 {0x050},
 {0x050},
 {0x050},
 {0x050},
 {0x050},
 {0x050},
 {0x050}
};


PIN_offset DIR_offset[] = {
 {0},
 {1},
 {2},
 {3},
 {4},
 {5},
 {6},
 {7},
 {8},
 {9},
 {10},
 {11},
 {12},
 {13},
 {14},
 {15},
 {16},
 {17},
 {18},
 {19},
 {20},
 {21},
 {22},
 {23},
 {24},
 {25},
 {26},
 {27},
 {28},
 {29},
 {30},
 {31},
 {0},
 {1},
 {2},
 {3},
 {4},
 {5},
 {6},
 {7},
 {8},
 {9},
 {10},
 {11},
 {12},
 {13},
 {14},
 {15},
 {16},
 {17},
 {18},
 {19},
 {20},
 {21},
 {22},
 {23},
 {24},
 {25},
 {26},
 {27},
 {28},
 {29},
 {30},
 {31},
 {0},
 {1},
 {2},
 {3},
 {4},
 {5},
 {6},
 {7},
 {8},
 {9},
 {10},
 {11},
 {12},
 {13},
 {14},
 {15},
 {16},
 {17},
 {18},
 {19},
 {20},
 {21},
 {22},
 {23},
 {24},
 {25},
 {26},
 {27},
 {28},
 {29},
 {30},
 {31},
 {0},
 {1},
 {2},
 {3},
 {4},
 {5},
 {6},
 {7},
 {8},
 {9},
 {10},
 {11},
 {12},
 {13},
 {14},
 {15},
 {16},
 {17},
 {18},
 {19},
 {20},
 {21},
 {22},
 {23},
 {24},
 {25},
 {26},
 {27},
 {28},
 {29},
 {30},
 {31},
 {0},
 {1},
 {2},
 {3},
 {4},
 {5},
 {6},
 {7},
 {8},
 {9},
 {10},
 {11},
 {12},
 {13},
 {14},
 {15},
 {16},
 {17},
 {18},
 {19},
 {20},
 {21},
 {22},
 {23},
 {24},
 {25},
 {26},
 {27},
 {28},
 {29},
 {30},
 {31},
 {0},
 {1},
 {2},
 {3},
 {4},
 {5},
 {6},
 {7},
 {8},
 {9},
 {10},
 {11},
 {12},
 {13},
 {14},
 {15},
 {16},
 {17},
 {18},
 {19},
 {20},
 {21},
 {22},
 {23},
 {24},
 {25},
 {26},
 {27},
 {28},
 {29}
};


PIN_addr DRV_addr[] = {
 {IOCFG_3_BASE + 0x0A0},
 {IOCFG_3_BASE + 0x0A0},
 {IOCFG_3_BASE + 0x0A0},
 {IOCFG_3_BASE + 0x0A0},
 {IOCFG_3_BASE + 0x0A0},
 {IOCFG_3_BASE + 0x0A0},
 {IOCFG_3_BASE + 0x0A0},
 {IOCFG_3_BASE + 0x0A0},
 {IOCFG_3_BASE + 0x0B0},
 {IOCFG_3_BASE + 0x0B0},
 {IOCFG_3_BASE + 0x0B0},
 {IOCFG_0_BASE + 0x0A0},
 {IOCFG_0_BASE + 0x0A0},
 {IOCFG_1_BASE + 0x0A0},
 {IOCFG_1_BASE + 0x0A0},
 {IOCFG_1_BASE + 0x0A0},
 {IOCFG_1_BASE + 0x0A0},
 {IOCFG_1_BASE + 0x0A0},
 {IOCFG_1_BASE + 0x0A0},
 {IOCFG_1_BASE + 0x0A0},
 {IOCFG_1_BASE + 0x0A0},
 {IOCFG_1_BASE + 0x0A0},
 {IOCFG_1_BASE + 0x0A0},
 {IOCFG_1_BASE + 0x0A0},
 {IOCFG_1_BASE + 0x0A0},
 {IOCFG_1_BASE + 0x0B0},
 {IOCFG_1_BASE + 0x0B0},
 {IOCFG_1_BASE + 0x0B0},
 {IOCFG_1_BASE + 0x0B0},
 {IOCFG_0_BASE + 0x0A0},
 {IOCFG_0_BASE + 0x0B0},
 {IOCFG_0_BASE + 0x0B0},
 {IOCFG_0_BASE + 0x0B0},
 {IOCFG_0_BASE + 0x0B0},
 {IOCFG_0_BASE + 0x0B0},
 {IOCFG_0_BASE + 0x0B0},
 {IOCFG_0_BASE + 0x0B0},
 {IOCFG_0_BASE + 0x0B0},
 {IOCFG_0_BASE + 0x0B0},
 {IOCFG_0_BASE + 0x0B0},
 {IOCFG_0_BASE + 0x0B0},
 {IOCFG_0_BASE + 0x0B0},
 {IOCFG_1_BASE + 0x0A0},
 {IOCFG_1_BASE + 0x0A0},
 {IOCFG_1_BASE + 0x0A0},
 {IOCFG_1_BASE + 0x0A0},
 {IOCFG_1_BASE + 0x0A0},
 {IOCFG_1_BASE + 0x0A0},
 {IOCFG_1_BASE + 0x0A0},
 {IOCFG_1_BASE + 0x0A0},
 {IOCFG_1_BASE + 0x0A0},
 {IOCFG_1_BASE + 0x0B0},
 {IOCFG_1_BASE + 0x0B0},
 {IOCFG_1_BASE + 0x0B0},
 {IOCFG_1_BASE + 0x0B0},
 {IOCFG_1_BASE + 0x0B0},
 {IOCFG_1_BASE + 0x0B0},
 {IOCFG_1_BASE + 0x0B0},
 {IOCFG_1_BASE + 0x0B0},
 {IOCFG_1_BASE + 0x0B0},
 {IOCFG_1_BASE + 0x0B0},
 {IOCFG_1_BASE + 0x0B0},
 {IOCFG_1_BASE + 0x0B0},
 {IOCFG_1_BASE + 0x0B0},
 {IOCFG_1_BASE + 0x0B0},
 {IOCFG_1_BASE + 0x0B0},
 {IOCFG_1_BASE + 0x0B0},
 {IOCFG_1_BASE + 0x0B0},
 {IOCFG_1_BASE + 0x0B0},
 {IOCFG_1_BASE + 0x0B0},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {IOCFG_2_BASE + 0x0A0},
 {IOCFG_2_BASE + 0x0A0},
 {IOCFG_2_BASE + 0x0A0},
 {IOCFG_2_BASE + 0x0A0},
 {IOCFG_2_BASE + 0x0A0},
 {IOCFG_2_BASE + 0x0A0},
 {IOCFG_2_BASE + 0x0A0},
 {IOCFG_2_BASE + 0x0A0},
 {IOCFG_2_BASE + 0x0A0},
 {IOCFG_2_BASE + 0x0A0},
 {IOCFG_2_BASE + 0x0A0},
 {IOCFG_2_BASE + 0x0A0},
 {IOCFG_2_BASE + 0x0A0},
 {IOCFG_2_BASE + 0x0A0},
 {IOCFG_2_BASE + 0x0A0},
 {IOCFG_2_BASE + 0x0A0},
 {IOCFG_3_BASE + 0x0A0},
 {IOCFG_3_BASE + 0x0A0},
 {IOCFG_3_BASE + 0x0A0},
 {IOCFG_3_BASE + 0x0A0},
 {IOCFG_3_BASE + 0x0A0},
 {IOCFG_3_BASE + 0x0A0},
 {IOCFG_3_BASE + 0x0A0},
 {IOCFG_3_BASE + 0x0A0},
 {IOCFG_3_BASE + 0x0A0},
 {IOCFG_3_BASE + 0x0A0},
 {IOCFG_3_BASE + 0x0A0},
 {IOCFG_3_BASE + 0x0A0},
 {IOCFG_3_BASE + 0x0A0},
 {IOCFG_3_BASE + 0x0A0},
 {IOCFG_3_BASE + 0x0A0},
 {IOCFG_3_BASE + 0x0A0},
 {IOCFG_3_BASE + 0x0B0},
 {IOCFG_3_BASE + 0x0B0},
 {IOCFG_3_BASE + 0x0B0},
 {IOCFG_3_BASE + 0x0B0},
 {IOCFG_3_BASE + 0x0B0},
 {IOCFG_3_BASE + 0x0B0},
 {IOCFG_3_BASE + 0x0B0},
 {IOCFG_4_BASE + 0x0A0},
 {IOCFG_4_BASE + 0x0A0},
 {IOCFG_4_BASE + 0x0A0},
 {IOCFG_4_BASE + 0x0A0},
 {IOCFG_4_BASE + 0x0A0},
 {IOCFG_4_BASE + 0x0A0},
 {IOCFG_4_BASE + 0x0A0},
 {IOCFG_4_BASE + 0x0A0},
 {IOCFG_4_BASE + 0x0A0},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {IOCFG_4_BASE + 0x0A0},
 {IOCFG_4_BASE + 0x0A0},
 {IOCFG_4_BASE + 0x0A0},
 {IOCFG_4_BASE + 0x0A0},
 {IOCFG_4_BASE + 0x0A0},
 {IOCFG_4_BASE + 0x0A0},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {IOCFG_0_BASE + 0x0A0},
 {IOCFG_0_BASE + 0x0A0},
 {IOCFG_0_BASE + 0x0A0},
 {IOCFG_0_BASE + 0x0A0},
 {IOCFG_0_BASE + 0x0A0},
 {IOCFG_0_BASE + 0x0A0},
 {IOCFG_0_BASE + 0x0A0},
 {IOCFG_0_BASE + 0x0A0},
 {IOCFG_0_BASE + 0x0A0},
 {IOCFG_0_BASE + 0x0A0},
 {IOCFG_1_BASE + 0x0A0},
 {IOCFG_1_BASE + 0x0A0},
 {IOCFG_1_BASE + 0x0B0},
 {IOCFG_1_BASE + 0x0B0},
 {IOCFG_3_BASE + 0x0B0},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {IOCFG_5_BASE + 0x0A0},
 {IOCFG_5_BASE + 0x0A0},
 {IOCFG_5_BASE + 0x0A0},
 {IOCFG_5_BASE + 0x0A0},
 {IOCFG_5_BASE + 0x0A0},
 {IOCFG_5_BASE + 0x0A0},
 {IOCFG_5_BASE + 0x0A0},
 {IOCFG_5_BASE + 0x0A0},
 {IOCFG_5_BASE + 0x0A0},
 {IOCFG_5_BASE + 0x0A0},
 {IOCFG_5_BASE + 0x0A0},
 {IOCFG_5_BASE + 0x0A0}
};


PIN_offset DRV_offset[] = {
 {20},
 {20},
 {20},
 {20},
 {24},
 {24},
 {24},
 {24},
 {16},
 {20},
 {20},
 {12},
 {28},
 {20},
 {20},
 {20},
 {20},
 {24},
 {24},
 {24},
 {24},
 {28},
 {28},
 {28},
 {28},
 {0},
 {0},
 {0},
 {0},
 {24},
 {0},
 {4},
 {8},
 {4},
 {4},
 {4},
 {12},
 {12},
 {12},
 {16},
 {16},
 {16},
 {0},
 {0},
 {4},
 {8},
 {8},
 {12},
 {12},
 {16},
 {16},
 {4},
 {4},
 {4},
 {4},
 {4},
 {4},
 {4},
 {4},
 {4},
 {4},
 {4},
 {4},
 {8},
 {8},
 {8},
 {8},
 {12},
 {12},
 {12},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {0},
 {0},
 {0},
 {0},
 {4},
 {4},
 {4},
 {4},
 {8},
 {8},
 {8},
 {8},
 {12},
 {12},
 {12},
 {12},
 {0},
 {4},
 {4},
 {0},
 {8},
 {8},
 {8},
 {8},
 {12},
 {12},
 {16},
 {16},
 {16},
 {16},
 {28},
 {28},
 {0},
 {0},
 {8},
 {12},
 {12},
 {24},
 {24},
 {0},
 {0},
 {0},
 {4},
 {4},
 {8},
 {8},
 {8},
 {8},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {12},
 {16},
 {20},
 {12},
 {12},
 {12},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {0},
 {4},
 {8},
 {8},
 {8},
 {16},
 {16},
 {16},
 {16},
 {20},
 {4},
 {4},
 {12},
 {12},
 {4},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
	 {0},
 {4},
 {8},
 {0},
 {0},
 {0},
 {0},
 {12},
 {0},
 {0},
 {0},
 {16}
};


PIN_addr TDSEL_addr[] = {
 {IOCFG_3_BASE + 0x020},
 {IOCFG_3_BASE + 0x020},
 {IOCFG_3_BASE + 0x020},
 {IOCFG_3_BASE + 0x020},
 {IOCFG_3_BASE + 0x020},
 {IOCFG_3_BASE + 0x020},
 {IOCFG_3_BASE + 0x020},
 {IOCFG_3_BASE + 0x020},
 {IOCFG_3_BASE + 0x030},
 {IOCFG_3_BASE + 0x030},
 {IOCFG_3_BASE + 0x030},
 {IOCFG_0_BASE + 0x020},
 {IOCFG_0_BASE + 0x020},
 {IOCFG_1_BASE + 0x020},
 {IOCFG_1_BASE + 0x020},
 {IOCFG_1_BASE + 0x020},
 {IOCFG_1_BASE + 0x020},
 {IOCFG_1_BASE + 0x020},
 {IOCFG_1_BASE + 0x020},
 {IOCFG_1_BASE + 0x020},
 {IOCFG_1_BASE + 0x020},
 {IOCFG_1_BASE + 0x020},
 {IOCFG_1_BASE + 0x020},
 {IOCFG_1_BASE + 0x020},
 {IOCFG_1_BASE + 0x020},
 {IOCFG_1_BASE + 0x030},
 {IOCFG_1_BASE + 0x030},
 {IOCFG_1_BASE + 0x030},
 {IOCFG_1_BASE + 0x030},
 {IOCFG_0_BASE + 0x020},
 {IOCFG_0_BASE + 0x030},
 {IOCFG_0_BASE + 0x030},
 {IOCFG_0_BASE + 0x030},
 {IOCFG_0_BASE + 0x030},
 {IOCFG_0_BASE + 0x030},
 {IOCFG_0_BASE + 0x030},
 {IOCFG_0_BASE + 0x030},
 {IOCFG_0_BASE + 0x030},
 {IOCFG_0_BASE + 0x030},
 {IOCFG_0_BASE + 0x030},
 {IOCFG_0_BASE + 0x030},
 {IOCFG_0_BASE + 0x030},
 {IOCFG_1_BASE + 0x020},
 {IOCFG_1_BASE + 0x020},
 {IOCFG_1_BASE + 0x020},
 {IOCFG_1_BASE + 0x020},
 {IOCFG_1_BASE + 0x020},
 {IOCFG_1_BASE + 0x020},
 {IOCFG_1_BASE + 0x020},
 {IOCFG_1_BASE + 0x020},
 {IOCFG_1_BASE + 0x020},
 {IOCFG_1_BASE + 0x030},
 {IOCFG_1_BASE + 0x030},
 {IOCFG_1_BASE + 0x030},
 {IOCFG_1_BASE + 0x030},
 {IOCFG_1_BASE + 0x030},
 {IOCFG_1_BASE + 0x030},
 {IOCFG_1_BASE + 0x030},
 {IOCFG_1_BASE + 0x030},
 {IOCFG_1_BASE + 0x030},
 {IOCFG_1_BASE + 0x030},
 {IOCFG_1_BASE + 0x030},
 {IOCFG_1_BASE + 0x030},
 {IOCFG_1_BASE + 0x030},
 {IOCFG_1_BASE + 0x030},
 {IOCFG_1_BASE + 0x030},
 {IOCFG_1_BASE + 0x030},
 {IOCFG_1_BASE + 0x030},
 {IOCFG_1_BASE + 0x030},
 {IOCFG_1_BASE + 0x030},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {IOCFG_2_BASE + 0x020},
 {IOCFG_2_BASE + 0x020},
 {IOCFG_2_BASE + 0x020},
 {IOCFG_2_BASE + 0x020},
 {IOCFG_2_BASE + 0x020},
 {IOCFG_2_BASE + 0x020},
 {IOCFG_2_BASE + 0x020},
 {IOCFG_2_BASE + 0x020},
 {IOCFG_2_BASE + 0x020},
 {IOCFG_2_BASE + 0x020},
 {IOCFG_2_BASE + 0x020},
 {IOCFG_2_BASE + 0x020},
 {IOCFG_2_BASE + 0x020},
 {IOCFG_2_BASE + 0x020},
 {IOCFG_2_BASE + 0x020},
 {IOCFG_2_BASE + 0x020},
 {IOCFG_3_BASE + 0x020},
 {IOCFG_3_BASE + 0x020},
 {IOCFG_3_BASE + 0x020},
 {IOCFG_3_BASE + 0x020},
 {IOCFG_3_BASE + 0x020},
 {IOCFG_3_BASE + 0x020},
 {IOCFG_3_BASE + 0x020},
 {IOCFG_3_BASE + 0x020},
 {IOCFG_3_BASE + 0x020},
 {IOCFG_3_BASE + 0x020},
 {IOCFG_3_BASE + 0x020},
 {IOCFG_3_BASE + 0x020},
 {IOCFG_3_BASE + 0x020},
 {IOCFG_3_BASE + 0x020},
 {IOCFG_3_BASE + 0x020},
 {IOCFG_3_BASE + 0x020},
 {IOCFG_3_BASE + 0x030},
 {IOCFG_3_BASE + 0x030},
 {IOCFG_3_BASE + 0x030},
 {IOCFG_3_BASE + 0x030},
 {IOCFG_3_BASE + 0x030},
 {IOCFG_3_BASE + 0x030},
 {IOCFG_3_BASE + 0x030},
 {IOCFG_4_BASE + 0x020},
 {IOCFG_4_BASE + 0x020},
 {IOCFG_4_BASE + 0x020},
 {IOCFG_4_BASE + 0x020},
 {IOCFG_4_BASE + 0x020},
 {IOCFG_4_BASE + 0x020},
 {IOCFG_4_BASE + 0x020},
 {IOCFG_4_BASE + 0x020},
 {IOCFG_4_BASE + 0x020},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {IOCFG_4_BASE + 0x020},
 {IOCFG_4_BASE + 0x020},
 {IOCFG_4_BASE + 0x020},
 {IOCFG_4_BASE + 0x020},
 {IOCFG_4_BASE + 0x020},
 {IOCFG_4_BASE + 0x020},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {IOCFG_0_BASE + 0x020},
 {IOCFG_0_BASE + 0x020},
 {IOCFG_0_BASE + 0x020},
 {IOCFG_0_BASE + 0x020},
 {IOCFG_0_BASE + 0x020},
 {IOCFG_0_BASE + 0x020},
 {IOCFG_0_BASE + 0x020},
 {IOCFG_0_BASE + 0x020},
 {IOCFG_0_BASE + 0x020},
 {IOCFG_0_BASE + 0x020},
 {IOCFG_1_BASE + 0x020},
 {IOCFG_1_BASE + 0x020},
 {IOCFG_1_BASE + 0x030},
 {IOCFG_1_BASE + 0x030},
 {IOCFG_3_BASE + 0x030},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {IOCFG_5_BASE + 0x020},
 {IOCFG_5_BASE + 0x020},
 {IOCFG_5_BASE + 0x020},
 {IOCFG_5_BASE + 0x020},
 {IOCFG_5_BASE + 0x020},
 {IOCFG_5_BASE + 0x020},
 {IOCFG_5_BASE + 0x020},
 {IOCFG_5_BASE + 0x020},
 {IOCFG_5_BASE + 0x020},
 {IOCFG_5_BASE + 0x020},
 {IOCFG_5_BASE + 0x020},
 {IOCFG_5_BASE + 0x020}
};


PIN_offset TDSEL_offset[] = {
 {20},
 {20},
 {20},
 {20},
 {24},
 {24},
 {24},
 {24},
 {16},
 {20},
 {20},
 {12},
 {28},
 {20},
 {20},
 {20},
 {20},
 {24},
 {24},
 {24},
 {24},
 {28},
 {28},
 {28},
 {28},
 {0},
 {0},
 {0},
 {0},
 {24},
 {0},
 {4},
 {8},
 {4},
 {4},
 {4},
 {12},
 {12},
 {12},
 {16},
 {16},
 {16},
 {0},
 {0},
 {4},
 {8},
 {8},
 {12},
 {12},
 {16},
 {16},
 {4},
 {4},
 {4},
 {4},
 {4},
 {4},
 {4},
 {4},
 {4},
 {4},
 {4},
 {4},
 {8},
 {8},
 {8},
 {8},
 {12},
 {12},
 {12},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {0},
 {0},
 {0},
 {0},
 {4},
 {4},
 {4},
 {4},
 {8},
 {8},
 {8},
 {8},
 {12},
 {12},
 {12},
 {12},
 {0},
 {4},
 {4},
 {0},
 {8},
 {8},
 {8},
 {8},
 {12},
 {12},
 {16},
 {16},
 {16},
 {16},
 {28},
 {28},
 {0},
 {0},
 {8},
 {12},
 {12},
 {24},
 {24},
 {0},
 {0},
 {0},
 {4},
 {4},
 {8},
 {8},
 {8},
 {8},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {12},
 {16},
 {20},
 {12},
 {12},
 {12},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {0},
 {4},
 {8},
 {8},
 {8},
 {16},
 {16},
 {16},
 {16},
 {20},
 {4},
 {4},
 {12},
 {12},
 {4},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {0},
 {4},
 {8},
 {0},
 {0},
 {0},
 {0},
 {12},
 {0},
 {0},
 {0},
 {16}
};


PIN_addr RDSEL_addr[] = {
 {IOCFG_3_BASE + 0x040},
 {IOCFG_3_BASE + 0x040},
 {IOCFG_3_BASE + 0x040},
 {IOCFG_3_BASE + 0x040},
 {IOCFG_3_BASE + 0x040},
 {IOCFG_3_BASE + 0x040},
 {IOCFG_3_BASE + 0x040},
 {IOCFG_3_BASE + 0x040},
 {IOCFG_3_BASE + 0x040},
 {IOCFG_3_BASE + 0x040},
 {IOCFG_3_BASE + 0x040},
 {IOCFG_0_BASE + 0x040},
 {IOCFG_0_BASE + 0x040},
 {IOCFG_1_BASE + 0x040},
 {IOCFG_1_BASE + 0x040},
 {IOCFG_1_BASE + 0x040},
 {IOCFG_1_BASE + 0x040},
 {IOCFG_1_BASE + 0x040},
 {IOCFG_1_BASE + 0x040},
 {IOCFG_1_BASE + 0x040},
 {IOCFG_1_BASE + 0x040},
 {IOCFG_1_BASE + 0x040},
 {IOCFG_1_BASE + 0x040},
 {IOCFG_1_BASE + 0x040},
 {IOCFG_1_BASE + 0x040},
 {IOCFG_1_BASE + 0x040},
 {IOCFG_1_BASE + 0x040},
 {IOCFG_1_BASE + 0x040},
 {IOCFG_1_BASE + 0x040},
 {IOCFG_0_BASE + 0x040},
 {IOCFG_0_BASE + 0x040},
 {IOCFG_0_BASE + 0x040},
 {IOCFG_0_BASE + 0x050},
 {IOCFG_0_BASE + 0x040},
 {IOCFG_0_BASE + 0x040},
 {IOCFG_0_BASE + 0x040},
 {IOCFG_0_BASE + 0x050},
 {IOCFG_0_BASE + 0x050},
 {IOCFG_0_BASE + 0x050},
 {IOCFG_0_BASE + 0x050},
 {IOCFG_0_BASE + 0x050},
 {IOCFG_0_BASE + 0x050},
 {IOCFG_1_BASE + 0x040},
 {IOCFG_1_BASE + 0x040},
 {IOCFG_1_BASE + 0x040},
 {IOCFG_1_BASE + 0x040},
 {IOCFG_1_BASE + 0x040},
 {IOCFG_1_BASE + 0x040},
 {IOCFG_1_BASE + 0x040},
 {IOCFG_1_BASE + 0x040},
 {IOCFG_1_BASE + 0x040},
 {IOCFG_1_BASE + 0x040},
 {IOCFG_1_BASE + 0x040},
 {IOCFG_1_BASE + 0x040},
 {IOCFG_1_BASE + 0x040},
 {IOCFG_1_BASE + 0x040},
 {IOCFG_1_BASE + 0x040},
 {IOCFG_1_BASE + 0x040},
 {IOCFG_1_BASE + 0x040},
 {IOCFG_1_BASE + 0x040},
 {IOCFG_1_BASE + 0x040},
 {IOCFG_1_BASE + 0x040},
 {IOCFG_1_BASE + 0x040},
 {IOCFG_1_BASE + 0x040},
 {IOCFG_1_BASE + 0x040},
 {IOCFG_1_BASE + 0x040},
 {IOCFG_1_BASE + 0x040},
 {IOCFG_1_BASE + 0x040},
 {IOCFG_1_BASE + 0x040},
 {IOCFG_1_BASE + 0x040},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {IOCFG_2_BASE + 0x040},
 {IOCFG_2_BASE + 0x040},
 {IOCFG_2_BASE + 0x040},
 {IOCFG_2_BASE + 0x040},
 {IOCFG_2_BASE + 0x040},
 {IOCFG_2_BASE + 0x040},
 {IOCFG_2_BASE + 0x040},
 {IOCFG_2_BASE + 0x040},
 {IOCFG_2_BASE + 0x040},
 {IOCFG_2_BASE + 0x040},
 {IOCFG_2_BASE + 0x040},
 {IOCFG_2_BASE + 0x040},
 {IOCFG_2_BASE + 0x040},
 {IOCFG_2_BASE + 0x040},
 {IOCFG_2_BASE + 0x040},
 {IOCFG_2_BASE + 0x040},
 {IOCFG_3_BASE + 0x040},
 {IOCFG_3_BASE + 0x040},
 {IOCFG_3_BASE + 0x040},
 {IOCFG_3_BASE + 0x040},
 {IOCFG_3_BASE + 0x040},
 {IOCFG_3_BASE + 0x040},
 {IOCFG_3_BASE + 0x040},
 {IOCFG_3_BASE + 0x040},
 {IOCFG_3_BASE + 0x040},
 {IOCFG_3_BASE + 0x040},
 {IOCFG_3_BASE + 0x040},
 {IOCFG_3_BASE + 0x040},
 {IOCFG_3_BASE + 0x040},
 {IOCFG_3_BASE + 0x040},
 {IOCFG_3_BASE + 0x040},
 {IOCFG_3_BASE + 0x040},
 {IOCFG_3_BASE + 0x040},
 {IOCFG_3_BASE + 0x040},
 {IOCFG_3_BASE + 0x040},
 {IOCFG_3_BASE + 0x040},
 {IOCFG_3_BASE + 0x040},
 {IOCFG_3_BASE + 0x040},
 {IOCFG_3_BASE + 0x040},
 {IOCFG_4_BASE + 0x040},
 {IOCFG_4_BASE + 0x040},
 {IOCFG_4_BASE + 0x040},
 {IOCFG_4_BASE + 0x040},
 {IOCFG_4_BASE + 0x040},
 {IOCFG_4_BASE + 0x040},
 {IOCFG_4_BASE + 0x040},
 {IOCFG_4_BASE + 0x040},
 {IOCFG_4_BASE + 0x040},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {IOCFG_4_BASE + 0x040},
 {IOCFG_4_BASE + 0x040},
 {IOCFG_4_BASE + 0x040},
 {IOCFG_4_BASE + 0x040},
 {IOCFG_4_BASE + 0x040},
 {IOCFG_4_BASE + 0x040},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {IOCFG_0_BASE + 0x040},
 {IOCFG_0_BASE + 0x040},
 {IOCFG_0_BASE + 0x040},
 {IOCFG_0_BASE + 0x040},
 {IOCFG_0_BASE + 0x040},
 {IOCFG_0_BASE + 0x040},
 {IOCFG_0_BASE + 0x040},
 {IOCFG_0_BASE + 0x040},
 {IOCFG_0_BASE + 0x040},
 {IOCFG_0_BASE + 0x040},
 {IOCFG_1_BASE + 0x040},
 {IOCFG_1_BASE + 0x040},
 {IOCFG_1_BASE + 0x040},
 {IOCFG_1_BASE + 0x040},
 {IOCFG_3_BASE + 0x040},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {IOCFG_5_BASE + 0x040},
 {IOCFG_5_BASE + 0x040},
 {IOCFG_5_BASE + 0x040},
 {IOCFG_5_BASE + 0x040},
 {IOCFG_5_BASE + 0x040},
 {IOCFG_5_BASE + 0x040},
 {IOCFG_5_BASE + 0x040},
 {IOCFG_5_BASE + 0x040},
 {IOCFG_5_BASE + 0x040},
 {IOCFG_5_BASE + 0x040},
 {IOCFG_5_BASE + 0x040},
 {IOCFG_5_BASE + 0x040}
};


PIN_offset RDSEL_offset[] = {
 {10},
 {10},
 {10},
 {10},
 {12},
 {12},
 {12},
 {12},
 {24},
 {26},
 {26},
 {6},
 {14},
 {10},
 {10},
 {10},
 {10},
 {12},
 {12},
 {12},
 {12},
 {14},
 {14},
 {14},
 {14},
 {16},
 {16},
 {16},
 {16},
 {12},
 {16},
 {22},
 {6},
 {22},
 {22},
 {22},
 {12},
 {12},
 {12},
 {18},
 {18},
 {18},
 {0},
 {0},
 {2},
 {4},
 {4},
 {6},
 {6},
 {8},
 {8},
 {18},
 {18},
 {18},
 {18},
 {18},
 {18},
 {18},
 {18},
 {18},
 {18},
 {18},
 {18},
 {20},
 {20},
 {20},
 {20},
 {22},
 {22},
 {22},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {0},
 {0},
 {0},
 {0},
 {2},
 {2},
 {2},
 {2},
 {4},
 {4},
 {4},
 {4},
 {6},
 {6},
 {6},
 {6},
 {0},
 {2},
 {2},
 {0},
 {4},
 {4},
 {4},
 {4},
 {6},
 {6},
 {8},
 {8},
 {8},
 {8},
 {14},
 {14},
 {16},
 {16},
 {20},
 {22},
 {22},
 {28},
 {28},
 {0},
 {0},
 {0},
 {6},
 {6},
 {8},
 {8},
 {8},
 {8},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {10},
 {16},
 {22},
 {10},
 {10},
 {10},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {0},
 {2},
 {4},
 {4},
 {4},
 {8},
 {8},
 {8},
 {8},
 {10},
 {2},
 {2},
 {22},
 {22},
 {18},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {-1},
 {0},
 {6},
 {12},
 {0},
 {0},
 {0},
 {0},
 {18},
 {0},
 {0},
 {0},
 {24}
};

#endif

#endif				
