ISim log file
Running: E:\Computer Architecture\L6\shift_reg_tb_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb E:/Computer Architecture/L6/shift_reg_tb_isim_beh.wdb 
ISim P.20131013 (signature 0x8ef4fb42)
This is a Full version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.

** Failure:finish
User(VHDL) Code Called Simulation Stop
In process shift_reg_tb.vhd:stim_proc 
 
INFO: Simulator is stopped.
