ncverilog(64): 14.10-s005: (c) Copyright 1995-2014 Cadence Design Systems, Inc.
TOOL:	ncverilog	14.10-s005: Started on Aug 19, 2019 at 10:41:13 CST
ncverilog
	-f pre.f
		CS.v
		testfixture.v
		+notimingcheck
		+nc64bit
		+access+r
Recompiling... reason: file './CS.v' is newer than expected.
	expected: Mon Aug 19 10:40:36 2019
	actual:   Mon Aug 19 10:41:12 2019
file: CS.v
	module worklib.CS:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.CS:v <0x0b15124f>
			streams:  36, words: 25986
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                  Instances  Unique
		Modules:                  2       2
		Registers:               33      33
		Scalar wires:             3       -
		Expanded wires:          10       1
		Vectored wires:           2       -
		Always blocks:           13      13
		Initial blocks:           7       7
		Cont. assignments:        1       2
		Pseudo assignments:       1       1
		Timing checks:           20       -
		Simulation timescale:  10ps
	Writing initial simulation snapshot: worklib.test:v
Loading snapshot worklib.test:v .................... Done
*Verdi* Loading libsscore_ius141.so
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
FSDB Dumper for IUS, Release Verdi_O-2018.09, Linux x86_64/64bit, 08/30/2018
(C) 1996 - 2018 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'cs.fsdb'
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* : End of traversing.
*Verdi* : Begin traversing the MDAs, layer (0).
*Verdi* : Enable +mda and +packedmda dumping.
*Verdi* : End of traversing the MDAs.
---------------------------------------------

---------------------------------------------

All data have been generated successfully!

-------------------PASS-------------------

---------------------------------------------

Simulation complete via $finish(1) at time 75350400 PS + 0
./testfixture.v:123       $finish;
ncsim> exit
TOOL:	ncverilog	14.10-s005: Exiting on Aug 19, 2019 at 10:41:15 CST  (total: 00:00:02)
