<profile>

<section name = "Vitis HLS Report for 'VecReader'" level="0">
<item name = "Date">Tue Sep 14 14:04:52 2021
</item>
<item name = "Version">2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)</item>
<item name = "Project">MBKM-Tutorial5</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu7ev-ffvc1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1, ?, 10.000 ns, ?, 1, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_4_1">2, ?, 3, 1, 1, 1 ~ ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 90, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 131, -</column>
<column name="Register">-, -, 236, -, -</column>
<specialColumn name="Available">624, 1728, 460800, 230400, 96</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln4_fu_149_p2">+, 0, 0, 38, 31, 1</column>
<column name="ap_block_state10_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state11_pp0_stage0_iter2">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln4_2_fu_144_p2">icmp, 0, 0, 20, 31, 31</column>
<column name="icmp_ln4_fu_115_p2">icmp, 0, 0, 20, 32, 1</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">50, 11, 1, 11</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ddr0_blk_n_AR">9, 2, 1, 2</column>
<column name="ddr0_blk_n_R">9, 2, 1, 2</column>
<column name="ddr_blk_n">9, 2, 1, 2</column>
<column name="fifoA21_blk_n">9, 2, 1, 2</column>
<column name="i_reg_104">9, 2, 31, 62</column>
<column name="real_start">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">10, 0, 10, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ddr0_addr_read_reg_190">128, 0, 128, 0</column>
<column name="i_reg_104">31, 0, 31, 0</column>
<column name="icmp_ln4_2_reg_181">1, 0, 1, 0</column>
<column name="icmp_ln4_2_reg_181_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="trunc_ln4_2_reg_165">60, 0, 60, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, VecReader, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, VecReader, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, VecReader, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, VecReader, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, VecReader, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, VecReader, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, VecReader, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, VecReader, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, VecReader, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, VecReader, return value</column>
<column name="m_axi_ddr0_AWVALID">out, 1, m_axi, ddr0, pointer</column>
<column name="m_axi_ddr0_AWREADY">in, 1, m_axi, ddr0, pointer</column>
<column name="m_axi_ddr0_AWADDR">out, 32, m_axi, ddr0, pointer</column>
<column name="m_axi_ddr0_AWID">out, 1, m_axi, ddr0, pointer</column>
<column name="m_axi_ddr0_AWLEN">out, 32, m_axi, ddr0, pointer</column>
<column name="m_axi_ddr0_AWSIZE">out, 3, m_axi, ddr0, pointer</column>
<column name="m_axi_ddr0_AWBURST">out, 2, m_axi, ddr0, pointer</column>
<column name="m_axi_ddr0_AWLOCK">out, 2, m_axi, ddr0, pointer</column>
<column name="m_axi_ddr0_AWCACHE">out, 4, m_axi, ddr0, pointer</column>
<column name="m_axi_ddr0_AWPROT">out, 3, m_axi, ddr0, pointer</column>
<column name="m_axi_ddr0_AWQOS">out, 4, m_axi, ddr0, pointer</column>
<column name="m_axi_ddr0_AWREGION">out, 4, m_axi, ddr0, pointer</column>
<column name="m_axi_ddr0_AWUSER">out, 1, m_axi, ddr0, pointer</column>
<column name="m_axi_ddr0_WVALID">out, 1, m_axi, ddr0, pointer</column>
<column name="m_axi_ddr0_WREADY">in, 1, m_axi, ddr0, pointer</column>
<column name="m_axi_ddr0_WDATA">out, 128, m_axi, ddr0, pointer</column>
<column name="m_axi_ddr0_WSTRB">out, 16, m_axi, ddr0, pointer</column>
<column name="m_axi_ddr0_WLAST">out, 1, m_axi, ddr0, pointer</column>
<column name="m_axi_ddr0_WID">out, 1, m_axi, ddr0, pointer</column>
<column name="m_axi_ddr0_WUSER">out, 1, m_axi, ddr0, pointer</column>
<column name="m_axi_ddr0_ARVALID">out, 1, m_axi, ddr0, pointer</column>
<column name="m_axi_ddr0_ARREADY">in, 1, m_axi, ddr0, pointer</column>
<column name="m_axi_ddr0_ARADDR">out, 32, m_axi, ddr0, pointer</column>
<column name="m_axi_ddr0_ARID">out, 1, m_axi, ddr0, pointer</column>
<column name="m_axi_ddr0_ARLEN">out, 32, m_axi, ddr0, pointer</column>
<column name="m_axi_ddr0_ARSIZE">out, 3, m_axi, ddr0, pointer</column>
<column name="m_axi_ddr0_ARBURST">out, 2, m_axi, ddr0, pointer</column>
<column name="m_axi_ddr0_ARLOCK">out, 2, m_axi, ddr0, pointer</column>
<column name="m_axi_ddr0_ARCACHE">out, 4, m_axi, ddr0, pointer</column>
<column name="m_axi_ddr0_ARPROT">out, 3, m_axi, ddr0, pointer</column>
<column name="m_axi_ddr0_ARQOS">out, 4, m_axi, ddr0, pointer</column>
<column name="m_axi_ddr0_ARREGION">out, 4, m_axi, ddr0, pointer</column>
<column name="m_axi_ddr0_ARUSER">out, 1, m_axi, ddr0, pointer</column>
<column name="m_axi_ddr0_RVALID">in, 1, m_axi, ddr0, pointer</column>
<column name="m_axi_ddr0_RREADY">out, 1, m_axi, ddr0, pointer</column>
<column name="m_axi_ddr0_RDATA">in, 128, m_axi, ddr0, pointer</column>
<column name="m_axi_ddr0_RLAST">in, 1, m_axi, ddr0, pointer</column>
<column name="m_axi_ddr0_RID">in, 1, m_axi, ddr0, pointer</column>
<column name="m_axi_ddr0_RUSER">in, 1, m_axi, ddr0, pointer</column>
<column name="m_axi_ddr0_RRESP">in, 2, m_axi, ddr0, pointer</column>
<column name="m_axi_ddr0_BVALID">in, 1, m_axi, ddr0, pointer</column>
<column name="m_axi_ddr0_BREADY">out, 1, m_axi, ddr0, pointer</column>
<column name="m_axi_ddr0_BRESP">in, 2, m_axi, ddr0, pointer</column>
<column name="m_axi_ddr0_BID">in, 1, m_axi, ddr0, pointer</column>
<column name="m_axi_ddr0_BUSER">in, 1, m_axi, ddr0, pointer</column>
<column name="fifoA21_din">out, 128, ap_fifo, fifoA21, pointer</column>
<column name="fifoA21_full_n">in, 1, ap_fifo, fifoA21, pointer</column>
<column name="fifoA21_write">out, 1, ap_fifo, fifoA21, pointer</column>
<column name="ddr_dout">in, 64, ap_fifo, ddr, pointer</column>
<column name="ddr_empty_n">in, 1, ap_fifo, ddr, pointer</column>
<column name="ddr_read">out, 1, ap_fifo, ddr, pointer</column>
<column name="readRep">in, 32, ap_none, readRep, scalar</column>
</table>
</item>
</section>
</profile>
