// Generated by CIRCT firtool-1.114.1
module p_Convert_4(
  input  [3:0]  io_depth,
  input  [13:0] io_in_0,
                io_in_1,
                io_in_2,
                io_in_3,
                io_in_4,
                io_in_5,
                io_in_6,
                io_in_7,
  input         io_nan_0,
                io_nan_1,
                io_nan_2,
                io_nan_3,
                io_nan_4,
                io_nan_5,
                io_nan_6,
                io_nan_7,
  input  [9:0]  io_exponent_0,
                io_exponent_1,
                io_exponent_2,
                io_exponent_3,
                io_exponent_4,
                io_exponent_5,
                io_exponent_6,
                io_exponent_7,
  output        io_out_0_sign,
  output [7:0]  io_out_0_exponent,
  output [22:0] io_out_0_mantissa,
  output        io_out_1_sign,
  output [7:0]  io_out_1_exponent,
  output [22:0] io_out_1_mantissa,
  output        io_out_2_sign,
  output [7:0]  io_out_2_exponent,
  output [22:0] io_out_2_mantissa,
  output        io_out_3_sign,
  output [7:0]  io_out_3_exponent,
  output [22:0] io_out_3_mantissa,
  output        io_out_4_sign,
  output [7:0]  io_out_4_exponent,
  output [22:0] io_out_4_mantissa,
  output        io_out_5_sign,
  output [7:0]  io_out_5_exponent,
  output [22:0] io_out_5_mantissa,
  output        io_out_6_sign,
  output [7:0]  io_out_6_exponent,
  output [22:0] io_out_6_mantissa,
  output        io_out_7_sign,
  output [7:0]  io_out_7_exponent,
  output [22:0] io_out_7_mantissa
);

  wire          enable_depth = io_depth == 4'h5;
  wire          sign_bit = $signed(io_in_0) < 14'sh0;
  wire [12:0]   abs_val_eff =
    enable_depth & ~io_nan_0 & (|io_in_0)
      ? (sign_bit ? 13'h0 - io_in_0[12:0] : io_in_0[12:0])
      : 13'h0;
  wire [6:0]    _PE_T =
    (|(abs_val_eff[12:5])) ? abs_val_eff[12:6] : {abs_val_eff[4:0], 2'h0};
  wire [2:0]    _PE_T_4 = (|(_PE_T[6:3])) ? _PE_T[6:4] : _PE_T[2:0];
  wire [3:0]    _PE_T_7 =
    (|(_PE_T[6:3]))
      ? {~(|(abs_val_eff[12:5])), 3'h0}
      : {~(|(abs_val_eff[12:5])), 3'h0} + 4'h4;
  wire [3:0]    _PE_T_11 = (|(_PE_T_4[2:1])) ? _PE_T_7 : _PE_T_7 + 4'h2;
  wire [3:0]    _PE_T_15 =
    ((|(_PE_T_4[2:1])) ? _PE_T_4[2] : _PE_T_4[0]) ? _PE_T_11 : _PE_T_11 + 4'h1;
  wire [3:0]    _shift_amt_T_1 = 4'h6 - (_PE_T_15 > 4'hD ? 4'hD : _PE_T_15);
  wire [29:0]   extended_mantissa = {abs_val_eff, 17'h0};
  wire [9:0]    _real_exp_T = io_exponent_0 + {{6{_shift_amt_T_1[3]}}, _shift_amt_T_1};
  wire [9:0]    _biased_exp_T = _real_exp_T + 10'h7F;
  wire          _GEN = $signed(_real_exp_T) > 10'sh7F;
  wire          _GEN_0 = $signed(_biased_exp_T) < 10'sh1;
  wire [9:0]    _sub_shift_T_10 =
    {6'h0, $signed(_shift_amt_T_1) < 4'sh0 ? 4'h0 - _shift_amt_T_1 : _shift_amt_T_1}
    - (10'h1 - _biased_exp_T);
  wire [1052:0] _mant_sub_T =
    {1023'h0, abs_val_eff, 17'h0}
    << (_sub_shift_T_10 > 10'h1D ? 10'h1D : _sub_shift_T_10);
  wire [9:0]    _sub_shift_r_cap_T = 10'h0 - _sub_shift_T_10;
  wire [29:0]   _mant_sub_T_2 =
    extended_mantissa >> (_sub_shift_r_cap_T > 10'h1D ? 10'h1D : _sub_shift_r_cap_T);
  wire [29:0]   _mant_norm_T = extended_mantissa >> _shift_amt_T_1;
  wire [60:0]   _mant_norm_T_2 = {31'h0, abs_val_eff, 17'h0} << 4'h0 - _shift_amt_T_1;
  wire          sign_bit_1 = $signed(io_in_1) < 14'sh0;
  wire [12:0]   abs_val_eff_1 =
    enable_depth & ~io_nan_1 & (|io_in_1)
      ? (sign_bit_1 ? 13'h0 - io_in_1[12:0] : io_in_1[12:0])
      : 13'h0;
  wire [6:0]    _PE_T_17 =
    (|(abs_val_eff_1[12:5])) ? abs_val_eff_1[12:6] : {abs_val_eff_1[4:0], 2'h0};
  wire [2:0]    _PE_T_21 = (|(_PE_T_17[6:3])) ? _PE_T_17[6:4] : _PE_T_17[2:0];
  wire [3:0]    _PE_T_24 =
    (|(_PE_T_17[6:3]))
      ? {~(|(abs_val_eff_1[12:5])), 3'h0}
      : {~(|(abs_val_eff_1[12:5])), 3'h0} + 4'h4;
  wire [3:0]    _PE_T_28 = (|(_PE_T_21[2:1])) ? _PE_T_24 : _PE_T_24 + 4'h2;
  wire [3:0]    _PE_T_32 =
    ((|(_PE_T_21[2:1])) ? _PE_T_21[2] : _PE_T_21[0]) ? _PE_T_28 : _PE_T_28 + 4'h1;
  wire [3:0]    _shift_amt_T_4 = 4'h6 - (_PE_T_32 > 4'hD ? 4'hD : _PE_T_32);
  wire [29:0]   extended_mantissa_1 = {abs_val_eff_1, 17'h0};
  wire [9:0]    _real_exp_T_2 = io_exponent_1 + {{6{_shift_amt_T_4[3]}}, _shift_amt_T_4};
  wire [9:0]    _biased_exp_T_2 = _real_exp_T_2 + 10'h7F;
  wire          _GEN_1 = $signed(_real_exp_T_2) > 10'sh7F;
  wire          _GEN_2 = $signed(_biased_exp_T_2) < 10'sh1;
  wire [9:0]    _sub_shift_T_22 =
    {6'h0, $signed(_shift_amt_T_4) < 4'sh0 ? 4'h0 - _shift_amt_T_4 : _shift_amt_T_4}
    - (10'h1 - _biased_exp_T_2);
  wire [1052:0] _mant_sub_T_4 =
    {1023'h0, abs_val_eff_1, 17'h0}
    << (_sub_shift_T_22 > 10'h1D ? 10'h1D : _sub_shift_T_22);
  wire [9:0]    _sub_shift_r_cap_T_4 = 10'h0 - _sub_shift_T_22;
  wire [29:0]   _mant_sub_T_6 =
    extended_mantissa_1
    >> (_sub_shift_r_cap_T_4 > 10'h1D ? 10'h1D : _sub_shift_r_cap_T_4);
  wire [29:0]   _mant_norm_T_4 = extended_mantissa_1 >> _shift_amt_T_4;
  wire [60:0]   _mant_norm_T_6 = {31'h0, abs_val_eff_1, 17'h0} << 4'h0 - _shift_amt_T_4;
  wire          sign_bit_2 = $signed(io_in_2) < 14'sh0;
  wire [12:0]   abs_val_eff_2 =
    enable_depth & ~io_nan_2 & (|io_in_2)
      ? (sign_bit_2 ? 13'h0 - io_in_2[12:0] : io_in_2[12:0])
      : 13'h0;
  wire [6:0]    _PE_T_34 =
    (|(abs_val_eff_2[12:5])) ? abs_val_eff_2[12:6] : {abs_val_eff_2[4:0], 2'h0};
  wire [2:0]    _PE_T_38 = (|(_PE_T_34[6:3])) ? _PE_T_34[6:4] : _PE_T_34[2:0];
  wire [3:0]    _PE_T_41 =
    (|(_PE_T_34[6:3]))
      ? {~(|(abs_val_eff_2[12:5])), 3'h0}
      : {~(|(abs_val_eff_2[12:5])), 3'h0} + 4'h4;
  wire [3:0]    _PE_T_45 = (|(_PE_T_38[2:1])) ? _PE_T_41 : _PE_T_41 + 4'h2;
  wire [3:0]    _PE_T_49 =
    ((|(_PE_T_38[2:1])) ? _PE_T_38[2] : _PE_T_38[0]) ? _PE_T_45 : _PE_T_45 + 4'h1;
  wire [3:0]    _shift_amt_T_7 = 4'h6 - (_PE_T_49 > 4'hD ? 4'hD : _PE_T_49);
  wire [29:0]   extended_mantissa_2 = {abs_val_eff_2, 17'h0};
  wire [9:0]    _real_exp_T_4 = io_exponent_2 + {{6{_shift_amt_T_7[3]}}, _shift_amt_T_7};
  wire [9:0]    _biased_exp_T_4 = _real_exp_T_4 + 10'h7F;
  wire          _GEN_3 = $signed(_real_exp_T_4) > 10'sh7F;
  wire          _GEN_4 = $signed(_biased_exp_T_4) < 10'sh1;
  wire [9:0]    _sub_shift_T_34 =
    {6'h0, $signed(_shift_amt_T_7) < 4'sh0 ? 4'h0 - _shift_amt_T_7 : _shift_amt_T_7}
    - (10'h1 - _biased_exp_T_4);
  wire [1052:0] _mant_sub_T_8 =
    {1023'h0, abs_val_eff_2, 17'h0}
    << (_sub_shift_T_34 > 10'h1D ? 10'h1D : _sub_shift_T_34);
  wire [9:0]    _sub_shift_r_cap_T_8 = 10'h0 - _sub_shift_T_34;
  wire [29:0]   _mant_sub_T_10 =
    extended_mantissa_2
    >> (_sub_shift_r_cap_T_8 > 10'h1D ? 10'h1D : _sub_shift_r_cap_T_8);
  wire [29:0]   _mant_norm_T_8 = extended_mantissa_2 >> _shift_amt_T_7;
  wire [60:0]   _mant_norm_T_10 = {31'h0, abs_val_eff_2, 17'h0} << 4'h0 - _shift_amt_T_7;
  wire          sign_bit_3 = $signed(io_in_3) < 14'sh0;
  wire [12:0]   abs_val_eff_3 =
    enable_depth & ~io_nan_3 & (|io_in_3)
      ? (sign_bit_3 ? 13'h0 - io_in_3[12:0] : io_in_3[12:0])
      : 13'h0;
  wire [6:0]    _PE_T_51 =
    (|(abs_val_eff_3[12:5])) ? abs_val_eff_3[12:6] : {abs_val_eff_3[4:0], 2'h0};
  wire [2:0]    _PE_T_55 = (|(_PE_T_51[6:3])) ? _PE_T_51[6:4] : _PE_T_51[2:0];
  wire [3:0]    _PE_T_58 =
    (|(_PE_T_51[6:3]))
      ? {~(|(abs_val_eff_3[12:5])), 3'h0}
      : {~(|(abs_val_eff_3[12:5])), 3'h0} + 4'h4;
  wire [3:0]    _PE_T_62 = (|(_PE_T_55[2:1])) ? _PE_T_58 : _PE_T_58 + 4'h2;
  wire [3:0]    _PE_T_66 =
    ((|(_PE_T_55[2:1])) ? _PE_T_55[2] : _PE_T_55[0]) ? _PE_T_62 : _PE_T_62 + 4'h1;
  wire [3:0]    _shift_amt_T_10 = 4'h6 - (_PE_T_66 > 4'hD ? 4'hD : _PE_T_66);
  wire [29:0]   extended_mantissa_3 = {abs_val_eff_3, 17'h0};
  wire [9:0]    _real_exp_T_6 =
    io_exponent_3 + {{6{_shift_amt_T_10[3]}}, _shift_amt_T_10};
  wire [9:0]    _biased_exp_T_6 = _real_exp_T_6 + 10'h7F;
  wire          _GEN_5 = $signed(_real_exp_T_6) > 10'sh7F;
  wire          _GEN_6 = $signed(_biased_exp_T_6) < 10'sh1;
  wire [9:0]    _sub_shift_T_46 =
    {6'h0, $signed(_shift_amt_T_10) < 4'sh0 ? 4'h0 - _shift_amt_T_10 : _shift_amt_T_10}
    - (10'h1 - _biased_exp_T_6);
  wire [1052:0] _mant_sub_T_12 =
    {1023'h0, abs_val_eff_3, 17'h0}
    << (_sub_shift_T_46 > 10'h1D ? 10'h1D : _sub_shift_T_46);
  wire [9:0]    _sub_shift_r_cap_T_12 = 10'h0 - _sub_shift_T_46;
  wire [29:0]   _mant_sub_T_14 =
    extended_mantissa_3
    >> (_sub_shift_r_cap_T_12 > 10'h1D ? 10'h1D : _sub_shift_r_cap_T_12);
  wire [29:0]   _mant_norm_T_12 = extended_mantissa_3 >> _shift_amt_T_10;
  wire [60:0]   _mant_norm_T_14 = {31'h0, abs_val_eff_3, 17'h0} << 4'h0 - _shift_amt_T_10;
  wire          sign_bit_4 = $signed(io_in_4) < 14'sh0;
  wire [12:0]   abs_val_eff_4 =
    enable_depth & ~io_nan_4 & (|io_in_4)
      ? (sign_bit_4 ? 13'h0 - io_in_4[12:0] : io_in_4[12:0])
      : 13'h0;
  wire [6:0]    _PE_T_68 =
    (|(abs_val_eff_4[12:5])) ? abs_val_eff_4[12:6] : {abs_val_eff_4[4:0], 2'h0};
  wire [2:0]    _PE_T_72 = (|(_PE_T_68[6:3])) ? _PE_T_68[6:4] : _PE_T_68[2:0];
  wire [3:0]    _PE_T_75 =
    (|(_PE_T_68[6:3]))
      ? {~(|(abs_val_eff_4[12:5])), 3'h0}
      : {~(|(abs_val_eff_4[12:5])), 3'h0} + 4'h4;
  wire [3:0]    _PE_T_79 = (|(_PE_T_72[2:1])) ? _PE_T_75 : _PE_T_75 + 4'h2;
  wire [3:0]    _PE_T_83 =
    ((|(_PE_T_72[2:1])) ? _PE_T_72[2] : _PE_T_72[0]) ? _PE_T_79 : _PE_T_79 + 4'h1;
  wire [3:0]    _shift_amt_T_13 = 4'h6 - (_PE_T_83 > 4'hD ? 4'hD : _PE_T_83);
  wire [29:0]   extended_mantissa_4 = {abs_val_eff_4, 17'h0};
  wire [9:0]    _real_exp_T_8 =
    io_exponent_4 + {{6{_shift_amt_T_13[3]}}, _shift_amt_T_13};
  wire [9:0]    _biased_exp_T_8 = _real_exp_T_8 + 10'h7F;
  wire          _GEN_7 = $signed(_real_exp_T_8) > 10'sh7F;
  wire          _GEN_8 = $signed(_biased_exp_T_8) < 10'sh1;
  wire [9:0]    _sub_shift_T_58 =
    {6'h0, $signed(_shift_amt_T_13) < 4'sh0 ? 4'h0 - _shift_amt_T_13 : _shift_amt_T_13}
    - (10'h1 - _biased_exp_T_8);
  wire [1052:0] _mant_sub_T_16 =
    {1023'h0, abs_val_eff_4, 17'h0}
    << (_sub_shift_T_58 > 10'h1D ? 10'h1D : _sub_shift_T_58);
  wire [9:0]    _sub_shift_r_cap_T_16 = 10'h0 - _sub_shift_T_58;
  wire [29:0]   _mant_sub_T_18 =
    extended_mantissa_4
    >> (_sub_shift_r_cap_T_16 > 10'h1D ? 10'h1D : _sub_shift_r_cap_T_16);
  wire [29:0]   _mant_norm_T_16 = extended_mantissa_4 >> _shift_amt_T_13;
  wire [60:0]   _mant_norm_T_18 = {31'h0, abs_val_eff_4, 17'h0} << 4'h0 - _shift_amt_T_13;
  wire          sign_bit_5 = $signed(io_in_5) < 14'sh0;
  wire [12:0]   abs_val_eff_5 =
    enable_depth & ~io_nan_5 & (|io_in_5)
      ? (sign_bit_5 ? 13'h0 - io_in_5[12:0] : io_in_5[12:0])
      : 13'h0;
  wire [6:0]    _PE_T_85 =
    (|(abs_val_eff_5[12:5])) ? abs_val_eff_5[12:6] : {abs_val_eff_5[4:0], 2'h0};
  wire [2:0]    _PE_T_89 = (|(_PE_T_85[6:3])) ? _PE_T_85[6:4] : _PE_T_85[2:0];
  wire [3:0]    _PE_T_92 =
    (|(_PE_T_85[6:3]))
      ? {~(|(abs_val_eff_5[12:5])), 3'h0}
      : {~(|(abs_val_eff_5[12:5])), 3'h0} + 4'h4;
  wire [3:0]    _PE_T_96 = (|(_PE_T_89[2:1])) ? _PE_T_92 : _PE_T_92 + 4'h2;
  wire [3:0]    _PE_T_100 =
    ((|(_PE_T_89[2:1])) ? _PE_T_89[2] : _PE_T_89[0]) ? _PE_T_96 : _PE_T_96 + 4'h1;
  wire [3:0]    _shift_amt_T_16 = 4'h6 - (_PE_T_100 > 4'hD ? 4'hD : _PE_T_100);
  wire [29:0]   extended_mantissa_5 = {abs_val_eff_5, 17'h0};
  wire [9:0]    _real_exp_T_10 =
    io_exponent_5 + {{6{_shift_amt_T_16[3]}}, _shift_amt_T_16};
  wire [9:0]    _biased_exp_T_10 = _real_exp_T_10 + 10'h7F;
  wire          _GEN_9 = $signed(_real_exp_T_10) > 10'sh7F;
  wire          _GEN_10 = $signed(_biased_exp_T_10) < 10'sh1;
  wire [9:0]    _sub_shift_T_70 =
    {6'h0, $signed(_shift_amt_T_16) < 4'sh0 ? 4'h0 - _shift_amt_T_16 : _shift_amt_T_16}
    - (10'h1 - _biased_exp_T_10);
  wire [1052:0] _mant_sub_T_20 =
    {1023'h0, abs_val_eff_5, 17'h0}
    << (_sub_shift_T_70 > 10'h1D ? 10'h1D : _sub_shift_T_70);
  wire [9:0]    _sub_shift_r_cap_T_20 = 10'h0 - _sub_shift_T_70;
  wire [29:0]   _mant_sub_T_22 =
    extended_mantissa_5
    >> (_sub_shift_r_cap_T_20 > 10'h1D ? 10'h1D : _sub_shift_r_cap_T_20);
  wire [29:0]   _mant_norm_T_20 = extended_mantissa_5 >> _shift_amt_T_16;
  wire [60:0]   _mant_norm_T_22 = {31'h0, abs_val_eff_5, 17'h0} << 4'h0 - _shift_amt_T_16;
  wire          sign_bit_6 = $signed(io_in_6) < 14'sh0;
  wire [12:0]   abs_val_eff_6 =
    enable_depth & ~io_nan_6 & (|io_in_6)
      ? (sign_bit_6 ? 13'h0 - io_in_6[12:0] : io_in_6[12:0])
      : 13'h0;
  wire [6:0]    _PE_T_102 =
    (|(abs_val_eff_6[12:5])) ? abs_val_eff_6[12:6] : {abs_val_eff_6[4:0], 2'h0};
  wire [2:0]    _PE_T_106 = (|(_PE_T_102[6:3])) ? _PE_T_102[6:4] : _PE_T_102[2:0];
  wire [3:0]    _PE_T_109 =
    (|(_PE_T_102[6:3]))
      ? {~(|(abs_val_eff_6[12:5])), 3'h0}
      : {~(|(abs_val_eff_6[12:5])), 3'h0} + 4'h4;
  wire [3:0]    _PE_T_113 = (|(_PE_T_106[2:1])) ? _PE_T_109 : _PE_T_109 + 4'h2;
  wire [3:0]    _PE_T_117 =
    ((|(_PE_T_106[2:1])) ? _PE_T_106[2] : _PE_T_106[0]) ? _PE_T_113 : _PE_T_113 + 4'h1;
  wire [3:0]    _shift_amt_T_19 = 4'h6 - (_PE_T_117 > 4'hD ? 4'hD : _PE_T_117);
  wire [29:0]   extended_mantissa_6 = {abs_val_eff_6, 17'h0};
  wire [9:0]    _real_exp_T_12 =
    io_exponent_6 + {{6{_shift_amt_T_19[3]}}, _shift_amt_T_19};
  wire [9:0]    _biased_exp_T_12 = _real_exp_T_12 + 10'h7F;
  wire          _GEN_11 = $signed(_real_exp_T_12) > 10'sh7F;
  wire          _GEN_12 = $signed(_biased_exp_T_12) < 10'sh1;
  wire [9:0]    _sub_shift_T_82 =
    {6'h0, $signed(_shift_amt_T_19) < 4'sh0 ? 4'h0 - _shift_amt_T_19 : _shift_amt_T_19}
    - (10'h1 - _biased_exp_T_12);
  wire [1052:0] _mant_sub_T_24 =
    {1023'h0, abs_val_eff_6, 17'h0}
    << (_sub_shift_T_82 > 10'h1D ? 10'h1D : _sub_shift_T_82);
  wire [9:0]    _sub_shift_r_cap_T_24 = 10'h0 - _sub_shift_T_82;
  wire [29:0]   _mant_sub_T_26 =
    extended_mantissa_6
    >> (_sub_shift_r_cap_T_24 > 10'h1D ? 10'h1D : _sub_shift_r_cap_T_24);
  wire [29:0]   _mant_norm_T_24 = extended_mantissa_6 >> _shift_amt_T_19;
  wire [60:0]   _mant_norm_T_26 = {31'h0, abs_val_eff_6, 17'h0} << 4'h0 - _shift_amt_T_19;
  wire          sign_bit_7 = $signed(io_in_7) < 14'sh0;
  wire [12:0]   abs_val_eff_7 =
    enable_depth & ~io_nan_7 & (|io_in_7)
      ? (sign_bit_7 ? 13'h0 - io_in_7[12:0] : io_in_7[12:0])
      : 13'h0;
  wire [6:0]    _PE_T_119 =
    (|(abs_val_eff_7[12:5])) ? abs_val_eff_7[12:6] : {abs_val_eff_7[4:0], 2'h0};
  wire [2:0]    _PE_T_123 = (|(_PE_T_119[6:3])) ? _PE_T_119[6:4] : _PE_T_119[2:0];
  wire [3:0]    _PE_T_126 =
    (|(_PE_T_119[6:3]))
      ? {~(|(abs_val_eff_7[12:5])), 3'h0}
      : {~(|(abs_val_eff_7[12:5])), 3'h0} + 4'h4;
  wire [3:0]    _PE_T_130 = (|(_PE_T_123[2:1])) ? _PE_T_126 : _PE_T_126 + 4'h2;
  wire [3:0]    _PE_T_134 =
    ((|(_PE_T_123[2:1])) ? _PE_T_123[2] : _PE_T_123[0]) ? _PE_T_130 : _PE_T_130 + 4'h1;
  wire [3:0]    _shift_amt_T_22 = 4'h6 - (_PE_T_134 > 4'hD ? 4'hD : _PE_T_134);
  wire [29:0]   extended_mantissa_7 = {abs_val_eff_7, 17'h0};
  wire [9:0]    _real_exp_T_14 =
    io_exponent_7 + {{6{_shift_amt_T_22[3]}}, _shift_amt_T_22};
  wire [9:0]    _biased_exp_T_14 = _real_exp_T_14 + 10'h7F;
  wire          _GEN_13 = $signed(_real_exp_T_14) > 10'sh7F;
  wire          _GEN_14 = $signed(_biased_exp_T_14) < 10'sh1;
  wire [9:0]    _sub_shift_T_94 =
    {6'h0, $signed(_shift_amt_T_22) < 4'sh0 ? 4'h0 - _shift_amt_T_22 : _shift_amt_T_22}
    - (10'h1 - _biased_exp_T_14);
  wire [1052:0] _mant_sub_T_28 =
    {1023'h0, abs_val_eff_7, 17'h0}
    << (_sub_shift_T_94 > 10'h1D ? 10'h1D : _sub_shift_T_94);
  wire [9:0]    _sub_shift_r_cap_T_28 = 10'h0 - _sub_shift_T_94;
  wire [29:0]   _mant_sub_T_30 =
    extended_mantissa_7
    >> (_sub_shift_r_cap_T_28 > 10'h1D ? 10'h1D : _sub_shift_r_cap_T_28);
  wire [29:0]   _mant_norm_T_28 = extended_mantissa_7 >> _shift_amt_T_22;
  wire [60:0]   _mant_norm_T_30 = {31'h0, abs_val_eff_7, 17'h0} << 4'h0 - _shift_amt_T_22;
  assign io_out_0_sign = enable_depth & ~io_nan_0 & sign_bit;
  assign io_out_0_exponent =
    enable_depth
      ? (io_nan_0
           ? 8'hFF
           : (|io_in_0) ? (_GEN ? 8'hFF : _GEN_0 ? 8'h0 : _biased_exp_T[7:0]) : 8'h0)
      : 8'h0;
  assign io_out_0_mantissa =
    enable_depth
      ? (io_nan_0
           ? 23'h400000
           : ~(|io_in_0) | _GEN
               ? 23'h0
               : _GEN_0
                   ? ($signed(_sub_shift_T_10) > -10'sh1
                        ? _mant_sub_T[22:0]
                        : _mant_sub_T_2[22:0])
                   : $signed(_shift_amt_T_1) > -4'sh1
                       ? _mant_norm_T[22:0]
                       : _mant_norm_T_2[22:0])
      : 23'h0;
  assign io_out_1_sign = enable_depth & ~io_nan_1 & sign_bit_1;
  assign io_out_1_exponent =
    enable_depth
      ? (io_nan_1
           ? 8'hFF
           : (|io_in_1) ? (_GEN_1 ? 8'hFF : _GEN_2 ? 8'h0 : _biased_exp_T_2[7:0]) : 8'h0)
      : 8'h0;
  assign io_out_1_mantissa =
    enable_depth
      ? (io_nan_1
           ? 23'h400000
           : ~(|io_in_1) | _GEN_1
               ? 23'h0
               : _GEN_2
                   ? ($signed(_sub_shift_T_22) > -10'sh1
                        ? _mant_sub_T_4[22:0]
                        : _mant_sub_T_6[22:0])
                   : $signed(_shift_amt_T_4) > -4'sh1
                       ? _mant_norm_T_4[22:0]
                       : _mant_norm_T_6[22:0])
      : 23'h0;
  assign io_out_2_sign = enable_depth & ~io_nan_2 & sign_bit_2;
  assign io_out_2_exponent =
    enable_depth
      ? (io_nan_2
           ? 8'hFF
           : (|io_in_2) ? (_GEN_3 ? 8'hFF : _GEN_4 ? 8'h0 : _biased_exp_T_4[7:0]) : 8'h0)
      : 8'h0;
  assign io_out_2_mantissa =
    enable_depth
      ? (io_nan_2
           ? 23'h400000
           : ~(|io_in_2) | _GEN_3
               ? 23'h0
               : _GEN_4
                   ? ($signed(_sub_shift_T_34) > -10'sh1
                        ? _mant_sub_T_8[22:0]
                        : _mant_sub_T_10[22:0])
                   : $signed(_shift_amt_T_7) > -4'sh1
                       ? _mant_norm_T_8[22:0]
                       : _mant_norm_T_10[22:0])
      : 23'h0;
  assign io_out_3_sign = enable_depth & ~io_nan_3 & sign_bit_3;
  assign io_out_3_exponent =
    enable_depth
      ? (io_nan_3
           ? 8'hFF
           : (|io_in_3) ? (_GEN_5 ? 8'hFF : _GEN_6 ? 8'h0 : _biased_exp_T_6[7:0]) : 8'h0)
      : 8'h0;
  assign io_out_3_mantissa =
    enable_depth
      ? (io_nan_3
           ? 23'h400000
           : ~(|io_in_3) | _GEN_5
               ? 23'h0
               : _GEN_6
                   ? ($signed(_sub_shift_T_46) > -10'sh1
                        ? _mant_sub_T_12[22:0]
                        : _mant_sub_T_14[22:0])
                   : $signed(_shift_amt_T_10) > -4'sh1
                       ? _mant_norm_T_12[22:0]
                       : _mant_norm_T_14[22:0])
      : 23'h0;
  assign io_out_4_sign = enable_depth & ~io_nan_4 & sign_bit_4;
  assign io_out_4_exponent =
    enable_depth
      ? (io_nan_4
           ? 8'hFF
           : (|io_in_4) ? (_GEN_7 ? 8'hFF : _GEN_8 ? 8'h0 : _biased_exp_T_8[7:0]) : 8'h0)
      : 8'h0;
  assign io_out_4_mantissa =
    enable_depth
      ? (io_nan_4
           ? 23'h400000
           : ~(|io_in_4) | _GEN_7
               ? 23'h0
               : _GEN_8
                   ? ($signed(_sub_shift_T_58) > -10'sh1
                        ? _mant_sub_T_16[22:0]
                        : _mant_sub_T_18[22:0])
                   : $signed(_shift_amt_T_13) > -4'sh1
                       ? _mant_norm_T_16[22:0]
                       : _mant_norm_T_18[22:0])
      : 23'h0;
  assign io_out_5_sign = enable_depth & ~io_nan_5 & sign_bit_5;
  assign io_out_5_exponent =
    enable_depth
      ? (io_nan_5
           ? 8'hFF
           : (|io_in_5)
               ? (_GEN_9 ? 8'hFF : _GEN_10 ? 8'h0 : _biased_exp_T_10[7:0])
               : 8'h0)
      : 8'h0;
  assign io_out_5_mantissa =
    enable_depth
      ? (io_nan_5
           ? 23'h400000
           : ~(|io_in_5) | _GEN_9
               ? 23'h0
               : _GEN_10
                   ? ($signed(_sub_shift_T_70) > -10'sh1
                        ? _mant_sub_T_20[22:0]
                        : _mant_sub_T_22[22:0])
                   : $signed(_shift_amt_T_16) > -4'sh1
                       ? _mant_norm_T_20[22:0]
                       : _mant_norm_T_22[22:0])
      : 23'h0;
  assign io_out_6_sign = enable_depth & ~io_nan_6 & sign_bit_6;
  assign io_out_6_exponent =
    enable_depth
      ? (io_nan_6
           ? 8'hFF
           : (|io_in_6)
               ? (_GEN_11 ? 8'hFF : _GEN_12 ? 8'h0 : _biased_exp_T_12[7:0])
               : 8'h0)
      : 8'h0;
  assign io_out_6_mantissa =
    enable_depth
      ? (io_nan_6
           ? 23'h400000
           : ~(|io_in_6) | _GEN_11
               ? 23'h0
               : _GEN_12
                   ? ($signed(_sub_shift_T_82) > -10'sh1
                        ? _mant_sub_T_24[22:0]
                        : _mant_sub_T_26[22:0])
                   : $signed(_shift_amt_T_19) > -4'sh1
                       ? _mant_norm_T_24[22:0]
                       : _mant_norm_T_26[22:0])
      : 23'h0;
  assign io_out_7_sign = enable_depth & ~io_nan_7 & sign_bit_7;
  assign io_out_7_exponent =
    enable_depth
      ? (io_nan_7
           ? 8'hFF
           : (|io_in_7)
               ? (_GEN_13 ? 8'hFF : _GEN_14 ? 8'h0 : _biased_exp_T_14[7:0])
               : 8'h0)
      : 8'h0;
  assign io_out_7_mantissa =
    enable_depth
      ? (io_nan_7
           ? 23'h400000
           : ~(|io_in_7) | _GEN_13
               ? 23'h0
               : _GEN_14
                   ? ($signed(_sub_shift_T_94) > -10'sh1
                        ? _mant_sub_T_28[22:0]
                        : _mant_sub_T_30[22:0])
                   : $signed(_shift_amt_T_22) > -4'sh1
                       ? _mant_norm_T_28[22:0]
                       : _mant_norm_T_30[22:0])
      : 23'h0;
endmodule

