==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2017.4
Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-10] Analyzing design file 'iiccomm2update.cpp' ...
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ...
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:07 ; elapsed = 00:00:37 . Memory (MB): peak = 359.945 ; gain = 13.379 ; free physical = 99360 ; free virtual = 494215
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:09 ; elapsed = 00:00:39 . Memory (MB): peak = 359.945 ; gain = 13.379 ; free physical = 99343 ; free virtual = 494197
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'delay_until_ms<50ull, 50000000ull>' into 'iiccomm2update' (iiccomm2update.cpp:147).
INFO: [XFORM 203-603] Inlining function 'delay_until_ms<10ull, 50000000ull>' into 'iiccomm2update' (iiccomm2update.cpp:178).
INFO: [XFORM 203-603] Inlining function 'delay_until_ms<10ull, 50000000ull>' into 'iiccomm2update' (iiccomm2update.cpp:165).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:330).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 33, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<137, 84, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:13 ; elapsed = 00:00:43 . Memory (MB): peak = 490.898 ; gain = 144.332 ; free physical = 99321 ; free virtual = 494176
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:327) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:330) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:350) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned int, double>' (/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:368) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, double>' into '__hls_fptoui_double_i32' (/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:67) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i32' into 'iiccomm2update' (iiccomm2update.cpp:233) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:15 ; elapsed = 00:00:45 . Memory (MB): peak = 490.898 ; gain = 144.332 ; free physical = 99303 ; free virtual = 494158
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:327) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' (/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:330) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<unsigned int, double>' (/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/../include/internal/hls_round.h:368) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned int, double>' into '__hls_fptoui_double_i32' (/wrk/2017.4/nightly/2017_12_15_2086221/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:67) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptoui_double_i32' into 'iiccomm2update' (iiccomm2update.cpp:233) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:18 ; elapsed = 00:00:48 . Memory (MB): peak = 554.367 ; gain = 207.801 ; free physical = 99244 ; free virtual = 494099
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:20 ; elapsed = 00:00:50 . Memory (MB): peak = 554.367 ; gain = 207.801 ; free physical = 99250 ; free virtual = 494104
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'iiccomm2update' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'iiccomm2update'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated delay (6.97ns) of 'mul' operation ('tmp_48', iiccomm2update.cpp:227) exceeds the target cycle time (target cycle time: 4ns, clock uncertainty: 0.5ns, effective cycle time: 3.5ns).
WARNING: [SCHED 204-21] Estimated clock period (6.973ns) exceeds the target (target clock period: 4ns, clock uncertainty: 0.5ns, effective delay budget: 3.5ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'phi' operation ('pressure') with incoming values : ('pressure', iiccomm2update.cpp:225) ('pressure', iiccomm2update.cpp:221) (0 ns)
	'mul' operation ('tmp_48', iiccomm2update.cpp:227) (6.97 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 50.69 seconds; current allocated memory: 175.308 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.84 seconds; current allocated memory: 178.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'iiccomm2update'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'iiccomm2update/iic' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'iiccomm2update/empty_pirq_outValue' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'iiccomm2update/full_pirq_outValue' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'iiccomm2update/ctrl_reg_outValue' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'iiccomm2update/stat_reg_outValue1' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'iiccomm2update/stat_reg_val2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'iiccomm2update/pressure_msb' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'iiccomm2update/pressure_lsb' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'iiccomm2update/pressure_xlsb' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'iiccomm2update/temp_msb' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'iiccomm2update/temp_lsb' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'iiccomm2update/temp_xlsb' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'iiccomm2update/press_raw' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'iiccomm2update/temp_raw' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'iiccomm2update/operation' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'iiccomm2update/press_cal' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'iiccomm2update/press_act' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'iiccomm2update/basepoint' to 's_axilite & ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'iiccomm2update/flag' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'iiccomm2update/pressure_diff' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'iiccomm2update/flag2' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'iiccomm2update/flag3' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'iiccomm2update/basepointVal' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'iiccomm2update/basepoint0' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'iiccomm2update/basepoint9' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'iiccomm2update' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'count' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'iiccomm2update_basepointData' to 'iiccomm2update_babkb' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'basepointSum' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'full_pirq_outValue', 'ctrl_reg_outValue', 'stat_reg_outValue1', 'stat_reg_val2', 'pressure_msb', 'pressure_lsb', 'pressure_xlsb', 'temp_msb', 'temp_lsb', 'temp_xlsb', 'press_raw', 'temp_raw', 'operation', 'press_cal', 'press_act', 'basepoint', 'flag', 'pressure_diff', 'flag2', 'flag3', 'basepointVal', 'basepoint0' and 'basepoint9' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'iiccomm2update_sensorData' to 'iiccomm2update_secud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'iiccomm2update_ddiv_64ns_64ns_64_59_1' to 'iiccomm2update_dddEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'iiccomm2update_uitodp_32ns_64_8_1' to 'iiccomm2update_uieOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'iiccomm2update_mul_29s_29s_57_7_1' to 'iiccomm2update_mufYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'iiccomm2update_mul_7ns_45s_51_12_1' to 'iiccomm2update_mug8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'iiccomm2update_mul_16ns_29ns_44_7_1' to 'iiccomm2update_muhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'iiccomm2update_mul_52s_52s_64_6_1' to 'iiccomm2update_muibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'iiccomm2update_mul_18ns_45s_64_12_1' to 'iiccomm2update_mujbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'iiccomm2update_mul_17ns_45s_64_12_1' to 'iiccomm2update_mukbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'iiccomm2update_mul_17ns_53s_64_6_1' to 'iiccomm2update_mulbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'iiccomm2update_mul_13ns_51s_63_6_1' to 'iiccomm2update_mumb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'iiccomm2update_add_64ns_64ns_64_2_1' to 'iiccomm2update_adncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'iiccomm2update_mul_17ns_46s_62_12_1' to 'iiccomm2update_muocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'iiccomm2update_mul_13ns_52s_63_6_1' to 'iiccomm2update_mupcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'iiccomm2update_mul_52s_14ns_64_6_1' to 'iiccomm2update_muqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'iiccomm2update_udiv_63ns_47s_63_67_1' to 'iiccomm2update_udrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'iiccomm2update_udiv_64ns_47s_64_68_1' to 'iiccomm2update_udsc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'iiccomm2update_mul_61s_61s_61_7_1' to 'iiccomm2update_mutde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'iiccomm2update_mul_17ns_49s_49_12_1' to 'iiccomm2update_muudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'iiccomm2update_mul_14ns_48s_48_12_1' to 'iiccomm2update_muvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'iiccomm2update_lshr_54ns_32ns_54_7_1' to 'iiccomm2update_lswdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'iiccomm2update_shl_137ns_32ns_137_7_1' to 'iiccomm2update_shxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'iiccomm2update_mul_32ns_34ns_65_7_1' to 'iiccomm2update_muyd2' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'iiccomm2update_adncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'iiccomm2update_dddEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'iiccomm2update_lswdI': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'iiccomm2update_mufYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'iiccomm2update_mug8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'iiccomm2update_muhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'iiccomm2update_muibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'iiccomm2update_mujbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'iiccomm2update_mukbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'iiccomm2update_mulbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'iiccomm2update_mumb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'iiccomm2update_muocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'iiccomm2update_mupcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'iiccomm2update_muqcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'iiccomm2update_mutde': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'iiccomm2update_muudo': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'iiccomm2update_muvdy': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'iiccomm2update_muyd2': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'iiccomm2update_shxdS': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'iiccomm2update_udrcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'iiccomm2update_udsc4': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'iiccomm2update_uieOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'iiccomm2update'.
INFO: [HLS 200-111]  Elapsed time: 1.75 seconds; current allocated memory: 185.109 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'iiccomm2update_mufYi_MulnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'iiccomm2update_mug8j_MulnS_1'
INFO: [RTMG 210-282] Generating pipelined core: 'iiccomm2update_muhbi_MulnS_2'
INFO: [RTMG 210-282] Generating pipelined core: 'iiccomm2update_muibs_Mul6S_0'
INFO: [RTMG 210-282] Generating pipelined core: 'iiccomm2update_mujbC_MulnS_3'
INFO: [RTMG 210-282] Generating pipelined core: 'iiccomm2update_mukbM_MulnS_4'
INFO: [RTMG 210-282] Generating pipelined core: 'iiccomm2update_mulbW_Mul6S_1'
INFO: [RTMG 210-282] Generating pipelined core: 'iiccomm2update_mumb6_Mul6S_2'
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'iiccomm2update_adncg_AddSubnS_0'
INFO: [RTMG 210-282] Generating pipelined core: 'iiccomm2update_muocq_MulnS_5'
INFO: [RTMG 210-282] Generating pipelined core: 'iiccomm2update_mupcA_Mul6S_3'
INFO: [RTMG 210-282] Generating pipelined core: 'iiccomm2update_muqcK_Mul6S_4'
INFO: [RTMG 210-282] Generating pipelined core: 'iiccomm2update_udrcU_div'
INFO: [RTMG 210-282] Generating pipelined core: 'iiccomm2update_udsc4_div'
INFO: [RTMG 210-282] Generating pipelined core: 'iiccomm2update_mutde_MulnS_6'
INFO: [RTMG 210-282] Generating pipelined core: 'iiccomm2update_muudo_MulnS_7'
INFO: [RTMG 210-282] Generating pipelined core: 'iiccomm2update_muvdy_MulnS_8'
INFO: [RTMG 210-286] Generating pipelined shifter : 'iiccomm2update_lswdI'
INFO: [RTMG 210-286] Generating pipelined shifter : 'iiccomm2update_shxdS'
INFO: [RTMG 210-282] Generating pipelined core: 'iiccomm2update_muyd2_MulnS_9'
INFO: [RTMG 210-278] Implementing memory 'iiccomm2update_babkb_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'iiccomm2update_secud_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:27 ; elapsed = 00:00:58 . Memory (MB): peak = 554.367 ; gain = 207.801 ; free physical = 99255 ; free virtual = 494062
INFO: [SYSC 207-301] Generating SystemC RTL for iiccomm2update.
INFO: [VHDL 208-304] Generating VHDL RTL for iiccomm2update.
INFO: [VLOG 209-307] Generating Verilog RTL for iiccomm2update.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-112] Total elapsed time: 140.04 seconds; peak allocated memory: 185.109 MB.
