Library ieee;
use ieee.std_logic_1164.all;

entity tb_ejC is 
end tb_ejC;

architecture comportamiento of tb_ejC is

   component EjercicioC
	    Port (
	     A0   : in STD_LOGIC;
		  B0   : in STD_LOGIC;
		  SoR : in STD_LOGIC;
		  clk    : in STD_LOGIC;
		  S0    : out STD_LOGIC;
		  C3 : out STD_LOGIC
	      );
	end component;
	
	--Inputs
	signal A0   : std_logic := '0';
	signal B0   : std_logic := '0';
	signal SoR  : std_logic := '0';
	signal clk  : std_logic := '0';
	
	--Ouputs
	signal S0    : std_logic;
	signal C3 : std_logic;

	--Clock period definition
	Constant clk_p : time := 20ns;

begin
   --Instantiate the Unit Under Test (UUT)
	uut : EjercicioC port map (
	    A0 => A0,
		 B0 => B0,
		 SoR => SoR,
		 clk => clk,
		 S0 => S0,
		 C3 => C3
	    );
		 
	--Clock process definitions 
	clock_process:process
	   begin 
		clk<='0';
		wait for(clk_p/2);
		clk<='1';
		wait for(clk_p/2);
   end process;
	
	stim_proc: process --Stimulus process
	begin 
	--Stimulus
	A0 <= '0'; B0 <= '0'; SoR <= '0'; wait for 30ns;
	A0 <= '0'; B0 <= '0'; SoR <= '1'; wait for 30ns;
	A0 <= '0'; B0 <= '1'; SoR <= '0'; wait for 30ns;
   A0 <= '0'; B0 <= '1'; SoR <= '1'; wait for 30ns;
	A0 <= '1'; B0 <= '0'; SoR <= '0'; wait for 30ns;
	A0 <= '1'; B0 <= '0'; SoR <= '1'; wait for 30ns;
	A0 <= '1'; B0 <= '1'; SoR <= '0'; wait for 30ns;
	A0 <= '1'; B0 <= '1'; SoR <= '1'; wait for 30ns;
	wait;
	end process;
end;