M. Burns and G. W. Roberts. 2001. An Introduction to Mixed-Signal IC Test and Measurement. Oxford University Press.
Jwu-E. Chen , Pei-Wen Luo , Chin-Long Wey, Placement optimization for yield improvement of switched-capacitor analog integrated circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.29 n.2, p.313-318, February 2010[doi>10.1109/TCAD.2009.2035587]
S. Haenzsche, S. Henker, and R. Schuffny. 2010. Modeling of capacitor mismatch and nonlinearity effects in charge redistribution SAR ADCs. In Proceedings of the 17th International Conference on Mixed Design of Integrated Circuits and Systems. 300--305.
A. Hastings. 2000. The Art of Analog Layout. Prentice Hall, Upper Saddle River, NJ.
Chien-Chih Huang , Chin-Long Wey , Jwu-E Chen , Pei-Wen Luo, Optimal common-centroid-based unit capacitor placements for yield enhancement of switched-capacitor circuits, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.19 n.1, p.1-13, December 2013[doi>10.1145/2534394]
D. Johns and K. Martin. 1997. Analog Integrated Circuit Design. J. Wiley & Sons.
Xin Li , Wangyang Zhang , Fa Wang , Shupeng Sun , Chenjie Gu, Efficient parametric yield estimation of analog/mixed-signal circuits via Bayesian model fusion, Proceedings of the International Conference on Computer-Aided Design, November 05-08, 2012, San Jose, California[doi>10.1145/2429384.2429519]
Y. Li, Z. Zhang, D. Chua, and Y. Lian. 2014. Placement for binary-weighted capacitive array in SAR ADC using multiple weighting methods. IEEE Trans. Comput.-Aided Design Integr. Circuits Syst. 33, 9, 1277--1286.
Mark Po-Hung Lin , Yi-Ting He , Vincent Wei-Hao Hsiao , Rong-Guey Chang , Shuenn-Yuh Lee, Common-Centroid Capacitor Layout Generation Considering Device Matching and Parasitic Minimization, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.32 n.7, p.991-1002, July 2013[doi>10.1109/TCAD.2012.2226457]
Mark Po-Hung Lin , Vincent Wei-Hao Hsiao , Chun-Yu Lin, Parasitic-aware Sizing and Detailed Routing for Binary-weighted Capacitors in Charge-scaling DAC, Proceedings of the 51st Annual Design Automation Conference, p.1-6, June 01-05, 2014, San Francisco, CA, USA[doi>10.1145/2593069.2593179]
Cheng-Wu Lin , Jai-Ming Lin , Yen-Chih Chiu , Chun-Po Huang , Soon-Jyh Chang, Common-centroid capacitor placement considering systematic and random mismatches in analog integrated circuits, Proceedings of the 48th Design Automation Conference, June 05-10, 2011, San Diego, California[doi>10.1145/2024724.2024847]
Cheng-Wu Lin , Jai-Ming Lin , Yen-Chih Chiu , Chun-Po Huang , Soon-Jyh Chang, Mismatch-Aware Common-Centroid Placement for Arbitrary-Ratio Capacitor Arrays Considering Dummy Capacitors, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.31 n.12, p.1789-1802, December 2012[doi>10.1109/TCAD.2012.2204993]
Jiayi Liu , Sheqin Dong , Xianlong Hong , Yibo Wang , Ou He , Satoshi Goto, Symmetry constraint based on mismatch analysis for analog layout in SOI technology, Proceedings of the 2008 Asia and South Pacific Design Automation Conference, January 21-24, 2008, Seoul, Korea
Frank Liu, A general framework for spatial correlation modeling in VLSI design, Proceedings of the 44th annual Design Automation Conference, June 04-08, 2007, San Diego, California[doi>10.1145/1278480.1278684]
P.-W. Luo, J.-E. Chen, M.-Y. Huang, and C. L. Wey. 2011. Design methodology for yield enhancement of switched-capacitor analog integrated circuits. IEICE Trans. Fund. Electron. Commun. Comput. Sci. E94-A, 1, 352--361.
Pei-Wen Luo , Jwu-E Chen , Chin-Long Wey , Liang-Chia Cheng , Ji-Jan Chen , Wen-Ching Wu, Impact of Capacitance Correlation on Yield Enhancement of Mixed-Signal/Analog Integrated Circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.27 n.11, p.2097-2101, November 2008[doi>10.1109/TCAD.2008.2006139]
M. J. McNutt, S. Lemarquis, and J. L. Dunkley. 1994. Systematic capacitance matching errors and corrective layout procedures. IEEE J. Solid-State Circuits 29, 5, 611--616.
M. Dessouky , D. Sayed, Automatic Generation of Common-Centroid Capacitor Arrays with Arbitrary Capacitor Ratio, Proceedings of the conference on Design, automation and test in Europe, p.576, March 04-08, 2002
Jinjun Xiong , V. Zolotov , Lei He, Robust Extraction of Spatial Correlation, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.26 n.4, p.619-631, April 2007[doi>10.1109/TCAD.2006.884403]
Y. Zhu, U-F. Chio, H.-G. Wei, S.-W. Sin, U. Seng-Pan, and R. P. Martins. 2008. A power-efficient capacitor structure for high-speed charge recycling SAR ADCs. In Proceedings of IEEE ICECS. 642--645.
