<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › gpu › drm › radeon › sid.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>sid.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright 2011 Advanced Micro Devices, Inc.</span>
<span class="cm"> *</span>
<span class="cm"> * Permission is hereby granted, free of charge, to any person obtaining a</span>
<span class="cm"> * copy of this software and associated documentation files (the &quot;Software&quot;),</span>
<span class="cm"> * to deal in the Software without restriction, including without limitation</span>
<span class="cm"> * the rights to use, copy, modify, merge, publish, distribute, sublicense,</span>
<span class="cm"> * and/or sell copies of the Software, and to permit persons to whom the</span>
<span class="cm"> * Software is furnished to do so, subject to the following conditions:</span>
<span class="cm"> *</span>
<span class="cm"> * The above copyright notice and this permission notice shall be included in</span>
<span class="cm"> * all copies or substantial portions of the Software.</span>
<span class="cm"> *</span>
<span class="cm"> * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</span>
<span class="cm"> * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</span>
<span class="cm"> * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL</span>
<span class="cm"> * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR</span>
<span class="cm"> * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,</span>
<span class="cm"> * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR</span>
<span class="cm"> * OTHER DEALINGS IN THE SOFTWARE.</span>
<span class="cm"> *</span>
<span class="cm"> * Authors: Alex Deucher</span>
<span class="cm"> */</span>
<span class="cp">#ifndef SI_H</span>
<span class="cp">#define SI_H</span>

<span class="cp">#define TAHITI_RB_BITMAP_WIDTH_PER_SH  2</span>

<span class="cp">#define TAHITI_GB_ADDR_CONFIG_GOLDEN        0x12011003</span>
<span class="cp">#define VERDE_GB_ADDR_CONFIG_GOLDEN         0x12010002</span>

<span class="cp">#define	CG_MULT_THERMAL_STATUS					0x714</span>
<span class="cp">#define		ASIC_MAX_TEMP(x)				((x) &lt;&lt; 0)</span>
<span class="cp">#define		ASIC_MAX_TEMP_MASK				0x000001ff</span>
<span class="cp">#define		ASIC_MAX_TEMP_SHIFT				0</span>
<span class="cp">#define		CTF_TEMP(x)					((x) &lt;&lt; 9)</span>
<span class="cp">#define		CTF_TEMP_MASK					0x0003fe00</span>
<span class="cp">#define		CTF_TEMP_SHIFT					9</span>

<span class="cp">#define SI_MAX_SH_GPRS           256</span>
<span class="cp">#define SI_MAX_TEMP_GPRS         16</span>
<span class="cp">#define SI_MAX_SH_THREADS        256</span>
<span class="cp">#define SI_MAX_SH_STACK_ENTRIES  4096</span>
<span class="cp">#define SI_MAX_FRC_EOV_CNT       16384</span>
<span class="cp">#define SI_MAX_BACKENDS          8</span>
<span class="cp">#define SI_MAX_BACKENDS_MASK     0xFF</span>
<span class="cp">#define SI_MAX_BACKENDS_PER_SE_MASK     0x0F</span>
<span class="cp">#define SI_MAX_SIMDS             12</span>
<span class="cp">#define SI_MAX_SIMDS_MASK        0x0FFF</span>
<span class="cp">#define SI_MAX_SIMDS_PER_SE_MASK        0x00FF</span>
<span class="cp">#define SI_MAX_PIPES             8</span>
<span class="cp">#define SI_MAX_PIPES_MASK        0xFF</span>
<span class="cp">#define SI_MAX_PIPES_PER_SIMD_MASK      0x3F</span>
<span class="cp">#define SI_MAX_LDS_NUM           0xFFFF</span>
<span class="cp">#define SI_MAX_TCC               16</span>
<span class="cp">#define SI_MAX_TCC_MASK          0xFFFF</span>

<span class="cp">#define VGA_HDP_CONTROL  				0x328</span>
<span class="cp">#define		VGA_MEMORY_DISABLE				(1 &lt;&lt; 4)</span>

<span class="cp">#define DMIF_ADDR_CONFIG  				0xBD4</span>

<span class="cp">#define	SRBM_STATUS				        0xE50</span>

<span class="cp">#define	CC_SYS_RB_BACKEND_DISABLE			0xe80</span>
<span class="cp">#define	GC_USER_SYS_RB_BACKEND_DISABLE			0xe84</span>

<span class="cp">#define VM_L2_CNTL					0x1400</span>
<span class="cp">#define		ENABLE_L2_CACHE					(1 &lt;&lt; 0)</span>
<span class="cp">#define		ENABLE_L2_FRAGMENT_PROCESSING			(1 &lt;&lt; 1)</span>
<span class="cp">#define		L2_CACHE_PTE_ENDIAN_SWAP_MODE(x)		((x) &lt;&lt; 2)</span>
<span class="cp">#define		L2_CACHE_PDE_ENDIAN_SWAP_MODE(x)		((x) &lt;&lt; 4)</span>
<span class="cp">#define		ENABLE_L2_PTE_CACHE_LRU_UPDATE_BY_WRITE		(1 &lt;&lt; 9)</span>
<span class="cp">#define		ENABLE_L2_PDE0_CACHE_LRU_UPDATE_BY_WRITE	(1 &lt;&lt; 10)</span>
<span class="cp">#define		EFFECTIVE_L2_QUEUE_SIZE(x)			(((x) &amp; 7) &lt;&lt; 15)</span>
<span class="cp">#define		CONTEXT1_IDENTITY_ACCESS_MODE(x)		(((x) &amp; 3) &lt;&lt; 19)</span>
<span class="cp">#define VM_L2_CNTL2					0x1404</span>
<span class="cp">#define		INVALIDATE_ALL_L1_TLBS				(1 &lt;&lt; 0)</span>
<span class="cp">#define		INVALIDATE_L2_CACHE				(1 &lt;&lt; 1)</span>
<span class="cp">#define		INVALIDATE_CACHE_MODE(x)			((x) &lt;&lt; 26)</span>
<span class="cp">#define			INVALIDATE_PTE_AND_PDE_CACHES		0</span>
<span class="cp">#define			INVALIDATE_ONLY_PTE_CACHES		1</span>
<span class="cp">#define			INVALIDATE_ONLY_PDE_CACHES		2</span>
<span class="cp">#define VM_L2_CNTL3					0x1408</span>
<span class="cp">#define		BANK_SELECT(x)					((x) &lt;&lt; 0)</span>
<span class="cp">#define		L2_CACHE_UPDATE_MODE(x)				((x) &lt;&lt; 6)</span>
<span class="cp">#define		L2_CACHE_BIGK_FRAGMENT_SIZE(x)			((x) &lt;&lt; 15)</span>
<span class="cp">#define		L2_CACHE_BIGK_ASSOCIATIVITY			(1 &lt;&lt; 20)</span>
<span class="cp">#define	VM_L2_STATUS					0x140C</span>
<span class="cp">#define		L2_BUSY						(1 &lt;&lt; 0)</span>
<span class="cp">#define VM_CONTEXT0_CNTL				0x1410</span>
<span class="cp">#define		ENABLE_CONTEXT					(1 &lt;&lt; 0)</span>
<span class="cp">#define		PAGE_TABLE_DEPTH(x)				(((x) &amp; 3) &lt;&lt; 1)</span>
<span class="cp">#define		RANGE_PROTECTION_FAULT_ENABLE_DEFAULT		(1 &lt;&lt; 4)</span>
<span class="cp">#define VM_CONTEXT1_CNTL				0x1414</span>
<span class="cp">#define VM_CONTEXT0_CNTL2				0x1430</span>
<span class="cp">#define VM_CONTEXT1_CNTL2				0x1434</span>
<span class="cp">#define	VM_CONTEXT8_PAGE_TABLE_BASE_ADDR		0x1438</span>
<span class="cp">#define	VM_CONTEXT9_PAGE_TABLE_BASE_ADDR		0x143c</span>
<span class="cp">#define	VM_CONTEXT10_PAGE_TABLE_BASE_ADDR		0x1440</span>
<span class="cp">#define	VM_CONTEXT11_PAGE_TABLE_BASE_ADDR		0x1444</span>
<span class="cp">#define	VM_CONTEXT12_PAGE_TABLE_BASE_ADDR		0x1448</span>
<span class="cp">#define	VM_CONTEXT13_PAGE_TABLE_BASE_ADDR		0x144c</span>
<span class="cp">#define	VM_CONTEXT14_PAGE_TABLE_BASE_ADDR		0x1450</span>
<span class="cp">#define	VM_CONTEXT15_PAGE_TABLE_BASE_ADDR		0x1454</span>

<span class="cp">#define VM_INVALIDATE_REQUEST				0x1478</span>
<span class="cp">#define VM_INVALIDATE_RESPONSE				0x147c</span>

<span class="cp">#define VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR	0x1518</span>
<span class="cp">#define VM_CONTEXT1_PROTECTION_FAULT_DEFAULT_ADDR	0x151c</span>

<span class="cp">#define	VM_CONTEXT0_PAGE_TABLE_BASE_ADDR		0x153c</span>
<span class="cp">#define	VM_CONTEXT1_PAGE_TABLE_BASE_ADDR		0x1540</span>
<span class="cp">#define	VM_CONTEXT2_PAGE_TABLE_BASE_ADDR		0x1544</span>
<span class="cp">#define	VM_CONTEXT3_PAGE_TABLE_BASE_ADDR		0x1548</span>
<span class="cp">#define	VM_CONTEXT4_PAGE_TABLE_BASE_ADDR		0x154c</span>
<span class="cp">#define	VM_CONTEXT5_PAGE_TABLE_BASE_ADDR		0x1550</span>
<span class="cp">#define	VM_CONTEXT6_PAGE_TABLE_BASE_ADDR		0x1554</span>
<span class="cp">#define	VM_CONTEXT7_PAGE_TABLE_BASE_ADDR		0x1558</span>
<span class="cp">#define	VM_CONTEXT0_PAGE_TABLE_START_ADDR		0x155c</span>
<span class="cp">#define	VM_CONTEXT1_PAGE_TABLE_START_ADDR		0x1560</span>

<span class="cp">#define	VM_CONTEXT0_PAGE_TABLE_END_ADDR			0x157C</span>
<span class="cp">#define	VM_CONTEXT1_PAGE_TABLE_END_ADDR			0x1580</span>

<span class="cp">#define MC_SHARED_CHMAP						0x2004</span>
<span class="cp">#define		NOOFCHAN_SHIFT					12</span>
<span class="cp">#define		NOOFCHAN_MASK					0x0000f000</span>
<span class="cp">#define MC_SHARED_CHREMAP					0x2008</span>

<span class="cp">#define	MC_VM_FB_LOCATION				0x2024</span>
<span class="cp">#define	MC_VM_AGP_TOP					0x2028</span>
<span class="cp">#define	MC_VM_AGP_BOT					0x202C</span>
<span class="cp">#define	MC_VM_AGP_BASE					0x2030</span>
<span class="cp">#define	MC_VM_SYSTEM_APERTURE_LOW_ADDR			0x2034</span>
<span class="cp">#define	MC_VM_SYSTEM_APERTURE_HIGH_ADDR			0x2038</span>
<span class="cp">#define	MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR		0x203C</span>

<span class="cp">#define	MC_VM_MX_L1_TLB_CNTL				0x2064</span>
<span class="cp">#define		ENABLE_L1_TLB					(1 &lt;&lt; 0)</span>
<span class="cp">#define		ENABLE_L1_FRAGMENT_PROCESSING			(1 &lt;&lt; 1)</span>
<span class="cp">#define		SYSTEM_ACCESS_MODE_PA_ONLY			(0 &lt;&lt; 3)</span>
<span class="cp">#define		SYSTEM_ACCESS_MODE_USE_SYS_MAP			(1 &lt;&lt; 3)</span>
<span class="cp">#define		SYSTEM_ACCESS_MODE_IN_SYS			(2 &lt;&lt; 3)</span>
<span class="cp">#define		SYSTEM_ACCESS_MODE_NOT_IN_SYS			(3 &lt;&lt; 3)</span>
<span class="cp">#define		SYSTEM_APERTURE_UNMAPPED_ACCESS_PASS_THRU	(0 &lt;&lt; 5)</span>
<span class="cp">#define		ENABLE_ADVANCED_DRIVER_MODEL			(1 &lt;&lt; 6)</span>

<span class="cp">#define MC_SHARED_BLACKOUT_CNTL           		0x20ac</span>

<span class="cp">#define	MC_ARB_RAMCFG					0x2760</span>
<span class="cp">#define		NOOFBANK_SHIFT					0</span>
<span class="cp">#define		NOOFBANK_MASK					0x00000003</span>
<span class="cp">#define		NOOFRANK_SHIFT					2</span>
<span class="cp">#define		NOOFRANK_MASK					0x00000004</span>
<span class="cp">#define		NOOFROWS_SHIFT					3</span>
<span class="cp">#define		NOOFROWS_MASK					0x00000038</span>
<span class="cp">#define		NOOFCOLS_SHIFT					6</span>
<span class="cp">#define		NOOFCOLS_MASK					0x000000C0</span>
<span class="cp">#define		CHANSIZE_SHIFT					8</span>
<span class="cp">#define		CHANSIZE_MASK					0x00000100</span>
<span class="cp">#define		CHANSIZE_OVERRIDE				(1 &lt;&lt; 11)</span>
<span class="cp">#define		NOOFGROUPS_SHIFT				12</span>
<span class="cp">#define		NOOFGROUPS_MASK					0x00001000</span>

<span class="cp">#define	MC_SEQ_TRAIN_WAKEUP_CNTL			0x2808</span>
<span class="cp">#define		TRAIN_DONE_D0      			(1 &lt;&lt; 30)</span>
<span class="cp">#define		TRAIN_DONE_D1      			(1 &lt;&lt; 31)</span>

<span class="cp">#define MC_SEQ_SUP_CNTL           			0x28c8</span>
<span class="cp">#define		RUN_MASK      				(1 &lt;&lt; 0)</span>
<span class="cp">#define MC_SEQ_SUP_PGM           			0x28cc</span>

<span class="cp">#define MC_IO_PAD_CNTL_D0           			0x29d0</span>
<span class="cp">#define		MEM_FALL_OUT_CMD      			(1 &lt;&lt; 8)</span>

<span class="cp">#define MC_SEQ_IO_DEBUG_INDEX           		0x2a44</span>
<span class="cp">#define MC_SEQ_IO_DEBUG_DATA           			0x2a48</span>

<span class="cp">#define	HDP_HOST_PATH_CNTL				0x2C00</span>
<span class="cp">#define	HDP_NONSURFACE_BASE				0x2C04</span>
<span class="cp">#define	HDP_NONSURFACE_INFO				0x2C08</span>
<span class="cp">#define	HDP_NONSURFACE_SIZE				0x2C0C</span>

<span class="cp">#define HDP_ADDR_CONFIG  				0x2F48</span>
<span class="cp">#define HDP_MISC_CNTL					0x2F4C</span>
<span class="cp">#define 	HDP_FLUSH_INVALIDATE_CACHE			(1 &lt;&lt; 0)</span>

<span class="cp">#define IH_RB_CNTL                                        0x3e00</span>
<span class="cp">#       define IH_RB_ENABLE                               (1 &lt;&lt; 0)</span>
<span class="cp">#       define IH_IB_SIZE(x)                              ((x) &lt;&lt; 1) </span><span class="cm">/* log2 */</span><span class="cp"></span>
<span class="cp">#       define IH_RB_FULL_DRAIN_ENABLE                    (1 &lt;&lt; 6)</span>
<span class="cp">#       define IH_WPTR_WRITEBACK_ENABLE                   (1 &lt;&lt; 8)</span>
<span class="cp">#       define IH_WPTR_WRITEBACK_TIMER(x)                 ((x) &lt;&lt; 9) </span><span class="cm">/* log2 */</span><span class="cp"></span>
<span class="cp">#       define IH_WPTR_OVERFLOW_ENABLE                    (1 &lt;&lt; 16)</span>
<span class="cp">#       define IH_WPTR_OVERFLOW_CLEAR                     (1 &lt;&lt; 31)</span>
<span class="cp">#define IH_RB_BASE                                        0x3e04</span>
<span class="cp">#define IH_RB_RPTR                                        0x3e08</span>
<span class="cp">#define IH_RB_WPTR                                        0x3e0c</span>
<span class="cp">#       define RB_OVERFLOW                                (1 &lt;&lt; 0)</span>
<span class="cp">#       define WPTR_OFFSET_MASK                           0x3fffc</span>
<span class="cp">#define IH_RB_WPTR_ADDR_HI                                0x3e10</span>
<span class="cp">#define IH_RB_WPTR_ADDR_LO                                0x3e14</span>
<span class="cp">#define IH_CNTL                                           0x3e18</span>
<span class="cp">#       define ENABLE_INTR                                (1 &lt;&lt; 0)</span>
<span class="cp">#       define IH_MC_SWAP(x)                              ((x) &lt;&lt; 1)</span>
<span class="cp">#       define IH_MC_SWAP_NONE                            0</span>
<span class="cp">#       define IH_MC_SWAP_16BIT                           1</span>
<span class="cp">#       define IH_MC_SWAP_32BIT                           2</span>
<span class="cp">#       define IH_MC_SWAP_64BIT                           3</span>
<span class="cp">#       define RPTR_REARM                                 (1 &lt;&lt; 4)</span>
<span class="cp">#       define MC_WRREQ_CREDIT(x)                         ((x) &lt;&lt; 15)</span>
<span class="cp">#       define MC_WR_CLEAN_CNT(x)                         ((x) &lt;&lt; 20)</span>
<span class="cp">#       define MC_VMID(x)                                 ((x) &lt;&lt; 25)</span>

<span class="cp">#define	CONFIG_MEMSIZE					0x5428</span>

<span class="cp">#define INTERRUPT_CNTL                                    0x5468</span>
<span class="cp">#       define IH_DUMMY_RD_OVERRIDE                       (1 &lt;&lt; 0)</span>
<span class="cp">#       define IH_DUMMY_RD_EN                             (1 &lt;&lt; 1)</span>
<span class="cp">#       define IH_REQ_NONSNOOP_EN                         (1 &lt;&lt; 3)</span>
<span class="cp">#       define GEN_IH_INT_EN                              (1 &lt;&lt; 8)</span>
<span class="cp">#define INTERRUPT_CNTL2                                   0x546c</span>

<span class="cp">#define HDP_MEM_COHERENCY_FLUSH_CNTL			0x5480</span>

<span class="cp">#define	BIF_FB_EN						0x5490</span>
<span class="cp">#define		FB_READ_EN					(1 &lt;&lt; 0)</span>
<span class="cp">#define		FB_WRITE_EN					(1 &lt;&lt; 1)</span>

<span class="cp">#define HDP_REG_COHERENCY_FLUSH_CNTL			0x54A0</span>

<span class="cp">#define	DC_LB_MEMORY_SPLIT					0x6b0c</span>
<span class="cp">#define		DC_LB_MEMORY_CONFIG(x)				((x) &lt;&lt; 20)</span>

<span class="cp">#define	PRIORITY_A_CNT						0x6b18</span>
<span class="cp">#define		PRIORITY_MARK_MASK				0x7fff</span>
<span class="cp">#define		PRIORITY_OFF					(1 &lt;&lt; 16)</span>
<span class="cp">#define		PRIORITY_ALWAYS_ON				(1 &lt;&lt; 20)</span>
<span class="cp">#define	PRIORITY_B_CNT						0x6b1c</span>

<span class="cp">#define	DPG_PIPE_ARBITRATION_CONTROL3				0x6cc8</span>
<span class="cp">#       define LATENCY_WATERMARK_MASK(x)			((x) &lt;&lt; 16)</span>
<span class="cp">#define	DPG_PIPE_LATENCY_CONTROL				0x6ccc</span>
<span class="cp">#       define LATENCY_LOW_WATERMARK(x)				((x) &lt;&lt; 0)</span>
<span class="cp">#       define LATENCY_HIGH_WATERMARK(x)			((x) &lt;&lt; 16)</span>

<span class="cm">/* 0x6bb8, 0x77b8, 0x103b8, 0x10fb8, 0x11bb8, 0x127b8 */</span>
<span class="cp">#define VLINE_STATUS                                    0x6bb8</span>
<span class="cp">#       define VLINE_OCCURRED                           (1 &lt;&lt; 0)</span>
<span class="cp">#       define VLINE_ACK                                (1 &lt;&lt; 4)</span>
<span class="cp">#       define VLINE_STAT                               (1 &lt;&lt; 12)</span>
<span class="cp">#       define VLINE_INTERRUPT                          (1 &lt;&lt; 16)</span>
<span class="cp">#       define VLINE_INTERRUPT_TYPE                     (1 &lt;&lt; 17)</span>
<span class="cm">/* 0x6bbc, 0x77bc, 0x103bc, 0x10fbc, 0x11bbc, 0x127bc */</span>
<span class="cp">#define VBLANK_STATUS                                   0x6bbc</span>
<span class="cp">#       define VBLANK_OCCURRED                          (1 &lt;&lt; 0)</span>
<span class="cp">#       define VBLANK_ACK                               (1 &lt;&lt; 4)</span>
<span class="cp">#       define VBLANK_STAT                              (1 &lt;&lt; 12)</span>
<span class="cp">#       define VBLANK_INTERRUPT                         (1 &lt;&lt; 16)</span>
<span class="cp">#       define VBLANK_INTERRUPT_TYPE                    (1 &lt;&lt; 17)</span>

<span class="cm">/* 0x6b40, 0x7740, 0x10340, 0x10f40, 0x11b40, 0x12740 */</span>
<span class="cp">#define INT_MASK                                        0x6b40</span>
<span class="cp">#       define VBLANK_INT_MASK                          (1 &lt;&lt; 0)</span>
<span class="cp">#       define VLINE_INT_MASK                           (1 &lt;&lt; 4)</span>

<span class="cp">#define DISP_INTERRUPT_STATUS                           0x60f4</span>
<span class="cp">#       define LB_D1_VLINE_INTERRUPT                    (1 &lt;&lt; 2)</span>
<span class="cp">#       define LB_D1_VBLANK_INTERRUPT                   (1 &lt;&lt; 3)</span>
<span class="cp">#       define DC_HPD1_INTERRUPT                        (1 &lt;&lt; 17)</span>
<span class="cp">#       define DC_HPD1_RX_INTERRUPT                     (1 &lt;&lt; 18)</span>
<span class="cp">#       define DACA_AUTODETECT_INTERRUPT                (1 &lt;&lt; 22)</span>
<span class="cp">#       define DACB_AUTODETECT_INTERRUPT                (1 &lt;&lt; 23)</span>
<span class="cp">#       define DC_I2C_SW_DONE_INTERRUPT                 (1 &lt;&lt; 24)</span>
<span class="cp">#       define DC_I2C_HW_DONE_INTERRUPT                 (1 &lt;&lt; 25)</span>
<span class="cp">#define DISP_INTERRUPT_STATUS_CONTINUE                  0x60f8</span>
<span class="cp">#       define LB_D2_VLINE_INTERRUPT                    (1 &lt;&lt; 2)</span>
<span class="cp">#       define LB_D2_VBLANK_INTERRUPT                   (1 &lt;&lt; 3)</span>
<span class="cp">#       define DC_HPD2_INTERRUPT                        (1 &lt;&lt; 17)</span>
<span class="cp">#       define DC_HPD2_RX_INTERRUPT                     (1 &lt;&lt; 18)</span>
<span class="cp">#       define DISP_TIMER_INTERRUPT                     (1 &lt;&lt; 24)</span>
<span class="cp">#define DISP_INTERRUPT_STATUS_CONTINUE2                 0x60fc</span>
<span class="cp">#       define LB_D3_VLINE_INTERRUPT                    (1 &lt;&lt; 2)</span>
<span class="cp">#       define LB_D3_VBLANK_INTERRUPT                   (1 &lt;&lt; 3)</span>
<span class="cp">#       define DC_HPD3_INTERRUPT                        (1 &lt;&lt; 17)</span>
<span class="cp">#       define DC_HPD3_RX_INTERRUPT                     (1 &lt;&lt; 18)</span>
<span class="cp">#define DISP_INTERRUPT_STATUS_CONTINUE3                 0x6100</span>
<span class="cp">#       define LB_D4_VLINE_INTERRUPT                    (1 &lt;&lt; 2)</span>
<span class="cp">#       define LB_D4_VBLANK_INTERRUPT                   (1 &lt;&lt; 3)</span>
<span class="cp">#       define DC_HPD4_INTERRUPT                        (1 &lt;&lt; 17)</span>
<span class="cp">#       define DC_HPD4_RX_INTERRUPT                     (1 &lt;&lt; 18)</span>
<span class="cp">#define DISP_INTERRUPT_STATUS_CONTINUE4                 0x614c</span>
<span class="cp">#       define LB_D5_VLINE_INTERRUPT                    (1 &lt;&lt; 2)</span>
<span class="cp">#       define LB_D5_VBLANK_INTERRUPT                   (1 &lt;&lt; 3)</span>
<span class="cp">#       define DC_HPD5_INTERRUPT                        (1 &lt;&lt; 17)</span>
<span class="cp">#       define DC_HPD5_RX_INTERRUPT                     (1 &lt;&lt; 18)</span>
<span class="cp">#define DISP_INTERRUPT_STATUS_CONTINUE5                 0x6150</span>
<span class="cp">#       define LB_D6_VLINE_INTERRUPT                    (1 &lt;&lt; 2)</span>
<span class="cp">#       define LB_D6_VBLANK_INTERRUPT                   (1 &lt;&lt; 3)</span>
<span class="cp">#       define DC_HPD6_INTERRUPT                        (1 &lt;&lt; 17)</span>
<span class="cp">#       define DC_HPD6_RX_INTERRUPT                     (1 &lt;&lt; 18)</span>

<span class="cm">/* 0x6858, 0x7458, 0x10058, 0x10c58, 0x11858, 0x12458 */</span>
<span class="cp">#define GRPH_INT_STATUS                                 0x6858</span>
<span class="cp">#       define GRPH_PFLIP_INT_OCCURRED                  (1 &lt;&lt; 0)</span>
<span class="cp">#       define GRPH_PFLIP_INT_CLEAR                     (1 &lt;&lt; 8)</span>
<span class="cm">/* 0x685c, 0x745c, 0x1005c, 0x10c5c, 0x1185c, 0x1245c */</span>
<span class="cp">#define	GRPH_INT_CONTROL			        0x685c</span>
<span class="cp">#       define GRPH_PFLIP_INT_MASK                      (1 &lt;&lt; 0)</span>
<span class="cp">#       define GRPH_PFLIP_INT_TYPE                      (1 &lt;&lt; 8)</span>

<span class="cp">#define	DACA_AUTODETECT_INT_CONTROL			0x66c8</span>

<span class="cp">#define DC_HPD1_INT_STATUS                              0x601c</span>
<span class="cp">#define DC_HPD2_INT_STATUS                              0x6028</span>
<span class="cp">#define DC_HPD3_INT_STATUS                              0x6034</span>
<span class="cp">#define DC_HPD4_INT_STATUS                              0x6040</span>
<span class="cp">#define DC_HPD5_INT_STATUS                              0x604c</span>
<span class="cp">#define DC_HPD6_INT_STATUS                              0x6058</span>
<span class="cp">#       define DC_HPDx_INT_STATUS                       (1 &lt;&lt; 0)</span>
<span class="cp">#       define DC_HPDx_SENSE                            (1 &lt;&lt; 1)</span>
<span class="cp">#       define DC_HPDx_RX_INT_STATUS                    (1 &lt;&lt; 8)</span>

<span class="cp">#define DC_HPD1_INT_CONTROL                             0x6020</span>
<span class="cp">#define DC_HPD2_INT_CONTROL                             0x602c</span>
<span class="cp">#define DC_HPD3_INT_CONTROL                             0x6038</span>
<span class="cp">#define DC_HPD4_INT_CONTROL                             0x6044</span>
<span class="cp">#define DC_HPD5_INT_CONTROL                             0x6050</span>
<span class="cp">#define DC_HPD6_INT_CONTROL                             0x605c</span>
<span class="cp">#       define DC_HPDx_INT_ACK                          (1 &lt;&lt; 0)</span>
<span class="cp">#       define DC_HPDx_INT_POLARITY                     (1 &lt;&lt; 8)</span>
<span class="cp">#       define DC_HPDx_INT_EN                           (1 &lt;&lt; 16)</span>
<span class="cp">#       define DC_HPDx_RX_INT_ACK                       (1 &lt;&lt; 20)</span>
<span class="cp">#       define DC_HPDx_RX_INT_EN                        (1 &lt;&lt; 24)</span>

<span class="cp">#define DC_HPD1_CONTROL                                   0x6024</span>
<span class="cp">#define DC_HPD2_CONTROL                                   0x6030</span>
<span class="cp">#define DC_HPD3_CONTROL                                   0x603c</span>
<span class="cp">#define DC_HPD4_CONTROL                                   0x6048</span>
<span class="cp">#define DC_HPD5_CONTROL                                   0x6054</span>
<span class="cp">#define DC_HPD6_CONTROL                                   0x6060</span>
<span class="cp">#       define DC_HPDx_CONNECTION_TIMER(x)                ((x) &lt;&lt; 0)</span>
<span class="cp">#       define DC_HPDx_RX_INT_TIMER(x)                    ((x) &lt;&lt; 16)</span>
<span class="cp">#       define DC_HPDx_EN                                 (1 &lt;&lt; 28)</span>

<span class="cm">/* 0x6e98, 0x7a98, 0x10698, 0x11298, 0x11e98, 0x12a98 */</span>
<span class="cp">#define CRTC_STATUS_FRAME_COUNT                         0x6e98</span>

<span class="cp">#define	GRBM_CNTL					0x8000</span>
<span class="cp">#define		GRBM_READ_TIMEOUT(x)				((x) &lt;&lt; 0)</span>

<span class="cp">#define	GRBM_STATUS2					0x8008</span>
<span class="cp">#define		RLC_RQ_PENDING 					(1 &lt;&lt; 0)</span>
<span class="cp">#define		RLC_BUSY 					(1 &lt;&lt; 8)</span>
<span class="cp">#define		TC_BUSY 					(1 &lt;&lt; 9)</span>

<span class="cp">#define	GRBM_STATUS					0x8010</span>
<span class="cp">#define		CMDFIFO_AVAIL_MASK				0x0000000F</span>
<span class="cp">#define		RING2_RQ_PENDING				(1 &lt;&lt; 4)</span>
<span class="cp">#define		SRBM_RQ_PENDING					(1 &lt;&lt; 5)</span>
<span class="cp">#define		RING1_RQ_PENDING				(1 &lt;&lt; 6)</span>
<span class="cp">#define		CF_RQ_PENDING					(1 &lt;&lt; 7)</span>
<span class="cp">#define		PF_RQ_PENDING					(1 &lt;&lt; 8)</span>
<span class="cp">#define		GDS_DMA_RQ_PENDING				(1 &lt;&lt; 9)</span>
<span class="cp">#define		GRBM_EE_BUSY					(1 &lt;&lt; 10)</span>
<span class="cp">#define		DB_CLEAN					(1 &lt;&lt; 12)</span>
<span class="cp">#define		CB_CLEAN					(1 &lt;&lt; 13)</span>
<span class="cp">#define		TA_BUSY 					(1 &lt;&lt; 14)</span>
<span class="cp">#define		GDS_BUSY 					(1 &lt;&lt; 15)</span>
<span class="cp">#define		VGT_BUSY					(1 &lt;&lt; 17)</span>
<span class="cp">#define		IA_BUSY_NO_DMA					(1 &lt;&lt; 18)</span>
<span class="cp">#define		IA_BUSY						(1 &lt;&lt; 19)</span>
<span class="cp">#define		SX_BUSY 					(1 &lt;&lt; 20)</span>
<span class="cp">#define		SPI_BUSY					(1 &lt;&lt; 22)</span>
<span class="cp">#define		BCI_BUSY					(1 &lt;&lt; 23)</span>
<span class="cp">#define		SC_BUSY 					(1 &lt;&lt; 24)</span>
<span class="cp">#define		PA_BUSY 					(1 &lt;&lt; 25)</span>
<span class="cp">#define		DB_BUSY 					(1 &lt;&lt; 26)</span>
<span class="cp">#define		CP_COHERENCY_BUSY      				(1 &lt;&lt; 28)</span>
<span class="cp">#define		CP_BUSY 					(1 &lt;&lt; 29)</span>
<span class="cp">#define		CB_BUSY 					(1 &lt;&lt; 30)</span>
<span class="cp">#define		GUI_ACTIVE					(1 &lt;&lt; 31)</span>
<span class="cp">#define	GRBM_STATUS_SE0					0x8014</span>
<span class="cp">#define	GRBM_STATUS_SE1					0x8018</span>
<span class="cp">#define		SE_DB_CLEAN					(1 &lt;&lt; 1)</span>
<span class="cp">#define		SE_CB_CLEAN					(1 &lt;&lt; 2)</span>
<span class="cp">#define		SE_BCI_BUSY					(1 &lt;&lt; 22)</span>
<span class="cp">#define		SE_VGT_BUSY					(1 &lt;&lt; 23)</span>
<span class="cp">#define		SE_PA_BUSY					(1 &lt;&lt; 24)</span>
<span class="cp">#define		SE_TA_BUSY					(1 &lt;&lt; 25)</span>
<span class="cp">#define		SE_SX_BUSY					(1 &lt;&lt; 26)</span>
<span class="cp">#define		SE_SPI_BUSY					(1 &lt;&lt; 27)</span>
<span class="cp">#define		SE_SC_BUSY					(1 &lt;&lt; 29)</span>
<span class="cp">#define		SE_DB_BUSY					(1 &lt;&lt; 30)</span>
<span class="cp">#define		SE_CB_BUSY					(1 &lt;&lt; 31)</span>

<span class="cp">#define	GRBM_SOFT_RESET					0x8020</span>
<span class="cp">#define		SOFT_RESET_CP					(1 &lt;&lt; 0)</span>
<span class="cp">#define		SOFT_RESET_CB					(1 &lt;&lt; 1)</span>
<span class="cp">#define		SOFT_RESET_RLC					(1 &lt;&lt; 2)</span>
<span class="cp">#define		SOFT_RESET_DB					(1 &lt;&lt; 3)</span>
<span class="cp">#define		SOFT_RESET_GDS					(1 &lt;&lt; 4)</span>
<span class="cp">#define		SOFT_RESET_PA					(1 &lt;&lt; 5)</span>
<span class="cp">#define		SOFT_RESET_SC					(1 &lt;&lt; 6)</span>
<span class="cp">#define		SOFT_RESET_BCI					(1 &lt;&lt; 7)</span>
<span class="cp">#define		SOFT_RESET_SPI					(1 &lt;&lt; 8)</span>
<span class="cp">#define		SOFT_RESET_SX					(1 &lt;&lt; 10)</span>
<span class="cp">#define		SOFT_RESET_TC					(1 &lt;&lt; 11)</span>
<span class="cp">#define		SOFT_RESET_TA					(1 &lt;&lt; 12)</span>
<span class="cp">#define		SOFT_RESET_VGT					(1 &lt;&lt; 14)</span>
<span class="cp">#define		SOFT_RESET_IA					(1 &lt;&lt; 15)</span>

<span class="cp">#define GRBM_GFX_INDEX          			0x802C</span>
<span class="cp">#define		INSTANCE_INDEX(x)			((x) &lt;&lt; 0)</span>
<span class="cp">#define		SH_INDEX(x)     			((x) &lt;&lt; 8)</span>
<span class="cp">#define		SE_INDEX(x)     			((x) &lt;&lt; 16)</span>
<span class="cp">#define		SH_BROADCAST_WRITES      		(1 &lt;&lt; 29)</span>
<span class="cp">#define		INSTANCE_BROADCAST_WRITES      		(1 &lt;&lt; 30)</span>
<span class="cp">#define		SE_BROADCAST_WRITES      		(1 &lt;&lt; 31)</span>

<span class="cp">#define GRBM_INT_CNTL                                   0x8060</span>
<span class="cp">#       define RDERR_INT_ENABLE                         (1 &lt;&lt; 0)</span>
<span class="cp">#       define GUI_IDLE_INT_ENABLE                      (1 &lt;&lt; 19)</span>

<span class="cp">#define	SCRATCH_REG0					0x8500</span>
<span class="cp">#define	SCRATCH_REG1					0x8504</span>
<span class="cp">#define	SCRATCH_REG2					0x8508</span>
<span class="cp">#define	SCRATCH_REG3					0x850C</span>
<span class="cp">#define	SCRATCH_REG4					0x8510</span>
<span class="cp">#define	SCRATCH_REG5					0x8514</span>
<span class="cp">#define	SCRATCH_REG6					0x8518</span>
<span class="cp">#define	SCRATCH_REG7					0x851C</span>

<span class="cp">#define	SCRATCH_UMSK					0x8540</span>
<span class="cp">#define	SCRATCH_ADDR					0x8544</span>

<span class="cp">#define	CP_SEM_WAIT_TIMER				0x85BC</span>

<span class="cp">#define	CP_SEM_INCOMPLETE_TIMER_CNTL			0x85C8</span>

<span class="cp">#define CP_ME_CNTL					0x86D8</span>
<span class="cp">#define		CP_CE_HALT					(1 &lt;&lt; 24)</span>
<span class="cp">#define		CP_PFP_HALT					(1 &lt;&lt; 26)</span>
<span class="cp">#define		CP_ME_HALT					(1 &lt;&lt; 28)</span>

<span class="cp">#define	CP_COHER_CNTL2					0x85E8</span>

<span class="cp">#define	CP_RB2_RPTR					0x86f8</span>
<span class="cp">#define	CP_RB1_RPTR					0x86fc</span>
<span class="cp">#define	CP_RB0_RPTR					0x8700</span>
<span class="cp">#define	CP_RB_WPTR_DELAY				0x8704</span>

<span class="cp">#define	CP_QUEUE_THRESHOLDS				0x8760</span>
<span class="cp">#define		ROQ_IB1_START(x)				((x) &lt;&lt; 0)</span>
<span class="cp">#define		ROQ_IB2_START(x)				((x) &lt;&lt; 8)</span>
<span class="cp">#define CP_MEQ_THRESHOLDS				0x8764</span>
<span class="cp">#define		MEQ1_START(x)				((x) &lt;&lt; 0)</span>
<span class="cp">#define		MEQ2_START(x)				((x) &lt;&lt; 8)</span>

<span class="cp">#define	CP_PERFMON_CNTL					0x87FC</span>

<span class="cp">#define	VGT_VTX_VECT_EJECT_REG				0x88B0</span>

<span class="cp">#define	VGT_CACHE_INVALIDATION				0x88C4</span>
<span class="cp">#define		CACHE_INVALIDATION(x)				((x) &lt;&lt; 0)</span>
<span class="cp">#define			VC_ONLY						0</span>
<span class="cp">#define			TC_ONLY						1</span>
<span class="cp">#define			VC_AND_TC					2</span>
<span class="cp">#define		AUTO_INVLD_EN(x)				((x) &lt;&lt; 6)</span>
<span class="cp">#define			NO_AUTO						0</span>
<span class="cp">#define			ES_AUTO						1</span>
<span class="cp">#define			GS_AUTO						2</span>
<span class="cp">#define			ES_AND_GS_AUTO					3</span>
<span class="cp">#define	VGT_ESGS_RING_SIZE				0x88C8</span>
<span class="cp">#define	VGT_GSVS_RING_SIZE				0x88CC</span>

<span class="cp">#define	VGT_GS_VERTEX_REUSE				0x88D4</span>

<span class="cp">#define	VGT_PRIMITIVE_TYPE				0x8958</span>
<span class="cp">#define	VGT_INDEX_TYPE					0x895C</span>

<span class="cp">#define	VGT_NUM_INDICES					0x8970</span>
<span class="cp">#define	VGT_NUM_INSTANCES				0x8974</span>

<span class="cp">#define	VGT_TF_RING_SIZE				0x8988</span>

<span class="cp">#define	VGT_HS_OFFCHIP_PARAM				0x89B0</span>

<span class="cp">#define	VGT_TF_MEMORY_BASE				0x89B8</span>

<span class="cp">#define CC_GC_SHADER_ARRAY_CONFIG			0x89bc</span>
<span class="cp">#define		INACTIVE_CUS_MASK			0xFFFF0000</span>
<span class="cp">#define		INACTIVE_CUS_SHIFT			16</span>
<span class="cp">#define GC_USER_SHADER_ARRAY_CONFIG			0x89c0</span>

<span class="cp">#define	PA_CL_ENHANCE					0x8A14</span>
<span class="cp">#define		CLIP_VTX_REORDER_ENA				(1 &lt;&lt; 0)</span>
<span class="cp">#define		NUM_CLIP_SEQ(x)					((x) &lt;&lt; 1)</span>

<span class="cp">#define	PA_SU_LINE_STIPPLE_VALUE			0x8A60</span>

<span class="cp">#define	PA_SC_LINE_STIPPLE_STATE			0x8B10</span>

<span class="cp">#define	PA_SC_FORCE_EOV_MAX_CNTS			0x8B24</span>
<span class="cp">#define		FORCE_EOV_MAX_CLK_CNT(x)			((x) &lt;&lt; 0)</span>
<span class="cp">#define		FORCE_EOV_MAX_REZ_CNT(x)			((x) &lt;&lt; 16)</span>

<span class="cp">#define	PA_SC_FIFO_SIZE					0x8BCC</span>
<span class="cp">#define		SC_FRONTEND_PRIM_FIFO_SIZE(x)			((x) &lt;&lt; 0)</span>
<span class="cp">#define		SC_BACKEND_PRIM_FIFO_SIZE(x)			((x) &lt;&lt; 6)</span>
<span class="cp">#define		SC_HIZ_TILE_FIFO_SIZE(x)			((x) &lt;&lt; 15)</span>
<span class="cp">#define		SC_EARLYZ_TILE_FIFO_SIZE(x)			((x) &lt;&lt; 23)</span>

<span class="cp">#define	PA_SC_ENHANCE					0x8BF0</span>

<span class="cp">#define	SQ_CONFIG					0x8C00</span>

<span class="cp">#define	SQC_CACHES					0x8C08</span>

<span class="cp">#define	SX_DEBUG_1					0x9060</span>

<span class="cp">#define	SPI_STATIC_THREAD_MGMT_1			0x90E0</span>
<span class="cp">#define	SPI_STATIC_THREAD_MGMT_2			0x90E4</span>
<span class="cp">#define	SPI_STATIC_THREAD_MGMT_3			0x90E8</span>
<span class="cp">#define	SPI_PS_MAX_WAVE_ID				0x90EC</span>

<span class="cp">#define	SPI_CONFIG_CNTL					0x9100</span>

<span class="cp">#define	SPI_CONFIG_CNTL_1				0x913C</span>
<span class="cp">#define		VTX_DONE_DELAY(x)				((x) &lt;&lt; 0)</span>
<span class="cp">#define		INTERP_ONE_PRIM_PER_ROW				(1 &lt;&lt; 4)</span>

<span class="cp">#define	CGTS_TCC_DISABLE				0x9148</span>
<span class="cp">#define	CGTS_USER_TCC_DISABLE				0x914C</span>
<span class="cp">#define		TCC_DISABLE_MASK				0xFFFF0000</span>
<span class="cp">#define		TCC_DISABLE_SHIFT				16</span>

<span class="cp">#define	TA_CNTL_AUX					0x9508</span>

<span class="cp">#define CC_RB_BACKEND_DISABLE				0x98F4</span>
<span class="cp">#define		BACKEND_DISABLE(x)     			((x) &lt;&lt; 16)</span>
<span class="cp">#define GB_ADDR_CONFIG  				0x98F8</span>
<span class="cp">#define		NUM_PIPES(x)				((x) &lt;&lt; 0)</span>
<span class="cp">#define		NUM_PIPES_MASK				0x00000007</span>
<span class="cp">#define		NUM_PIPES_SHIFT				0</span>
<span class="cp">#define		PIPE_INTERLEAVE_SIZE(x)			((x) &lt;&lt; 4)</span>
<span class="cp">#define		PIPE_INTERLEAVE_SIZE_MASK		0x00000070</span>
<span class="cp">#define		PIPE_INTERLEAVE_SIZE_SHIFT		4</span>
<span class="cp">#define		NUM_SHADER_ENGINES(x)			((x) &lt;&lt; 12)</span>
<span class="cp">#define		NUM_SHADER_ENGINES_MASK			0x00003000</span>
<span class="cp">#define		NUM_SHADER_ENGINES_SHIFT		12</span>
<span class="cp">#define		SHADER_ENGINE_TILE_SIZE(x)     		((x) &lt;&lt; 16)</span>
<span class="cp">#define		SHADER_ENGINE_TILE_SIZE_MASK		0x00070000</span>
<span class="cp">#define		SHADER_ENGINE_TILE_SIZE_SHIFT		16</span>
<span class="cp">#define		NUM_GPUS(x)     			((x) &lt;&lt; 20)</span>
<span class="cp">#define		NUM_GPUS_MASK				0x00700000</span>
<span class="cp">#define		NUM_GPUS_SHIFT				20</span>
<span class="cp">#define		MULTI_GPU_TILE_SIZE(x)     		((x) &lt;&lt; 24)</span>
<span class="cp">#define		MULTI_GPU_TILE_SIZE_MASK		0x03000000</span>
<span class="cp">#define		MULTI_GPU_TILE_SIZE_SHIFT		24</span>
<span class="cp">#define		ROW_SIZE(x)             		((x) &lt;&lt; 28)</span>
<span class="cp">#define		ROW_SIZE_MASK				0x30000000</span>
<span class="cp">#define		ROW_SIZE_SHIFT				28</span>

<span class="cp">#define	GB_TILE_MODE0					0x9910</span>
<span class="cp">#       define MICRO_TILE_MODE(x)				((x) &lt;&lt; 0)</span>
<span class="cp">#              define	ADDR_SURF_DISPLAY_MICRO_TILING		0</span>
<span class="cp">#              define	ADDR_SURF_THIN_MICRO_TILING		1</span>
<span class="cp">#              define	ADDR_SURF_DEPTH_MICRO_TILING		2</span>
<span class="cp">#       define ARRAY_MODE(x)					((x) &lt;&lt; 2)</span>
<span class="cp">#              define	ARRAY_LINEAR_GENERAL			0</span>
<span class="cp">#              define	ARRAY_LINEAR_ALIGNED			1</span>
<span class="cp">#              define	ARRAY_1D_TILED_THIN1			2</span>
<span class="cp">#              define	ARRAY_2D_TILED_THIN1			4</span>
<span class="cp">#       define PIPE_CONFIG(x)					((x) &lt;&lt; 6)</span>
<span class="cp">#              define	ADDR_SURF_P2				0</span>
<span class="cp">#              define	ADDR_SURF_P4_8x16			4</span>
<span class="cp">#              define	ADDR_SURF_P4_16x16			5</span>
<span class="cp">#              define	ADDR_SURF_P4_16x32			6</span>
<span class="cp">#              define	ADDR_SURF_P4_32x32			7</span>
<span class="cp">#              define	ADDR_SURF_P8_16x16_8x16			8</span>
<span class="cp">#              define	ADDR_SURF_P8_16x32_8x16			9</span>
<span class="cp">#              define	ADDR_SURF_P8_32x32_8x16			10</span>
<span class="cp">#              define	ADDR_SURF_P8_16x32_16x16		11</span>
<span class="cp">#              define	ADDR_SURF_P8_32x32_16x16		12</span>
<span class="cp">#              define	ADDR_SURF_P8_32x32_16x32		13</span>
<span class="cp">#              define	ADDR_SURF_P8_32x64_32x32		14</span>
<span class="cp">#       define TILE_SPLIT(x)					((x) &lt;&lt; 11)</span>
<span class="cp">#              define	ADDR_SURF_TILE_SPLIT_64B		0</span>
<span class="cp">#              define	ADDR_SURF_TILE_SPLIT_128B		1</span>
<span class="cp">#              define	ADDR_SURF_TILE_SPLIT_256B		2</span>
<span class="cp">#              define	ADDR_SURF_TILE_SPLIT_512B		3</span>
<span class="cp">#              define	ADDR_SURF_TILE_SPLIT_1KB		4</span>
<span class="cp">#              define	ADDR_SURF_TILE_SPLIT_2KB		5</span>
<span class="cp">#              define	ADDR_SURF_TILE_SPLIT_4KB		6</span>
<span class="cp">#       define BANK_WIDTH(x)					((x) &lt;&lt; 14)</span>
<span class="cp">#              define	ADDR_SURF_BANK_WIDTH_1			0</span>
<span class="cp">#              define	ADDR_SURF_BANK_WIDTH_2			1</span>
<span class="cp">#              define	ADDR_SURF_BANK_WIDTH_4			2</span>
<span class="cp">#              define	ADDR_SURF_BANK_WIDTH_8			3</span>
<span class="cp">#       define BANK_HEIGHT(x)					((x) &lt;&lt; 16)</span>
<span class="cp">#              define	ADDR_SURF_BANK_HEIGHT_1			0</span>
<span class="cp">#              define	ADDR_SURF_BANK_HEIGHT_2			1</span>
<span class="cp">#              define	ADDR_SURF_BANK_HEIGHT_4			2</span>
<span class="cp">#              define	ADDR_SURF_BANK_HEIGHT_8			3</span>
<span class="cp">#       define MACRO_TILE_ASPECT(x)				((x) &lt;&lt; 18)</span>
<span class="cp">#              define	ADDR_SURF_MACRO_ASPECT_1		0</span>
<span class="cp">#              define	ADDR_SURF_MACRO_ASPECT_2		1</span>
<span class="cp">#              define	ADDR_SURF_MACRO_ASPECT_4		2</span>
<span class="cp">#              define	ADDR_SURF_MACRO_ASPECT_8		3</span>
<span class="cp">#       define NUM_BANKS(x)					((x) &lt;&lt; 20)</span>
<span class="cp">#              define	ADDR_SURF_2_BANK			0</span>
<span class="cp">#              define	ADDR_SURF_4_BANK			1</span>
<span class="cp">#              define	ADDR_SURF_8_BANK			2</span>
<span class="cp">#              define	ADDR_SURF_16_BANK			3</span>

<span class="cp">#define	CB_PERFCOUNTER0_SELECT0				0x9a20</span>
<span class="cp">#define	CB_PERFCOUNTER0_SELECT1				0x9a24</span>
<span class="cp">#define	CB_PERFCOUNTER1_SELECT0				0x9a28</span>
<span class="cp">#define	CB_PERFCOUNTER1_SELECT1				0x9a2c</span>
<span class="cp">#define	CB_PERFCOUNTER2_SELECT0				0x9a30</span>
<span class="cp">#define	CB_PERFCOUNTER2_SELECT1				0x9a34</span>
<span class="cp">#define	CB_PERFCOUNTER3_SELECT0				0x9a38</span>
<span class="cp">#define	CB_PERFCOUNTER3_SELECT1				0x9a3c</span>

<span class="cp">#define	GC_USER_RB_BACKEND_DISABLE			0x9B7C</span>
<span class="cp">#define		BACKEND_DISABLE_MASK			0x00FF0000</span>
<span class="cp">#define		BACKEND_DISABLE_SHIFT			16</span>

<span class="cp">#define	TCP_CHAN_STEER_LO				0xac0c</span>
<span class="cp">#define	TCP_CHAN_STEER_HI				0xac10</span>

<span class="cp">#define	CP_RB0_BASE					0xC100</span>
<span class="cp">#define	CP_RB0_CNTL					0xC104</span>
<span class="cp">#define		RB_BUFSZ(x)					((x) &lt;&lt; 0)</span>
<span class="cp">#define		RB_BLKSZ(x)					((x) &lt;&lt; 8)</span>
<span class="cp">#define		BUF_SWAP_32BIT					(2 &lt;&lt; 16)</span>
<span class="cp">#define		RB_NO_UPDATE					(1 &lt;&lt; 27)</span>
<span class="cp">#define		RB_RPTR_WR_ENA					(1 &lt;&lt; 31)</span>

<span class="cp">#define	CP_RB0_RPTR_ADDR				0xC10C</span>
<span class="cp">#define	CP_RB0_RPTR_ADDR_HI				0xC110</span>
<span class="cp">#define	CP_RB0_WPTR					0xC114</span>

<span class="cp">#define	CP_PFP_UCODE_ADDR				0xC150</span>
<span class="cp">#define	CP_PFP_UCODE_DATA				0xC154</span>
<span class="cp">#define	CP_ME_RAM_RADDR					0xC158</span>
<span class="cp">#define	CP_ME_RAM_WADDR					0xC15C</span>
<span class="cp">#define	CP_ME_RAM_DATA					0xC160</span>

<span class="cp">#define	CP_CE_UCODE_ADDR				0xC168</span>
<span class="cp">#define	CP_CE_UCODE_DATA				0xC16C</span>

<span class="cp">#define	CP_RB1_BASE					0xC180</span>
<span class="cp">#define	CP_RB1_CNTL					0xC184</span>
<span class="cp">#define	CP_RB1_RPTR_ADDR				0xC188</span>
<span class="cp">#define	CP_RB1_RPTR_ADDR_HI				0xC18C</span>
<span class="cp">#define	CP_RB1_WPTR					0xC190</span>
<span class="cp">#define	CP_RB2_BASE					0xC194</span>
<span class="cp">#define	CP_RB2_CNTL					0xC198</span>
<span class="cp">#define	CP_RB2_RPTR_ADDR				0xC19C</span>
<span class="cp">#define	CP_RB2_RPTR_ADDR_HI				0xC1A0</span>
<span class="cp">#define	CP_RB2_WPTR					0xC1A4</span>
<span class="cp">#define CP_INT_CNTL_RING0                               0xC1A8</span>
<span class="cp">#define CP_INT_CNTL_RING1                               0xC1AC</span>
<span class="cp">#define CP_INT_CNTL_RING2                               0xC1B0</span>
<span class="cp">#       define CNTX_BUSY_INT_ENABLE                     (1 &lt;&lt; 19)</span>
<span class="cp">#       define CNTX_EMPTY_INT_ENABLE                    (1 &lt;&lt; 20)</span>
<span class="cp">#       define WAIT_MEM_SEM_INT_ENABLE                  (1 &lt;&lt; 21)</span>
<span class="cp">#       define TIME_STAMP_INT_ENABLE                    (1 &lt;&lt; 26)</span>
<span class="cp">#       define CP_RINGID2_INT_ENABLE                    (1 &lt;&lt; 29)</span>
<span class="cp">#       define CP_RINGID1_INT_ENABLE                    (1 &lt;&lt; 30)</span>
<span class="cp">#       define CP_RINGID0_INT_ENABLE                    (1 &lt;&lt; 31)</span>
<span class="cp">#define CP_INT_STATUS_RING0                             0xC1B4</span>
<span class="cp">#define CP_INT_STATUS_RING1                             0xC1B8</span>
<span class="cp">#define CP_INT_STATUS_RING2                             0xC1BC</span>
<span class="cp">#       define WAIT_MEM_SEM_INT_STAT                    (1 &lt;&lt; 21)</span>
<span class="cp">#       define TIME_STAMP_INT_STAT                      (1 &lt;&lt; 26)</span>
<span class="cp">#       define CP_RINGID2_INT_STAT                      (1 &lt;&lt; 29)</span>
<span class="cp">#       define CP_RINGID1_INT_STAT                      (1 &lt;&lt; 30)</span>
<span class="cp">#       define CP_RINGID0_INT_STAT                      (1 &lt;&lt; 31)</span>

<span class="cp">#define	CP_DEBUG					0xC1FC</span>

<span class="cp">#define RLC_CNTL                                          0xC300</span>
<span class="cp">#       define RLC_ENABLE                                 (1 &lt;&lt; 0)</span>
<span class="cp">#define RLC_RL_BASE                                       0xC304</span>
<span class="cp">#define RLC_RL_SIZE                                       0xC308</span>
<span class="cp">#define RLC_LB_CNTL                                       0xC30C</span>
<span class="cp">#define RLC_SAVE_AND_RESTORE_BASE                         0xC310</span>
<span class="cp">#define RLC_LB_CNTR_MAX                                   0xC314</span>
<span class="cp">#define RLC_LB_CNTR_INIT                                  0xC318</span>

<span class="cp">#define RLC_CLEAR_STATE_RESTORE_BASE                      0xC320</span>

<span class="cp">#define RLC_UCODE_ADDR                                    0xC32C</span>
<span class="cp">#define RLC_UCODE_DATA                                    0xC330</span>

<span class="cp">#define RLC_MC_CNTL                                       0xC344</span>
<span class="cp">#define RLC_UCODE_CNTL                                    0xC348</span>

<span class="cp">#define PA_SC_RASTER_CONFIG                             0x28350</span>
<span class="cp">#       define RASTER_CONFIG_RB_MAP_0                   0</span>
<span class="cp">#       define RASTER_CONFIG_RB_MAP_1                   1</span>
<span class="cp">#       define RASTER_CONFIG_RB_MAP_2                   2</span>
<span class="cp">#       define RASTER_CONFIG_RB_MAP_3                   3</span>

<span class="cp">#define VGT_EVENT_INITIATOR                             0x28a90</span>
<span class="cp">#       define SAMPLE_STREAMOUTSTATS1                   (1 &lt;&lt; 0)</span>
<span class="cp">#       define SAMPLE_STREAMOUTSTATS2                   (2 &lt;&lt; 0)</span>
<span class="cp">#       define SAMPLE_STREAMOUTSTATS3                   (3 &lt;&lt; 0)</span>
<span class="cp">#       define CACHE_FLUSH_TS                           (4 &lt;&lt; 0)</span>
<span class="cp">#       define CACHE_FLUSH                              (6 &lt;&lt; 0)</span>
<span class="cp">#       define CS_PARTIAL_FLUSH                         (7 &lt;&lt; 0)</span>
<span class="cp">#       define VGT_STREAMOUT_RESET                      (10 &lt;&lt; 0)</span>
<span class="cp">#       define END_OF_PIPE_INCR_DE                      (11 &lt;&lt; 0)</span>
<span class="cp">#       define END_OF_PIPE_IB_END                       (12 &lt;&lt; 0)</span>
<span class="cp">#       define RST_PIX_CNT                              (13 &lt;&lt; 0)</span>
<span class="cp">#       define VS_PARTIAL_FLUSH                         (15 &lt;&lt; 0)</span>
<span class="cp">#       define PS_PARTIAL_FLUSH                         (16 &lt;&lt; 0)</span>
<span class="cp">#       define CACHE_FLUSH_AND_INV_TS_EVENT             (20 &lt;&lt; 0)</span>
<span class="cp">#       define ZPASS_DONE                               (21 &lt;&lt; 0)</span>
<span class="cp">#       define CACHE_FLUSH_AND_INV_EVENT                (22 &lt;&lt; 0)</span>
<span class="cp">#       define PERFCOUNTER_START                        (23 &lt;&lt; 0)</span>
<span class="cp">#       define PERFCOUNTER_STOP                         (24 &lt;&lt; 0)</span>
<span class="cp">#       define PIPELINESTAT_START                       (25 &lt;&lt; 0)</span>
<span class="cp">#       define PIPELINESTAT_STOP                        (26 &lt;&lt; 0)</span>
<span class="cp">#       define PERFCOUNTER_SAMPLE                       (27 &lt;&lt; 0)</span>
<span class="cp">#       define SAMPLE_PIPELINESTAT                      (30 &lt;&lt; 0)</span>
<span class="cp">#       define SAMPLE_STREAMOUTSTATS                    (32 &lt;&lt; 0)</span>
<span class="cp">#       define RESET_VTX_CNT                            (33 &lt;&lt; 0)</span>
<span class="cp">#       define VGT_FLUSH                                (36 &lt;&lt; 0)</span>
<span class="cp">#       define BOTTOM_OF_PIPE_TS                        (40 &lt;&lt; 0)</span>
<span class="cp">#       define DB_CACHE_FLUSH_AND_INV                   (42 &lt;&lt; 0)</span>
<span class="cp">#       define FLUSH_AND_INV_DB_DATA_TS                 (43 &lt;&lt; 0)</span>
<span class="cp">#       define FLUSH_AND_INV_DB_META                    (44 &lt;&lt; 0)</span>
<span class="cp">#       define FLUSH_AND_INV_CB_DATA_TS                 (45 &lt;&lt; 0)</span>
<span class="cp">#       define FLUSH_AND_INV_CB_META                    (46 &lt;&lt; 0)</span>
<span class="cp">#       define CS_DONE                                  (47 &lt;&lt; 0)</span>
<span class="cp">#       define PS_DONE                                  (48 &lt;&lt; 0)</span>
<span class="cp">#       define FLUSH_AND_INV_CB_PIXEL_DATA              (49 &lt;&lt; 0)</span>
<span class="cp">#       define THREAD_TRACE_START                       (51 &lt;&lt; 0)</span>
<span class="cp">#       define THREAD_TRACE_STOP                        (52 &lt;&lt; 0)</span>
<span class="cp">#       define THREAD_TRACE_FLUSH                       (54 &lt;&lt; 0)</span>
<span class="cp">#       define THREAD_TRACE_FINISH                      (55 &lt;&lt; 0)</span>

<span class="cm">/*</span>
<span class="cm"> * PM4</span>
<span class="cm"> */</span>
<span class="cp">#define	PACKET_TYPE0	0</span>
<span class="cp">#define	PACKET_TYPE1	1</span>
<span class="cp">#define	PACKET_TYPE2	2</span>
<span class="cp">#define	PACKET_TYPE3	3</span>

<span class="cp">#define CP_PACKET_GET_TYPE(h) (((h) &gt;&gt; 30) &amp; 3)</span>
<span class="cp">#define CP_PACKET_GET_COUNT(h) (((h) &gt;&gt; 16) &amp; 0x3FFF)</span>
<span class="cp">#define CP_PACKET0_GET_REG(h) (((h) &amp; 0xFFFF) &lt;&lt; 2)</span>
<span class="cp">#define CP_PACKET3_GET_OPCODE(h) (((h) &gt;&gt; 8) &amp; 0xFF)</span>
<span class="cp">#define PACKET0(reg, n)	((PACKET_TYPE0 &lt;&lt; 30) |				\</span>
<span class="cp">			 (((reg) &gt;&gt; 2) &amp; 0xFFFF) |			\</span>
<span class="cp">			 ((n) &amp; 0x3FFF) &lt;&lt; 16)</span>
<span class="cp">#define CP_PACKET2			0x80000000</span>
<span class="cp">#define		PACKET2_PAD_SHIFT		0</span>
<span class="cp">#define		PACKET2_PAD_MASK		(0x3fffffff &lt;&lt; 0)</span>

<span class="cp">#define PACKET2(v)	(CP_PACKET2 | REG_SET(PACKET2_PAD, (v)))</span>

<span class="cp">#define PACKET3(op, n)	((PACKET_TYPE3 &lt;&lt; 30) |				\</span>
<span class="cp">			 (((op) &amp; 0xFF) &lt;&lt; 8) |				\</span>
<span class="cp">			 ((n) &amp; 0x3FFF) &lt;&lt; 16)</span>

<span class="cp">#define PACKET3_COMPUTE(op, n) (PACKET3(op, n) | 1 &lt;&lt; 1)</span>

<span class="cm">/* Packet 3 types */</span>
<span class="cp">#define	PACKET3_NOP					0x10</span>
<span class="cp">#define	PACKET3_SET_BASE				0x11</span>
<span class="cp">#define		PACKET3_BASE_INDEX(x)                  ((x) &lt;&lt; 0)</span>
<span class="cp">#define			GDS_PARTITION_BASE		2</span>
<span class="cp">#define			CE_PARTITION_BASE		3</span>
<span class="cp">#define	PACKET3_CLEAR_STATE				0x12</span>
<span class="cp">#define	PACKET3_INDEX_BUFFER_SIZE			0x13</span>
<span class="cp">#define	PACKET3_DISPATCH_DIRECT				0x15</span>
<span class="cp">#define	PACKET3_DISPATCH_INDIRECT			0x16</span>
<span class="cp">#define	PACKET3_ALLOC_GDS				0x1B</span>
<span class="cp">#define	PACKET3_WRITE_GDS_RAM				0x1C</span>
<span class="cp">#define	PACKET3_ATOMIC_GDS				0x1D</span>
<span class="cp">#define	PACKET3_ATOMIC					0x1E</span>
<span class="cp">#define	PACKET3_OCCLUSION_QUERY				0x1F</span>
<span class="cp">#define	PACKET3_SET_PREDICATION				0x20</span>
<span class="cp">#define	PACKET3_REG_RMW					0x21</span>
<span class="cp">#define	PACKET3_COND_EXEC				0x22</span>
<span class="cp">#define	PACKET3_PRED_EXEC				0x23</span>
<span class="cp">#define	PACKET3_DRAW_INDIRECT				0x24</span>
<span class="cp">#define	PACKET3_DRAW_INDEX_INDIRECT			0x25</span>
<span class="cp">#define	PACKET3_INDEX_BASE				0x26</span>
<span class="cp">#define	PACKET3_DRAW_INDEX_2				0x27</span>
<span class="cp">#define	PACKET3_CONTEXT_CONTROL				0x28</span>
<span class="cp">#define	PACKET3_INDEX_TYPE				0x2A</span>
<span class="cp">#define	PACKET3_DRAW_INDIRECT_MULTI			0x2C</span>
<span class="cp">#define	PACKET3_DRAW_INDEX_AUTO				0x2D</span>
<span class="cp">#define	PACKET3_DRAW_INDEX_IMMD				0x2E</span>
<span class="cp">#define	PACKET3_NUM_INSTANCES				0x2F</span>
<span class="cp">#define	PACKET3_DRAW_INDEX_MULTI_AUTO			0x30</span>
<span class="cp">#define	PACKET3_INDIRECT_BUFFER_CONST			0x31</span>
<span class="cp">#define	PACKET3_INDIRECT_BUFFER				0x32</span>
<span class="cp">#define	PACKET3_STRMOUT_BUFFER_UPDATE			0x34</span>
<span class="cp">#define	PACKET3_DRAW_INDEX_OFFSET_2			0x35</span>
<span class="cp">#define	PACKET3_DRAW_INDEX_MULTI_ELEMENT		0x36</span>
<span class="cp">#define	PACKET3_WRITE_DATA				0x37</span>
<span class="cp">#define	PACKET3_DRAW_INDEX_INDIRECT_MULTI		0x38</span>
<span class="cp">#define	PACKET3_MEM_SEMAPHORE				0x39</span>
<span class="cp">#define	PACKET3_MPEG_INDEX				0x3A</span>
<span class="cp">#define	PACKET3_COPY_DW					0x3B</span>
<span class="cp">#define	PACKET3_WAIT_REG_MEM				0x3C</span>
<span class="cp">#define	PACKET3_MEM_WRITE				0x3D</span>
<span class="cp">#define	PACKET3_COPY_DATA				0x40</span>
<span class="cp">#define	PACKET3_PFP_SYNC_ME				0x42</span>
<span class="cp">#define	PACKET3_SURFACE_SYNC				0x43</span>
<span class="cp">#              define PACKET3_DEST_BASE_0_ENA      (1 &lt;&lt; 0)</span>
<span class="cp">#              define PACKET3_DEST_BASE_1_ENA      (1 &lt;&lt; 1)</span>
<span class="cp">#              define PACKET3_CB0_DEST_BASE_ENA    (1 &lt;&lt; 6)</span>
<span class="cp">#              define PACKET3_CB1_DEST_BASE_ENA    (1 &lt;&lt; 7)</span>
<span class="cp">#              define PACKET3_CB2_DEST_BASE_ENA    (1 &lt;&lt; 8)</span>
<span class="cp">#              define PACKET3_CB3_DEST_BASE_ENA    (1 &lt;&lt; 9)</span>
<span class="cp">#              define PACKET3_CB4_DEST_BASE_ENA    (1 &lt;&lt; 10)</span>
<span class="cp">#              define PACKET3_CB5_DEST_BASE_ENA    (1 &lt;&lt; 11)</span>
<span class="cp">#              define PACKET3_CB6_DEST_BASE_ENA    (1 &lt;&lt; 12)</span>
<span class="cp">#              define PACKET3_CB7_DEST_BASE_ENA    (1 &lt;&lt; 13)</span>
<span class="cp">#              define PACKET3_DB_DEST_BASE_ENA     (1 &lt;&lt; 14)</span>
<span class="cp">#              define PACKET3_DEST_BASE_2_ENA      (1 &lt;&lt; 19)</span>
<span class="cp">#              define PACKET3_DEST_BASE_3_ENA      (1 &lt;&lt; 21)</span>
<span class="cp">#              define PACKET3_TCL1_ACTION_ENA      (1 &lt;&lt; 22)</span>
<span class="cp">#              define PACKET3_TC_ACTION_ENA        (1 &lt;&lt; 23)</span>
<span class="cp">#              define PACKET3_CB_ACTION_ENA        (1 &lt;&lt; 25)</span>
<span class="cp">#              define PACKET3_DB_ACTION_ENA        (1 &lt;&lt; 26)</span>
<span class="cp">#              define PACKET3_SH_KCACHE_ACTION_ENA (1 &lt;&lt; 27)</span>
<span class="cp">#              define PACKET3_SH_ICACHE_ACTION_ENA (1 &lt;&lt; 29)</span>
<span class="cp">#define	PACKET3_ME_INITIALIZE				0x44</span>
<span class="cp">#define		PACKET3_ME_INITIALIZE_DEVICE_ID(x) ((x) &lt;&lt; 16)</span>
<span class="cp">#define	PACKET3_COND_WRITE				0x45</span>
<span class="cp">#define	PACKET3_EVENT_WRITE				0x46</span>
<span class="cp">#define		EVENT_TYPE(x)                           ((x) &lt;&lt; 0)</span>
<span class="cp">#define		EVENT_INDEX(x)                          ((x) &lt;&lt; 8)</span>
                <span class="cm">/* 0 - any non-TS event</span>
<span class="cm">		 * 1 - ZPASS_DONE</span>
<span class="cm">		 * 2 - SAMPLE_PIPELINESTAT</span>
<span class="cm">		 * 3 - SAMPLE_STREAMOUTSTAT*</span>
<span class="cm">		 * 4 - *S_PARTIAL_FLUSH</span>
<span class="cm">		 * 5 - EOP events</span>
<span class="cm">		 * 6 - EOS events</span>
<span class="cm">		 * 7 - CACHE_FLUSH, CACHE_FLUSH_AND_INV_EVENT</span>
<span class="cm">		 */</span>
<span class="cp">#define		INV_L2                                  (1 &lt;&lt; 20)</span>
                <span class="cm">/* INV TC L2 cache when EVENT_INDEX = 7 */</span>
<span class="cp">#define	PACKET3_EVENT_WRITE_EOP				0x47</span>
<span class="cp">#define		DATA_SEL(x)                             ((x) &lt;&lt; 29)</span>
                <span class="cm">/* 0 - discard</span>
<span class="cm">		 * 1 - send low 32bit data</span>
<span class="cm">		 * 2 - send 64bit data</span>
<span class="cm">		 * 3 - send 64bit counter value</span>
<span class="cm">		 */</span>
<span class="cp">#define		INT_SEL(x)                              ((x) &lt;&lt; 24)</span>
                <span class="cm">/* 0 - none</span>
<span class="cm">		 * 1 - interrupt only (DATA_SEL = 0)</span>
<span class="cm">		 * 2 - interrupt when data write is confirmed</span>
<span class="cm">		 */</span>
<span class="cp">#define	PACKET3_EVENT_WRITE_EOS				0x48</span>
<span class="cp">#define	PACKET3_PREAMBLE_CNTL				0x4A</span>
<span class="cp">#              define PACKET3_PREAMBLE_BEGIN_CLEAR_STATE     (2 &lt;&lt; 28)</span>
<span class="cp">#              define PACKET3_PREAMBLE_END_CLEAR_STATE       (3 &lt;&lt; 28)</span>
<span class="cp">#define	PACKET3_ONE_REG_WRITE				0x57</span>
<span class="cp">#define	PACKET3_LOAD_CONFIG_REG				0x5F</span>
<span class="cp">#define	PACKET3_LOAD_CONTEXT_REG			0x60</span>
<span class="cp">#define	PACKET3_LOAD_SH_REG				0x61</span>
<span class="cp">#define	PACKET3_SET_CONFIG_REG				0x68</span>
<span class="cp">#define		PACKET3_SET_CONFIG_REG_START			0x00008000</span>
<span class="cp">#define		PACKET3_SET_CONFIG_REG_END			0x0000b000</span>
<span class="cp">#define	PACKET3_SET_CONTEXT_REG				0x69</span>
<span class="cp">#define		PACKET3_SET_CONTEXT_REG_START			0x00028000</span>
<span class="cp">#define		PACKET3_SET_CONTEXT_REG_END			0x00029000</span>
<span class="cp">#define	PACKET3_SET_CONTEXT_REG_INDIRECT		0x73</span>
<span class="cp">#define	PACKET3_SET_RESOURCE_INDIRECT			0x74</span>
<span class="cp">#define	PACKET3_SET_SH_REG				0x76</span>
<span class="cp">#define		PACKET3_SET_SH_REG_START			0x0000b000</span>
<span class="cp">#define		PACKET3_SET_SH_REG_END				0x0000c000</span>
<span class="cp">#define	PACKET3_SET_SH_REG_OFFSET			0x77</span>
<span class="cp">#define	PACKET3_ME_WRITE				0x7A</span>
<span class="cp">#define	PACKET3_SCRATCH_RAM_WRITE			0x7D</span>
<span class="cp">#define	PACKET3_SCRATCH_RAM_READ			0x7E</span>
<span class="cp">#define	PACKET3_CE_WRITE				0x7F</span>
<span class="cp">#define	PACKET3_LOAD_CONST_RAM				0x80</span>
<span class="cp">#define	PACKET3_WRITE_CONST_RAM				0x81</span>
<span class="cp">#define	PACKET3_WRITE_CONST_RAM_OFFSET			0x82</span>
<span class="cp">#define	PACKET3_DUMP_CONST_RAM				0x83</span>
<span class="cp">#define	PACKET3_INCREMENT_CE_COUNTER			0x84</span>
<span class="cp">#define	PACKET3_INCREMENT_DE_COUNTER			0x85</span>
<span class="cp">#define	PACKET3_WAIT_ON_CE_COUNTER			0x86</span>
<span class="cp">#define	PACKET3_WAIT_ON_DE_COUNTER			0x87</span>
<span class="cp">#define	PACKET3_WAIT_ON_DE_COUNTER_DIFF			0x88</span>
<span class="cp">#define	PACKET3_SET_CE_DE_COUNTERS			0x89</span>
<span class="cp">#define	PACKET3_WAIT_ON_AVAIL_BUFFER			0x8A</span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
