[dram_structure]
protocol = DDR4
bankgroups = 8
banks_per_group = 4
rows = 524288
columns = 2048
device_width = 4
BL = 16

[timing]
tCK = 0.416
AL = 0
CL = 40
CWL = 38 # CL-2 according to some MICRON DDR5 SDRAM datasheet
tRCD = 40
tRP = 40
tRAS = 77
tRFC = 984
tRFCb = 528 
tREFI = 9360
tREFIb = 4680 # All parameters above this have been cross checked
tRPRE = 1 # not used in dramsim3
tWPRE = 2 # not used in dramsim3
tRRD_S = 8 # from DDR5 manual
tRRD_L = 12 # from DDR5 manual
tWTR_S = 54  # CWL+WBL/2+tWR-tRTP
tWTR_L = 24 # CWL+WBL/2 + 10ns
tFAW = 32 # 13.333ns
tWR = 72 # from DDR5 manual
tRTP = 18 # from DDR5 manual
tCCD_S = 8 # from DDR5 manual
tCCD_L = 12 # from DDR5 manual
tCKE = 8 # not used in dramsim3
tCKESR = 13 # tCSH_SRexit
tXS = 984  # tRFC
tXP = 18 # from DDR5 manual
tRTRS = 2 # 1.5 tCK 

[power]
VDD = 1.2 #didn't model power
IDD0 = 57
IPP0 = 3.0
IDD2P = 25
IDD2N = 37
IDD3P = 43
IDD3N = 52
IDD4W = 150
IDD4R = 168
IDD5AB = 250
IDD6x = 30

[system]
channel_size = 131072 #?
channels = 2
bus_width = 32
address_mapping = rorababgchco
queue_structure = PER_BANK
refresh_policy = RANK_LEVEL_STAGGERED
row_buf_policy = OPEN_PAGE
cmd_queue_size = 8 
trans_queue_size = 32

[other]
epoch_period = 1000000
output_level = 1
output_prefix = DDR5_baseline
