var group___a_l_t___c_l_k_m_g_r___m_a_i_n_p_l_l =
[
    [ "Register : Main PLL VCO Control Register - vco", "group___a_l_t___c_l_k_m_g_r___m_a_i_n_p_l_l___v_c_o.html", "group___a_l_t___c_l_k_m_g_r___m_a_i_n_p_l_l___v_c_o" ],
    [ "Register : Main PLL VCO Advanced Control Register - misc", "group___a_l_t___c_l_k_m_g_r___m_a_i_n_p_l_l___m_i_s_c.html", "group___a_l_t___c_l_k_m_g_r___m_a_i_n_p_l_l___m_i_s_c" ],
    [ "Register : Main PLL C0 Control Register for Clock mpu_clk - mpuclk", "group___a_l_t___c_l_k_m_g_r___m_a_i_n_p_l_l___m_p_u_c_l_k.html", "group___a_l_t___c_l_k_m_g_r___m_a_i_n_p_l_l___m_p_u_c_l_k" ],
    [ "Register : Main PLL C1 Control Register for Clock main_clk - mainclk", "group___a_l_t___c_l_k_m_g_r___m_a_i_n_p_l_l___m_a_i_n_c_l_k.html", "group___a_l_t___c_l_k_m_g_r___m_a_i_n_p_l_l___m_a_i_n_c_l_k" ],
    [ "Register : Main PLL C2 Control Register for Clock dbg_base_clk - dbgatclk", "group___a_l_t___c_l_k_m_g_r___m_a_i_n_p_l_l___d_b_g_a_t_c_l_k.html", "group___a_l_t___c_l_k_m_g_r___m_a_i_n_p_l_l___d_b_g_a_t_c_l_k" ],
    [ "Register : Main PLL C3 Control Register for Clock main_qspi_clk - mainqspiclk", "group___a_l_t___c_l_k_m_g_r___m_a_i_n_p_l_l___m_a_i_n_q_s_p_i_c_l_k.html", "group___a_l_t___c_l_k_m_g_r___m_a_i_n_p_l_l___m_a_i_n_q_s_p_i_c_l_k" ],
    [ "Register : Main PLL C4 Control Register for Clock main_nand_sdmmc_clk - mainnandsdmmcclk", "group___a_l_t___c_l_k_m_g_r___m_a_i_n_p_l_l___m_a_i_n_n_a_n_d_s_d_m_m_c_c_l_k.html", "group___a_l_t___c_l_k_m_g_r___m_a_i_n_p_l_l___m_a_i_n_n_a_n_d_s_d_m_m_c_c_l_k" ],
    [ "Register : Main PLL C5 Control Register for Clock cfg_s2f_user0_clk - cfgs2fuser0clk", "group___a_l_t___c_l_k_m_g_r___m_a_i_n_p_l_l___c_f_g_s2_f_u_s_e_r0_c_l_k.html", "group___a_l_t___c_l_k_m_g_r___m_a_i_n_p_l_l___c_f_g_s2_f_u_s_e_r0_c_l_k" ],
    [ "Register : Enable Register - en", "group___a_l_t___c_l_k_m_g_r___m_a_i_n_p_l_l___e_n.html", "group___a_l_t___c_l_k_m_g_r___m_a_i_n_p_l_l___e_n" ],
    [ "Register : Main Divide Register - maindiv", "group___a_l_t___c_l_k_m_g_r___m_a_i_n_p_l_l___m_a_i_n_d_i_v.html", "group___a_l_t___c_l_k_m_g_r___m_a_i_n_p_l_l___m_a_i_n_d_i_v" ],
    [ "Register : Debug Divide Register - dbgdiv", "group___a_l_t___c_l_k_m_g_r___m_a_i_n_p_l_l___d_b_g_d_i_v.html", "group___a_l_t___c_l_k_m_g_r___m_a_i_n_p_l_l___d_b_g_d_i_v" ],
    [ "Register : Debug Trace Divide Register - tracediv", "group___a_l_t___c_l_k_m_g_r___m_a_i_n_p_l_l___t_r_a_c_e_d_i_v.html", "group___a_l_t___c_l_k_m_g_r___m_a_i_n_p_l_l___t_r_a_c_e_d_i_v" ],
    [ "Register : L4 MP SP APB Clock Source - l4src", "group___a_l_t___c_l_k_m_g_r___m_a_i_n_p_l_l___l4_s_r_c.html", "group___a_l_t___c_l_k_m_g_r___m_a_i_n_p_l_l___l4_s_r_c" ],
    [ "Register : Main PLL Output Counter Reset Ack Status Register - stat", "group___a_l_t___c_l_k_m_g_r___m_a_i_n_p_l_l___s_t_a_t.html", "group___a_l_t___c_l_k_m_g_r___m_a_i_n_p_l_l___s_t_a_t" ],
    [ "ALT_CLKMGR_MAINPLL_s", "group___a_l_t___c_l_k_m_g_r___m_a_i_n_p_l_l.html#struct_a_l_t___c_l_k_m_g_r___m_a_i_n_p_l_l__s", [
      [ "vco", "group___a_l_t___c_l_k_m_g_r___m_a_i_n_p_l_l.html#ab29e2a7b5812b78c31b1207836d3a44a", null ],
      [ "misc", "group___a_l_t___c_l_k_m_g_r___m_a_i_n_p_l_l.html#a42b7a252e29d99780f3c92a65c00d675", null ],
      [ "mpuclk", "group___a_l_t___c_l_k_m_g_r___m_a_i_n_p_l_l.html#a4d39e8c59700ffeb7e3f7b7661bebc37", null ],
      [ "mainclk", "group___a_l_t___c_l_k_m_g_r___m_a_i_n_p_l_l.html#ac2a57b45522a57d157e071ecf53c6e1f", null ],
      [ "dbgatclk", "group___a_l_t___c_l_k_m_g_r___m_a_i_n_p_l_l.html#a323d0d59837f4c95b3b308df9db108e9", null ],
      [ "mainqspiclk", "group___a_l_t___c_l_k_m_g_r___m_a_i_n_p_l_l.html#a0ac65a83827fbc2a15966028609216bd", null ],
      [ "mainnandsdmmcclk", "group___a_l_t___c_l_k_m_g_r___m_a_i_n_p_l_l.html#a886b41f181559a13b015eafc08203790", null ],
      [ "cfgs2fuser0clk", "group___a_l_t___c_l_k_m_g_r___m_a_i_n_p_l_l.html#af3d9db8994e7cb19f2630c4d77c00192", null ],
      [ "en", "group___a_l_t___c_l_k_m_g_r___m_a_i_n_p_l_l.html#abd10a82d1cb9713effc1ae69453a7816", null ],
      [ "maindiv", "group___a_l_t___c_l_k_m_g_r___m_a_i_n_p_l_l.html#ac8a8e4d0b87239829e2743f2b445b0ab", null ],
      [ "dbgdiv", "group___a_l_t___c_l_k_m_g_r___m_a_i_n_p_l_l.html#a3c960a3bae58c9bfa066257d64f26a62", null ],
      [ "tracediv", "group___a_l_t___c_l_k_m_g_r___m_a_i_n_p_l_l.html#ac03d8795b1d14998587aebd04a98c70b", null ],
      [ "l4src", "group___a_l_t___c_l_k_m_g_r___m_a_i_n_p_l_l.html#a54b96e3d35218d5a129d0a453738cb35", null ],
      [ "stat", "group___a_l_t___c_l_k_m_g_r___m_a_i_n_p_l_l.html#a62df4d445ea84e75a79012bfd94592fb", null ],
      [ "_pad_0x38_0x40", "group___a_l_t___c_l_k_m_g_r___m_a_i_n_p_l_l.html#ac81adb9e3465b27bac51ab82ec781296", null ]
    ] ],
    [ "ALT_CLKMGR_MAINPLL_raw_s", "group___a_l_t___c_l_k_m_g_r___m_a_i_n_p_l_l.html#struct_a_l_t___c_l_k_m_g_r___m_a_i_n_p_l_l__raw__s", [
      [ "vco", "group___a_l_t___c_l_k_m_g_r___m_a_i_n_p_l_l.html#a41533e9366096234fb5c0a9cb2b95f8e", null ],
      [ "misc", "group___a_l_t___c_l_k_m_g_r___m_a_i_n_p_l_l.html#a1703206733ca7b52e0cf476ea883ea53", null ],
      [ "mpuclk", "group___a_l_t___c_l_k_m_g_r___m_a_i_n_p_l_l.html#a7ef249bad2a2668e829a966a8d91724f", null ],
      [ "mainclk", "group___a_l_t___c_l_k_m_g_r___m_a_i_n_p_l_l.html#a53939fe44a3fadda12bfc6cf55a0164f", null ],
      [ "dbgatclk", "group___a_l_t___c_l_k_m_g_r___m_a_i_n_p_l_l.html#ad4e3e15676da1ab9385215836b4998b3", null ],
      [ "mainqspiclk", "group___a_l_t___c_l_k_m_g_r___m_a_i_n_p_l_l.html#aecc1367291d2d8cbac502c9ff833d530", null ],
      [ "mainnandsdmmcclk", "group___a_l_t___c_l_k_m_g_r___m_a_i_n_p_l_l.html#aaa0309bff66927f5fd9d097c1da9863a", null ],
      [ "cfgs2fuser0clk", "group___a_l_t___c_l_k_m_g_r___m_a_i_n_p_l_l.html#a22a4fed24c736653daa8f5136e81eb4b", null ],
      [ "en", "group___a_l_t___c_l_k_m_g_r___m_a_i_n_p_l_l.html#ae48bae078dd3feab1a0d00ad41fe9d10", null ],
      [ "maindiv", "group___a_l_t___c_l_k_m_g_r___m_a_i_n_p_l_l.html#a0b590e4b688360eb420745c1252b59ff", null ],
      [ "dbgdiv", "group___a_l_t___c_l_k_m_g_r___m_a_i_n_p_l_l.html#a1c41db4fb9de4616a7ae7960cec7963c", null ],
      [ "tracediv", "group___a_l_t___c_l_k_m_g_r___m_a_i_n_p_l_l.html#a6fa04bd002b2605b8c39b37004093fab", null ],
      [ "l4src", "group___a_l_t___c_l_k_m_g_r___m_a_i_n_p_l_l.html#a30a1bbc69af758c6dd9d6b08c0469107", null ],
      [ "stat", "group___a_l_t___c_l_k_m_g_r___m_a_i_n_p_l_l.html#a13187fc56b96b40e599e200557c9c11e", null ],
      [ "_pad_0x38_0x40", "group___a_l_t___c_l_k_m_g_r___m_a_i_n_p_l_l.html#a6fceeb4fb797cca2fa6d12d7733c2716", null ]
    ] ],
    [ "ALT_CLKMGR_MAINPLL_t", "group___a_l_t___c_l_k_m_g_r___m_a_i_n_p_l_l.html#gafbd14a8633288aafc1133b7f265f1160", null ],
    [ "ALT_CLKMGR_MAINPLL_raw_t", "group___a_l_t___c_l_k_m_g_r___m_a_i_n_p_l_l.html#ga390cc00b7ca463a805985209f42763cc", null ]
];