INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sayed/Desktop/Programing/major project/major-project-/decoder_top/Absoluter_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Absoluter_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sayed/Desktop/Programing/major project/major-project-/decoder_top/Absoluter_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Absoluter_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sayed/Desktop/Programing/major project/major-project-/decoder_top/AdderWc_pipelined.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AdderWc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sayed/Desktop/Programing/major project/major-project-/decoder_top/E_mem_ne_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module E_mem_ne_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sayed/Desktop/Programing/major project/major-project-/decoder_top/NormaliseWc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NormaliserWc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sayed/Desktop/Programing/major project/major-project-/decoder_top/NormaliserW.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module normaliserW
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sayed/Desktop/Programing/major project/major-project-/decoder_top/SISO_LMEM_pipelined.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SISO_rowunit_pipe
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sayed/Desktop/Programing/major project/major-project-/decoder_top/Subtractor_pipelined.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sayed/Desktop/Programing/major project/major-project-/decoder_top/adderW2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adderW2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sayed/Desktop/Programing/major project/major-project-/decoder_top/emsggen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module emsggen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sayed/Desktop/Programing/major project/major-project-/decoder_top/m16VG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m16VG_pipelined
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sayed/Desktop/Programing/major project/major-project-/decoder_top/m2VG_pipelined_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m2VG_pipelined_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sayed/Desktop/Programing/major project/major-project-/decoder_top/m32VG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m32VG_pipelined
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sayed/Desktop/Programing/major project/major-project-/decoder_top/m4VG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4VG_pipelined
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sayed/Desktop/Programing/major project/major-project-/decoder_top/m8VG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8VG_pipelined
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sayed/Desktop/Programing/major project/major-project-/decoder_top/recovunit_dp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module recovunit_ne
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sayed/Desktop/Programing/major project/major-project-/decoder_top/subtract_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtract_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sayed/Desktop/Programing/major project/major-project-/decoder_top/subtractor_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subtractor_32_d
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sayed/Desktop/Programing/major project/major-project-/verification/Verification.srcs/sources_1/new/tb_rcu_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_rcu_1
