#!/bin/sh -e
# This file is automatically generated by VCS.  Any changes you make
# to it will be overwritten the next time VCS is run.
vcs '-sverilog' '-xprop=tmerge' '+vc' '-Mupdate' '-Mdir=build/csrc' '-line' '-full64' '-kdb' '-lca' '-nc' '-debug_access+all+reverse' '+warn=noTFIPC' '+warn=noDEBUG_DEP' '+warn=noENUMASSIGN' '+warn=noLCA_FEATURES_ENABLED' '+define+CLOCK_PERIOD=10.0' '+define+DEPTH=16' '+define+WIDTH=32' '+define+MAX_CNT=3' 'axi_stream_interconnect_tb.sv' 'axi_stream_interconnect.sv' 'encoder.sv' 'psel_gen.sv' 'FIFO.sv' 'memDP.sv' '-o' 'build/simv' 2>&1
