// ==============================================================
// Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// ==============================================================
#ifndef __nn_inference_hwmm_layer1_Pipeline_prod14_layer1_weights_11_H__
#define __nn_inference_hwmm_layer1_Pipeline_prod14_layer1_weights_11_H__


#include <systemc>
using namespace sc_core;
using namespace sc_dt;




#include <iostream>
#include <fstream>

struct nn_inference_hwmm_layer1_Pipeline_prod14_layer1_weights_11_ram : public sc_core::sc_module {

  static const unsigned DataWidth = 32;
  static const unsigned AddressRange = 100;
  static const unsigned AddressWidth = 7;

//latency = 1
//input_reg = 1
//output_reg = 0
sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in <sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


sc_lv<DataWidth> ram[AddressRange];


   SC_CTOR(nn_inference_hwmm_layer1_Pipeline_prod14_layer1_weights_11_ram) {
        ram[0] = "0b10111111100110010110001001100111";
        ram[1] = "0b10111101101111100000010111011001";
        ram[2] = "0b00111111111110101111101011011110";
        ram[3] = "0b10111111011011110101011100100010";
        ram[4] = "0b10111111011000000001001100111100";
        ram[5] = "0b10111110010111101010110110110011";
        ram[6] = "0b00111110110111001101011011101101";
        ram[7] = "0b10111111100111101110111011111110";
        ram[8] = "0b11000000000101011101011101111100";
        ram[9] = "0b00111110001101110110011001110110";
        ram[10] = "0b10111111011010100111000101100011";
        ram[11] = "0b00111111000001010000101001001001";
        ram[12] = "0b10111111001101011010110001011101";
        ram[13] = "0b10111111000000100100111110010110";
        ram[14] = "0b10111111011010110100011111111101";
        ram[15] = "0b10111110001100111111110011001110";
        ram[16] = "0b10111111010010010010111010100011";
        ram[17] = "0b10111111101001010011010110100011";
        ram[18] = "0b10111111001001111110100110110001";
        ram[19] = "0b10111111000011000101001011111101";
        ram[20] = "0b00111110100111001101111010001110";
        ram[21] = "0b00111101001110011111011110111001";
        ram[22] = "0b10111101000011100111001010101001";
        ram[23] = "0b10111110101111111011110010001010";
        ram[24] = "0b10111111000001001000111100110001";
        ram[25] = "0b10111111010010010011011101111111";
        ram[26] = "0b10111101000101001001010000011111";
        ram[27] = "0b00111110001110010010110111101111";
        ram[28] = "0b10111100001011101100111111111110";
        ram[29] = "0b10111111101000011101110111011001";
        ram[30] = "0b00111111100100101100000100010101";
        ram[31] = "0b00111110100011110101100000101010";
        ram[32] = "0b10111011101110010111000101110111";
        ram[33] = "0b10111100101110111001111001101100";
        ram[34] = "0b00111110011100001001010101010111";
        ram[35] = "0b00111111000100010110110000110111";
        ram[36] = "0b10111101010101111010010010011100";
        ram[37] = "0b00111101111010011011101110001100";
        ram[38] = "0b10111110001110011001100011110011";
        ram[39] = "0b10111111001110110010100011010001";
        ram[40] = "0b00111110011101000000001010100010";
        ram[41] = "0b00111110100100100010001000001010";
        ram[42] = "0b10111100100000001010011101100110";
        ram[43] = "0b00111101111111100010110010011011";
        ram[44] = "0b00111110011110111000100101100011";
        ram[45] = "0b00111110111100111001100011101000";
        ram[46] = "0b00111101100111110011111101000111";
        ram[47] = "0b00111101110111101101011101010110";
        ram[48] = "0b00111100101111111011010010101000";
        ram[49] = "0b00111110001101111100110001100101";
        ram[50] = "0b10111101001011010000101001110011";
        ram[51] = "0b00111111000001010101001011110010";
        ram[52] = "0b00111110001001111010010000111000";
        ram[53] = "0b10111100001100101111111110000101";
        ram[54] = "0b00111101111100001111101010111011";
        ram[55] = "0b00111110100010101101100010100001";
        ram[56] = "0b00111111000001100001100111001110";
        ram[57] = "0b10111101101110000000101010000011";
        ram[58] = "0b10111110011010000000010110001110";
        ram[59] = "0b00111110100000101010101000100000";
        ram[60] = "0b10111111000100100000101010110010";
        ram[61] = "0b00111110101110100011101000010101";
        ram[62] = "0b00111101011001011111000001100111";
        ram[63] = "0b00111110100100011100000001011101";
        ram[64] = "0b10111110011001001011111010101011";
        ram[65] = "0b00111111001110100111101110101000";
        ram[66] = "0b00111110111100100101010011101101";
        ram[67] = "0b10111110101010101101101100100000";
        ram[68] = "0b10111101110010101111001101110101";
        ram[69] = "0b00111110111010011100110100011010";
        ram[70] = "0b00111101000110110000111101110100";
        ram[71] = "0b10111111100101100110001011000101";
        ram[72] = "0b10111110111101011100011111111011";
        ram[73] = "0b00111110100111100101001101110110";
        ram[74] = "0b00111110010101111001000100101001";
        ram[75] = "0b10111110110001111101110000001100";
        ram[76] = "0b10111111010000111000010011100011";
        ram[77] = "0b10111110001111010011001100111101";
        ram[78] = "0b10111101111010110010111111111111";
        ram[79] = "0b00111111010111011011001101101110";
        ram[80] = "0b10111111010011110011100110110111";
        ram[81] = "0b10111111001110011101010110101011";
        ram[82] = "0b10111110110110010000000010110000";
        ram[83] = "0b10111111011101010001111111100000";
        ram[84] = "0b10111111100111101000011001011000";
        ram[85] = "0b10111111100110000100110000011110";
        ram[86] = "0b10111111011001111010000001101001";
        ram[87] = "0b10111111100011000110010010101000";
        ram[88] = "0b10111111101011110101001011010001";
        ram[89] = "0b00111111000111001101111001100110";
        ram[90] = "0b11000000001011001001010010101010";
        ram[91] = "0b11000000001001100011100010001101";
        ram[92] = "0b10111111100001010101000110111110";
        ram[93] = "0b10111111100110000011000001101111";
        ram[94] = "0b10111101001000100000010000001100";
        ram[95] = "0b00111111010000010000110100001100";
        ram[96] = "0b10111110001110110101111000010011";
        ram[97] = "0b00111111010010000000010111001000";
        ram[98] = "0b10111111101011001111011100001011";
        ram[99] = "0b10111111100011100100011100011010";


SC_METHOD(prc_write_0);
  sensitive<<clk.pos();
   }


void prc_write_0()
{
    if (ce0.read() == sc_dt::Log_1) 
    {
            if(address0.read().is_01() && address0.read().to_uint()<AddressRange)
              q0 = ram[address0.read().to_uint()];
            else
              q0 = sc_lv<DataWidth>();
    }
}


}; //endmodule


SC_MODULE(nn_inference_hwmm_layer1_Pipeline_prod14_layer1_weights_11) {


static const unsigned DataWidth = 32;
static const unsigned AddressRange = 100;
static const unsigned AddressWidth = 7;

sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in<sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


nn_inference_hwmm_layer1_Pipeline_prod14_layer1_weights_11_ram* meminst;


SC_CTOR(nn_inference_hwmm_layer1_Pipeline_prod14_layer1_weights_11) {
meminst = new nn_inference_hwmm_layer1_Pipeline_prod14_layer1_weights_11_ram("nn_inference_hwmm_layer1_Pipeline_prod14_layer1_weights_11_ram");
meminst->address0(address0);
meminst->ce0(ce0);
meminst->q0(q0);

meminst->reset(reset);
meminst->clk(clk);
}
~nn_inference_hwmm_layer1_Pipeline_prod14_layer1_weights_11() {
    delete meminst;
}


};//endmodule
#endif
