// Seed: 4221383272
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_5;
  wire id_6;
  assign id_6 = id_1;
  assign id_4 = 1'd0;
  final $display;
  wire id_7;
  always @(posedge id_1) id_7 = id_5;
endmodule
module module_1 (
    input wor id_0,
    input wire id_1,
    input supply1 id_2,
    input uwire id_3,
    output supply0 id_4,
    output wand id_5,
    output supply0 id_6,
    input wor id_7,
    input wor id_8,
    input tri0 id_9,
    input supply0 id_10,
    input wand id_11,
    output supply0 id_12,
    input uwire id_13,
    input tri1 id_14
    , id_16
);
  wire id_17;
  module_0 modCall_1 (
      id_17,
      id_17,
      id_17,
      id_17
  );
  always @(id_17 or 1) assign id_5.id_1 = 1;
  always @(id_1) begin : LABEL_0
    id_6 = {1{id_0}};
  end
endmodule
