   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 18, 4
  12              		.thumb
  13              		.file	"stm32f4xx_flash.c"
  23              	.Ltext0:
  24              		.file 1 "../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c"
 24578              		.align	2
 24579              		.global	FLASH_SetLatency
 24580              		.thumb
 24581              		.thumb_func
 24583              	FLASH_SetLatency:
 24584              	.LFB110:
   1:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** /**
   2:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   ******************************************************************************
   3:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   * @file    stm32f4xx_flash.c
   4:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   * @author  MCD Application Team
   5:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   * @version V1.0.0
   6:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   * @date    30-September-2011
   7:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   * @brief   This file provides firmware functions to manage the following 
   8:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *          functionalities of the FLASH peripheral:
   9:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *            - FLASH Interface configuration
  10:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *            - FLASH Memory Programming
  11:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *            - Option Bytes Programming
  12:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *            - Interrupts and flags management
  13:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *  
  14:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *  @verbatim
  15:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *  
  16:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *          ===================================================================
  17:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *                                 How to use this driver
  18:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *          ===================================================================
  19:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *                           
  20:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *          This driver provides functions to configure and program the FLASH 
  21:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *          memory of all STM32F4xx devices.
  22:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *          These functions are split in 4 groups:
  23:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   * 
  24:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *           1. FLASH Interface configuration functions: this group includes the
  25:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *              management of the following features:
  26:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *                    - Set the latency
  27:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *                    - Enable/Disable the prefetch buffer
  28:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *                    - Enable/Disable the Instruction cache and the Data cache
  29:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *                    - Reset the Instruction cache and the Data cache
  30:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *  
  31:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *           2. FLASH Memory Programming functions: this group includes all needed
  32:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *              functions to erase and program the main memory:
  33:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *                    - Lock and Unlock the FLASH interface
  34:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *                    - Erase function: Erase sector, erase all sectors
  35:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *                    - Program functions: byte, half word, word and double word
  36:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *  
  37:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *           3. Option Bytes Programming functions: this group includes all needed
  38:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *              functions to manage the Option Bytes:
  39:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *                    - Set/Reset the write protection
  40:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *                    - Set the Read protection Level
  41:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *                    - Set the BOR level
  42:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *                    - Program the user Option Bytes
  43:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *                    - Launch the Option Bytes loader
  44:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *  
  45:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *           4. Interrupts and flags management functions: this group 
  46:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *              includes all needed functions to:
  47:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *                    - Enable/Disable the FLASH interrupt sources
  48:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *                    - Get flags status
  49:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *                    - Clear flags
  50:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *                    - Get FLASH operation status
  51:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *                    - Wait for last FLASH operation
  52:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   * 
  53:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *  @endverbatim
  54:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *                      
  55:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   ******************************************************************************
  56:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   * @attention
  57:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *
  58:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
  59:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE
  60:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY
  61:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING
  62:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE
  63:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
  64:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *
  65:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   * <h2><center>&copy; COPYRIGHT 2011 STMicroelectronics</center></h2>
  66:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   ******************************************************************************
  67:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   */
  68:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** 
  69:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** /* Includes ------------------------------------------------------------------*/
  70:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** #include "stm32f4xx_flash.h"
  71:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** 
  72:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** /** @addtogroup STM32F4xx_StdPeriph_Driver
  73:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   * @{
  74:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   */
  75:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** 
  76:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** /** @defgroup FLASH 
  77:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   * @brief FLASH driver modules
  78:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   * @{
  79:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   */ 
  80:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** 
  81:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** /* Private typedef -----------------------------------------------------------*/
  82:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** /* Private define ------------------------------------------------------------*/ 
  83:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** #define SECTOR_MASK               ((uint32_t)0xFFFFFF07)
  84:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** 
  85:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** /* Private macro -------------------------------------------------------------*/
  86:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** /* Private variables ---------------------------------------------------------*/
  87:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** /* Private function prototypes -----------------------------------------------*/
  88:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** /* Private functions ---------------------------------------------------------*/
  89:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** 
  90:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** /** @defgroup FLASH_Private_Functions
  91:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   * @{
  92:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   */ 
  93:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** 
  94:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** /** @defgroup FLASH_Group1 FLASH Interface configuration functions
  95:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *  @brief   FLASH Interface configuration functions 
  96:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****  *
  97:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** 
  98:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** @verbatim   
  99:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****  ===============================================================================
 100:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****                        FLASH Interface configuration functions
 101:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****  ===============================================================================
 102:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** 
 103:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****    This group includes the following functions:
 104:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****     - void FLASH_SetLatency(uint32_t FLASH_Latency)
 105:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****        To correctly read data from FLASH memory, the number of wait states (LATENCY) 
 106:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****        must be correctly programmed according to the frequency of the CPU clock 
 107:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****       (HCLK) and the supply voltage of the device.
 108:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****  +-------------------------------------------------------------------------------------+     
 109:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****  | Latency       |                HCLK clock frequency (MHz)                           |
 110:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****  |               |---------------------------------------------------------------------|     
 111:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****  |               | voltage range  | voltage range  | voltage range   | voltage range   |
 112:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****  |               | 2.7 V - 3.6 V  | 2.4 V - 2.7 V  | 2.1 V - 2.4 V   | 1.8 V - 2.1 V   |
 113:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****  |---------------|----------------|----------------|-----------------|-----------------|           
 114:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****  |0WS(1CPU cycle)|0 < HCLK <= 30  |0 < HCLK <= 24  |0 < HCLK <= 18   |0 < HCLK <= 16   |
 115:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****  |---------------|----------------|----------------|-----------------|-----------------|   
 116:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****  |1WS(2CPU cycle)|30 < HCLK <= 60 |24 < HCLK <= 48 |18 < HCLK <= 36  |16 < HCLK <= 32  | 
 117:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****  |---------------|----------------|----------------|-----------------|-----------------|   
 118:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****  |2WS(3CPU cycle)|60 < HCLK <= 90 |48 < HCLK <= 72 |36 < HCLK <= 54  |32 < HCLK <= 48  |
 119:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****  |---------------|----------------|----------------|-----------------|-----------------| 
 120:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****  |3WS(4CPU cycle)|90 < HCLK <= 120|72 < HCLK <= 96 |54 < HCLK <= 72  |48 < HCLK <= 64  |
 121:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****  |---------------|----------------|----------------|-----------------|-----------------| 
 122:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****  |4WS(5CPU cycle)|120< HCLK <= 150|96 < HCLK <= 120|72 < HCLK <= 90  |64 < HCLK <= 80  |
 123:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****  |---------------|----------------|----------------|-----------------|-----------------| 
 124:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****  |5WS(6CPU cycle)|120< HCLK <= 168|120< HCLK <= 144|90 < HCLK <= 108 |80 < HCLK <= 96  | 
 125:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****  |---------------|----------------|----------------|-----------------|-----------------| 
 126:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****  |6WS(7CPU cycle)|      NA        |144< HCLK <= 168|108 < HCLK <= 120|96 < HCLK <= 112 | 
 127:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****  |---------------|----------------|----------------|-----------------|-----------------| 
 128:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****  |7WS(8CPU cycle)|      NA        |      NA        |120 < HCLK <= 138|112 < HCLK <= 120| 
 129:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****  |***************|****************|****************|*****************|*****************|***********
 130:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****  |               | voltage range  | voltage range  | voltage range   | voltage range   | voltage ra
 131:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****  |               | 2.7 V - 3.6 V  | 2.4 V - 2.7 V  | 2.1 V - 2.4 V   | 1.8 V - 2.1 V   | with Exter
 132:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****  |---------------|----------------|----------------|-----------------|-----------------|-----------
 133:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****  |Max Parallelism|      x32       |               x16                |       x8        |          x
 134:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****  |---------------|----------------|----------------|-----------------|-----------------|-----------
 135:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****  |PSIZE[1:0]     |      10        |               01                 |       00        |           
 136:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****  +-------------------------------------------------------------------------------------------------
 137:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****    @note When VOS bit (in PWR_CR register) is reset to '0’, the maximum value of HCLK is 144 MHz.
 138:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****          You can use PWR_MainRegulatorModeConfig() function to set or reset this bit.
 139:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****              
 140:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****     - void FLASH_PrefetchBufferCmd(FunctionalState NewState)
 141:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****     - void FLASH_InstructionCacheCmd(FunctionalState NewState)
 142:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****     - void FLASH_DataCacheCmd(FunctionalState NewState)
 143:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****     - void FLASH_InstructionCacheReset(void)
 144:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****     - void FLASH_DataCacheReset(void)
 145:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****    
 146:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****    The unlock sequence is not needed for these functions.
 147:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****  
 148:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** @endverbatim
 149:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   * @{
 150:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   */
 151:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****  
 152:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** /**
 153:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   * @brief  Sets the code latency value.
 154:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   * @param  FLASH_Latency: specifies the FLASH Latency value.
 155:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *          This parameter can be one of the following values:
 156:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *            @arg FLASH_Latency_0: FLASH Zero Latency cycle
 157:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *            @arg FLASH_Latency_1: FLASH One Latency cycle
 158:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *            @arg FLASH_Latency_2: FLASH Two Latency cycles
 159:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *            @arg FLASH_Latency_3: FLASH Three Latency cycles
 160:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *            @arg FLASH_Latency_4: FLASH Four Latency cycles 
 161:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *            @arg FLASH_Latency_5: FLASH Five Latency cycles 
 162:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *            @arg FLASH_Latency_6: FLASH Six Latency cycles
 163:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *            @arg FLASH_Latency_7: FLASH Seven Latency cycles      
 164:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   * @retval None
 165:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   */
 166:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** void FLASH_SetLatency(uint32_t FLASH_Latency)
 167:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** {
 24585              		.loc 1 167 0
 24586              		.cfi_startproc
 24587              		@ args = 0, pretend = 0, frame = 8
 24588              		@ frame_needed = 1, uses_anonymous_args = 0
 24589              		@ link register save eliminated.
 24590 0000 80B4     		push	{r7}
 24591              	.LCFI0:
 24592              		.cfi_def_cfa_offset 4
 24593 0002 83B0     		sub	sp, sp, #12
 24594              	.LCFI1:
 24595              		.cfi_def_cfa_offset 16
 24596 0004 00AF     		add	r7, sp, #0
 24597              		.cfi_offset 7, -4
 24598              	.LCFI2:
 24599              		.cfi_def_cfa_register 7
 24600 0006 7860     		str	r0, [r7, #4]
 168:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   /* Check the parameters */
 169:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   assert_param(IS_FLASH_LATENCY(FLASH_Latency));
 170:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   
 171:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   /* Perform Byte access to FLASH_ACR[8:0] to set the Latency value */
 172:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *(__IO uint8_t *)ACR_BYTE0_ADDRESS = (uint8_t)FLASH_Latency;
 24601              		.loc 1 172 0
 24602 0008 044B     		ldr	r3, .L2
 24603 000a 7A68     		ldr	r2, [r7, #4]
 24604 000c D2B2     		uxtb	r2, r2
 24605 000e 1A70     		strb	r2, [r3, #0]
 173:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** }
 24606              		.loc 1 173 0
 24607 0010 07F10C07 		add	r7, r7, #12
 24608 0014 BD46     		mov	sp, r7
 24609 0016 80BC     		pop	{r7}
 24610 0018 7047     		bx	lr
 24611              	.L3:
 24612 001a 00BF     		.align	2
 24613              	.L2:
 24614 001c 003C0240 		.word	1073888256
 24615              		.cfi_endproc
 24616              	.LFE110:
 24618              		.section	.text.FLASH_PrefetchBufferCmd,"ax",%progbits
 24619              		.align	2
 24620              		.global	FLASH_PrefetchBufferCmd
 24621              		.thumb
 24622              		.thumb_func
 24624              	FLASH_PrefetchBufferCmd:
 24625              	.LFB111:
 174:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** 
 175:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** /**
 176:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   * @brief  Enables or disables the Prefetch Buffer.
 177:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   * @param  NewState: new state of the Prefetch Buffer.
 178:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *          This parameter  can be: ENABLE or DISABLE.
 179:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   * @retval None
 180:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   */
 181:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** void FLASH_PrefetchBufferCmd(FunctionalState NewState)
 182:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** {
 24626              		.loc 1 182 0
 24627              		.cfi_startproc
 24628              		@ args = 0, pretend = 0, frame = 8
 24629              		@ frame_needed = 1, uses_anonymous_args = 0
 24630              		@ link register save eliminated.
 24631 0000 80B4     		push	{r7}
 24632              	.LCFI3:
 24633              		.cfi_def_cfa_offset 4
 24634 0002 83B0     		sub	sp, sp, #12
 24635              	.LCFI4:
 24636              		.cfi_def_cfa_offset 16
 24637 0004 00AF     		add	r7, sp, #0
 24638              		.cfi_offset 7, -4
 24639              	.LCFI5:
 24640              		.cfi_def_cfa_register 7
 24641 0006 0346     		mov	r3, r0
 24642 0008 FB71     		strb	r3, [r7, #7]
 183:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   /* Check the parameters */
 184:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 185:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   
 186:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   /* Enable or disable the Prefetch Buffer */
 187:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   if(NewState != DISABLE)
 24643              		.loc 1 187 0
 24644 000a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 24645 000c 002B     		cmp	r3, #0
 24646 000e 06D0     		beq	.L5
 188:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   {
 189:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****     FLASH->ACR |= FLASH_ACR_PRFTEN;
 24647              		.loc 1 189 0
 24648 0010 084B     		ldr	r3, .L7
 24649 0012 084A     		ldr	r2, .L7
 24650 0014 1268     		ldr	r2, [r2, #0]
 24651 0016 42F48072 		orr	r2, r2, #256
 24652 001a 1A60     		str	r2, [r3, #0]
 24653 001c 05E0     		b	.L4
 24654              	.L5:
 190:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   }
 191:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   else
 192:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   {
 193:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****     FLASH->ACR &= (~FLASH_ACR_PRFTEN);
 24655              		.loc 1 193 0
 24656 001e 054B     		ldr	r3, .L7
 24657 0020 044A     		ldr	r2, .L7
 24658 0022 1268     		ldr	r2, [r2, #0]
 24659 0024 22F48072 		bic	r2, r2, #256
 24660 0028 1A60     		str	r2, [r3, #0]
 24661              	.L4:
 194:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   }
 195:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** }
 24662              		.loc 1 195 0
 24663 002a 07F10C07 		add	r7, r7, #12
 24664 002e BD46     		mov	sp, r7
 24665 0030 80BC     		pop	{r7}
 24666 0032 7047     		bx	lr
 24667              	.L8:
 24668              		.align	2
 24669              	.L7:
 24670 0034 003C0240 		.word	1073888256
 24671              		.cfi_endproc
 24672              	.LFE111:
 24674              		.section	.text.FLASH_InstructionCacheCmd,"ax",%progbits
 24675              		.align	2
 24676              		.global	FLASH_InstructionCacheCmd
 24677              		.thumb
 24678              		.thumb_func
 24680              	FLASH_InstructionCacheCmd:
 24681              	.LFB112:
 196:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** 
 197:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** /**
 198:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   * @brief  Enables or disables the Instruction Cache feature.
 199:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   * @param  NewState: new state of the Instruction Cache.
 200:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *          This parameter  can be: ENABLE or DISABLE.
 201:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   * @retval None
 202:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   */
 203:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** void FLASH_InstructionCacheCmd(FunctionalState NewState)
 204:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** {
 24682              		.loc 1 204 0
 24683              		.cfi_startproc
 24684              		@ args = 0, pretend = 0, frame = 8
 24685              		@ frame_needed = 1, uses_anonymous_args = 0
 24686              		@ link register save eliminated.
 24687 0000 80B4     		push	{r7}
 24688              	.LCFI6:
 24689              		.cfi_def_cfa_offset 4
 24690 0002 83B0     		sub	sp, sp, #12
 24691              	.LCFI7:
 24692              		.cfi_def_cfa_offset 16
 24693 0004 00AF     		add	r7, sp, #0
 24694              		.cfi_offset 7, -4
 24695              	.LCFI8:
 24696              		.cfi_def_cfa_register 7
 24697 0006 0346     		mov	r3, r0
 24698 0008 FB71     		strb	r3, [r7, #7]
 205:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   /* Check the parameters */
 206:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 207:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   
 208:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   if(NewState != DISABLE)
 24699              		.loc 1 208 0
 24700 000a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 24701 000c 002B     		cmp	r3, #0
 24702 000e 06D0     		beq	.L10
 209:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   {
 210:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****     FLASH->ACR |= FLASH_ACR_ICEN;
 24703              		.loc 1 210 0
 24704 0010 084B     		ldr	r3, .L12
 24705 0012 084A     		ldr	r2, .L12
 24706 0014 1268     		ldr	r2, [r2, #0]
 24707 0016 42F40072 		orr	r2, r2, #512
 24708 001a 1A60     		str	r2, [r3, #0]
 24709 001c 05E0     		b	.L9
 24710              	.L10:
 211:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   }
 212:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   else
 213:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   {
 214:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****     FLASH->ACR &= (~FLASH_ACR_ICEN);
 24711              		.loc 1 214 0
 24712 001e 054B     		ldr	r3, .L12
 24713 0020 044A     		ldr	r2, .L12
 24714 0022 1268     		ldr	r2, [r2, #0]
 24715 0024 22F40072 		bic	r2, r2, #512
 24716 0028 1A60     		str	r2, [r3, #0]
 24717              	.L9:
 215:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   }
 216:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** }
 24718              		.loc 1 216 0
 24719 002a 07F10C07 		add	r7, r7, #12
 24720 002e BD46     		mov	sp, r7
 24721 0030 80BC     		pop	{r7}
 24722 0032 7047     		bx	lr
 24723              	.L13:
 24724              		.align	2
 24725              	.L12:
 24726 0034 003C0240 		.word	1073888256
 24727              		.cfi_endproc
 24728              	.LFE112:
 24730              		.section	.text.FLASH_DataCacheCmd,"ax",%progbits
 24731              		.align	2
 24732              		.global	FLASH_DataCacheCmd
 24733              		.thumb
 24734              		.thumb_func
 24736              	FLASH_DataCacheCmd:
 24737              	.LFB113:
 217:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** 
 218:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** /**
 219:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   * @brief  Enables or disables the Data Cache feature.
 220:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   * @param  NewState: new state of the Data Cache.
 221:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *          This parameter  can be: ENABLE or DISABLE.
 222:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   * @retval None
 223:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   */
 224:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** void FLASH_DataCacheCmd(FunctionalState NewState)
 225:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** {
 24738              		.loc 1 225 0
 24739              		.cfi_startproc
 24740              		@ args = 0, pretend = 0, frame = 8
 24741              		@ frame_needed = 1, uses_anonymous_args = 0
 24742              		@ link register save eliminated.
 24743 0000 80B4     		push	{r7}
 24744              	.LCFI9:
 24745              		.cfi_def_cfa_offset 4
 24746 0002 83B0     		sub	sp, sp, #12
 24747              	.LCFI10:
 24748              		.cfi_def_cfa_offset 16
 24749 0004 00AF     		add	r7, sp, #0
 24750              		.cfi_offset 7, -4
 24751              	.LCFI11:
 24752              		.cfi_def_cfa_register 7
 24753 0006 0346     		mov	r3, r0
 24754 0008 FB71     		strb	r3, [r7, #7]
 226:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   /* Check the parameters */
 227:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 228:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   
 229:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   if(NewState != DISABLE)
 24755              		.loc 1 229 0
 24756 000a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 24757 000c 002B     		cmp	r3, #0
 24758 000e 06D0     		beq	.L15
 230:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   {
 231:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****     FLASH->ACR |= FLASH_ACR_DCEN;
 24759              		.loc 1 231 0
 24760 0010 084B     		ldr	r3, .L17
 24761 0012 084A     		ldr	r2, .L17
 24762 0014 1268     		ldr	r2, [r2, #0]
 24763 0016 42F48062 		orr	r2, r2, #1024
 24764 001a 1A60     		str	r2, [r3, #0]
 24765 001c 05E0     		b	.L14
 24766              	.L15:
 232:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   }
 233:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   else
 234:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   {
 235:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****     FLASH->ACR &= (~FLASH_ACR_DCEN);
 24767              		.loc 1 235 0
 24768 001e 054B     		ldr	r3, .L17
 24769 0020 044A     		ldr	r2, .L17
 24770 0022 1268     		ldr	r2, [r2, #0]
 24771 0024 22F48062 		bic	r2, r2, #1024
 24772 0028 1A60     		str	r2, [r3, #0]
 24773              	.L14:
 236:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   }
 237:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** }
 24774              		.loc 1 237 0
 24775 002a 07F10C07 		add	r7, r7, #12
 24776 002e BD46     		mov	sp, r7
 24777 0030 80BC     		pop	{r7}
 24778 0032 7047     		bx	lr
 24779              	.L18:
 24780              		.align	2
 24781              	.L17:
 24782 0034 003C0240 		.word	1073888256
 24783              		.cfi_endproc
 24784              	.LFE113:
 24786              		.section	.text.FLASH_InstructionCacheReset,"ax",%progbits
 24787              		.align	2
 24788              		.global	FLASH_InstructionCacheReset
 24789              		.thumb
 24790              		.thumb_func
 24792              	FLASH_InstructionCacheReset:
 24793              	.LFB114:
 238:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** 
 239:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** /**
 240:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   * @brief  Resets the Instruction Cache.
 241:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   * @note   This function must be used only when the Instruction Cache is disabled.  
 242:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   * @param  None
 243:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   * @retval None
 244:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   */
 245:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** void FLASH_InstructionCacheReset(void)
 246:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** {
 24794              		.loc 1 246 0
 24795              		.cfi_startproc
 24796              		@ args = 0, pretend = 0, frame = 0
 24797              		@ frame_needed = 1, uses_anonymous_args = 0
 24798              		@ link register save eliminated.
 24799 0000 80B4     		push	{r7}
 24800              	.LCFI12:
 24801              		.cfi_def_cfa_offset 4
 24802 0002 00AF     		add	r7, sp, #0
 24803              		.cfi_offset 7, -4
 24804              	.LCFI13:
 24805              		.cfi_def_cfa_register 7
 247:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   FLASH->ACR |= FLASH_ACR_ICRST;
 24806              		.loc 1 247 0
 24807 0004 044B     		ldr	r3, .L20
 24808 0006 044A     		ldr	r2, .L20
 24809 0008 1268     		ldr	r2, [r2, #0]
 24810 000a 42F40062 		orr	r2, r2, #2048
 24811 000e 1A60     		str	r2, [r3, #0]
 248:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** }
 24812              		.loc 1 248 0
 24813 0010 BD46     		mov	sp, r7
 24814 0012 80BC     		pop	{r7}
 24815 0014 7047     		bx	lr
 24816              	.L21:
 24817 0016 00BF     		.align	2
 24818              	.L20:
 24819 0018 003C0240 		.word	1073888256
 24820              		.cfi_endproc
 24821              	.LFE114:
 24823              		.section	.text.FLASH_DataCacheReset,"ax",%progbits
 24824              		.align	2
 24825              		.global	FLASH_DataCacheReset
 24826              		.thumb
 24827              		.thumb_func
 24829              	FLASH_DataCacheReset:
 24830              	.LFB115:
 249:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** 
 250:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** /**
 251:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   * @brief  Resets the Data Cache.
 252:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   * @note   This function must be used only when the Data Cache is disabled.  
 253:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   * @param  None
 254:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   * @retval None
 255:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   */
 256:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** void FLASH_DataCacheReset(void)
 257:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** {
 24831              		.loc 1 257 0
 24832              		.cfi_startproc
 24833              		@ args = 0, pretend = 0, frame = 0
 24834              		@ frame_needed = 1, uses_anonymous_args = 0
 24835              		@ link register save eliminated.
 24836 0000 80B4     		push	{r7}
 24837              	.LCFI14:
 24838              		.cfi_def_cfa_offset 4
 24839 0002 00AF     		add	r7, sp, #0
 24840              		.cfi_offset 7, -4
 24841              	.LCFI15:
 24842              		.cfi_def_cfa_register 7
 258:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   FLASH->ACR |= FLASH_ACR_DCRST;
 24843              		.loc 1 258 0
 24844 0004 044B     		ldr	r3, .L23
 24845 0006 044A     		ldr	r2, .L23
 24846 0008 1268     		ldr	r2, [r2, #0]
 24847 000a 42F48052 		orr	r2, r2, #4096
 24848 000e 1A60     		str	r2, [r3, #0]
 259:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** }
 24849              		.loc 1 259 0
 24850 0010 BD46     		mov	sp, r7
 24851 0012 80BC     		pop	{r7}
 24852 0014 7047     		bx	lr
 24853              	.L24:
 24854 0016 00BF     		.align	2
 24855              	.L23:
 24856 0018 003C0240 		.word	1073888256
 24857              		.cfi_endproc
 24858              	.LFE115:
 24860              		.section	.text.FLASH_Unlock,"ax",%progbits
 24861              		.align	2
 24862              		.global	FLASH_Unlock
 24863              		.thumb
 24864              		.thumb_func
 24866              	FLASH_Unlock:
 24867              	.LFB116:
 260:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** 
 261:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** /**
 262:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   * @}
 263:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   */
 264:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** 
 265:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** /** @defgroup FLASH_Group2 FLASH Memory Programming functions
 266:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****  *  @brief   FLASH Memory Programming functions
 267:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****  *
 268:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** @verbatim   
 269:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****  ===============================================================================
 270:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****                       FLASH Memory Programming functions
 271:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****  ===============================================================================   
 272:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** 
 273:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****    This group includes the following functions:
 274:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****     - void FLASH_Unlock(void)
 275:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****     - void FLASH_Lock(void)
 276:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****     - FLASH_Status FLASH_EraseSector(uint32_t FLASH_Sector, uint8_t VoltageRange)
 277:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****     - FLASH_Status FLASH_EraseAllSectors(uint8_t VoltageRange)
 278:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****     - FLASH_Status FLASH_ProgramDoubleWord(uint32_t Address, uint64_t Data)
 279:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****     - FLASH_Status FLASH_ProgramWord(uint32_t Address, uint32_t Data)
 280:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****     - FLASH_Status FLASH_ProgramHalfWord(uint32_t Address, uint16_t Data)
 281:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****     - FLASH_Status FLASH_ProgramByte(uint32_t Address, uint8_t Data)
 282:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****    
 283:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****    Any operation of erase or program should follow these steps:
 284:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****    1. Call the FLASH_Unlock() function to enable the FLASH control register access
 285:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** 
 286:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****    2. Call the desired function to erase sector(s) or program data
 287:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** 
 288:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****    3. Call the FLASH_Lock() function to disable the FLASH control register access
 289:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****       (recommended to protect the FLASH memory against possible unwanted operation)
 290:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****     
 291:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** @endverbatim
 292:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   * @{
 293:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   */
 294:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** 
 295:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** /**
 296:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   * @brief  Unlocks the FLASH control register access
 297:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   * @param  None
 298:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   * @retval None
 299:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   */
 300:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** void FLASH_Unlock(void)
 301:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** {
 24868              		.loc 1 301 0
 24869              		.cfi_startproc
 24870              		@ args = 0, pretend = 0, frame = 0
 24871              		@ frame_needed = 1, uses_anonymous_args = 0
 24872              		@ link register save eliminated.
 24873 0000 80B4     		push	{r7}
 24874              	.LCFI16:
 24875              		.cfi_def_cfa_offset 4
 24876 0002 00AF     		add	r7, sp, #0
 24877              		.cfi_offset 7, -4
 24878              	.LCFI17:
 24879              		.cfi_def_cfa_register 7
 302:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   if((FLASH->CR & FLASH_CR_LOCK) != RESET)
 24880              		.loc 1 302 0
 24881 0004 064B     		ldr	r3, .L27
 24882 0006 1B69     		ldr	r3, [r3, #16]
 24883 0008 002B     		cmp	r3, #0
 24884 000a 05DA     		bge	.L25
 303:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   {
 304:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****     /* Authorize the FLASH Registers access */
 305:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****     FLASH->KEYR = FLASH_KEY1;
 24885              		.loc 1 305 0
 24886 000c 044B     		ldr	r3, .L27
 24887 000e 054A     		ldr	r2, .L27+4
 24888 0010 5A60     		str	r2, [r3, #4]
 306:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****     FLASH->KEYR = FLASH_KEY2;
 24889              		.loc 1 306 0
 24890 0012 034B     		ldr	r3, .L27
 24891 0014 044A     		ldr	r2, .L27+8
 24892 0016 5A60     		str	r2, [r3, #4]
 24893              	.L25:
 307:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   }  
 308:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** }
 24894              		.loc 1 308 0
 24895 0018 BD46     		mov	sp, r7
 24896 001a 80BC     		pop	{r7}
 24897 001c 7047     		bx	lr
 24898              	.L28:
 24899 001e 00BF     		.align	2
 24900              	.L27:
 24901 0020 003C0240 		.word	1073888256
 24902 0024 23016745 		.word	1164378403
 24903 0028 AB89EFCD 		.word	-839939669
 24904              		.cfi_endproc
 24905              	.LFE116:
 24907              		.section	.text.FLASH_Lock,"ax",%progbits
 24908              		.align	2
 24909              		.global	FLASH_Lock
 24910              		.thumb
 24911              		.thumb_func
 24913              	FLASH_Lock:
 24914              	.LFB117:
 309:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** 
 310:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** /**
 311:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   * @brief  Locks the FLASH control register access
 312:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   * @param  None
 313:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   * @retval None
 314:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   */
 315:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** void FLASH_Lock(void)
 316:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** {
 24915              		.loc 1 316 0
 24916              		.cfi_startproc
 24917              		@ args = 0, pretend = 0, frame = 0
 24918              		@ frame_needed = 1, uses_anonymous_args = 0
 24919              		@ link register save eliminated.
 24920 0000 80B4     		push	{r7}
 24921              	.LCFI18:
 24922              		.cfi_def_cfa_offset 4
 24923 0002 00AF     		add	r7, sp, #0
 24924              		.cfi_offset 7, -4
 24925              	.LCFI19:
 24926              		.cfi_def_cfa_register 7
 317:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   /* Set the LOCK Bit to lock the FLASH Registers access */
 318:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   FLASH->CR |= FLASH_CR_LOCK;
 24927              		.loc 1 318 0
 24928 0004 044B     		ldr	r3, .L30
 24929 0006 044A     		ldr	r2, .L30
 24930 0008 1269     		ldr	r2, [r2, #16]
 24931 000a 42F00042 		orr	r2, r2, #-2147483648
 24932 000e 1A61     		str	r2, [r3, #16]
 319:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** }
 24933              		.loc 1 319 0
 24934 0010 BD46     		mov	sp, r7
 24935 0012 80BC     		pop	{r7}
 24936 0014 7047     		bx	lr
 24937              	.L31:
 24938 0016 00BF     		.align	2
 24939              	.L30:
 24940 0018 003C0240 		.word	1073888256
 24941              		.cfi_endproc
 24942              	.LFE117:
 24944              		.section	.text.FLASH_EraseSector,"ax",%progbits
 24945              		.align	2
 24946              		.global	FLASH_EraseSector
 24947              		.thumb
 24948              		.thumb_func
 24950              	FLASH_EraseSector:
 24951              	.LFB118:
 320:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** 
 321:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** /**
 322:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   * @brief  Erases a specified FLASH Sector.
 323:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *   
 324:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   * @param  FLASH_Sector: The Sector number to be erased.
 325:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *          This parameter can be a value between FLASH_Sector_0 and FLASH_Sector_11
 326:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *    
 327:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   * @param  VoltageRange: The device voltage range which defines the erase parallelism.  
 328:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *          This parameter can be one of the following values:
 329:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *            @arg VoltageRange_1: when the device voltage range is 1.8V to 2.1V, 
 330:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *                                  the operation will be done by byte (8-bit) 
 331:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *            @arg VoltageRange_2: when the device voltage range is 2.1V to 2.7V,
 332:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *                                  the operation will be done by half word (16-bit)
 333:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *            @arg VoltageRange_3: when the device voltage range is 2.7V to 3.6V,
 334:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *                                  the operation will be done by word (32-bit)
 335:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *            @arg VoltageRange_4: when the device voltage range is 2.7V to 3.6V + External Vpp, 
 336:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *                                  the operation will be done by double word (64-bit)
 337:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *       
 338:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   * @retval FLASH Status: The returned value can be: FLASH_BUSY, FLASH_ERROR_PROGRAM,
 339:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *                       FLASH_ERROR_WRP, FLASH_ERROR_OPERATION or FLASH_COMPLETE.
 340:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   */
 341:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** FLASH_Status FLASH_EraseSector(uint32_t FLASH_Sector, uint8_t VoltageRange)
 342:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** {
 24952              		.loc 1 342 0
 24953              		.cfi_startproc
 24954              		@ args = 0, pretend = 0, frame = 16
 24955              		@ frame_needed = 1, uses_anonymous_args = 0
 24956 0000 80B5     		push	{r7, lr}
 24957              	.LCFI20:
 24958              		.cfi_def_cfa_offset 8
 24959 0002 84B0     		sub	sp, sp, #16
 24960              	.LCFI21:
 24961              		.cfi_def_cfa_offset 24
 24962 0004 00AF     		add	r7, sp, #0
 24963              		.cfi_offset 14, -4
 24964              		.cfi_offset 7, -8
 24965              	.LCFI22:
 24966              		.cfi_def_cfa_register 7
 24967 0006 7860     		str	r0, [r7, #4]
 24968 0008 0B46     		mov	r3, r1
 24969 000a FB70     		strb	r3, [r7, #3]
 343:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   uint32_t tmp_psize = 0x0;
 24970              		.loc 1 343 0
 24971 000c 4FF00003 		mov	r3, #0
 24972 0010 FB60     		str	r3, [r7, #12]
 344:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   FLASH_Status status = FLASH_COMPLETE;
 24973              		.loc 1 344 0
 24974 0012 4FF00803 		mov	r3, #8
 24975 0016 FB72     		strb	r3, [r7, #11]
 345:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** 
 346:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   /* Check the parameters */
 347:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   assert_param(IS_FLASH_SECTOR(FLASH_Sector));
 348:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   assert_param(IS_VOLTAGERANGE(VoltageRange));
 349:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   
 350:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   if(VoltageRange == VoltageRange_1)
 24976              		.loc 1 350 0
 24977 0018 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 24978 001a 002B     		cmp	r3, #0
 24979 001c 03D1     		bne	.L33
 351:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   {
 352:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****      tmp_psize = FLASH_PSIZE_BYTE;
 24980              		.loc 1 352 0
 24981 001e 4FF00003 		mov	r3, #0
 24982 0022 FB60     		str	r3, [r7, #12]
 24983 0024 10E0     		b	.L34
 24984              	.L33:
 353:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   }
 354:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   else if(VoltageRange == VoltageRange_2)
 24985              		.loc 1 354 0
 24986 0026 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 24987 0028 012B     		cmp	r3, #1
 24988 002a 03D1     		bne	.L35
 355:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   {
 356:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****     tmp_psize = FLASH_PSIZE_HALF_WORD;
 24989              		.loc 1 356 0
 24990 002c 4FF48073 		mov	r3, #256
 24991 0030 FB60     		str	r3, [r7, #12]
 24992 0032 09E0     		b	.L34
 24993              	.L35:
 357:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   }
 358:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   else if(VoltageRange == VoltageRange_3)
 24994              		.loc 1 358 0
 24995 0034 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 24996 0036 022B     		cmp	r3, #2
 24997 0038 03D1     		bne	.L36
 359:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   {
 360:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****     tmp_psize = FLASH_PSIZE_WORD;
 24998              		.loc 1 360 0
 24999 003a 4FF40073 		mov	r3, #512
 25000 003e FB60     		str	r3, [r7, #12]
 25001 0040 02E0     		b	.L34
 25002              	.L36:
 361:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   }
 362:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   else
 363:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   {
 364:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****     tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 25003              		.loc 1 364 0
 25004 0042 4FF44073 		mov	r3, #768
 25005 0046 FB60     		str	r3, [r7, #12]
 25006              	.L34:
 365:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   }
 366:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   /* Wait for last operation to be completed */
 367:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   status = FLASH_WaitForLastOperation();
 25007              		.loc 1 367 0
 25008 0048 FFF7FEFF 		bl	FLASH_WaitForLastOperation
 25009 004c 0346     		mov	r3, r0
 25010 004e FB72     		strb	r3, [r7, #11]
 368:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   
 369:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   if(status == FLASH_COMPLETE)
 25011              		.loc 1 369 0
 25012 0050 FB7A     		ldrb	r3, [r7, #11]	@ zero_extendqisi2
 25013 0052 082B     		cmp	r3, #8
 25014 0054 31D1     		bne	.L37
 370:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   { 
 371:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****     /* if the previous operation is completed, proceed to erase the sector */
 372:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****     FLASH->CR &= CR_PSIZE_MASK;
 25015              		.loc 1 372 0
 25016 0056 1C4B     		ldr	r3, .L38
 25017 0058 1B4A     		ldr	r2, .L38
 25018 005a 1269     		ldr	r2, [r2, #16]
 25019 005c 22F44072 		bic	r2, r2, #768
 25020 0060 1A61     		str	r2, [r3, #16]
 373:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****     FLASH->CR |= tmp_psize;
 25021              		.loc 1 373 0
 25022 0062 194B     		ldr	r3, .L38
 25023 0064 184A     		ldr	r2, .L38
 25024 0066 1169     		ldr	r1, [r2, #16]
 25025 0068 FA68     		ldr	r2, [r7, #12]
 25026 006a 41EA0202 		orr	r2, r1, r2
 25027 006e 1A61     		str	r2, [r3, #16]
 374:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****     FLASH->CR &= SECTOR_MASK;
 25028              		.loc 1 374 0
 25029 0070 154B     		ldr	r3, .L38
 25030 0072 154A     		ldr	r2, .L38
 25031 0074 1269     		ldr	r2, [r2, #16]
 25032 0076 22F0F802 		bic	r2, r2, #248
 25033 007a 1A61     		str	r2, [r3, #16]
 375:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****     FLASH->CR |= FLASH_CR_SER | FLASH_Sector;
 25034              		.loc 1 375 0
 25035 007c 124B     		ldr	r3, .L38
 25036 007e 124A     		ldr	r2, .L38
 25037 0080 1169     		ldr	r1, [r2, #16]
 25038 0082 7A68     		ldr	r2, [r7, #4]
 25039 0084 41EA0202 		orr	r2, r1, r2
 25040 0088 42F00202 		orr	r2, r2, #2
 25041 008c 1A61     		str	r2, [r3, #16]
 376:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****     FLASH->CR |= FLASH_CR_STRT;
 25042              		.loc 1 376 0
 25043 008e 0E4B     		ldr	r3, .L38
 25044 0090 0D4A     		ldr	r2, .L38
 25045 0092 1269     		ldr	r2, [r2, #16]
 25046 0094 42F48032 		orr	r2, r2, #65536
 25047 0098 1A61     		str	r2, [r3, #16]
 377:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****     
 378:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****     /* Wait for last operation to be completed */
 379:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****     status = FLASH_WaitForLastOperation();
 25048              		.loc 1 379 0
 25049 009a FFF7FEFF 		bl	FLASH_WaitForLastOperation
 25050 009e 0346     		mov	r3, r0
 25051 00a0 FB72     		strb	r3, [r7, #11]
 380:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****     
 381:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****     /* if the erase operation is completed, disable the SER Bit */
 382:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****     FLASH->CR &= (~FLASH_CR_SER);
 25052              		.loc 1 382 0
 25053 00a2 094B     		ldr	r3, .L38
 25054 00a4 084A     		ldr	r2, .L38
 25055 00a6 1269     		ldr	r2, [r2, #16]
 25056 00a8 22F00202 		bic	r2, r2, #2
 25057 00ac 1A61     		str	r2, [r3, #16]
 383:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****     FLASH->CR &= SECTOR_MASK; 
 25058              		.loc 1 383 0
 25059 00ae 064B     		ldr	r3, .L38
 25060 00b0 054A     		ldr	r2, .L38
 25061 00b2 1269     		ldr	r2, [r2, #16]
 25062 00b4 22F0F802 		bic	r2, r2, #248
 25063 00b8 1A61     		str	r2, [r3, #16]
 25064              	.L37:
 384:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   }
 385:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   /* Return the Erase Status */
 386:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   return status;
 25065              		.loc 1 386 0
 25066 00ba FB7A     		ldrb	r3, [r7, #11]	@ zero_extendqisi2
 387:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** }
 25067              		.loc 1 387 0
 25068 00bc 1846     		mov	r0, r3
 25069 00be 07F11007 		add	r7, r7, #16
 25070 00c2 BD46     		mov	sp, r7
 25071 00c4 80BD     		pop	{r7, pc}
 25072              	.L39:
 25073 00c6 00BF     		.align	2
 25074              	.L38:
 25075 00c8 003C0240 		.word	1073888256
 25076              		.cfi_endproc
 25077              	.LFE118:
 25079              		.section	.text.FLASH_EraseAllSectors,"ax",%progbits
 25080              		.align	2
 25081              		.global	FLASH_EraseAllSectors
 25082              		.thumb
 25083              		.thumb_func
 25085              	FLASH_EraseAllSectors:
 25086              	.LFB119:
 388:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** 
 389:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** /**
 390:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   * @brief  Erases all FLASH Sectors.
 391:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *    
 392:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   * @param  VoltageRange: The device voltage range which defines the erase parallelism.  
 393:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *          This parameter can be one of the following values:
 394:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *            @arg VoltageRange_1: when the device voltage range is 1.8V to 2.1V, 
 395:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *                                  the operation will be done by byte (8-bit) 
 396:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *            @arg VoltageRange_2: when the device voltage range is 2.1V to 2.7V,
 397:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *                                  the operation will be done by half word (16-bit)
 398:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *            @arg VoltageRange_3: when the device voltage range is 2.7V to 3.6V,
 399:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *                                  the operation will be done by word (32-bit)
 400:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *            @arg VoltageRange_4: when the device voltage range is 2.7V to 3.6V + External Vpp, 
 401:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *                                  the operation will be done by double word (64-bit)
 402:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *       
 403:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   * @retval FLASH Status: The returned value can be: FLASH_BUSY, FLASH_ERROR_PROGRAM,
 404:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *                       FLASH_ERROR_WRP, FLASH_ERROR_OPERATION or FLASH_COMPLETE.
 405:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   */
 406:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** FLASH_Status FLASH_EraseAllSectors(uint8_t VoltageRange)
 407:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** {
 25087              		.loc 1 407 0
 25088              		.cfi_startproc
 25089              		@ args = 0, pretend = 0, frame = 16
 25090              		@ frame_needed = 1, uses_anonymous_args = 0
 25091 0000 80B5     		push	{r7, lr}
 25092              	.LCFI23:
 25093              		.cfi_def_cfa_offset 8
 25094 0002 84B0     		sub	sp, sp, #16
 25095              	.LCFI24:
 25096              		.cfi_def_cfa_offset 24
 25097 0004 00AF     		add	r7, sp, #0
 25098              		.cfi_offset 14, -4
 25099              		.cfi_offset 7, -8
 25100              	.LCFI25:
 25101              		.cfi_def_cfa_register 7
 25102 0006 0346     		mov	r3, r0
 25103 0008 FB71     		strb	r3, [r7, #7]
 408:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   uint32_t tmp_psize = 0x0;
 25104              		.loc 1 408 0
 25105 000a 4FF00003 		mov	r3, #0
 25106 000e FB60     		str	r3, [r7, #12]
 409:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   FLASH_Status status = FLASH_COMPLETE;
 25107              		.loc 1 409 0
 25108 0010 4FF00803 		mov	r3, #8
 25109 0014 FB72     		strb	r3, [r7, #11]
 410:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   
 411:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   /* Wait for last operation to be completed */
 412:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   status = FLASH_WaitForLastOperation();
 25110              		.loc 1 412 0
 25111 0016 FFF7FEFF 		bl	FLASH_WaitForLastOperation
 25112 001a 0346     		mov	r3, r0
 25113 001c FB72     		strb	r3, [r7, #11]
 413:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   assert_param(IS_VOLTAGERANGE(VoltageRange));
 414:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   
 415:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   if(VoltageRange == VoltageRange_1)
 25114              		.loc 1 415 0
 25115 001e FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 25116 0020 002B     		cmp	r3, #0
 25117 0022 03D1     		bne	.L41
 416:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   {
 417:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****      tmp_psize = FLASH_PSIZE_BYTE;
 25118              		.loc 1 417 0
 25119 0024 4FF00003 		mov	r3, #0
 25120 0028 FB60     		str	r3, [r7, #12]
 25121 002a 10E0     		b	.L42
 25122              	.L41:
 418:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   }
 419:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   else if(VoltageRange == VoltageRange_2)
 25123              		.loc 1 419 0
 25124 002c FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 25125 002e 012B     		cmp	r3, #1
 25126 0030 03D1     		bne	.L43
 420:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   {
 421:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****     tmp_psize = FLASH_PSIZE_HALF_WORD;
 25127              		.loc 1 421 0
 25128 0032 4FF48073 		mov	r3, #256
 25129 0036 FB60     		str	r3, [r7, #12]
 25130 0038 09E0     		b	.L42
 25131              	.L43:
 422:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   }
 423:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   else if(VoltageRange == VoltageRange_3)
 25132              		.loc 1 423 0
 25133 003a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 25134 003c 022B     		cmp	r3, #2
 25135 003e 03D1     		bne	.L44
 424:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   {
 425:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****     tmp_psize = FLASH_PSIZE_WORD;
 25136              		.loc 1 425 0
 25137 0040 4FF40073 		mov	r3, #512
 25138 0044 FB60     		str	r3, [r7, #12]
 25139 0046 02E0     		b	.L42
 25140              	.L44:
 426:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   }
 427:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   else
 428:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   {
 429:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****     tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 25141              		.loc 1 429 0
 25142 0048 4FF44073 		mov	r3, #768
 25143 004c FB60     		str	r3, [r7, #12]
 25144              	.L42:
 430:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   }  
 431:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   if(status == FLASH_COMPLETE)
 25145              		.loc 1 431 0
 25146 004e FB7A     		ldrb	r3, [r7, #11]	@ zero_extendqisi2
 25147 0050 082B     		cmp	r3, #8
 25148 0052 22D1     		bne	.L45
 432:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   {
 433:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****     /* if the previous operation is completed, proceed to erase all sectors */
 434:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****      FLASH->CR &= CR_PSIZE_MASK;
 25149              		.loc 1 434 0
 25150 0054 144B     		ldr	r3, .L46
 25151 0056 144A     		ldr	r2, .L46
 25152 0058 1269     		ldr	r2, [r2, #16]
 25153 005a 22F44072 		bic	r2, r2, #768
 25154 005e 1A61     		str	r2, [r3, #16]
 435:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****      FLASH->CR |= tmp_psize;
 25155              		.loc 1 435 0
 25156 0060 114B     		ldr	r3, .L46
 25157 0062 114A     		ldr	r2, .L46
 25158 0064 1169     		ldr	r1, [r2, #16]
 25159 0066 FA68     		ldr	r2, [r7, #12]
 25160 0068 41EA0202 		orr	r2, r1, r2
 25161 006c 1A61     		str	r2, [r3, #16]
 436:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****      FLASH->CR |= FLASH_CR_MER;
 25162              		.loc 1 436 0
 25163 006e 0E4B     		ldr	r3, .L46
 25164 0070 0D4A     		ldr	r2, .L46
 25165 0072 1269     		ldr	r2, [r2, #16]
 25166 0074 42F00402 		orr	r2, r2, #4
 25167 0078 1A61     		str	r2, [r3, #16]
 437:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****      FLASH->CR |= FLASH_CR_STRT;
 25168              		.loc 1 437 0
 25169 007a 0B4B     		ldr	r3, .L46
 25170 007c 0A4A     		ldr	r2, .L46
 25171 007e 1269     		ldr	r2, [r2, #16]
 25172 0080 42F48032 		orr	r2, r2, #65536
 25173 0084 1A61     		str	r2, [r3, #16]
 438:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****     
 439:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****     /* Wait for last operation to be completed */
 440:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****     status = FLASH_WaitForLastOperation();
 25174              		.loc 1 440 0
 25175 0086 FFF7FEFF 		bl	FLASH_WaitForLastOperation
 25176 008a 0346     		mov	r3, r0
 25177 008c FB72     		strb	r3, [r7, #11]
 441:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** 
 442:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****     /* if the erase operation is completed, disable the MER Bit */
 443:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****     FLASH->CR &= (~FLASH_CR_MER);
 25178              		.loc 1 443 0
 25179 008e 064B     		ldr	r3, .L46
 25180 0090 054A     		ldr	r2, .L46
 25181 0092 1269     		ldr	r2, [r2, #16]
 25182 0094 22F00402 		bic	r2, r2, #4
 25183 0098 1A61     		str	r2, [r3, #16]
 25184              	.L45:
 444:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** 
 445:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   }   
 446:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   /* Return the Erase Status */
 447:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   return status;
 25185              		.loc 1 447 0
 25186 009a FB7A     		ldrb	r3, [r7, #11]	@ zero_extendqisi2
 448:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** }
 25187              		.loc 1 448 0
 25188 009c 1846     		mov	r0, r3
 25189 009e 07F11007 		add	r7, r7, #16
 25190 00a2 BD46     		mov	sp, r7
 25191 00a4 80BD     		pop	{r7, pc}
 25192              	.L47:
 25193 00a6 00BF     		.align	2
 25194              	.L46:
 25195 00a8 003C0240 		.word	1073888256
 25196              		.cfi_endproc
 25197              	.LFE119:
 25199              		.section	.text.FLASH_ProgramDoubleWord,"ax",%progbits
 25200              		.align	2
 25201              		.global	FLASH_ProgramDoubleWord
 25202              		.thumb
 25203              		.thumb_func
 25205              	FLASH_ProgramDoubleWord:
 25206              	.LFB120:
 449:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** 
 450:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** /**
 451:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   * @brief  Programs a double word (64-bit) at a specified address.
 452:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   * @note   This function must be used when the device voltage range is from
 453:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *         2.7V to 3.6V and an External Vpp is present.           
 454:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   * @param  Address: specifies the address to be programmed.
 455:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   * @param  Data: specifies the data to be programmed.
 456:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   * @retval FLASH Status: The returned value can be: FLASH_BUSY, FLASH_ERROR_PROGRAM,
 457:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *                       FLASH_ERROR_WRP, FLASH_ERROR_OPERATION or FLASH_COMPLETE.
 458:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   */
 459:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** FLASH_Status FLASH_ProgramDoubleWord(uint32_t Address, uint64_t Data)
 460:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** {
 25207              		.loc 1 460 0
 25208              		.cfi_startproc
 25209              		@ args = 0, pretend = 0, frame = 24
 25210              		@ frame_needed = 1, uses_anonymous_args = 0
 25211 0000 80B5     		push	{r7, lr}
 25212              	.LCFI26:
 25213              		.cfi_def_cfa_offset 8
 25214 0002 86B0     		sub	sp, sp, #24
 25215              	.LCFI27:
 25216              		.cfi_def_cfa_offset 32
 25217 0004 00AF     		add	r7, sp, #0
 25218              		.cfi_offset 14, -4
 25219              		.cfi_offset 7, -8
 25220              	.LCFI28:
 25221              		.cfi_def_cfa_register 7
 25222 0006 F860     		str	r0, [r7, #12]
 25223 0008 C7E90023 		strd	r2, [r7]
 461:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   FLASH_Status status = FLASH_COMPLETE;
 25224              		.loc 1 461 0
 25225 000c 4FF00803 		mov	r3, #8
 25226 0010 FB75     		strb	r3, [r7, #23]
 462:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** 
 463:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   /* Check the parameters */
 464:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   assert_param(IS_FLASH_ADDRESS(Address));
 465:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** 
 466:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   /* Wait for last operation to be completed */
 467:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   status = FLASH_WaitForLastOperation();
 25227              		.loc 1 467 0
 25228 0012 FFF7FEFF 		bl	FLASH_WaitForLastOperation
 25229 0016 0346     		mov	r3, r0
 25230 0018 FB75     		strb	r3, [r7, #23]
 468:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   
 469:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   if(status == FLASH_COMPLETE)
 25231              		.loc 1 469 0
 25232 001a FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 25233 001c 082B     		cmp	r3, #8
 25234 001e 20D1     		bne	.L49
 470:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   {
 471:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****     /* if the previous operation is completed, proceed to program the new data */
 472:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****     FLASH->CR &= CR_PSIZE_MASK;
 25235              		.loc 1 472 0
 25236 0020 134B     		ldr	r3, .L50
 25237 0022 134A     		ldr	r2, .L50
 25238 0024 1269     		ldr	r2, [r2, #16]
 25239 0026 22F44072 		bic	r2, r2, #768
 25240 002a 1A61     		str	r2, [r3, #16]
 473:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****     FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 25241              		.loc 1 473 0
 25242 002c 104B     		ldr	r3, .L50
 25243 002e 104A     		ldr	r2, .L50
 25244 0030 1269     		ldr	r2, [r2, #16]
 25245 0032 42F44072 		orr	r2, r2, #768
 25246 0036 1A61     		str	r2, [r3, #16]
 474:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****     FLASH->CR |= FLASH_CR_PG;
 25247              		.loc 1 474 0
 25248 0038 0D4B     		ldr	r3, .L50
 25249 003a 0D4A     		ldr	r2, .L50
 25250 003c 1269     		ldr	r2, [r2, #16]
 25251 003e 42F00102 		orr	r2, r2, #1
 25252 0042 1A61     		str	r2, [r3, #16]
 475:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   
 476:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****     *(__IO uint64_t*)Address = Data;
 25253              		.loc 1 476 0
 25254 0044 F968     		ldr	r1, [r7, #12]
 25255 0046 D7E90023 		ldrd	r2, [r7]
 25256 004a C1E90023 		strd	r2, [r1]
 477:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****         
 478:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****     /* Wait for last operation to be completed */
 479:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****     status = FLASH_WaitForLastOperation();
 25257              		.loc 1 479 0
 25258 004e FFF7FEFF 		bl	FLASH_WaitForLastOperation
 25259 0052 0346     		mov	r3, r0
 25260 0054 FB75     		strb	r3, [r7, #23]
 480:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** 
 481:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****     /* if the program operation is completed, disable the PG Bit */
 482:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****     FLASH->CR &= (~FLASH_CR_PG);
 25261              		.loc 1 482 0
 25262 0056 064B     		ldr	r3, .L50
 25263 0058 054A     		ldr	r2, .L50
 25264 005a 1269     		ldr	r2, [r2, #16]
 25265 005c 22F00102 		bic	r2, r2, #1
 25266 0060 1A61     		str	r2, [r3, #16]
 25267              	.L49:
 483:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   } 
 484:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   /* Return the Program Status */
 485:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   return status;
 25268              		.loc 1 485 0
 25269 0062 FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
 486:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** }
 25270              		.loc 1 486 0
 25271 0064 1846     		mov	r0, r3
 25272 0066 07F11807 		add	r7, r7, #24
 25273 006a BD46     		mov	sp, r7
 25274 006c 80BD     		pop	{r7, pc}
 25275              	.L51:
 25276 006e 00BF     		.align	2
 25277              	.L50:
 25278 0070 003C0240 		.word	1073888256
 25279              		.cfi_endproc
 25280              	.LFE120:
 25282              		.section	.text.FLASH_ProgramWord,"ax",%progbits
 25283              		.align	2
 25284              		.global	FLASH_ProgramWord
 25285              		.thumb
 25286              		.thumb_func
 25288              	FLASH_ProgramWord:
 25289              	.LFB121:
 487:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** 
 488:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** /**
 489:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   * @brief  Programs a word (32-bit) at a specified address.
 490:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   * @param  Address: specifies the address to be programmed.
 491:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *         This parameter can be any address in Program memory zone or in OTP zone.  
 492:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   * @note   This function must be used when the device voltage range is from 2.7V to 3.6V. 
 493:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   * @param  Data: specifies the data to be programmed.
 494:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   * @retval FLASH Status: The returned value can be: FLASH_BUSY, FLASH_ERROR_PROGRAM,
 495:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *                       FLASH_ERROR_WRP, FLASH_ERROR_OPERATION or FLASH_COMPLETE.
 496:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   */
 497:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** FLASH_Status FLASH_ProgramWord(uint32_t Address, uint32_t Data)
 498:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** {
 25290              		.loc 1 498 0
 25291              		.cfi_startproc
 25292              		@ args = 0, pretend = 0, frame = 16
 25293              		@ frame_needed = 1, uses_anonymous_args = 0
 25294 0000 80B5     		push	{r7, lr}
 25295              	.LCFI29:
 25296              		.cfi_def_cfa_offset 8
 25297 0002 84B0     		sub	sp, sp, #16
 25298              	.LCFI30:
 25299              		.cfi_def_cfa_offset 24
 25300 0004 00AF     		add	r7, sp, #0
 25301              		.cfi_offset 14, -4
 25302              		.cfi_offset 7, -8
 25303              	.LCFI31:
 25304              		.cfi_def_cfa_register 7
 25305 0006 7860     		str	r0, [r7, #4]
 25306 0008 3960     		str	r1, [r7, #0]
 499:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   FLASH_Status status = FLASH_COMPLETE;
 25307              		.loc 1 499 0
 25308 000a 4FF00803 		mov	r3, #8
 25309 000e FB73     		strb	r3, [r7, #15]
 500:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** 
 501:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   /* Check the parameters */
 502:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   assert_param(IS_FLASH_ADDRESS(Address));
 503:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** 
 504:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   /* Wait for last operation to be completed */
 505:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   status = FLASH_WaitForLastOperation();
 25310              		.loc 1 505 0
 25311 0010 FFF7FEFF 		bl	FLASH_WaitForLastOperation
 25312 0014 0346     		mov	r3, r0
 25313 0016 FB73     		strb	r3, [r7, #15]
 506:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   
 507:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   if(status == FLASH_COMPLETE)
 25314              		.loc 1 507 0
 25315 0018 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 25316 001a 082B     		cmp	r3, #8
 25317 001c 1ED1     		bne	.L53
 508:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   {
 509:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****     /* if the previous operation is completed, proceed to program the new data */
 510:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****     FLASH->CR &= CR_PSIZE_MASK;
 25318              		.loc 1 510 0
 25319 001e 124B     		ldr	r3, .L54
 25320 0020 114A     		ldr	r2, .L54
 25321 0022 1269     		ldr	r2, [r2, #16]
 25322 0024 22F44072 		bic	r2, r2, #768
 25323 0028 1A61     		str	r2, [r3, #16]
 511:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****     FLASH->CR |= FLASH_PSIZE_WORD;
 25324              		.loc 1 511 0
 25325 002a 0F4B     		ldr	r3, .L54
 25326 002c 0E4A     		ldr	r2, .L54
 25327 002e 1269     		ldr	r2, [r2, #16]
 25328 0030 42F40072 		orr	r2, r2, #512
 25329 0034 1A61     		str	r2, [r3, #16]
 512:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****     FLASH->CR |= FLASH_CR_PG;
 25330              		.loc 1 512 0
 25331 0036 0C4B     		ldr	r3, .L54
 25332 0038 0B4A     		ldr	r2, .L54
 25333 003a 1269     		ldr	r2, [r2, #16]
 25334 003c 42F00102 		orr	r2, r2, #1
 25335 0040 1A61     		str	r2, [r3, #16]
 513:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   
 514:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****     *(__IO uint32_t*)Address = Data;
 25336              		.loc 1 514 0
 25337 0042 7B68     		ldr	r3, [r7, #4]
 25338 0044 3A68     		ldr	r2, [r7, #0]
 25339 0046 1A60     		str	r2, [r3, #0]
 515:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****         
 516:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****     /* Wait for last operation to be completed */
 517:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****     status = FLASH_WaitForLastOperation();
 25340              		.loc 1 517 0
 25341 0048 FFF7FEFF 		bl	FLASH_WaitForLastOperation
 25342 004c 0346     		mov	r3, r0
 25343 004e FB73     		strb	r3, [r7, #15]
 518:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** 
 519:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****     /* if the program operation is completed, disable the PG Bit */
 520:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****     FLASH->CR &= (~FLASH_CR_PG);
 25344              		.loc 1 520 0
 25345 0050 054B     		ldr	r3, .L54
 25346 0052 054A     		ldr	r2, .L54
 25347 0054 1269     		ldr	r2, [r2, #16]
 25348 0056 22F00102 		bic	r2, r2, #1
 25349 005a 1A61     		str	r2, [r3, #16]
 25350              	.L53:
 521:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   } 
 522:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   /* Return the Program Status */
 523:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   return status;
 25351              		.loc 1 523 0
 25352 005c FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 524:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** }
 25353              		.loc 1 524 0
 25354 005e 1846     		mov	r0, r3
 25355 0060 07F11007 		add	r7, r7, #16
 25356 0064 BD46     		mov	sp, r7
 25357 0066 80BD     		pop	{r7, pc}
 25358              	.L55:
 25359              		.align	2
 25360              	.L54:
 25361 0068 003C0240 		.word	1073888256
 25362              		.cfi_endproc
 25363              	.LFE121:
 25365              		.section	.text.FLASH_ProgramHalfWord,"ax",%progbits
 25366              		.align	2
 25367              		.global	FLASH_ProgramHalfWord
 25368              		.thumb
 25369              		.thumb_func
 25371              	FLASH_ProgramHalfWord:
 25372              	.LFB122:
 525:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** 
 526:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** /**
 527:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   * @brief  Programs a half word (16-bit) at a specified address. 
 528:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   * @note   This function must be used when the device voltage range is from 2.1V to 3.6V.         
 529:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   * @param  Address: specifies the address to be programmed.
 530:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *         This parameter can be any address in Program memory zone or in OTP zone.  
 531:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   * @param  Data: specifies the data to be programmed.
 532:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   * @retval FLASH Status: The returned value can be: FLASH_BUSY, FLASH_ERROR_PROGRAM,
 533:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *                       FLASH_ERROR_WRP, FLASH_ERROR_OPERATION or FLASH_COMPLETE.
 534:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   */
 535:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** FLASH_Status FLASH_ProgramHalfWord(uint32_t Address, uint16_t Data)
 536:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** {
 25373              		.loc 1 536 0
 25374              		.cfi_startproc
 25375              		@ args = 0, pretend = 0, frame = 16
 25376              		@ frame_needed = 1, uses_anonymous_args = 0
 25377 0000 80B5     		push	{r7, lr}
 25378              	.LCFI32:
 25379              		.cfi_def_cfa_offset 8
 25380 0002 84B0     		sub	sp, sp, #16
 25381              	.LCFI33:
 25382              		.cfi_def_cfa_offset 24
 25383 0004 00AF     		add	r7, sp, #0
 25384              		.cfi_offset 14, -4
 25385              		.cfi_offset 7, -8
 25386              	.LCFI34:
 25387              		.cfi_def_cfa_register 7
 25388 0006 7860     		str	r0, [r7, #4]
 25389 0008 0B46     		mov	r3, r1
 25390 000a 7B80     		strh	r3, [r7, #2]	@ movhi
 537:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   FLASH_Status status = FLASH_COMPLETE;
 25391              		.loc 1 537 0
 25392 000c 4FF00803 		mov	r3, #8
 25393 0010 FB73     		strb	r3, [r7, #15]
 538:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** 
 539:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   /* Check the parameters */
 540:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   assert_param(IS_FLASH_ADDRESS(Address));
 541:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** 
 542:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   /* Wait for last operation to be completed */
 543:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   status = FLASH_WaitForLastOperation();
 25394              		.loc 1 543 0
 25395 0012 FFF7FEFF 		bl	FLASH_WaitForLastOperation
 25396 0016 0346     		mov	r3, r0
 25397 0018 FB73     		strb	r3, [r7, #15]
 544:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   
 545:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   if(status == FLASH_COMPLETE)
 25398              		.loc 1 545 0
 25399 001a FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 25400 001c 082B     		cmp	r3, #8
 25401 001e 1ED1     		bne	.L57
 546:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   {
 547:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****     /* if the previous operation is completed, proceed to program the new data */
 548:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****     FLASH->CR &= CR_PSIZE_MASK;
 25402              		.loc 1 548 0
 25403 0020 124B     		ldr	r3, .L58
 25404 0022 124A     		ldr	r2, .L58
 25405 0024 1269     		ldr	r2, [r2, #16]
 25406 0026 22F44072 		bic	r2, r2, #768
 25407 002a 1A61     		str	r2, [r3, #16]
 549:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****     FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 25408              		.loc 1 549 0
 25409 002c 0F4B     		ldr	r3, .L58
 25410 002e 0F4A     		ldr	r2, .L58
 25411 0030 1269     		ldr	r2, [r2, #16]
 25412 0032 42F48072 		orr	r2, r2, #256
 25413 0036 1A61     		str	r2, [r3, #16]
 550:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****     FLASH->CR |= FLASH_CR_PG;
 25414              		.loc 1 550 0
 25415 0038 0C4B     		ldr	r3, .L58
 25416 003a 0C4A     		ldr	r2, .L58
 25417 003c 1269     		ldr	r2, [r2, #16]
 25418 003e 42F00102 		orr	r2, r2, #1
 25419 0042 1A61     		str	r2, [r3, #16]
 551:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   
 552:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****     *(__IO uint16_t*)Address = Data;
 25420              		.loc 1 552 0
 25421 0044 7B68     		ldr	r3, [r7, #4]
 25422 0046 7A88     		ldrh	r2, [r7, #2]	@ movhi
 25423 0048 1A80     		strh	r2, [r3, #0]	@ movhi
 553:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****         
 554:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****     /* Wait for last operation to be completed */
 555:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****     status = FLASH_WaitForLastOperation();
 25424              		.loc 1 555 0
 25425 004a FFF7FEFF 		bl	FLASH_WaitForLastOperation
 25426 004e 0346     		mov	r3, r0
 25427 0050 FB73     		strb	r3, [r7, #15]
 556:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** 
 557:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****     /* if the program operation is completed, disable the PG Bit */
 558:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****     FLASH->CR &= (~FLASH_CR_PG);
 25428              		.loc 1 558 0
 25429 0052 064B     		ldr	r3, .L58
 25430 0054 054A     		ldr	r2, .L58
 25431 0056 1269     		ldr	r2, [r2, #16]
 25432 0058 22F00102 		bic	r2, r2, #1
 25433 005c 1A61     		str	r2, [r3, #16]
 25434              	.L57:
 559:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   } 
 560:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   /* Return the Program Status */
 561:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   return status;
 25435              		.loc 1 561 0
 25436 005e FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 562:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** }
 25437              		.loc 1 562 0
 25438 0060 1846     		mov	r0, r3
 25439 0062 07F11007 		add	r7, r7, #16
 25440 0066 BD46     		mov	sp, r7
 25441 0068 80BD     		pop	{r7, pc}
 25442              	.L59:
 25443 006a 00BF     		.align	2
 25444              	.L58:
 25445 006c 003C0240 		.word	1073888256
 25446              		.cfi_endproc
 25447              	.LFE122:
 25449              		.section	.text.FLASH_ProgramByte,"ax",%progbits
 25450              		.align	2
 25451              		.global	FLASH_ProgramByte
 25452              		.thumb
 25453              		.thumb_func
 25455              	FLASH_ProgramByte:
 25456              	.LFB123:
 563:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** 
 564:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** /**
 565:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   * @brief  Programs a byte (8-bit) at a specified address.
 566:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   * @note   This function can be used within all the device supply voltage ranges.               
 567:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   * @param  Address: specifies the address to be programmed.
 568:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *         This parameter can be any address in Program memory zone or in OTP zone.  
 569:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   * @param  Data: specifies the data to be programmed.
 570:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   * @retval FLASH Status: The returned value can be: FLASH_BUSY, FLASH_ERROR_PROGRAM,
 571:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *                       FLASH_ERROR_WRP, FLASH_ERROR_OPERATION or FLASH_COMPLETE.
 572:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   */
 573:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** FLASH_Status FLASH_ProgramByte(uint32_t Address, uint8_t Data)
 574:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** {
 25457              		.loc 1 574 0
 25458              		.cfi_startproc
 25459              		@ args = 0, pretend = 0, frame = 16
 25460              		@ frame_needed = 1, uses_anonymous_args = 0
 25461 0000 80B5     		push	{r7, lr}
 25462              	.LCFI35:
 25463              		.cfi_def_cfa_offset 8
 25464 0002 84B0     		sub	sp, sp, #16
 25465              	.LCFI36:
 25466              		.cfi_def_cfa_offset 24
 25467 0004 00AF     		add	r7, sp, #0
 25468              		.cfi_offset 14, -4
 25469              		.cfi_offset 7, -8
 25470              	.LCFI37:
 25471              		.cfi_def_cfa_register 7
 25472 0006 7860     		str	r0, [r7, #4]
 25473 0008 0B46     		mov	r3, r1
 25474 000a FB70     		strb	r3, [r7, #3]
 575:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   FLASH_Status status = FLASH_COMPLETE;
 25475              		.loc 1 575 0
 25476 000c 4FF00803 		mov	r3, #8
 25477 0010 FB73     		strb	r3, [r7, #15]
 576:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** 
 577:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   /* Check the parameters */
 578:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   assert_param(IS_FLASH_ADDRESS(Address));
 579:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** 
 580:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   /* Wait for last operation to be completed */
 581:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   status = FLASH_WaitForLastOperation();
 25478              		.loc 1 581 0
 25479 0012 FFF7FEFF 		bl	FLASH_WaitForLastOperation
 25480 0016 0346     		mov	r3, r0
 25481 0018 FB73     		strb	r3, [r7, #15]
 582:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   
 583:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   if(status == FLASH_COMPLETE)
 25482              		.loc 1 583 0
 25483 001a FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 25484 001c 082B     		cmp	r3, #8
 25485 001e 1CD1     		bne	.L61
 584:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   {
 585:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****     /* if the previous operation is completed, proceed to program the new data */
 586:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****     FLASH->CR &= CR_PSIZE_MASK;
 25486              		.loc 1 586 0
 25487 0020 114B     		ldr	r3, .L62
 25488 0022 114A     		ldr	r2, .L62
 25489 0024 1269     		ldr	r2, [r2, #16]
 25490 0026 22F44072 		bic	r2, r2, #768
 25491 002a 1A61     		str	r2, [r3, #16]
 587:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****     FLASH->CR |= FLASH_PSIZE_BYTE;
 25492              		.loc 1 587 0
 25493 002c 0E4B     		ldr	r3, .L62
 25494 002e 0E4A     		ldr	r2, .L62
 25495 0030 1269     		ldr	r2, [r2, #16]
 25496 0032 1A61     		str	r2, [r3, #16]
 588:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****     FLASH->CR |= FLASH_CR_PG;
 25497              		.loc 1 588 0
 25498 0034 0C4B     		ldr	r3, .L62
 25499 0036 0C4A     		ldr	r2, .L62
 25500 0038 1269     		ldr	r2, [r2, #16]
 25501 003a 42F00102 		orr	r2, r2, #1
 25502 003e 1A61     		str	r2, [r3, #16]
 589:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   
 590:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****     *(__IO uint8_t*)Address = Data;
 25503              		.loc 1 590 0
 25504 0040 7B68     		ldr	r3, [r7, #4]
 25505 0042 FA78     		ldrb	r2, [r7, #3]
 25506 0044 1A70     		strb	r2, [r3, #0]
 591:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****         
 592:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****     /* Wait for last operation to be completed */
 593:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****     status = FLASH_WaitForLastOperation();
 25507              		.loc 1 593 0
 25508 0046 FFF7FEFF 		bl	FLASH_WaitForLastOperation
 25509 004a 0346     		mov	r3, r0
 25510 004c FB73     		strb	r3, [r7, #15]
 594:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** 
 595:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****     /* if the program operation is completed, disable the PG Bit */
 596:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****     FLASH->CR &= (~FLASH_CR_PG);
 25511              		.loc 1 596 0
 25512 004e 064B     		ldr	r3, .L62
 25513 0050 054A     		ldr	r2, .L62
 25514 0052 1269     		ldr	r2, [r2, #16]
 25515 0054 22F00102 		bic	r2, r2, #1
 25516 0058 1A61     		str	r2, [r3, #16]
 25517              	.L61:
 597:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   } 
 598:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** 
 599:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   /* Return the Program Status */
 600:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   return status;
 25518              		.loc 1 600 0
 25519 005a FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 601:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** }
 25520              		.loc 1 601 0
 25521 005c 1846     		mov	r0, r3
 25522 005e 07F11007 		add	r7, r7, #16
 25523 0062 BD46     		mov	sp, r7
 25524 0064 80BD     		pop	{r7, pc}
 25525              	.L63:
 25526 0066 00BF     		.align	2
 25527              	.L62:
 25528 0068 003C0240 		.word	1073888256
 25529              		.cfi_endproc
 25530              	.LFE123:
 25532              		.section	.text.FLASH_OB_Unlock,"ax",%progbits
 25533              		.align	2
 25534              		.global	FLASH_OB_Unlock
 25535              		.thumb
 25536              		.thumb_func
 25538              	FLASH_OB_Unlock:
 25539              	.LFB124:
 602:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** 
 603:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** /**
 604:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   * @}
 605:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   */
 606:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** 
 607:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** /** @defgroup FLASH_Group3 Option Bytes Programming functions
 608:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****  *  @brief   Option Bytes Programming functions 
 609:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****  *
 610:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** @verbatim   
 611:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****  ===============================================================================
 612:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****                         Option Bytes Programming functions
 613:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****  ===============================================================================  
 614:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****  
 615:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****    This group includes the following functions:
 616:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****    - void FLASH_OB_Unlock(void)
 617:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****    - void FLASH_OB_Lock(void)
 618:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****    - void FLASH_OB_WRPConfig(uint32_t OB_WRP, FunctionalState NewState)
 619:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****    - void FLASH_OB_RDPConfig(uint8_t OB_RDP)
 620:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****    - void FLASH_OB_UserConfig(uint8_t OB_IWDG, uint8_t OB_STOP, uint8_t OB_STDBY)
 621:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****    - void FLASH_OB_BORConfig(uint8_t OB_BOR)
 622:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****    - FLASH_Status FLASH_ProgramOTP(uint32_t Address, uint32_t Data)							
 623:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****    - FLASH_Status FLASH_OB_Launch(void)
 624:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****    - uint32_t FLASH_OB_GetUser(void)						
 625:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****    - uint8_t FLASH_OB_GetWRP(void)						
 626:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****    - uint8_t FLASH_OB_GetRDP(void)							
 627:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****    - uint8_t FLASH_OB_GetBOR(void)
 628:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****    
 629:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****    Any operation of erase or program should follow these steps:
 630:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****    1. Call the FLASH_OB_Unlock() function to enable the FLASH option control register access
 631:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** 
 632:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****    2. Call one or several functions to program the desired Option Bytes:
 633:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****       - void FLASH_OB_WRPConfig(uint32_t OB_WRP, FunctionalState NewState) => to Enable/Disable 
 634:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****         the desired sector write protection
 635:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****       - void FLASH_OB_RDPConfig(uint8_t OB_RDP) => to set the desired read Protection Level
 636:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****       - void FLASH_OB_UserConfig(uint8_t OB_IWDG, uint8_t OB_STOP, uint8_t OB_STDBY) => to configur
 637:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****         the user Option Bytes.
 638:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****       - void FLASH_OB_BORConfig(uint8_t OB_BOR) => to set the BOR Level 			 
 639:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** 
 640:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****    3. Once all needed Option Bytes to be programmed are correctly written, call the
 641:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****       FLASH_OB_Launch() function to launch the Option Bytes programming process.
 642:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****      
 643:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****      @note When changing the IWDG mode from HW to SW or from SW to HW, a system 
 644:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****            reset is needed to make the change effective.  
 645:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** 
 646:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****    4. Call the FLASH_OB_Lock() function to disable the FLASH option control register
 647:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****       access (recommended to protect the Option Bytes against possible unwanted operations)
 648:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****     
 649:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** @endverbatim
 650:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   * @{
 651:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   */
 652:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** 
 653:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** /**
 654:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   * @brief  Unlocks the FLASH Option Control Registers access.
 655:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   * @param  None
 656:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   * @retval None
 657:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   */
 658:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** void FLASH_OB_Unlock(void)
 659:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** {
 25540              		.loc 1 659 0
 25541              		.cfi_startproc
 25542              		@ args = 0, pretend = 0, frame = 0
 25543              		@ frame_needed = 1, uses_anonymous_args = 0
 25544              		@ link register save eliminated.
 25545 0000 80B4     		push	{r7}
 25546              	.LCFI38:
 25547              		.cfi_def_cfa_offset 4
 25548 0002 00AF     		add	r7, sp, #0
 25549              		.cfi_offset 7, -4
 25550              	.LCFI39:
 25551              		.cfi_def_cfa_register 7
 660:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   if((FLASH->OPTCR & FLASH_OPTCR_OPTLOCK) != RESET)
 25552              		.loc 1 660 0
 25553 0004 074B     		ldr	r3, .L66
 25554 0006 5B69     		ldr	r3, [r3, #20]
 25555 0008 03F00103 		and	r3, r3, #1
 25556 000c DBB2     		uxtb	r3, r3
 25557 000e 002B     		cmp	r3, #0
 25558 0010 05D0     		beq	.L64
 661:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   {
 662:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****     /* Authorizes the Option Byte register programming */
 663:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****     FLASH->OPTKEYR = FLASH_OPT_KEY1;
 25559              		.loc 1 663 0
 25560 0012 044B     		ldr	r3, .L66
 25561 0014 044A     		ldr	r2, .L66+4
 25562 0016 9A60     		str	r2, [r3, #8]
 664:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****     FLASH->OPTKEYR = FLASH_OPT_KEY2;
 25563              		.loc 1 664 0
 25564 0018 024B     		ldr	r3, .L66
 25565 001a 044A     		ldr	r2, .L66+8
 25566 001c 9A60     		str	r2, [r3, #8]
 25567              	.L64:
 665:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   }  
 666:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** }
 25568              		.loc 1 666 0
 25569 001e BD46     		mov	sp, r7
 25570 0020 80BC     		pop	{r7}
 25571 0022 7047     		bx	lr
 25572              	.L67:
 25573              		.align	2
 25574              	.L66:
 25575 0024 003C0240 		.word	1073888256
 25576 0028 3B2A1908 		.word	135866939
 25577 002c 7F6E5D4C 		.word	1281191551
 25578              		.cfi_endproc
 25579              	.LFE124:
 25581              		.section	.text.FLASH_OB_Lock,"ax",%progbits
 25582              		.align	2
 25583              		.global	FLASH_OB_Lock
 25584              		.thumb
 25585              		.thumb_func
 25587              	FLASH_OB_Lock:
 25588              	.LFB125:
 667:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** 
 668:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** /**
 669:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   * @brief  Locks the FLASH Option Control Registers access.
 670:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   * @param  None
 671:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   * @retval None
 672:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   */
 673:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** void FLASH_OB_Lock(void)
 674:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** {
 25589              		.loc 1 674 0
 25590              		.cfi_startproc
 25591              		@ args = 0, pretend = 0, frame = 0
 25592              		@ frame_needed = 1, uses_anonymous_args = 0
 25593              		@ link register save eliminated.
 25594 0000 80B4     		push	{r7}
 25595              	.LCFI40:
 25596              		.cfi_def_cfa_offset 4
 25597 0002 00AF     		add	r7, sp, #0
 25598              		.cfi_offset 7, -4
 25599              	.LCFI41:
 25600              		.cfi_def_cfa_register 7
 675:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   /* Set the OPTLOCK Bit to lock the FLASH Option Byte Registers access */
 676:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   FLASH->OPTCR |= FLASH_OPTCR_OPTLOCK;
 25601              		.loc 1 676 0
 25602 0004 044B     		ldr	r3, .L69
 25603 0006 044A     		ldr	r2, .L69
 25604 0008 5269     		ldr	r2, [r2, #20]
 25605 000a 42F00102 		orr	r2, r2, #1
 25606 000e 5A61     		str	r2, [r3, #20]
 677:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** }
 25607              		.loc 1 677 0
 25608 0010 BD46     		mov	sp, r7
 25609 0012 80BC     		pop	{r7}
 25610 0014 7047     		bx	lr
 25611              	.L70:
 25612 0016 00BF     		.align	2
 25613              	.L69:
 25614 0018 003C0240 		.word	1073888256
 25615              		.cfi_endproc
 25616              	.LFE125:
 25618              		.section	.text.FLASH_OB_WRPConfig,"ax",%progbits
 25619              		.align	2
 25620              		.global	FLASH_OB_WRPConfig
 25621              		.thumb
 25622              		.thumb_func
 25624              	FLASH_OB_WRPConfig:
 25625              	.LFB126:
 678:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** 
 679:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** /**
 680:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   * @brief  Enables or disables the write protection of the desired sectors
 681:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   * @param  OB_WRP: specifies the sector(s) to be write protected or unprotected.
 682:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *          This parameter can be one of the following values:
 683:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *            @arg OB_WRP: A value between OB_WRP_Sector0 and OB_WRP_Sector11                     
 684:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *            @arg OB_WRP_Sector_All
 685:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   * @param  Newstate: new state of the Write Protection.
 686:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *          This parameter can be: ENABLE or DISABLE.
 687:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   * @retval None  
 688:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   */
 689:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** void FLASH_OB_WRPConfig(uint32_t OB_WRP, FunctionalState NewState)
 690:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** { 
 25626              		.loc 1 690 0
 25627              		.cfi_startproc
 25628              		@ args = 0, pretend = 0, frame = 16
 25629              		@ frame_needed = 1, uses_anonymous_args = 0
 25630 0000 80B5     		push	{r7, lr}
 25631              	.LCFI42:
 25632              		.cfi_def_cfa_offset 8
 25633 0002 84B0     		sub	sp, sp, #16
 25634              	.LCFI43:
 25635              		.cfi_def_cfa_offset 24
 25636 0004 00AF     		add	r7, sp, #0
 25637              		.cfi_offset 14, -4
 25638              		.cfi_offset 7, -8
 25639              	.LCFI44:
 25640              		.cfi_def_cfa_register 7
 25641 0006 7860     		str	r0, [r7, #4]
 25642 0008 0B46     		mov	r3, r1
 25643 000a FB70     		strb	r3, [r7, #3]
 691:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   FLASH_Status status = FLASH_COMPLETE;
 25644              		.loc 1 691 0
 25645 000c 4FF00803 		mov	r3, #8
 25646 0010 FB73     		strb	r3, [r7, #15]
 692:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   
 693:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   /* Check the parameters */
 694:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   assert_param(IS_OB_WRP(OB_WRP));
 695:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 696:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****     
 697:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   status = FLASH_WaitForLastOperation();
 25647              		.loc 1 697 0
 25648 0012 FFF7FEFF 		bl	FLASH_WaitForLastOperation
 25649 0016 0346     		mov	r3, r0
 25650 0018 FB73     		strb	r3, [r7, #15]
 698:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** 
 699:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   if(status == FLASH_COMPLETE)
 25651              		.loc 1 699 0
 25652 001a FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 25653 001c 082B     		cmp	r3, #8
 25654 001e 1AD1     		bne	.L71
 700:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   { 
 701:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****     if(NewState != DISABLE)
 25655              		.loc 1 701 0
 25656 0020 FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 25657 0022 002B     		cmp	r3, #0
 25658 0024 0DD0     		beq	.L73
 702:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****     {
 703:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****       *(__IO uint16_t*)OPTCR_BYTE2_ADDRESS &= (~OB_WRP);
 25659              		.loc 1 703 0
 25660 0026 0E4B     		ldr	r3, .L74
 25661 0028 0D4A     		ldr	r2, .L74
 25662 002a 1288     		ldrh	r2, [r2, #0]	@ movhi
 25663 002c 91B2     		uxth	r1, r2
 25664 002e 7A68     		ldr	r2, [r7, #4]
 25665 0030 92B2     		uxth	r2, r2
 25666 0032 6FEA0202 		mvn	r2, r2
 25667 0036 92B2     		uxth	r2, r2
 25668 0038 01EA0202 		and	r2, r1, r2
 25669 003c 92B2     		uxth	r2, r2
 25670 003e 1A80     		strh	r2, [r3, #0]	@ movhi
 25671 0040 09E0     		b	.L71
 25672              	.L73:
 704:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****     }
 705:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****     else
 706:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****     {
 707:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****       *(__IO uint16_t*)OPTCR_BYTE2_ADDRESS |= (uint16_t)OB_WRP;
 25673              		.loc 1 707 0
 25674 0042 074B     		ldr	r3, .L74
 25675 0044 064A     		ldr	r2, .L74
 25676 0046 1288     		ldrh	r2, [r2, #0]	@ movhi
 25677 0048 91B2     		uxth	r1, r2
 25678 004a 7A68     		ldr	r2, [r7, #4]
 25679 004c 92B2     		uxth	r2, r2
 25680 004e 41EA0202 		orr	r2, r1, r2
 25681 0052 92B2     		uxth	r2, r2
 25682 0054 1A80     		strh	r2, [r3, #0]	@ movhi
 25683              	.L71:
 708:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****     }
 709:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   }
 710:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** }
 25684              		.loc 1 710 0
 25685 0056 07F11007 		add	r7, r7, #16
 25686 005a BD46     		mov	sp, r7
 25687 005c 80BD     		pop	{r7, pc}
 25688              	.L75:
 25689 005e 00BF     		.align	2
 25690              	.L74:
 25691 0060 163C0240 		.word	1073888278
 25692              		.cfi_endproc
 25693              	.LFE126:
 25695              		.section	.text.FLASH_OB_RDPConfig,"ax",%progbits
 25696              		.align	2
 25697              		.global	FLASH_OB_RDPConfig
 25698              		.thumb
 25699              		.thumb_func
 25701              	FLASH_OB_RDPConfig:
 25702              	.LFB127:
 711:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** 
 712:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** /**
 713:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   * @brief  Sets the read protection level.
 714:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   * @param  OB_RDP: specifies the read protection level.
 715:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *          This parameter can be one of the following values:
 716:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *            @arg OB_RDP_Level_0: No protection
 717:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *            @arg OB_RDP_Level_1: Read protection of the memory
 718:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *            @arg OB_RDP_Level_2: Full chip protection
 719:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *   
 720:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   * !!!Warning!!! When enabling OB_RDP level 2 it's no more possible to go back to level 1 or 0
 721:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *    
 722:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   * @retval None
 723:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   */
 724:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** void FLASH_OB_RDPConfig(uint8_t OB_RDP)
 725:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** {
 25703              		.loc 1 725 0
 25704              		.cfi_startproc
 25705              		@ args = 0, pretend = 0, frame = 16
 25706              		@ frame_needed = 1, uses_anonymous_args = 0
 25707 0000 80B5     		push	{r7, lr}
 25708              	.LCFI45:
 25709              		.cfi_def_cfa_offset 8
 25710 0002 84B0     		sub	sp, sp, #16
 25711              	.LCFI46:
 25712              		.cfi_def_cfa_offset 24
 25713 0004 00AF     		add	r7, sp, #0
 25714              		.cfi_offset 14, -4
 25715              		.cfi_offset 7, -8
 25716              	.LCFI47:
 25717              		.cfi_def_cfa_register 7
 25718 0006 0346     		mov	r3, r0
 25719 0008 FB71     		strb	r3, [r7, #7]
 726:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   FLASH_Status status = FLASH_COMPLETE;
 25720              		.loc 1 726 0
 25721 000a 4FF00803 		mov	r3, #8
 25722 000e FB73     		strb	r3, [r7, #15]
 727:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** 
 728:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   /* Check the parameters */
 729:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   assert_param(IS_OB_RDP(OB_RDP));
 730:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** 
 731:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   status = FLASH_WaitForLastOperation();
 25723              		.loc 1 731 0
 25724 0010 FFF7FEFF 		bl	FLASH_WaitForLastOperation
 25725 0014 0346     		mov	r3, r0
 25726 0016 FB73     		strb	r3, [r7, #15]
 732:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** 
 733:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   if(status == FLASH_COMPLETE)
 25727              		.loc 1 733 0
 25728 0018 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 25729 001a 082B     		cmp	r3, #8
 25730 001c 02D1     		bne	.L76
 734:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   {
 735:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****     *(__IO uint8_t*)OPTCR_BYTE1_ADDRESS = OB_RDP;
 25731              		.loc 1 735 0
 25732 001e 034B     		ldr	r3, .L78
 25733 0020 FA79     		ldrb	r2, [r7, #7]
 25734 0022 1A70     		strb	r2, [r3, #0]
 25735              	.L76:
 736:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** 
 737:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   }
 738:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** }
 25736              		.loc 1 738 0
 25737 0024 07F11007 		add	r7, r7, #16
 25738 0028 BD46     		mov	sp, r7
 25739 002a 80BD     		pop	{r7, pc}
 25740              	.L79:
 25741              		.align	2
 25742              	.L78:
 25743 002c 153C0240 		.word	1073888277
 25744              		.cfi_endproc
 25745              	.LFE127:
 25747              		.section	.text.FLASH_OB_UserConfig,"ax",%progbits
 25748              		.align	2
 25749              		.global	FLASH_OB_UserConfig
 25750              		.thumb
 25751              		.thumb_func
 25753              	FLASH_OB_UserConfig:
 25754              	.LFB128:
 739:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** 
 740:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** /**
 741:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   * @brief  Programs the FLASH User Option Byte: IWDG_SW / RST_STOP / RST_STDBY.    
 742:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   * @param  OB_IWDG: Selects the IWDG mode
 743:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *          This parameter can be one of the following values:
 744:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *            @arg OB_IWDG_SW: Software IWDG selected
 745:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *            @arg OB_IWDG_HW: Hardware IWDG selected
 746:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   * @param  OB_STOP: Reset event when entering STOP mode.
 747:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *          This parameter  can be one of the following values:
 748:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *            @arg OB_STOP_NoRST: No reset generated when entering in STOP
 749:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *            @arg OB_STOP_RST: Reset generated when entering in STOP
 750:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   * @param  OB_STDBY: Reset event when entering Standby mode.
 751:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *          This parameter  can be one of the following values:
 752:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *            @arg OB_STDBY_NoRST: No reset generated when entering in STANDBY
 753:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *            @arg OB_STDBY_RST: Reset generated when entering in STANDBY
 754:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   * @retval None
 755:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   */
 756:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** void FLASH_OB_UserConfig(uint8_t OB_IWDG, uint8_t OB_STOP, uint8_t OB_STDBY)
 757:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** {
 25755              		.loc 1 757 0
 25756              		.cfi_startproc
 25757              		@ args = 0, pretend = 0, frame = 16
 25758              		@ frame_needed = 1, uses_anonymous_args = 0
 25759 0000 80B5     		push	{r7, lr}
 25760              	.LCFI48:
 25761              		.cfi_def_cfa_offset 8
 25762 0002 84B0     		sub	sp, sp, #16
 25763              	.LCFI49:
 25764              		.cfi_def_cfa_offset 24
 25765 0004 00AF     		add	r7, sp, #0
 25766              		.cfi_offset 14, -4
 25767              		.cfi_offset 7, -8
 25768              	.LCFI50:
 25769              		.cfi_def_cfa_register 7
 25770 0006 1346     		mov	r3, r2
 25771 0008 0246     		mov	r2, r0
 25772 000a FA71     		strb	r2, [r7, #7]
 25773 000c 0A46     		mov	r2, r1
 25774 000e BA71     		strb	r2, [r7, #6]
 25775 0010 7B71     		strb	r3, [r7, #5]
 758:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   uint8_t optiontmp = 0xFF;
 25776              		.loc 1 758 0
 25777 0012 4FF0FF03 		mov	r3, #255
 25778 0016 FB73     		strb	r3, [r7, #15]
 759:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   FLASH_Status status = FLASH_COMPLETE; 
 25779              		.loc 1 759 0
 25780 0018 4FF00803 		mov	r3, #8
 25781 001c BB73     		strb	r3, [r7, #14]
 760:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** 
 761:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   /* Check the parameters */
 762:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   assert_param(IS_OB_IWDG_SOURCE(OB_IWDG));
 763:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   assert_param(IS_OB_STOP_SOURCE(OB_STOP));
 764:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   assert_param(IS_OB_STDBY_SOURCE(OB_STDBY));
 765:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** 
 766:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   /* Wait for last operation to be completed */
 767:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   status = FLASH_WaitForLastOperation();
 25782              		.loc 1 767 0
 25783 001e FFF7FEFF 		bl	FLASH_WaitForLastOperation
 25784 0022 0346     		mov	r3, r0
 25785 0024 BB73     		strb	r3, [r7, #14]
 768:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   
 769:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   if(status == FLASH_COMPLETE)
 25786              		.loc 1 769 0
 25787 0026 BB7B     		ldrb	r3, [r7, #14]	@ zero_extendqisi2
 25788 0028 082B     		cmp	r3, #8
 25789 002a 14D1     		bne	.L80
 770:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   { 
 771:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****     /* Mask OPTLOCK, OPTSTRT and BOR_LEV bits */
 772:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****     optiontmp =  (uint8_t)((*(__IO uint8_t *)OPTCR_BYTE0_ADDRESS) & (uint8_t)0x0F); 
 25790              		.loc 1 772 0
 25791 002c 0C4B     		ldr	r3, .L82
 25792 002e 1B78     		ldrb	r3, [r3, #0]
 25793 0030 DBB2     		uxtb	r3, r3
 25794 0032 03F00F03 		and	r3, r3, #15
 25795 0036 FB73     		strb	r3, [r7, #15]
 773:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** 
 774:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****     /* Update User Option Byte */
 775:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****     *(__IO uint8_t *)OPTCR_BYTE0_ADDRESS = OB_IWDG | (uint8_t)(OB_STDBY | (uint8_t)(OB_STOP | ((uin
 25796              		.loc 1 775 0
 25797 0038 094B     		ldr	r3, .L82
 25798 003a B979     		ldrb	r1, [r7, #6]
 25799 003c FA7B     		ldrb	r2, [r7, #15]
 25800 003e 41EA0202 		orr	r2, r1, r2
 25801 0042 D1B2     		uxtb	r1, r2
 25802 0044 7A79     		ldrb	r2, [r7, #5]
 25803 0046 41EA0202 		orr	r2, r1, r2
 25804 004a D1B2     		uxtb	r1, r2
 25805 004c FA79     		ldrb	r2, [r7, #7]
 25806 004e 41EA0202 		orr	r2, r1, r2
 25807 0052 D2B2     		uxtb	r2, r2
 25808 0054 1A70     		strb	r2, [r3, #0]
 25809              	.L80:
 776:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   }  
 777:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** }
 25810              		.loc 1 777 0
 25811 0056 07F11007 		add	r7, r7, #16
 25812 005a BD46     		mov	sp, r7
 25813 005c 80BD     		pop	{r7, pc}
 25814              	.L83:
 25815 005e 00BF     		.align	2
 25816              	.L82:
 25817 0060 143C0240 		.word	1073888276
 25818              		.cfi_endproc
 25819              	.LFE128:
 25821              		.section	.text.FLASH_OB_BORConfig,"ax",%progbits
 25822              		.align	2
 25823              		.global	FLASH_OB_BORConfig
 25824              		.thumb
 25825              		.thumb_func
 25827              	FLASH_OB_BORConfig:
 25828              	.LFB129:
 778:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** 
 779:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** /**
 780:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   * @brief  Sets the BOR Level. 
 781:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   * @param  OB_BOR: specifies the Option Bytes BOR Reset Level.
 782:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *          This parameter can be one of the following values:
 783:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *            @arg OB_BOR_LEVEL3: Supply voltage ranges from 2.7 to 3.6 V
 784:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *            @arg OB_BOR_LEVEL2: Supply voltage ranges from 2.4 to 2.7 V
 785:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *            @arg OB_BOR_LEVEL1: Supply voltage ranges from 2.1 to 2.4 V
 786:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *            @arg OB_BOR_OFF: Supply voltage ranges from 1.62 to 2.1 V
 787:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   * @retval None
 788:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   */
 789:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** void FLASH_OB_BORConfig(uint8_t OB_BOR)
 790:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** {
 25829              		.loc 1 790 0
 25830              		.cfi_startproc
 25831              		@ args = 0, pretend = 0, frame = 8
 25832              		@ frame_needed = 1, uses_anonymous_args = 0
 25833              		@ link register save eliminated.
 25834 0000 80B4     		push	{r7}
 25835              	.LCFI51:
 25836              		.cfi_def_cfa_offset 4
 25837 0002 83B0     		sub	sp, sp, #12
 25838              	.LCFI52:
 25839              		.cfi_def_cfa_offset 16
 25840 0004 00AF     		add	r7, sp, #0
 25841              		.cfi_offset 7, -4
 25842              	.LCFI53:
 25843              		.cfi_def_cfa_register 7
 25844 0006 0346     		mov	r3, r0
 25845 0008 FB71     		strb	r3, [r7, #7]
 791:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   /* Check the parameters */
 792:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   assert_param(IS_OB_BOR(OB_BOR));
 793:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** 
 794:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   /* Set the BOR Level */
 795:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *(__IO uint8_t *)OPTCR_BYTE0_ADDRESS &= (~FLASH_OPTCR_BOR_LEV);
 25846              		.loc 1 795 0
 25847 000a 0B4B     		ldr	r3, .L85
 25848 000c 0A4A     		ldr	r2, .L85
 25849 000e 1278     		ldrb	r2, [r2, #0]
 25850 0010 D2B2     		uxtb	r2, r2
 25851 0012 22F00C02 		bic	r2, r2, #12
 25852 0016 D2B2     		uxtb	r2, r2
 25853 0018 1A70     		strb	r2, [r3, #0]
 796:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *(__IO uint8_t *)OPTCR_BYTE0_ADDRESS |= OB_BOR;
 25854              		.loc 1 796 0
 25855 001a 074B     		ldr	r3, .L85
 25856 001c 064A     		ldr	r2, .L85
 25857 001e 1278     		ldrb	r2, [r2, #0]
 25858 0020 D1B2     		uxtb	r1, r2
 25859 0022 FA79     		ldrb	r2, [r7, #7]
 25860 0024 41EA0202 		orr	r2, r1, r2
 25861 0028 D2B2     		uxtb	r2, r2
 25862 002a 1A70     		strb	r2, [r3, #0]
 797:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** 
 798:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** }
 25863              		.loc 1 798 0
 25864 002c 07F10C07 		add	r7, r7, #12
 25865 0030 BD46     		mov	sp, r7
 25866 0032 80BC     		pop	{r7}
 25867 0034 7047     		bx	lr
 25868              	.L86:
 25869 0036 00BF     		.align	2
 25870              	.L85:
 25871 0038 143C0240 		.word	1073888276
 25872              		.cfi_endproc
 25873              	.LFE129:
 25875              		.section	.text.FLASH_OB_Launch,"ax",%progbits
 25876              		.align	2
 25877              		.global	FLASH_OB_Launch
 25878              		.thumb
 25879              		.thumb_func
 25881              	FLASH_OB_Launch:
 25882              	.LFB130:
 799:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** 
 800:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** /**
 801:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   * @brief  Launch the option byte loading.
 802:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   * @param  None
 803:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   * @retval FLASH Status: The returned value can be: FLASH_BUSY, FLASH_ERROR_PROGRAM,
 804:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *                       FLASH_ERROR_WRP, FLASH_ERROR_OPERATION or FLASH_COMPLETE.
 805:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   */
 806:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** FLASH_Status FLASH_OB_Launch(void)
 807:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** {
 25883              		.loc 1 807 0
 25884              		.cfi_startproc
 25885              		@ args = 0, pretend = 0, frame = 8
 25886              		@ frame_needed = 1, uses_anonymous_args = 0
 25887 0000 80B5     		push	{r7, lr}
 25888              	.LCFI54:
 25889              		.cfi_def_cfa_offset 8
 25890 0002 82B0     		sub	sp, sp, #8
 25891              	.LCFI55:
 25892              		.cfi_def_cfa_offset 16
 25893 0004 00AF     		add	r7, sp, #0
 25894              		.cfi_offset 14, -4
 25895              		.cfi_offset 7, -8
 25896              	.LCFI56:
 25897              		.cfi_def_cfa_register 7
 808:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   FLASH_Status status = FLASH_COMPLETE;
 25898              		.loc 1 808 0
 25899 0006 4FF00803 		mov	r3, #8
 25900 000a FB71     		strb	r3, [r7, #7]
 809:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** 
 810:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   /* Set the OPTSTRT bit in OPTCR register */
 811:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *(__IO uint8_t *)OPTCR_BYTE0_ADDRESS |= FLASH_OPTCR_OPTSTRT;
 25901              		.loc 1 811 0
 25902 000c 084B     		ldr	r3, .L88
 25903 000e 084A     		ldr	r2, .L88
 25904 0010 1278     		ldrb	r2, [r2, #0]
 25905 0012 D2B2     		uxtb	r2, r2
 25906 0014 42F00202 		orr	r2, r2, #2
 25907 0018 D2B2     		uxtb	r2, r2
 25908 001a 1A70     		strb	r2, [r3, #0]
 812:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** 
 813:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   /* Wait for last operation to be completed */
 814:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   status = FLASH_WaitForLastOperation();
 25909              		.loc 1 814 0
 25910 001c FFF7FEFF 		bl	FLASH_WaitForLastOperation
 25911 0020 0346     		mov	r3, r0
 25912 0022 FB71     		strb	r3, [r7, #7]
 815:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** 
 816:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   return status;
 25913              		.loc 1 816 0
 25914 0024 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 817:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** }
 25915              		.loc 1 817 0
 25916 0026 1846     		mov	r0, r3
 25917 0028 07F10807 		add	r7, r7, #8
 25918 002c BD46     		mov	sp, r7
 25919 002e 80BD     		pop	{r7, pc}
 25920              	.L89:
 25921              		.align	2
 25922              	.L88:
 25923 0030 143C0240 		.word	1073888276
 25924              		.cfi_endproc
 25925              	.LFE130:
 25927              		.section	.text.FLASH_OB_GetUser,"ax",%progbits
 25928              		.align	2
 25929              		.global	FLASH_OB_GetUser
 25930              		.thumb
 25931              		.thumb_func
 25933              	FLASH_OB_GetUser:
 25934              	.LFB131:
 818:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** 
 819:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** /**
 820:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   * @brief  Returns the FLASH User Option Bytes values.
 821:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   * @param  None
 822:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   * @retval The FLASH User Option Bytes values: IWDG_SW(Bit0), RST_STOP(Bit1)
 823:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *         and RST_STDBY(Bit2).
 824:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   */
 825:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** uint8_t FLASH_OB_GetUser(void)
 826:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** {
 25935              		.loc 1 826 0
 25936              		.cfi_startproc
 25937              		@ args = 0, pretend = 0, frame = 0
 25938              		@ frame_needed = 1, uses_anonymous_args = 0
 25939              		@ link register save eliminated.
 25940 0000 80B4     		push	{r7}
 25941              	.LCFI57:
 25942              		.cfi_def_cfa_offset 4
 25943 0002 00AF     		add	r7, sp, #0
 25944              		.cfi_offset 7, -4
 25945              	.LCFI58:
 25946              		.cfi_def_cfa_register 7
 827:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   /* Return the User Option Byte */
 828:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   return (uint8_t)(FLASH->OPTCR >> 5);
 25947              		.loc 1 828 0
 25948 0004 044B     		ldr	r3, .L91
 25949 0006 5B69     		ldr	r3, [r3, #20]
 25950 0008 4FEA5313 		lsr	r3, r3, #5
 25951 000c DBB2     		uxtb	r3, r3
 829:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** }
 25952              		.loc 1 829 0
 25953 000e 1846     		mov	r0, r3
 25954 0010 BD46     		mov	sp, r7
 25955 0012 80BC     		pop	{r7}
 25956 0014 7047     		bx	lr
 25957              	.L92:
 25958 0016 00BF     		.align	2
 25959              	.L91:
 25960 0018 003C0240 		.word	1073888256
 25961              		.cfi_endproc
 25962              	.LFE131:
 25964              		.section	.text.FLASH_OB_GetWRP,"ax",%progbits
 25965              		.align	2
 25966              		.global	FLASH_OB_GetWRP
 25967              		.thumb
 25968              		.thumb_func
 25970              	FLASH_OB_GetWRP:
 25971              	.LFB132:
 830:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** 
 831:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** /**
 832:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   * @brief  Returns the FLASH Write Protection Option Bytes value.
 833:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   * @param  None
 834:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   * @retval The FLASH Write Protection  Option Bytes value
 835:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   */
 836:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** uint16_t FLASH_OB_GetWRP(void)
 837:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** {
 25972              		.loc 1 837 0
 25973              		.cfi_startproc
 25974              		@ args = 0, pretend = 0, frame = 0
 25975              		@ frame_needed = 1, uses_anonymous_args = 0
 25976              		@ link register save eliminated.
 25977 0000 80B4     		push	{r7}
 25978              	.LCFI59:
 25979              		.cfi_def_cfa_offset 4
 25980 0002 00AF     		add	r7, sp, #0
 25981              		.cfi_offset 7, -4
 25982              	.LCFI60:
 25983              		.cfi_def_cfa_register 7
 838:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   /* Return the FLASH write protection Register value */
 839:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   return (*(__IO uint16_t *)(OPTCR_BYTE2_ADDRESS));
 25984              		.loc 1 839 0
 25985 0004 034B     		ldr	r3, .L94
 25986 0006 1B88     		ldrh	r3, [r3, #0]	@ movhi
 25987 0008 9BB2     		uxth	r3, r3
 840:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** }
 25988              		.loc 1 840 0
 25989 000a 1846     		mov	r0, r3
 25990 000c BD46     		mov	sp, r7
 25991 000e 80BC     		pop	{r7}
 25992 0010 7047     		bx	lr
 25993              	.L95:
 25994 0012 00BF     		.align	2
 25995              	.L94:
 25996 0014 163C0240 		.word	1073888278
 25997              		.cfi_endproc
 25998              	.LFE132:
 26000              		.section	.text.FLASH_OB_GetRDP,"ax",%progbits
 26001              		.align	2
 26002              		.global	FLASH_OB_GetRDP
 26003              		.thumb
 26004              		.thumb_func
 26006              	FLASH_OB_GetRDP:
 26007              	.LFB133:
 841:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** 
 842:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** /**
 843:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   * @brief  Returns the FLASH Read Protection level.
 844:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   * @param  None
 845:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   * @retval FLASH ReadOut Protection Status:
 846:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *           - SET, when OB_RDP_Level_1 or OB_RDP_Level_2 is set
 847:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *           - RESET, when OB_RDP_Level_0 is set
 848:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   */
 849:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** FlagStatus FLASH_OB_GetRDP(void)
 850:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** {
 26008              		.loc 1 850 0
 26009              		.cfi_startproc
 26010              		@ args = 0, pretend = 0, frame = 8
 26011              		@ frame_needed = 1, uses_anonymous_args = 0
 26012              		@ link register save eliminated.
 26013 0000 80B4     		push	{r7}
 26014              	.LCFI61:
 26015              		.cfi_def_cfa_offset 4
 26016 0002 83B0     		sub	sp, sp, #12
 26017              	.LCFI62:
 26018              		.cfi_def_cfa_offset 16
 26019 0004 00AF     		add	r7, sp, #0
 26020              		.cfi_offset 7, -4
 26021              	.LCFI63:
 26022              		.cfi_def_cfa_register 7
 851:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   FlagStatus readstatus = RESET;
 26023              		.loc 1 851 0
 26024 0006 4FF00003 		mov	r3, #0
 26025 000a FB71     		strb	r3, [r7, #7]
 852:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** 
 853:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   if ((*(__IO uint8_t*)(OPTCR_BYTE1_ADDRESS) != (uint8_t)OB_RDP_Level_0))
 26026              		.loc 1 853 0
 26027 000c 094B     		ldr	r3, .L99
 26028 000e 1B78     		ldrb	r3, [r3, #0]
 26029 0010 DBB2     		uxtb	r3, r3
 26030 0012 AA2B     		cmp	r3, #170
 26031 0014 03D0     		beq	.L97
 854:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   {
 855:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****     readstatus = SET;
 26032              		.loc 1 855 0
 26033 0016 4FF00103 		mov	r3, #1
 26034 001a FB71     		strb	r3, [r7, #7]
 26035 001c 02E0     		b	.L98
 26036              	.L97:
 856:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   }
 857:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   else
 858:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   {
 859:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****     readstatus = RESET;
 26037              		.loc 1 859 0
 26038 001e 4FF00003 		mov	r3, #0
 26039 0022 FB71     		strb	r3, [r7, #7]
 26040              	.L98:
 860:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   }
 861:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   return readstatus;
 26041              		.loc 1 861 0
 26042 0024 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 862:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** }
 26043              		.loc 1 862 0
 26044 0026 1846     		mov	r0, r3
 26045 0028 07F10C07 		add	r7, r7, #12
 26046 002c BD46     		mov	sp, r7
 26047 002e 80BC     		pop	{r7}
 26048 0030 7047     		bx	lr
 26049              	.L100:
 26050 0032 00BF     		.align	2
 26051              	.L99:
 26052 0034 153C0240 		.word	1073888277
 26053              		.cfi_endproc
 26054              	.LFE133:
 26056              		.section	.text.FLASH_OB_GetBOR,"ax",%progbits
 26057              		.align	2
 26058              		.global	FLASH_OB_GetBOR
 26059              		.thumb
 26060              		.thumb_func
 26062              	FLASH_OB_GetBOR:
 26063              	.LFB134:
 863:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** 
 864:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** /**
 865:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   * @brief  Returns the FLASH BOR level.
 866:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   * @param  None
 867:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   * @retval The FLASH BOR level:
 868:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *           - OB_BOR_LEVEL3: Supply voltage ranges from 2.7 to 3.6 V
 869:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *           - OB_BOR_LEVEL2: Supply voltage ranges from 2.4 to 2.7 V
 870:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *           - OB_BOR_LEVEL1: Supply voltage ranges from 2.1 to 2.4 V
 871:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *           - OB_BOR_OFF   : Supply voltage ranges from 1.62 to 2.1 V  
 872:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   */
 873:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** uint8_t FLASH_OB_GetBOR(void)
 874:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** {
 26064              		.loc 1 874 0
 26065              		.cfi_startproc
 26066              		@ args = 0, pretend = 0, frame = 0
 26067              		@ frame_needed = 1, uses_anonymous_args = 0
 26068              		@ link register save eliminated.
 26069 0000 80B4     		push	{r7}
 26070              	.LCFI64:
 26071              		.cfi_def_cfa_offset 4
 26072 0002 00AF     		add	r7, sp, #0
 26073              		.cfi_offset 7, -4
 26074              	.LCFI65:
 26075              		.cfi_def_cfa_register 7
 875:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   /* Return the FLASH BOR level */
 876:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   return (uint8_t)(*(__IO uint8_t *)(OPTCR_BYTE0_ADDRESS) & (uint8_t)0x0C);
 26076              		.loc 1 876 0
 26077 0004 044B     		ldr	r3, .L102
 26078 0006 1B78     		ldrb	r3, [r3, #0]
 26079 0008 DBB2     		uxtb	r3, r3
 26080 000a 03F00C03 		and	r3, r3, #12
 26081 000e DBB2     		uxtb	r3, r3
 877:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** }
 26082              		.loc 1 877 0
 26083 0010 1846     		mov	r0, r3
 26084 0012 BD46     		mov	sp, r7
 26085 0014 80BC     		pop	{r7}
 26086 0016 7047     		bx	lr
 26087              	.L103:
 26088              		.align	2
 26089              	.L102:
 26090 0018 143C0240 		.word	1073888276
 26091              		.cfi_endproc
 26092              	.LFE134:
 26094              		.section	.text.FLASH_ITConfig,"ax",%progbits
 26095              		.align	2
 26096              		.global	FLASH_ITConfig
 26097              		.thumb
 26098              		.thumb_func
 26100              	FLASH_ITConfig:
 26101              	.LFB135:
 878:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** 
 879:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** /**
 880:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   * @}
 881:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   */
 882:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** 
 883:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** /** @defgroup FLASH_Group4 Interrupts and flags management functions
 884:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****  *  @brief   Interrupts and flags management functions
 885:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****  *
 886:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** @verbatim   
 887:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****  ===============================================================================
 888:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****                   Interrupts and flags management functions
 889:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****  ===============================================================================  
 890:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** 
 891:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** @endverbatim
 892:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   * @{
 893:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   */
 894:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** 
 895:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** /**
 896:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   * @brief  Enables or disables the specified FLASH interrupts.
 897:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   * @param  FLASH_IT: specifies the FLASH interrupt sources to be enabled or disabled.
 898:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *          This parameter can be any combination of the following values:
 899:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *            @arg FLASH_IT_ERR: FLASH Error Interrupt
 900:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *            @arg FLASH_IT_EOP: FLASH end of operation Interrupt
 901:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   * @retval None 
 902:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   */
 903:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** void FLASH_ITConfig(uint32_t FLASH_IT, FunctionalState NewState)
 904:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** {
 26102              		.loc 1 904 0
 26103              		.cfi_startproc
 26104              		@ args = 0, pretend = 0, frame = 8
 26105              		@ frame_needed = 1, uses_anonymous_args = 0
 26106              		@ link register save eliminated.
 26107 0000 80B4     		push	{r7}
 26108              	.LCFI66:
 26109              		.cfi_def_cfa_offset 4
 26110 0002 83B0     		sub	sp, sp, #12
 26111              	.LCFI67:
 26112              		.cfi_def_cfa_offset 16
 26113 0004 00AF     		add	r7, sp, #0
 26114              		.cfi_offset 7, -4
 26115              	.LCFI68:
 26116              		.cfi_def_cfa_register 7
 26117 0006 7860     		str	r0, [r7, #4]
 26118 0008 0B46     		mov	r3, r1
 26119 000a FB70     		strb	r3, [r7, #3]
 905:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   /* Check the parameters */
 906:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   assert_param(IS_FLASH_IT(FLASH_IT)); 
 907:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 908:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** 
 909:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   if(NewState != DISABLE)
 26120              		.loc 1 909 0
 26121 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 26122 000e 002B     		cmp	r3, #0
 26123 0010 07D0     		beq	.L105
 910:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   {
 911:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****     /* Enable the interrupt sources */
 912:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****     FLASH->CR |= FLASH_IT;
 26124              		.loc 1 912 0
 26125 0012 0B4B     		ldr	r3, .L107
 26126 0014 0A4A     		ldr	r2, .L107
 26127 0016 1169     		ldr	r1, [r2, #16]
 26128 0018 7A68     		ldr	r2, [r7, #4]
 26129 001a 41EA0202 		orr	r2, r1, r2
 26130 001e 1A61     		str	r2, [r3, #16]
 26131 0020 08E0     		b	.L104
 26132              	.L105:
 913:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   }
 914:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   else
 915:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   {
 916:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****     /* Disable the interrupt sources */
 917:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****     FLASH->CR &= ~(uint32_t)FLASH_IT;
 26133              		.loc 1 917 0
 26134 0022 074B     		ldr	r3, .L107
 26135 0024 064A     		ldr	r2, .L107
 26136 0026 1169     		ldr	r1, [r2, #16]
 26137 0028 7A68     		ldr	r2, [r7, #4]
 26138 002a 6FEA0202 		mvn	r2, r2
 26139 002e 01EA0202 		and	r2, r1, r2
 26140 0032 1A61     		str	r2, [r3, #16]
 26141              	.L104:
 918:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   }
 919:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** }
 26142              		.loc 1 919 0
 26143 0034 07F10C07 		add	r7, r7, #12
 26144 0038 BD46     		mov	sp, r7
 26145 003a 80BC     		pop	{r7}
 26146 003c 7047     		bx	lr
 26147              	.L108:
 26148 003e 00BF     		.align	2
 26149              	.L107:
 26150 0040 003C0240 		.word	1073888256
 26151              		.cfi_endproc
 26152              	.LFE135:
 26154              		.section	.text.FLASH_GetFlagStatus,"ax",%progbits
 26155              		.align	2
 26156              		.global	FLASH_GetFlagStatus
 26157              		.thumb
 26158              		.thumb_func
 26160              	FLASH_GetFlagStatus:
 26161              	.LFB136:
 920:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** 
 921:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** /**
 922:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   * @brief  Checks whether the specified FLASH flag is set or not.
 923:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   * @param  FLASH_FLAG: specifies the FLASH flag to check.
 924:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *          This parameter can be one of the following values:
 925:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *            @arg FLASH_FLAG_EOP: FLASH End of Operation flag 
 926:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *            @arg FLASH_FLAG_OPERR: FLASH operation Error flag 
 927:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *            @arg FLASH_FLAG_WRPERR: FLASH Write protected error flag 
 928:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *            @arg FLASH_FLAG_PGAERR: FLASH Programming Alignment error flag
 929:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *            @arg FLASH_FLAG_PGPERR: FLASH Programming Parallelism error flag
 930:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *            @arg FLASH_FLAG_PGSERR: FLASH Programming Sequence error flag
 931:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *            @arg FLASH_FLAG_BSY: FLASH Busy flag
 932:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   * @retval The new state of FLASH_FLAG (SET or RESET).
 933:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   */
 934:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** FlagStatus FLASH_GetFlagStatus(uint32_t FLASH_FLAG)
 935:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** {
 26162              		.loc 1 935 0
 26163              		.cfi_startproc
 26164              		@ args = 0, pretend = 0, frame = 16
 26165              		@ frame_needed = 1, uses_anonymous_args = 0
 26166              		@ link register save eliminated.
 26167 0000 80B4     		push	{r7}
 26168              	.LCFI69:
 26169              		.cfi_def_cfa_offset 4
 26170 0002 85B0     		sub	sp, sp, #20
 26171              	.LCFI70:
 26172              		.cfi_def_cfa_offset 24
 26173 0004 00AF     		add	r7, sp, #0
 26174              		.cfi_offset 7, -4
 26175              	.LCFI71:
 26176              		.cfi_def_cfa_register 7
 26177 0006 7860     		str	r0, [r7, #4]
 936:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   FlagStatus bitstatus = RESET;
 26178              		.loc 1 936 0
 26179 0008 4FF00003 		mov	r3, #0
 26180 000c FB73     		strb	r3, [r7, #15]
 937:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   /* Check the parameters */
 938:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   assert_param(IS_FLASH_GET_FLAG(FLASH_FLAG));
 939:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** 
 940:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   if((FLASH->SR & FLASH_FLAG) != (uint32_t)RESET)
 26181              		.loc 1 940 0
 26182 000e 0A4B     		ldr	r3, .L112
 26183 0010 DA68     		ldr	r2, [r3, #12]
 26184 0012 7B68     		ldr	r3, [r7, #4]
 26185 0014 02EA0303 		and	r3, r2, r3
 26186 0018 002B     		cmp	r3, #0
 26187 001a 03D0     		beq	.L110
 941:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   {
 942:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****     bitstatus = SET;
 26188              		.loc 1 942 0
 26189 001c 4FF00103 		mov	r3, #1
 26190 0020 FB73     		strb	r3, [r7, #15]
 26191 0022 02E0     		b	.L111
 26192              	.L110:
 943:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   }
 944:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   else
 945:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   {
 946:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****     bitstatus = RESET;
 26193              		.loc 1 946 0
 26194 0024 4FF00003 		mov	r3, #0
 26195 0028 FB73     		strb	r3, [r7, #15]
 26196              	.L111:
 947:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   }
 948:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   /* Return the new state of FLASH_FLAG (SET or RESET) */
 949:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   return bitstatus; 
 26197              		.loc 1 949 0
 26198 002a FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 950:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** }
 26199              		.loc 1 950 0
 26200 002c 1846     		mov	r0, r3
 26201 002e 07F11407 		add	r7, r7, #20
 26202 0032 BD46     		mov	sp, r7
 26203 0034 80BC     		pop	{r7}
 26204 0036 7047     		bx	lr
 26205              	.L113:
 26206              		.align	2
 26207              	.L112:
 26208 0038 003C0240 		.word	1073888256
 26209              		.cfi_endproc
 26210              	.LFE136:
 26212              		.section	.text.FLASH_ClearFlag,"ax",%progbits
 26213              		.align	2
 26214              		.global	FLASH_ClearFlag
 26215              		.thumb
 26216              		.thumb_func
 26218              	FLASH_ClearFlag:
 26219              	.LFB137:
 951:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** 
 952:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** /**
 953:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   * @brief  Clears the FLASH's pending flags.
 954:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   * @param  FLASH_FLAG: specifies the FLASH flags to clear.
 955:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *          This parameter can be any combination of the following values:
 956:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *            @arg FLASH_FLAG_EOP: FLASH End of Operation flag 
 957:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *            @arg FLASH_FLAG_OPERR: FLASH operation Error flag 
 958:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *            @arg FLASH_FLAG_WRPERR: FLASH Write protected error flag 
 959:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *            @arg FLASH_FLAG_PGAERR: FLASH Programming Alignment error flag 
 960:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *            @arg FLASH_FLAG_PGPERR: FLASH Programming Parallelism error flag
 961:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *            @arg FLASH_FLAG_PGSERR: FLASH Programming Sequence error flag
 962:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   * @retval None
 963:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   */
 964:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** void FLASH_ClearFlag(uint32_t FLASH_FLAG)
 965:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** {
 26220              		.loc 1 965 0
 26221              		.cfi_startproc
 26222              		@ args = 0, pretend = 0, frame = 8
 26223              		@ frame_needed = 1, uses_anonymous_args = 0
 26224              		@ link register save eliminated.
 26225 0000 80B4     		push	{r7}
 26226              	.LCFI72:
 26227              		.cfi_def_cfa_offset 4
 26228 0002 83B0     		sub	sp, sp, #12
 26229              	.LCFI73:
 26230              		.cfi_def_cfa_offset 16
 26231 0004 00AF     		add	r7, sp, #0
 26232              		.cfi_offset 7, -4
 26233              	.LCFI74:
 26234              		.cfi_def_cfa_register 7
 26235 0006 7860     		str	r0, [r7, #4]
 966:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   /* Check the parameters */
 967:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   assert_param(IS_FLASH_CLEAR_FLAG(FLASH_FLAG));
 968:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   
 969:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   /* Clear the flags */
 970:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   FLASH->SR = FLASH_FLAG;
 26236              		.loc 1 970 0
 26237 0008 034B     		ldr	r3, .L115
 26238 000a 7A68     		ldr	r2, [r7, #4]
 26239 000c DA60     		str	r2, [r3, #12]
 971:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** }
 26240              		.loc 1 971 0
 26241 000e 07F10C07 		add	r7, r7, #12
 26242 0012 BD46     		mov	sp, r7
 26243 0014 80BC     		pop	{r7}
 26244 0016 7047     		bx	lr
 26245              	.L116:
 26246              		.align	2
 26247              	.L115:
 26248 0018 003C0240 		.word	1073888256
 26249              		.cfi_endproc
 26250              	.LFE137:
 26252              		.section	.text.FLASH_GetStatus,"ax",%progbits
 26253              		.align	2
 26254              		.global	FLASH_GetStatus
 26255              		.thumb
 26256              		.thumb_func
 26258              	FLASH_GetStatus:
 26259              	.LFB138:
 972:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** 
 973:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** /**
 974:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   * @brief  Returns the FLASH Status.
 975:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   * @param  None
 976:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   * @retval FLASH Status: The returned value can be: FLASH_BUSY, FLASH_ERROR_PROGRAM,
 977:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *                       FLASH_ERROR_WRP, FLASH_ERROR_OPERATION or FLASH_COMPLETE.
 978:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   */
 979:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** FLASH_Status FLASH_GetStatus(void)
 980:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** {
 26260              		.loc 1 980 0
 26261              		.cfi_startproc
 26262              		@ args = 0, pretend = 0, frame = 8
 26263              		@ frame_needed = 1, uses_anonymous_args = 0
 26264              		@ link register save eliminated.
 26265 0000 80B4     		push	{r7}
 26266              	.LCFI75:
 26267              		.cfi_def_cfa_offset 4
 26268 0002 83B0     		sub	sp, sp, #12
 26269              	.LCFI76:
 26270              		.cfi_def_cfa_offset 16
 26271 0004 00AF     		add	r7, sp, #0
 26272              		.cfi_offset 7, -4
 26273              	.LCFI77:
 26274              		.cfi_def_cfa_register 7
 981:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   FLASH_Status flashstatus = FLASH_COMPLETE;
 26275              		.loc 1 981 0
 26276 0006 4FF00803 		mov	r3, #8
 26277 000a FB71     		strb	r3, [r7, #7]
 982:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   
 983:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   if((FLASH->SR & FLASH_FLAG_BSY) == FLASH_FLAG_BSY) 
 26278              		.loc 1 983 0
 26279 000c 184B     		ldr	r3, .L123
 26280 000e DB68     		ldr	r3, [r3, #12]
 26281 0010 03F48033 		and	r3, r3, #65536
 26282 0014 002B     		cmp	r3, #0
 26283 0016 03D0     		beq	.L118
 984:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   {
 985:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****     flashstatus = FLASH_BUSY;
 26284              		.loc 1 985 0
 26285 0018 4FF00103 		mov	r3, #1
 26286 001c FB71     		strb	r3, [r7, #7]
 26287 001e 20E0     		b	.L119
 26288              	.L118:
 986:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   }
 987:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   else 
 988:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   {  
 989:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****     if((FLASH->SR & FLASH_FLAG_WRPERR) != (uint32_t)0x00)
 26289              		.loc 1 989 0
 26290 0020 134B     		ldr	r3, .L123
 26291 0022 DB68     		ldr	r3, [r3, #12]
 26292 0024 03F01003 		and	r3, r3, #16
 26293 0028 002B     		cmp	r3, #0
 26294 002a 03D0     		beq	.L120
 990:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****     { 
 991:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****       flashstatus = FLASH_ERROR_WRP;
 26295              		.loc 1 991 0
 26296 002c 4FF00503 		mov	r3, #5
 26297 0030 FB71     		strb	r3, [r7, #7]
 26298 0032 16E0     		b	.L119
 26299              	.L120:
 992:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****     }
 993:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****     else 
 994:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****     {
 995:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****       if((FLASH->SR & (uint32_t)0xEF) != (uint32_t)0x00)
 26300              		.loc 1 995 0
 26301 0034 0E4B     		ldr	r3, .L123
 26302 0036 DB68     		ldr	r3, [r3, #12]
 26303 0038 03F0EF03 		and	r3, r3, #239
 26304 003c 002B     		cmp	r3, #0
 26305 003e 03D0     		beq	.L121
 996:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****       {
 997:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****         flashstatus = FLASH_ERROR_PROGRAM; 
 26306              		.loc 1 997 0
 26307 0040 4FF00603 		mov	r3, #6
 26308 0044 FB71     		strb	r3, [r7, #7]
 26309 0046 0CE0     		b	.L119
 26310              	.L121:
 998:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****       }
 999:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****       else
1000:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****       {
1001:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****         if((FLASH->SR & FLASH_FLAG_OPERR) != (uint32_t)0x00)
 26311              		.loc 1 1001 0
 26312 0048 094B     		ldr	r3, .L123
 26313 004a DB68     		ldr	r3, [r3, #12]
 26314 004c 03F00203 		and	r3, r3, #2
 26315 0050 002B     		cmp	r3, #0
 26316 0052 03D0     		beq	.L122
1002:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****         {
1003:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****           flashstatus = FLASH_ERROR_OPERATION;
 26317              		.loc 1 1003 0
 26318 0054 4FF00703 		mov	r3, #7
 26319 0058 FB71     		strb	r3, [r7, #7]
 26320 005a 02E0     		b	.L119
 26321              	.L122:
1004:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****         }
1005:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****         else
1006:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****         {
1007:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****           flashstatus = FLASH_COMPLETE;
 26322              		.loc 1 1007 0
 26323 005c 4FF00803 		mov	r3, #8
 26324 0060 FB71     		strb	r3, [r7, #7]
 26325              	.L119:
1008:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****         }
1009:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****       }
1010:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****     }
1011:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   }
1012:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   /* Return the FLASH Status */
1013:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   return flashstatus;
 26326              		.loc 1 1013 0
 26327 0062 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
1014:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** }
 26328              		.loc 1 1014 0
 26329 0064 1846     		mov	r0, r3
 26330 0066 07F10C07 		add	r7, r7, #12
 26331 006a BD46     		mov	sp, r7
 26332 006c 80BC     		pop	{r7}
 26333 006e 7047     		bx	lr
 26334              	.L124:
 26335              		.align	2
 26336              	.L123:
 26337 0070 003C0240 		.word	1073888256
 26338              		.cfi_endproc
 26339              	.LFE138:
 26341              		.section	.text.FLASH_WaitForLastOperation,"ax",%progbits
 26342              		.align	2
 26343              		.global	FLASH_WaitForLastOperation
 26344              		.thumb
 26345              		.thumb_func
 26347              	FLASH_WaitForLastOperation:
 26348              	.LFB139:
1015:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** 
1016:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** /**
1017:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   * @brief  Waits for a FLASH operation to complete.
1018:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   * @param  None
1019:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   * @retval FLASH Status: The returned value can be: FLASH_BUSY, FLASH_ERROR_PROGRAM,
1020:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   *                       FLASH_ERROR_WRP, FLASH_ERROR_OPERATION or FLASH_COMPLETE.
1021:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   */
1022:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** FLASH_Status FLASH_WaitForLastOperation(void)
1023:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** { 
 26349              		.loc 1 1023 0
 26350              		.cfi_startproc
 26351              		@ args = 0, pretend = 0, frame = 8
 26352              		@ frame_needed = 1, uses_anonymous_args = 0
 26353 0000 80B5     		push	{r7, lr}
 26354              	.LCFI78:
 26355              		.cfi_def_cfa_offset 8
 26356 0002 82B0     		sub	sp, sp, #8
 26357              	.LCFI79:
 26358              		.cfi_def_cfa_offset 16
 26359 0004 00AF     		add	r7, sp, #0
 26360              		.cfi_offset 14, -4
 26361              		.cfi_offset 7, -8
 26362              	.LCFI80:
 26363              		.cfi_def_cfa_register 7
1024:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   __IO FLASH_Status status = FLASH_COMPLETE;
 26364              		.loc 1 1024 0
 26365 0006 4FF00803 		mov	r3, #8
 26366 000a FB71     		strb	r3, [r7, #7]
1025:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****    
1026:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   /* Check for the FLASH Status */
1027:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   status = FLASH_GetStatus();
 26367              		.loc 1 1027 0
 26368 000c FFF7FEFF 		bl	FLASH_GetStatus
 26369 0010 0346     		mov	r3, r0
 26370 0012 FB71     		strb	r3, [r7, #7]
1028:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** 
1029:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
1030:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****      Even if the FLASH operation fails, the BUSY flag will be reset and an error
1031:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****      flag will be set */
1032:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   while(status == FLASH_BUSY)
 26371              		.loc 1 1032 0
 26372 0014 03E0     		b	.L126
 26373              	.L127:
1033:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   {
1034:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****     status = FLASH_GetStatus();
 26374              		.loc 1 1034 0
 26375 0016 FFF7FEFF 		bl	FLASH_GetStatus
 26376 001a 0346     		mov	r3, r0
 26377 001c FB71     		strb	r3, [r7, #7]
 26378              	.L126:
1032:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   while(status == FLASH_BUSY)
 26379              		.loc 1 1032 0 discriminator 1
 26380 001e FB79     		ldrb	r3, [r7, #7]
 26381 0020 DBB2     		uxtb	r3, r3
 26382 0022 012B     		cmp	r3, #1
 26383 0024 F7D0     		beq	.L127
1035:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   }
1036:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   /* Return the operation status */
1037:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c ****   return status;
 26384              		.loc 1 1037 0
 26385 0026 FB79     		ldrb	r3, [r7, #7]
 26386 0028 DBB2     		uxtb	r3, r3
1038:../inc/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_flash.c **** }
 26387              		.loc 1 1038 0
 26388 002a 1846     		mov	r0, r3
 26389 002c 07F10807 		add	r7, r7, #8
 26390 0030 BD46     		mov	sp, r7
 26391 0032 80BD     		pop	{r7, pc}
 26392              		.cfi_endproc
 26393              	.LFE139:
 26395              		.text
 26396              	.Letext0:
DEFINED SYMBOLS
                            *ABS*:00000000 stm32f4xx_flash.c
     /tmp/cc3sb4JL.s:24578  .text.FLASH_SetLatency:00000000 $t
     /tmp/cc3sb4JL.s:24583  .text.FLASH_SetLatency:00000000 FLASH_SetLatency
     /tmp/cc3sb4JL.s:24614  .text.FLASH_SetLatency:0000001c $d
     /tmp/cc3sb4JL.s:24619  .text.FLASH_PrefetchBufferCmd:00000000 $t
     /tmp/cc3sb4JL.s:24624  .text.FLASH_PrefetchBufferCmd:00000000 FLASH_PrefetchBufferCmd
     /tmp/cc3sb4JL.s:24670  .text.FLASH_PrefetchBufferCmd:00000034 $d
     /tmp/cc3sb4JL.s:24675  .text.FLASH_InstructionCacheCmd:00000000 $t
     /tmp/cc3sb4JL.s:24680  .text.FLASH_InstructionCacheCmd:00000000 FLASH_InstructionCacheCmd
     /tmp/cc3sb4JL.s:24726  .text.FLASH_InstructionCacheCmd:00000034 $d
     /tmp/cc3sb4JL.s:24731  .text.FLASH_DataCacheCmd:00000000 $t
     /tmp/cc3sb4JL.s:24736  .text.FLASH_DataCacheCmd:00000000 FLASH_DataCacheCmd
     /tmp/cc3sb4JL.s:24782  .text.FLASH_DataCacheCmd:00000034 $d
     /tmp/cc3sb4JL.s:24787  .text.FLASH_InstructionCacheReset:00000000 $t
     /tmp/cc3sb4JL.s:24792  .text.FLASH_InstructionCacheReset:00000000 FLASH_InstructionCacheReset
     /tmp/cc3sb4JL.s:24819  .text.FLASH_InstructionCacheReset:00000018 $d
     /tmp/cc3sb4JL.s:24824  .text.FLASH_DataCacheReset:00000000 $t
     /tmp/cc3sb4JL.s:24829  .text.FLASH_DataCacheReset:00000000 FLASH_DataCacheReset
     /tmp/cc3sb4JL.s:24856  .text.FLASH_DataCacheReset:00000018 $d
     /tmp/cc3sb4JL.s:24861  .text.FLASH_Unlock:00000000 $t
     /tmp/cc3sb4JL.s:24866  .text.FLASH_Unlock:00000000 FLASH_Unlock
     /tmp/cc3sb4JL.s:24901  .text.FLASH_Unlock:00000020 $d
     /tmp/cc3sb4JL.s:24908  .text.FLASH_Lock:00000000 $t
     /tmp/cc3sb4JL.s:24913  .text.FLASH_Lock:00000000 FLASH_Lock
     /tmp/cc3sb4JL.s:24940  .text.FLASH_Lock:00000018 $d
     /tmp/cc3sb4JL.s:24945  .text.FLASH_EraseSector:00000000 $t
     /tmp/cc3sb4JL.s:24950  .text.FLASH_EraseSector:00000000 FLASH_EraseSector
     /tmp/cc3sb4JL.s:26347  .text.FLASH_WaitForLastOperation:00000000 FLASH_WaitForLastOperation
     /tmp/cc3sb4JL.s:25075  .text.FLASH_EraseSector:000000c8 $d
     /tmp/cc3sb4JL.s:25080  .text.FLASH_EraseAllSectors:00000000 $t
     /tmp/cc3sb4JL.s:25085  .text.FLASH_EraseAllSectors:00000000 FLASH_EraseAllSectors
     /tmp/cc3sb4JL.s:25195  .text.FLASH_EraseAllSectors:000000a8 $d
     /tmp/cc3sb4JL.s:25200  .text.FLASH_ProgramDoubleWord:00000000 $t
     /tmp/cc3sb4JL.s:25205  .text.FLASH_ProgramDoubleWord:00000000 FLASH_ProgramDoubleWord
     /tmp/cc3sb4JL.s:25278  .text.FLASH_ProgramDoubleWord:00000070 $d
     /tmp/cc3sb4JL.s:25283  .text.FLASH_ProgramWord:00000000 $t
     /tmp/cc3sb4JL.s:25288  .text.FLASH_ProgramWord:00000000 FLASH_ProgramWord
     /tmp/cc3sb4JL.s:25361  .text.FLASH_ProgramWord:00000068 $d
     /tmp/cc3sb4JL.s:25366  .text.FLASH_ProgramHalfWord:00000000 $t
     /tmp/cc3sb4JL.s:25371  .text.FLASH_ProgramHalfWord:00000000 FLASH_ProgramHalfWord
     /tmp/cc3sb4JL.s:25445  .text.FLASH_ProgramHalfWord:0000006c $d
     /tmp/cc3sb4JL.s:25450  .text.FLASH_ProgramByte:00000000 $t
     /tmp/cc3sb4JL.s:25455  .text.FLASH_ProgramByte:00000000 FLASH_ProgramByte
     /tmp/cc3sb4JL.s:25528  .text.FLASH_ProgramByte:00000068 $d
     /tmp/cc3sb4JL.s:25533  .text.FLASH_OB_Unlock:00000000 $t
     /tmp/cc3sb4JL.s:25538  .text.FLASH_OB_Unlock:00000000 FLASH_OB_Unlock
     /tmp/cc3sb4JL.s:25575  .text.FLASH_OB_Unlock:00000024 $d
     /tmp/cc3sb4JL.s:25582  .text.FLASH_OB_Lock:00000000 $t
     /tmp/cc3sb4JL.s:25587  .text.FLASH_OB_Lock:00000000 FLASH_OB_Lock
     /tmp/cc3sb4JL.s:25614  .text.FLASH_OB_Lock:00000018 $d
     /tmp/cc3sb4JL.s:25619  .text.FLASH_OB_WRPConfig:00000000 $t
     /tmp/cc3sb4JL.s:25624  .text.FLASH_OB_WRPConfig:00000000 FLASH_OB_WRPConfig
     /tmp/cc3sb4JL.s:25691  .text.FLASH_OB_WRPConfig:00000060 $d
     /tmp/cc3sb4JL.s:25696  .text.FLASH_OB_RDPConfig:00000000 $t
     /tmp/cc3sb4JL.s:25701  .text.FLASH_OB_RDPConfig:00000000 FLASH_OB_RDPConfig
     /tmp/cc3sb4JL.s:25743  .text.FLASH_OB_RDPConfig:0000002c $d
     /tmp/cc3sb4JL.s:25748  .text.FLASH_OB_UserConfig:00000000 $t
     /tmp/cc3sb4JL.s:25753  .text.FLASH_OB_UserConfig:00000000 FLASH_OB_UserConfig
     /tmp/cc3sb4JL.s:25817  .text.FLASH_OB_UserConfig:00000060 $d
     /tmp/cc3sb4JL.s:25822  .text.FLASH_OB_BORConfig:00000000 $t
     /tmp/cc3sb4JL.s:25827  .text.FLASH_OB_BORConfig:00000000 FLASH_OB_BORConfig
     /tmp/cc3sb4JL.s:25871  .text.FLASH_OB_BORConfig:00000038 $d
     /tmp/cc3sb4JL.s:25876  .text.FLASH_OB_Launch:00000000 $t
     /tmp/cc3sb4JL.s:25881  .text.FLASH_OB_Launch:00000000 FLASH_OB_Launch
     /tmp/cc3sb4JL.s:25923  .text.FLASH_OB_Launch:00000030 $d
     /tmp/cc3sb4JL.s:25928  .text.FLASH_OB_GetUser:00000000 $t
     /tmp/cc3sb4JL.s:25933  .text.FLASH_OB_GetUser:00000000 FLASH_OB_GetUser
     /tmp/cc3sb4JL.s:25960  .text.FLASH_OB_GetUser:00000018 $d
     /tmp/cc3sb4JL.s:25965  .text.FLASH_OB_GetWRP:00000000 $t
     /tmp/cc3sb4JL.s:25970  .text.FLASH_OB_GetWRP:00000000 FLASH_OB_GetWRP
     /tmp/cc3sb4JL.s:25996  .text.FLASH_OB_GetWRP:00000014 $d
     /tmp/cc3sb4JL.s:26001  .text.FLASH_OB_GetRDP:00000000 $t
     /tmp/cc3sb4JL.s:26006  .text.FLASH_OB_GetRDP:00000000 FLASH_OB_GetRDP
     /tmp/cc3sb4JL.s:26052  .text.FLASH_OB_GetRDP:00000034 $d
     /tmp/cc3sb4JL.s:26057  .text.FLASH_OB_GetBOR:00000000 $t
     /tmp/cc3sb4JL.s:26062  .text.FLASH_OB_GetBOR:00000000 FLASH_OB_GetBOR
     /tmp/cc3sb4JL.s:26090  .text.FLASH_OB_GetBOR:00000018 $d
     /tmp/cc3sb4JL.s:26095  .text.FLASH_ITConfig:00000000 $t
     /tmp/cc3sb4JL.s:26100  .text.FLASH_ITConfig:00000000 FLASH_ITConfig
     /tmp/cc3sb4JL.s:26150  .text.FLASH_ITConfig:00000040 $d
     /tmp/cc3sb4JL.s:26155  .text.FLASH_GetFlagStatus:00000000 $t
     /tmp/cc3sb4JL.s:26160  .text.FLASH_GetFlagStatus:00000000 FLASH_GetFlagStatus
     /tmp/cc3sb4JL.s:26208  .text.FLASH_GetFlagStatus:00000038 $d
     /tmp/cc3sb4JL.s:26213  .text.FLASH_ClearFlag:00000000 $t
     /tmp/cc3sb4JL.s:26218  .text.FLASH_ClearFlag:00000000 FLASH_ClearFlag
     /tmp/cc3sb4JL.s:26248  .text.FLASH_ClearFlag:00000018 $d
     /tmp/cc3sb4JL.s:26253  .text.FLASH_GetStatus:00000000 $t
     /tmp/cc3sb4JL.s:26258  .text.FLASH_GetStatus:00000000 FLASH_GetStatus
     /tmp/cc3sb4JL.s:26337  .text.FLASH_GetStatus:00000070 $d
     /tmp/cc3sb4JL.s:26342  .text.FLASH_WaitForLastOperation:00000000 $t
                     .debug_frame:00000010 $d

NO UNDEFINED SYMBOLS
