<?xml version="1.0" encoding="UTF-8"?>
<module name="vsl: group8 inv_highdrive schematic vl: hspice hspiceD schematic spice veriloga">
    <scope name="Instance">
        <forward>
            <mapping dst="v17" src="V17"/>
            <mapping dst="v8" src="V8"/>
            <mapping dst="m1" src="M1"/>
            <mapping dst="m5" src="M5"/>
            <mapping dst="m0" src="M0"/>
            <mapping dst="m4" src="M4"/>
        </forward>
        <reverse>
            <mapping dst="V17" src="v17"/>
            <mapping dst="V8" src="v8"/>
            <mapping dst="M1" src="m1"/>
            <mapping dst="M5" src="m5"/>
            <mapping dst="M0" src="m0"/>
            <mapping dst="M4" src="m4"/>
        </reverse>
    </scope>
    <scope name="Net">
        <forward/>
        <reverse/>
    </scope>
    <scope name="Terminal">
        <forward/>
        <reverse/>
    </scope>
    <scope name="simInfo">
        <forward>
            <mapping dst="in out" src="&lt;unmappedTermOrder&gt;"/>
            <mapping dst="in out" src="&lt;termOrder&gt;"/>
        </forward>
        <reverse>
            <mapping dst="&lt;unmappedTermOrder&gt;" src="in out"/>
        </reverse>
    </scope>
    <master_instances>
        <instance_header master="nmos">
            <instance name="M1"/>
            <instance name="M5"/>
        </instance_header>
        <instance_header master="pmos">
            <instance name="M0"/>
            <instance name="M4"/>
        </instance_header>
        <instance_header master="vdc">
            <instance name="V17"/>
        </instance_header>
        <instance_header master="vpulse">
            <instance name="V8"/>
        </instance_header>
    </master_instances>
</module>
