TimeQuest Timing Analyzer report for Apple-I_poseidon-ep4cgx150
Sat Mar  9 02:31:08 2024
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'guest_top|pll|altpll_component|auto_generated|pll1|clk[1]'
 14. Slow 1200mV 85C Model Setup: 'spiclk'
 15. Slow 1200mV 85C Model Hold: 'spiclk'
 16. Slow 1200mV 85C Model Hold: 'guest_top|pll|altpll_component|auto_generated|pll1|clk[1]'
 17. Slow 1200mV 85C Model Recovery: 'guest_top|pll|altpll_component|auto_generated|pll1|clk[1]'
 18. Slow 1200mV 85C Model Recovery: 'spiclk'
 19. Slow 1200mV 85C Model Removal: 'spiclk'
 20. Slow 1200mV 85C Model Removal: 'guest_top|pll|altpll_component|auto_generated|pll1|clk[1]'
 21. Slow 1200mV 85C Model Metastability Summary
 22. Slow 1200mV 0C Model Fmax Summary
 23. Slow 1200mV 0C Model Setup Summary
 24. Slow 1200mV 0C Model Hold Summary
 25. Slow 1200mV 0C Model Recovery Summary
 26. Slow 1200mV 0C Model Removal Summary
 27. Slow 1200mV 0C Model Minimum Pulse Width Summary
 28. Slow 1200mV 0C Model Setup: 'guest_top|pll|altpll_component|auto_generated|pll1|clk[1]'
 29. Slow 1200mV 0C Model Setup: 'spiclk'
 30. Slow 1200mV 0C Model Hold: 'spiclk'
 31. Slow 1200mV 0C Model Hold: 'guest_top|pll|altpll_component|auto_generated|pll1|clk[1]'
 32. Slow 1200mV 0C Model Recovery: 'guest_top|pll|altpll_component|auto_generated|pll1|clk[1]'
 33. Slow 1200mV 0C Model Recovery: 'spiclk'
 34. Slow 1200mV 0C Model Removal: 'spiclk'
 35. Slow 1200mV 0C Model Removal: 'guest_top|pll|altpll_component|auto_generated|pll1|clk[1]'
 36. Slow 1200mV 0C Model Metastability Summary
 37. Fast 1200mV 0C Model Setup Summary
 38. Fast 1200mV 0C Model Hold Summary
 39. Fast 1200mV 0C Model Recovery Summary
 40. Fast 1200mV 0C Model Removal Summary
 41. Fast 1200mV 0C Model Minimum Pulse Width Summary
 42. Fast 1200mV 0C Model Setup: 'guest_top|pll|altpll_component|auto_generated|pll1|clk[1]'
 43. Fast 1200mV 0C Model Setup: 'spiclk'
 44. Fast 1200mV 0C Model Hold: 'spiclk'
 45. Fast 1200mV 0C Model Hold: 'guest_top|pll|altpll_component|auto_generated|pll1|clk[1]'
 46. Fast 1200mV 0C Model Recovery: 'guest_top|pll|altpll_component|auto_generated|pll1|clk[1]'
 47. Fast 1200mV 0C Model Recovery: 'spiclk'
 48. Fast 1200mV 0C Model Removal: 'spiclk'
 49. Fast 1200mV 0C Model Removal: 'guest_top|pll|altpll_component|auto_generated|pll1|clk[1]'
 50. Fast 1200mV 0C Model Metastability Summary
 51. Multicorner Timing Analysis Summary
 52. Board Trace Model Assignments
 53. Input Transition Times
 54. Signal Integrity Metrics (Slow 1200mv 0c Model)
 55. Signal Integrity Metrics (Slow 1200mv 85c Model)
 56. Signal Integrity Metrics (Fast 1200mv 0c Model)
 57. Setup Transfers
 58. Hold Transfers
 59. Recovery Transfers
 60. Removal Transfers
 61. Report TCCS
 62. Report RSKM
 63. Unconstrained Paths Summary
 64. Clock Status Summary
 65. Unconstrained Output Ports
 66. Unconstrained Output Ports
 67. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; Apple-I_poseidon-ep4cgx150                          ;
; Device Family         ; Cyclone IV GX                                       ;
; Device Name           ; EP4CGX150DF27I7                                     ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.30        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   8.1%      ;
;     Processor 3            ;   4.8%      ;
;     Processor 4            ;   4.6%      ;
;     Processors 5-12        ;   1.6%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------+
; SDC File List                                                                                      ;
+----------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                  ; Status ; Read at                  ;
+----------------------------------------------------------------+--------+--------------------------+
; ../DeMiSTify/Board/poseidon-ep4cgx150/constraints.sdc          ; OK     ; Sat Mar  9 02:31:06 2024 ;
; ../DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_multicycles.sdc ; OK     ; Sat Mar  9 02:31:06 2024 ;
+----------------------------------------------------------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-------------------------------------------------------------+---------------------------------------------------------------+
; Clock Name                                                ; Type      ; Period ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                                      ; Targets                                                       ;
+-----------------------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-------------------------------------------------------------+---------------------------------------------------------------+
; clock50                                                   ; Base      ; 20.000 ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                             ; { CLOCK_50 }                                                  ;
; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 40.000 ; 25.0 MHz  ; 0.000  ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; clock50 ; guest_top|pll|altpll_component|auto_generated|pll1|inclk[0] ; { guest_top|pll|altpll_component|auto_generated|pll1|clk[1] } ;
; spiclk                                                    ; Base      ; 41.666 ; 24.0 MHz  ; 20.800 ; 41.666 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                             ; { SPI_SCK }                                                   ;
+-----------------------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-------------------------------------------------------------+---------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                             ;
+-----------+-----------------+-----------------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                                ; Note ;
+-----------+-----------------+-----------------------------------------------------------+------+
; 62.52 MHz ; 62.52 MHz       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 63.46 MHz ; 63.46 MHz       ; spiclk                                                    ;      ;
+-----------+-----------------+-----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; -3.555 ; -78.833       ;
; spiclk                                                    ; 12.933 ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                ;
+-----------------------------------------------------------+-------+---------------+
; Clock                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------+-------+---------------+
; spiclk                                                    ; 0.187 ; 0.000         ;
; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.327 ; 0.000         ;
+-----------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                             ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 34.966 ; 0.000         ;
; spiclk                                                    ; 36.664 ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                             ;
+-----------------------------------------------------------+-------+---------------+
; Clock                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------+-------+---------------+
; spiclk                                                    ; 3.493 ; 0.000         ;
; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 4.316 ; 0.000         ;
+-----------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                  ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; clock50                                                   ; 9.804  ; 0.000         ;
; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 19.633 ; 0.000         ;
; spiclk                                                    ; 20.440 ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'guest_top|pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                  ;
+--------+-------------------------------------------------------+----------------------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                                              ; Launch Clock ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+----------------------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; -3.555 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_wptr[0] ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_parity                 ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 3.617      ; 7.112      ;
; -3.373 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_wptr[1] ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_parity                 ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 3.617      ; 6.930      ;
; -3.209 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_wptr[0] ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[7]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 3.617      ; 6.766      ;
; -3.207 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_wptr[0] ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_data                   ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 3.617      ; 6.764      ;
; -3.152 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_wptr[2] ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_parity                 ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 3.617      ; 6.709      ;
; -3.052 ; apple1_mist:guest_top|mist_io:mist_io|status[6]       ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|reset_cnt[4] ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 3.244      ; 6.236      ;
; -3.052 ; apple1_mist:guest_top|mist_io:mist_io|status[6]       ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|reset_cnt[0] ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 3.244      ; 6.236      ;
; -3.052 ; apple1_mist:guest_top|mist_io:mist_io|status[6]       ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|reset_cnt[1] ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 3.244      ; 6.236      ;
; -3.052 ; apple1_mist:guest_top|mist_io:mist_io|status[6]       ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|reset_cnt[2] ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 3.244      ; 6.236      ;
; -3.052 ; apple1_mist:guest_top|mist_io:mist_io|status[6]       ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|reset_cnt[3] ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 3.244      ; 6.236      ;
; -3.052 ; apple1_mist:guest_top|mist_io:mist_io|status[6]       ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|reset_cnt[5] ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 3.244      ; 6.236      ;
; -3.019 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~9  ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[1]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 3.001      ; 5.960      ;
; -3.016 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_wptr[1] ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_data                   ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 3.617      ; 6.573      ;
; -3.016 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_wptr[1] ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[7]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 3.617      ; 6.573      ;
; -2.995 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~49 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[1]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 3.049      ; 5.984      ;
; -2.972 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~23 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[7]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 3.301      ; 6.213      ;
; -2.971 ; apple1_mist:guest_top|mist_io:mist_io|status[0]       ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|reset_cnt[4] ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 3.267      ; 6.178      ;
; -2.971 ; apple1_mist:guest_top|mist_io:mist_io|status[0]       ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|reset_cnt[0] ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 3.267      ; 6.178      ;
; -2.971 ; apple1_mist:guest_top|mist_io:mist_io|status[0]       ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|reset_cnt[1] ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 3.267      ; 6.178      ;
; -2.971 ; apple1_mist:guest_top|mist_io:mist_io|status[0]       ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|reset_cnt[2] ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 3.267      ; 6.178      ;
; -2.971 ; apple1_mist:guest_top|mist_io:mist_io|status[0]       ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|reset_cnt[3] ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 3.267      ; 6.178      ;
; -2.971 ; apple1_mist:guest_top|mist_io:mist_io|status[0]       ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|reset_cnt[5] ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 3.267      ; 6.178      ;
; -2.958 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~43 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[3]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 3.121      ; 6.019      ;
; -2.937 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~22 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[6]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 3.299      ; 6.176      ;
; -2.910 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~12 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[4]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 3.396      ; 6.246      ;
; -2.908 ; apple1_mist:guest_top|mist_io:mist_io|but_sw[1]       ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|reset_cnt[4] ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 3.212      ; 6.060      ;
; -2.908 ; apple1_mist:guest_top|mist_io:mist_io|but_sw[1]       ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|reset_cnt[0] ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 3.212      ; 6.060      ;
; -2.908 ; apple1_mist:guest_top|mist_io:mist_io|but_sw[1]       ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|reset_cnt[1] ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 3.212      ; 6.060      ;
; -2.908 ; apple1_mist:guest_top|mist_io:mist_io|but_sw[1]       ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|reset_cnt[2] ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 3.212      ; 6.060      ;
; -2.908 ; apple1_mist:guest_top|mist_io:mist_io|but_sw[1]       ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|reset_cnt[3] ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 3.212      ; 6.060      ;
; -2.908 ; apple1_mist:guest_top|mist_io:mist_io|but_sw[1]       ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|reset_cnt[5] ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 3.212      ; 6.060      ;
; -2.903 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~21 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[5]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 3.299      ; 6.142      ;
; -2.896 ; apple1_mist:guest_top|mist_io:mist_io|status[6]       ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset   ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 3.241      ; 6.077      ;
; -2.889 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~20 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[4]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 3.299      ; 6.128      ;
; -2.886 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~17 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[1]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 3.109      ; 5.935      ;
; -2.870 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~52 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[4]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 3.045      ; 5.855      ;
; -2.868 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~50 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[2]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 3.049      ; 5.857      ;
; -2.859 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~7  ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[7]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 3.334      ; 6.133      ;
; -2.851 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~4  ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[4]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 3.332      ; 6.123      ;
; -2.843 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~14 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[6]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 3.396      ; 6.179      ;
; -2.837 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_wptr[0] ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_state[0]            ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 3.617      ; 6.394      ;
; -2.837 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~47 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[7]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 3.577      ; 6.354      ;
; -2.837 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~55 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[7]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 3.047      ; 5.824      ;
; -2.834 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_wptr[0] ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_r_inc                  ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 3.617      ; 6.391      ;
; -2.828 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~58 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[2]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 3.055      ; 5.823      ;
; -2.823 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~18 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[2]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 3.109      ; 5.872      ;
; -2.815 ; apple1_mist:guest_top|mist_io:mist_io|status[0]       ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset   ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 3.264      ; 6.019      ;
; -2.811 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~5  ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[5]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 3.332      ; 6.083      ;
; -2.810 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~54 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[6]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 3.045      ; 5.795      ;
; -2.807 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~51 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[3]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 3.045      ; 5.792      ;
; -2.806 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_wptr[0] ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[0]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 3.619      ; 6.365      ;
; -2.806 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_wptr[0] ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[1]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 3.619      ; 6.365      ;
; -2.806 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_wptr[0] ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[2]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 3.619      ; 6.365      ;
; -2.805 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_wptr[0] ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[3]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 3.615      ; 6.360      ;
; -2.805 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_wptr[0] ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[4]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 3.615      ; 6.360      ;
; -2.805 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_wptr[0] ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[5]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 3.615      ; 6.360      ;
; -2.805 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_wptr[0] ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[6]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 3.615      ; 6.360      ;
; -2.805 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~42 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[2]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 3.125      ; 5.870      ;
; -2.800 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~16 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[0]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 2.980      ; 5.720      ;
; -2.800 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_wptr[2] ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[7]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 3.617      ; 6.357      ;
; -2.798 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_wptr[2] ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_data                   ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 3.617      ; 6.355      ;
; -2.792 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~10 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[2]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 3.001      ; 5.733      ;
; -2.782 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~1  ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[1]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 3.141      ; 5.863      ;
; -2.772 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~53 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[5]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 3.045      ; 5.757      ;
; -2.765 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~59 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[3]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 3.051      ; 5.756      ;
; -2.765 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~34 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[2]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 3.154      ; 5.859      ;
; -2.755 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~35 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[3]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 3.150      ; 5.845      ;
; -2.754 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~48 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[0]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 3.049      ; 5.743      ;
; -2.752 ; apple1_mist:guest_top|mist_io:mist_io|but_sw[1]       ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset   ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 3.209      ; 5.901      ;
; -2.739 ; apple1_mist:guest_top|mist_io:mist_io|status[0]       ; apple1_mist:guest_top|apple1:apple1|clock:clock|clk_div[3]           ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 3.276      ; 5.955      ;
; -2.739 ; apple1_mist:guest_top|mist_io:mist_io|status[0]       ; apple1_mist:guest_top|apple1:apple1|clock:clock|clk_div[0]           ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 3.276      ; 5.955      ;
; -2.739 ; apple1_mist:guest_top|mist_io:mist_io|status[0]       ; apple1_mist:guest_top|apple1:apple1|clock:clock|clk_div[2]           ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 3.276      ; 5.955      ;
; -2.739 ; apple1_mist:guest_top|mist_io:mist_io|status[0]       ; apple1_mist:guest_top|apple1:apple1|clock:clock|clk_div[1]           ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 3.276      ; 5.955      ;
; -2.739 ; apple1_mist:guest_top|mist_io:mist_io|status[0]       ; apple1_mist:guest_top|apple1:apple1|clock:clock|clk_div[4]           ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 3.276      ; 5.955      ;
; -2.732 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~24 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[0]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 3.295      ; 5.967      ;
; -2.718 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~15 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[7]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 3.398      ; 6.056      ;
; -2.711 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~56 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[0]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 3.055      ; 5.706      ;
; -2.706 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~39 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[7]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 3.606      ; 6.252      ;
; -2.694 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~13 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[5]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 3.396      ; 6.030      ;
; -2.692 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~41 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[1]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 3.125      ; 5.757      ;
; -2.690 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~40 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[0]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 3.125      ; 5.755      ;
; -2.688 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~62 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[6]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 3.051      ; 5.679      ;
; -2.683 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~32 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[0]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 3.154      ; 5.777      ;
; -2.680 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~46 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[6]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 3.575      ; 6.195      ;
; -2.679 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~19 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[3]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 3.105      ; 5.724      ;
; -2.678 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~60 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[4]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 3.051      ; 5.669      ;
; -2.667 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~33 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[1]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 3.154      ; 5.761      ;
; -2.655 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~6  ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[6]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 3.332      ; 5.927      ;
; -2.645 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_wptr[0] ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_state[1]            ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 3.617      ; 6.202      ;
; -2.645 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_wptr[1] ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_r_inc                  ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 3.617      ; 6.202      ;
; -2.642 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~44 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[4]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 3.575      ; 6.157      ;
; -2.632 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~45 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[5]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 3.575      ; 6.147      ;
; -2.628 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~11 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[3]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 2.997      ; 5.565      ;
; -2.624 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_wptr[1] ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[0]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 3.619      ; 6.183      ;
; -2.624 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_wptr[1] ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[1]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 3.619      ; 6.183      ;
; -2.624 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_wptr[1] ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[2]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 3.619      ; 6.183      ;
; -2.623 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_wptr[1] ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[3]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 3.615      ; 6.178      ;
; -2.623 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_wptr[1] ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[4]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 3.615      ; 6.178      ;
; -2.623 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_wptr[1] ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[5]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 3.615      ; 6.178      ;
; -2.623 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_wptr[1] ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[6]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 3.615      ; 6.178      ;
+--------+-------------------------------------------------------+----------------------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'spiclk'                                                                                                                                                    ;
+--------+---------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 12.933 ; apple1_mist:guest_top|mist_io:mist_io|spi_do      ; SPI_DO                                                ; spiclk       ; spiclk      ; 20.800       ; -2.893     ; 4.474      ;
; 14.006 ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[4] ; apple1_mist:guest_top|mist_io:mist_io|spi_do          ; spiclk       ; spiclk      ; 20.866       ; 0.029      ; 6.907      ;
; 14.031 ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[5] ; apple1_mist:guest_top|mist_io:mist_io|spi_do          ; spiclk       ; spiclk      ; 20.866       ; 0.029      ; 6.882      ;
; 14.096 ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[2] ; apple1_mist:guest_top|mist_io:mist_io|spi_do          ; spiclk       ; spiclk      ; 20.866       ; 0.029      ; 6.817      ;
; 14.106 ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[1] ; apple1_mist:guest_top|mist_io:mist_io|spi_do          ; spiclk       ; spiclk      ; 20.866       ; 0.029      ; 6.807      ;
; 14.173 ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[3] ; apple1_mist:guest_top|mist_io:mist_io|spi_do          ; spiclk       ; spiclk      ; 20.866       ; 0.029      ; 6.740      ;
; 14.182 ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[0] ; apple1_mist:guest_top|mist_io:mist_io|spi_do          ; spiclk       ; spiclk      ; 20.866       ; 0.059      ; 6.761      ;
; 14.469 ; apple1_mist:guest_top|mist_io:mist_io|bit_cnt[0]  ; apple1_mist:guest_top|mist_io:mist_io|spi_do          ; spiclk       ; spiclk      ; 20.866       ; -0.304     ; 6.111      ;
; 16.146 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|spi_do          ; spiclk       ; spiclk      ; 20.866       ; 2.784      ; 7.022      ;
; 16.154 ; apple1_mist:guest_top|mist_io:mist_io|bit_cnt[2]  ; apple1_mist:guest_top|mist_io:mist_io|spi_do          ; spiclk       ; spiclk      ; 20.866       ; -0.087     ; 4.643      ;
; 16.576 ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[6] ; apple1_mist:guest_top|mist_io:mist_io|spi_do          ; spiclk       ; spiclk      ; 20.866       ; 0.029      ; 4.337      ;
; 17.206 ; apple1_mist:guest_top|mist_io:mist_io|bit_cnt[1]  ; apple1_mist:guest_top|mist_io:mist_io|spi_do          ; spiclk       ; spiclk      ; 20.866       ; -0.087     ; 3.591      ;
; 17.377 ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[8] ; apple1_mist:guest_top|mist_io:mist_io|spi_do          ; spiclk       ; spiclk      ; 20.866       ; 0.029      ; 3.536      ;
; 17.600 ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[9] ; apple1_mist:guest_top|mist_io:mist_io|spi_do          ; spiclk       ; spiclk      ; 20.866       ; 0.029      ; 3.313      ;
; 17.740 ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[7] ; apple1_mist:guest_top|mist_io:mist_io|spi_do          ; spiclk       ; spiclk      ; 20.866       ; 0.029      ; 3.173      ;
; 17.772 ; apple1_mist:guest_top|mist_io:mist_io|cmd[2]      ; apple1_mist:guest_top|mist_io:mist_io|spi_do          ; spiclk       ; spiclk      ; 20.866       ; 0.000      ; 3.112      ;
; 17.976 ; apple1_mist:guest_top|mist_io:mist_io|cmd[5]      ; apple1_mist:guest_top|mist_io:mist_io|spi_do          ; spiclk       ; spiclk      ; 20.866       ; 0.000      ; 2.908      ;
; 18.302 ; apple1_mist:guest_top|mist_io:mist_io|cmd[6]      ; apple1_mist:guest_top|mist_io:mist_io|spi_do          ; spiclk       ; spiclk      ; 20.866       ; 0.000      ; 2.582      ;
; 18.314 ; apple1_mist:guest_top|mist_io:mist_io|cmd[4]      ; apple1_mist:guest_top|mist_io:mist_io|spi_do          ; spiclk       ; spiclk      ; 20.866       ; 0.035      ; 2.605      ;
; 18.345 ; apple1_mist:guest_top|mist_io:mist_io|cmd[7]      ; apple1_mist:guest_top|mist_io:mist_io|spi_do          ; spiclk       ; spiclk      ; 20.866       ; 0.000      ; 2.539      ;
; 18.513 ; apple1_mist:guest_top|mist_io:mist_io|cmd[1]      ; apple1_mist:guest_top|mist_io:mist_io|spi_do          ; spiclk       ; spiclk      ; 20.866       ; 0.035      ; 2.406      ;
; 18.904 ; apple1_mist:guest_top|mist_io:mist_io|cmd[3]      ; apple1_mist:guest_top|mist_io:mist_io|spi_do          ; spiclk       ; spiclk      ; 20.866       ; 0.035      ; 2.015      ;
; 19.014 ; apple1_mist:guest_top|mist_io:mist_io|cmd[0]      ; apple1_mist:guest_top|mist_io:mist_io|spi_do          ; spiclk       ; spiclk      ; 20.866       ; 0.035      ; 1.905      ;
; 31.001 ; CONF_DATA0                                        ; SPI_DO                                                ; spiclk       ; spiclk      ; 41.666       ; 0.000      ; 9.665      ;
; 32.852 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~19 ; spiclk       ; spiclk      ; 41.666       ; 2.855      ; 11.187     ;
; 32.852 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~18 ; spiclk       ; spiclk      ; 41.666       ; 2.855      ; 11.187     ;
; 32.852 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~17 ; spiclk       ; spiclk      ; 41.666       ; 2.855      ; 11.187     ;
; 32.859 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~35 ; spiclk       ; spiclk      ; 41.666       ; 2.812      ; 11.137     ;
; 32.859 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~34 ; spiclk       ; spiclk      ; 41.666       ; 2.812      ; 11.137     ;
; 32.859 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~33 ; spiclk       ; spiclk      ; 41.666       ; 2.812      ; 11.137     ;
; 32.859 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~32 ; spiclk       ; spiclk      ; 41.666       ; 2.812      ; 11.137     ;
; 32.944 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~39 ; spiclk       ; spiclk      ; 41.666       ; 2.376      ; 10.616     ;
; 32.944 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~38 ; spiclk       ; spiclk      ; 41.666       ; 2.376      ; 10.616     ;
; 32.944 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~37 ; spiclk       ; spiclk      ; 41.666       ; 2.376      ; 10.616     ;
; 32.944 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~36 ; spiclk       ; spiclk      ; 41.666       ; 2.376      ; 10.616     ;
; 32.968 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~8  ; spiclk       ; spiclk      ; 41.666       ; 2.638      ; 10.854     ;
; 33.035 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~47 ; spiclk       ; spiclk      ; 41.666       ; 2.404      ; 10.553     ;
; 33.035 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~46 ; spiclk       ; spiclk      ; 41.666       ; 2.404      ; 10.553     ;
; 33.035 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~45 ; spiclk       ; spiclk      ; 41.666       ; 2.404      ; 10.553     ;
; 33.035 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~44 ; spiclk       ; spiclk      ; 41.666       ; 2.404      ; 10.553     ;
; 33.051 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~15 ; spiclk       ; spiclk      ; 41.666       ; 2.576      ; 10.709     ;
; 33.051 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~14 ; spiclk       ; spiclk      ; 41.666       ; 2.576      ; 10.709     ;
; 33.051 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~13 ; spiclk       ; spiclk      ; 41.666       ; 2.576      ; 10.709     ;
; 33.051 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~12 ; spiclk       ; spiclk      ; 41.666       ; 2.576      ; 10.709     ;
; 33.093 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~7  ; spiclk       ; spiclk      ; 41.666       ; 2.638      ; 10.729     ;
; 33.093 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~6  ; spiclk       ; spiclk      ; 41.666       ; 2.638      ; 10.729     ;
; 33.093 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~5  ; spiclk       ; spiclk      ; 41.666       ; 2.638      ; 10.729     ;
; 33.093 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~4  ; spiclk       ; spiclk      ; 41.666       ; 2.638      ; 10.729     ;
; 33.113 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~3  ; spiclk       ; spiclk      ; 41.666       ; 2.824      ; 10.895     ;
; 33.113 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~2  ; spiclk       ; spiclk      ; 41.666       ; 2.824      ; 10.895     ;
; 33.113 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~1  ; spiclk       ; spiclk      ; 41.666       ; 2.824      ; 10.895     ;
; 33.182 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~23 ; spiclk       ; spiclk      ; 41.666       ; 2.669      ; 10.671     ;
; 33.182 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~22 ; spiclk       ; spiclk      ; 41.666       ; 2.669      ; 10.671     ;
; 33.182 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~21 ; spiclk       ; spiclk      ; 41.666       ; 2.669      ; 10.671     ;
; 33.182 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~20 ; spiclk       ; spiclk      ; 41.666       ; 2.669      ; 10.671     ;
; 33.314 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~16 ; spiclk       ; spiclk      ; 41.666       ; 2.979      ; 10.849     ;
; 33.477 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~43 ; spiclk       ; spiclk      ; 41.666       ; 2.840      ; 10.547     ;
; 33.477 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~42 ; spiclk       ; spiclk      ; 41.666       ; 2.840      ; 10.547     ;
; 33.477 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~41 ; spiclk       ; spiclk      ; 41.666       ; 2.840      ; 10.547     ;
; 33.477 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~40 ; spiclk       ; spiclk      ; 41.666       ; 2.840      ; 10.547     ;
; 33.481 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~11 ; spiclk       ; spiclk      ; 41.666       ; 2.959      ; 10.662     ;
; 33.481 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~10 ; spiclk       ; spiclk      ; 41.666       ; 2.959      ; 10.662     ;
; 33.481 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~9  ; spiclk       ; spiclk      ; 41.666       ; 2.959      ; 10.662     ;
; 33.483 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~0  ; spiclk       ; spiclk      ; 41.666       ; 2.945      ; 10.646     ;
; 33.526 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~55 ; spiclk       ; spiclk      ; 41.666       ; 2.912      ; 10.570     ;
; 33.526 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~54 ; spiclk       ; spiclk      ; 41.666       ; 2.912      ; 10.570     ;
; 33.526 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~53 ; spiclk       ; spiclk      ; 41.666       ; 2.912      ; 10.570     ;
; 33.526 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~52 ; spiclk       ; spiclk      ; 41.666       ; 2.912      ; 10.570     ;
; 33.526 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~51 ; spiclk       ; spiclk      ; 41.666       ; 2.912      ; 10.570     ;
; 33.526 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~50 ; spiclk       ; spiclk      ; 41.666       ; 2.912      ; 10.570     ;
; 33.526 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~49 ; spiclk       ; spiclk      ; 41.666       ; 2.912      ; 10.570     ;
; 33.526 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~48 ; spiclk       ; spiclk      ; 41.666       ; 2.912      ; 10.570     ;
; 33.541 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~24 ; spiclk       ; spiclk      ; 41.666       ; 2.676      ; 10.319     ;
; 33.681 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~31 ; spiclk       ; spiclk      ; 41.666       ; 2.626      ; 10.129     ;
; 33.681 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~30 ; spiclk       ; spiclk      ; 41.666       ; 2.626      ; 10.129     ;
; 33.681 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~29 ; spiclk       ; spiclk      ; 41.666       ; 2.626      ; 10.129     ;
; 33.681 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~28 ; spiclk       ; spiclk      ; 41.666       ; 2.626      ; 10.129     ;
; 33.990 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~27 ; spiclk       ; spiclk      ; 41.666       ; 2.847      ; 10.041     ;
; 33.990 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~26 ; spiclk       ; spiclk      ; 41.666       ; 2.847      ; 10.041     ;
; 33.990 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~25 ; spiclk       ; spiclk      ; 41.666       ; 2.847      ; 10.041     ;
; 34.014 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~63 ; spiclk       ; spiclk      ; 41.666       ; 2.907      ; 10.077     ;
; 34.014 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~62 ; spiclk       ; spiclk      ; 41.666       ; 2.907      ; 10.077     ;
; 34.014 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~61 ; spiclk       ; spiclk      ; 41.666       ; 2.907      ; 10.077     ;
; 34.014 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~60 ; spiclk       ; spiclk      ; 41.666       ; 2.907      ; 10.077     ;
; 34.014 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~59 ; spiclk       ; spiclk      ; 41.666       ; 2.907      ; 10.077     ;
; 34.014 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~58 ; spiclk       ; spiclk      ; 41.666       ; 2.907      ; 10.077     ;
; 34.014 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~57 ; spiclk       ; spiclk      ; 41.666       ; 2.907      ; 10.077     ;
; 34.014 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~56 ; spiclk       ; spiclk      ; 41.666       ; 2.907      ; 10.077     ;
; 34.348 ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[0] ; apple1_mist:guest_top|mist_io:mist_io|status[3]       ; spiclk       ; spiclk      ; 41.666       ; -0.064     ; 7.272      ;
; 34.348 ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[0] ; apple1_mist:guest_top|mist_io:mist_io|status[4]       ; spiclk       ; spiclk      ; 41.666       ; -0.064     ; 7.272      ;
; 34.350 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|but_sw[1]       ; spiclk       ; spiclk      ; 41.666       ; 2.725      ; 9.559      ;
; 34.354 ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[0] ; apple1_mist:guest_top|mist_io:mist_io|status[6]       ; spiclk       ; spiclk      ; 41.666       ; -0.041     ; 7.289      ;
; 34.370 ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[6] ; apple1_mist:guest_top|mist_io:mist_io|status[3]       ; spiclk       ; spiclk      ; 41.666       ; -0.094     ; 7.220      ;
; 34.370 ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[6] ; apple1_mist:guest_top|mist_io:mist_io|status[4]       ; spiclk       ; spiclk      ; 41.666       ; -0.094     ; 7.220      ;
; 34.376 ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[6] ; apple1_mist:guest_top|mist_io:mist_io|status[6]       ; spiclk       ; spiclk      ; 41.666       ; -0.071     ; 7.237      ;
; 34.407 ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[1] ; apple1_mist:guest_top|mist_io:mist_io|status[3]       ; spiclk       ; spiclk      ; 41.666       ; -0.094     ; 7.183      ;
; 34.407 ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[1] ; apple1_mist:guest_top|mist_io:mist_io|status[4]       ; spiclk       ; spiclk      ; 41.666       ; -0.094     ; 7.183      ;
; 34.413 ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[1] ; apple1_mist:guest_top|mist_io:mist_io|status[6]       ; spiclk       ; spiclk      ; 41.666       ; -0.071     ; 7.200      ;
; 34.463 ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[2] ; apple1_mist:guest_top|mist_io:mist_io|status[3]       ; spiclk       ; spiclk      ; 41.666       ; -0.094     ; 7.127      ;
; 34.463 ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[2] ; apple1_mist:guest_top|mist_io:mist_io|status[4]       ; spiclk       ; spiclk      ; 41.666       ; -0.094     ; 7.127      ;
+--------+---------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'spiclk'                                                                                                                                                                                                                                                              ;
+-------+------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.187 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[7]    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_g3e1:auto_generated|ram_block1a4~porta_address_reg0 ; spiclk       ; spiclk      ; 0.000        ; 0.596      ; 1.005      ;
; 0.197 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[3]    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_g3e1:auto_generated|ram_block1a4~porta_address_reg0 ; spiclk       ; spiclk      ; 0.000        ; 0.596      ; 1.015      ;
; 0.203 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[5]    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_g3e1:auto_generated|ram_block1a4~porta_address_reg0 ; spiclk       ; spiclk      ; 0.000        ; 0.596      ; 1.021      ;
; 0.203 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[6]    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_g3e1:auto_generated|ram_block1a4~porta_address_reg0 ; spiclk       ; spiclk      ; 0.000        ; 0.596      ; 1.021      ;
; 0.228 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[8]    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_g3e1:auto_generated|ram_block1a4~porta_address_reg0 ; spiclk       ; spiclk      ; 0.000        ; 0.596      ; 1.046      ;
; 0.231 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[10]   ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_g3e1:auto_generated|ram_block1a4~porta_address_reg0 ; spiclk       ; spiclk      ; 0.000        ; 0.596      ; 1.049      ;
; 0.234 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|sbuf[2]    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_g3e1:auto_generated|ram_block1a0~porta_datain_reg0  ; spiclk       ; spiclk      ; 0.000        ; 0.852      ; 1.308      ;
; 0.238 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|sbuf[1]    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_g3e1:auto_generated|ram_block1a0~porta_datain_reg0  ; spiclk       ; spiclk      ; 0.000        ; 0.852      ; 1.312      ;
; 0.277 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|sbuf[0]    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_g3e1:auto_generated|ram_block1a0~porta_datain_reg0  ; spiclk       ; spiclk      ; 0.000        ; 0.852      ; 1.351      ;
; 0.349 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|sbuf[5]    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_g3e1:auto_generated|ram_block1a4~porta_datain_reg0  ; spiclk       ; spiclk      ; 0.000        ; 0.736      ; 1.307      ;
; 0.349 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|sbuf[6]    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_g3e1:auto_generated|ram_block1a4~porta_datain_reg0  ; spiclk       ; spiclk      ; 0.000        ; 0.736      ; 1.307      ;
; 0.359 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|sbuf[3]    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_g3e1:auto_generated|ram_block1a4~porta_datain_reg0  ; spiclk       ; spiclk      ; 0.000        ; 0.736      ; 1.317      ;
; 0.378 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|sbuf[4]    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_g3e1:auto_generated|ram_block1a4~porta_datain_reg0  ; spiclk       ; spiclk      ; 0.000        ; 0.736      ; 1.336      ;
; 0.410 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[10]   ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_g3e1:auto_generated|ram_block1a0~porta_address_reg0 ; spiclk       ; spiclk      ; 0.000        ; 0.712      ; 1.344      ;
; 0.425 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[6]    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_g3e1:auto_generated|ram_block1a0~porta_address_reg0 ; spiclk       ; spiclk      ; 0.000        ; 0.712      ; 1.359      ;
; 0.440 ; apple1_mist:guest_top|mist_io:mist_io|bit_cnt[1]                 ; apple1_mist:guest_top|mist_io:mist_io|bit_cnt[1]                                                                                                 ; spiclk       ; spiclk      ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; apple1_mist:guest_top|mist_io:mist_io|bit_cnt[2]                 ; apple1_mist:guest_top|mist_io:mist_io|bit_cnt[2]                                                                                                 ; spiclk       ; spiclk      ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[0]                ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[0]                                                                                                ; spiclk       ; spiclk      ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; apple1_mist:guest_top|mist_io:mist_io|status[0]                  ; apple1_mist:guest_top|mist_io:mist_io|status[0]                                                                                                  ; spiclk       ; spiclk      ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_wptr[0]            ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_wptr[0]                                                                                            ; spiclk       ; spiclk      ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_wptr[1]            ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_wptr[1]                                                                                            ; spiclk       ; spiclk      ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_wptr[2]            ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_wptr[2]                                                                                            ; spiclk       ; spiclk      ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|osd_enable ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|osd_enable                                                                                 ; spiclk       ; spiclk      ; 0.000        ; 0.043      ; 0.669      ;
; 0.445 ; apple1_mist:guest_top|mist_io:mist_io|bit_cnt[0]                 ; apple1_mist:guest_top|mist_io:mist_io|bit_cnt[0]                                                                                                 ; spiclk       ; spiclk      ; 0.000        ; 0.043      ; 0.674      ;
; 0.469 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|cnt[4]     ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|cnt[4]                                                                                     ; spiclk       ; spiclk      ; 0.000        ; 0.043      ; 0.698      ;
; 0.478 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|sbuf[1]    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|sbuf[2]                                                                                    ; spiclk       ; spiclk      ; 0.000        ; 0.049      ; 0.713      ;
; 0.478 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|sbuf[0]    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|sbuf[1]                                                                                    ; spiclk       ; spiclk      ; 0.000        ; 0.049      ; 0.713      ;
; 0.480 ; apple1_mist:guest_top|mist_io:mist_io|sbuf[0]                    ; apple1_mist:guest_top|mist_io:mist_io|sbuf[1]                                                                                                    ; spiclk       ; spiclk      ; 0.000        ; 0.047      ; 0.713      ;
; 0.482 ; apple1_mist:guest_top|mist_io:mist_io|sbuf[2]                    ; apple1_mist:guest_top|mist_io:mist_io|sbuf[3]                                                                                                    ; spiclk       ; spiclk      ; 0.000        ; 0.047      ; 0.715      ;
; 0.488 ; apple1_mist:guest_top|mist_io:mist_io|sbuf[5]                    ; apple1_mist:guest_top|mist_io:mist_io|sbuf[6]                                                                                                    ; spiclk       ; spiclk      ; 0.000        ; 0.047      ; 0.721      ;
; 0.489 ; apple1_mist:guest_top|mist_io:mist_io|sbuf[3]                    ; apple1_mist:guest_top|mist_io:mist_io|sbuf[4]                                                                                                    ; spiclk       ; spiclk      ; 0.000        ; 0.047      ; 0.722      ;
; 0.493 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|sbuf[3]    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|sbuf[4]                                                                                    ; spiclk       ; spiclk      ; 0.000        ; 0.049      ; 0.728      ;
; 0.496 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[2]    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_g3e1:auto_generated|ram_block1a4~porta_address_reg0 ; spiclk       ; spiclk      ; 0.000        ; 0.596      ; 1.314      ;
; 0.503 ; apple1_mist:guest_top|mist_io:mist_io|sbuf[6]                    ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~15                                                                                            ; spiclk       ; spiclk      ; 0.000        ; 0.025      ; 0.714      ;
; 0.509 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[0]    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_g3e1:auto_generated|ram_block1a4~porta_address_reg0 ; spiclk       ; spiclk      ; 0.000        ; 0.596      ; 1.327      ;
; 0.509 ; apple1_mist:guest_top|mist_io:mist_io|sbuf[5]                    ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~14                                                                                            ; spiclk       ; spiclk      ; 0.000        ; 0.025      ; 0.720      ;
; 0.510 ; apple1_mist:guest_top|mist_io:mist_io|sbuf[3]                    ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~12                                                                                            ; spiclk       ; spiclk      ; 0.000        ; 0.025      ; 0.721      ;
; 0.523 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|sbuf[3]    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|cmd[4]                                                                                     ; spiclk       ; spiclk      ; 0.000        ; 0.020      ; 0.729      ;
; 0.536 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[9]    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_g3e1:auto_generated|ram_block1a4~porta_address_reg0 ; spiclk       ; spiclk      ; 0.000        ; 0.596      ; 1.354      ;
; 0.538 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[1]    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_g3e1:auto_generated|ram_block1a4~porta_address_reg0 ; spiclk       ; spiclk      ; 0.000        ; 0.596      ; 1.356      ;
; 0.547 ; apple1_mist:guest_top|mist_io:mist_io|sbuf[2]                    ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~11                                                                                            ; spiclk       ; spiclk      ; 0.000        ; 0.442      ; 1.175      ;
; 0.552 ; apple1_mist:guest_top|mist_io:mist_io|sbuf[4]                    ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~21                                                                                            ; spiclk       ; spiclk      ; 0.000        ; 0.175      ; 0.913      ;
; 0.585 ; apple1_mist:guest_top|mist_io:mist_io|sbuf[4]                    ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~5                                                                                             ; spiclk       ; spiclk      ; 0.000        ; 0.142      ; 0.913      ;
; 0.588 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[4]    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_g3e1:auto_generated|ram_block1a0~porta_address_reg0 ; spiclk       ; spiclk      ; 0.000        ; 0.712      ; 1.522      ;
; 0.609 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[5]    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_g3e1:auto_generated|ram_block1a0~porta_address_reg0 ; spiclk       ; spiclk      ; 0.000        ; 0.712      ; 1.543      ;
; 0.619 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[9]    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_g3e1:auto_generated|ram_block1a0~porta_address_reg0 ; spiclk       ; spiclk      ; 0.000        ; 0.712      ; 1.553      ;
; 0.623 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[3]    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_g3e1:auto_generated|ram_block1a0~porta_address_reg0 ; spiclk       ; spiclk      ; 0.000        ; 0.712      ; 1.557      ;
; 0.635 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[8]    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_g3e1:auto_generated|ram_block1a0~porta_address_reg0 ; spiclk       ; spiclk      ; 0.000        ; 0.712      ; 1.569      ;
; 0.646 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[0]    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_g3e1:auto_generated|ram_block1a0~porta_address_reg0 ; spiclk       ; spiclk      ; 0.000        ; 0.712      ; 1.580      ;
; 0.652 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[7]    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_g3e1:auto_generated|ram_block1a0~porta_address_reg0 ; spiclk       ; spiclk      ; 0.000        ; 0.712      ; 1.586      ;
; 0.658 ; apple1_mist:guest_top|mist_io:mist_io|sbuf[2]                    ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~27                                                                                            ; spiclk       ; spiclk      ; 0.000        ; 0.330      ; 1.174      ;
; 0.658 ; apple1_mist:guest_top|mist_io:mist_io|sbuf[1]                    ; apple1_mist:guest_top|mist_io:mist_io|sbuf[2]                                                                                                    ; spiclk       ; spiclk      ; 0.000        ; 0.047      ; 0.891      ;
; 0.662 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|sbuf[5]    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|sbuf[6]                                                                                    ; spiclk       ; spiclk      ; 0.000        ; 0.049      ; 0.897      ;
; 0.662 ; apple1_mist:guest_top|mist_io:mist_io|sbuf[4]                    ; apple1_mist:guest_top|mist_io:mist_io|sbuf[5]                                                                                                    ; spiclk       ; spiclk      ; 0.000        ; 0.047      ; 0.895      ;
; 0.663 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|sbuf[2]    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|sbuf[3]                                                                                    ; spiclk       ; spiclk      ; 0.000        ; 0.049      ; 0.898      ;
; 0.668 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|sbuf[4]    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|sbuf[5]                                                                                    ; spiclk       ; spiclk      ; 0.000        ; 0.049      ; 0.903      ;
; 0.688 ; apple1_mist:guest_top|mist_io:mist_io|sbuf[4]                    ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~13                                                                                            ; spiclk       ; spiclk      ; 0.000        ; 0.025      ; 0.899      ;
; 0.691 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|cnt[1]     ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|cnt[1]                                                                                     ; spiclk       ; spiclk      ; 0.000        ; 0.043      ; 0.920      ;
; 0.691 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|sbuf[6]    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|cmd[7]                                                                                     ; spiclk       ; spiclk      ; 0.000        ; 0.020      ; 0.897      ;
; 0.691 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|sbuf[5]    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|cmd[6]                                                                                     ; spiclk       ; spiclk      ; 0.000        ; 0.020      ; 0.897      ;
; 0.691 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|sbuf[2]    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|cmd[3]                                                                                     ; spiclk       ; spiclk      ; 0.000        ; 0.020      ; 0.897      ;
; 0.692 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[2]    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_g3e1:auto_generated|ram_block1a0~porta_address_reg0 ; spiclk       ; spiclk      ; 0.000        ; 0.712      ; 1.626      ;
; 0.697 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[1]    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[1]                                                                                    ; spiclk       ; spiclk      ; 0.000        ; 0.043      ; 0.926      ;
; 0.698 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|cnt[2]     ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|cnt[2]                                                                                     ; spiclk       ; spiclk      ; 0.000        ; 0.043      ; 0.927      ;
; 0.698 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[3]    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[3]                                                                                    ; spiclk       ; spiclk      ; 0.000        ; 0.043      ; 0.927      ;
; 0.698 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|sbuf[4]    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|cmd[5]                                                                                     ; spiclk       ; spiclk      ; 0.000        ; 0.020      ; 0.904      ;
; 0.699 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[5]    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[5]                                                                                    ; spiclk       ; spiclk      ; 0.000        ; 0.043      ; 0.928      ;
; 0.699 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[9]    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[9]                                                                                    ; spiclk       ; spiclk      ; 0.000        ; 0.043      ; 0.928      ;
; 0.699 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[7]    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[7]                                                                                    ; spiclk       ; spiclk      ; 0.000        ; 0.043      ; 0.928      ;
; 0.700 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[2]    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[2]                                                                                    ; spiclk       ; spiclk      ; 0.000        ; 0.043      ; 0.929      ;
; 0.701 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[4]    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[4]                                                                                    ; spiclk       ; spiclk      ; 0.000        ; 0.043      ; 0.930      ;
; 0.702 ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[9]                ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[9]                                                                                                ; spiclk       ; spiclk      ; 0.000        ; 0.043      ; 0.931      ;
; 0.702 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[8]    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[8]                                                                                    ; spiclk       ; spiclk      ; 0.000        ; 0.043      ; 0.931      ;
; 0.702 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[6]    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[6]                                                                                    ; spiclk       ; spiclk      ; 0.000        ; 0.043      ; 0.931      ;
; 0.703 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[10]   ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[10]                                                                                   ; spiclk       ; spiclk      ; 0.000        ; 0.043      ; 0.932      ;
; 0.707 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|cnt[3]     ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|cnt[3]                                                                                     ; spiclk       ; spiclk      ; 0.000        ; 0.043      ; 0.936      ;
; 0.709 ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[0]                ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[1]                                                                                                ; spiclk       ; spiclk      ; 0.000        ; 0.083      ; 0.978      ;
; 0.717 ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[3]                ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[3]                                                                                                ; spiclk       ; spiclk      ; 0.000        ; 0.043      ; 0.946      ;
; 0.717 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|cnt[0]     ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|cnt[0]                                                                                     ; spiclk       ; spiclk      ; 0.000        ; 0.043      ; 0.946      ;
; 0.721 ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[8]                ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[8]                                                                                                ; spiclk       ; spiclk      ; 0.000        ; 0.043      ; 0.950      ;
; 0.723 ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[7]                ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[7]                                                                                                ; spiclk       ; spiclk      ; 0.000        ; 0.043      ; 0.952      ;
; 0.723 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[0]    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[0]                                                                                    ; spiclk       ; spiclk      ; 0.000        ; 0.043      ; 0.952      ;
; 0.728 ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[2]                ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[2]                                                                                                ; spiclk       ; spiclk      ; 0.000        ; 0.043      ; 0.957      ;
; 0.728 ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[4]                ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[4]                                                                                                ; spiclk       ; spiclk      ; 0.000        ; 0.043      ; 0.957      ;
; 0.728 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_wptr[0]            ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_wptr[1]                                                                                            ; spiclk       ; spiclk      ; 0.000        ; 0.046      ; 0.960      ;
; 0.730 ; apple1_mist:guest_top|mist_io:mist_io|sbuf[3]                    ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~20                                                                                            ; spiclk       ; spiclk      ; 0.000        ; 0.175      ; 1.091      ;
; 0.739 ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[5]                ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[5]                                                                                                ; spiclk       ; spiclk      ; 0.000        ; 0.043      ; 0.968      ;
; 0.763 ; apple1_mist:guest_top|mist_io:mist_io|sbuf[3]                    ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~4                                                                                             ; spiclk       ; spiclk      ; 0.000        ; 0.142      ; 1.091      ;
; 0.791 ; apple1_mist:guest_top|mist_io:mist_io|sbuf[5]                    ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~22                                                                                            ; spiclk       ; spiclk      ; 0.000        ; 0.175      ; 1.152      ;
; 0.806 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[4]    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_g3e1:auto_generated|ram_block1a4~porta_address_reg0 ; spiclk       ; spiclk      ; 0.000        ; 0.596      ; 1.624      ;
; 0.823 ; apple1_mist:guest_top|mist_io:mist_io|sbuf[5]                    ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~6                                                                                             ; spiclk       ; spiclk      ; 0.000        ; 0.142      ; 1.151      ;
; 0.824 ; apple1_mist:guest_top|mist_io:mist_io|sbuf[1]                    ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~42                                                                                            ; spiclk       ; spiclk      ; 0.000        ; 0.353      ; 1.363      ;
; 0.827 ; apple1_mist:guest_top|mist_io:mist_io|sbuf[2]                    ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~59                                                                                            ; spiclk       ; spiclk      ; 0.000        ; 0.393      ; 1.406      ;
; 0.829 ; apple1_mist:guest_top|mist_io:mist_io|sbuf[5]                    ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~30                                                                                            ; spiclk       ; spiclk      ; 0.000        ; 0.100      ; 1.115      ;
; 0.831 ; apple1_mist:guest_top|mist_io:mist_io|sbuf[6]                    ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~31                                                                                            ; spiclk       ; spiclk      ; 0.000        ; 0.100      ; 1.117      ;
; 0.835 ; apple1_mist:guest_top|mist_io:mist_io|sbuf[2]                    ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~51                                                                                            ; spiclk       ; spiclk      ; 0.000        ; 0.386      ; 1.407      ;
; 0.855 ; apple1_mist:guest_top|mist_io:mist_io|sbuf[1]                    ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~34                                                                                            ; spiclk       ; spiclk      ; 0.000        ; 0.324      ; 1.365      ;
; 0.870 ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[6]                ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[6]                                                                                                ; spiclk       ; spiclk      ; 0.000        ; 0.043      ; 1.099      ;
; 0.878 ; apple1_mist:guest_top|mist_io:mist_io|sbuf[5]                    ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~62                                                                                            ; spiclk       ; spiclk      ; 0.000        ; 0.393      ; 1.457      ;
; 0.883 ; apple1_mist:guest_top|mist_io:mist_io|sbuf[5]                    ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~54                                                                                            ; spiclk       ; spiclk      ; 0.000        ; 0.386      ; 1.455      ;
+-------+------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'guest_top|pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                               ;
+-------+------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                ; To Node                                                                                                                                                           ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.327 ; apple1_mist:guest_top|apple1:apple1|vga:vga|vram_w_addr[10]                              ; apple1_mist:guest_top|apple1:apple1|vga:vga|vram:vram|altsyncram:ram_data_rtl_0|altsyncram_b3n1:auto_generated|ram_block1a1~porta_address_reg0                    ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.456      ; 1.005      ;
; 0.327 ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|ab[5]                          ; apple1_mist:guest_top|apple1:apple1|ram:ram|altsyncram:ram_data_rtl_0|altsyncram_49e1:auto_generated|ram_block1a5~porta_address_reg0                              ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.460      ; 1.009      ;
; 0.328 ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|ab[2]                          ; apple1_mist:guest_top|apple1:apple1|ram:ram|altsyncram:ram_data_rtl_0|altsyncram_49e1:auto_generated|ram_block1a5~porta_address_reg0                              ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.458      ; 1.008      ;
; 0.331 ; apple1_mist:guest_top|apple1:apple1|vga:vga|vram_w_addr[4]                               ; apple1_mist:guest_top|apple1:apple1|vga:vga|vram:vram|altsyncram:ram_data_rtl_0|altsyncram_b3n1:auto_generated|ram_block1a1~porta_address_reg0                    ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.452      ; 1.005      ;
; 0.332 ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|ab[5]                          ; apple1_mist:guest_top|apple1:apple1|rom_wozmon:rom_wozmon|altsyncram:rom_data_rtl_0|altsyncram_t391:auto_generated|ram_block1a0~porta_address_reg0                ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.462      ; 1.016      ;
; 0.338 ; apple1_mist:guest_top|apple1:apple1|vga:vga|vram_w_addr[9]                               ; apple1_mist:guest_top|apple1:apple1|vga:vga|vram:vram|altsyncram:ram_data_rtl_0|altsyncram_b3n1:auto_generated|ram_block1a0~porta_address_reg0                    ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.451      ; 1.011      ;
; 0.343 ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|ab[6]                          ; apple1_mist:guest_top|apple1:apple1|ram:ram|altsyncram:ram_data_rtl_0|altsyncram_49e1:auto_generated|ram_block1a5~porta_address_reg0                              ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.460      ; 1.025      ;
; 0.349 ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|ab[3]                          ; apple1_mist:guest_top|apple1:apple1|rom_wozmon:rom_wozmon|altsyncram:rom_data_rtl_0|altsyncram_t391:auto_generated|ram_block1a0~porta_address_reg0                ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.462      ; 1.033      ;
; 0.350 ; apple1_mist:guest_top|apple1:apple1|vga:vga|vram_w_addr[6]                               ; apple1_mist:guest_top|apple1:apple1|vga:vga|vram:vram|altsyncram:ram_data_rtl_0|altsyncram_b3n1:auto_generated|ram_block1a0~porta_address_reg0                    ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.451      ; 1.023      ;
; 0.352 ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|IRHOLD[1]        ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|altsyncram:WideOr118_rtl_0|altsyncram_in21:auto_generated|ram_block1a0~porta_address_reg0 ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.459      ; 1.033      ;
; 0.352 ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|ab[4]                          ; apple1_mist:guest_top|apple1:apple1|rom_basic:rom_basic|altsyncram:rom_data_rtl_0|altsyncram_uv81:auto_generated|ram_block1a3~porta_address_reg0                  ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.454      ; 1.028      ;
; 0.354 ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|ab[1]                          ; apple1_mist:guest_top|apple1:apple1|ram:ram|altsyncram:ram_data_rtl_0|altsyncram_49e1:auto_generated|ram_block1a5~porta_address_reg0                              ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.458      ; 1.034      ;
; 0.354 ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|ab[9]                          ; apple1_mist:guest_top|apple1:apple1|ram:ram|altsyncram:ram_data_rtl_0|altsyncram_49e1:auto_generated|ram_block1a2~porta_address_reg0                              ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.455      ; 1.031      ;
; 0.357 ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|ab[5]                          ; apple1_mist:guest_top|apple1:apple1|rom_basic:rom_basic|altsyncram:rom_data_rtl_0|altsyncram_uv81:auto_generated|ram_block1a3~porta_address_reg0                  ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.454      ; 1.033      ;
; 0.357 ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|ab[11]                         ; apple1_mist:guest_top|apple1:apple1|rom_basic:rom_basic|altsyncram:rom_data_rtl_0|altsyncram_uv81:auto_generated|ram_block1a3~porta_address_reg0                  ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.458      ; 1.037      ;
; 0.360 ; apple1_mist:guest_top|apple1:apple1|vga:vga|vram_w_addr[7]                               ; apple1_mist:guest_top|apple1:apple1|vga:vga|vram:vram|altsyncram:ram_data_rtl_0|altsyncram_b3n1:auto_generated|ram_block1a1~porta_address_reg0                    ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.456      ; 1.038      ;
; 0.362 ; apple1_mist:guest_top|apple1:apple1|vga:vga|vram_w_addr[8]                               ; apple1_mist:guest_top|apple1:apple1|vga:vga|vram:vram|altsyncram:ram_data_rtl_0|altsyncram_b3n1:auto_generated|ram_block1a1~porta_address_reg0                    ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.456      ; 1.040      ;
; 0.362 ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|ab[4]                          ; apple1_mist:guest_top|apple1:apple1|rom_wozmon:rom_wozmon|altsyncram:rom_data_rtl_0|altsyncram_t391:auto_generated|ram_block1a0~porta_address_reg0                ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.462      ; 1.046      ;
; 0.364 ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|ab[9]                          ; apple1_mist:guest_top|apple1:apple1|rom_basic:rom_basic|altsyncram:rom_data_rtl_0|altsyncram_uv81:auto_generated|ram_block1a3~porta_address_reg0                  ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.458      ; 1.044      ;
; 0.367 ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|ab[9]                          ; apple1_mist:guest_top|apple1:apple1|ram:ram|altsyncram:ram_data_rtl_0|altsyncram_49e1:auto_generated|ram_block1a1~porta_address_reg0                              ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.462      ; 1.051      ;
; 0.368 ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|ab[8]                          ; apple1_mist:guest_top|apple1:apple1|ram:ram|altsyncram:ram_data_rtl_0|altsyncram_49e1:auto_generated|ram_block1a1~porta_address_reg0                              ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.453      ; 1.043      ;
; 0.369 ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|ab[6]                          ; apple1_mist:guest_top|apple1:apple1|ram:ram|altsyncram:ram_data_rtl_0|altsyncram_49e1:auto_generated|ram_block1a1~porta_address_reg0                              ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.458      ; 1.049      ;
; 0.373 ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|ab[8]                          ; apple1_mist:guest_top|apple1:apple1|rom_basic:rom_basic|altsyncram:rom_data_rtl_0|altsyncram_uv81:auto_generated|ram_block1a3~porta_address_reg0                  ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.449      ; 1.044      ;
; 0.373 ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|ab[9]                          ; apple1_mist:guest_top|apple1:apple1|ram:ram|altsyncram:ram_data_rtl_0|altsyncram_49e1:auto_generated|ram_block1a5~porta_address_reg0                              ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.464      ; 1.059      ;
; 0.373 ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|ab[4]                          ; apple1_mist:guest_top|apple1:apple1|ram:ram|altsyncram:ram_data_rtl_0|altsyncram_49e1:auto_generated|ram_block1a1~porta_address_reg0                              ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.458      ; 1.053      ;
; 0.374 ; apple1_mist:guest_top|apple1:apple1|vga:vga|vram_w_addr[4]                               ; apple1_mist:guest_top|apple1:apple1|vga:vga|vram:vram|altsyncram:ram_data_rtl_0|altsyncram_b3n1:auto_generated|ram_block1a0~porta_address_reg0                    ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.447      ; 1.043      ;
; 0.378 ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|ab[0]                          ; apple1_mist:guest_top|apple1:apple1|ram:ram|altsyncram:ram_data_rtl_0|altsyncram_49e1:auto_generated|ram_block1a1~porta_address_reg0                              ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.458      ; 1.058      ;
; 0.378 ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|ab[7]                          ; apple1_mist:guest_top|apple1:apple1|ram:ram|altsyncram:ram_data_rtl_0|altsyncram_49e1:auto_generated|ram_block1a1~porta_address_reg0                              ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.458      ; 1.058      ;
; 0.378 ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|ab[6]                          ; apple1_mist:guest_top|apple1:apple1|rom_wozmon:rom_wozmon|altsyncram:rom_data_rtl_0|altsyncram_t391:auto_generated|ram_block1a0~porta_address_reg0                ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.462      ; 1.062      ;
; 0.381 ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|ab[7]                          ; apple1_mist:guest_top|apple1:apple1|rom_basic:rom_basic|altsyncram:rom_data_rtl_0|altsyncram_uv81:auto_generated|ram_block1a3~porta_address_reg0                  ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.454      ; 1.057      ;
; 0.382 ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|ab[7]                          ; apple1_mist:guest_top|apple1:apple1|ram:ram|altsyncram:ram_data_rtl_0|altsyncram_49e1:auto_generated|ram_block1a5~porta_address_reg0                              ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.460      ; 1.064      ;
; 0.382 ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|ab[11]                         ; apple1_mist:guest_top|apple1:apple1|ram:ram|altsyncram:ram_data_rtl_0|altsyncram_49e1:auto_generated|ram_block1a0~porta_address_reg0                              ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.440      ; 1.044      ;
; 0.383 ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|ab[11]                         ; apple1_mist:guest_top|apple1:apple1|ram:ram|altsyncram:ram_data_rtl_0|altsyncram_49e1:auto_generated|ram_block1a2~porta_address_reg0                              ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.455      ; 1.060      ;
; 0.384 ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|ab[8]                          ; apple1_mist:guest_top|apple1:apple1|ram:ram|altsyncram:ram_data_rtl_0|altsyncram_49e1:auto_generated|ram_block1a5~porta_address_reg0                              ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.455      ; 1.061      ;
; 0.386 ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|ab[11]                         ; apple1_mist:guest_top|apple1:apple1|ram:ram|altsyncram:ram_data_rtl_0|altsyncram_49e1:auto_generated|ram_block1a1~porta_address_reg0                              ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.462      ; 1.070      ;
; 0.387 ; apple1_mist:guest_top|apple1:apple1|vga:vga|vram_w_addr[7]                               ; apple1_mist:guest_top|apple1:apple1|vga:vga|vram:vram|altsyncram:ram_data_rtl_0|altsyncram_b3n1:auto_generated|ram_block1a0~porta_address_reg0                    ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.451      ; 1.060      ;
; 0.387 ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|ab[11]                         ; apple1_mist:guest_top|apple1:apple1|rom_basic:rom_basic|altsyncram:rom_data_rtl_0|altsyncram_uv81:auto_generated|ram_block1a1~porta_address_reg0                  ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.436      ; 1.045      ;
; 0.390 ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|ab[4]                          ; apple1_mist:guest_top|apple1:apple1|rom_basic:rom_basic|altsyncram:rom_data_rtl_0|altsyncram_uv81:auto_generated|ram_block1a1~porta_address_reg0                  ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.432      ; 1.044      ;
; 0.391 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_data                                       ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_data                                                                                                                ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_parity                                     ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_parity                                                                                                              ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[7]                                 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[7]                                                                                                          ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_state[1]                                ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_state[1]                                                                                                         ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_rptr[1]                                    ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_rptr[1]                                                                                                             ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.669      ;
; 0.391 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_rptr[2]                                    ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_rptr[2]                                                                                                             ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.669      ;
; 0.392 ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|res              ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|res                                                                                       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_transmitter:my_tx|TxD_state[0]    ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_transmitter:my_tx|TxD_state[0]                                                                             ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_transmitter:my_tx|TxD_state[3]    ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_transmitter:my_tx|TxD_state[3]                                                                             ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_transmitter:my_tx|TxD_state[1]    ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_transmitter:my_tx|TxD_state[1]                                                                             ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_state[3]                                ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_state[3]                                                                                                         ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_state[2]                                ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_state[2]                                                                                                         ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|uart_rx_status                          ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|uart_rx_status                                                                                                   ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|RxD_state[2]       ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|RxD_state[2]                                                                                ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|RxD_state[3]       ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|RxD_state[3]                                                                                ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|RxD_state[1]       ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|RxD_state[1]                                                                                ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|OversamplingCnt[1] ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|OversamplingCnt[1]                                                                          ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|RxD_bit            ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|RxD_bit                                                                                     ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|Filter_cnt[0]      ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|Filter_cnt[0]                                                                               ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.669      ;
; 0.392 ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|Filter_cnt[1]      ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|Filter_cnt[1]                                                                               ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.669      ;
; 0.393 ; apple1_mist:guest_top|apple1:apple1|vga:vga|blink                                        ; apple1_mist:guest_top|apple1:apple1|vga:vga|blink                                                                                                                 ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; apple1_mist:guest_top|apple1:apple1|vga:vga|vram_din[0]                                  ; apple1_mist:guest_top|apple1:apple1|vga:vga|vram_din[0]                                                                                                           ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; apple1_mist:guest_top|apple1:apple1|vga:vga|vram_start_addr[0]                           ; apple1_mist:guest_top|apple1:apple1|vga:vga|vram_start_addr[0]                                                                                                    ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|state.DECODE     ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|state.DECODE                                                                              ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|IRHOLD_valid     ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|IRHOLD_valid                                                                              ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|D                ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|D                                                                                         ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|uart_tx_init                            ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|uart_tx_init                                                                                                     ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; apple1_mist:guest_top|apple1:apple1|ps2keyboard:keyboard|rxcnt[1]                        ; apple1_mist:guest_top|apple1:apple1|ps2keyboard:keyboard|rxcnt[1]                                                                                                 ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; apple1_mist:guest_top|apple1:apple1|ps2keyboard:keyboard|rxcnt[2]                        ; apple1_mist:guest_top|apple1:apple1|ps2keyboard:keyboard|rxcnt[2]                                                                                                 ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; apple1_mist:guest_top|apple1:apple1|ps2keyboard:keyboard|rxcnt[3]                        ; apple1_mist:guest_top|apple1:apple1|ps2keyboard:keyboard|rxcnt[3]                                                                                                 ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_rptr[0]                                    ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_rptr[0]                                                                                                             ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.669      ;
; 0.393 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset                       ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset                                                                                                ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.669      ;
; 0.394 ; apple1_mist:guest_top|apple1:apple1|ps2keyboard:keyboard|ascii_rdy                       ; apple1_mist:guest_top|apple1:apple1|ps2keyboard:keyboard|ascii_rdy                                                                                                ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; apple1_mist:guest_top|apple1:apple1|ps2keyboard:keyboard|shift                           ; apple1_mist:guest_top|apple1:apple1|ps2keyboard:keyboard|shift                                                                                                    ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; apple1_mist:guest_top|apple1:apple1|ps2keyboard:keyboard|next_state.S_KEYF0              ; apple1_mist:guest_top|apple1:apple1|ps2keyboard:keyboard|next_state.S_KEYF0                                                                                       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; apple1_mist:guest_top|apple1:apple1|ps2keyboard:keyboard|next_state.S_KEYNORMAL          ; apple1_mist:guest_top|apple1:apple1|ps2keyboard:keyboard|next_state.S_KEYNORMAL                                                                                   ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; apple1_mist:guest_top|apple1:apple1|ps2keyboard:keyboard|next_state.S_KEYE0              ; apple1_mist:guest_top|apple1:apple1|ps2keyboard:keyboard|next_state.S_KEYE0                                                                                       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.669      ;
; 0.394 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|pixsz[0]                           ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|pixsz[0]                                                                                                    ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.669      ;
; 0.395 ; apple1_mist:guest_top|mist_io:mist_io|clk_ps2                                            ; apple1_mist:guest_top|mist_io:mist_io|clk_ps2                                                                                                                     ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 0.669      ;
; 0.396 ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|ab[5]                          ; apple1_mist:guest_top|apple1:apple1|ram:ram|altsyncram:ram_data_rtl_0|altsyncram_49e1:auto_generated|ram_block1a2~porta_address_reg0                              ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.451      ; 1.069      ;
; 0.396 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_state[0]                                ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_state[0]                                                                                                         ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.674      ;
; 0.397 ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|RxD_state[0]       ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|RxD_state[0]                                                                                ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.674      ;
; 0.397 ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|OversamplingCnt[0] ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|OversamplingCnt[0]                                                                          ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.674      ;
; 0.398 ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|ab[6]                          ; apple1_mist:guest_top|apple1:apple1|ram:ram|altsyncram:ram_data_rtl_0|altsyncram_49e1:auto_generated|ram_block1a0~porta_address_reg0                              ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.436      ; 1.056      ;
; 0.398 ; apple1_mist:guest_top|apple1:apple1|ps2keyboard:keyboard|rxcnt[0]                        ; apple1_mist:guest_top|apple1:apple1|ps2keyboard:keyboard|rxcnt[0]                                                                                                 ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.674      ;
; 0.399 ; apple1_mist:guest_top|apple1:apple1|vga:vga|blink_div[0]                                 ; apple1_mist:guest_top|apple1:apple1|vga:vga|blink_div[0]                                                                                                          ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.674      ;
; 0.403 ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|ab[6]                          ; apple1_mist:guest_top|apple1:apple1|rom_basic:rom_basic|altsyncram:rom_data_rtl_0|altsyncram_uv81:auto_generated|ram_block1a1~porta_address_reg0                  ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.432      ; 1.057      ;
; 0.408 ; apple1_mist:guest_top|apple1:apple1|vga:vga|vram:vram|ram_data~6                         ; apple1_mist:guest_top|apple1:apple1|vga:vga|vram:vram|dout[5]                                                                                                     ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 0.683      ;
; 0.408 ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|ab[9]                          ; apple1_mist:guest_top|apple1:apple1|ram:ram|altsyncram:ram_data_rtl_0|altsyncram_49e1:auto_generated|ram_block1a0~porta_address_reg0                              ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.440      ; 1.070      ;
; 0.408 ; apple1_mist:guest_top|mist_io:mist_io|old_clk                                            ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_rptr[0]                                                                                                             ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.684      ;
; 0.411 ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|ab[7]                          ; apple1_mist:guest_top|apple1:apple1|rom_wozmon:rom_wozmon|altsyncram:rom_data_rtl_0|altsyncram_t391:auto_generated|ram_block1a0~porta_address_reg0                ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.462      ; 1.095      ;
; 0.415 ; apple1_mist:guest_top|apple1:apple1|vga:vga|blink_div[22]                                ; apple1_mist:guest_top|apple1:apple1|vga:vga|blink_div[22]                                                                                                         ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.691      ;
; 0.415 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|reset_cnt[5]                     ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|reset_cnt[5]                                                                                              ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.691      ;
; 0.416 ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|RxD_data[0]        ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|uart_rx_byte[0]                                                                                                  ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.693      ;
; 0.416 ; apple1_mist:guest_top|apple1:apple1|ps2keyboard:keyboard|rxshiftbuf[9]                   ; apple1_mist:guest_top|apple1:apple1|ps2keyboard:keyboard|rxshiftbuf[8]                                                                                            ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.692      ;
; 0.416 ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|RxD_data[7]        ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|RxD_data[6]                                                                                 ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.693      ;
; 0.417 ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|state.RTI1       ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|state.RTI2                                                                                ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.693      ;
; 0.419 ; apple1_mist:guest_top|apple1:apple1|ps2keyboard:keyboard|rxshiftbuf[10]                  ; apple1_mist:guest_top|apple1:apple1|ps2keyboard:keyboard|rxshiftbuf[9]                                                                                            ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.695      ;
; 0.420 ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|ab[7]                          ; apple1_mist:guest_top|apple1:apple1|ram:ram|altsyncram:ram_data_rtl_0|altsyncram_49e1:auto_generated|ram_block1a0~porta_address_reg0                              ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.436      ; 1.078      ;
; 0.421 ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|ab[9]                          ; apple1_mist:guest_top|apple1:apple1|rom_basic:rom_basic|altsyncram:rom_data_rtl_0|altsyncram_uv81:auto_generated|ram_block1a1~porta_address_reg0                  ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.436      ; 1.079      ;
; 0.421 ; apple1_mist:guest_top|apple1:apple1|ps2keyboard:keyboard|prev_ps2_clkdb                  ; apple1_mist:guest_top|apple1:apple1|ps2keyboard:keyboard|rx_flag                                                                                                  ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.698      ;
; 0.421 ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|OversamplingCnt[0] ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|OversamplingCnt[1]                                                                          ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.698      ;
+-------+------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'guest_top|pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                          ;
+--------+--------------------------------------------------------------------+---------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                          ; To Node                                                                               ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------+---------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 34.966 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|state.INDY0   ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 4.961      ;
; 34.966 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|state.ABSX0   ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 4.961      ;
; 34.966 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|state.BRA0    ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 4.961      ;
; 34.966 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|state.ZP0     ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 4.961      ;
; 34.966 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|state.REG     ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.071     ; 4.961      ;
; 34.966 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|ab[10]                      ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 4.952      ;
; 34.966 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|ab[9]                       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 4.954      ;
; 34.966 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|ab[12]                      ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 4.952      ;
; 34.966 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|ab[11]                      ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 4.954      ;
; 34.966 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|ab[8]                       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.069     ; 4.963      ;
; 34.966 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|dout[3]                              ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 4.954      ;
; 34.966 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|uart_tx_stb                          ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.064     ; 4.968      ;
; 34.966 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|dout[4]                              ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.064     ; 4.968      ;
; 34.966 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|dout[0]                              ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 4.954      ;
; 34.966 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|dout[5]                              ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 4.954      ;
; 34.966 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|dout[7]                              ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.064     ; 4.968      ;
; 34.966 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|dout[1]                              ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.064     ; 4.968      ;
; 34.966 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|dout[2]                              ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 4.954      ;
; 34.966 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|uart_rx_byte[1]                      ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.064     ; 4.968      ;
; 34.966 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|uart_rx_byte[4]                      ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.064     ; 4.968      ;
; 34.966 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|uart_rx_status                       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.064     ; 4.968      ;
; 34.966 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|RxD_data_ready  ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.064     ; 4.968      ;
; 34.966 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|RxD_state[2]    ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.064     ; 4.968      ;
; 34.966 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|RxD_state[3]    ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.064     ; 4.968      ;
; 34.967 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|ab[15]                      ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 4.959      ;
; 34.967 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|ab[14]                      ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 4.959      ;
; 34.967 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|uart_rx_byte[0]                      ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.065     ; 4.966      ;
; 34.967 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|RxD_data[0]     ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.065     ; 4.966      ;
; 34.967 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|RxD_data[1]     ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.065     ; 4.966      ;
; 34.967 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|uart_rx_byte[2]                      ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.065     ; 4.966      ;
; 34.967 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|uart_rx_byte[3]                      ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.065     ; 4.966      ;
; 34.967 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|RxD_data[2]     ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.065     ; 4.966      ;
; 34.967 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|RxD_data[3]     ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.065     ; 4.966      ;
; 34.967 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|uart_rx_byte[5]                      ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.065     ; 4.966      ;
; 34.967 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|RxD_data[4]     ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.065     ; 4.966      ;
; 34.967 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|ps2keyboard:keyboard|rx[0]                        ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.086     ; 4.945      ;
; 34.967 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|ps2keyboard:keyboard|rx[1]                        ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.086     ; 4.945      ;
; 34.967 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|ps2keyboard:keyboard|rx[2]                        ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.086     ; 4.945      ;
; 34.967 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|ps2keyboard:keyboard|rx[3]                        ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.086     ; 4.945      ;
; 34.967 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|ps2keyboard:keyboard|rx[4]                        ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.086     ; 4.945      ;
; 34.967 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|ps2keyboard:keyboard|rx[5]                        ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.086     ; 4.945      ;
; 34.967 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|ps2keyboard:keyboard|rx[6]                        ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.086     ; 4.945      ;
; 34.967 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|ps2keyboard:keyboard|rx[7]                        ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.090     ; 4.941      ;
; 34.967 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|ps2keyboard:keyboard|rx_flag                      ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 4.961      ;
; 34.967 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|ps2keyboard:keyboard|prev_ps2_clkdb               ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.070     ; 4.961      ;
; 34.967 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|RxD_data[5]     ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.065     ; 4.966      ;
; 34.967 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|uart_rx_byte[6]                      ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.065     ; 4.966      ;
; 34.967 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|RxD_data[6]     ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.065     ; 4.966      ;
; 34.967 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|RxD_state[0]    ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.062     ; 4.969      ;
; 34.967 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|RxD_state[1]    ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.062     ; 4.969      ;
; 34.967 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|RxD_data[7]     ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.065     ; 4.966      ;
; 34.967 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|RxD_bit         ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.062     ; 4.969      ;
; 34.967 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|Filter_cnt[0]   ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.062     ; 4.969      ;
; 34.967 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|Filter_cnt[1]   ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.062     ; 4.969      ;
; 34.967 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|RxD_sync[1]     ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.062     ; 4.969      ;
; 34.967 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|RxD_sync[0]     ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.062     ; 4.969      ;
; 34.968 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|char_seen                                 ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 4.949      ;
; 34.968 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|font_mode[0]                                      ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.085     ; 4.945      ;
; 34.968 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|fg_colour[0]                                      ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.085     ; 4.945      ;
; 34.968 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|bg_colour[0]                                      ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.087     ; 4.943      ;
; 34.968 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|dbo[6]                      ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 4.952      ;
; 34.968 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|dbo[2]                      ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 4.952      ;
; 34.968 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|dbo[1]                      ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 4.950      ;
; 34.968 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|dbo[7]                      ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 4.950      ;
; 34.968 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|dbo[3]                      ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 4.950      ;
; 34.968 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|dbo[0]                      ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 4.952      ;
; 34.968 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|dbo[5]                      ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 4.950      ;
; 34.968 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|dbo[4]                      ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 4.950      ;
; 34.968 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|state.DECODE  ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.076     ; 4.954      ;
; 34.968 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|state.INDX0   ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.076     ; 4.954      ;
; 34.968 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|state.ABS0    ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.076     ; 4.954      ;
; 34.968 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|state.ZPX0    ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.074     ; 4.956      ;
; 34.968 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|state.JMPI0   ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.074     ; 4.956      ;
; 34.968 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|ab[3]                       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.074     ; 4.956      ;
; 34.968 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|ab[7]                       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.074     ; 4.956      ;
; 34.968 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|ab[6]                       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.074     ; 4.956      ;
; 34.968 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|ab[5]                       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.074     ; 4.956      ;
; 34.968 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|ab[4]                       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.074     ; 4.956      ;
; 34.968 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|ab[0]                       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.074     ; 4.956      ;
; 34.968 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|state.FETCH   ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.076     ; 4.954      ;
; 34.968 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|ps2keyboard:keyboard|ascii_rdy                    ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.092     ; 4.938      ;
; 34.968 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|uart_tx_init                         ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.081     ; 4.949      ;
; 34.968 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|bg_colour[2]                                      ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.087     ; 4.943      ;
; 34.968 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|bg_colour[1]                                      ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.087     ; 4.943      ;
; 34.968 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|fg_colour[2]                                      ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.085     ; 4.945      ;
; 34.968 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|fg_colour[1]                                      ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.085     ; 4.945      ;
; 34.968 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|font_mode[1]                                      ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.085     ; 4.945      ;
; 34.968 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|state.INDY3   ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 4.952      ;
; 34.968 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_transmitter:my_tx|TxD_state[0] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.054     ; 4.976      ;
; 34.968 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_transmitter:my_tx|TxD_state[3] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.054     ; 4.976      ;
; 34.968 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_transmitter:my_tx|TxD_state[2] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.054     ; 4.976      ;
; 34.968 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_transmitter:my_tx|TxD_state[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.054     ; 4.976      ;
; 34.968 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|dout[6]                              ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.083     ; 4.947      ;
; 34.968 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|state.ABSX2   ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.078     ; 4.952      ;
; 34.968 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|state.BRA2    ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.076     ; 4.954      ;
; 34.968 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|state.JSR2    ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.076     ; 4.954      ;
; 34.968 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|ps2keyboard:keyboard|shift                        ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.092     ; 4.938      ;
; 34.968 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|ps2keyboard:keyboard|cur_state.S_KEYF0            ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.092     ; 4.938      ;
; 34.968 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|ps2keyboard:keyboard|cur_state.S_KEYNORMAL        ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.092     ; 4.938      ;
; 34.968 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|ps2keyboard:keyboard|cur_state.S_KEYE0            ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.092     ; 4.938      ;
+--------+--------------------------------------------------------------------+---------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'spiclk'                                                                                                                   ;
+--------+------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node  ; To Node                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 36.664 ; CONF_DATA0 ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[0]              ; spiclk       ; spiclk      ; 41.666       ; 2.654      ; 7.174      ;
; 36.692 ; CONF_DATA0 ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[2]              ; spiclk       ; spiclk      ; 41.666       ; 2.682      ; 7.174      ;
; 36.692 ; CONF_DATA0 ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[3]              ; spiclk       ; spiclk      ; 41.666       ; 2.682      ; 7.174      ;
; 36.692 ; CONF_DATA0 ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[4]              ; spiclk       ; spiclk      ; 41.666       ; 2.682      ; 7.174      ;
; 36.692 ; CONF_DATA0 ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[5]              ; spiclk       ; spiclk      ; 41.666       ; 2.682      ; 7.174      ;
; 36.692 ; CONF_DATA0 ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[6]              ; spiclk       ; spiclk      ; 41.666       ; 2.682      ; 7.174      ;
; 36.692 ; CONF_DATA0 ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[7]              ; spiclk       ; spiclk      ; 41.666       ; 2.682      ; 7.174      ;
; 36.692 ; CONF_DATA0 ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[8]              ; spiclk       ; spiclk      ; 41.666       ; 2.682      ; 7.174      ;
; 36.692 ; CONF_DATA0 ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[9]              ; spiclk       ; spiclk      ; 41.666       ; 2.682      ; 7.174      ;
; 36.692 ; CONF_DATA0 ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[1]              ; spiclk       ; spiclk      ; 41.666       ; 2.682      ; 7.174      ;
; 36.786 ; SPI_SS3    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|cnt[0]   ; spiclk       ; spiclk      ; 41.666       ; 2.374      ; 6.772      ;
; 36.786 ; SPI_SS3    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|cnt[1]   ; spiclk       ; spiclk      ; 41.666       ; 2.374      ; 6.772      ;
; 36.786 ; SPI_SS3    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|cnt[2]   ; spiclk       ; spiclk      ; 41.666       ; 2.374      ; 6.772      ;
; 36.786 ; SPI_SS3    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|cnt[4]   ; spiclk       ; spiclk      ; 41.666       ; 2.374      ; 6.772      ;
; 36.786 ; SPI_SS3    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|cnt[3]   ; spiclk       ; spiclk      ; 41.666       ; 2.374      ; 6.772      ;
; 36.795 ; CONF_DATA0 ; apple1_mist:guest_top|mist_io:mist_io|bit_cnt[1]               ; spiclk       ; spiclk      ; 41.666       ; 2.755      ; 7.144      ;
; 36.795 ; CONF_DATA0 ; apple1_mist:guest_top|mist_io:mist_io|bit_cnt[2]               ; spiclk       ; spiclk      ; 41.666       ; 2.755      ; 7.144      ;
; 37.020 ; SPI_SS3    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[8]  ; spiclk       ; spiclk      ; 41.666       ; 2.586      ; 6.750      ;
; 37.020 ; SPI_SS3    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[0]  ; spiclk       ; spiclk      ; 41.666       ; 2.586      ; 6.750      ;
; 37.020 ; SPI_SS3    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[1]  ; spiclk       ; spiclk      ; 41.666       ; 2.586      ; 6.750      ;
; 37.020 ; SPI_SS3    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[2]  ; spiclk       ; spiclk      ; 41.666       ; 2.586      ; 6.750      ;
; 37.020 ; SPI_SS3    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[3]  ; spiclk       ; spiclk      ; 41.666       ; 2.586      ; 6.750      ;
; 37.020 ; SPI_SS3    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[4]  ; spiclk       ; spiclk      ; 41.666       ; 2.586      ; 6.750      ;
; 37.020 ; SPI_SS3    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[5]  ; spiclk       ; spiclk      ; 41.666       ; 2.586      ; 6.750      ;
; 37.020 ; SPI_SS3    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[6]  ; spiclk       ; spiclk      ; 41.666       ; 2.586      ; 6.750      ;
; 37.020 ; SPI_SS3    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[7]  ; spiclk       ; spiclk      ; 41.666       ; 2.586      ; 6.750      ;
; 37.020 ; SPI_SS3    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[9]  ; spiclk       ; spiclk      ; 41.666       ; 2.586      ; 6.750      ;
; 37.020 ; SPI_SS3    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[10] ; spiclk       ; spiclk      ; 41.666       ; 2.586      ; 6.750      ;
; 37.031 ; CONF_DATA0 ; apple1_mist:guest_top|mist_io:mist_io|bit_cnt[0]               ; spiclk       ; spiclk      ; 41.666       ; 2.990      ; 7.143      ;
+--------+------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'spiclk'                                                                                                                   ;
+-------+------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node  ; To Node                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.493 ; CONF_DATA0 ; apple1_mist:guest_top|mist_io:mist_io|bit_cnt[0]               ; spiclk       ; spiclk      ; 0.000        ; 3.116      ; 6.295      ;
; 3.591 ; SPI_SS3    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[8]  ; spiclk       ; spiclk      ; 0.000        ; 2.696      ; 5.973      ;
; 3.591 ; SPI_SS3    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[0]  ; spiclk       ; spiclk      ; 0.000        ; 2.696      ; 5.973      ;
; 3.591 ; SPI_SS3    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[1]  ; spiclk       ; spiclk      ; 0.000        ; 2.696      ; 5.973      ;
; 3.591 ; SPI_SS3    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[2]  ; spiclk       ; spiclk      ; 0.000        ; 2.696      ; 5.973      ;
; 3.591 ; SPI_SS3    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[3]  ; spiclk       ; spiclk      ; 0.000        ; 2.696      ; 5.973      ;
; 3.591 ; SPI_SS3    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[4]  ; spiclk       ; spiclk      ; 0.000        ; 2.696      ; 5.973      ;
; 3.591 ; SPI_SS3    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[5]  ; spiclk       ; spiclk      ; 0.000        ; 2.696      ; 5.973      ;
; 3.591 ; SPI_SS3    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[6]  ; spiclk       ; spiclk      ; 0.000        ; 2.696      ; 5.973      ;
; 3.591 ; SPI_SS3    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[7]  ; spiclk       ; spiclk      ; 0.000        ; 2.696      ; 5.973      ;
; 3.591 ; SPI_SS3    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[9]  ; spiclk       ; spiclk      ; 0.000        ; 2.696      ; 5.973      ;
; 3.591 ; SPI_SS3    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[10] ; spiclk       ; spiclk      ; 0.000        ; 2.696      ; 5.973      ;
; 3.750 ; CONF_DATA0 ; apple1_mist:guest_top|mist_io:mist_io|bit_cnt[1]               ; spiclk       ; spiclk      ; 0.000        ; 2.871      ; 6.307      ;
; 3.750 ; CONF_DATA0 ; apple1_mist:guest_top|mist_io:mist_io|bit_cnt[2]               ; spiclk       ; spiclk      ; 0.000        ; 2.871      ; 6.307      ;
; 3.806 ; SPI_SS3    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|cnt[0]   ; spiclk       ; spiclk      ; 0.000        ; 2.475      ; 5.967      ;
; 3.806 ; SPI_SS3    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|cnt[1]   ; spiclk       ; spiclk      ; 0.000        ; 2.475      ; 5.967      ;
; 3.806 ; SPI_SS3    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|cnt[2]   ; spiclk       ; spiclk      ; 0.000        ; 2.475      ; 5.967      ;
; 3.806 ; SPI_SS3    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|cnt[4]   ; spiclk       ; spiclk      ; 0.000        ; 2.475      ; 5.967      ;
; 3.806 ; SPI_SS3    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|cnt[3]   ; spiclk       ; spiclk      ; 0.000        ; 2.475      ; 5.967      ;
; 3.836 ; CONF_DATA0 ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[2]              ; spiclk       ; spiclk      ; 0.000        ; 2.796      ; 6.318      ;
; 3.836 ; CONF_DATA0 ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[3]              ; spiclk       ; spiclk      ; 0.000        ; 2.796      ; 6.318      ;
; 3.836 ; CONF_DATA0 ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[4]              ; spiclk       ; spiclk      ; 0.000        ; 2.796      ; 6.318      ;
; 3.836 ; CONF_DATA0 ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[5]              ; spiclk       ; spiclk      ; 0.000        ; 2.796      ; 6.318      ;
; 3.836 ; CONF_DATA0 ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[6]              ; spiclk       ; spiclk      ; 0.000        ; 2.796      ; 6.318      ;
; 3.836 ; CONF_DATA0 ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[7]              ; spiclk       ; spiclk      ; 0.000        ; 2.796      ; 6.318      ;
; 3.836 ; CONF_DATA0 ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[8]              ; spiclk       ; spiclk      ; 0.000        ; 2.796      ; 6.318      ;
; 3.836 ; CONF_DATA0 ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[9]              ; spiclk       ; spiclk      ; 0.000        ; 2.796      ; 6.318      ;
; 3.836 ; CONF_DATA0 ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[1]              ; spiclk       ; spiclk      ; 0.000        ; 2.796      ; 6.318      ;
; 3.866 ; CONF_DATA0 ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[0]              ; spiclk       ; spiclk      ; 0.000        ; 2.766      ; 6.318      ;
+-------+------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'guest_top|pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                        ;
+-------+--------------------------------------------------------------------+-------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                          ; To Node                                                                             ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------+-------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 4.316 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|state.RTS0  ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.108      ; 4.610      ;
; 4.316 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|state.PUSH0 ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.108      ; 4.610      ;
; 4.316 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|state.PULL0 ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.108      ; 4.610      ;
; 4.316 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|state.RTI0  ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.108      ; 4.610      ;
; 4.316 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|state.JSR0  ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.108      ; 4.610      ;
; 4.316 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|state.BRK0  ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.108      ; 4.610      ;
; 4.316 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|state.PUSH1 ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.108      ; 4.610      ;
; 4.316 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|state.JSR1  ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.108      ; 4.610      ;
; 4.316 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|state.BRK2  ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.108      ; 4.610      ;
; 4.316 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|state.BRK1  ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.108      ; 4.610      ;
; 4.317 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|ab[2]                     ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.109      ; 4.612      ;
; 4.317 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|ab[1]                     ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.109      ; 4.612      ;
; 4.317 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|ab[13]                    ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.109      ; 4.612      ;
; 4.328 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|blink_div[22]                           ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 4.600      ;
; 4.328 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|blink_div[21]                           ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 4.600      ;
; 4.328 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|blink_div[20]                           ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 4.600      ;
; 4.328 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|blink_div[19]                           ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 4.600      ;
; 4.328 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|blink_div[18]                           ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 4.600      ;
; 4.328 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|blink_div[17]                           ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 4.600      ;
; 4.328 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|blink_div[16]                           ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 4.600      ;
; 4.328 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|blink_div[15]                           ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 4.600      ;
; 4.328 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|blink_div[14]                           ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 4.600      ;
; 4.328 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|blink_div[13]                           ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 4.600      ;
; 4.328 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|blink_div[12]                           ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.086      ; 4.600      ;
; 4.328 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|vram_v_addr[4]                          ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 4.586      ;
; 4.328 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|vram_start_addr[4]                      ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 4.586      ;
; 4.328 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|vram_v_addr[3]                          ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 4.586      ;
; 4.328 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|vram_v_addr[2]                          ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 4.586      ;
; 4.328 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|vram_v_addr[1]                          ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 4.586      ;
; 4.328 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|vram_v_addr[0]                          ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 4.586      ;
; 4.328 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|vram_start_addr[3]                      ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 4.586      ;
; 4.328 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|vram_start_addr[2]                      ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 4.586      ;
; 4.328 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|vram_start_addr[1]                      ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 4.586      ;
; 4.328 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|vram_end_addr[4]                        ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 4.588      ;
; 4.328 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|vram_end_addr[2]                        ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 4.588      ;
; 4.328 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|vram_end_addr[1]                        ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 4.588      ;
; 4.328 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|vram_start_addr[0]                      ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 4.588      ;
; 4.328 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|vram_end_addr[3]                        ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 4.588      ;
; 4.328 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|v_dot[1]                                ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.065      ; 4.579      ;
; 4.328 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|v_dot[2]                                ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.065      ; 4.579      ;
; 4.328 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|v_dot[3]                                ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.065      ; 4.579      ;
; 4.328 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|v_dot[4]                                ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.065      ; 4.579      ;
; 4.328 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|v_dot[0]                                ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.065      ; 4.579      ;
; 4.328 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|vram:vram|ram_data~0                    ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 4.581      ;
; 4.329 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|blink_div[11]                           ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 4.605      ;
; 4.329 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|blink_div[10]                           ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 4.605      ;
; 4.329 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|blink_div[9]                            ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 4.605      ;
; 4.329 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|blink_div[8]                            ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 4.605      ;
; 4.329 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|blink_div[7]                            ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 4.605      ;
; 4.329 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|blink_div[6]                            ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 4.605      ;
; 4.329 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|blink_div[5]                            ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 4.605      ;
; 4.329 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|blink_div[4]                            ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 4.605      ;
; 4.329 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|blink_div[3]                            ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 4.605      ;
; 4.329 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|blink_div[2]                            ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 4.605      ;
; 4.329 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|blink_div[1]                            ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 4.605      ;
; 4.329 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|blink_div[0]                            ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 4.605      ;
; 4.329 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|vram_h_addr[5]                          ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 4.591      ;
; 4.329 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|vram_h_addr[4]                          ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 4.591      ;
; 4.329 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|vram_h_addr[3]                          ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 4.591      ;
; 4.329 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|vram_h_addr[2]                          ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 4.591      ;
; 4.329 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|vram_h_addr[1]                          ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 4.591      ;
; 4.329 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|vram_h_addr[0]                          ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 4.591      ;
; 4.329 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|v_cursor[4]                             ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 4.591      ;
; 4.329 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|v_cursor[3]                             ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 4.591      ;
; 4.329 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|v_cursor[2]                             ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 4.591      ;
; 4.329 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|v_cursor[1]                             ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 4.591      ;
; 4.329 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|v_cursor[0]                             ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 4.591      ;
; 4.329 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|h_cursor[1]                             ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 4.593      ;
; 4.329 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|h_cursor[0]                             ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 4.593      ;
; 4.329 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|h_cursor[3]                             ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 4.593      ;
; 4.329 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|h_cursor[2]                             ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 4.593      ;
; 4.329 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|h_cursor[5]                             ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 4.593      ;
; 4.329 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|h_cursor[4]                             ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 4.593      ;
; 4.329 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|h_cnt[5]                                ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 4.584      ;
; 4.329 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|h_cnt[4]                                ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 4.584      ;
; 4.329 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|h_cnt[0]                                ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 4.584      ;
; 4.329 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|h_cnt[1]                                ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 4.584      ;
; 4.329 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|h_cnt[2]                                ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 4.584      ;
; 4.329 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|h_cnt[3]                                ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 4.584      ;
; 4.329 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|h_cnt[6]                                ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 4.584      ;
; 4.329 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|h_cnt[7]                                ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 4.584      ;
; 4.329 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|h_cnt[9]                                ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 4.584      ;
; 4.329 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|h_cnt[8]                                ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 4.584      ;
; 4.331 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|dbo[6]                    ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.103      ; 4.620      ;
; 4.331 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|dbo[2]                    ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.103      ; 4.620      ;
; 4.331 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|dbo[1]                    ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 4.618      ;
; 4.331 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|dbo[7]                    ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 4.618      ;
; 4.331 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|dbo[3]                    ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 4.618      ;
; 4.331 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|dbo[0]                    ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.103      ; 4.620      ;
; 4.331 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|dbo[5]                    ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 4.618      ;
; 4.331 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|dbo[4]                    ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 4.618      ;
; 4.331 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|AXYS[1][3]  ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 4.606      ;
; 4.331 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|AXYS[1][2]  ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 4.606      ;
; 4.331 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|AXYS[1][1]  ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 4.606      ;
; 4.331 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|AXYS[1][7]  ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 4.606      ;
; 4.331 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|AXYS[1][6]  ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 4.606      ;
; 4.331 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|AXYS[1][5]  ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 4.606      ;
; 4.331 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|AXYS[1][4]  ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 4.606      ;
; 4.331 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|AXYS[1][0]  ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.089      ; 4.606      ;
; 4.331 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|AXYS[0][2]  ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 4.609      ;
+-------+--------------------------------------------------------------------+-------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                              ;
+-----------+-----------------+-----------------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                                ; Note ;
+-----------+-----------------+-----------------------------------------------------------+------+
; 68.81 MHz ; 68.81 MHz       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 69.19 MHz ; 69.19 MHz       ; spiclk                                                    ;      ;
+-----------+-----------------+-----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                 ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; -3.380 ; -77.363       ;
; spiclk                                                    ; 13.585 ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                 ;
+-----------------------------------------------------------+-------+---------------+
; Clock                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------+-------+---------------+
; spiclk                                                    ; 0.195 ; 0.000         ;
; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.323 ; 0.000         ;
+-----------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                              ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 35.417 ; 0.000         ;
; spiclk                                                    ; 37.293 ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                              ;
+-----------------------------------------------------------+-------+---------------+
; Clock                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------+-------+---------------+
; spiclk                                                    ; 3.112 ; 0.000         ;
; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 3.855 ; 0.000         ;
+-----------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                   ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; clock50                                                   ; 9.814  ; 0.000         ;
; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 19.642 ; 0.000         ;
; spiclk                                                    ; 20.482 ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'guest_top|pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                   ;
+--------+-------------------------------------------------------+----------------------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                                              ; Launch Clock ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+----------------------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; -3.380 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_wptr[0] ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_parity                 ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 3.199      ; 6.520      ;
; -3.298 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_wptr[1] ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_parity                 ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 3.199      ; 6.438      ;
; -3.103 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_wptr[2] ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_parity                 ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 3.199      ; 6.243      ;
; -3.053 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_wptr[0] ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[7]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 3.199      ; 6.193      ;
; -3.043 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_wptr[0] ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_data                   ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 3.199      ; 6.183      ;
; -3.031 ; apple1_mist:guest_top|mist_io:mist_io|status[6]       ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|reset_cnt[4] ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 2.844      ; 5.816      ;
; -3.031 ; apple1_mist:guest_top|mist_io:mist_io|status[6]       ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|reset_cnt[0] ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 2.844      ; 5.816      ;
; -3.031 ; apple1_mist:guest_top|mist_io:mist_io|status[6]       ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|reset_cnt[1] ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 2.844      ; 5.816      ;
; -3.031 ; apple1_mist:guest_top|mist_io:mist_io|status[6]       ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|reset_cnt[2] ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 2.844      ; 5.816      ;
; -3.031 ; apple1_mist:guest_top|mist_io:mist_io|status[6]       ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|reset_cnt[3] ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 2.844      ; 5.816      ;
; -3.031 ; apple1_mist:guest_top|mist_io:mist_io|status[6]       ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|reset_cnt[5] ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 2.844      ; 5.816      ;
; -2.992 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~9  ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[1]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 2.607      ; 5.540      ;
; -2.971 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_wptr[1] ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[7]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 3.199      ; 6.111      ;
; -2.961 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_wptr[1] ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_data                   ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 3.199      ; 6.101      ;
; -2.956 ; apple1_mist:guest_top|mist_io:mist_io|status[0]       ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|reset_cnt[4] ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 2.869      ; 5.766      ;
; -2.956 ; apple1_mist:guest_top|mist_io:mist_io|status[0]       ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|reset_cnt[0] ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 2.869      ; 5.766      ;
; -2.956 ; apple1_mist:guest_top|mist_io:mist_io|status[0]       ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|reset_cnt[1] ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 2.869      ; 5.766      ;
; -2.956 ; apple1_mist:guest_top|mist_io:mist_io|status[0]       ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|reset_cnt[2] ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 2.869      ; 5.766      ;
; -2.956 ; apple1_mist:guest_top|mist_io:mist_io|status[0]       ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|reset_cnt[3] ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 2.869      ; 5.766      ;
; -2.956 ; apple1_mist:guest_top|mist_io:mist_io|status[0]       ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|reset_cnt[5] ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 2.869      ; 5.766      ;
; -2.935 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~43 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[3]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 2.728      ; 5.604      ;
; -2.934 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~23 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[7]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 2.906      ; 5.781      ;
; -2.904 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~22 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[6]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 2.904      ; 5.749      ;
; -2.898 ; apple1_mist:guest_top|mist_io:mist_io|but_sw[1]       ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|reset_cnt[4] ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 2.813      ; 5.652      ;
; -2.898 ; apple1_mist:guest_top|mist_io:mist_io|but_sw[1]       ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|reset_cnt[0] ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 2.813      ; 5.652      ;
; -2.898 ; apple1_mist:guest_top|mist_io:mist_io|but_sw[1]       ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|reset_cnt[1] ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 2.813      ; 5.652      ;
; -2.898 ; apple1_mist:guest_top|mist_io:mist_io|but_sw[1]       ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|reset_cnt[2] ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 2.813      ; 5.652      ;
; -2.898 ; apple1_mist:guest_top|mist_io:mist_io|but_sw[1]       ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|reset_cnt[3] ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 2.813      ; 5.652      ;
; -2.898 ; apple1_mist:guest_top|mist_io:mist_io|but_sw[1]       ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|reset_cnt[5] ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 2.813      ; 5.652      ;
; -2.889 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~12 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[4]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 2.991      ; 5.821      ;
; -2.886 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~20 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[4]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 2.904      ; 5.731      ;
; -2.885 ; apple1_mist:guest_top|mist_io:mist_io|status[6]       ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset   ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 2.841      ; 5.667      ;
; -2.879 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~21 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[5]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 2.904      ; 5.724      ;
; -2.866 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~17 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[1]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 2.718      ; 5.525      ;
; -2.859 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~52 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[4]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 2.659      ; 5.459      ;
; -2.844 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~4  ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[4]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 2.936      ; 5.721      ;
; -2.839 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~50 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[2]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 2.663      ; 5.443      ;
; -2.825 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~7  ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[7]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 2.938      ; 5.704      ;
; -2.824 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~18 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[2]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 2.718      ; 5.483      ;
; -2.822 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~47 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[7]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 3.159      ; 5.922      ;
; -2.821 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~49 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[1]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 2.663      ; 5.425      ;
; -2.814 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~55 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[7]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 2.661      ; 5.416      ;
; -2.810 ; apple1_mist:guest_top|mist_io:mist_io|status[0]       ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset   ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 2.866      ; 5.617      ;
; -2.807 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~10 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[2]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 2.607      ; 5.355      ;
; -2.805 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~54 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[6]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 2.659      ; 5.405      ;
; -2.803 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~58 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[2]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 2.671      ; 5.415      ;
; -2.796 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~5  ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[5]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 2.936      ; 5.673      ;
; -2.791 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~42 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[2]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 2.732      ; 5.464      ;
; -2.776 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_wptr[2] ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[7]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 3.199      ; 5.916      ;
; -2.775 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~53 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[5]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 2.659      ; 5.375      ;
; -2.768 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_wptr[2] ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_data                   ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 3.199      ; 5.908      ;
; -2.766 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~1  ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[1]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 2.750      ; 5.457      ;
; -2.759 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~51 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[3]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 2.659      ; 5.359      ;
; -2.758 ; apple1_mist:guest_top|mist_io:mist_io|status[0]       ; apple1_mist:guest_top|apple1:apple1|clock:clock|clk_div[3]           ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 2.875      ; 5.574      ;
; -2.758 ; apple1_mist:guest_top|mist_io:mist_io|status[0]       ; apple1_mist:guest_top|apple1:apple1|clock:clock|clk_div[0]           ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 2.875      ; 5.574      ;
; -2.758 ; apple1_mist:guest_top|mist_io:mist_io|status[0]       ; apple1_mist:guest_top|apple1:apple1|clock:clock|clk_div[2]           ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 2.875      ; 5.574      ;
; -2.758 ; apple1_mist:guest_top|mist_io:mist_io|status[0]       ; apple1_mist:guest_top|apple1:apple1|clock:clock|clk_div[1]           ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 2.875      ; 5.574      ;
; -2.758 ; apple1_mist:guest_top|mist_io:mist_io|status[0]       ; apple1_mist:guest_top|apple1:apple1|clock:clock|clk_div[4]           ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 2.875      ; 5.574      ;
; -2.758 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~59 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[3]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 2.667      ; 5.366      ;
; -2.752 ; apple1_mist:guest_top|mist_io:mist_io|but_sw[1]       ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset   ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 2.810      ; 5.503      ;
; -2.750 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~35 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[3]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 2.757      ; 5.448      ;
; -2.745 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~48 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[0]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 2.663      ; 5.349      ;
; -2.745 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~34 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[2]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 2.761      ; 5.447      ;
; -2.742 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~14 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[6]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 2.991      ; 5.674      ;
; -2.735 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~16 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[0]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 2.604      ; 5.280      ;
; -2.730 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~24 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[0]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 2.898      ; 5.569      ;
; -2.712 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_wptr[0] ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_r_inc                  ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 3.199      ; 5.852      ;
; -2.708 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~13 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[5]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 2.991      ; 5.640      ;
; -2.705 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~15 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[7]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 2.993      ; 5.639      ;
; -2.702 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~56 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[0]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 2.671      ; 5.314      ;
; -2.698 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~19 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[3]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 2.714      ; 5.353      ;
; -2.696 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~39 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[7]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 3.188      ; 5.825      ;
; -2.694 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_wptr[0] ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[0]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 3.201      ; 5.836      ;
; -2.694 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_wptr[0] ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[1]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 3.201      ; 5.836      ;
; -2.694 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_wptr[0] ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[2]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 3.201      ; 5.836      ;
; -2.693 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_wptr[0] ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[3]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 3.197      ; 5.831      ;
; -2.693 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_wptr[0] ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[4]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 3.197      ; 5.831      ;
; -2.693 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_wptr[0] ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[5]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 3.197      ; 5.831      ;
; -2.693 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_wptr[0] ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[6]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 3.197      ; 5.831      ;
; -2.689 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~32 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[0]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 2.761      ; 5.391      ;
; -2.686 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~40 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[0]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 2.732      ; 5.359      ;
; -2.679 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~62 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[6]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 2.667      ; 5.287      ;
; -2.678 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~41 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[1]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 2.732      ; 5.351      ;
; -2.677 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~46 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[6]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 3.157      ; 5.775      ;
; -2.674 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~11 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[3]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 2.603      ; 5.218      ;
; -2.669 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_wptr[0] ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_state[0]            ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 3.199      ; 5.809      ;
; -2.656 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~33 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[1]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 2.761      ; 5.358      ;
; -2.642 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~6  ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[6]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 2.936      ; 5.519      ;
; -2.638 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~45 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[5]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 3.157      ; 5.736      ;
; -2.637 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~44 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[4]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 3.157      ; 5.735      ;
; -2.631 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~2  ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[2]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 2.750      ; 5.322      ;
; -2.630 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_wptr[1] ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_r_inc                  ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 3.199      ; 5.770      ;
; -2.625 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~8  ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[0]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 2.936      ; 5.502      ;
; -2.620 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~63 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[7]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 2.669      ; 5.230      ;
; -2.612 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~25 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[1]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 2.730      ; 5.283      ;
; -2.612 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_wptr[1] ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[0]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 3.201      ; 5.754      ;
; -2.612 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_wptr[1] ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[1]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 3.201      ; 5.754      ;
; -2.612 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_wptr[1] ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[2]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 3.201      ; 5.754      ;
; -2.611 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_wptr[1] ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[3]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 3.197      ; 5.749      ;
; -2.611 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_wptr[1] ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[4]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 3.197      ; 5.749      ;
+--------+-------------------------------------------------------+----------------------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'spiclk'                                                                                                                                                     ;
+--------+---------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 13.585 ; apple1_mist:guest_top|mist_io:mist_io|spi_do      ; SPI_DO                                                ; spiclk       ; spiclk      ; 20.800       ; -2.647     ; 4.068      ;
; 14.565 ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[4] ; apple1_mist:guest_top|mist_io:mist_io|spi_do          ; spiclk       ; spiclk      ; 20.866       ; -0.015     ; 6.305      ;
; 14.573 ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[5] ; apple1_mist:guest_top|mist_io:mist_io|spi_do          ; spiclk       ; spiclk      ; 20.866       ; -0.015     ; 6.297      ;
; 14.615 ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[1] ; apple1_mist:guest_top|mist_io:mist_io|spi_do          ; spiclk       ; spiclk      ; 20.866       ; -0.015     ; 6.255      ;
; 14.617 ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[2] ; apple1_mist:guest_top|mist_io:mist_io|spi_do          ; spiclk       ; spiclk      ; 20.866       ; -0.015     ; 6.253      ;
; 14.674 ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[3] ; apple1_mist:guest_top|mist_io:mist_io|spi_do          ; spiclk       ; spiclk      ; 20.866       ; -0.015     ; 6.196      ;
; 14.675 ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[0] ; apple1_mist:guest_top|mist_io:mist_io|spi_do          ; spiclk       ; spiclk      ; 20.866       ; 0.014      ; 6.224      ;
; 14.936 ; apple1_mist:guest_top|mist_io:mist_io|bit_cnt[0]  ; apple1_mist:guest_top|mist_io:mist_io|spi_do          ; spiclk       ; spiclk      ; 20.866       ; -0.325     ; 5.624      ;
; 16.479 ; apple1_mist:guest_top|mist_io:mist_io|bit_cnt[2]  ; apple1_mist:guest_top|mist_io:mist_io|spi_do          ; spiclk       ; spiclk      ; 20.866       ; -0.117     ; 4.289      ;
; 16.701 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|spi_do          ; spiclk       ; spiclk      ; 20.866       ; 2.550      ; 6.234      ;
; 16.911 ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[6] ; apple1_mist:guest_top|mist_io:mist_io|spi_do          ; spiclk       ; spiclk      ; 20.866       ; -0.015     ; 3.959      ;
; 17.476 ; apple1_mist:guest_top|mist_io:mist_io|bit_cnt[1]  ; apple1_mist:guest_top|mist_io:mist_io|spi_do          ; spiclk       ; spiclk      ; 20.866       ; -0.117     ; 3.292      ;
; 17.665 ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[8] ; apple1_mist:guest_top|mist_io:mist_io|spi_do          ; spiclk       ; spiclk      ; 20.866       ; -0.015     ; 3.205      ;
; 17.850 ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[9] ; apple1_mist:guest_top|mist_io:mist_io|spi_do          ; spiclk       ; spiclk      ; 20.866       ; -0.015     ; 3.020      ;
; 17.974 ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[7] ; apple1_mist:guest_top|mist_io:mist_io|spi_do          ; spiclk       ; spiclk      ; 20.866       ; -0.015     ; 2.896      ;
; 18.006 ; apple1_mist:guest_top|mist_io:mist_io|cmd[2]      ; apple1_mist:guest_top|mist_io:mist_io|spi_do          ; spiclk       ; spiclk      ; 20.866       ; -0.035     ; 2.844      ;
; 18.186 ; apple1_mist:guest_top|mist_io:mist_io|cmd[5]      ; apple1_mist:guest_top|mist_io:mist_io|spi_do          ; spiclk       ; spiclk      ; 20.866       ; -0.035     ; 2.664      ;
; 18.474 ; apple1_mist:guest_top|mist_io:mist_io|cmd[6]      ; apple1_mist:guest_top|mist_io:mist_io|spi_do          ; spiclk       ; spiclk      ; 20.866       ; -0.035     ; 2.376      ;
; 18.511 ; apple1_mist:guest_top|mist_io:mist_io|cmd[4]      ; apple1_mist:guest_top|mist_io:mist_io|spi_do          ; spiclk       ; spiclk      ; 20.866       ; -0.010     ; 2.364      ;
; 18.534 ; apple1_mist:guest_top|mist_io:mist_io|cmd[7]      ; apple1_mist:guest_top|mist_io:mist_io|spi_do          ; spiclk       ; spiclk      ; 20.866       ; -0.035     ; 2.316      ;
; 18.679 ; apple1_mist:guest_top|mist_io:mist_io|cmd[1]      ; apple1_mist:guest_top|mist_io:mist_io|spi_do          ; spiclk       ; spiclk      ; 20.866       ; -0.010     ; 2.196      ;
; 19.042 ; apple1_mist:guest_top|mist_io:mist_io|cmd[3]      ; apple1_mist:guest_top|mist_io:mist_io|spi_do          ; spiclk       ; spiclk      ; 20.866       ; -0.010     ; 1.833      ;
; 19.148 ; apple1_mist:guest_top|mist_io:mist_io|cmd[0]      ; apple1_mist:guest_top|mist_io:mist_io|spi_do          ; spiclk       ; spiclk      ; 20.866       ; -0.010     ; 1.727      ;
; 32.087 ; CONF_DATA0                                        ; SPI_DO                                                ; spiclk       ; spiclk      ; 41.666       ; 0.000      ; 8.579      ;
; 33.709 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~35 ; spiclk       ; spiclk      ; 41.666       ; 2.618      ; 10.094     ;
; 33.709 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~34 ; spiclk       ; spiclk      ; 41.666       ; 2.618      ; 10.094     ;
; 33.709 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~33 ; spiclk       ; spiclk      ; 41.666       ; 2.618      ; 10.094     ;
; 33.709 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~32 ; spiclk       ; spiclk      ; 41.666       ; 2.618      ; 10.094     ;
; 33.711 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~19 ; spiclk       ; spiclk      ; 41.666       ; 2.659      ; 10.133     ;
; 33.711 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~18 ; spiclk       ; spiclk      ; 41.666       ; 2.659      ; 10.133     ;
; 33.711 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~17 ; spiclk       ; spiclk      ; 41.666       ; 2.659      ; 10.133     ;
; 33.783 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~39 ; spiclk       ; spiclk      ; 41.666       ; 2.206      ; 9.608      ;
; 33.783 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~38 ; spiclk       ; spiclk      ; 41.666       ; 2.206      ; 9.608      ;
; 33.783 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~37 ; spiclk       ; spiclk      ; 41.666       ; 2.206      ; 9.608      ;
; 33.783 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~36 ; spiclk       ; spiclk      ; 41.666       ; 2.206      ; 9.608      ;
; 33.809 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~8  ; spiclk       ; spiclk      ; 41.666       ; 2.450      ; 9.826      ;
; 33.873 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~47 ; spiclk       ; spiclk      ; 41.666       ; 2.234      ; 9.546      ;
; 33.873 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~46 ; spiclk       ; spiclk      ; 41.666       ; 2.234      ; 9.546      ;
; 33.873 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~45 ; spiclk       ; spiclk      ; 41.666       ; 2.234      ; 9.546      ;
; 33.873 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~44 ; spiclk       ; spiclk      ; 41.666       ; 2.234      ; 9.546      ;
; 33.889 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~15 ; spiclk       ; spiclk      ; 41.666       ; 2.393      ; 9.689      ;
; 33.889 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~14 ; spiclk       ; spiclk      ; 41.666       ; 2.393      ; 9.689      ;
; 33.889 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~13 ; spiclk       ; spiclk      ; 41.666       ; 2.393      ; 9.689      ;
; 33.889 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~12 ; spiclk       ; spiclk      ; 41.666       ; 2.393      ; 9.689      ;
; 33.922 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~7  ; spiclk       ; spiclk      ; 41.666       ; 2.446      ; 9.709      ;
; 33.922 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~6  ; spiclk       ; spiclk      ; 41.666       ; 2.446      ; 9.709      ;
; 33.922 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~5  ; spiclk       ; spiclk      ; 41.666       ; 2.446      ; 9.709      ;
; 33.922 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~4  ; spiclk       ; spiclk      ; 41.666       ; 2.446      ; 9.709      ;
; 33.950 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~3  ; spiclk       ; spiclk      ; 41.666       ; 2.628      ; 9.863      ;
; 33.950 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~2  ; spiclk       ; spiclk      ; 41.666       ; 2.628      ; 9.863      ;
; 33.950 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~1  ; spiclk       ; spiclk      ; 41.666       ; 2.628      ; 9.863      ;
; 34.010 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~23 ; spiclk       ; spiclk      ; 41.666       ; 2.477      ; 9.652      ;
; 34.010 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~22 ; spiclk       ; spiclk      ; 41.666       ; 2.477      ; 9.652      ;
; 34.010 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~21 ; spiclk       ; spiclk      ; 41.666       ; 2.477      ; 9.652      ;
; 34.010 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~20 ; spiclk       ; spiclk      ; 41.666       ; 2.477      ; 9.652      ;
; 34.137 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~16 ; spiclk       ; spiclk      ; 41.666       ; 2.769      ; 9.817      ;
; 34.290 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~43 ; spiclk       ; spiclk      ; 41.666       ; 2.645      ; 9.540      ;
; 34.290 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~42 ; spiclk       ; spiclk      ; 41.666       ; 2.645      ; 9.540      ;
; 34.290 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~41 ; spiclk       ; spiclk      ; 41.666       ; 2.645      ; 9.540      ;
; 34.290 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~40 ; spiclk       ; spiclk      ; 41.666       ; 2.645      ; 9.540      ;
; 34.296 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~0  ; spiclk       ; spiclk      ; 41.666       ; 2.744      ; 9.633      ;
; 34.314 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~11 ; spiclk       ; spiclk      ; 41.666       ; 2.765      ; 9.636      ;
; 34.314 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~10 ; spiclk       ; spiclk      ; 41.666       ; 2.765      ; 9.636      ;
; 34.314 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~9  ; spiclk       ; spiclk      ; 41.666       ; 2.765      ; 9.636      ;
; 34.336 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~55 ; spiclk       ; spiclk      ; 41.666       ; 2.712      ; 9.561      ;
; 34.336 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~54 ; spiclk       ; spiclk      ; 41.666       ; 2.712      ; 9.561      ;
; 34.336 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~53 ; spiclk       ; spiclk      ; 41.666       ; 2.712      ; 9.561      ;
; 34.336 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~52 ; spiclk       ; spiclk      ; 41.666       ; 2.712      ; 9.561      ;
; 34.336 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~51 ; spiclk       ; spiclk      ; 41.666       ; 2.712      ; 9.561      ;
; 34.336 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~50 ; spiclk       ; spiclk      ; 41.666       ; 2.712      ; 9.561      ;
; 34.336 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~49 ; spiclk       ; spiclk      ; 41.666       ; 2.712      ; 9.561      ;
; 34.336 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~48 ; spiclk       ; spiclk      ; 41.666       ; 2.712      ; 9.561      ;
; 34.348 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~24 ; spiclk       ; spiclk      ; 41.666       ; 2.487      ; 9.324      ;
; 34.478 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~31 ; spiclk       ; spiclk      ; 41.666       ; 2.443      ; 9.150      ;
; 34.478 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~30 ; spiclk       ; spiclk      ; 41.666       ; 2.443      ; 9.150      ;
; 34.478 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~29 ; spiclk       ; spiclk      ; 41.666       ; 2.443      ; 9.150      ;
; 34.478 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~28 ; spiclk       ; spiclk      ; 41.666       ; 2.443      ; 9.150      ;
; 34.767 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~27 ; spiclk       ; spiclk      ; 41.666       ; 2.648      ; 9.066      ;
; 34.767 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~26 ; spiclk       ; spiclk      ; 41.666       ; 2.648      ; 9.066      ;
; 34.767 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~25 ; spiclk       ; spiclk      ; 41.666       ; 2.648      ; 9.066      ;
; 34.789 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~63 ; spiclk       ; spiclk      ; 41.666       ; 2.704      ; 9.100      ;
; 34.789 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~62 ; spiclk       ; spiclk      ; 41.666       ; 2.704      ; 9.100      ;
; 34.789 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~61 ; spiclk       ; spiclk      ; 41.666       ; 2.704      ; 9.100      ;
; 34.789 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~60 ; spiclk       ; spiclk      ; 41.666       ; 2.704      ; 9.100      ;
; 34.789 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~59 ; spiclk       ; spiclk      ; 41.666       ; 2.704      ; 9.100      ;
; 34.789 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~58 ; spiclk       ; spiclk      ; 41.666       ; 2.704      ; 9.100      ;
; 34.789 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~57 ; spiclk       ; spiclk      ; 41.666       ; 2.704      ; 9.100      ;
; 34.789 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~56 ; spiclk       ; spiclk      ; 41.666       ; 2.704      ; 9.100      ;
; 34.890 ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[6] ; apple1_mist:guest_top|mist_io:mist_io|status[3]       ; spiclk       ; spiclk      ; 41.666       ; -0.085     ; 6.710      ;
; 34.890 ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[6] ; apple1_mist:guest_top|mist_io:mist_io|status[4]       ; spiclk       ; spiclk      ; 41.666       ; -0.085     ; 6.710      ;
; 34.894 ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[6] ; apple1_mist:guest_top|mist_io:mist_io|status[6]       ; spiclk       ; spiclk      ; 41.666       ; -0.064     ; 6.727      ;
; 34.915 ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[0] ; apple1_mist:guest_top|mist_io:mist_io|status[3]       ; spiclk       ; spiclk      ; 41.666       ; -0.056     ; 6.714      ;
; 34.915 ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[0] ; apple1_mist:guest_top|mist_io:mist_io|status[4]       ; spiclk       ; spiclk      ; 41.666       ; -0.056     ; 6.714      ;
; 34.919 ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[0] ; apple1_mist:guest_top|mist_io:mist_io|status[6]       ; spiclk       ; spiclk      ; 41.666       ; -0.035     ; 6.731      ;
; 34.988 ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[5] ; apple1_mist:guest_top|mist_io:mist_io|status[3]       ; spiclk       ; spiclk      ; 41.666       ; -0.085     ; 6.612      ;
; 34.988 ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[5] ; apple1_mist:guest_top|mist_io:mist_io|status[4]       ; spiclk       ; spiclk      ; 41.666       ; -0.085     ; 6.612      ;
; 34.992 ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[5] ; apple1_mist:guest_top|mist_io:mist_io|status[6]       ; spiclk       ; spiclk      ; 41.666       ; -0.064     ; 6.629      ;
; 34.999 ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[1] ; apple1_mist:guest_top|mist_io:mist_io|status[3]       ; spiclk       ; spiclk      ; 41.666       ; -0.085     ; 6.601      ;
; 34.999 ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[1] ; apple1_mist:guest_top|mist_io:mist_io|status[4]       ; spiclk       ; spiclk      ; 41.666       ; -0.085     ; 6.601      ;
; 35.003 ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[1] ; apple1_mist:guest_top|mist_io:mist_io|status[6]       ; spiclk       ; spiclk      ; 41.666       ; -0.064     ; 6.618      ;
+--------+---------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'spiclk'                                                                                                                                                                                                                                                               ;
+-------+------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.195 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[7]    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_g3e1:auto_generated|ram_block1a4~porta_address_reg0 ; spiclk       ; spiclk      ; 0.000        ; 0.539      ; 0.935      ;
; 0.204 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[3]    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_g3e1:auto_generated|ram_block1a4~porta_address_reg0 ; spiclk       ; spiclk      ; 0.000        ; 0.539      ; 0.944      ;
; 0.209 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[5]    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_g3e1:auto_generated|ram_block1a4~porta_address_reg0 ; spiclk       ; spiclk      ; 0.000        ; 0.539      ; 0.949      ;
; 0.209 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[6]    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_g3e1:auto_generated|ram_block1a4~porta_address_reg0 ; spiclk       ; spiclk      ; 0.000        ; 0.539      ; 0.949      ;
; 0.229 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|sbuf[2]    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_g3e1:auto_generated|ram_block1a0~porta_datain_reg0  ; spiclk       ; spiclk      ; 0.000        ; 0.776      ; 1.206      ;
; 0.238 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[8]    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_g3e1:auto_generated|ram_block1a4~porta_address_reg0 ; spiclk       ; spiclk      ; 0.000        ; 0.539      ; 0.978      ;
; 0.240 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[10]   ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_g3e1:auto_generated|ram_block1a4~porta_address_reg0 ; spiclk       ; spiclk      ; 0.000        ; 0.539      ; 0.980      ;
; 0.244 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|sbuf[1]    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_g3e1:auto_generated|ram_block1a0~porta_datain_reg0  ; spiclk       ; spiclk      ; 0.000        ; 0.776      ; 1.221      ;
; 0.282 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|sbuf[0]    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_g3e1:auto_generated|ram_block1a0~porta_datain_reg0  ; spiclk       ; spiclk      ; 0.000        ; 0.776      ; 1.259      ;
; 0.342 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|sbuf[6]    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_g3e1:auto_generated|ram_block1a4~porta_datain_reg0  ; spiclk       ; spiclk      ; 0.000        ; 0.670      ; 1.213      ;
; 0.344 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|sbuf[5]    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_g3e1:auto_generated|ram_block1a4~porta_datain_reg0  ; spiclk       ; spiclk      ; 0.000        ; 0.670      ; 1.215      ;
; 0.348 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|sbuf[3]    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_g3e1:auto_generated|ram_block1a4~porta_datain_reg0  ; spiclk       ; spiclk      ; 0.000        ; 0.670      ; 1.219      ;
; 0.371 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|sbuf[4]    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_g3e1:auto_generated|ram_block1a4~porta_datain_reg0  ; spiclk       ; spiclk      ; 0.000        ; 0.670      ; 1.242      ;
; 0.387 ; apple1_mist:guest_top|mist_io:mist_io|bit_cnt[1]                 ; apple1_mist:guest_top|mist_io:mist_io|bit_cnt[1]                                                                                                 ; spiclk       ; spiclk      ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; apple1_mist:guest_top|mist_io:mist_io|bit_cnt[2]                 ; apple1_mist:guest_top|mist_io:mist_io|bit_cnt[2]                                                                                                 ; spiclk       ; spiclk      ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[0]                ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[0]                                                                                                ; spiclk       ; spiclk      ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; apple1_mist:guest_top|mist_io:mist_io|status[0]                  ; apple1_mist:guest_top|mist_io:mist_io|status[0]                                                                                                  ; spiclk       ; spiclk      ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_wptr[0]            ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_wptr[0]                                                                                            ; spiclk       ; spiclk      ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_wptr[1]            ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_wptr[1]                                                                                            ; spiclk       ; spiclk      ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|osd_enable ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|osd_enable                                                                                 ; spiclk       ; spiclk      ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_wptr[2]            ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_wptr[2]                                                                                            ; spiclk       ; spiclk      ; 0.000        ; 0.039      ; 0.597      ;
; 0.398 ; apple1_mist:guest_top|mist_io:mist_io|bit_cnt[0]                 ; apple1_mist:guest_top|mist_io:mist_io|bit_cnt[0]                                                                                                 ; spiclk       ; spiclk      ; 0.000        ; 0.039      ; 0.608      ;
; 0.414 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[10]   ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_g3e1:auto_generated|ram_block1a0~porta_address_reg0 ; spiclk       ; spiclk      ; 0.000        ; 0.645      ; 1.260      ;
; 0.414 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[6]    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_g3e1:auto_generated|ram_block1a0~porta_address_reg0 ; spiclk       ; spiclk      ; 0.000        ; 0.645      ; 1.260      ;
; 0.423 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|cnt[4]     ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|cnt[4]                                                                                     ; spiclk       ; spiclk      ; 0.000        ; 0.039      ; 0.633      ;
; 0.438 ; apple1_mist:guest_top|mist_io:mist_io|sbuf[0]                    ; apple1_mist:guest_top|mist_io:mist_io|sbuf[1]                                                                                                    ; spiclk       ; spiclk      ; 0.000        ; 0.044      ; 0.653      ;
; 0.439 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|sbuf[1]    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|sbuf[2]                                                                                    ; spiclk       ; spiclk      ; 0.000        ; 0.043      ; 0.653      ;
; 0.439 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|sbuf[0]    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|sbuf[1]                                                                                    ; spiclk       ; spiclk      ; 0.000        ; 0.043      ; 0.653      ;
; 0.439 ; apple1_mist:guest_top|mist_io:mist_io|sbuf[2]                    ; apple1_mist:guest_top|mist_io:mist_io|sbuf[3]                                                                                                    ; spiclk       ; spiclk      ; 0.000        ; 0.044      ; 0.654      ;
; 0.445 ; apple1_mist:guest_top|mist_io:mist_io|sbuf[5]                    ; apple1_mist:guest_top|mist_io:mist_io|sbuf[6]                                                                                                    ; spiclk       ; spiclk      ; 0.000        ; 0.044      ; 0.660      ;
; 0.446 ; apple1_mist:guest_top|mist_io:mist_io|sbuf[3]                    ; apple1_mist:guest_top|mist_io:mist_io|sbuf[4]                                                                                                    ; spiclk       ; spiclk      ; 0.000        ; 0.044      ; 0.661      ;
; 0.453 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|sbuf[3]    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|sbuf[4]                                                                                    ; spiclk       ; spiclk      ; 0.000        ; 0.043      ; 0.667      ;
; 0.461 ; apple1_mist:guest_top|mist_io:mist_io|sbuf[6]                    ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~15                                                                                            ; spiclk       ; spiclk      ; 0.000        ; 0.022      ; 0.654      ;
; 0.466 ; apple1_mist:guest_top|mist_io:mist_io|sbuf[5]                    ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~14                                                                                            ; spiclk       ; spiclk      ; 0.000        ; 0.022      ; 0.659      ;
; 0.468 ; apple1_mist:guest_top|mist_io:mist_io|sbuf[3]                    ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~12                                                                                            ; spiclk       ; spiclk      ; 0.000        ; 0.022      ; 0.661      ;
; 0.476 ; apple1_mist:guest_top|mist_io:mist_io|sbuf[2]                    ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~11                                                                                            ; spiclk       ; spiclk      ; 0.000        ; 0.427      ; 1.074      ;
; 0.480 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[2]    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_g3e1:auto_generated|ram_block1a4~porta_address_reg0 ; spiclk       ; spiclk      ; 0.000        ; 0.539      ; 1.220      ;
; 0.482 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|sbuf[3]    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|cmd[4]                                                                                     ; spiclk       ; spiclk      ; 0.000        ; 0.015      ; 0.668      ;
; 0.498 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[0]    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_g3e1:auto_generated|ram_block1a4~porta_address_reg0 ; spiclk       ; spiclk      ; 0.000        ; 0.539      ; 1.238      ;
; 0.515 ; apple1_mist:guest_top|mist_io:mist_io|sbuf[4]                    ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~21                                                                                            ; spiclk       ; spiclk      ; 0.000        ; 0.156      ; 0.842      ;
; 0.517 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[1]    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_g3e1:auto_generated|ram_block1a4~porta_address_reg0 ; spiclk       ; spiclk      ; 0.000        ; 0.539      ; 1.257      ;
; 0.524 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[9]    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_g3e1:auto_generated|ram_block1a4~porta_address_reg0 ; spiclk       ; spiclk      ; 0.000        ; 0.539      ; 1.264      ;
; 0.535 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[4]    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_g3e1:auto_generated|ram_block1a0~porta_address_reg0 ; spiclk       ; spiclk      ; 0.000        ; 0.645      ; 1.381      ;
; 0.546 ; apple1_mist:guest_top|mist_io:mist_io|sbuf[4]                    ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~5                                                                                             ; spiclk       ; spiclk      ; 0.000        ; 0.124      ; 0.841      ;
; 0.550 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[5]    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_g3e1:auto_generated|ram_block1a0~porta_address_reg0 ; spiclk       ; spiclk      ; 0.000        ; 0.645      ; 1.396      ;
; 0.568 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[3]    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_g3e1:auto_generated|ram_block1a0~porta_address_reg0 ; spiclk       ; spiclk      ; 0.000        ; 0.645      ; 1.414      ;
; 0.577 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[9]    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_g3e1:auto_generated|ram_block1a0~porta_address_reg0 ; spiclk       ; spiclk      ; 0.000        ; 0.645      ; 1.423      ;
; 0.585 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[8]    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_g3e1:auto_generated|ram_block1a0~porta_address_reg0 ; spiclk       ; spiclk      ; 0.000        ; 0.645      ; 1.431      ;
; 0.589 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[0]    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_g3e1:auto_generated|ram_block1a0~porta_address_reg0 ; spiclk       ; spiclk      ; 0.000        ; 0.645      ; 1.435      ;
; 0.594 ; apple1_mist:guest_top|mist_io:mist_io|sbuf[2]                    ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~27                                                                                            ; spiclk       ; spiclk      ; 0.000        ; 0.308      ; 1.073      ;
; 0.598 ; apple1_mist:guest_top|mist_io:mist_io|sbuf[1]                    ; apple1_mist:guest_top|mist_io:mist_io|sbuf[2]                                                                                                    ; spiclk       ; spiclk      ; 0.000        ; 0.044      ; 0.813      ;
; 0.602 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[7]    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_g3e1:auto_generated|ram_block1a0~porta_address_reg0 ; spiclk       ; spiclk      ; 0.000        ; 0.645      ; 1.448      ;
; 0.602 ; apple1_mist:guest_top|mist_io:mist_io|sbuf[4]                    ; apple1_mist:guest_top|mist_io:mist_io|sbuf[5]                                                                                                    ; spiclk       ; spiclk      ; 0.000        ; 0.044      ; 0.817      ;
; 0.605 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|sbuf[5]    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|sbuf[6]                                                                                    ; spiclk       ; spiclk      ; 0.000        ; 0.043      ; 0.819      ;
; 0.607 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|sbuf[2]    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|sbuf[3]                                                                                    ; spiclk       ; spiclk      ; 0.000        ; 0.043      ; 0.821      ;
; 0.612 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|sbuf[4]    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|sbuf[5]                                                                                    ; spiclk       ; spiclk      ; 0.000        ; 0.043      ; 0.826      ;
; 0.628 ; apple1_mist:guest_top|mist_io:mist_io|sbuf[4]                    ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~13                                                                                            ; spiclk       ; spiclk      ; 0.000        ; 0.022      ; 0.821      ;
; 0.629 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|cnt[1]     ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|cnt[1]                                                                                     ; spiclk       ; spiclk      ; 0.000        ; 0.039      ; 0.839      ;
; 0.633 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|sbuf[6]    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|cmd[7]                                                                                     ; spiclk       ; spiclk      ; 0.000        ; 0.015      ; 0.819      ;
; 0.633 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|sbuf[5]    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|cmd[6]                                                                                     ; spiclk       ; spiclk      ; 0.000        ; 0.015      ; 0.819      ;
; 0.633 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|sbuf[2]    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|cmd[3]                                                                                     ; spiclk       ; spiclk      ; 0.000        ; 0.015      ; 0.819      ;
; 0.635 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|cnt[2]     ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|cnt[2]                                                                                     ; spiclk       ; spiclk      ; 0.000        ; 0.039      ; 0.845      ;
; 0.637 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[2]    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[2]                                                                                    ; spiclk       ; spiclk      ; 0.000        ; 0.039      ; 0.847      ;
; 0.637 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[5]    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[5]                                                                                    ; spiclk       ; spiclk      ; 0.000        ; 0.039      ; 0.847      ;
; 0.638 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[1]    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[1]                                                                                    ; spiclk       ; spiclk      ; 0.000        ; 0.039      ; 0.848      ;
; 0.638 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[4]    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[4]                                                                                    ; spiclk       ; spiclk      ; 0.000        ; 0.039      ; 0.848      ;
; 0.639 ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[9]                ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[9]                                                                                                ; spiclk       ; spiclk      ; 0.000        ; 0.039      ; 0.849      ;
; 0.639 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[2]    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_g3e1:auto_generated|ram_block1a0~porta_address_reg0 ; spiclk       ; spiclk      ; 0.000        ; 0.645      ; 1.485      ;
; 0.639 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[3]    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[3]                                                                                    ; spiclk       ; spiclk      ; 0.000        ; 0.039      ; 0.849      ;
; 0.639 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[9]    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[9]                                                                                    ; spiclk       ; spiclk      ; 0.000        ; 0.039      ; 0.849      ;
; 0.639 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[10]   ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[10]                                                                                   ; spiclk       ; spiclk      ; 0.000        ; 0.039      ; 0.849      ;
; 0.640 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[7]    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[7]                                                                                    ; spiclk       ; spiclk      ; 0.000        ; 0.039      ; 0.850      ;
; 0.641 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[6]    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[6]                                                                                    ; spiclk       ; spiclk      ; 0.000        ; 0.039      ; 0.851      ;
; 0.641 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|sbuf[4]    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|cmd[5]                                                                                     ; spiclk       ; spiclk      ; 0.000        ; 0.015      ; 0.827      ;
; 0.642 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[8]    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[8]                                                                                    ; spiclk       ; spiclk      ; 0.000        ; 0.039      ; 0.852      ;
; 0.646 ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[0]                ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[1]                                                                                                ; spiclk       ; spiclk      ; 0.000        ; 0.079      ; 0.896      ;
; 0.647 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|cnt[3]     ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|cnt[3]                                                                                     ; spiclk       ; spiclk      ; 0.000        ; 0.039      ; 0.857      ;
; 0.656 ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[3]                ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[3]                                                                                                ; spiclk       ; spiclk      ; 0.000        ; 0.039      ; 0.866      ;
; 0.657 ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[7]                ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[7]                                                                                                ; spiclk       ; spiclk      ; 0.000        ; 0.039      ; 0.867      ;
; 0.657 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|cnt[0]     ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|cnt[0]                                                                                     ; spiclk       ; spiclk      ; 0.000        ; 0.039      ; 0.867      ;
; 0.658 ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[8]                ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[8]                                                                                                ; spiclk       ; spiclk      ; 0.000        ; 0.039      ; 0.868      ;
; 0.660 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[0]    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[0]                                                                                    ; spiclk       ; spiclk      ; 0.000        ; 0.039      ; 0.870      ;
; 0.662 ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[2]                ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[2]                                                                                                ; spiclk       ; spiclk      ; 0.000        ; 0.039      ; 0.872      ;
; 0.665 ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[4]                ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[4]                                                                                                ; spiclk       ; spiclk      ; 0.000        ; 0.039      ; 0.875      ;
; 0.665 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_wptr[0]            ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_wptr[1]                                                                                            ; spiclk       ; spiclk      ; 0.000        ; 0.042      ; 0.878      ;
; 0.676 ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[5]                ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[5]                                                                                                ; spiclk       ; spiclk      ; 0.000        ; 0.039      ; 0.886      ;
; 0.683 ; apple1_mist:guest_top|mist_io:mist_io|sbuf[3]                    ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~20                                                                                            ; spiclk       ; spiclk      ; 0.000        ; 0.156      ; 1.010      ;
; 0.704 ; apple1_mist:guest_top|mist_io:mist_io|sbuf[5]                    ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~22                                                                                            ; spiclk       ; spiclk      ; 0.000        ; 0.156      ; 1.031      ;
; 0.714 ; apple1_mist:guest_top|mist_io:mist_io|sbuf[3]                    ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~4                                                                                             ; spiclk       ; spiclk      ; 0.000        ; 0.124      ; 1.009      ;
; 0.714 ; apple1_mist:guest_top|mist_io:mist_io|sbuf[1]                    ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~42                                                                                            ; spiclk       ; spiclk      ; 0.000        ; 0.332      ; 1.217      ;
; 0.724 ; apple1_mist:guest_top|mist_io:mist_io|sbuf[2]                    ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~59                                                                                            ; spiclk       ; spiclk      ; 0.000        ; 0.367      ; 1.262      ;
; 0.728 ; apple1_mist:guest_top|mist_io:mist_io|sbuf[2]                    ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~51                                                                                            ; spiclk       ; spiclk      ; 0.000        ; 0.364      ; 1.263      ;
; 0.733 ; apple1_mist:guest_top|mist_io:mist_io|sbuf[6]                    ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~31                                                                                            ; spiclk       ; spiclk      ; 0.000        ; 0.095      ; 0.999      ;
; 0.735 ; apple1_mist:guest_top|mist_io:mist_io|sbuf[5]                    ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~30                                                                                            ; spiclk       ; spiclk      ; 0.000        ; 0.095      ; 1.001      ;
; 0.736 ; apple1_mist:guest_top|mist_io:mist_io|sbuf[5]                    ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~6                                                                                             ; spiclk       ; spiclk      ; 0.000        ; 0.124      ; 1.031      ;
; 0.745 ; apple1_mist:guest_top|mist_io:mist_io|sbuf[1]                    ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~34                                                                                            ; spiclk       ; spiclk      ; 0.000        ; 0.303      ; 1.219      ;
; 0.752 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[4]    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_g3e1:auto_generated|ram_block1a4~porta_address_reg0 ; spiclk       ; spiclk      ; 0.000        ; 0.539      ; 1.492      ;
; 0.767 ; apple1_mist:guest_top|mist_io:mist_io|sbuf[5]                    ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~62                                                                                            ; spiclk       ; spiclk      ; 0.000        ; 0.367      ; 1.305      ;
; 0.768 ; apple1_mist:guest_top|mist_io:mist_io|sbuf[5]                    ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~54                                                                                            ; spiclk       ; spiclk      ; 0.000        ; 0.364      ; 1.303      ;
; 0.773 ; apple1_mist:guest_top|mist_io:mist_io|sbuf[1]                    ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~18                                                                                            ; spiclk       ; spiclk      ; 0.000        ; 0.309      ; 1.253      ;
+-------+------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'guest_top|pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                ;
+-------+------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                ; To Node                                                                                                                                                           ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.323 ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|IRHOLD[1]        ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|altsyncram:WideOr118_rtl_0|altsyncram_in21:auto_generated|ram_block1a0~porta_address_reg0 ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.412      ; 0.936      ;
; 0.324 ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|ab[5]                          ; apple1_mist:guest_top|apple1:apple1|ram:ram|altsyncram:ram_data_rtl_0|altsyncram_49e1:auto_generated|ram_block1a5~porta_address_reg0                              ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.412      ; 0.937      ;
; 0.328 ; apple1_mist:guest_top|apple1:apple1|vga:vga|vram_w_addr[10]                              ; apple1_mist:guest_top|apple1:apple1|vga:vga|vram:vram|altsyncram:ram_data_rtl_0|altsyncram_b3n1:auto_generated|ram_block1a1~porta_address_reg0                    ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.410      ; 0.939      ;
; 0.328 ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|ab[2]                          ; apple1_mist:guest_top|apple1:apple1|ram:ram|altsyncram:ram_data_rtl_0|altsyncram_49e1:auto_generated|ram_block1a5~porta_address_reg0                              ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.411      ; 0.940      ;
; 0.330 ; apple1_mist:guest_top|apple1:apple1|vga:vga|vram_w_addr[4]                               ; apple1_mist:guest_top|apple1:apple1|vga:vga|vram:vram|altsyncram:ram_data_rtl_0|altsyncram_b3n1:auto_generated|ram_block1a1~porta_address_reg0                    ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.405      ; 0.936      ;
; 0.331 ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|ab[5]                          ; apple1_mist:guest_top|apple1:apple1|rom_wozmon:rom_wozmon|altsyncram:rom_data_rtl_0|altsyncram_t391:auto_generated|ram_block1a0~porta_address_reg0                ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.415      ; 0.947      ;
; 0.334 ; apple1_mist:guest_top|apple1:apple1|vga:vga|vram_w_addr[9]                               ; apple1_mist:guest_top|apple1:apple1|vga:vga|vram:vram|altsyncram:ram_data_rtl_0|altsyncram_b3n1:auto_generated|ram_block1a0~porta_address_reg0                    ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.406      ; 0.941      ;
; 0.339 ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|ab[6]                          ; apple1_mist:guest_top|apple1:apple1|ram:ram|altsyncram:ram_data_rtl_0|altsyncram_49e1:auto_generated|ram_block1a5~porta_address_reg0                              ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.412      ; 0.952      ;
; 0.343 ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_transmitter:my_tx|TxD_state[0]    ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_transmitter:my_tx|TxD_state[0]                                                                             ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_transmitter:my_tx|TxD_state[3]    ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_transmitter:my_tx|TxD_state[3]                                                                             ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_transmitter:my_tx|TxD_state[1]    ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_transmitter:my_tx|TxD_state[1]                                                                             ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_data                                       ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_data                                                                                                                ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_parity                                     ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_parity                                                                                                              ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[7]                                 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[7]                                                                                                          ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_state[1]                                ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_state[1]                                                                                                         ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_rptr[1]                                    ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_rptr[1]                                                                                                             ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_rptr[2]                                    ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_rptr[2]                                                                                                             ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|RxD_state[1]       ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|RxD_state[1]                                                                                ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|OversamplingCnt[1] ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|OversamplingCnt[1]                                                                          ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|RxD_bit            ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|RxD_bit                                                                                     ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|Filter_cnt[0]      ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|Filter_cnt[0]                                                                               ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.597      ;
; 0.343 ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|Filter_cnt[1]      ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|Filter_cnt[1]                                                                               ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.597      ;
; 0.344 ; apple1_mist:guest_top|apple1:apple1|vga:vga|vram_w_addr[6]                               ; apple1_mist:guest_top|apple1:apple1|vga:vga|vram:vram|altsyncram:ram_data_rtl_0|altsyncram_b3n1:auto_generated|ram_block1a0~porta_address_reg0                    ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.406      ; 0.951      ;
; 0.344 ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|D                ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|D                                                                                         ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|uart_tx_init                            ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|uart_tx_init                                                                                                     ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_state[3]                                ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_state[3]                                                                                                         ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_state[2]                                ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_state[2]                                                                                                         ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_rptr[0]                                    ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_rptr[0]                                                                                                             ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|uart_rx_status                          ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|uart_rx_status                                                                                                   ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|RxD_state[2]       ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|RxD_state[2]                                                                                ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.344 ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|RxD_state[3]       ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|RxD_state[3]                                                                                ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.597      ;
; 0.345 ; apple1_mist:guest_top|apple1:apple1|vga:vga|blink                                        ; apple1_mist:guest_top|apple1:apple1|vga:vga|blink                                                                                                                 ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; apple1_mist:guest_top|apple1:apple1|vga:vga|vram_din[0]                                  ; apple1_mist:guest_top|apple1:apple1|vga:vga|vram_din[0]                                                                                                           ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|state.DECODE     ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|state.DECODE                                                                              ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|IRHOLD_valid     ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|IRHOLD_valid                                                                              ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|res              ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|res                                                                                       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; apple1_mist:guest_top|apple1:apple1|ps2keyboard:keyboard|ascii_rdy                       ; apple1_mist:guest_top|apple1:apple1|ps2keyboard:keyboard|ascii_rdy                                                                                                ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; apple1_mist:guest_top|apple1:apple1|ps2keyboard:keyboard|shift                           ; apple1_mist:guest_top|apple1:apple1|ps2keyboard:keyboard|shift                                                                                                    ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; apple1_mist:guest_top|apple1:apple1|ps2keyboard:keyboard|next_state.S_KEYF0              ; apple1_mist:guest_top|apple1:apple1|ps2keyboard:keyboard|next_state.S_KEYF0                                                                                       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; apple1_mist:guest_top|apple1:apple1|ps2keyboard:keyboard|next_state.S_KEYNORMAL          ; apple1_mist:guest_top|apple1:apple1|ps2keyboard:keyboard|next_state.S_KEYNORMAL                                                                                   ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; apple1_mist:guest_top|apple1:apple1|ps2keyboard:keyboard|next_state.S_KEYE0              ; apple1_mist:guest_top|apple1:apple1|ps2keyboard:keyboard|next_state.S_KEYE0                                                                                       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; apple1_mist:guest_top|apple1:apple1|ps2keyboard:keyboard|rxcnt[1]                        ; apple1_mist:guest_top|apple1:apple1|ps2keyboard:keyboard|rxcnt[1]                                                                                                 ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; apple1_mist:guest_top|apple1:apple1|ps2keyboard:keyboard|rxcnt[2]                        ; apple1_mist:guest_top|apple1:apple1|ps2keyboard:keyboard|rxcnt[2]                                                                                                 ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; apple1_mist:guest_top|apple1:apple1|ps2keyboard:keyboard|rxcnt[3]                        ; apple1_mist:guest_top|apple1:apple1|ps2keyboard:keyboard|rxcnt[3]                                                                                                 ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.597      ;
; 0.345 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset                       ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset                                                                                                ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.597      ;
; 0.346 ; apple1_mist:guest_top|apple1:apple1|vga:vga|vram_start_addr[0]                           ; apple1_mist:guest_top|apple1:apple1|vga:vga|vram_start_addr[0]                                                                                                    ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.597      ;
; 0.347 ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|ab[4]                          ; apple1_mist:guest_top|apple1:apple1|rom_basic:rom_basic|altsyncram:rom_data_rtl_0|altsyncram_uv81:auto_generated|ram_block1a3~porta_address_reg0                  ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.407      ; 0.955      ;
; 0.347 ; apple1_mist:guest_top|mist_io:mist_io|clk_ps2                                            ; apple1_mist:guest_top|mist_io:mist_io|clk_ps2                                                                                                                     ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.597      ;
; 0.347 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|pixsz[0]                           ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|pixsz[0]                                                                                                    ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 0.597      ;
; 0.349 ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|ab[9]                          ; apple1_mist:guest_top|apple1:apple1|ram:ram|altsyncram:ram_data_rtl_0|altsyncram_49e1:auto_generated|ram_block1a2~porta_address_reg0                              ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.407      ; 0.957      ;
; 0.351 ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|ab[5]                          ; apple1_mist:guest_top|apple1:apple1|rom_basic:rom_basic|altsyncram:rom_data_rtl_0|altsyncram_uv81:auto_generated|ram_block1a3~porta_address_reg0                  ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.407      ; 0.959      ;
; 0.352 ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|ab[3]                          ; apple1_mist:guest_top|apple1:apple1|rom_wozmon:rom_wozmon|altsyncram:rom_data_rtl_0|altsyncram_t391:auto_generated|ram_block1a0~porta_address_reg0                ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.415      ; 0.968      ;
; 0.354 ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|ab[1]                          ; apple1_mist:guest_top|apple1:apple1|ram:ram|altsyncram:ram_data_rtl_0|altsyncram_49e1:auto_generated|ram_block1a5~porta_address_reg0                              ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.411      ; 0.966      ;
; 0.354 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_state[0]                                ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_state[0]                                                                                                         ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.608      ;
; 0.354 ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|RxD_state[0]       ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|RxD_state[0]                                                                                ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.608      ;
; 0.354 ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|OversamplingCnt[0] ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|OversamplingCnt[0]                                                                          ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.608      ;
; 0.356 ; apple1_mist:guest_top|apple1:apple1|vga:vga|blink_div[0]                                 ; apple1_mist:guest_top|apple1:apple1|vga:vga|blink_div[0]                                                                                                          ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.608      ;
; 0.356 ; apple1_mist:guest_top|apple1:apple1|ps2keyboard:keyboard|rxcnt[0]                        ; apple1_mist:guest_top|apple1:apple1|ps2keyboard:keyboard|rxcnt[0]                                                                                                 ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.608      ;
; 0.357 ; apple1_mist:guest_top|apple1:apple1|vga:vga|vram_w_addr[7]                               ; apple1_mist:guest_top|apple1:apple1|vga:vga|vram:vram|altsyncram:ram_data_rtl_0|altsyncram_b3n1:auto_generated|ram_block1a1~porta_address_reg0                    ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.410      ; 0.968      ;
; 0.358 ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|ab[4]                          ; apple1_mist:guest_top|apple1:apple1|rom_wozmon:rom_wozmon|altsyncram:rom_data_rtl_0|altsyncram_t391:auto_generated|ram_block1a0~porta_address_reg0                ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.415      ; 0.974      ;
; 0.362 ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|ab[11]                         ; apple1_mist:guest_top|apple1:apple1|rom_basic:rom_basic|altsyncram:rom_data_rtl_0|altsyncram_uv81:auto_generated|ram_block1a3~porta_address_reg0                  ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.410      ; 0.973      ;
; 0.363 ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|ab[8]                          ; apple1_mist:guest_top|apple1:apple1|ram:ram|altsyncram:ram_data_rtl_0|altsyncram_49e1:auto_generated|ram_block1a1~porta_address_reg0                              ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.406      ; 0.970      ;
; 0.364 ; apple1_mist:guest_top|apple1:apple1|vga:vga|vram_w_addr[8]                               ; apple1_mist:guest_top|apple1:apple1|vga:vga|vram:vram|altsyncram:ram_data_rtl_0|altsyncram_b3n1:auto_generated|ram_block1a1~porta_address_reg0                    ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.410      ; 0.975      ;
; 0.365 ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|ab[9]                          ; apple1_mist:guest_top|apple1:apple1|rom_basic:rom_basic|altsyncram:rom_data_rtl_0|altsyncram_uv81:auto_generated|ram_block1a3~porta_address_reg0                  ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.410      ; 0.976      ;
; 0.366 ; apple1_mist:guest_top|apple1:apple1|vga:vga|vram:vram|ram_data~6                         ; apple1_mist:guest_top|apple1:apple1|vga:vga|vram:vram|dout[5]                                                                                                     ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.618      ;
; 0.366 ; apple1_mist:guest_top|mist_io:mist_io|old_clk                                            ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_rptr[0]                                                                                                             ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.619      ;
; 0.367 ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|ab[8]                          ; apple1_mist:guest_top|apple1:apple1|rom_basic:rom_basic|altsyncram:rom_data_rtl_0|altsyncram_uv81:auto_generated|ram_block1a3~porta_address_reg0                  ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.403      ; 0.971      ;
; 0.367 ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|ab[9]                          ; apple1_mist:guest_top|apple1:apple1|ram:ram|altsyncram:ram_data_rtl_0|altsyncram_49e1:auto_generated|ram_block1a1~porta_address_reg0                              ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.413      ; 0.981      ;
; 0.371 ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|ab[0]                          ; apple1_mist:guest_top|apple1:apple1|ram:ram|altsyncram:ram_data_rtl_0|altsyncram_49e1:auto_generated|ram_block1a1~porta_address_reg0                              ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.410      ; 0.982      ;
; 0.372 ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|ab[7]                          ; apple1_mist:guest_top|apple1:apple1|rom_basic:rom_basic|altsyncram:rom_data_rtl_0|altsyncram_uv81:auto_generated|ram_block1a3~porta_address_reg0                  ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.407      ; 0.980      ;
; 0.372 ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|ab[6]                          ; apple1_mist:guest_top|apple1:apple1|ram:ram|altsyncram:ram_data_rtl_0|altsyncram_49e1:auto_generated|ram_block1a1~porta_address_reg0                              ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.410      ; 0.983      ;
; 0.373 ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|ab[4]                          ; apple1_mist:guest_top|apple1:apple1|ram:ram|altsyncram:ram_data_rtl_0|altsyncram_49e1:auto_generated|ram_block1a1~porta_address_reg0                              ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.410      ; 0.984      ;
; 0.374 ; apple1_mist:guest_top|apple1:apple1|vga:vga|blink_div[22]                                ; apple1_mist:guest_top|apple1:apple1|vga:vga|blink_div[22]                                                                                                         ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.626      ;
; 0.374 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|reset_cnt[5]                     ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|reset_cnt[5]                                                                                              ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.626      ;
; 0.375 ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|ab[9]                          ; apple1_mist:guest_top|apple1:apple1|ram:ram|altsyncram:ram_data_rtl_0|altsyncram_49e1:auto_generated|ram_block1a5~porta_address_reg0                              ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.415      ; 0.991      ;
; 0.376 ; apple1_mist:guest_top|apple1:apple1|vga:vga|vram_w_addr[4]                               ; apple1_mist:guest_top|apple1:apple1|vga:vga|vram:vram|altsyncram:ram_data_rtl_0|altsyncram_b3n1:auto_generated|ram_block1a0~porta_address_reg0                    ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.401      ; 0.978      ;
; 0.378 ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|ab[7]                          ; apple1_mist:guest_top|apple1:apple1|ram:ram|altsyncram:ram_data_rtl_0|altsyncram_49e1:auto_generated|ram_block1a1~porta_address_reg0                              ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.410      ; 0.989      ;
; 0.378 ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|ab[11]                         ; apple1_mist:guest_top|apple1:apple1|ram:ram|altsyncram:ram_data_rtl_0|altsyncram_49e1:auto_generated|ram_block1a2~porta_address_reg0                              ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.407      ; 0.986      ;
; 0.378 ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|ab[11]                         ; apple1_mist:guest_top|apple1:apple1|ram:ram|altsyncram:ram_data_rtl_0|altsyncram_49e1:auto_generated|ram_block1a0~porta_address_reg0                              ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.392      ; 0.971      ;
; 0.378 ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|ab[6]                          ; apple1_mist:guest_top|apple1:apple1|rom_wozmon:rom_wozmon|altsyncram:rom_data_rtl_0|altsyncram_t391:auto_generated|ram_block1a0~porta_address_reg0                ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.415      ; 0.994      ;
; 0.378 ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|OversamplingCnt[0] ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|OversamplingCnt[1]                                                                          ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.632      ;
; 0.379 ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|ab[7]                          ; apple1_mist:guest_top|apple1:apple1|ram:ram|altsyncram:ram_data_rtl_0|altsyncram_49e1:auto_generated|ram_block1a5~porta_address_reg0                              ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.412      ; 0.992      ;
; 0.382 ; apple1_mist:guest_top|apple1:apple1|vga:vga|vram_w_addr[7]                               ; apple1_mist:guest_top|apple1:apple1|vga:vga|vram:vram|altsyncram:ram_data_rtl_0|altsyncram_b3n1:auto_generated|ram_block1a0~porta_address_reg0                    ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.406      ; 0.989      ;
; 0.382 ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|ab[11]                         ; apple1_mist:guest_top|apple1:apple1|rom_basic:rom_basic|altsyncram:rom_data_rtl_0|altsyncram_uv81:auto_generated|ram_block1a1~porta_address_reg0                  ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.388      ; 0.971      ;
; 0.382 ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|RxD_data[0]        ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|uart_rx_byte[0]                                                                                                  ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.635      ;
; 0.382 ; apple1_mist:guest_top|apple1:apple1|ps2keyboard:keyboard|rxshiftbuf[9]                   ; apple1_mist:guest_top|apple1:apple1|ps2keyboard:keyboard|rxshiftbuf[8]                                                                                            ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.634      ;
; 0.382 ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|RxD_data[7]        ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|RxD_data[6]                                                                                 ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.635      ;
; 0.383 ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|state.RTI1       ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|state.RTI2                                                                                ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.635      ;
; 0.384 ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|ab[8]                          ; apple1_mist:guest_top|apple1:apple1|ram:ram|altsyncram:ram_data_rtl_0|altsyncram_49e1:auto_generated|ram_block1a5~porta_address_reg0                              ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.408      ; 0.993      ;
; 0.384 ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|ab[11]                         ; apple1_mist:guest_top|apple1:apple1|ram:ram|altsyncram:ram_data_rtl_0|altsyncram_49e1:auto_generated|ram_block1a1~porta_address_reg0                              ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.413      ; 0.998      ;
; 0.384 ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|ab[4]                          ; apple1_mist:guest_top|apple1:apple1|rom_basic:rom_basic|altsyncram:rom_data_rtl_0|altsyncram_uv81:auto_generated|ram_block1a1~porta_address_reg0                  ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.385      ; 0.970      ;
; 0.385 ; apple1_mist:guest_top|apple1:apple1|ps2keyboard:keyboard|rxshiftbuf[10]                  ; apple1_mist:guest_top|apple1:apple1|ps2keyboard:keyboard|rxshiftbuf[9]                                                                                            ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.637      ;
; 0.385 ; apple1_mist:guest_top|apple1:apple1|vga:vga|h_cnt[9]                                     ; apple1_mist:guest_top|apple1:apple1|vga:vga|h_cnt[9]                                                                                                              ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.636      ;
; 0.386 ; apple1_mist:guest_top|apple1:apple1|vga:vga|v_cursor[4]                                  ; apple1_mist:guest_top|apple1:apple1|vga:vga|v_cursor[4]                                                                                                           ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.638      ;
; 0.386 ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|Filter_cnt[1]      ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|Filter_cnt[0]                                                                               ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.640      ;
; 0.387 ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|RxD_data[3]        ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|uart_rx_byte[3]                                                                                                  ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.640      ;
; 0.387 ; apple1_mist:guest_top|apple1:apple1|ps2keyboard:keyboard|prev_ps2_clkdb                  ; apple1_mist:guest_top|apple1:apple1|ps2keyboard:keyboard|rx_flag                                                                                                  ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.640      ;
; 0.388 ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|RxD_data[3]        ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|RxD_data[2]                                                                                 ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.641      ;
; 0.388 ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|RxD_data[5]        ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|uart_rx_byte[5]                                                                                                  ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.641      ;
; 0.388 ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|RxD_data[5]        ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|RxD_data[4]                                                                                 ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.641      ;
+-------+------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'guest_top|pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                           ;
+--------+--------------------------------------------------------------------+---------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                          ; To Node                                                                               ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------+---------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 35.417 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|state.INDY0   ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.063     ; 4.519      ;
; 35.417 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|state.ABSX0   ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.063     ; 4.519      ;
; 35.417 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|state.BRA0    ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.063     ; 4.519      ;
; 35.417 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|state.ZP0     ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.063     ; 4.519      ;
; 35.417 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|state.REG     ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.063     ; 4.519      ;
; 35.417 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|ab[8]                       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.061     ; 4.521      ;
; 35.417 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_transmitter:my_tx|TxD_state[0] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.046     ; 4.536      ;
; 35.417 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_transmitter:my_tx|TxD_state[3] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.046     ; 4.536      ;
; 35.417 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_transmitter:my_tx|TxD_state[2] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.046     ; 4.536      ;
; 35.417 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_transmitter:my_tx|TxD_state[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.046     ; 4.536      ;
; 35.418 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|state.ZPX0    ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.067     ; 4.514      ;
; 35.418 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|state.JMPI0   ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.067     ; 4.514      ;
; 35.418 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|state.INDY1   ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 4.501      ;
; 35.418 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|state.ABSX1   ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 4.501      ;
; 35.418 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|state.ABS1    ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 4.501      ;
; 35.419 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|blink_div[11]                             ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 4.500      ;
; 35.419 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|blink_div[10]                             ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 4.500      ;
; 35.419 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|blink_div[9]                              ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 4.500      ;
; 35.419 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|blink_div[8]                              ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 4.500      ;
; 35.419 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|blink_div[7]                              ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 4.500      ;
; 35.419 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|blink_div[6]                              ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 4.500      ;
; 35.419 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|blink_div[5]                              ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 4.500      ;
; 35.419 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|blink_div[4]                              ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 4.500      ;
; 35.419 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|blink_div[3]                              ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 4.500      ;
; 35.419 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|blink_div[2]                              ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 4.500      ;
; 35.419 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|blink_div[1]                              ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 4.500      ;
; 35.419 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|blink_div[0]                              ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.080     ; 4.500      ;
; 35.419 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|h_cursor[1]                               ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.092     ; 4.488      ;
; 35.419 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|h_cursor[0]                               ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.092     ; 4.488      ;
; 35.419 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|h_cursor[3]                               ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.092     ; 4.488      ;
; 35.419 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|h_cursor[2]                               ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.092     ; 4.488      ;
; 35.419 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|h_cursor[5]                               ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.092     ; 4.488      ;
; 35.419 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|h_cursor[4]                               ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.092     ; 4.488      ;
; 35.419 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|ab[15]                      ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.063     ; 4.517      ;
; 35.419 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|ab[14]                      ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.063     ; 4.517      ;
; 35.419 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|uart_tx_stb                          ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.055     ; 4.525      ;
; 35.419 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|state.RTS2    ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.074     ; 4.506      ;
; 35.419 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|state.RTS1    ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.074     ; 4.506      ;
; 35.419 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|dout[4]                              ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.055     ; 4.525      ;
; 35.419 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|state.INDY3   ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 4.508      ;
; 35.419 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|state.INDY2   ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 4.508      ;
; 35.419 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|uart_rx_byte[0]                      ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.056     ; 4.524      ;
; 35.419 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|dout[7]                              ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.055     ; 4.525      ;
; 35.419 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|dout[1]                              ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.055     ; 4.525      ;
; 35.419 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|state.RTI3    ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.074     ; 4.506      ;
; 35.419 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|state.RTI2    ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.074     ; 4.506      ;
; 35.419 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|state.RTI1    ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.074     ; 4.506      ;
; 35.419 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|RxD_data[0]     ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.056     ; 4.524      ;
; 35.419 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|uart_rx_byte[1]                      ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.055     ; 4.525      ;
; 35.419 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|state.ABSX2   ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 4.508      ;
; 35.419 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|RxD_data[1]     ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.056     ; 4.524      ;
; 35.419 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|uart_rx_byte[2]                      ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.056     ; 4.524      ;
; 35.419 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|uart_rx_byte[3]                      ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.056     ; 4.524      ;
; 35.419 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|RxD_data[2]     ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.056     ; 4.524      ;
; 35.419 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|uart_rx_byte[4]                      ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.055     ; 4.525      ;
; 35.419 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|RxD_data[3]     ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.056     ; 4.524      ;
; 35.419 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|uart_rx_byte[5]                      ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.056     ; 4.524      ;
; 35.419 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|RxD_data[4]     ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.056     ; 4.524      ;
; 35.419 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|ps2keyboard:keyboard|rx[0]                        ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 4.501      ;
; 35.419 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|ps2keyboard:keyboard|rx[1]                        ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 4.501      ;
; 35.419 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|ps2keyboard:keyboard|rx[2]                        ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 4.501      ;
; 35.419 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|ps2keyboard:keyboard|rx[3]                        ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 4.501      ;
; 35.419 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|ps2keyboard:keyboard|rx[4]                        ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 4.501      ;
; 35.419 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|ps2keyboard:keyboard|rx[5]                        ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 4.501      ;
; 35.419 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|ps2keyboard:keyboard|rx[6]                        ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 4.501      ;
; 35.419 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|RxD_data[5]     ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.056     ; 4.524      ;
; 35.419 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|uart_rx_byte[6]                      ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.056     ; 4.524      ;
; 35.419 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|RxD_data[6]     ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.056     ; 4.524      ;
; 35.419 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|uart_rx_status                       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.055     ; 4.525      ;
; 35.419 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|RxD_data_ready  ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.055     ; 4.525      ;
; 35.419 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|RxD_state[2]    ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.055     ; 4.525      ;
; 35.419 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|RxD_state[3]    ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.055     ; 4.525      ;
; 35.419 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|RxD_state[0]    ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.053     ; 4.527      ;
; 35.419 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|RxD_state[1]    ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.053     ; 4.527      ;
; 35.419 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|RxD_data[7]     ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.056     ; 4.524      ;
; 35.419 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|RxD_bit         ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.053     ; 4.527      ;
; 35.419 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|Filter_cnt[0]   ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.053     ; 4.527      ;
; 35.419 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|Filter_cnt[1]   ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.053     ; 4.527      ;
; 35.419 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|RxD_sync[1]     ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.053     ; 4.527      ;
; 35.419 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|RxD_sync[0]     ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.053     ; 4.527      ;
; 35.419 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|state.INDX3   ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 4.508      ;
; 35.419 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|state.WRITE   ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.074     ; 4.506      ;
; 35.419 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|state.READ    ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.074     ; 4.506      ;
; 35.419 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|state.ZPX1    ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 4.508      ;
; 35.419 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|state.INDX2   ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 4.508      ;
; 35.419 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|state.INDX1   ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.072     ; 4.508      ;
; 35.420 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|vram_h_addr[5]                            ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.094     ; 4.485      ;
; 35.420 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|vram_h_addr[4]                            ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.094     ; 4.485      ;
; 35.420 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|vram_h_addr[3]                            ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.094     ; 4.485      ;
; 35.420 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|vram_h_addr[2]                            ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.094     ; 4.485      ;
; 35.420 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|vram_h_addr[1]                            ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.094     ; 4.485      ;
; 35.420 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|vram_h_addr[0]                            ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.094     ; 4.485      ;
; 35.420 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|v_cursor[4]                               ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.095     ; 4.484      ;
; 35.420 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|v_cursor[3]                               ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.095     ; 4.484      ;
; 35.420 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|v_cursor[2]                               ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.095     ; 4.484      ;
; 35.420 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|v_cursor[1]                               ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.095     ; 4.484      ;
; 35.420 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|v_cursor[0]                               ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.095     ; 4.484      ;
; 35.420 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|font_mode[0]                                      ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.077     ; 4.502      ;
; 35.420 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|fg_colour[0]                                      ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.077     ; 4.502      ;
; 35.420 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|bg_colour[0]                                      ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.079     ; 4.500      ;
+--------+--------------------------------------------------------------------+---------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'spiclk'                                                                                                                    ;
+--------+------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node  ; To Node                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 37.293 ; CONF_DATA0 ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[0]              ; spiclk       ; spiclk      ; 41.666       ; 2.469      ; 6.361      ;
; 37.320 ; CONF_DATA0 ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[2]              ; spiclk       ; spiclk      ; 41.666       ; 2.496      ; 6.361      ;
; 37.320 ; CONF_DATA0 ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[3]              ; spiclk       ; spiclk      ; 41.666       ; 2.496      ; 6.361      ;
; 37.320 ; CONF_DATA0 ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[4]              ; spiclk       ; spiclk      ; 41.666       ; 2.496      ; 6.361      ;
; 37.320 ; CONF_DATA0 ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[5]              ; spiclk       ; spiclk      ; 41.666       ; 2.496      ; 6.361      ;
; 37.320 ; CONF_DATA0 ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[6]              ; spiclk       ; spiclk      ; 41.666       ; 2.496      ; 6.361      ;
; 37.320 ; CONF_DATA0 ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[7]              ; spiclk       ; spiclk      ; 41.666       ; 2.496      ; 6.361      ;
; 37.320 ; CONF_DATA0 ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[8]              ; spiclk       ; spiclk      ; 41.666       ; 2.496      ; 6.361      ;
; 37.320 ; CONF_DATA0 ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[9]              ; spiclk       ; spiclk      ; 41.666       ; 2.496      ; 6.361      ;
; 37.320 ; CONF_DATA0 ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[1]              ; spiclk       ; spiclk      ; 41.666       ; 2.496      ; 6.361      ;
; 37.380 ; SPI_SS3    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|cnt[0]   ; spiclk       ; spiclk      ; 41.666       ; 2.202      ; 6.007      ;
; 37.380 ; SPI_SS3    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|cnt[1]   ; spiclk       ; spiclk      ; 41.666       ; 2.202      ; 6.007      ;
; 37.380 ; SPI_SS3    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|cnt[2]   ; spiclk       ; spiclk      ; 41.666       ; 2.202      ; 6.007      ;
; 37.380 ; SPI_SS3    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|cnt[4]   ; spiclk       ; spiclk      ; 41.666       ; 2.202      ; 6.007      ;
; 37.380 ; SPI_SS3    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|cnt[3]   ; spiclk       ; spiclk      ; 41.666       ; 2.202      ; 6.007      ;
; 37.410 ; CONF_DATA0 ; apple1_mist:guest_top|mist_io:mist_io|bit_cnt[1]               ; spiclk       ; spiclk      ; 41.666       ; 2.561      ; 6.336      ;
; 37.410 ; CONF_DATA0 ; apple1_mist:guest_top|mist_io:mist_io|bit_cnt[2]               ; spiclk       ; spiclk      ; 41.666       ; 2.561      ; 6.336      ;
; 37.604 ; SPI_SS3    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[8]  ; spiclk       ; spiclk      ; 41.666       ; 2.406      ; 5.987      ;
; 37.604 ; SPI_SS3    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[0]  ; spiclk       ; spiclk      ; 41.666       ; 2.406      ; 5.987      ;
; 37.604 ; SPI_SS3    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[1]  ; spiclk       ; spiclk      ; 41.666       ; 2.406      ; 5.987      ;
; 37.604 ; SPI_SS3    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[2]  ; spiclk       ; spiclk      ; 41.666       ; 2.406      ; 5.987      ;
; 37.604 ; SPI_SS3    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[3]  ; spiclk       ; spiclk      ; 41.666       ; 2.406      ; 5.987      ;
; 37.604 ; SPI_SS3    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[4]  ; spiclk       ; spiclk      ; 41.666       ; 2.406      ; 5.987      ;
; 37.604 ; SPI_SS3    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[5]  ; spiclk       ; spiclk      ; 41.666       ; 2.406      ; 5.987      ;
; 37.604 ; SPI_SS3    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[6]  ; spiclk       ; spiclk      ; 41.666       ; 2.406      ; 5.987      ;
; 37.604 ; SPI_SS3    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[7]  ; spiclk       ; spiclk      ; 41.666       ; 2.406      ; 5.987      ;
; 37.604 ; SPI_SS3    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[9]  ; spiclk       ; spiclk      ; 41.666       ; 2.406      ; 5.987      ;
; 37.604 ; SPI_SS3    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[10] ; spiclk       ; spiclk      ; 41.666       ; 2.406      ; 5.987      ;
; 37.637 ; CONF_DATA0 ; apple1_mist:guest_top|mist_io:mist_io|bit_cnt[0]               ; spiclk       ; spiclk      ; 41.666       ; 2.784      ; 6.332      ;
+--------+------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'spiclk'                                                                                                                    ;
+-------+------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node  ; To Node                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.112 ; CONF_DATA0 ; apple1_mist:guest_top|mist_io:mist_io|bit_cnt[0]               ; spiclk       ; spiclk      ; 0.000        ; 2.899      ; 5.682      ;
; 3.197 ; SPI_SS3    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[8]  ; spiclk       ; spiclk      ; 0.000        ; 2.506      ; 5.374      ;
; 3.197 ; SPI_SS3    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[0]  ; spiclk       ; spiclk      ; 0.000        ; 2.506      ; 5.374      ;
; 3.197 ; SPI_SS3    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[1]  ; spiclk       ; spiclk      ; 0.000        ; 2.506      ; 5.374      ;
; 3.197 ; SPI_SS3    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[2]  ; spiclk       ; spiclk      ; 0.000        ; 2.506      ; 5.374      ;
; 3.197 ; SPI_SS3    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[3]  ; spiclk       ; spiclk      ; 0.000        ; 2.506      ; 5.374      ;
; 3.197 ; SPI_SS3    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[4]  ; spiclk       ; spiclk      ; 0.000        ; 2.506      ; 5.374      ;
; 3.197 ; SPI_SS3    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[5]  ; spiclk       ; spiclk      ; 0.000        ; 2.506      ; 5.374      ;
; 3.197 ; SPI_SS3    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[6]  ; spiclk       ; spiclk      ; 0.000        ; 2.506      ; 5.374      ;
; 3.197 ; SPI_SS3    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[7]  ; spiclk       ; spiclk      ; 0.000        ; 2.506      ; 5.374      ;
; 3.197 ; SPI_SS3    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[9]  ; spiclk       ; spiclk      ; 0.000        ; 2.506      ; 5.374      ;
; 3.197 ; SPI_SS3    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[10] ; spiclk       ; spiclk      ; 0.000        ; 2.506      ; 5.374      ;
; 3.356 ; CONF_DATA0 ; apple1_mist:guest_top|mist_io:mist_io|bit_cnt[1]               ; spiclk       ; spiclk      ; 0.000        ; 2.667      ; 5.694      ;
; 3.356 ; CONF_DATA0 ; apple1_mist:guest_top|mist_io:mist_io|bit_cnt[2]               ; spiclk       ; spiclk      ; 0.000        ; 2.667      ; 5.694      ;
; 3.410 ; SPI_SS3    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|cnt[0]   ; spiclk       ; spiclk      ; 0.000        ; 2.293      ; 5.374      ;
; 3.410 ; SPI_SS3    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|cnt[1]   ; spiclk       ; spiclk      ; 0.000        ; 2.293      ; 5.374      ;
; 3.410 ; SPI_SS3    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|cnt[2]   ; spiclk       ; spiclk      ; 0.000        ; 2.293      ; 5.374      ;
; 3.410 ; SPI_SS3    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|cnt[4]   ; spiclk       ; spiclk      ; 0.000        ; 2.293      ; 5.374      ;
; 3.410 ; SPI_SS3    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|cnt[3]   ; spiclk       ; spiclk      ; 0.000        ; 2.293      ; 5.374      ;
; 3.434 ; CONF_DATA0 ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[2]              ; spiclk       ; spiclk      ; 0.000        ; 2.599      ; 5.704      ;
; 3.434 ; CONF_DATA0 ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[3]              ; spiclk       ; spiclk      ; 0.000        ; 2.599      ; 5.704      ;
; 3.434 ; CONF_DATA0 ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[4]              ; spiclk       ; spiclk      ; 0.000        ; 2.599      ; 5.704      ;
; 3.434 ; CONF_DATA0 ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[5]              ; spiclk       ; spiclk      ; 0.000        ; 2.599      ; 5.704      ;
; 3.434 ; CONF_DATA0 ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[6]              ; spiclk       ; spiclk      ; 0.000        ; 2.599      ; 5.704      ;
; 3.434 ; CONF_DATA0 ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[7]              ; spiclk       ; spiclk      ; 0.000        ; 2.599      ; 5.704      ;
; 3.434 ; CONF_DATA0 ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[8]              ; spiclk       ; spiclk      ; 0.000        ; 2.599      ; 5.704      ;
; 3.434 ; CONF_DATA0 ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[9]              ; spiclk       ; spiclk      ; 0.000        ; 2.599      ; 5.704      ;
; 3.434 ; CONF_DATA0 ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[1]              ; spiclk       ; spiclk      ; 0.000        ; 2.599      ; 5.704      ;
; 3.463 ; CONF_DATA0 ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[0]              ; spiclk       ; spiclk      ; 0.000        ; 2.570      ; 5.704      ;
+-------+------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'guest_top|pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                          ; To Node                                                                              ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 3.855 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|state.RTS0   ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 4.123      ;
; 3.855 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|state.PUSH0  ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 4.123      ;
; 3.855 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|state.PULL0  ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 4.123      ;
; 3.855 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|state.RTI0   ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 4.123      ;
; 3.855 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|state.JSR0   ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 4.123      ;
; 3.855 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|state.BRK0   ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 4.123      ;
; 3.855 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|ab[2]                      ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 4.125      ;
; 3.855 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|ab[1]                      ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 4.125      ;
; 3.855 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|ab[13]                     ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 4.125      ;
; 3.855 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|state.PUSH1  ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 4.123      ;
; 3.855 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|state.JSR1   ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 4.123      ;
; 3.855 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|state.BRK2   ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 4.123      ;
; 3.855 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|state.BRK1   ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 4.123      ;
; 3.862 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|RxD_state[0]   ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.111      ; 4.144      ;
; 3.862 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|RxD_state[1]   ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.111      ; 4.144      ;
; 3.862 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|RxD_bit        ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.111      ; 4.144      ;
; 3.862 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|Filter_cnt[0]  ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.111      ; 4.144      ;
; 3.862 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|Filter_cnt[1]  ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.111      ; 4.144      ;
; 3.862 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|RxD_sync[1]    ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.111      ; 4.144      ;
; 3.862 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|RxD_sync[0]    ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.111      ; 4.144      ;
; 3.863 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|char_seen                                ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 4.125      ;
; 3.863 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|ab[10]                     ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 4.126      ;
; 3.863 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|ab[9]                      ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.094      ; 4.128      ;
; 3.863 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|ab[12]                     ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 4.126      ;
; 3.863 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|ab[11]                     ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.094      ; 4.128      ;
; 3.863 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|dout[3]                             ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.094      ; 4.128      ;
; 3.863 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|uart_tx_init                        ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 4.125      ;
; 3.863 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|uart_tx_stb                         ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.108      ; 4.142      ;
; 3.863 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|dout[4]                             ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.108      ; 4.142      ;
; 3.863 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|dout[0]                             ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.094      ; 4.128      ;
; 3.863 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|uart_rx_byte[0]                     ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.107      ; 4.141      ;
; 3.863 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|dout[5]                             ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.094      ; 4.128      ;
; 3.863 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|dout[7]                             ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.108      ; 4.142      ;
; 3.863 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|dout[1]                             ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.108      ; 4.142      ;
; 3.863 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|dout[2]                             ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.094      ; 4.128      ;
; 3.863 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|RxD_data[0]    ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.107      ; 4.141      ;
; 3.863 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|uart_rx_byte[1]                     ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.108      ; 4.142      ;
; 3.863 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|RxD_data[1]    ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.107      ; 4.141      ;
; 3.863 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|uart_rx_byte[2]                     ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.107      ; 4.141      ;
; 3.863 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|uart_rx_byte[3]                     ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.107      ; 4.141      ;
; 3.863 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|RxD_data[2]    ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.107      ; 4.141      ;
; 3.863 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|uart_rx_byte[4]                     ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.108      ; 4.142      ;
; 3.863 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|RxD_data[3]    ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.107      ; 4.141      ;
; 3.863 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|uart_rx_byte[5]                     ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.107      ; 4.141      ;
; 3.863 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|RxD_data[4]    ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.107      ; 4.141      ;
; 3.863 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|RxD_data[5]    ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.107      ; 4.141      ;
; 3.863 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|uart_rx_byte[6]                     ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.107      ; 4.141      ;
; 3.863 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|RxD_data[6]    ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.107      ; 4.141      ;
; 3.863 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|uart_rx_status                      ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.108      ; 4.142      ;
; 3.863 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|RxD_data_ready ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.108      ; 4.142      ;
; 3.863 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|RxD_state[2]   ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.108      ; 4.142      ;
; 3.863 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|RxD_state[3]   ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.108      ; 4.142      ;
; 3.863 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|RxD_data[7]    ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.107      ; 4.141      ;
; 3.864 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|blink_div[22]                            ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 4.113      ;
; 3.864 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|blink_div[21]                            ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 4.113      ;
; 3.864 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|blink_div[20]                            ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 4.113      ;
; 3.864 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|blink_div[19]                            ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 4.113      ;
; 3.864 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|blink_div[18]                            ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 4.113      ;
; 3.864 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|blink_div[17]                            ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 4.113      ;
; 3.864 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|blink_div[16]                            ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 4.113      ;
; 3.864 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|blink_div[15]                            ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 4.113      ;
; 3.864 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|blink_div[14]                            ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 4.113      ;
; 3.864 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|blink_div[13]                            ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 4.113      ;
; 3.864 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|blink_div[12]                            ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 4.113      ;
; 3.864 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|dbo[6]                     ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.093      ; 4.128      ;
; 3.864 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|dbo[2]                     ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.093      ; 4.128      ;
; 3.864 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|dbo[0]                     ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.093      ; 4.128      ;
; 3.864 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|AXYS[0][2]   ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 4.115      ;
; 3.864 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|AXYS[0][1]   ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 4.115      ;
; 3.864 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|AXYS[0][3]   ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 4.115      ;
; 3.864 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|AXYS[0][7]   ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 4.115      ;
; 3.864 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|AXYS[0][6]   ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 4.115      ;
; 3.864 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|AXYS[0][5]   ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 4.115      ;
; 3.864 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|AXYS[0][4]   ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 4.115      ;
; 3.864 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|AXYS[0][0]   ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 4.115      ;
; 3.864 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|AXYS[2][2]   ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 4.115      ;
; 3.864 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|AXYS[2][1]   ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 4.115      ;
; 3.864 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|AXYS[2][3]   ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 4.115      ;
; 3.864 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|AXYS[2][7]   ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 4.115      ;
; 3.864 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|AXYS[2][6]   ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 4.115      ;
; 3.864 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|AXYS[2][5]   ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 4.115      ;
; 3.864 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|AXYS[2][4]   ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 4.115      ;
; 3.864 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|AXYS[2][0]   ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 4.115      ;
; 3.864 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|ab[3]                      ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 4.132      ;
; 3.864 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|ab[7]                      ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 4.132      ;
; 3.864 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|ab[6]                      ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 4.132      ;
; 3.864 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|ab[5]                      ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 4.132      ;
; 3.864 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|ab[4]                      ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 4.132      ;
; 3.864 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|ab[0]                      ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.097      ; 4.132      ;
; 3.864 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|dout[6]                             ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.088      ; 4.123      ;
; 3.864 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|ps2keyboard:keyboard|rx_flag                     ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.102      ; 4.137      ;
; 3.864 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|ps2keyboard:keyboard|prev_ps2_clkdb              ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.102      ; 4.137      ;
; 3.864 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|v_cnt[3]                                 ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.103      ; 4.138      ;
; 3.864 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|v_cnt[8]                                 ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.103      ; 4.138      ;
; 3.864 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|v_cnt[0]                                 ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.103      ; 4.138      ;
; 3.864 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|v_cnt[1]                                 ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.103      ; 4.138      ;
; 3.864 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|v_cnt[2]                                 ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.103      ; 4.138      ;
; 3.864 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|v_cnt[4]                                 ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.103      ; 4.138      ;
; 3.864 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|v_cnt[5]                                 ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.103      ; 4.138      ;
; 3.864 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|v_cnt[6]                                 ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.103      ; 4.138      ;
+-------+--------------------------------------------------------------------+--------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                 ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; -1.902 ; -39.826       ;
; spiclk                                                    ; 15.948 ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                 ;
+-----------------------------------------------------------+-------+---------------+
; Clock                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------+-------+---------------+
; spiclk                                                    ; 0.064 ; 0.000         ;
; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.124 ; 0.000         ;
+-----------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                              ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 37.300 ; 0.000         ;
; spiclk                                                    ; 38.170 ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                              ;
+-----------------------------------------------------------+-------+---------------+
; Clock                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------+-------+---------------+
; spiclk                                                    ; 2.142 ; 0.000         ;
; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 2.259 ; 0.000         ;
+-----------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                   ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; clock50                                                   ; 9.449  ; 0.000         ;
; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 19.741 ; 0.000         ;
; spiclk                                                    ; 19.968 ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'guest_top|pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                   ;
+--------+-------------------------------------------------------+----------------------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                                              ; Launch Clock ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+----------------------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+
; -1.902 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_wptr[0] ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_parity                 ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 2.063      ; 3.894      ;
; -1.731 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_wptr[0] ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[7]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 2.063      ; 3.723      ;
; -1.727 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_wptr[0] ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_data                   ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 2.063      ; 3.719      ;
; -1.695 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_wptr[1] ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_parity                 ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 2.063      ; 3.687      ;
; -1.593 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~49 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[1]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 1.821      ; 3.343      ;
; -1.559 ; apple1_mist:guest_top|mist_io:mist_io|status[6]       ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|reset_cnt[4] ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 1.861      ; 3.349      ;
; -1.559 ; apple1_mist:guest_top|mist_io:mist_io|status[6]       ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|reset_cnt[0] ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 1.861      ; 3.349      ;
; -1.559 ; apple1_mist:guest_top|mist_io:mist_io|status[6]       ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|reset_cnt[1] ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 1.861      ; 3.349      ;
; -1.559 ; apple1_mist:guest_top|mist_io:mist_io|status[6]       ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|reset_cnt[2] ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 1.861      ; 3.349      ;
; -1.559 ; apple1_mist:guest_top|mist_io:mist_io|status[6]       ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|reset_cnt[3] ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 1.861      ; 3.349      ;
; -1.559 ; apple1_mist:guest_top|mist_io:mist_io|status[6]       ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|reset_cnt[5] ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 1.861      ; 3.349      ;
; -1.550 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_wptr[0] ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_r_inc                  ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 2.063      ; 3.542      ;
; -1.541 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_wptr[2] ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_parity                 ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 2.063      ; 3.533      ;
; -1.527 ; apple1_mist:guest_top|mist_io:mist_io|status[0]       ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|reset_cnt[4] ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 1.871      ; 3.327      ;
; -1.527 ; apple1_mist:guest_top|mist_io:mist_io|status[0]       ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|reset_cnt[0] ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 1.871      ; 3.327      ;
; -1.527 ; apple1_mist:guest_top|mist_io:mist_io|status[0]       ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|reset_cnt[1] ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 1.871      ; 3.327      ;
; -1.527 ; apple1_mist:guest_top|mist_io:mist_io|status[0]       ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|reset_cnt[2] ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 1.871      ; 3.327      ;
; -1.527 ; apple1_mist:guest_top|mist_io:mist_io|status[0]       ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|reset_cnt[3] ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 1.871      ; 3.327      ;
; -1.527 ; apple1_mist:guest_top|mist_io:mist_io|status[0]       ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|reset_cnt[5] ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 1.871      ; 3.327      ;
; -1.524 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_wptr[1] ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[7]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 2.063      ; 3.516      ;
; -1.520 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_wptr[1] ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_data                   ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 2.063      ; 3.512      ;
; -1.517 ; apple1_mist:guest_top|mist_io:mist_io|status[6]       ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset   ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 1.859      ; 3.305      ;
; -1.504 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~9  ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[1]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 1.783      ; 3.216      ;
; -1.485 ; apple1_mist:guest_top|mist_io:mist_io|status[0]       ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset   ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 1.869      ; 3.283      ;
; -1.470 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~14 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[6]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 1.981      ; 3.380      ;
; -1.453 ; apple1_mist:guest_top|mist_io:mist_io|but_sw[1]       ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|reset_cnt[4] ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 1.844      ; 3.226      ;
; -1.453 ; apple1_mist:guest_top|mist_io:mist_io|but_sw[1]       ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|reset_cnt[0] ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 1.844      ; 3.226      ;
; -1.453 ; apple1_mist:guest_top|mist_io:mist_io|but_sw[1]       ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|reset_cnt[1] ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 1.844      ; 3.226      ;
; -1.453 ; apple1_mist:guest_top|mist_io:mist_io|but_sw[1]       ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|reset_cnt[2] ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 1.844      ; 3.226      ;
; -1.453 ; apple1_mist:guest_top|mist_io:mist_io|but_sw[1]       ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|reset_cnt[3] ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 1.844      ; 3.226      ;
; -1.453 ; apple1_mist:guest_top|mist_io:mist_io|but_sw[1]       ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|reset_cnt[5] ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 1.844      ; 3.226      ;
; -1.441 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~52 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[4]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 1.816      ; 3.186      ;
; -1.440 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~12 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[4]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 1.981      ; 3.350      ;
; -1.438 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~43 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[3]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 1.832      ; 3.199      ;
; -1.437 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~16 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[0]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 1.754      ; 3.120      ;
; -1.430 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~58 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[2]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 1.805      ; 3.164      ;
; -1.427 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~54 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[6]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 1.816      ; 3.172      ;
; -1.416 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~51 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[3]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 1.816      ; 3.161      ;
; -1.411 ; apple1_mist:guest_top|mist_io:mist_io|but_sw[1]       ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset   ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 1.842      ; 3.182      ;
; -1.407 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~50 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[2]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 1.821      ; 3.157      ;
; -1.407 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~62 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[6]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 1.800      ; 3.136      ;
; -1.406 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~48 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[0]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 1.821      ; 3.156      ;
; -1.403 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~22 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[6]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 1.925      ; 3.257      ;
; -1.402 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~56 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[0]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 1.805      ; 3.136      ;
; -1.390 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_wptr[0] ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[0]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 2.065      ; 3.384      ;
; -1.390 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_wptr[0] ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[1]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 2.065      ; 3.384      ;
; -1.390 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_wptr[0] ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[2]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 2.065      ; 3.384      ;
; -1.389 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_wptr[0] ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[3]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 2.060      ; 3.378      ;
; -1.389 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_wptr[0] ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[4]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 2.060      ; 3.378      ;
; -1.389 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_wptr[0] ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[5]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 2.060      ; 3.378      ;
; -1.389 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_wptr[0] ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[6]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 2.060      ; 3.378      ;
; -1.387 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~60 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[4]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 1.800      ; 3.116      ;
; -1.374 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~53 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[5]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 1.816      ; 3.119      ;
; -1.370 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_wptr[2] ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[7]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 2.063      ; 3.362      ;
; -1.366 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_wptr[2] ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_data                   ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 2.063      ; 3.358      ;
; -1.363 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~47 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[7]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 2.043      ; 3.335      ;
; -1.357 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~57 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[1]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 1.805      ; 3.091      ;
; -1.351 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~59 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[3]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 1.800      ; 3.080      ;
; -1.348 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_wptr[0] ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_state[0]            ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 2.063      ; 3.340      ;
; -1.343 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_wptr[1] ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_r_inc                  ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 2.063      ; 3.335      ;
; -1.342 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~41 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[1]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 1.837      ; 3.108      ;
; -1.341 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~21 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[5]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 1.925      ; 3.195      ;
; -1.340 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~4  ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[4]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 1.940      ; 3.209      ;
; -1.338 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~10 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[2]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 1.783      ; 3.050      ;
; -1.334 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~46 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[6]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 2.040      ; 3.303      ;
; -1.333 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~20 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[4]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 1.925      ; 3.187      ;
; -1.329 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~17 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[1]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 1.832      ; 3.090      ;
; -1.329 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~55 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[7]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 1.819      ; 3.077      ;
; -1.327 ; apple1_mist:guest_top|mist_io:mist_io|status[0]       ; apple1_mist:guest_top|apple1:apple1|clock:clock|clk_div[3]           ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 1.874      ; 3.130      ;
; -1.327 ; apple1_mist:guest_top|mist_io:mist_io|status[0]       ; apple1_mist:guest_top|apple1:apple1|clock:clock|clk_div[0]           ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 1.874      ; 3.130      ;
; -1.327 ; apple1_mist:guest_top|mist_io:mist_io|status[0]       ; apple1_mist:guest_top|apple1:apple1|clock:clock|clk_div[2]           ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 1.874      ; 3.130      ;
; -1.327 ; apple1_mist:guest_top|mist_io:mist_io|status[0]       ; apple1_mist:guest_top|apple1:apple1|clock:clock|clk_div[1]           ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 1.874      ; 3.130      ;
; -1.327 ; apple1_mist:guest_top|mist_io:mist_io|status[0]       ; apple1_mist:guest_top|apple1:apple1|clock:clock|clk_div[4]           ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 1.874      ; 3.130      ;
; -1.326 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~23 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[7]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 1.928      ; 3.183      ;
; -1.325 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~35 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[3]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 1.846      ; 3.100      ;
; -1.324 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~29 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[5]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 1.931      ; 3.184      ;
; -1.322 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~33 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[1]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 1.851      ; 3.102      ;
; -1.316 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~42 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[2]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 1.837      ; 3.082      ;
; -1.314 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~13 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[5]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 1.981      ; 3.224      ;
; -1.302 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~18 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[2]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 1.832      ; 3.063      ;
; -1.301 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~34 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[2]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 1.851      ; 3.081      ;
; -1.299 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~44 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[4]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 2.040      ; 3.268      ;
; -1.294 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~1  ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[1]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 1.847      ; 3.070      ;
; -1.292 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_wptr[0] ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_state[1]            ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 2.063      ; 3.284      ;
; -1.292 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~15 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[7]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 1.984      ; 3.205      ;
; -1.290 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~30 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[6]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 1.931      ; 3.150      ;
; -1.290 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~5  ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[5]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 1.940      ; 3.159      ;
; -1.288 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~28 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[4]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 1.931      ; 3.148      ;
; -1.287 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_wptr[0] ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_state[3]            ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 2.065      ; 3.281      ;
; -1.285 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_wptr[0] ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_state[2]            ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 2.065      ; 3.279      ;
; -1.285 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~40 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[0]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 1.837      ; 3.051      ;
; -1.272 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~11 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[3]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 1.778      ; 2.979      ;
; -1.266 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~38 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[6]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 2.054      ; 3.249      ;
; -1.265 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~24 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[0]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 1.921      ; 3.115      ;
; -1.265 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~63 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[7]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 1.803      ; 2.997      ;
; -1.265 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~7  ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[7]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 1.943      ; 3.137      ;
; -1.264 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~36 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[4]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 2.054      ; 3.247      ;
; -1.262 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~61 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[5]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 1.800      ; 2.991      ;
; -1.261 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~6  ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[6]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 1.940      ; 3.130      ;
; -1.256 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~45 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[5]             ; spiclk       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.002        ; 2.040      ; 3.225      ;
+--------+-------------------------------------------------------+----------------------------------------------------------------------+--------------+-----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'spiclk'                                                                                                                                                     ;
+--------+---------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.948 ; apple1_mist:guest_top|mist_io:mist_io|spi_do      ; SPI_DO                                                ; spiclk       ; spiclk      ; 20.800       ; -1.889     ; 2.463      ;
; 18.011 ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[5] ; apple1_mist:guest_top|mist_io:mist_io|spi_do          ; spiclk       ; spiclk      ; 20.866       ; 0.544      ; 3.406      ;
; 18.014 ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[4] ; apple1_mist:guest_top|mist_io:mist_io|spi_do          ; spiclk       ; spiclk      ; 20.866       ; 0.544      ; 3.403      ;
; 18.051 ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[2] ; apple1_mist:guest_top|mist_io:mist_io|spi_do          ; spiclk       ; spiclk      ; 20.866       ; 0.544      ; 3.366      ;
; 18.061 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|spi_do          ; spiclk       ; spiclk      ; 20.866       ; 1.830      ; 4.142      ;
; 18.084 ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[1] ; apple1_mist:guest_top|mist_io:mist_io|spi_do          ; spiclk       ; spiclk      ; 20.866       ; 0.544      ; 3.333      ;
; 18.097 ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[0] ; apple1_mist:guest_top|mist_io:mist_io|spi_do          ; spiclk       ; spiclk      ; 20.866       ; 0.558      ; 3.334      ;
; 18.100 ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[3] ; apple1_mist:guest_top|mist_io:mist_io|spi_do          ; spiclk       ; spiclk      ; 20.866       ; 0.544      ; 3.317      ;
; 18.287 ; apple1_mist:guest_top|mist_io:mist_io|bit_cnt[0]  ; apple1_mist:guest_top|mist_io:mist_io|spi_do          ; spiclk       ; spiclk      ; 20.866       ; 0.390      ; 2.976      ;
; 19.085 ; apple1_mist:guest_top|mist_io:mist_io|bit_cnt[2]  ; apple1_mist:guest_top|mist_io:mist_io|spi_do          ; spiclk       ; spiclk      ; 20.866       ; 0.497      ; 2.285      ;
; 19.327 ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[6] ; apple1_mist:guest_top|mist_io:mist_io|spi_do          ; spiclk       ; spiclk      ; 20.866       ; 0.544      ; 2.090      ;
; 19.632 ; apple1_mist:guest_top|mist_io:mist_io|bit_cnt[1]  ; apple1_mist:guest_top|mist_io:mist_io|spi_do          ; spiclk       ; spiclk      ; 20.866       ; 0.497      ; 1.738      ;
; 19.727 ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[8] ; apple1_mist:guest_top|mist_io:mist_io|spi_do          ; spiclk       ; spiclk      ; 20.866       ; 0.544      ; 1.690      ;
; 19.833 ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[9] ; apple1_mist:guest_top|mist_io:mist_io|spi_do          ; spiclk       ; spiclk      ; 20.866       ; 0.544      ; 1.584      ;
; 19.853 ; apple1_mist:guest_top|mist_io:mist_io|cmd[2]      ; apple1_mist:guest_top|mist_io:mist_io|spi_do          ; spiclk       ; spiclk      ; 20.866       ; 0.529      ; 1.549      ;
; 19.893 ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[7] ; apple1_mist:guest_top|mist_io:mist_io|spi_do          ; spiclk       ; spiclk      ; 20.866       ; 0.544      ; 1.524      ;
; 20.036 ; apple1_mist:guest_top|mist_io:mist_io|cmd[5]      ; apple1_mist:guest_top|mist_io:mist_io|spi_do          ; spiclk       ; spiclk      ; 20.866       ; 0.529      ; 1.366      ;
; 20.153 ; apple1_mist:guest_top|mist_io:mist_io|cmd[4]      ; apple1_mist:guest_top|mist_io:mist_io|spi_do          ; spiclk       ; spiclk      ; 20.866       ; 0.549      ; 1.269      ;
; 20.174 ; apple1_mist:guest_top|mist_io:mist_io|cmd[7]      ; apple1_mist:guest_top|mist_io:mist_io|spi_do          ; spiclk       ; spiclk      ; 20.866       ; 0.529      ; 1.228      ;
; 20.194 ; apple1_mist:guest_top|mist_io:mist_io|cmd[6]      ; apple1_mist:guest_top|mist_io:mist_io|spi_do          ; spiclk       ; spiclk      ; 20.866       ; 0.529      ; 1.208      ;
; 20.266 ; apple1_mist:guest_top|mist_io:mist_io|cmd[1]      ; apple1_mist:guest_top|mist_io:mist_io|spi_do          ; spiclk       ; spiclk      ; 20.866       ; 0.549      ; 1.156      ;
; 20.433 ; apple1_mist:guest_top|mist_io:mist_io|cmd[3]      ; apple1_mist:guest_top|mist_io:mist_io|spi_do          ; spiclk       ; spiclk      ; 20.866       ; 0.549      ; 0.989      ;
; 20.511 ; apple1_mist:guest_top|mist_io:mist_io|cmd[0]      ; apple1_mist:guest_top|mist_io:mist_io|spi_do          ; spiclk       ; spiclk      ; 20.866       ; 0.549      ; 0.911      ;
; 34.889 ; CONF_DATA0                                        ; SPI_DO                                                ; spiclk       ; spiclk      ; 41.666       ; 0.000      ; 5.777      ;
; 36.427 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~19 ; spiclk       ; spiclk      ; 41.666       ; 1.307      ; 6.053      ;
; 36.427 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~18 ; spiclk       ; spiclk      ; 41.666       ; 1.307      ; 6.053      ;
; 36.427 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~17 ; spiclk       ; spiclk      ; 41.666       ; 1.307      ; 6.053      ;
; 36.460 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~35 ; spiclk       ; spiclk      ; 41.666       ; 1.289      ; 6.002      ;
; 36.460 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~34 ; spiclk       ; spiclk      ; 41.666       ; 1.289      ; 6.002      ;
; 36.460 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~33 ; spiclk       ; spiclk      ; 41.666       ; 1.289      ; 6.002      ;
; 36.460 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~32 ; spiclk       ; spiclk      ; 41.666       ; 1.289      ; 6.002      ;
; 36.494 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~8  ; spiclk       ; spiclk      ; 41.666       ; 1.205      ; 5.884      ;
; 36.497 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~39 ; spiclk       ; spiclk      ; 41.666       ; 1.089      ; 5.765      ;
; 36.497 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~38 ; spiclk       ; spiclk      ; 41.666       ; 1.089      ; 5.765      ;
; 36.497 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~37 ; spiclk       ; spiclk      ; 41.666       ; 1.089      ; 5.765      ;
; 36.497 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~36 ; spiclk       ; spiclk      ; 41.666       ; 1.089      ; 5.765      ;
; 36.516 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~15 ; spiclk       ; spiclk      ; 41.666       ; 1.159      ; 5.816      ;
; 36.516 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~14 ; spiclk       ; spiclk      ; 41.666       ; 1.159      ; 5.816      ;
; 36.516 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~13 ; spiclk       ; spiclk      ; 41.666       ; 1.159      ; 5.816      ;
; 36.516 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~12 ; spiclk       ; spiclk      ; 41.666       ; 1.159      ; 5.816      ;
; 36.530 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~47 ; spiclk       ; spiclk      ; 41.666       ; 1.102      ; 5.745      ;
; 36.530 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~46 ; spiclk       ; spiclk      ; 41.666       ; 1.102      ; 5.745      ;
; 36.530 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~45 ; spiclk       ; spiclk      ; 41.666       ; 1.102      ; 5.745      ;
; 36.530 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~44 ; spiclk       ; spiclk      ; 41.666       ; 1.102      ; 5.745      ;
; 36.544 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~7  ; spiclk       ; spiclk      ; 41.666       ; 1.199      ; 5.828      ;
; 36.544 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~6  ; spiclk       ; spiclk      ; 41.666       ; 1.199      ; 5.828      ;
; 36.544 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~5  ; spiclk       ; spiclk      ; 41.666       ; 1.199      ; 5.828      ;
; 36.544 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~4  ; spiclk       ; spiclk      ; 41.666       ; 1.199      ; 5.828      ;
; 36.553 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~3  ; spiclk       ; spiclk      ; 41.666       ; 1.292      ; 5.912      ;
; 36.553 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~2  ; spiclk       ; spiclk      ; 41.666       ; 1.292      ; 5.912      ;
; 36.553 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~1  ; spiclk       ; spiclk      ; 41.666       ; 1.292      ; 5.912      ;
; 36.589 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~23 ; spiclk       ; spiclk      ; 41.666       ; 1.213      ; 5.797      ;
; 36.589 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~22 ; spiclk       ; spiclk      ; 41.666       ; 1.213      ; 5.797      ;
; 36.589 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~21 ; spiclk       ; spiclk      ; 41.666       ; 1.213      ; 5.797      ;
; 36.589 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~20 ; spiclk       ; spiclk      ; 41.666       ; 1.213      ; 5.797      ;
; 36.670 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~16 ; spiclk       ; spiclk      ; 41.666       ; 1.382      ; 5.885      ;
; 36.720 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~24 ; spiclk       ; spiclk      ; 41.666       ; 1.222      ; 5.675      ;
; 36.731 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~11 ; spiclk       ; spiclk      ; 41.666       ; 1.354      ; 5.796      ;
; 36.731 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~10 ; spiclk       ; spiclk      ; 41.666       ; 1.354      ; 5.796      ;
; 36.731 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~9  ; spiclk       ; spiclk      ; 41.666       ; 1.354      ; 5.796      ;
; 36.736 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~43 ; spiclk       ; spiclk      ; 41.666       ; 1.302      ; 5.739      ;
; 36.736 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~42 ; spiclk       ; spiclk      ; 41.666       ; 1.302      ; 5.739      ;
; 36.736 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~41 ; spiclk       ; spiclk      ; 41.666       ; 1.302      ; 5.739      ;
; 36.736 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~40 ; spiclk       ; spiclk      ; 41.666       ; 1.302      ; 5.739      ;
; 36.739 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~55 ; spiclk       ; spiclk      ; 41.666       ; 1.317      ; 5.751      ;
; 36.739 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~54 ; spiclk       ; spiclk      ; 41.666       ; 1.317      ; 5.751      ;
; 36.739 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~53 ; spiclk       ; spiclk      ; 41.666       ; 1.317      ; 5.751      ;
; 36.739 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~52 ; spiclk       ; spiclk      ; 41.666       ; 1.317      ; 5.751      ;
; 36.739 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~51 ; spiclk       ; spiclk      ; 41.666       ; 1.317      ; 5.751      ;
; 36.739 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~50 ; spiclk       ; spiclk      ; 41.666       ; 1.317      ; 5.751      ;
; 36.739 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~49 ; spiclk       ; spiclk      ; 41.666       ; 1.317      ; 5.751      ;
; 36.739 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~48 ; spiclk       ; spiclk      ; 41.666       ; 1.317      ; 5.751      ;
; 36.743 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~0  ; spiclk       ; spiclk      ; 41.666       ; 1.364      ; 5.794      ;
; 36.792 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~31 ; spiclk       ; spiclk      ; 41.666       ; 1.208      ; 5.589      ;
; 36.792 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~30 ; spiclk       ; spiclk      ; 41.666       ; 1.208      ; 5.589      ;
; 36.792 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~29 ; spiclk       ; spiclk      ; 41.666       ; 1.208      ; 5.589      ;
; 36.792 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~28 ; spiclk       ; spiclk      ; 41.666       ; 1.208      ; 5.589      ;
; 36.948 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~63 ; spiclk       ; spiclk      ; 41.666       ; 1.333      ; 5.558      ;
; 36.948 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~62 ; spiclk       ; spiclk      ; 41.666       ; 1.333      ; 5.558      ;
; 36.948 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~61 ; spiclk       ; spiclk      ; 41.666       ; 1.333      ; 5.558      ;
; 36.948 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~60 ; spiclk       ; spiclk      ; 41.666       ; 1.333      ; 5.558      ;
; 36.948 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~59 ; spiclk       ; spiclk      ; 41.666       ; 1.333      ; 5.558      ;
; 36.948 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~58 ; spiclk       ; spiclk      ; 41.666       ; 1.333      ; 5.558      ;
; 36.948 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~57 ; spiclk       ; spiclk      ; 41.666       ; 1.333      ; 5.558      ;
; 36.948 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~56 ; spiclk       ; spiclk      ; 41.666       ; 1.333      ; 5.558      ;
; 36.952 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~27 ; spiclk       ; spiclk      ; 41.666       ; 1.307      ; 5.528      ;
; 36.952 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~26 ; spiclk       ; spiclk      ; 41.666       ; 1.307      ; 5.528      ;
; 36.952 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~25 ; spiclk       ; spiclk      ; 41.666       ; 1.307      ; 5.528      ;
; 37.167 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|but_sw[1]       ; spiclk       ; spiclk      ; 41.666       ; 1.268      ; 5.274      ;
; 37.238 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_wptr[1] ; spiclk       ; spiclk      ; 41.666       ; 1.084      ; 5.019      ;
; 37.240 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_wptr[0] ; spiclk       ; spiclk      ; 41.666       ; 1.084      ; 5.017      ;
; 37.242 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_wptr[2] ; spiclk       ; spiclk      ; 41.666       ; 1.084      ; 5.015      ;
; 37.258 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|but_sw[4]       ; spiclk       ; spiclk      ; 41.666       ; 1.257      ; 5.172      ;
; 37.497 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|cmd[6]          ; spiclk       ; spiclk      ; 41.666       ; 1.243      ; 4.919      ;
; 37.497 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|cmd[7]          ; spiclk       ; spiclk      ; 41.666       ; 1.243      ; 4.919      ;
; 37.497 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|cmd[5]          ; spiclk       ; spiclk      ; 41.666       ; 1.243      ; 4.919      ;
; 37.497 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|cmd[2]          ; spiclk       ; spiclk      ; 41.666       ; 1.243      ; 4.919      ;
; 37.541 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|status[6]       ; spiclk       ; spiclk      ; 41.666       ; 1.252      ; 4.884      ;
; 37.558 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|status[3]       ; spiclk       ; spiclk      ; 41.666       ; 1.257      ; 4.872      ;
; 37.558 ; CONF_DATA0                                        ; apple1_mist:guest_top|mist_io:mist_io|status[4]       ; spiclk       ; spiclk      ; 41.666       ; 1.257      ; 4.872      ;
+--------+---------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'spiclk'                                                                                                                                                                                                                                                               ;
+-------+------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.064 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[7]    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_g3e1:auto_generated|ram_block1a4~porta_address_reg0 ; spiclk       ; spiclk      ; 0.000        ; 0.301      ; 0.469      ;
; 0.069 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[3]    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_g3e1:auto_generated|ram_block1a4~porta_address_reg0 ; spiclk       ; spiclk      ; 0.000        ; 0.301      ; 0.474      ;
; 0.072 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[5]    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_g3e1:auto_generated|ram_block1a4~porta_address_reg0 ; spiclk       ; spiclk      ; 0.000        ; 0.301      ; 0.477      ;
; 0.072 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[6]    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_g3e1:auto_generated|ram_block1a4~porta_address_reg0 ; spiclk       ; spiclk      ; 0.000        ; 0.301      ; 0.477      ;
; 0.082 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|sbuf[2]    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_g3e1:auto_generated|ram_block1a0~porta_datain_reg0  ; spiclk       ; spiclk      ; 0.000        ; 0.439      ; 0.625      ;
; 0.083 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[8]    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_g3e1:auto_generated|ram_block1a4~porta_address_reg0 ; spiclk       ; spiclk      ; 0.000        ; 0.301      ; 0.488      ;
; 0.083 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|sbuf[1]    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_g3e1:auto_generated|ram_block1a0~porta_datain_reg0  ; spiclk       ; spiclk      ; 0.000        ; 0.439      ; 0.626      ;
; 0.084 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[10]   ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_g3e1:auto_generated|ram_block1a4~porta_address_reg0 ; spiclk       ; spiclk      ; 0.000        ; 0.301      ; 0.489      ;
; 0.104 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|sbuf[0]    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_g3e1:auto_generated|ram_block1a0~porta_datain_reg0  ; spiclk       ; spiclk      ; 0.000        ; 0.439      ; 0.647      ;
; 0.155 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|sbuf[5]    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_g3e1:auto_generated|ram_block1a4~porta_datain_reg0  ; spiclk       ; spiclk      ; 0.000        ; 0.366      ; 0.625      ;
; 0.155 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|sbuf[6]    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_g3e1:auto_generated|ram_block1a4~porta_datain_reg0  ; spiclk       ; spiclk      ; 0.000        ; 0.366      ; 0.625      ;
; 0.157 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|sbuf[3]    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_g3e1:auto_generated|ram_block1a4~porta_datain_reg0  ; spiclk       ; spiclk      ; 0.000        ; 0.366      ; 0.627      ;
; 0.167 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[10]   ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_g3e1:auto_generated|ram_block1a0~porta_address_reg0 ; spiclk       ; spiclk      ; 0.000        ; 0.374      ; 0.645      ;
; 0.169 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|sbuf[4]    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_g3e1:auto_generated|ram_block1a4~porta_datain_reg0  ; spiclk       ; spiclk      ; 0.000        ; 0.366      ; 0.639      ;
; 0.170 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[6]    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_g3e1:auto_generated|ram_block1a0~porta_address_reg0 ; spiclk       ; spiclk      ; 0.000        ; 0.374      ; 0.648      ;
; 0.201 ; apple1_mist:guest_top|mist_io:mist_io|bit_cnt[1]                 ; apple1_mist:guest_top|mist_io:mist_io|bit_cnt[1]                                                                                                 ; spiclk       ; spiclk      ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; apple1_mist:guest_top|mist_io:mist_io|bit_cnt[2]                 ; apple1_mist:guest_top|mist_io:mist_io|bit_cnt[2]                                                                                                 ; spiclk       ; spiclk      ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[0]                ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[0]                                                                                                ; spiclk       ; spiclk      ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; apple1_mist:guest_top|mist_io:mist_io|status[0]                  ; apple1_mist:guest_top|mist_io:mist_io|status[0]                                                                                                  ; spiclk       ; spiclk      ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_wptr[0]            ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_wptr[0]                                                                                            ; spiclk       ; spiclk      ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_wptr[1]            ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_wptr[1]                                                                                            ; spiclk       ; spiclk      ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_wptr[2]            ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_wptr[2]                                                                                            ; spiclk       ; spiclk      ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|osd_enable ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|osd_enable                                                                                 ; spiclk       ; spiclk      ; 0.000        ; 0.022      ; 0.307      ;
; 0.208 ; apple1_mist:guest_top|mist_io:mist_io|bit_cnt[0]                 ; apple1_mist:guest_top|mist_io:mist_io|bit_cnt[0]                                                                                                 ; spiclk       ; spiclk      ; 0.000        ; 0.022      ; 0.314      ;
; 0.214 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|sbuf[1]    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|sbuf[2]                                                                                    ; spiclk       ; spiclk      ; 0.000        ; 0.026      ; 0.324      ;
; 0.214 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|sbuf[0]    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|sbuf[1]                                                                                    ; spiclk       ; spiclk      ; 0.000        ; 0.026      ; 0.324      ;
; 0.215 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|cnt[4]     ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|cnt[4]                                                                                     ; spiclk       ; spiclk      ; 0.000        ; 0.022      ; 0.321      ;
; 0.216 ; apple1_mist:guest_top|mist_io:mist_io|sbuf[2]                    ; apple1_mist:guest_top|mist_io:mist_io|sbuf[3]                                                                                                    ; spiclk       ; spiclk      ; 0.000        ; 0.025      ; 0.325      ;
; 0.216 ; apple1_mist:guest_top|mist_io:mist_io|sbuf[0]                    ; apple1_mist:guest_top|mist_io:mist_io|sbuf[1]                                                                                                    ; spiclk       ; spiclk      ; 0.000        ; 0.025      ; 0.325      ;
; 0.217 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[2]    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_g3e1:auto_generated|ram_block1a4~porta_address_reg0 ; spiclk       ; spiclk      ; 0.000        ; 0.301      ; 0.622      ;
; 0.219 ; apple1_mist:guest_top|mist_io:mist_io|sbuf[5]                    ; apple1_mist:guest_top|mist_io:mist_io|sbuf[6]                                                                                                    ; spiclk       ; spiclk      ; 0.000        ; 0.025      ; 0.328      ;
; 0.221 ; apple1_mist:guest_top|mist_io:mist_io|sbuf[3]                    ; apple1_mist:guest_top|mist_io:mist_io|sbuf[4]                                                                                                    ; spiclk       ; spiclk      ; 0.000        ; 0.025      ; 0.330      ;
; 0.222 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|sbuf[3]    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|sbuf[4]                                                                                    ; spiclk       ; spiclk      ; 0.000        ; 0.026      ; 0.332      ;
; 0.227 ; apple1_mist:guest_top|mist_io:mist_io|sbuf[6]                    ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~15                                                                                            ; spiclk       ; spiclk      ; 0.000        ; 0.014      ; 0.325      ;
; 0.228 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[0]    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_g3e1:auto_generated|ram_block1a4~porta_address_reg0 ; spiclk       ; spiclk      ; 0.000        ; 0.301      ; 0.633      ;
; 0.229 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[4]    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_g3e1:auto_generated|ram_block1a0~porta_address_reg0 ; spiclk       ; spiclk      ; 0.000        ; 0.374      ; 0.707      ;
; 0.229 ; apple1_mist:guest_top|mist_io:mist_io|sbuf[4]                    ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~21                                                                                            ; spiclk       ; spiclk      ; 0.000        ; 0.097      ; 0.410      ;
; 0.230 ; apple1_mist:guest_top|mist_io:mist_io|sbuf[5]                    ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~14                                                                                            ; spiclk       ; spiclk      ; 0.000        ; 0.014      ; 0.328      ;
; 0.230 ; apple1_mist:guest_top|mist_io:mist_io|sbuf[3]                    ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~12                                                                                            ; spiclk       ; spiclk      ; 0.000        ; 0.014      ; 0.328      ;
; 0.236 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[1]    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_g3e1:auto_generated|ram_block1a4~porta_address_reg0 ; spiclk       ; spiclk      ; 0.000        ; 0.301      ; 0.641      ;
; 0.236 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|sbuf[3]    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|cmd[4]                                                                                     ; spiclk       ; spiclk      ; 0.000        ; 0.013      ; 0.333      ;
; 0.237 ; apple1_mist:guest_top|mist_io:mist_io|sbuf[2]                    ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~11                                                                                            ; spiclk       ; spiclk      ; 0.000        ; 0.226      ; 0.547      ;
; 0.238 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[9]    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_g3e1:auto_generated|ram_block1a4~porta_address_reg0 ; spiclk       ; spiclk      ; 0.000        ; 0.301      ; 0.643      ;
; 0.240 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[5]    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_g3e1:auto_generated|ram_block1a0~porta_address_reg0 ; spiclk       ; spiclk      ; 0.000        ; 0.374      ; 0.718      ;
; 0.243 ; apple1_mist:guest_top|mist_io:mist_io|sbuf[4]                    ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~5                                                                                             ; spiclk       ; spiclk      ; 0.000        ; 0.082      ; 0.409      ;
; 0.251 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[9]    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_g3e1:auto_generated|ram_block1a0~porta_address_reg0 ; spiclk       ; spiclk      ; 0.000        ; 0.374      ; 0.729      ;
; 0.261 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[3]    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_g3e1:auto_generated|ram_block1a0~porta_address_reg0 ; spiclk       ; spiclk      ; 0.000        ; 0.374      ; 0.739      ;
; 0.263 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[8]    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_g3e1:auto_generated|ram_block1a0~porta_address_reg0 ; spiclk       ; spiclk      ; 0.000        ; 0.374      ; 0.741      ;
; 0.273 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[0]    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_g3e1:auto_generated|ram_block1a0~porta_address_reg0 ; spiclk       ; spiclk      ; 0.000        ; 0.374      ; 0.751      ;
; 0.274 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[7]    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_g3e1:auto_generated|ram_block1a0~porta_address_reg0 ; spiclk       ; spiclk      ; 0.000        ; 0.374      ; 0.752      ;
; 0.283 ; apple1_mist:guest_top|mist_io:mist_io|sbuf[2]                    ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~27                                                                                            ; spiclk       ; spiclk      ; 0.000        ; 0.179      ; 0.546      ;
; 0.292 ; apple1_mist:guest_top|mist_io:mist_io|sbuf[1]                    ; apple1_mist:guest_top|mist_io:mist_io|sbuf[2]                                                                                                    ; spiclk       ; spiclk      ; 0.000        ; 0.025      ; 0.401      ;
; 0.294 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[2]    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_g3e1:auto_generated|ram_block1a0~porta_address_reg0 ; spiclk       ; spiclk      ; 0.000        ; 0.374      ; 0.772      ;
; 0.294 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|sbuf[5]    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|sbuf[6]                                                                                    ; spiclk       ; spiclk      ; 0.000        ; 0.026      ; 0.404      ;
; 0.294 ; apple1_mist:guest_top|mist_io:mist_io|sbuf[4]                    ; apple1_mist:guest_top|mist_io:mist_io|sbuf[5]                                                                                                    ; spiclk       ; spiclk      ; 0.000        ; 0.025      ; 0.403      ;
; 0.297 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|sbuf[2]    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|sbuf[3]                                                                                    ; spiclk       ; spiclk      ; 0.000        ; 0.026      ; 0.407      ;
; 0.299 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|sbuf[4]    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|sbuf[5]                                                                                    ; spiclk       ; spiclk      ; 0.000        ; 0.026      ; 0.409      ;
; 0.304 ; apple1_mist:guest_top|mist_io:mist_io|sbuf[3]                    ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~20                                                                                            ; spiclk       ; spiclk      ; 0.000        ; 0.097      ; 0.485      ;
; 0.308 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|sbuf[6]    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|cmd[7]                                                                                     ; spiclk       ; spiclk      ; 0.000        ; 0.013      ; 0.405      ;
; 0.308 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|sbuf[5]    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|cmd[6]                                                                                     ; spiclk       ; spiclk      ; 0.000        ; 0.013      ; 0.405      ;
; 0.309 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|sbuf[2]    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|cmd[3]                                                                                     ; spiclk       ; spiclk      ; 0.000        ; 0.013      ; 0.406      ;
; 0.309 ; apple1_mist:guest_top|mist_io:mist_io|sbuf[4]                    ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~13                                                                                            ; spiclk       ; spiclk      ; 0.000        ; 0.014      ; 0.407      ;
; 0.313 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|sbuf[4]    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|cmd[5]                                                                                     ; spiclk       ; spiclk      ; 0.000        ; 0.013      ; 0.410      ;
; 0.319 ; apple1_mist:guest_top|mist_io:mist_io|sbuf[3]                    ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~4                                                                                             ; spiclk       ; spiclk      ; 0.000        ; 0.082      ; 0.485      ;
; 0.320 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|cnt[1]     ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|cnt[1]                                                                                     ; spiclk       ; spiclk      ; 0.000        ; 0.022      ; 0.426      ;
; 0.323 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[1]    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[1]                                                                                    ; spiclk       ; spiclk      ; 0.000        ; 0.022      ; 0.429      ;
; 0.323 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[3]    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[3]                                                                                    ; spiclk       ; spiclk      ; 0.000        ; 0.022      ; 0.429      ;
; 0.323 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[5]    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[5]                                                                                    ; spiclk       ; spiclk      ; 0.000        ; 0.022      ; 0.429      ;
; 0.323 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[7]    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[7]                                                                                    ; spiclk       ; spiclk      ; 0.000        ; 0.022      ; 0.429      ;
; 0.324 ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[9]                ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[9]                                                                                                ; spiclk       ; spiclk      ; 0.000        ; 0.022      ; 0.430      ;
; 0.324 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|cnt[2]     ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|cnt[2]                                                                                     ; spiclk       ; spiclk      ; 0.000        ; 0.022      ; 0.430      ;
; 0.324 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[2]    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[2]                                                                                    ; spiclk       ; spiclk      ; 0.000        ; 0.022      ; 0.430      ;
; 0.324 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[4]    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[4]                                                                                    ; spiclk       ; spiclk      ; 0.000        ; 0.022      ; 0.430      ;
; 0.324 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[6]    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[6]                                                                                    ; spiclk       ; spiclk      ; 0.000        ; 0.022      ; 0.430      ;
; 0.324 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[10]   ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[10]                                                                                   ; spiclk       ; spiclk      ; 0.000        ; 0.022      ; 0.430      ;
; 0.324 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[9]    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[9]                                                                                    ; spiclk       ; spiclk      ; 0.000        ; 0.022      ; 0.430      ;
; 0.325 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[8]    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[8]                                                                                    ; spiclk       ; spiclk      ; 0.000        ; 0.022      ; 0.431      ;
; 0.328 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|cnt[3]     ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|cnt[3]                                                                                     ; spiclk       ; spiclk      ; 0.000        ; 0.022      ; 0.434      ;
; 0.329 ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[0]                ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[1]                                                                                                ; spiclk       ; spiclk      ; 0.000        ; 0.042      ; 0.455      ;
; 0.332 ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[3]                ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[3]                                                                                                ; spiclk       ; spiclk      ; 0.000        ; 0.022      ; 0.438      ;
; 0.332 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|cnt[0]     ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|cnt[0]                                                                                     ; spiclk       ; spiclk      ; 0.000        ; 0.022      ; 0.438      ;
; 0.334 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[0]    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[0]                                                                                    ; spiclk       ; spiclk      ; 0.000        ; 0.022      ; 0.440      ;
; 0.334 ; apple1_mist:guest_top|mist_io:mist_io|sbuf[5]                    ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~22                                                                                            ; spiclk       ; spiclk      ; 0.000        ; 0.097      ; 0.515      ;
; 0.335 ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[8]                ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[8]                                                                                                ; spiclk       ; spiclk      ; 0.000        ; 0.022      ; 0.441      ;
; 0.336 ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[7]                ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[7]                                                                                                ; spiclk       ; spiclk      ; 0.000        ; 0.022      ; 0.442      ;
; 0.338 ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[2]                ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[2]                                                                                                ; spiclk       ; spiclk      ; 0.000        ; 0.022      ; 0.444      ;
; 0.338 ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[4]                ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[4]                                                                                                ; spiclk       ; spiclk      ; 0.000        ; 0.022      ; 0.444      ;
; 0.338 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_wptr[0]            ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_wptr[1]                                                                                            ; spiclk       ; spiclk      ; 0.000        ; 0.023      ; 0.445      ;
; 0.343 ; apple1_mist:guest_top|mist_io:mist_io|sbuf[5]                    ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~30                                                                                            ; spiclk       ; spiclk      ; 0.000        ; 0.075      ; 0.502      ;
; 0.344 ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[5]                ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[5]                                                                                                ; spiclk       ; spiclk      ; 0.000        ; 0.022      ; 0.450      ;
; 0.344 ; apple1_mist:guest_top|mist_io:mist_io|sbuf[6]                    ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~31                                                                                            ; spiclk       ; spiclk      ; 0.000        ; 0.075      ; 0.503      ;
; 0.349 ; apple1_mist:guest_top|mist_io:mist_io|sbuf[5]                    ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~6                                                                                             ; spiclk       ; spiclk      ; 0.000        ; 0.082      ; 0.515      ;
; 0.353 ; apple1_mist:guest_top|mist_io:mist_io|sbuf[1]                    ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~42                                                                                            ; spiclk       ; spiclk      ; 0.000        ; 0.190      ; 0.627      ;
; 0.356 ; apple1_mist:guest_top|mist_io:mist_io|sbuf[2]                    ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~59                                                                                            ; spiclk       ; spiclk      ; 0.000        ; 0.206      ; 0.646      ;
; 0.368 ; apple1_mist:guest_top|mist_io:mist_io|sbuf[1]                    ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~34                                                                                            ; spiclk       ; spiclk      ; 0.000        ; 0.176      ; 0.628      ;
; 0.376 ; apple1_mist:guest_top|mist_io:mist_io|sbuf[4]                    ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~29                                                                                            ; spiclk       ; spiclk      ; 0.000        ; 0.075      ; 0.535      ;
; 0.377 ; apple1_mist:guest_top|mist_io:mist_io|sbuf[5]                    ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~62                                                                                            ; spiclk       ; spiclk      ; 0.000        ; 0.206      ; 0.667      ;
; 0.379 ; apple1_mist:guest_top|mist_io:mist_io|sbuf[2]                    ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~51                                                                                            ; spiclk       ; spiclk      ; 0.000        ; 0.184      ; 0.647      ;
; 0.380 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[4]    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|altsyncram:osd_buffer_rtl_0|altsyncram_g3e1:auto_generated|ram_block1a4~porta_address_reg0 ; spiclk       ; spiclk      ; 0.000        ; 0.301      ; 0.785      ;
; 0.389 ; apple1_mist:guest_top|mist_io:mist_io|sbuf[6]                    ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~23                                                                                            ; spiclk       ; spiclk      ; 0.000        ; 0.097      ; 0.570      ;
+-------+------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'guest_top|pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                ;
+-------+------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                ; To Node                                                                                                                                                           ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.124 ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|ab[5]                          ; apple1_mist:guest_top|apple1:apple1|ram:ram|altsyncram:ram_data_rtl_0|altsyncram_49e1:auto_generated|ram_block1a5~porta_address_reg0                              ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.244      ; 0.472      ;
; 0.128 ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|IRHOLD[1]        ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|altsyncram:WideOr118_rtl_0|altsyncram_in21:auto_generated|ram_block1a0~porta_address_reg0 ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.242      ; 0.474      ;
; 0.129 ; apple1_mist:guest_top|apple1:apple1|vga:vga|vram_w_addr[4]                               ; apple1_mist:guest_top|apple1:apple1|vga:vga|vram:vram|altsyncram:ram_data_rtl_0|altsyncram_b3n1:auto_generated|ram_block1a1~porta_address_reg0                    ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.237      ; 0.470      ;
; 0.130 ; apple1_mist:guest_top|apple1:apple1|vga:vga|vram_w_addr[10]                              ; apple1_mist:guest_top|apple1:apple1|vga:vga|vram:vram|altsyncram:ram_data_rtl_0|altsyncram_b3n1:auto_generated|ram_block1a1~porta_address_reg0                    ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.241      ; 0.475      ;
; 0.130 ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|ab[5]                          ; apple1_mist:guest_top|apple1:apple1|rom_wozmon:rom_wozmon|altsyncram:rom_data_rtl_0|altsyncram_t391:auto_generated|ram_block1a0~porta_address_reg0                ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.247      ; 0.481      ;
; 0.132 ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|ab[2]                          ; apple1_mist:guest_top|apple1:apple1|ram:ram|altsyncram:ram_data_rtl_0|altsyncram_49e1:auto_generated|ram_block1a5~porta_address_reg0                              ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.241      ; 0.477      ;
; 0.132 ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|ab[6]                          ; apple1_mist:guest_top|apple1:apple1|ram:ram|altsyncram:ram_data_rtl_0|altsyncram_49e1:auto_generated|ram_block1a5~porta_address_reg0                              ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.244      ; 0.480      ;
; 0.133 ; apple1_mist:guest_top|apple1:apple1|vga:vga|vram_w_addr[9]                               ; apple1_mist:guest_top|apple1:apple1|vga:vga|vram:vram|altsyncram:ram_data_rtl_0|altsyncram_b3n1:auto_generated|ram_block1a0~porta_address_reg0                    ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.236      ; 0.473      ;
; 0.135 ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|ab[3]                          ; apple1_mist:guest_top|apple1:apple1|rom_wozmon:rom_wozmon|altsyncram:rom_data_rtl_0|altsyncram_t391:auto_generated|ram_block1a0~porta_address_reg0                ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.247      ; 0.486      ;
; 0.138 ; apple1_mist:guest_top|apple1:apple1|vga:vga|vram_w_addr[6]                               ; apple1_mist:guest_top|apple1:apple1|vga:vga|vram:vram|altsyncram:ram_data_rtl_0|altsyncram_b3n1:auto_generated|ram_block1a0~porta_address_reg0                    ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.236      ; 0.478      ;
; 0.140 ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|ab[4]                          ; apple1_mist:guest_top|apple1:apple1|rom_basic:rom_basic|altsyncram:rom_data_rtl_0|altsyncram_uv81:auto_generated|ram_block1a3~porta_address_reg0                  ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.238      ; 0.482      ;
; 0.141 ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|ab[11]                         ; apple1_mist:guest_top|apple1:apple1|rom_basic:rom_basic|altsyncram:rom_data_rtl_0|altsyncram_uv81:auto_generated|ram_block1a3~porta_address_reg0                  ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.242      ; 0.487      ;
; 0.142 ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|ab[1]                          ; apple1_mist:guest_top|apple1:apple1|ram:ram|altsyncram:ram_data_rtl_0|altsyncram_49e1:auto_generated|ram_block1a5~porta_address_reg0                              ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.241      ; 0.487      ;
; 0.142 ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|ab[9]                          ; apple1_mist:guest_top|apple1:apple1|ram:ram|altsyncram:ram_data_rtl_0|altsyncram_49e1:auto_generated|ram_block1a1~porta_address_reg0                              ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.246      ; 0.492      ;
; 0.142 ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|ab[9]                          ; apple1_mist:guest_top|apple1:apple1|ram:ram|altsyncram:ram_data_rtl_0|altsyncram_49e1:auto_generated|ram_block1a2~porta_address_reg0                              ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.239      ; 0.485      ;
; 0.143 ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|ab[5]                          ; apple1_mist:guest_top|apple1:apple1|rom_basic:rom_basic|altsyncram:rom_data_rtl_0|altsyncram_uv81:auto_generated|ram_block1a3~porta_address_reg0                  ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.238      ; 0.485      ;
; 0.144 ; apple1_mist:guest_top|apple1:apple1|vga:vga|vram_w_addr[7]                               ; apple1_mist:guest_top|apple1:apple1|vga:vga|vram:vram|altsyncram:ram_data_rtl_0|altsyncram_b3n1:auto_generated|ram_block1a1~porta_address_reg0                    ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.241      ; 0.489      ;
; 0.145 ; apple1_mist:guest_top|apple1:apple1|vga:vga|vram_w_addr[8]                               ; apple1_mist:guest_top|apple1:apple1|vga:vga|vram:vram|altsyncram:ram_data_rtl_0|altsyncram_b3n1:auto_generated|ram_block1a1~porta_address_reg0                    ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.241      ; 0.490      ;
; 0.147 ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|ab[9]                          ; apple1_mist:guest_top|apple1:apple1|rom_basic:rom_basic|altsyncram:rom_data_rtl_0|altsyncram_uv81:auto_generated|ram_block1a3~porta_address_reg0                  ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.242      ; 0.493      ;
; 0.147 ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|ab[4]                          ; apple1_mist:guest_top|apple1:apple1|rom_wozmon:rom_wozmon|altsyncram:rom_data_rtl_0|altsyncram_t391:auto_generated|ram_block1a0~porta_address_reg0                ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.247      ; 0.498      ;
; 0.149 ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|ab[7]                          ; apple1_mist:guest_top|apple1:apple1|ram:ram|altsyncram:ram_data_rtl_0|altsyncram_49e1:auto_generated|ram_block1a5~porta_address_reg0                              ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.244      ; 0.497      ;
; 0.149 ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|ab[6]                          ; apple1_mist:guest_top|apple1:apple1|ram:ram|altsyncram:ram_data_rtl_0|altsyncram_49e1:auto_generated|ram_block1a1~porta_address_reg0                              ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.242      ; 0.495      ;
; 0.150 ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|ab[9]                          ; apple1_mist:guest_top|apple1:apple1|ram:ram|altsyncram:ram_data_rtl_0|altsyncram_49e1:auto_generated|ram_block1a5~porta_address_reg0                              ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.248      ; 0.502      ;
; 0.150 ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|ab[4]                          ; apple1_mist:guest_top|apple1:apple1|ram:ram|altsyncram:ram_data_rtl_0|altsyncram_49e1:auto_generated|ram_block1a1~porta_address_reg0                              ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.242      ; 0.496      ;
; 0.150 ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|ab[6]                          ; apple1_mist:guest_top|apple1:apple1|rom_wozmon:rom_wozmon|altsyncram:rom_data_rtl_0|altsyncram_t391:auto_generated|ram_block1a0~porta_address_reg0                ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.247      ; 0.501      ;
; 0.152 ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|ab[11]                         ; apple1_mist:guest_top|apple1:apple1|ram:ram|altsyncram:ram_data_rtl_0|altsyncram_49e1:auto_generated|ram_block1a1~porta_address_reg0                              ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.246      ; 0.502      ;
; 0.153 ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|ab[7]                          ; apple1_mist:guest_top|apple1:apple1|ram:ram|altsyncram:ram_data_rtl_0|altsyncram_49e1:auto_generated|ram_block1a1~porta_address_reg0                              ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.242      ; 0.499      ;
; 0.154 ; apple1_mist:guest_top|apple1:apple1|vga:vga|vram_w_addr[7]                               ; apple1_mist:guest_top|apple1:apple1|vga:vga|vram:vram|altsyncram:ram_data_rtl_0|altsyncram_b3n1:auto_generated|ram_block1a0~porta_address_reg0                    ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.236      ; 0.494      ;
; 0.154 ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|ab[11]                         ; apple1_mist:guest_top|apple1:apple1|ram:ram|altsyncram:ram_data_rtl_0|altsyncram_49e1:auto_generated|ram_block1a2~porta_address_reg0                              ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.239      ; 0.497      ;
; 0.155 ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|ab[7]                          ; apple1_mist:guest_top|apple1:apple1|rom_basic:rom_basic|altsyncram:rom_data_rtl_0|altsyncram_uv81:auto_generated|ram_block1a3~porta_address_reg0                  ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.238      ; 0.497      ;
; 0.156 ; apple1_mist:guest_top|apple1:apple1|vga:vga|vram_w_addr[4]                               ; apple1_mist:guest_top|apple1:apple1|vga:vga|vram:vram|altsyncram:ram_data_rtl_0|altsyncram_b3n1:auto_generated|ram_block1a0~porta_address_reg0                    ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.232      ; 0.492      ;
; 0.158 ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|ab[8]                          ; apple1_mist:guest_top|apple1:apple1|ram:ram|altsyncram:ram_data_rtl_0|altsyncram_49e1:auto_generated|ram_block1a1~porta_address_reg0                              ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.236      ; 0.498      ;
; 0.160 ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|ab[8]                          ; apple1_mist:guest_top|apple1:apple1|ram:ram|altsyncram:ram_data_rtl_0|altsyncram_49e1:auto_generated|ram_block1a5~porta_address_reg0                              ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.238      ; 0.502      ;
; 0.161 ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|ab[0]                          ; apple1_mist:guest_top|apple1:apple1|ram:ram|altsyncram:ram_data_rtl_0|altsyncram_49e1:auto_generated|ram_block1a1~porta_address_reg0                              ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.242      ; 0.507      ;
; 0.162 ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|ab[11]                         ; apple1_mist:guest_top|apple1:apple1|ram:ram|altsyncram:ram_data_rtl_0|altsyncram_49e1:auto_generated|ram_block1a0~porta_address_reg0                              ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.230      ; 0.496      ;
; 0.163 ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|ab[8]                          ; apple1_mist:guest_top|apple1:apple1|rom_basic:rom_basic|altsyncram:rom_data_rtl_0|altsyncram_uv81:auto_generated|ram_block1a3~porta_address_reg0                  ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.232      ; 0.499      ;
; 0.166 ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|ab[7]                          ; apple1_mist:guest_top|apple1:apple1|rom_wozmon:rom_wozmon|altsyncram:rom_data_rtl_0|altsyncram_t391:auto_generated|ram_block1a0~porta_address_reg0                ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.247      ; 0.517      ;
; 0.168 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_wptr[1]                                    ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_state[1]                                                                                                         ; spiclk                                                    ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.333      ; 2.685      ;
; 0.168 ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|ab[11]                         ; apple1_mist:guest_top|apple1:apple1|rom_basic:rom_basic|altsyncram:rom_data_rtl_0|altsyncram_uv81:auto_generated|ram_block1a1~porta_address_reg0                  ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 0.498      ;
; 0.170 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_wptr[1]                                    ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_state[2]                                                                                                         ; spiclk                                                    ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.334      ; 2.688      ;
; 0.170 ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|ab[5]                          ; apple1_mist:guest_top|apple1:apple1|ram:ram|altsyncram:ram_data_rtl_0|altsyncram_49e1:auto_generated|ram_block1a2~porta_address_reg0                              ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.235      ; 0.509      ;
; 0.171 ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|ab[4]                          ; apple1_mist:guest_top|apple1:apple1|rom_basic:rom_basic|altsyncram:rom_data_rtl_0|altsyncram_uv81:auto_generated|ram_block1a1~porta_address_reg0                  ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 0.497      ;
; 0.172 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_wptr[1]                                    ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_state[3]                                                                                                         ; spiclk                                                    ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.334      ; 2.690      ;
; 0.173 ; apple1_mist:guest_top|mist_io:mist_io|clk_ps2                                            ; apple1_mist:guest_top|mist_io:mist_io|clk_ps2                                                                                                                     ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 0.307      ;
; 0.173 ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|pixsz[0]                           ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|pixsz[0]                                                                                                    ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 0.307      ;
; 0.174 ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|ab[6]                          ; apple1_mist:guest_top|apple1:apple1|ram:ram|altsyncram:ram_data_rtl_0|altsyncram_49e1:auto_generated|ram_block1a0~porta_address_reg0                              ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 0.504      ;
; 0.174 ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|ab[9]                          ; apple1_mist:guest_top|apple1:apple1|ram:ram|altsyncram:ram_data_rtl_0|altsyncram_49e1:auto_generated|ram_block1a0~porta_address_reg0                              ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.230      ; 0.508      ;
; 0.174 ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_transmitter:my_tx|TxD_state[0]    ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_transmitter:my_tx|TxD_state[0]                                                                             ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_transmitter:my_tx|TxD_state[3]    ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_transmitter:my_tx|TxD_state[3]                                                                             ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_transmitter:my_tx|TxD_state[1]    ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_transmitter:my_tx|TxD_state[1]                                                                             ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_data                                       ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_data                                                                                                                ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_parity                                     ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_parity                                                                                                              ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[7]                                 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[7]                                                                                                          ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_state[1]                                ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_state[1]                                                                                                         ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_rptr[1]                                    ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_rptr[1]                                                                                                             ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_rptr[2]                                    ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_rptr[2]                                                                                                             ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_rptr[0]                                    ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_rptr[0]                                                                                                             ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|RxD_state[1]       ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|RxD_state[1]                                                                                ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|OversamplingCnt[1] ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|OversamplingCnt[1]                                                                          ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|RxD_bit            ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|RxD_bit                                                                                     ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|Filter_cnt[0]      ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|Filter_cnt[0]                                                                               ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.307      ;
; 0.174 ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|Filter_cnt[1]      ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|Filter_cnt[1]                                                                               ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.307      ;
; 0.175 ; apple1_mist:guest_top|apple1:apple1|vga:vga|blink                                        ; apple1_mist:guest_top|apple1:apple1|vga:vga|blink                                                                                                                 ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; apple1_mist:guest_top|apple1:apple1|vga:vga|vram_din[0]                                  ; apple1_mist:guest_top|apple1:apple1|vga:vga|vram_din[0]                                                                                                           ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|state.DECODE     ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|state.DECODE                                                                              ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|IRHOLD_valid     ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|IRHOLD_valid                                                                              ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|res              ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|res                                                                                       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|D                ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|D                                                                                         ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; apple1_mist:guest_top|apple1:apple1|ps2keyboard:keyboard|ascii_rdy                       ; apple1_mist:guest_top|apple1:apple1|ps2keyboard:keyboard|ascii_rdy                                                                                                ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|uart_tx_init                            ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|uart_tx_init                                                                                                     ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; apple1_mist:guest_top|apple1:apple1|ps2keyboard:keyboard|shift                           ; apple1_mist:guest_top|apple1:apple1|ps2keyboard:keyboard|shift                                                                                                    ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; apple1_mist:guest_top|apple1:apple1|ps2keyboard:keyboard|next_state.S_KEYF0              ; apple1_mist:guest_top|apple1:apple1|ps2keyboard:keyboard|next_state.S_KEYF0                                                                                       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; apple1_mist:guest_top|apple1:apple1|ps2keyboard:keyboard|next_state.S_KEYNORMAL          ; apple1_mist:guest_top|apple1:apple1|ps2keyboard:keyboard|next_state.S_KEYNORMAL                                                                                   ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; apple1_mist:guest_top|apple1:apple1|ps2keyboard:keyboard|next_state.S_KEYE0              ; apple1_mist:guest_top|apple1:apple1|ps2keyboard:keyboard|next_state.S_KEYE0                                                                                       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; apple1_mist:guest_top|apple1:apple1|ps2keyboard:keyboard|rxcnt[1]                        ; apple1_mist:guest_top|apple1:apple1|ps2keyboard:keyboard|rxcnt[1]                                                                                                 ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; apple1_mist:guest_top|apple1:apple1|ps2keyboard:keyboard|rxcnt[2]                        ; apple1_mist:guest_top|apple1:apple1|ps2keyboard:keyboard|rxcnt[2]                                                                                                 ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; apple1_mist:guest_top|apple1:apple1|ps2keyboard:keyboard|rxcnt[3]                        ; apple1_mist:guest_top|apple1:apple1|ps2keyboard:keyboard|rxcnt[3]                                                                                                 ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_state[3]                                ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_state[3]                                                                                                         ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_state[2]                                ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_state[2]                                                                                                         ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|uart_rx_status                          ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|uart_rx_status                                                                                                   ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|RxD_state[2]       ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|RxD_state[2]                                                                                ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 0.307      ;
; 0.175 ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|RxD_state[3]       ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|RxD_state[3]                                                                                ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 0.307      ;
; 0.176 ; apple1_mist:guest_top|apple1:apple1|vga:vga|vram_start_addr[0]                           ; apple1_mist:guest_top|apple1:apple1|vga:vga|vram_start_addr[0]                                                                                                    ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset                       ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset                                                                                                ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.307      ;
; 0.177 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_fifo~26                                    ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_byte[2]                                                                                                          ; spiclk                                                    ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.111      ; 2.472      ;
; 0.179 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_wptr[2]                                    ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_state[1]                                                                                                         ; spiclk                                                    ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.333      ; 2.696      ;
; 0.179 ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|ab[6]                          ; apple1_mist:guest_top|apple1:apple1|rom_basic:rom_basic|altsyncram:rom_data_rtl_0|altsyncram_uv81:auto_generated|ram_block1a1~porta_address_reg0                  ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 0.505      ;
; 0.181 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_wptr[2]                                    ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_state[2]                                                                                                         ; spiclk                                                    ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.334      ; 2.699      ;
; 0.181 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_state[0]                                ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_state[0]                                                                                                         ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|RxD_state[0]       ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|RxD_state[0]                                                                                ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|OversamplingCnt[0] ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|OversamplingCnt[0]                                                                          ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.314      ;
; 0.181 ; apple1_mist:guest_top|mist_io:mist_io|old_clk                                            ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_rptr[0]                                                                                                             ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 0.314      ;
; 0.182 ; apple1_mist:guest_top|apple1:apple1|vga:vga|blink_div[0]                                 ; apple1_mist:guest_top|apple1:apple1|vga:vga|blink_div[0]                                                                                                          ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 0.314      ;
; 0.182 ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|ab[7]                          ; apple1_mist:guest_top|apple1:apple1|ram:ram|altsyncram:ram_data_rtl_0|altsyncram_49e1:auto_generated|ram_block1a2~porta_address_reg0                              ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.235      ; 0.521      ;
; 0.182 ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|RxD_data[0]        ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|uart_rx_byte[0]                                                                                                  ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 0.314      ;
; 0.182 ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|state.RTI1       ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|state.RTI2                                                                                ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 0.314      ;
; 0.182 ; apple1_mist:guest_top|apple1:apple1|ps2keyboard:keyboard|rxshiftbuf[9]                   ; apple1_mist:guest_top|apple1:apple1|ps2keyboard:keyboard|rxshiftbuf[8]                                                                                            ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 0.314      ;
; 0.182 ; apple1_mist:guest_top|apple1:apple1|ps2keyboard:keyboard|rxcnt[0]                        ; apple1_mist:guest_top|apple1:apple1|ps2keyboard:keyboard|rxcnt[0]                                                                                                 ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 0.314      ;
; 0.183 ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_wptr[2]                                    ; apple1_mist:guest_top|mist_io:mist_io|ps2_kbd_tx_state[3]                                                                                                         ; spiclk                                                    ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 2.334      ; 2.701      ;
; 0.183 ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|RxD_data[7]        ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|RxD_data[6]                                                                                 ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 0.315      ;
+-------+------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'guest_top|pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                           ;
+--------+--------------------------------------------------------------------+---------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                          ; To Node                                                                               ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------+---------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 37.300 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|uart_rx_byte[0]                      ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.029     ; 2.658      ;
; 37.300 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|RxD_data[0]     ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.029     ; 2.658      ;
; 37.300 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|RxD_data[1]     ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.029     ; 2.658      ;
; 37.300 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|uart_rx_byte[2]                      ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.029     ; 2.658      ;
; 37.300 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|uart_rx_byte[3]                      ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.029     ; 2.658      ;
; 37.300 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|RxD_data[2]     ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.029     ; 2.658      ;
; 37.300 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|RxD_data[3]     ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.029     ; 2.658      ;
; 37.300 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|uart_rx_byte[5]                      ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.029     ; 2.658      ;
; 37.300 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|RxD_data[4]     ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.029     ; 2.658      ;
; 37.300 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|ps2keyboard:keyboard|rx_flag                      ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.032     ; 2.655      ;
; 37.300 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|ps2keyboard:keyboard|prev_ps2_clkdb               ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.032     ; 2.655      ;
; 37.300 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|RxD_data[5]     ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.029     ; 2.658      ;
; 37.300 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|uart_rx_byte[6]                      ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.029     ; 2.658      ;
; 37.300 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|RxD_data[6]     ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.029     ; 2.658      ;
; 37.300 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|RxD_state[0]    ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.026     ; 2.661      ;
; 37.300 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|RxD_state[1]    ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.026     ; 2.661      ;
; 37.300 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|RxD_data[7]     ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.029     ; 2.658      ;
; 37.300 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|RxD_bit         ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.026     ; 2.661      ;
; 37.300 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|Filter_cnt[0]   ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.026     ; 2.661      ;
; 37.300 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|Filter_cnt[1]   ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.026     ; 2.661      ;
; 37.300 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|RxD_sync[1]     ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.026     ; 2.661      ;
; 37.300 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|RxD_sync[0]     ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.026     ; 2.661      ;
; 37.301 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|char_seen                                 ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.045     ; 2.641      ;
; 37.301 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|ab[10]                      ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.044     ; 2.642      ;
; 37.301 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|ab[9]                       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.042     ; 2.644      ;
; 37.301 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|ab[12]                      ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.044     ; 2.642      ;
; 37.301 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|ab[11]                      ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.042     ; 2.644      ;
; 37.301 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|dout[3]                              ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.042     ; 2.644      ;
; 37.301 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|ps2keyboard:keyboard|ascii_rdy                    ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.056     ; 2.630      ;
; 37.301 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|uart_tx_init                         ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.045     ; 2.641      ;
; 37.301 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|uart_tx_stb                          ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.027     ; 2.659      ;
; 37.301 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|dout[4]                              ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.027     ; 2.659      ;
; 37.301 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|dout[0]                              ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.042     ; 2.644      ;
; 37.301 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|dout[5]                              ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.042     ; 2.644      ;
; 37.301 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_transmitter:my_tx|TxD_state[0] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.018     ; 2.668      ;
; 37.301 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_transmitter:my_tx|TxD_state[3] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.018     ; 2.668      ;
; 37.301 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_transmitter:my_tx|TxD_state[2] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.018     ; 2.668      ;
; 37.301 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_transmitter:my_tx|TxD_state[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.018     ; 2.668      ;
; 37.301 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|dout[7]                              ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.027     ; 2.659      ;
; 37.301 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|dout[1]                              ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.027     ; 2.659      ;
; 37.301 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|dout[2]                              ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.042     ; 2.644      ;
; 37.301 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|dout[6]                              ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.047     ; 2.639      ;
; 37.301 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|uart_rx_byte[1]                      ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.027     ; 2.659      ;
; 37.301 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|uart_rx_byte[4]                      ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.027     ; 2.659      ;
; 37.301 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|ps2keyboard:keyboard|shift                        ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.056     ; 2.630      ;
; 37.301 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|ps2keyboard:keyboard|cur_state.S_KEYF0            ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.056     ; 2.630      ;
; 37.301 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|ps2keyboard:keyboard|cur_state.S_KEYNORMAL        ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.056     ; 2.630      ;
; 37.301 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|ps2keyboard:keyboard|cur_state.S_KEYE0            ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.056     ; 2.630      ;
; 37.301 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|uart_rx_status                       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.027     ; 2.659      ;
; 37.301 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|RxD_data_ready  ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.027     ; 2.659      ;
; 37.301 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|RxD_state[2]    ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.027     ; 2.659      ;
; 37.301 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|RxD_state[3]    ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.027     ; 2.659      ;
; 37.301 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|v_cnt[3]                                  ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.031     ; 2.655      ;
; 37.301 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|v_cnt[8]                                  ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.031     ; 2.655      ;
; 37.301 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|v_cnt[0]                                  ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.031     ; 2.655      ;
; 37.301 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|v_cnt[1]                                  ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.031     ; 2.655      ;
; 37.301 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|v_cnt[2]                                  ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.031     ; 2.655      ;
; 37.301 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|v_cnt[4]                                  ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.031     ; 2.655      ;
; 37.301 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|v_cnt[5]                                  ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.031     ; 2.655      ;
; 37.301 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|v_cnt[6]                                  ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.031     ; 2.655      ;
; 37.301 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|v_cnt[7]                                  ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.031     ; 2.655      ;
; 37.301 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|v_cnt[9]                                  ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.031     ; 2.655      ;
; 37.302 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|font_mode[0]                                      ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.049     ; 2.636      ;
; 37.302 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|fg_colour[0]                                      ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.049     ; 2.636      ;
; 37.302 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|bg_colour[0]                                      ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.051     ; 2.634      ;
; 37.302 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|dbo[6]                      ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.043     ; 2.642      ;
; 37.302 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|dbo[2]                      ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.043     ; 2.642      ;
; 37.302 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|dbo[1]                      ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.045     ; 2.640      ;
; 37.302 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|dbo[7]                      ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.045     ; 2.640      ;
; 37.302 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|dbo[3]                      ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.045     ; 2.640      ;
; 37.302 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|dbo[0]                      ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.043     ; 2.642      ;
; 37.302 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|dbo[5]                      ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.045     ; 2.640      ;
; 37.302 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|dbo[4]                      ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.045     ; 2.640      ;
; 37.302 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|state.ZPX0    ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 2.646      ;
; 37.302 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|state.JMPI0   ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.039     ; 2.646      ;
; 37.302 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|AXYS[1][3]    ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.055     ; 2.630      ;
; 37.302 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|AXYS[1][2]    ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.055     ; 2.630      ;
; 37.302 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|AXYS[1][1]    ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.055     ; 2.630      ;
; 37.302 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|AXYS[1][7]    ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.055     ; 2.630      ;
; 37.302 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|AXYS[1][6]    ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.055     ; 2.630      ;
; 37.302 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|AXYS[1][5]    ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.055     ; 2.630      ;
; 37.302 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|AXYS[1][4]    ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.055     ; 2.630      ;
; 37.302 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|AXYS[1][0]    ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.055     ; 2.630      ;
; 37.302 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|AXYS[0][2]    ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.053     ; 2.632      ;
; 37.302 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|AXYS[0][1]    ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.053     ; 2.632      ;
; 37.302 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|AXYS[0][3]    ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.053     ; 2.632      ;
; 37.302 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|AXYS[0][7]    ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.053     ; 2.632      ;
; 37.302 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|AXYS[0][6]    ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.053     ; 2.632      ;
; 37.302 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|AXYS[0][5]    ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.053     ; 2.632      ;
; 37.302 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|AXYS[0][4]    ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.053     ; 2.632      ;
; 37.302 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|AXYS[0][0]    ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.053     ; 2.632      ;
; 37.302 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|AXYS[3][2]    ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.055     ; 2.630      ;
; 37.302 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|AXYS[3][1]    ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.055     ; 2.630      ;
; 37.302 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|AXYS[3][3]    ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.055     ; 2.630      ;
; 37.302 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|AXYS[3][4]    ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.055     ; 2.630      ;
; 37.302 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|AXYS[3][6]    ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.055     ; 2.630      ;
; 37.302 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|AXYS[3][7]    ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.055     ; 2.630      ;
; 37.302 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|AXYS[3][5]    ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.055     ; 2.630      ;
; 37.302 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|AXYS[3][0]    ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.055     ; 2.630      ;
; 37.302 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|AXYS[2][2]    ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 40.000       ; -0.053     ; 2.632      ;
+--------+--------------------------------------------------------------------+---------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'spiclk'                                                                                                                    ;
+--------+------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node  ; To Node                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 38.170 ; CONF_DATA0 ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[0]              ; spiclk       ; spiclk      ; 41.666       ; 1.234      ; 4.237      ;
; 38.183 ; CONF_DATA0 ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[2]              ; spiclk       ; spiclk      ; 41.666       ; 1.247      ; 4.237      ;
; 38.183 ; CONF_DATA0 ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[3]              ; spiclk       ; spiclk      ; 41.666       ; 1.247      ; 4.237      ;
; 38.183 ; CONF_DATA0 ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[4]              ; spiclk       ; spiclk      ; 41.666       ; 1.247      ; 4.237      ;
; 38.183 ; CONF_DATA0 ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[5]              ; spiclk       ; spiclk      ; 41.666       ; 1.247      ; 4.237      ;
; 38.183 ; CONF_DATA0 ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[6]              ; spiclk       ; spiclk      ; 41.666       ; 1.247      ; 4.237      ;
; 38.183 ; CONF_DATA0 ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[7]              ; spiclk       ; spiclk      ; 41.666       ; 1.247      ; 4.237      ;
; 38.183 ; CONF_DATA0 ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[8]              ; spiclk       ; spiclk      ; 41.666       ; 1.247      ; 4.237      ;
; 38.183 ; CONF_DATA0 ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[9]              ; spiclk       ; spiclk      ; 41.666       ; 1.247      ; 4.237      ;
; 38.183 ; CONF_DATA0 ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[1]              ; spiclk       ; spiclk      ; 41.666       ; 1.247      ; 4.237      ;
; 38.225 ; CONF_DATA0 ; apple1_mist:guest_top|mist_io:mist_io|bit_cnt[1]               ; spiclk       ; spiclk      ; 41.666       ; 1.273      ; 4.221      ;
; 38.225 ; CONF_DATA0 ; apple1_mist:guest_top|mist_io:mist_io|bit_cnt[2]               ; spiclk       ; spiclk      ; 41.666       ; 1.273      ; 4.221      ;
; 38.227 ; SPI_SS3    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|cnt[0]   ; spiclk       ; spiclk      ; 41.666       ; 1.075      ; 4.021      ;
; 38.227 ; SPI_SS3    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|cnt[1]   ; spiclk       ; spiclk      ; 41.666       ; 1.075      ; 4.021      ;
; 38.227 ; SPI_SS3    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|cnt[2]   ; spiclk       ; spiclk      ; 41.666       ; 1.075      ; 4.021      ;
; 38.227 ; SPI_SS3    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|cnt[4]   ; spiclk       ; spiclk      ; 41.666       ; 1.075      ; 4.021      ;
; 38.227 ; SPI_SS3    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|cnt[3]   ; spiclk       ; spiclk      ; 41.666       ; 1.075      ; 4.021      ;
; 38.337 ; SPI_SS3    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[8]  ; spiclk       ; spiclk      ; 41.666       ; 1.178      ; 4.014      ;
; 38.337 ; SPI_SS3    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[0]  ; spiclk       ; spiclk      ; 41.666       ; 1.178      ; 4.014      ;
; 38.337 ; SPI_SS3    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[1]  ; spiclk       ; spiclk      ; 41.666       ; 1.178      ; 4.014      ;
; 38.337 ; SPI_SS3    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[2]  ; spiclk       ; spiclk      ; 41.666       ; 1.178      ; 4.014      ;
; 38.337 ; SPI_SS3    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[3]  ; spiclk       ; spiclk      ; 41.666       ; 1.178      ; 4.014      ;
; 38.337 ; SPI_SS3    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[4]  ; spiclk       ; spiclk      ; 41.666       ; 1.178      ; 4.014      ;
; 38.337 ; SPI_SS3    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[5]  ; spiclk       ; spiclk      ; 41.666       ; 1.178      ; 4.014      ;
; 38.337 ; SPI_SS3    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[6]  ; spiclk       ; spiclk      ; 41.666       ; 1.178      ; 4.014      ;
; 38.337 ; SPI_SS3    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[7]  ; spiclk       ; spiclk      ; 41.666       ; 1.178      ; 4.014      ;
; 38.337 ; SPI_SS3    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[9]  ; spiclk       ; spiclk      ; 41.666       ; 1.178      ; 4.014      ;
; 38.337 ; SPI_SS3    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[10] ; spiclk       ; spiclk      ; 41.666       ; 1.178      ; 4.014      ;
; 38.341 ; CONF_DATA0 ; apple1_mist:guest_top|mist_io:mist_io|bit_cnt[0]               ; spiclk       ; spiclk      ; 41.666       ; 1.389      ; 4.221      ;
+--------+------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'spiclk'                                                                                                                    ;
+-------+------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node  ; To Node                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.142 ; CONF_DATA0 ; apple1_mist:guest_top|mist_io:mist_io|bit_cnt[0]               ; spiclk       ; spiclk      ; 0.000        ; 1.453      ; 3.179      ;
; 2.202 ; SPI_SS3    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[8]  ; spiclk       ; spiclk      ; 0.000        ; 1.233      ; 3.019      ;
; 2.202 ; SPI_SS3    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[0]  ; spiclk       ; spiclk      ; 0.000        ; 1.233      ; 3.019      ;
; 2.202 ; SPI_SS3    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[1]  ; spiclk       ; spiclk      ; 0.000        ; 1.233      ; 3.019      ;
; 2.202 ; SPI_SS3    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[2]  ; spiclk       ; spiclk      ; 0.000        ; 1.233      ; 3.019      ;
; 2.202 ; SPI_SS3    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[3]  ; spiclk       ; spiclk      ; 0.000        ; 1.233      ; 3.019      ;
; 2.202 ; SPI_SS3    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[4]  ; spiclk       ; spiclk      ; 0.000        ; 1.233      ; 3.019      ;
; 2.202 ; SPI_SS3    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[5]  ; spiclk       ; spiclk      ; 0.000        ; 1.233      ; 3.019      ;
; 2.202 ; SPI_SS3    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[6]  ; spiclk       ; spiclk      ; 0.000        ; 1.233      ; 3.019      ;
; 2.202 ; SPI_SS3    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[7]  ; spiclk       ; spiclk      ; 0.000        ; 1.233      ; 3.019      ;
; 2.202 ; SPI_SS3    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[9]  ; spiclk       ; spiclk      ; 0.000        ; 1.233      ; 3.019      ;
; 2.202 ; SPI_SS3    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|bcnt[10] ; spiclk       ; spiclk      ; 0.000        ; 1.233      ; 3.019      ;
; 2.259 ; CONF_DATA0 ; apple1_mist:guest_top|mist_io:mist_io|bit_cnt[1]               ; spiclk       ; spiclk      ; 0.000        ; 1.333      ; 3.176      ;
; 2.259 ; CONF_DATA0 ; apple1_mist:guest_top|mist_io:mist_io|bit_cnt[2]               ; spiclk       ; spiclk      ; 0.000        ; 1.333      ; 3.176      ;
; 2.291 ; CONF_DATA0 ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[2]              ; spiclk       ; spiclk      ; 0.000        ; 1.306      ; 3.181      ;
; 2.291 ; CONF_DATA0 ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[3]              ; spiclk       ; spiclk      ; 0.000        ; 1.306      ; 3.181      ;
; 2.291 ; CONF_DATA0 ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[4]              ; spiclk       ; spiclk      ; 0.000        ; 1.306      ; 3.181      ;
; 2.291 ; CONF_DATA0 ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[5]              ; spiclk       ; spiclk      ; 0.000        ; 1.306      ; 3.181      ;
; 2.291 ; CONF_DATA0 ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[6]              ; spiclk       ; spiclk      ; 0.000        ; 1.306      ; 3.181      ;
; 2.291 ; CONF_DATA0 ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[7]              ; spiclk       ; spiclk      ; 0.000        ; 1.306      ; 3.181      ;
; 2.291 ; CONF_DATA0 ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[8]              ; spiclk       ; spiclk      ; 0.000        ; 1.306      ; 3.181      ;
; 2.291 ; CONF_DATA0 ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[9]              ; spiclk       ; spiclk      ; 0.000        ; 1.306      ; 3.181      ;
; 2.291 ; CONF_DATA0 ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[1]              ; spiclk       ; spiclk      ; 0.000        ; 1.306      ; 3.181      ;
; 2.301 ; SPI_SS3    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|cnt[0]   ; spiclk       ; spiclk      ; 0.000        ; 1.127      ; 3.012      ;
; 2.301 ; SPI_SS3    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|cnt[1]   ; spiclk       ; spiclk      ; 0.000        ; 1.127      ; 3.012      ;
; 2.301 ; SPI_SS3    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|cnt[2]   ; spiclk       ; spiclk      ; 0.000        ; 1.127      ; 3.012      ;
; 2.301 ; SPI_SS3    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|cnt[4]   ; spiclk       ; spiclk      ; 0.000        ; 1.127      ; 3.012      ;
; 2.301 ; SPI_SS3    ; apple1_mist:guest_top|video_mixer:video_mixer|osd:osd|cnt[3]   ; spiclk       ; spiclk      ; 0.000        ; 1.127      ; 3.012      ;
; 2.305 ; CONF_DATA0 ; apple1_mist:guest_top|mist_io:mist_io|byte_cnt[0]              ; spiclk       ; spiclk      ; 0.000        ; 1.292      ; 3.181      ;
+-------+------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'guest_top|pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                           ;
+-------+--------------------------------------------------------------------+---------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                          ; To Node                                                                               ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------+---------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 2.259 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|state.RTS0    ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 2.401      ;
; 2.259 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|state.PUSH0   ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 2.401      ;
; 2.259 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|state.PULL0   ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 2.401      ;
; 2.259 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|state.RTI0    ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 2.401      ;
; 2.259 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|state.JSR0    ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 2.401      ;
; 2.259 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|state.BRK0    ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 2.401      ;
; 2.259 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|ab[2]                       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 2.403      ;
; 2.259 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|ab[1]                       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 2.403      ;
; 2.259 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|ab[13]                      ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 2.403      ;
; 2.259 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|state.PUSH1   ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 2.401      ;
; 2.259 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|state.JSR1    ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 2.401      ;
; 2.259 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|state.BRK2    ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 2.401      ;
; 2.259 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|state.BRK1    ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.058      ; 2.401      ;
; 2.264 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_transmitter:my_tx|TxD_state[0] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.426      ;
; 2.264 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_transmitter:my_tx|TxD_state[3] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.426      ;
; 2.264 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_transmitter:my_tx|TxD_state[2] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.426      ;
; 2.264 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_transmitter:my_tx|TxD_state[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.426      ;
; 2.265 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|blink_div[22]                             ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 2.392      ;
; 2.265 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|blink_div[21]                             ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 2.392      ;
; 2.265 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|blink_div[20]                             ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 2.392      ;
; 2.265 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|blink_div[19]                             ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 2.392      ;
; 2.265 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|blink_div[18]                             ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 2.392      ;
; 2.265 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|blink_div[17]                             ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 2.392      ;
; 2.265 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|blink_div[16]                             ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 2.392      ;
; 2.265 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|blink_div[15]                             ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 2.392      ;
; 2.265 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|blink_div[14]                             ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 2.392      ;
; 2.265 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|blink_div[13]                             ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 2.392      ;
; 2.265 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|blink_div[12]                             ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 2.392      ;
; 2.265 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|state.DECODE  ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 2.403      ;
; 2.265 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|state.INDY0   ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 2.410      ;
; 2.265 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|state.ABSX0   ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 2.410      ;
; 2.265 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|state.INDX0   ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 2.403      ;
; 2.265 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|state.BRA0    ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 2.410      ;
; 2.265 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|state.ZP0     ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 2.410      ;
; 2.265 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|state.ABS0    ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 2.403      ;
; 2.265 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|state.REG     ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 2.410      ;
; 2.265 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|state.FETCH   ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 2.403      ;
; 2.265 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|ab[15]                      ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 2.408      ;
; 2.265 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|ab[14]                      ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 2.408      ;
; 2.265 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|ab[8]                       ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 2.412      ;
; 2.265 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|state.RTS2    ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 2.400      ;
; 2.265 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|state.RTS1    ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 2.400      ;
; 2.265 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|state.RTI3    ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 2.400      ;
; 2.265 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|state.RTI2    ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 2.400      ;
; 2.265 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|state.RTI1    ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 2.400      ;
; 2.265 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|state.BRA2    ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 2.403      ;
; 2.265 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|state.JSR2    ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 2.403      ;
; 2.265 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|RxD_state[0]    ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 2.419      ;
; 2.265 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|RxD_state[1]    ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 2.419      ;
; 2.265 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|RxD_bit         ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 2.419      ;
; 2.265 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|Filter_cnt[0]   ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 2.419      ;
; 2.265 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|Filter_cnt[1]   ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 2.419      ;
; 2.265 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|RxD_sync[1]     ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 2.419      ;
; 2.265 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|uart:my_uart|async_receiver:my_rx|RxD_sync[0]     ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 2.419      ;
; 2.265 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|state.BRA1    ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 2.404      ;
; 2.265 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|state.WRITE   ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 2.399      ;
; 2.265 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|state.READ    ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 2.400      ;
; 2.266 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|blink_div[11]                             ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 2.398      ;
; 2.266 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|blink_div[10]                             ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 2.398      ;
; 2.266 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|blink_div[9]                              ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 2.398      ;
; 2.266 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|blink_div[8]                              ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 2.398      ;
; 2.266 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|blink_div[7]                              ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 2.398      ;
; 2.266 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|blink_div[6]                              ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 2.398      ;
; 2.266 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|blink_div[5]                              ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 2.398      ;
; 2.266 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|blink_div[4]                              ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 2.398      ;
; 2.266 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|blink_div[3]                              ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 2.398      ;
; 2.266 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|blink_div[2]                              ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 2.398      ;
; 2.266 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|blink_div[1]                              ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 2.398      ;
; 2.266 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|blink_div[0]                              ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 2.398      ;
; 2.266 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|vram_end_addr[4]                          ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.031      ; 2.381      ;
; 2.266 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|vram_end_addr[2]                          ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.031      ; 2.381      ;
; 2.266 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|vram_end_addr[1]                          ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.031      ; 2.381      ;
; 2.266 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|vram_start_addr[0]                        ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.031      ; 2.381      ;
; 2.266 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|vram_end_addr[3]                          ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.031      ; 2.381      ;
; 2.266 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|v_cursor[4]                               ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 2.383      ;
; 2.266 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|v_cursor[3]                               ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 2.383      ;
; 2.266 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|v_cursor[2]                               ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 2.383      ;
; 2.266 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|v_cursor[1]                               ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 2.383      ;
; 2.266 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|v_cursor[0]                               ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 2.383      ;
; 2.266 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|h_cursor[1]                               ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 2.385      ;
; 2.266 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|h_cursor[0]                               ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 2.385      ;
; 2.266 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|h_cursor[3]                               ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 2.385      ;
; 2.266 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|h_cursor[2]                               ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 2.385      ;
; 2.266 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|h_cursor[5]                               ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 2.385      ;
; 2.266 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|h_cursor[4]                               ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 2.385      ;
; 2.266 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|vga:vga|char_seen                                 ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 2.400      ;
; 2.266 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|font_mode[0]                                      ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 2.396      ;
; 2.266 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|fg_colour[0]                                      ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 2.396      ;
; 2.266 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|dbo[6]                      ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.052      ; 2.402      ;
; 2.266 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|dbo[2]                      ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.052      ; 2.402      ;
; 2.266 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|dbo[1]                      ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 2.400      ;
; 2.266 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|dbo[7]                      ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 2.400      ;
; 2.266 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|dbo[3]                      ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 2.400      ;
; 2.266 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|dbo[0]                      ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.052      ; 2.402      ;
; 2.266 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|dbo[5]                      ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 2.400      ;
; 2.266 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|dbo[4]                      ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 2.400      ;
; 2.266 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|state.ZPX0    ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 2.406      ;
; 2.266 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|state.JMPI0   ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 2.406      ;
; 2.266 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|state.JMP0    ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.048      ; 2.398      ;
; 2.266 ; apple1_mist:guest_top|apple1:apple1|pwr_reset:pwr_reset|hard_reset ; apple1_mist:guest_top|apple1:apple1|arlet_6502:arlet_6502|cpu:arlet_cpu|AXYS[0][2]    ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 2.392      ;
+-------+--------------------------------------------------------------------+---------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                     ;
+------------------------------------------------------------+---------+-------+----------+---------+---------------------+
; Clock                                                      ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                                           ; -3.555  ; 0.064 ; 34.966   ; 2.142   ; 9.449               ;
;  clock50                                                   ; N/A     ; N/A   ; N/A      ; N/A     ; 9.449               ;
;  guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; -3.555  ; 0.124 ; 34.966   ; 2.259   ; 19.633              ;
;  spiclk                                                    ; 12.933  ; 0.064 ; 36.664   ; 2.142   ; 19.968              ;
; Design-wide TNS                                            ; -78.833 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clock50                                                   ; N/A     ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; -78.833 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  spiclk                                                    ; 0.000   ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+------------------------------------------------------------+---------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin          ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+--------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LED          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[4]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[5]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[5]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A[0]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A[1]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A[2]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A[3]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A[4]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A[5]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A[6]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A[7]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A[8]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A[9]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A[10]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A[11]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A[12]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQML   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQMH   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_nWE    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_nCAS   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_nRAS   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_nCS    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_BA[0]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_BA[1]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_CLK    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_CKE    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUDIO_L      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUDIO_R      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2S_BCK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2S_LRCK     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2S_DATA     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART_TX      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[0]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[1]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[2]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[3]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[4]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[5]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[6]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[7]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[8]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[9]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[10] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[11] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[12] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[13] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[14] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[15] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SPI_DO       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+--------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------+
; Input Transition Times                                           ;
+---------------+--------------+-----------------+-----------------+
; Pin           ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------+--------------+-----------------+-----------------+
; CLOCK_27      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SPI_SS2       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SPI_SS4       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUDIO_IN      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; UART_RX       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[0]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[1]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[2]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[3]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[4]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[5]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[6]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[7]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[8]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[9]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[10]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[11]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[12]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[13]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[14]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[15]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SPI_DO        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SPI_SCK       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CONF_DATA0    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SPI_DI        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SPI_SS3       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50      ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+---------------+--------------+-----------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin          ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_HS       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_VS       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SDRAM_A[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SDRAM_A[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SDRAM_A[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SDRAM_A[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SDRAM_A[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SDRAM_A[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SDRAM_A[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SDRAM_A[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SDRAM_A[8]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SDRAM_A[9]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SDRAM_A[10]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SDRAM_A[11]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SDRAM_A[12]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SDRAM_DQML   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SDRAM_DQMH   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SDRAM_nWE    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SDRAM_nCAS   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SDRAM_nRAS   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SDRAM_nCS    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SDRAM_BA[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SDRAM_BA[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SDRAM_CLK    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SDRAM_CKE    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUDIO_L      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; AUDIO_R      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; I2S_BCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; I2S_LRCK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; I2S_DATA     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; UART_TX      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[14] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[15] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SPI_DO       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin          ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_HS       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_VS       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SDRAM_A[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SDRAM_A[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SDRAM_A[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SDRAM_A[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SDRAM_A[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SDRAM_A[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SDRAM_A[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SDRAM_A[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SDRAM_A[8]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SDRAM_A[9]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SDRAM_A[10]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SDRAM_A[11]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SDRAM_A[12]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQML   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQMH   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SDRAM_nWE    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SDRAM_nCAS   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SDRAM_nRAS   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SDRAM_nCS    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SDRAM_BA[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SDRAM_BA[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SDRAM_CLK    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SDRAM_CKE    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUDIO_L      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; AUDIO_R      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; I2S_BCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; I2S_LRCK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; I2S_DATA     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; UART_TX      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[14] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[15] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SPI_DO       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin          ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LED          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_HS       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_VS       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_A[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_A[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_A[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_A[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_A[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_A[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_A[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_A[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_A[8]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_A[9]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_A[10]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_A[11]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_A[12]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_DQML   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_DQMH   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_nWE    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_nCAS   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_nRAS   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_nCS    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_BA[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_BA[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_CLK    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_CKE    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUDIO_L      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AUDIO_R      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; I2S_BCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; I2S_LRCK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; I2S_DATA     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; UART_TX      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_DQ[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[14] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[15] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SPI_DO       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                   ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                ; To Clock                                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 560945   ; 101      ; 450      ; 4086     ;
; spiclk                                                    ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 163      ; 0        ; 0        ; 0        ;
; spiclk                                                    ; spiclk                                                    ; 3020     ; 1        ; 245      ; 0        ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                    ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                ; To Clock                                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 560945   ; 101      ; 450      ; 4086     ;
; spiclk                                                    ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 163      ; 0        ; 0        ; 0        ;
; spiclk                                                    ; spiclk                                                    ; 3020     ; 1        ; 245      ; 0        ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                ; To Clock                                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 251      ; 0        ; 0        ; 0        ;
; spiclk                                                    ; spiclk                                                    ; 29       ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                 ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                ; To Clock                                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; 251      ; 0        ; 0        ; 0        ;
; spiclk                                                    ; spiclk                                                    ; 29       ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 19    ; 19   ;
; Unconstrained Output Port Paths ; 1544  ; 1544 ;
+---------------------------------+-------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                            ;
+-----------------------------------------------------------+-----------------------------------------------------------+-----------+-------------+
; Target                                                    ; Clock                                                     ; Type      ; Status      ;
+-----------------------------------------------------------+-----------------------------------------------------------+-----------+-------------+
; CLOCK_50                                                  ; clock50                                                   ; Base      ; Constrained ;
; SPI_SCK                                                   ; spiclk                                                    ; Base      ; Constrained ;
; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; guest_top|pll|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
+-----------------------------------------------------------+-----------------------------------------------------------+-----------+-------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; VGA_B[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_HS      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; VGA_B[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_HS      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_R[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Sat Mar  9 02:31:05 2024
Info: Command: quartus_sta Apple-I_poseidon-ep4cgx150 -c Apple-I_poseidon-ep4cgx150
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: '../DeMiSTify/Board/poseidon-ep4cgx150/constraints.sdc'
Warning (332174): Ignored filter at constraints.sdc(3): CLOCK_50[0] could not be matched with a port File: /mnt/Teradisk/SOMHIC/Apple1/DeMiSTify/Board/poseidon-ep4cgx150/constraints.sdc Line: 3
Warning (332049): Ignored create_clock at constraints.sdc(3): Argument <targets> is an empty collection File: /mnt/Teradisk/SOMHIC/Apple1/DeMiSTify/Board/poseidon-ep4cgx150/constraints.sdc Line: 3
    Info (332050): create_clock -name clock50_0 -period 20 [get_ports {CLOCK_50[0]}] File: /mnt/Teradisk/SOMHIC/Apple1/DeMiSTify/Board/poseidon-ep4cgx150/constraints.sdc Line: 3
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {guest_top|pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {guest_top|pll|altpll_component|auto_generated|pll1|clk[1]} {guest_top|pll|altpll_component|auto_generated|pll1|clk[1]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332104): Reading SDC File: '../DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_multicycles.sdc'
Warning (332174): Ignored filter at eightthirtytwo_multicycles.sdc(1): *alu_d1[*]* could not be matched with a clock or keeper or register or port or pin or cell or partition File: /mnt/Teradisk/SOMHIC/Apple1/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_multicycles.sdc Line: 1
Warning (332174): Ignored filter at eightthirtytwo_multicycles.sdc(1): *eightthirtytwo_alu:alu|mulresult[*] could not be matched with a clock or keeper or register or port or pin or cell or partition File: /mnt/Teradisk/SOMHIC/Apple1/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_multicycles.sdc Line: 1
Warning (332049): Ignored set_multicycle_path at eightthirtytwo_multicycles.sdc(1): Argument <from> is not an object ID File: /mnt/Teradisk/SOMHIC/Apple1/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_multicycles.sdc Line: 1
    Info (332050): set_multicycle_path -from {*alu_d1[*]*} -to {*eightthirtytwo_alu:alu|mulresult[*]} -setup -end 2 File: /mnt/Teradisk/SOMHIC/Apple1/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_multicycles.sdc Line: 1
Warning (332049): Ignored set_multicycle_path at eightthirtytwo_multicycles.sdc(1): Argument <to> is not an object ID File: /mnt/Teradisk/SOMHIC/Apple1/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_multicycles.sdc Line: 1
Warning (332174): Ignored filter at eightthirtytwo_multicycles.sdc(2): *alu_d2[*]* could not be matched with a clock or keeper or register or port or pin or cell or partition File: /mnt/Teradisk/SOMHIC/Apple1/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_multicycles.sdc Line: 2
Warning (332049): Ignored set_multicycle_path at eightthirtytwo_multicycles.sdc(2): Argument <from> is not an object ID File: /mnt/Teradisk/SOMHIC/Apple1/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_multicycles.sdc Line: 2
    Info (332050): set_multicycle_path -from {*alu_d2[*]*} -to {*eightthirtytwo_alu:alu|mulresult[*]} -setup -end 2 File: /mnt/Teradisk/SOMHIC/Apple1/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_multicycles.sdc Line: 2
Warning (332049): Ignored set_multicycle_path at eightthirtytwo_multicycles.sdc(2): Argument <to> is not an object ID File: /mnt/Teradisk/SOMHIC/Apple1/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_multicycles.sdc Line: 2
Warning (332049): Ignored set_multicycle_path at eightthirtytwo_multicycles.sdc(3): Argument <from> is not an object ID File: /mnt/Teradisk/SOMHIC/Apple1/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_multicycles.sdc Line: 3
    Info (332050): set_multicycle_path -from {*alu_d1[*]*} -to {*eightthirtytwo_alu:alu|mulresult[*]} -hold -end 2 File: /mnt/Teradisk/SOMHIC/Apple1/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_multicycles.sdc Line: 3
Warning (332049): Ignored set_multicycle_path at eightthirtytwo_multicycles.sdc(3): Argument <to> is not an object ID File: /mnt/Teradisk/SOMHIC/Apple1/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_multicycles.sdc Line: 3
Warning (332049): Ignored set_multicycle_path at eightthirtytwo_multicycles.sdc(4): Argument <from> is not an object ID File: /mnt/Teradisk/SOMHIC/Apple1/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_multicycles.sdc Line: 4
    Info (332050): set_multicycle_path -from {*alu_d2[*]*} -to {*eightthirtytwo_alu:alu|mulresult[*]} -hold -end 2 File: /mnt/Teradisk/SOMHIC/Apple1/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_multicycles.sdc Line: 4
Warning (332049): Ignored set_multicycle_path at eightthirtytwo_multicycles.sdc(4): Argument <to> is not an object ID File: /mnt/Teradisk/SOMHIC/Apple1/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_multicycles.sdc Line: 4
Warning (332174): Ignored filter at eightthirtytwo_multicycles.sdc(5): *flag_sgn* could not be matched with a clock or keeper or register or port or pin or cell or partition File: /mnt/Teradisk/SOMHIC/Apple1/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_multicycles.sdc Line: 5
Warning (332049): Ignored set_multicycle_path at eightthirtytwo_multicycles.sdc(5): Argument <from> is not an object ID File: /mnt/Teradisk/SOMHIC/Apple1/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_multicycles.sdc Line: 5
    Info (332050): set_multicycle_path -from {*flag_sgn*} -to {*eightthirtytwo_alu:alu|mulresult[*]} -setup -end 2 File: /mnt/Teradisk/SOMHIC/Apple1/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_multicycles.sdc Line: 5
Warning (332049): Ignored set_multicycle_path at eightthirtytwo_multicycles.sdc(5): Argument <to> is not an object ID File: /mnt/Teradisk/SOMHIC/Apple1/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_multicycles.sdc Line: 5
Warning (332049): Ignored set_multicycle_path at eightthirtytwo_multicycles.sdc(6): Argument <from> is not an object ID File: /mnt/Teradisk/SOMHIC/Apple1/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_multicycles.sdc Line: 6
    Info (332050): set_multicycle_path -from {*flag_sgn*} -to {*eightthirtytwo_alu:alu|mulresult[*]} -hold -end 2 File: /mnt/Teradisk/SOMHIC/Apple1/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_multicycles.sdc Line: 6
Warning (332049): Ignored set_multicycle_path at eightthirtytwo_multicycles.sdc(6): Argument <to> is not an object ID File: /mnt/Teradisk/SOMHIC/Apple1/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_multicycles.sdc Line: 6
Warning (332174): Ignored filter at eightthirtytwo_multicycles.sdc(7): *alu_sgn* could not be matched with a clock or keeper or register or port or pin or cell or partition File: /mnt/Teradisk/SOMHIC/Apple1/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_multicycles.sdc Line: 7
Warning (332049): Ignored set_multicycle_path at eightthirtytwo_multicycles.sdc(7): Argument <from> is not an object ID File: /mnt/Teradisk/SOMHIC/Apple1/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_multicycles.sdc Line: 7
    Info (332050): set_multicycle_path -from {*alu_sgn*} -to {*eightthirtytwo_alu:alu|mulresult[*]} -setup -end 2 File: /mnt/Teradisk/SOMHIC/Apple1/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_multicycles.sdc Line: 7
Warning (332049): Ignored set_multicycle_path at eightthirtytwo_multicycles.sdc(7): Argument <to> is not an object ID File: /mnt/Teradisk/SOMHIC/Apple1/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_multicycles.sdc Line: 7
Warning (332049): Ignored set_multicycle_path at eightthirtytwo_multicycles.sdc(8): Argument <from> is not an object ID File: /mnt/Teradisk/SOMHIC/Apple1/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_multicycles.sdc Line: 8
    Info (332050): set_multicycle_path -from {*alu_sgn*} -to {*eightthirtytwo_alu:alu|mulresult[*]} -hold -end 2 File: /mnt/Teradisk/SOMHIC/Apple1/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_multicycles.sdc Line: 8
Warning (332049): Ignored set_multicycle_path at eightthirtytwo_multicycles.sdc(8): Argument <to> is not an object ID File: /mnt/Teradisk/SOMHIC/Apple1/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_multicycles.sdc Line: 8
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.555
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.555             -78.833 guest_top|pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    12.933               0.000 spiclk 
Info (332146): Worst-case hold slack is 0.187
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.187               0.000 spiclk 
    Info (332119):     0.327               0.000 guest_top|pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case recovery slack is 34.966
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    34.966               0.000 guest_top|pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    36.664               0.000 spiclk 
Info (332146): Worst-case removal slack is 3.493
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.493               0.000 spiclk 
    Info (332119):     4.316               0.000 guest_top|pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 9.804
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.804               0.000 clock50 
    Info (332119):    19.633               0.000 guest_top|pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    20.440               0.000 spiclk 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.380
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.380             -77.363 guest_top|pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    13.585               0.000 spiclk 
Info (332146): Worst-case hold slack is 0.195
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.195               0.000 spiclk 
    Info (332119):     0.323               0.000 guest_top|pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case recovery slack is 35.417
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    35.417               0.000 guest_top|pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    37.293               0.000 spiclk 
Info (332146): Worst-case removal slack is 3.112
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.112               0.000 spiclk 
    Info (332119):     3.855               0.000 guest_top|pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 9.814
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.814               0.000 clock50 
    Info (332119):    19.642               0.000 guest_top|pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    20.482               0.000 spiclk 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.902
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.902             -39.826 guest_top|pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    15.948               0.000 spiclk 
Info (332146): Worst-case hold slack is 0.064
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.064               0.000 spiclk 
    Info (332119):     0.124               0.000 guest_top|pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case recovery slack is 37.300
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    37.300               0.000 guest_top|pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    38.170               0.000 spiclk 
Info (332146): Worst-case removal slack is 2.142
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.142               0.000 spiclk 
    Info (332119):     2.259               0.000 guest_top|pll|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 9.449
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.449               0.000 clock50 
    Info (332119):    19.741               0.000 guest_top|pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    19.968               0.000 spiclk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 27 warnings
    Info: Peak virtual memory: 1132 megabytes
    Info: Processing ended: Sat Mar  9 02:31:08 2024
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:04


