#college #college/5th-Sem
- VLSI
	- [x] D ALGO ✅ 2025-11-20
	- [x] PODEM ✅ 2025-11-24
	- [ ] FAN
	- [ ] Time Expansion
	- [ ] 9 V Algo
	- [ ] General Scan Testing Schemes
	- [ ] Delay Fault Testing
	- [ ] BIST
		- [x] LFSR ✅ 2025-11-25
			- [x] Characteristic Polynomial ✅ 2025-11-25
		- [ ] Compression Techniques
			- [ ] Signature Analyzer
		- [ ] Memory Testing
- Antenna 
	- [ ] Far Field Near Field Equatons
	- [x] Two Element Array ✅ 2025-11-22
	- [x] N Element Linear Array ✅ 2025-11-22
	- [ ] Binomial Antenna
	- [ ] Dolph T antenna
	- Chapter 15
		- [ ] reflector antenna
		- [ ] plane antenna
		- [ ] corner antenna
		- [ ] parabolic antenna
		- [ ] spherical antenna
	- [ ] Chapter 6
	- [ ] Sky Wave Propagation
	- [ ] space wave ground wave
- CMOS

	- [ ] Dynamic Logic Circuits
	- [ ] Leakage & Subthreshold Current in Dynamic Pass Gate
	- [ ] Dynamic Bootstrapping Technique
	- [ ] Dynamic Latches with a Single Clock
	- [ ] Dynamic MIMO Logic Gates
	- [ ] Cascading Problem
	- [ ] CMOS Domino Logic
	- [ ] NP Domino Logic (NORA Logic?)
	- [ ] NORA CMOS Logic Circuit
	- [ ] Single-Phase NP Dynamic Logic Structure
	- [ ] Zipper CMOS Dynamic Logic
	
	- [ ] Pipelined True Single-Phase Clock (TSPC)
	- [ ] Two-Phase Clocking and Registers
	
	- [ ] Static CMOS
	- [ ] Propagation Delay = 5τ (rise/time pattern)
	- [ ] FOM = Power × Delay
	
	- [ ] Analysis of CMOS
	
	- [ ] CMOS Gates: Equivalent Inverter  
	- [ ] Example: Complex Gate  
	  - [ ] L → Resistance  
	  - [ ] W → Capacitance  
	
	- [ ] Gate Design
	
	- [ ] Definition of Propagation Delay Time
	- [ ] Contamination Delay Time
	- [ ] Rise Time
	- [ ] Fall Time
	- [ ] Edge Rate
	- [ ] Gate & Diffusion Capacitance
	- [ ] Equivalent RC Circuits
	- [ ] Linear Delay Model (Cg + Cd)
	- [ ] Logic Effort  
	  - [ ] Delay in a Logic Gate  
	  - [ ] Multistage Logic Networks  
	  - [ ] Choosing the Best Number of Stages  
	- [ ] Delay in a Logic Gate → CMOS VLSI Design
	- [ ] Delay Plot
	- [ ] Computing Logic Effort
	- [ ] Catalog of Gates
	- [ ] FO4 Operation
	- [ ] Ring Oscillator
	- [ ] Multistage Logic Networks
	- [ ] Branching Effort
	- [ ] Multistage Delays
	- [ ] Designing Fast Circuits
	- [ ] Gate Sizes
	- [ ] 3-Stage Path
