// Seed: 1386952223
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_8;
  always @(posedge 1 or "") $display(1);
  assign module_1.id_2 = 0;
  wire id_9;
endmodule
module module_1;
  tri0 id_2, id_3;
  wire id_4;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_3,
      id_2,
      id_4,
      id_3,
      id_4
  );
  assign id_3 = 1 ? 1 : 1 == id_2 < 1'b0;
endmodule
