<reference anchor="IEEE.1800-2009" target="https://ieeexplore.ieee.org/document/5985443">
  <front>
    <title>IEEE Standard for SystemVerilog--Unified Hardware Design, Specification, and Verification Language</title>
    <author>
      <organization abbrev="IEEE">Institute of Electrical and Electronics Engineers</organization>
      <address>
        <postal>
          <country>USA</country>
        </postal>
      </address>
    </author>
    <date year="2013" month="August" day="15"/>
    <keyword>IEEE standards</keyword>
    <keyword>Hardware design languages</keyword>
    <keyword>Computer languages</keyword>
    <keyword>Design automation</keyword>
    <keyword>Formal verification</keyword>
    <keyword>CADCAM</keyword>
    <keyword>1800-2009</keyword>
    <keyword>1364-2005</keyword>
    <keyword>assertions</keyword>
    <keyword>design automation</keyword>
    <keyword>design verification</keyword>
    <keyword>hardware description language</keyword>
    <keyword>HDL</keyword>
    <keyword>HDVL</keyword>
    <keyword>PLI</keyword>
    <keyword>programming language interface</keyword>
    <keyword>SystemVerilog</keyword>
    <keyword>Verilog</keyword>
    <keyword>VPI</keyword>
    <abstract>This standard represents a merger of two previous standards: IEEE Std 1364â„¢-2005 Verilog hardware description language (HDL) and IEEE Std 1800-2005 SystemVerilog unified hardware design, specification, and verification language. The 2005 SystemVerilog standard defines extensions to the 2005 Verilog standard. These two standards were designed to be used as one language. Merging the base Verilog language and the SystemVerilog extensions into a single standard provides users with all information regarding syntax and semantics in a single document.</abstract>
  </front>
</reference>