User-defined configuration file (/Users/sudo/CodeProjects/Tufts/EECE0193/Final_Project/EXPERIMENTS/Input/NVSim/iso_capacity/ReadLatency/SRAM/4096KB/4096KB.cfg) is loaded

Memory Cell: SRAM
Cell Area (F^2)    : 146.000 (14.600Fx10.000F)
Cell Aspect Ratio  : 1.460
SRAM Cell Access Transistor Width: 1.310F
SRAM Cell NMOS Width: 2.080F
SRAM Cell PMOS Width: 1.230F
[WARNING] Associativity setting is ignored for non-cache designs

====================
DESIGN SPECIFICATION
====================
Design Target: Random Access Memory
Capacity   : 4MB
Data Width : 128Bits (16Bytes)

Searching for the best solution that is optimized for read latency ...

=============
CONFIGURATION
=============
Bank Organization: 64 x 16
 - Row Activation   : 1 / 64
 - Column Activation: 16 / 16
Mat Organization: 2 x 2
 - Row Activation   : 2 / 2
 - Column Activation: 2 / 2
 - Subarray Size    : 64 Rows x 128 Columns
Mux Level:
 - Senseamp Mux      : 8
 - Output Level-1 Mux: 1
 - Output Level-2 Mux: 8
Local Wire:
 - Wire Type : Local Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Global Wire:
 - Wire Type : Global Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Buffer Design Style: Latency-Optimized
=============
   RESULT
=============
Area:
 - Total Area = 2.825mm x 1.066mm = 3.010mm^2
 |--- Mat Area      = 44.144um x 66.596um = 2939.802um^2   (78.764%)
 |--- Subarray Area = 22.072um x 31.144um = 687.402um^2   (84.213%)
 - Area Efficiency = 78.764%
Timing:
 -  Read Latency = 1.855ns
 |--- H-Tree Latency = 1.428ns
 |--- Mat Latency    = 427.080ps
    |--- Predecoder Latency = 123.295ps
    |--- Subarray Latency   = 303.785ps
       |--- Row Decoder Latency = 145.455ps
       |--- Bitline Latency     = 105.912ps
       |--- Senseamp Latency    = 3.988ps
       |--- Mux Latency         = 48.430ps
       |--- Precharge Latency   = 173.099ps
 - Write Latency = 1.141ns
 |--- H-Tree Latency = 714.000ps
 |--- Mat Latency    = 427.080ps
    |--- Predecoder Latency = 123.295ps
    |--- Subarray Latency   = 303.785ps
       |--- Row Decoder Latency = 145.455ps
       |--- Charge Latency      = 114.159ps
 - Read Bandwidth  = 48.276GB/s
 - Write Bandwidth = 52.669GB/s
Power:
 -  Read Dynamic Energy = 85.759pJ
 |--- H-Tree Dynamic Energy = 68.788pJ
 |--- Mat Dynamic Energy    = 1.061pJ per mat
    |--- Predecoder Dynamic Energy = 0.029pJ
    |--- Subarray Dynamic Energy   = 0.258pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.016pJ
       |--- Mux Decoder Dynamic Energy = 0.036pJ
       |--- Senseamp Dynamic Energy    = 0.006pJ
       |--- Mux Dynamic Energy         = 0.006pJ
       |--- Precharge Dynamic Energy   = 0.054pJ
 - Write Dynamic Energy = 73.098pJ
 |--- H-Tree Dynamic Energy = 68.788pJ
 |--- Mat Dynamic Energy    = 0.269pJ per mat
    |--- Predecoder Dynamic Energy = 0.029pJ
    |--- Subarray Dynamic Energy   = 0.060pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.016pJ
       |--- Mux Decoder Dynamic Energy = 0.036pJ
       |--- Mux Dynamic Energy         = 0.006pJ
 - Leakage Power = 427.646uW
 |--- H-Tree Leakage Power = 0.000pW
 |--- Mat Leakage Power    = 417.623nW per mat

Finished!
