HelpInfo,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:_74HC112
Implementation;Synthesis|| MT530 ||@W:Found inferred clock _74HC112|Clk which controls 1 sequential elements including Q. This clock has no specified timing constraint which may adversely impact design performance. ||_74HC112.srr(106);liberoaction://cross_probe/hdl/file/'D:\chang\_74HC112\synthesis\_74HC112.srr'/linenumber/106||hc112.v(8);liberoaction://cross_probe/hdl/file/'d:\chang\_74hc112\hdl\hc112.v'/linenumber/8
Implementation;Synthesis|| MT420 ||@W:Found inferred clock _74HC112|Clk with period 10.00ns. Please declare a user-defined clock on object "p:Clk"||_74HC112.srr(232);liberoaction://cross_probe/hdl/file/'D:\chang\_74HC112\synthesis\_74HC112.srr'/linenumber/232||null;null
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||_74HC112.srr(248);liberoaction://cross_probe/hdl/file/'D:\chang\_74HC112\synthesis\_74HC112.srr'/linenumber/248||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||_74HC112.srr(250);liberoaction://cross_probe/hdl/file/'D:\chang\_74HC112\synthesis\_74HC112.srr'/linenumber/250||null;null
