$date
	Thu Oct 27 22:10:13 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module halfaddertb $end
$var wire 1 ! sumOut $end
$var wire 1 " carryOut $end
$var reg 1 # input1 $end
$var reg 1 $ input2 $end
$scope module uut $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 " carry $end
$var wire 1 ! sum $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
0!
$end
#20000
1"
1$
1#
#40000
1!
0"
0$
#60000
1$
0#
#100000
