{
  "module_name": "sm3-avx-asm_64.S",
  "hash_id": "10f0f8682a7f73c3caeba697a87716e1f117c705cfb55474ad76708b4d7e27e8",
  "original_prompt": "Ingested from linux-6.6.14/arch/x86/crypto/sm3-avx-asm_64.S",
  "human_readable_source": " \n \n\n \n\n#include <linux/linkage.h>\n#include <linux/cfi_types.h>\n#include <asm/frame.h>\n\n \n\n#define state_h0 0\n#define state_h1 4\n#define state_h2 8\n#define state_h3 12\n#define state_h4 16\n#define state_h5 20\n#define state_h6 24\n#define state_h7 28\n\n \n\n \n\n#define K0   2043430169   \n#define K1   -208106958   \n#define K2   -416213915   \n#define K3   -832427829   \n#define K4  -1664855657   \n#define K5    965255983   \n#define K6   1930511966   \n#define K7   -433943364   \n#define K8   -867886727   \n#define K9  -1735773453   \n#define K10   823420391   \n#define K11  1646840782   \n#define K12 -1001285732   \n#define K13 -2002571463   \n#define K14   289824371   \n#define K15   579648742   \n#define K16 -1651869049   \n#define K17   991229199   \n#define K18  1982458398   \n#define K19  -330050500   \n#define K20  -660100999   \n#define K21 -1320201997   \n#define K22  1654563303   \n#define K23  -985840690   \n#define K24 -1971681379   \n#define K25   351604539   \n#define K26   703209078   \n#define K27  1406418156   \n#define K28 -1482130984   \n#define K29  1330705329   \n#define K30 -1633556638   \n#define K31  1027854021   \n#define K32  2055708042   \n#define K33  -183551212   \n#define K34  -367102423   \n#define K35  -734204845   \n#define K36 -1468409689   \n#define K37  1358147919   \n#define K38 -1578671458   \n#define K39  1137624381   \n#define K40 -2019718534   \n#define K41   255530229   \n#define K42   511060458   \n#define K43  1022120916   \n#define K44  2044241832   \n#define K45  -206483632   \n#define K46  -412967263   \n#define K47  -825934525   \n#define K48 -1651869049   \n#define K49   991229199   \n#define K50  1982458398   \n#define K51  -330050500   \n#define K52  -660100999   \n#define K53 -1320201997   \n#define K54  1654563303   \n#define K55  -985840690   \n#define K56 -1971681379   \n#define K57   351604539   \n#define K58   703209078   \n#define K59  1406418156   \n#define K60 -1482130984   \n#define K61  1330705329   \n#define K62 -1633556638   \n#define K63  1027854021   \n\n \n\n#define RSTATE %rdi\n#define RDATA  %rsi\n#define RNBLKS %rdx\n\n#define t0 %eax\n#define t1 %ebx\n#define t2 %ecx\n\n#define a %r8d\n#define b %r9d\n#define c %r10d\n#define d %r11d\n#define e %r12d\n#define f %r13d\n#define g %r14d\n#define h %r15d\n\n#define W0 %xmm0\n#define W1 %xmm1\n#define W2 %xmm2\n#define W3 %xmm3\n#define W4 %xmm4\n#define W5 %xmm5\n\n#define XTMP0 %xmm6\n#define XTMP1 %xmm7\n#define XTMP2 %xmm8\n#define XTMP3 %xmm9\n#define XTMP4 %xmm10\n#define XTMP5 %xmm11\n#define XTMP6 %xmm12\n\n#define BSWAP_REG %xmm15\n\n \n\n#define STACK_W_SIZE        (32 * 2 * 3)\n#define STACK_REG_SAVE_SIZE (64)\n\n#define STACK_W             (0)\n#define STACK_REG_SAVE      (STACK_W + STACK_W_SIZE)\n#define STACK_SIZE          (STACK_REG_SAVE + STACK_REG_SAVE_SIZE)\n\n \n\n#define roll2(v, reg)\t\t\\\n\troll $(v), reg;\n\n#define roll3mov(v, src, dst)\t\\\n\tmovl src, dst;\t\t\\\n\troll $(v), dst;\n\n#define roll3(v, src, dst)\t\\\n\trorxl $(32-(v)), src, dst;\n\n#define addl2(a, out)\t\t\\\n\tleal (a, out), out;\n\n \n\n#define GG1(x, y, z, o, t)\t\\\n\tmovl x, o;\t\t\\\n\txorl y, o;\t\t\\\n\txorl z, o;\n\n#define FF1(x, y, z, o, t) GG1(x, y, z, o, t)\n\n#define GG2(x, y, z, o, t)\t\\\n\tandnl z, x, o;\t\t\\\n\tmovl y, t;\t\t\\\n\tandl x, t;\t\t\\\n\taddl2(t, o);\n\n#define FF2(x, y, z, o, t)\t\\\n\tmovl y, o;\t\t\\\n\txorl x, o;\t\t\\\n\tmovl y, t;\t\t\\\n\tandl x, t;\t\t\\\n\tandl z, o;\t\t\\\n\txorl t, o;\n\n#define R(i, a, b, c, d, e, f, g, h, round, widx, wtype)\t\t\\\n\t \t\t\t\t\t\t\\\n\troll3mov(12, a, t0);   \\\n\t \t\t\t\t\\\n\tleal K##round(t0, e, 1), t1;\t\t\t\t\t\\\n\troll2(7, t1);\t\t\t\t\t\t\t\\\n\t \t\t\t\t\t\t\\\n\taddl wtype##_W1_ADDR(round, widx), h;\t\t\t\t\\\n\t \t\t\t\t\t\t\\\n\taddl2(t1, h);\t\t\t\t\t\t\t\\\n\t \t\t\t\t\t\t\\\n\txorl t1, t0;\t\t\t\t\t\t\t\\\n\t \t\t\t\t\t\t\\\n\taddl wtype##_W1W2_ADDR(round, widx), d;\t\t\t\t\\\n\t \t\t\t\t\t\\\n\tFF##i(a, b, c, t1, t2);\t\t\t\t\t\t\\\n\t \t\t\t\t\t\t\\\n\taddl2(t1, d);\t\t\t\t\t\t\t\\\n\t \t\t\t\t\t\t\\\n\tGG##i(e, f, g, t2, t1);\t\t\t\t\t\t\\\n\t \t\t\t\t\t\t\\\n\taddl2(t2, h);\t\t\t\t\t\t\t\\\n\t \t\t\t\t\t\t\\\n\troll2(19, f);\t\t\t\t\t\t\t\\\n\t \t\t\t\t\t\t\\\n\taddl2(t0, d);\t\t\t\t\t\t\t\\\n\t \t\t\t\t\t\t\\\n\troll2(9, b);\t\t\t\t\t\t\t\\\n\t \t\t\t\t\t\t\\\n\troll3(9, h, t2);\t\t\t\t\t\t\\\n\troll3(17, h, t1);\t\t\t\t\t\t\\\n\txorl t2, h;\t\t\t\t\t\t\t\\\n\txorl t1, h;\n\n#define R1(a, b, c, d, e, f, g, h, round, widx, wtype) \\\n\tR(1, a, b, c, d, e, f, g, h, round, widx, wtype)\n\n#define R2(a, b, c, d, e, f, g, h, round, widx, wtype) \\\n\tR(2, a, b, c, d, e, f, g, h, round, widx, wtype)\n\n \n\n \n#define IW_W_ADDR(round, widx, offs) \\\n\t(STACK_W + ((round) / 4) * 64 + (offs) + ((widx) * 4))(%rsp)\n\n \n#define XW_W_ADDR(round, widx, offs) \\\n\t(STACK_W + ((((round) / 3) - 4) % 2) * 64 + (offs) + ((widx) * 4))(%rsp)\n\n \n#define IW_W1_ADDR(round, widx)   IW_W_ADDR(round, widx, 0)\n#define IW_W1W2_ADDR(round, widx) IW_W_ADDR(round, widx, 32)\n\n \n#define XW_W1_ADDR(round, widx)   XW_W_ADDR(round, widx, 0)\n#define XW_W1W2_ADDR(round, widx) XW_W_ADDR(round, widx, 32)\n\n \n#define LOAD_W_XMM_1()\t\t\t\t\t\t\t\\\n\tvmovdqu 0*16(RDATA), XTMP0;  \t\t\\\n\tvmovdqu 1*16(RDATA), XTMP1;  \t\t\\\n\tvmovdqu 2*16(RDATA), XTMP2;  \t\\\n\tvmovdqu 3*16(RDATA), XTMP3;  \t\\\n\tvpshufb BSWAP_REG, XTMP0, XTMP0;\t\t\t\t\\\n\tvpshufb BSWAP_REG, XTMP1, XTMP1;\t\t\t\t\\\n\tvpshufb BSWAP_REG, XTMP2, XTMP2;\t\t\t\t\\\n\tvpshufb BSWAP_REG, XTMP3, XTMP3;\t\t\t\t\\\n\tvpxor XTMP0, XTMP1, XTMP4;\t\t\t\t\t\\\n\tvpxor XTMP1, XTMP2, XTMP5;\t\t\t\t\t\\\n\tvpxor XTMP2, XTMP3, XTMP6;\t\t\t\t\t\\\n\tleaq 64(RDATA), RDATA;\t\t\t\t\t\t\\\n\tvmovdqa XTMP0, IW_W1_ADDR(0, 0);\t\t\t\t\\\n\tvmovdqa XTMP4, IW_W1W2_ADDR(0, 0);\t\t\t\t\\\n\tvmovdqa XTMP1, IW_W1_ADDR(4, 0);\t\t\t\t\\\n\tvmovdqa XTMP5, IW_W1W2_ADDR(4, 0);\n\n#define LOAD_W_XMM_2()\t\t\t\t\\\n\tvmovdqa XTMP2, IW_W1_ADDR(8, 0);\t\\\n\tvmovdqa XTMP6, IW_W1W2_ADDR(8, 0);\n\n#define LOAD_W_XMM_3()\t\t\t\t\t\t\t\\\n\tvpshufd $0b00000000, XTMP0, W0;  \t\\\n\tvpshufd $0b11111001, XTMP0, W1;  \t\\\n\tvmovdqa XTMP1, W2;               \t\\\n\tvpalignr $12, XTMP1, XTMP2, W3;  \t\\\n\tvpalignr $8, XTMP2, XTMP3, W4;   \t\\\n\tvpshufd $0b11111001, XTMP3, W5;  \n\n \n#define SCHED_W_0(round, w0, w1, w2, w3, w4, w5)\t\t\t\\\n\t \t\t\t\t\t\\\n\tvpshufd $0b10111111, w0, XTMP0;\t\t\t\t\t\\\n\tvpalignr $12, XTMP0, w1, XTMP0;  \t\\\n\t \t\t\t\t\t\\\n\tvpshufd $0b10111111, w1, XTMP1;\t\t\t\t\t\\\n\tvpalignr $12, XTMP1, w2, XTMP1;\t\t\t\t\t\\\n\t \t\t\t\t\t\t\\\n\t \t\t\t\t\t\\\n\tvpxor w3, XTMP0, XTMP0;\n\n#define SCHED_W_1(round, w0, w1, w2, w3, w4, w5)\t\\\n\t \t\t\t\t\\\n\t \t\t\\\n\tvpslld $15, w5, XTMP2;\t\t\t\t\\\n\tvpsrld $(32-15), w5, XTMP3;\t\t\t\\\n\tvpxor XTMP2, XTMP3, XTMP3;\t\t\t\\\n\tvpxor XTMP3, XTMP0, XTMP0;\t\t\t\\\n\t \t\t\t\\\n\tvpslld $7, XTMP1, XTMP5;\t\t\t\\\n\tvpsrld $(32-7), XTMP1, XTMP1;\t\t\t\\\n\tvpxor XTMP5, XTMP1, XTMP1;\t\t\t\\\n\t \t\t\t\\\n\tvpxor w4, XTMP1, XTMP1;\t\t\t\t\\\n\t \t\t\t\t\\\n\t \t\t\t\\\n\tvpslld $15, XTMP0, XTMP5;\t\t\t\\\n\tvpsrld $(32-15), XTMP0, XTMP6;\t\t\t\\\n\tvpslld $23, XTMP0, XTMP2;\t\t\t\\\n\tvpsrld $(32-23), XTMP0, XTMP3;\t\t\t\\\n\tvpxor XTMP0, XTMP1, XTMP1;\t\t\t\\\n\tvpxor XTMP6, XTMP5, XTMP5;\t\t\t\\\n\tvpxor XTMP3, XTMP2, XTMP2;\t\t\t\\\n\tvpxor XTMP2, XTMP5, XTMP5;\t\t\t\\\n\tvpxor XTMP5, XTMP1, w0;\n\n#define SCHED_W_2(round, w0, w1, w2, w3, w4, w5)\t\\\n\t \t\t\t\t\\\n\tvpshufd $0b10111111, w4, XTMP4;\t\t\t\\\n\tvpalignr $12, XTMP4, w5, XTMP4;\t\t\t\\\n\tvmovdqa XTMP4, XW_W1_ADDR((round), 0);\t\t\\\n\t \t\t\t\t\\\n\tvpxor w0, XTMP4, XTMP1;\t\t\t\t\\\n\tvmovdqa XTMP1, XW_W1W2_ADDR((round), 0);\n\n\n.section\t.rodata.cst16, \"aM\", @progbits, 16\n.align 16\n\n.Lbe32mask:\n\t.long 0x00010203, 0x04050607, 0x08090a0b, 0x0c0d0e0f\n\n.text\n\n \nSYM_TYPED_FUNC_START(sm3_transform_avx)\n\t \n\tvzeroupper;\n\n\tpushq %rbp;\n\tmovq %rsp, %rbp;\n\n\tmovq %rdx, RNBLKS;\n\n\tsubq $STACK_SIZE, %rsp;\n\tandq $(~63), %rsp;\n\n\tmovq %rbx, (STACK_REG_SAVE + 0 * 8)(%rsp);\n\tmovq %r15, (STACK_REG_SAVE + 1 * 8)(%rsp);\n\tmovq %r14, (STACK_REG_SAVE + 2 * 8)(%rsp);\n\tmovq %r13, (STACK_REG_SAVE + 3 * 8)(%rsp);\n\tmovq %r12, (STACK_REG_SAVE + 4 * 8)(%rsp);\n\n\tvmovdqa .Lbe32mask (%rip), BSWAP_REG;\n\n\t \n\tmovl state_h0(RSTATE), a;\n\tmovl state_h1(RSTATE), b;\n\tmovl state_h2(RSTATE), c;\n\tmovl state_h3(RSTATE), d;\n\tmovl state_h4(RSTATE), e;\n\tmovl state_h5(RSTATE), f;\n\tmovl state_h6(RSTATE), g;\n\tmovl state_h7(RSTATE), h;\n\n.align 16\n.Loop:\n\t \n\tLOAD_W_XMM_1();\n\n\tleaq -1(RNBLKS), RNBLKS;\n\n\t \n\tR1(a, b, c, d, e, f, g, h, 0, 0, IW); LOAD_W_XMM_2();\n\tR1(d, a, b, c, h, e, f, g, 1, 1, IW);\n\tR1(c, d, a, b, g, h, e, f, 2, 2, IW);\n\tR1(b, c, d, a, f, g, h, e, 3, 3, IW); LOAD_W_XMM_3();\n\n\t \n\tR1(a, b, c, d, e, f, g, h, 4, 0, IW);\n\tR1(d, a, b, c, h, e, f, g, 5, 1, IW);\n\tR1(c, d, a, b, g, h, e, f, 6, 2, IW); SCHED_W_0(12, W0, W1, W2, W3, W4, W5);\n\tR1(b, c, d, a, f, g, h, e, 7, 3, IW); SCHED_W_1(12, W0, W1, W2, W3, W4, W5);\n\n\t \n\tR1(a, b, c, d, e, f, g, h, 8, 0, IW); SCHED_W_2(12, W0, W1, W2, W3, W4, W5);\n\tR1(d, a, b, c, h, e, f, g, 9, 1, IW); SCHED_W_0(15, W1, W2, W3, W4, W5, W0);\n\tR1(c, d, a, b, g, h, e, f, 10, 2, IW); SCHED_W_1(15, W1, W2, W3, W4, W5, W0);\n\tR1(b, c, d, a, f, g, h, e, 11, 3, IW); SCHED_W_2(15, W1, W2, W3, W4, W5, W0);\n\n\t \n\tR1(a, b, c, d, e, f, g, h, 12, 0, XW); SCHED_W_0(18, W2, W3, W4, W5, W0, W1);\n\tR1(d, a, b, c, h, e, f, g, 13, 1, XW); SCHED_W_1(18, W2, W3, W4, W5, W0, W1);\n\tR1(c, d, a, b, g, h, e, f, 14, 2, XW); SCHED_W_2(18, W2, W3, W4, W5, W0, W1);\n\n\t \n\tR1(b, c, d, a, f, g, h, e, 15, 0, XW); SCHED_W_0(21, W3, W4, W5, W0, W1, W2);\n\tR2(a, b, c, d, e, f, g, h, 16, 1, XW); SCHED_W_1(21, W3, W4, W5, W0, W1, W2);\n\tR2(d, a, b, c, h, e, f, g, 17, 2, XW); SCHED_W_2(21, W3, W4, W5, W0, W1, W2);\n\n\t \n\tR2(c, d, a, b, g, h, e, f, 18, 0, XW); SCHED_W_0(24, W4, W5, W0, W1, W2, W3);\n\tR2(b, c, d, a, f, g, h, e, 19, 1, XW); SCHED_W_1(24, W4, W5, W0, W1, W2, W3);\n\tR2(a, b, c, d, e, f, g, h, 20, 2, XW); SCHED_W_2(24, W4, W5, W0, W1, W2, W3);\n\n\t \n\tR2(d, a, b, c, h, e, f, g, 21, 0, XW); SCHED_W_0(27, W5, W0, W1, W2, W3, W4);\n\tR2(c, d, a, b, g, h, e, f, 22, 1, XW); SCHED_W_1(27, W5, W0, W1, W2, W3, W4);\n\tR2(b, c, d, a, f, g, h, e, 23, 2, XW); SCHED_W_2(27, W5, W0, W1, W2, W3, W4);\n\n\t \n\tR2(a, b, c, d, e, f, g, h, 24, 0, XW); SCHED_W_0(30, W0, W1, W2, W3, W4, W5);\n\tR2(d, a, b, c, h, e, f, g, 25, 1, XW); SCHED_W_1(30, W0, W1, W2, W3, W4, W5);\n\tR2(c, d, a, b, g, h, e, f, 26, 2, XW); SCHED_W_2(30, W0, W1, W2, W3, W4, W5);\n\n\t \n\tR2(b, c, d, a, f, g, h, e, 27, 0, XW); SCHED_W_0(33, W1, W2, W3, W4, W5, W0);\n\tR2(a, b, c, d, e, f, g, h, 28, 1, XW); SCHED_W_1(33, W1, W2, W3, W4, W5, W0);\n\tR2(d, a, b, c, h, e, f, g, 29, 2, XW); SCHED_W_2(33, W1, W2, W3, W4, W5, W0);\n\n\t \n\tR2(c, d, a, b, g, h, e, f, 30, 0, XW); SCHED_W_0(36, W2, W3, W4, W5, W0, W1);\n\tR2(b, c, d, a, f, g, h, e, 31, 1, XW); SCHED_W_1(36, W2, W3, W4, W5, W0, W1);\n\tR2(a, b, c, d, e, f, g, h, 32, 2, XW); SCHED_W_2(36, W2, W3, W4, W5, W0, W1);\n\n\t \n\tR2(d, a, b, c, h, e, f, g, 33, 0, XW); SCHED_W_0(39, W3, W4, W5, W0, W1, W2);\n\tR2(c, d, a, b, g, h, e, f, 34, 1, XW); SCHED_W_1(39, W3, W4, W5, W0, W1, W2);\n\tR2(b, c, d, a, f, g, h, e, 35, 2, XW); SCHED_W_2(39, W3, W4, W5, W0, W1, W2);\n\n\t \n\tR2(a, b, c, d, e, f, g, h, 36, 0, XW); SCHED_W_0(42, W4, W5, W0, W1, W2, W3);\n\tR2(d, a, b, c, h, e, f, g, 37, 1, XW); SCHED_W_1(42, W4, W5, W0, W1, W2, W3);\n\tR2(c, d, a, b, g, h, e, f, 38, 2, XW); SCHED_W_2(42, W4, W5, W0, W1, W2, W3);\n\n\t \n\tR2(b, c, d, a, f, g, h, e, 39, 0, XW); SCHED_W_0(45, W5, W0, W1, W2, W3, W4);\n\tR2(a, b, c, d, e, f, g, h, 40, 1, XW); SCHED_W_1(45, W5, W0, W1, W2, W3, W4);\n\tR2(d, a, b, c, h, e, f, g, 41, 2, XW); SCHED_W_2(45, W5, W0, W1, W2, W3, W4);\n\n\t \n\tR2(c, d, a, b, g, h, e, f, 42, 0, XW); SCHED_W_0(48, W0, W1, W2, W3, W4, W5);\n\tR2(b, c, d, a, f, g, h, e, 43, 1, XW); SCHED_W_1(48, W0, W1, W2, W3, W4, W5);\n\tR2(a, b, c, d, e, f, g, h, 44, 2, XW); SCHED_W_2(48, W0, W1, W2, W3, W4, W5);\n\n\t \n\tR2(d, a, b, c, h, e, f, g, 45, 0, XW); SCHED_W_0(51, W1, W2, W3, W4, W5, W0);\n\tR2(c, d, a, b, g, h, e, f, 46, 1, XW); SCHED_W_1(51, W1, W2, W3, W4, W5, W0);\n\tR2(b, c, d, a, f, g, h, e, 47, 2, XW); SCHED_W_2(51, W1, W2, W3, W4, W5, W0);\n\n\t \n\tR2(a, b, c, d, e, f, g, h, 48, 0, XW); SCHED_W_0(54, W2, W3, W4, W5, W0, W1);\n\tR2(d, a, b, c, h, e, f, g, 49, 1, XW); SCHED_W_1(54, W2, W3, W4, W5, W0, W1);\n\tR2(c, d, a, b, g, h, e, f, 50, 2, XW); SCHED_W_2(54, W2, W3, W4, W5, W0, W1);\n\n\t \n\tR2(b, c, d, a, f, g, h, e, 51, 0, XW); SCHED_W_0(57, W3, W4, W5, W0, W1, W2);\n\tR2(a, b, c, d, e, f, g, h, 52, 1, XW); SCHED_W_1(57, W3, W4, W5, W0, W1, W2);\n\tR2(d, a, b, c, h, e, f, g, 53, 2, XW); SCHED_W_2(57, W3, W4, W5, W0, W1, W2);\n\n\t \n\tR2(c, d, a, b, g, h, e, f, 54, 0, XW); SCHED_W_0(60, W4, W5, W0, W1, W2, W3);\n\tR2(b, c, d, a, f, g, h, e, 55, 1, XW); SCHED_W_1(60, W4, W5, W0, W1, W2, W3);\n\tR2(a, b, c, d, e, f, g, h, 56, 2, XW); SCHED_W_2(60, W4, W5, W0, W1, W2, W3);\n\n\t \n\tR2(d, a, b, c, h, e, f, g, 57, 0, XW); SCHED_W_0(63, W5, W0, W1, W2, W3, W4);\n\tR2(c, d, a, b, g, h, e, f, 58, 1, XW);\n\tR2(b, c, d, a, f, g, h, e, 59, 2, XW); SCHED_W_1(63, W5, W0, W1, W2, W3, W4);\n\n\t \n\tR2(a, b, c, d, e, f, g, h, 60, 0, XW);\n\tR2(d, a, b, c, h, e, f, g, 61, 1, XW); SCHED_W_2(63, W5, W0, W1, W2, W3, W4);\n\tR2(c, d, a, b, g, h, e, f, 62, 2, XW);\n\n\t \n\tR2(b, c, d, a, f, g, h, e, 63, 0, XW);\n\n\t \n\txorl state_h0(RSTATE), a;\n\txorl state_h1(RSTATE), b;\n\txorl state_h2(RSTATE), c;\n\txorl state_h3(RSTATE), d;\n\tmovl a, state_h0(RSTATE);\n\tmovl b, state_h1(RSTATE);\n\tmovl c, state_h2(RSTATE);\n\tmovl d, state_h3(RSTATE);\n\txorl state_h4(RSTATE), e;\n\txorl state_h5(RSTATE), f;\n\txorl state_h6(RSTATE), g;\n\txorl state_h7(RSTATE), h;\n\tmovl e, state_h4(RSTATE);\n\tmovl f, state_h5(RSTATE);\n\tmovl g, state_h6(RSTATE);\n\tmovl h, state_h7(RSTATE);\n\n\tcmpq $0, RNBLKS;\n\tjne .Loop;\n\n\tvzeroall;\n\n\tmovq (STACK_REG_SAVE + 0 * 8)(%rsp), %rbx;\n\tmovq (STACK_REG_SAVE + 1 * 8)(%rsp), %r15;\n\tmovq (STACK_REG_SAVE + 2 * 8)(%rsp), %r14;\n\tmovq (STACK_REG_SAVE + 3 * 8)(%rsp), %r13;\n\tmovq (STACK_REG_SAVE + 4 * 8)(%rsp), %r12;\n\n\tvmovdqa %xmm0, IW_W1_ADDR(0, 0);\n\tvmovdqa %xmm0, IW_W1W2_ADDR(0, 0);\n\tvmovdqa %xmm0, IW_W1_ADDR(4, 0);\n\tvmovdqa %xmm0, IW_W1W2_ADDR(4, 0);\n\tvmovdqa %xmm0, IW_W1_ADDR(8, 0);\n\tvmovdqa %xmm0, IW_W1W2_ADDR(8, 0);\n\n\tmovq %rbp, %rsp;\n\tpopq %rbp;\n\tRET;\nSYM_FUNC_END(sm3_transform_avx)\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}