

================================================================
== Vitis HLS Report for 'conv3'
================================================================
* Date:           Thu Oct 16 20:29:14 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |    Latency (cycles)   |   Latency (absolute)  |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |  493280161|  493280161|  4.933 sec|  4.933 sec|  493280161|  493280161|       no|
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+-----------+-----------+----------+-----------+-----------+------+----------+
        |                          |    Latency (cycles)   | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name        |    min    |    max    |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------+-----------+-----------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_13_2         |  493280160|  493280160|   1934432|          -|          -|   255|        no|
        | + VITIS_LOOP_14_3        |    1934430|    1934430|      7586|          -|          -|   255|        no|
        |  ++ VITIS_LOOP_18_4      |       7584|       7584|       237|          -|          -|    32|        no|
        |   +++ VITIS_LOOP_19_5    |        235|        235|        47|          -|          -|     5|        no|
        |    ++++ VITIS_LOOP_30_6  |         45|         45|         9|          -|          -|     5|        no|
        +--------------------------+-----------+-----------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     468|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     137|    -|
|Register         |        -|     -|     366|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     366|     605|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln13_fu_255_p2     |         +|   0|  0|  15|           8|           1|
    |add_ln14_fu_285_p2     |         +|   0|  0|  15|           8|           1|
    |add_ln18_fu_349_p2     |         +|   0|  0|  13|           6|           1|
    |add_ln19_fu_397_p2     |         +|   0|  0|  10|           3|           1|
    |add_ln20_1_fu_413_p2   |         +|   0|  0|  17|          10|          10|
    |add_ln20_fu_403_p2     |         +|   0|  0|  10|           3|           3|
    |add_ln30_fu_513_p2     |         +|   0|  0|  10|           3|           1|
    |add_ln31_1_fu_529_p2   |         +|   0|  0|  17|          10|          10|
    |add_ln31_fu_519_p2     |         +|   0|  0|  10|           3|           3|
    |add_ln41_1_fu_364_p2   |         +|   0|  0|  16|           9|           9|
    |add_ln41_2_fu_385_p2   |         +|   0|  0|  17|          10|          10|
    |add_ln41_3_fu_466_p2   |         +|   0|  0|  23|          16|          16|
    |add_ln41_4_fu_497_p2   |         +|   0|  0|  17|          10|          10|
    |add_ln41_5_fu_582_p2   |         +|   0|  0|  28|          21|          21|
    |add_ln41_fu_337_p2     |         +|   0|  0|  16|           9|           9|
    |add_ln46_fu_265_p2     |         +|   0|  0|  23|          16|          16|
    |sub_ln41_1_fu_487_p2   |         -|   0|  0|  28|          21|          21|
    |sub_ln41_fu_315_p2     |         -|   0|  0|  22|          15|          15|
    |sub_ln46_fu_239_p2     |         -|   0|  0|  23|          16|          16|
    |icmp_ln13_fu_249_p2    |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln14_fu_279_p2    |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln18_fu_343_p2    |      icmp|   0|  0|  14|           6|           7|
    |icmp_ln19_fu_391_p2    |      icmp|   0|  0|  10|           3|           3|
    |icmp_ln24_fu_426_p2    |      icmp|   0|  0|  17|          10|           8|
    |icmp_ln30_fu_507_p2    |      icmp|   0|  0|  10|           3|           3|
    |icmp_ln35_fu_542_p2    |      icmp|   0|  0|  17|          10|           8|
    |or_ln22_fu_448_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln33_fu_564_p2      |        or|   0|  0|   2|           1|           1|
    |ix_fu_570_p3           |    select|   0|  0|  10|           1|          10|
    |iy_fu_454_p3           |    select|   0|  0|  10|           1|          10|
    |select_ln22_fu_440_p3  |    select|   0|  0|   8|           1|           1|
    |select_ln33_fu_556_p3  |    select|   0|  0|   8|           1|           1|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 468|         251|         231|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |acc_2_reg_175  |   9|          2|   32|         64|
    |acc_3_reg_198  |   9|          2|   32|         64|
    |acc_reg_154    |   9|          2|   32|         64|
    |ap_NS_fsm      |  65|         15|    1|         15|
    |ic_reg_143     |   9|          2|    6|         12|
    |kx_reg_187     |   9|          2|    3|          6|
    |ky_reg_164     |   9|          2|    3|          6|
    |x_reg_132      |   9|          2|    8|         16|
    |y_fu_84        |   9|          2|    8|         16|
    +---------------+----+-----------+-----+-----------+
    |Total          | 137|         31|  125|        263|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |acc_2_reg_175               |  32|   0|   32|          0|
    |acc_3_reg_198               |  32|   0|   32|          0|
    |acc_reg_154                 |  32|   0|   32|          0|
    |add_ln13_reg_621            |   8|   0|    8|          0|
    |add_ln14_reg_639            |   8|   0|    8|          0|
    |add_ln18_reg_657            |   6|   0|    6|          0|
    |add_ln19_reg_670            |   3|   0|    3|          0|
    |add_ln30_reg_688            |   3|   0|    3|          0|
    |add_ln41_2_reg_662          |  10|   0|   10|          0|
    |add_ln41_reg_649            |   9|   0|    9|          0|
    |ap_CS_fsm                   |  14|   0|   14|          0|
    |conv3_weights_load_reg_703  |  32|   0|   32|          0|
    |feat2_load_reg_698          |  32|   0|   32|          0|
    |ic_reg_143                  |   6|   0|    6|          0|
    |kx_reg_187                  |   3|   0|    3|          0|
    |ky_reg_164                  |   3|   0|    3|          0|
    |mul_reg_713                 |  32|   0|   32|          0|
    |output_ftmap_addr_reg_626   |  16|   0|   16|          0|
    |sext_ln41_reg_644           |  16|   0|   16|          0|
    |sub_ln41_1_reg_675          |  21|   0|   21|          0|
    |sub_ln46_reg_608            |  16|   0|   16|          0|
    |x_reg_132                   |   8|   0|    8|          0|
    |y_fu_84                     |   8|   0|    8|          0|
    |zext_ln13_reg_613           |   8|   0|   10|          2|
    |zext_ln14_reg_631           |   8|   0|   10|          2|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 366|   0|  370|          4|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------+-----+-----+------------+---------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|          conv3|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|          conv3|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|          conv3|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|          conv3|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|          conv3|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|          conv3|  return value|
|grp_fu_3424_p_din0      |  out|   32|  ap_ctrl_hs|          conv3|  return value|
|grp_fu_3424_p_din1      |  out|   32|  ap_ctrl_hs|          conv3|  return value|
|grp_fu_3424_p_opcode    |  out|    2|  ap_ctrl_hs|          conv3|  return value|
|grp_fu_3424_p_dout0     |   in|   32|  ap_ctrl_hs|          conv3|  return value|
|grp_fu_3424_p_ce        |  out|    1|  ap_ctrl_hs|          conv3|  return value|
|grp_fu_3428_p_din0      |  out|   32|  ap_ctrl_hs|          conv3|  return value|
|grp_fu_3428_p_din1      |  out|   32|  ap_ctrl_hs|          conv3|  return value|
|grp_fu_3428_p_dout0     |   in|   32|  ap_ctrl_hs|          conv3|  return value|
|grp_fu_3428_p_ce        |  out|    1|  ap_ctrl_hs|          conv3|  return value|
|conv3_weights_address0  |  out|   10|   ap_memory|  conv3_weights|         array|
|conv3_weights_ce0       |  out|    1|   ap_memory|  conv3_weights|         array|
|conv3_weights_q0        |   in|   32|   ap_memory|  conv3_weights|         array|
|b_0_0_val               |   in|   32|     ap_none|      b_0_0_val|        scalar|
|output_ftmap_address0   |  out|   16|   ap_memory|   output_ftmap|         array|
|output_ftmap_ce0        |  out|    1|   ap_memory|   output_ftmap|         array|
|output_ftmap_we0        |  out|    1|   ap_memory|   output_ftmap|         array|
|output_ftmap_d0         |  out|   32|   ap_memory|   output_ftmap|         array|
|feat2_address0          |  out|   21|   ap_memory|          feat2|         array|
|feat2_ce0               |  out|    1|   ap_memory|          feat2|         array|
|feat2_q0                |   in|   32|   ap_memory|          feat2|         array|
+------------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 6 4 
6 --> 7 5 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 6 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%y = alloca i32 1"   --->   Operation 15 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_ftmap, void @empty_8, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv3_weights, void @empty_8, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%b_0_0_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %b_0_0_val" [src/conv3.cpp:13]   --->   Operation 18 'read' 'b_0_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.42ns)   --->   "%store_ln13 = store i8 0, i8 %y" [src/conv3.cpp:13]   --->   Operation 19 'store' 'store_ln13' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln13 = br void %VITIS_LOOP_14_3" [src/conv3.cpp:13]   --->   Operation 20 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.85>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%y_2 = load i8 %y" [src/conv3.cpp:13]   --->   Operation 21 'load' 'y_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i8 %y_2" [src/conv3.cpp:46]   --->   Operation 22 'zext' 'zext_ln46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %y_2, i8 0" [src/conv3.cpp:46]   --->   Operation 23 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.85ns)   --->   "%sub_ln46 = sub i16 %tmp, i16 %zext_ln46" [src/conv3.cpp:46]   --->   Operation 24 'sub' 'sub_ln46' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i8 %y_2" [src/conv3.cpp:13]   --->   Operation 25 'zext' 'zext_ln13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.76ns)   --->   "%icmp_ln13 = icmp_eq  i8 %y_2, i8 255" [src/conv3.cpp:13]   --->   Operation 26 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.76ns)   --->   "%add_ln13 = add i8 %y_2, i8 1" [src/conv3.cpp:13]   --->   Operation 27 'add' 'add_ln13' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln13 = br i1 %icmp_ln13, void %VITIS_LOOP_14_3.split, void %for.end71" [src/conv3.cpp:13]   --->   Operation 28 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%speclooptripcount_ln13 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255" [src/conv3.cpp:13]   --->   Operation 29 'speclooptripcount' 'speclooptripcount_ln13' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specloopname_ln13 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26" [src/conv3.cpp:13]   --->   Operation 30 'specloopname' 'specloopname_ln13' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.42ns)   --->   "%br_ln14 = br void %VITIS_LOOP_18_4" [src/conv3.cpp:14]   --->   Operation 31 'br' 'br_ln14' <Predicate = (!icmp_ln13)> <Delay = 0.42>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%ret_ln50 = ret" [src/conv3.cpp:50]   --->   Operation 32 'ret' 'ret_ln50' <Predicate = (icmp_ln13)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.19>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%x = phi i8 %add_ln14, void %for.inc63, i8 0, void %VITIS_LOOP_14_3.split" [src/conv3.cpp:31]   --->   Operation 33 'phi' 'x' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln46_1 = zext i8 %x" [src/conv3.cpp:46]   --->   Operation 34 'zext' 'zext_ln46_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.85ns)   --->   "%add_ln46 = add i16 %sub_ln46, i16 %zext_ln46_1" [src/conv3.cpp:46]   --->   Operation 35 'add' 'add_ln46' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln46_2 = zext i16 %add_ln46" [src/conv3.cpp:46]   --->   Operation 36 'zext' 'zext_ln46_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%output_ftmap_addr = getelementptr i32 %output_ftmap, i64 0, i64 %zext_ln46_2" [src/conv3.cpp:46]   --->   Operation 37 'getelementptr' 'output_ftmap_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i8 %x" [src/conv3.cpp:14]   --->   Operation 38 'zext' 'zext_ln14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.76ns)   --->   "%icmp_ln14 = icmp_eq  i8 %x, i8 255" [src/conv3.cpp:14]   --->   Operation 39 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.76ns)   --->   "%add_ln14 = add i8 %x, i8 1" [src/conv3.cpp:14]   --->   Operation 40 'add' 'add_ln14' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln14 = br i1 %icmp_ln14, void %VITIS_LOOP_18_4.split, void %for.inc66" [src/conv3.cpp:14]   --->   Operation 41 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%speclooptripcount_ln14 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255" [src/conv3.cpp:14]   --->   Operation 42 'speclooptripcount' 'speclooptripcount_ln14' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%specloopname_ln14 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17" [src/conv3.cpp:14]   --->   Operation 43 'specloopname' 'specloopname_ln14' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.42ns)   --->   "%br_ln18 = br void %VITIS_LOOP_19_5" [src/conv3.cpp:18]   --->   Operation 44 'br' 'br_ln18' <Predicate = (!icmp_ln14)> <Delay = 0.42>
ST_3 : Operation 45 [1/1] (0.42ns)   --->   "%store_ln13 = store i8 %add_ln13, i8 %y" [src/conv3.cpp:13]   --->   Operation 45 'store' 'store_ln13' <Predicate = (icmp_ln14)> <Delay = 0.42>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln13 = br void %VITIS_LOOP_14_3" [src/conv3.cpp:13]   --->   Operation 46 'br' 'br_ln13' <Predicate = (icmp_ln14)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.01>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%ic = phi i6 %add_ln18, void %for.inc54, i6 0, void %VITIS_LOOP_18_4.split" [src/conv3.cpp:18]   --->   Operation 47 'phi' 'ic' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%acc = phi i32 %acc_2, void %for.inc54, i32 %b_0_0_val_read, void %VITIS_LOOP_18_4.split"   --->   Operation 48 'phi' 'acc' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i6 %ic" [src/conv3.cpp:41]   --->   Operation 49 'zext' 'zext_ln41' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln41_1 = zext i6 %ic" [src/conv3.cpp:41]   --->   Operation 50 'zext' 'zext_ln41_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i6.i8, i6 %ic, i8 0" [src/conv3.cpp:41]   --->   Operation 51 'bitconcatenate' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln41_2 = zext i14 %tmp_8" [src/conv3.cpp:41]   --->   Operation 52 'zext' 'zext_ln41_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.83ns)   --->   "%sub_ln41 = sub i15 %zext_ln41_2, i15 %zext_ln41_1" [src/conv3.cpp:41]   --->   Operation 53 'sub' 'sub_ln41' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln41 = sext i15 %sub_ln41" [src/conv3.cpp:41]   --->   Operation 54 'sext' 'sext_ln41' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_9 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %ic, i2 0" [src/conv3.cpp:41]   --->   Operation 55 'bitconcatenate' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln41_3 = zext i8 %tmp_9" [src/conv3.cpp:41]   --->   Operation 56 'zext' 'zext_ln41_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.76ns)   --->   "%add_ln41 = add i9 %zext_ln41_3, i9 %zext_ln41" [src/conv3.cpp:41]   --->   Operation 57 'add' 'add_ln41' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.78ns)   --->   "%icmp_ln18 = icmp_eq  i6 %ic, i6 32" [src/conv3.cpp:18]   --->   Operation 58 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.78ns)   --->   "%add_ln18 = add i6 %ic, i6 1" [src/conv3.cpp:18]   --->   Operation 59 'add' 'add_ln18' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln18 = br i1 %icmp_ln18, void %VITIS_LOOP_19_5.split, void %for.inc63" [src/conv3.cpp:18]   --->   Operation 60 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%speclooptripcount_ln16 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [src/conv3.cpp:16]   --->   Operation 61 'speclooptripcount' 'speclooptripcount_ln16' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_27" [src/conv3.cpp:18]   --->   Operation 62 'specloopname' 'specloopname_ln18' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.42ns)   --->   "%br_ln19 = br void %for.body16" [src/conv3.cpp:19]   --->   Operation 63 'br' 'br_ln19' <Predicate = (!icmp_ln18)> <Delay = 0.42>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%bitcast_ln46 = bitcast i32 %acc" [src/conv3.cpp:46]   --->   Operation 64 'bitcast' 'bitcast_ln46' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (1.23ns)   --->   "%store_ln46 = store i32 %bitcast_ln46, i16 %output_ftmap_addr" [src/conv3.cpp:46]   --->   Operation 65 'store' 'store_ln46' <Predicate = (icmp_ln18)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65025> <RAM>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln14 = br void %VITIS_LOOP_18_4" [src/conv3.cpp:14]   --->   Operation 66 'br' 'br_ln14' <Predicate = (icmp_ln18)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.97>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%ky = phi i3 0, void %VITIS_LOOP_19_5.split, i3 %add_ln19, void %for.inc51" [src/conv3.cpp:20]   --->   Operation 67 'phi' 'ky' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%acc_2 = phi i32 %acc, void %VITIS_LOOP_19_5.split, i32 %acc_3, void %for.inc51"   --->   Operation 68 'phi' 'acc_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln41_4 = zext i3 %ky" [src/conv3.cpp:41]   --->   Operation 69 'zext' 'zext_ln41_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.77ns)   --->   "%add_ln41_1 = add i9 %add_ln41, i9 %zext_ln41_4" [src/conv3.cpp:41]   --->   Operation 70 'add' 'add_ln41_1' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln41_5 = zext i9 %add_ln41_1" [src/conv3.cpp:41]   --->   Operation 71 'zext' 'zext_ln41_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln41 = trunc i9 %add_ln41_1" [src/conv3.cpp:41]   --->   Operation 72 'trunc' 'trunc_ln41' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln41, i2 0" [src/conv3.cpp:41]   --->   Operation 73 'bitconcatenate' 'p_shl3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.78ns)   --->   "%add_ln41_2 = add i10 %p_shl3, i10 %zext_ln41_5" [src/conv3.cpp:41]   --->   Operation 74 'add' 'add_ln41_2' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 75 [1/1] (0.67ns)   --->   "%icmp_ln19 = icmp_eq  i3 %ky, i3 5" [src/conv3.cpp:19]   --->   Operation 75 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 76 [1/1] (0.67ns)   --->   "%add_ln19 = add i3 %ky, i3 1" [src/conv3.cpp:19]   --->   Operation 76 'add' 'add_ln19' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln19 = br i1 %icmp_ln19, void %for.body16.split, void %for.inc54" [src/conv3.cpp:19]   --->   Operation 77 'br' 'br_ln19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%speclooptripcount_ln16 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5" [src/conv3.cpp:16]   --->   Operation 78 'speclooptripcount' 'speclooptripcount_ln16' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [src/conv3.cpp:19]   --->   Operation 79 'specloopname' 'specloopname_ln19' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.67ns)   --->   "%add_ln20 = add i3 %ky, i3 6" [src/conv3.cpp:20]   --->   Operation 80 'add' 'add_ln20' <Predicate = (!icmp_ln19)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln20 = sext i3 %add_ln20" [src/conv3.cpp:20]   --->   Operation 81 'sext' 'sext_ln20' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.76ns)   --->   "%add_ln20_1 = add i10 %sext_ln20, i10 %zext_ln13" [src/conv3.cpp:20]   --->   Operation 82 'add' 'add_ln20_1' <Predicate = (!icmp_ln19)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node add_ln41_3)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln20_1, i32 9" [src/conv3.cpp:22]   --->   Operation 83 'bitselect' 'tmp_1' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.78ns)   --->   "%icmp_ln24 = icmp_sgt  i10 %add_ln20_1, i10 254" [src/conv3.cpp:24]   --->   Operation 84 'icmp' 'icmp_ln24' <Predicate = (!icmp_ln19)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node add_ln41_3)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln20_1, i32 9" [src/conv3.cpp:22]   --->   Operation 85 'bitselect' 'tmp_2' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node add_ln41_3)   --->   "%select_ln22 = select i1 %tmp_2, i10 0, i10 254" [src/conv3.cpp:22]   --->   Operation 86 'select' 'select_ln22' <Predicate = (!icmp_ln19)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node add_ln41_3)   --->   "%or_ln22 = or i1 %tmp_1, i1 %icmp_ln24" [src/conv3.cpp:22]   --->   Operation 87 'or' 'or_ln22' <Predicate = (!icmp_ln19)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node add_ln41_3)   --->   "%iy = select i1 %or_ln22, i10 %select_ln22, i10 %add_ln20_1" [src/conv3.cpp:22]   --->   Operation 88 'select' 'iy' <Predicate = (!icmp_ln19)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node add_ln41_3)   --->   "%sext_ln41_1 = sext i10 %iy" [src/conv3.cpp:41]   --->   Operation 89 'sext' 'sext_ln41_1' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.84ns) (out node of the LUT)   --->   "%add_ln41_3 = add i16 %sext_ln41, i16 %sext_ln41_1" [src/conv3.cpp:41]   --->   Operation 90 'add' 'add_ln41_3' <Predicate = (!icmp_ln19)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln41_2 = sext i16 %add_ln41_3" [src/conv3.cpp:41]   --->   Operation 91 'sext' 'sext_ln41_2' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln41_1 = trunc i16 %add_ln41_3" [src/conv3.cpp:41]   --->   Operation 92 'trunc' 'trunc_ln41_1' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%p_shl4 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i13.i8, i13 %trunc_ln41_1, i8 0" [src/conv3.cpp:41]   --->   Operation 93 'bitconcatenate' 'p_shl4' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.90ns)   --->   "%sub_ln41_1 = sub i21 %p_shl4, i21 %sext_ln41_2" [src/conv3.cpp:41]   --->   Operation 94 'sub' 'sub_ln41_1' <Predicate = (!icmp_ln19)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [1/1] (0.42ns)   --->   "%br_ln30 = br void %for.body25" [src/conv3.cpp:30]   --->   Operation 95 'br' 'br_ln30' <Predicate = (!icmp_ln19)> <Delay = 0.42>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln18 = br void %VITIS_LOOP_19_5" [src/conv3.cpp:18]   --->   Operation 96 'br' 'br_ln18' <Predicate = (icmp_ln19)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 4.36>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%kx = phi i3 0, void %for.body16.split, i3 %add_ln30, void %for.body25.split" [src/conv3.cpp:31]   --->   Operation 97 'phi' 'kx' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%acc_3 = phi i32 %acc_2, void %for.body16.split, i32 %acc_1, void %for.body25.split"   --->   Operation 98 'phi' 'acc_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln41_6 = zext i3 %kx" [src/conv3.cpp:41]   --->   Operation 99 'zext' 'zext_ln41_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (0.78ns)   --->   "%add_ln41_4 = add i10 %add_ln41_2, i10 %zext_ln41_6" [src/conv3.cpp:41]   --->   Operation 100 'add' 'add_ln41_4' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln41_7 = zext i10 %add_ln41_4" [src/conv3.cpp:41]   --->   Operation 101 'zext' 'zext_ln41_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%conv3_weights_addr = getelementptr i32 %conv3_weights, i64 0, i64 %zext_ln41_7" [src/conv3.cpp:41]   --->   Operation 102 'getelementptr' 'conv3_weights_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (0.67ns)   --->   "%icmp_ln30 = icmp_eq  i3 %kx, i3 5" [src/conv3.cpp:30]   --->   Operation 103 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 104 [1/1] (0.67ns)   --->   "%add_ln30 = add i3 %kx, i3 1" [src/conv3.cpp:30]   --->   Operation 104 'add' 'add_ln30' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %icmp_ln30, void %for.body25.split, void %for.inc51" [src/conv3.cpp:30]   --->   Operation 105 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.67ns)   --->   "%add_ln31 = add i3 %kx, i3 6" [src/conv3.cpp:31]   --->   Operation 106 'add' 'add_ln31' <Predicate = (!icmp_ln30)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln31 = sext i3 %add_ln31" [src/conv3.cpp:31]   --->   Operation 107 'sext' 'sext_ln31' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (0.76ns)   --->   "%add_ln31_1 = add i10 %sext_ln31, i10 %zext_ln14" [src/conv3.cpp:31]   --->   Operation 108 'add' 'add_ln31_1' <Predicate = (!icmp_ln30)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node add_ln41_5)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln31_1, i32 9" [src/conv3.cpp:33]   --->   Operation 109 'bitselect' 'tmp_3' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.78ns)   --->   "%icmp_ln35 = icmp_sgt  i10 %add_ln31_1, i10 254" [src/conv3.cpp:35]   --->   Operation 110 'icmp' 'icmp_ln35' <Predicate = (!icmp_ln30)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node add_ln41_5)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln31_1, i32 9" [src/conv3.cpp:33]   --->   Operation 111 'bitselect' 'tmp_4' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node add_ln41_5)   --->   "%select_ln33 = select i1 %tmp_4, i10 0, i10 254" [src/conv3.cpp:33]   --->   Operation 112 'select' 'select_ln33' <Predicate = (!icmp_ln30)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node add_ln41_5)   --->   "%or_ln33 = or i1 %tmp_3, i1 %icmp_ln35" [src/conv3.cpp:33]   --->   Operation 113 'or' 'or_ln33' <Predicate = (!icmp_ln30)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node add_ln41_5)   --->   "%ix = select i1 %or_ln33, i10 %select_ln33, i10 %add_ln31_1" [src/conv3.cpp:33]   --->   Operation 114 'select' 'ix' <Predicate = (!icmp_ln30)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node add_ln41_5)   --->   "%sext_ln41_3 = sext i10 %ix" [src/conv3.cpp:41]   --->   Operation 115 'sext' 'sext_ln41_3' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_6 : Operation 116 [1/1] (0.90ns) (out node of the LUT)   --->   "%add_ln41_5 = add i21 %sub_ln41_1, i21 %sext_ln41_3" [src/conv3.cpp:41]   --->   Operation 116 'add' 'add_ln41_5' <Predicate = (!icmp_ln30)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln41_8 = zext i21 %add_ln41_5" [src/conv3.cpp:41]   --->   Operation 117 'zext' 'zext_ln41_8' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%feat2_addr = getelementptr i32 %feat2, i64 0, i64 %zext_ln41_8" [src/conv3.cpp:41]   --->   Operation 118 'getelementptr' 'feat2_addr' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_6 : Operation 119 [2/2] (1.23ns)   --->   "%feat2_load = load i21 %feat2_addr" [src/conv3.cpp:41]   --->   Operation 119 'load' 'feat2_load' <Predicate = (!icmp_ln30)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080800> <RAM>
ST_6 : Operation 120 [2/2] (1.23ns)   --->   "%conv3_weights_load = load i10 %conv3_weights_addr" [src/conv3.cpp:41]   --->   Operation 120 'load' 'conv3_weights_load' <Predicate = (!icmp_ln30)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln19 = br void %for.body16" [src/conv3.cpp:19]   --->   Operation 121 'br' 'br_ln19' <Predicate = (icmp_ln30)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 1.23>
ST_7 : Operation 122 [1/2] (1.23ns)   --->   "%feat2_load = load i21 %feat2_addr" [src/conv3.cpp:41]   --->   Operation 122 'load' 'feat2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2080800> <RAM>
ST_7 : Operation 123 [1/2] (1.23ns)   --->   "%conv3_weights_load = load i10 %conv3_weights_addr" [src/conv3.cpp:41]   --->   Operation 123 'load' 'conv3_weights_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 800> <RAM>

State 8 <SV = 7> <Delay = 7.01>
ST_8 : Operation 124 [1/1] (0.00ns)   --->   "%bitcast_ln41 = bitcast i32 %conv3_weights_load" [src/conv3.cpp:41]   --->   Operation 124 'bitcast' 'bitcast_ln41' <Predicate = true> <Delay = 0.00>
ST_8 : [1/1] (0.73ns)   --->   Input mux for Operation 125 '%mul = fmul i32 %feat2_load, i32 %bitcast_ln41'
ST_8 : Operation 125 [3/3] (6.27ns)   --->   "%mul = fmul i32 %feat2_load, i32 %bitcast_ln41" [src/conv3.cpp:41]   --->   Operation 125 'fmul' 'mul' <Predicate = true> <Delay = 6.27> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.01>
ST_9 : Operation 126 [2/3] (7.01ns)   --->   "%mul = fmul i32 %feat2_load, i32 %bitcast_ln41" [src/conv3.cpp:41]   --->   Operation 126 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.01>
ST_10 : Operation 127 [1/3] (7.01ns)   --->   "%mul = fmul i32 %feat2_load, i32 %bitcast_ln41" [src/conv3.cpp:41]   --->   Operation 127 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.43>
ST_11 : [1/1] (0.73ns)   --->   Input mux for Operation 128 '%acc_1 = fadd i32 %acc_3, i32 %mul'
ST_11 : Operation 128 [4/4] (5.69ns)   --->   "%acc_1 = fadd i32 %acc_3, i32 %mul" [src/conv3.cpp:41]   --->   Operation 128 'fadd' 'acc_1' <Predicate = true> <Delay = 5.69> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.43>
ST_12 : Operation 129 [3/4] (6.43ns)   --->   "%acc_1 = fadd i32 %acc_3, i32 %mul" [src/conv3.cpp:41]   --->   Operation 129 'fadd' 'acc_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.43>
ST_13 : Operation 130 [2/4] (6.43ns)   --->   "%acc_1 = fadd i32 %acc_3, i32 %mul" [src/conv3.cpp:41]   --->   Operation 130 'fadd' 'acc_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.43>
ST_14 : Operation 131 [1/1] (0.00ns)   --->   "%speclooptripcount_ln16 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5" [src/conv3.cpp:16]   --->   Operation 131 'speclooptripcount' 'speclooptripcount_ln16' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 132 [1/1] (0.00ns)   --->   "%specloopname_ln30 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [src/conv3.cpp:30]   --->   Operation 132 'specloopname' 'specloopname_ln30' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 133 [1/4] (6.43ns)   --->   "%acc_1 = fadd i32 %acc_3, i32 %mul" [src/conv3.cpp:41]   --->   Operation 133 'fadd' 'acc_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln30 = br void %for.body25" [src/conv3.cpp:30]   --->   Operation 134 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv3_weights]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ b_0_0_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_ftmap]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ feat2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
y                      (alloca           ) [ 011111111111111]
specinterface_ln0      (specinterface    ) [ 000000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000000]
b_0_0_val_read         (read             ) [ 001111111111111]
store_ln13             (store            ) [ 000000000000000]
br_ln13                (br               ) [ 000000000000000]
y_2                    (load             ) [ 000000000000000]
zext_ln46              (zext             ) [ 000000000000000]
tmp                    (bitconcatenate   ) [ 000000000000000]
sub_ln46               (sub              ) [ 000111111111111]
zext_ln13              (zext             ) [ 000111111111111]
icmp_ln13              (icmp             ) [ 001111111111111]
add_ln13               (add              ) [ 000111111111111]
br_ln13                (br               ) [ 000000000000000]
speclooptripcount_ln13 (speclooptripcount) [ 000000000000000]
specloopname_ln13      (specloopname     ) [ 000000000000000]
br_ln14                (br               ) [ 001111111111111]
ret_ln50               (ret              ) [ 000000000000000]
x                      (phi              ) [ 000100000000000]
zext_ln46_1            (zext             ) [ 000000000000000]
add_ln46               (add              ) [ 000000000000000]
zext_ln46_2            (zext             ) [ 000000000000000]
output_ftmap_addr      (getelementptr    ) [ 000011111111111]
zext_ln14              (zext             ) [ 000011111111111]
icmp_ln14              (icmp             ) [ 001111111111111]
add_ln14               (add              ) [ 001111111111111]
br_ln14                (br               ) [ 000000000000000]
speclooptripcount_ln14 (speclooptripcount) [ 000000000000000]
specloopname_ln14      (specloopname     ) [ 000000000000000]
br_ln18                (br               ) [ 001111111111111]
store_ln13             (store            ) [ 000000000000000]
br_ln13                (br               ) [ 000000000000000]
ic                     (phi              ) [ 000010000000000]
acc                    (phi              ) [ 000011111111111]
zext_ln41              (zext             ) [ 000000000000000]
zext_ln41_1            (zext             ) [ 000000000000000]
tmp_8                  (bitconcatenate   ) [ 000000000000000]
zext_ln41_2            (zext             ) [ 000000000000000]
sub_ln41               (sub              ) [ 000000000000000]
sext_ln41              (sext             ) [ 000001111111111]
tmp_9                  (bitconcatenate   ) [ 000000000000000]
zext_ln41_3            (zext             ) [ 000000000000000]
add_ln41               (add              ) [ 000001111111111]
icmp_ln18              (icmp             ) [ 001111111111111]
add_ln18               (add              ) [ 001111111111111]
br_ln18                (br               ) [ 000000000000000]
speclooptripcount_ln16 (speclooptripcount) [ 000000000000000]
specloopname_ln18      (specloopname     ) [ 000000000000000]
br_ln19                (br               ) [ 001111111111111]
bitcast_ln46           (bitcast          ) [ 000000000000000]
store_ln46             (store            ) [ 000000000000000]
br_ln14                (br               ) [ 001111111111111]
ky                     (phi              ) [ 000001000000000]
acc_2                  (phi              ) [ 001111111111111]
zext_ln41_4            (zext             ) [ 000000000000000]
add_ln41_1             (add              ) [ 000000000000000]
zext_ln41_5            (zext             ) [ 000000000000000]
trunc_ln41             (trunc            ) [ 000000000000000]
p_shl3                 (bitconcatenate   ) [ 000000000000000]
add_ln41_2             (add              ) [ 000000111111111]
icmp_ln19              (icmp             ) [ 001111111111111]
add_ln19               (add              ) [ 001111111111111]
br_ln19                (br               ) [ 000000000000000]
speclooptripcount_ln16 (speclooptripcount) [ 000000000000000]
specloopname_ln19      (specloopname     ) [ 000000000000000]
add_ln20               (add              ) [ 000000000000000]
sext_ln20              (sext             ) [ 000000000000000]
add_ln20_1             (add              ) [ 000000000000000]
tmp_1                  (bitselect        ) [ 000000000000000]
icmp_ln24              (icmp             ) [ 000000000000000]
tmp_2                  (bitselect        ) [ 000000000000000]
select_ln22            (select           ) [ 000000000000000]
or_ln22                (or               ) [ 000000000000000]
iy                     (select           ) [ 000000000000000]
sext_ln41_1            (sext             ) [ 000000000000000]
add_ln41_3             (add              ) [ 000000000000000]
sext_ln41_2            (sext             ) [ 000000000000000]
trunc_ln41_1           (trunc            ) [ 000000000000000]
p_shl4                 (bitconcatenate   ) [ 000000000000000]
sub_ln41_1             (sub              ) [ 000000111111111]
br_ln30                (br               ) [ 001111111111111]
br_ln18                (br               ) [ 001111111111111]
kx                     (phi              ) [ 000000100000000]
acc_3                  (phi              ) [ 001111111111111]
zext_ln41_6            (zext             ) [ 000000000000000]
add_ln41_4             (add              ) [ 000000000000000]
zext_ln41_7            (zext             ) [ 000000000000000]
conv3_weights_addr     (getelementptr    ) [ 000000010000000]
icmp_ln30              (icmp             ) [ 001111111111111]
add_ln30               (add              ) [ 001111111111111]
br_ln30                (br               ) [ 000000000000000]
add_ln31               (add              ) [ 000000000000000]
sext_ln31              (sext             ) [ 000000000000000]
add_ln31_1             (add              ) [ 000000000000000]
tmp_3                  (bitselect        ) [ 000000000000000]
icmp_ln35              (icmp             ) [ 000000000000000]
tmp_4                  (bitselect        ) [ 000000000000000]
select_ln33            (select           ) [ 000000000000000]
or_ln33                (or               ) [ 000000000000000]
ix                     (select           ) [ 000000000000000]
sext_ln41_3            (sext             ) [ 000000000000000]
add_ln41_5             (add              ) [ 000000000000000]
zext_ln41_8            (zext             ) [ 000000000000000]
feat2_addr             (getelementptr    ) [ 000000010000000]
br_ln19                (br               ) [ 001111111111111]
feat2_load             (load             ) [ 000000001110000]
conv3_weights_load     (load             ) [ 000000001000000]
bitcast_ln41           (bitcast          ) [ 000000000110000]
mul                    (fmul             ) [ 000000000001111]
speclooptripcount_ln16 (speclooptripcount) [ 000000000000000]
specloopname_ln30      (specloopname     ) [ 000000000000000]
acc_1                  (fadd             ) [ 001111111111111]
br_ln30                (br               ) [ 001111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv3_weights">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_weights"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b_0_0_val">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_0_0_val"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_ftmap">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_ftmap"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="feat2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="feat2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i6.i8"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i6.i2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_27"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i10.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i21.i13.i8"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="y_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="b_0_0_val_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_0_0_val_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="output_ftmap_addr_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="16" slack="0"/>
<pin id="98" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_ftmap_addr/3 "/>
</bind>
</comp>

<comp id="101" class="1004" name="store_ln46_access_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="16" slack="1"/>
<pin id="103" dir="0" index="1" bw="32" slack="0"/>
<pin id="104" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/4 "/>
</bind>
</comp>

<comp id="106" class="1004" name="conv3_weights_addr_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="10" slack="0"/>
<pin id="110" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv3_weights_addr/6 "/>
</bind>
</comp>

<comp id="113" class="1004" name="feat2_addr_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="21" slack="0"/>
<pin id="117" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="feat2_addr/6 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_access_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="21" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="123" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="feat2_load/6 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_access_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="10" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="129" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="130" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv3_weights_load/6 "/>
</bind>
</comp>

<comp id="132" class="1005" name="x_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="8" slack="1"/>
<pin id="134" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="x (phireg) "/>
</bind>
</comp>

<comp id="136" class="1004" name="x_phi_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="8" slack="0"/>
<pin id="138" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="139" dir="0" index="2" bw="1" slack="1"/>
<pin id="140" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="141" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x/3 "/>
</bind>
</comp>

<comp id="143" class="1005" name="ic_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="6" slack="1"/>
<pin id="145" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="ic (phireg) "/>
</bind>
</comp>

<comp id="147" class="1004" name="ic_phi_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="6" slack="0"/>
<pin id="149" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="150" dir="0" index="2" bw="1" slack="1"/>
<pin id="151" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="152" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ic/4 "/>
</bind>
</comp>

<comp id="154" class="1005" name="acc_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="1"/>
<pin id="156" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc (phireg) "/>
</bind>
</comp>

<comp id="157" class="1004" name="acc_phi_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="1"/>
<pin id="159" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="160" dir="0" index="2" bw="32" slack="3"/>
<pin id="161" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc/4 "/>
</bind>
</comp>

<comp id="164" class="1005" name="ky_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="3" slack="1"/>
<pin id="166" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="ky (phireg) "/>
</bind>
</comp>

<comp id="168" class="1004" name="ky_phi_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="1"/>
<pin id="170" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="171" dir="0" index="2" bw="3" slack="0"/>
<pin id="172" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ky/5 "/>
</bind>
</comp>

<comp id="175" class="1005" name="acc_2_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="1"/>
<pin id="177" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_2 (phireg) "/>
</bind>
</comp>

<comp id="179" class="1004" name="acc_2_phi_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="1"/>
<pin id="181" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="182" dir="0" index="2" bw="32" slack="1"/>
<pin id="183" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="184" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_2/5 "/>
</bind>
</comp>

<comp id="187" class="1005" name="kx_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="3" slack="1"/>
<pin id="189" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="kx (phireg) "/>
</bind>
</comp>

<comp id="191" class="1004" name="kx_phi_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="1"/>
<pin id="193" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="194" dir="0" index="2" bw="3" slack="0"/>
<pin id="195" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="196" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="kx/6 "/>
</bind>
</comp>

<comp id="198" class="1005" name="acc_3_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="1"/>
<pin id="200" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_3 (phireg) "/>
</bind>
</comp>

<comp id="202" class="1004" name="acc_3_phi_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="32" slack="1"/>
<pin id="204" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="205" dir="0" index="2" bw="32" slack="1"/>
<pin id="206" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="207" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_3/6 "/>
</bind>
</comp>

<comp id="210" class="1004" name="grp_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="5"/>
<pin id="212" dir="0" index="1" bw="32" slack="1"/>
<pin id="213" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="acc_1/11 "/>
</bind>
</comp>

<comp id="215" class="1004" name="grp_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="1"/>
<pin id="217" dir="0" index="1" bw="32" slack="0"/>
<pin id="218" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/8 "/>
</bind>
</comp>

<comp id="219" class="1004" name="store_ln13_store_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="0"/>
<pin id="221" dir="0" index="1" bw="8" slack="0"/>
<pin id="222" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="y_2_load_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="8" slack="1"/>
<pin id="226" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_2/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="zext_ln46_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="8" slack="0"/>
<pin id="229" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="tmp_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="16" slack="0"/>
<pin id="233" dir="0" index="1" bw="8" slack="0"/>
<pin id="234" dir="0" index="2" bw="1" slack="0"/>
<pin id="235" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="sub_ln46_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="16" slack="0"/>
<pin id="241" dir="0" index="1" bw="8" slack="0"/>
<pin id="242" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln46/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="zext_ln13_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="8" slack="0"/>
<pin id="247" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="icmp_ln13_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="8" slack="0"/>
<pin id="251" dir="0" index="1" bw="8" slack="0"/>
<pin id="252" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="add_ln13_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="8" slack="0"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="zext_ln46_1_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="8" slack="0"/>
<pin id="263" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46_1/3 "/>
</bind>
</comp>

<comp id="265" class="1004" name="add_ln46_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="16" slack="1"/>
<pin id="267" dir="0" index="1" bw="8" slack="0"/>
<pin id="268" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46/3 "/>
</bind>
</comp>

<comp id="270" class="1004" name="zext_ln46_2_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="16" slack="0"/>
<pin id="272" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46_2/3 "/>
</bind>
</comp>

<comp id="275" class="1004" name="zext_ln14_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="8" slack="0"/>
<pin id="277" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14/3 "/>
</bind>
</comp>

<comp id="279" class="1004" name="icmp_ln14_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="8" slack="0"/>
<pin id="281" dir="0" index="1" bw="8" slack="0"/>
<pin id="282" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/3 "/>
</bind>
</comp>

<comp id="285" class="1004" name="add_ln14_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="8" slack="0"/>
<pin id="287" dir="0" index="1" bw="1" slack="0"/>
<pin id="288" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14/3 "/>
</bind>
</comp>

<comp id="291" class="1004" name="store_ln13_store_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="8" slack="1"/>
<pin id="293" dir="0" index="1" bw="8" slack="2"/>
<pin id="294" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/3 "/>
</bind>
</comp>

<comp id="295" class="1004" name="zext_ln41_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="6" slack="0"/>
<pin id="297" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln41/4 "/>
</bind>
</comp>

<comp id="299" class="1004" name="zext_ln41_1_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="6" slack="0"/>
<pin id="301" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln41_1/4 "/>
</bind>
</comp>

<comp id="303" class="1004" name="tmp_8_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="14" slack="0"/>
<pin id="305" dir="0" index="1" bw="6" slack="0"/>
<pin id="306" dir="0" index="2" bw="1" slack="0"/>
<pin id="307" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="311" class="1004" name="zext_ln41_2_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="14" slack="0"/>
<pin id="313" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln41_2/4 "/>
</bind>
</comp>

<comp id="315" class="1004" name="sub_ln41_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="14" slack="0"/>
<pin id="317" dir="0" index="1" bw="6" slack="0"/>
<pin id="318" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln41/4 "/>
</bind>
</comp>

<comp id="321" class="1004" name="sext_ln41_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="15" slack="0"/>
<pin id="323" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln41/4 "/>
</bind>
</comp>

<comp id="325" class="1004" name="tmp_9_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="8" slack="0"/>
<pin id="327" dir="0" index="1" bw="6" slack="0"/>
<pin id="328" dir="0" index="2" bw="1" slack="0"/>
<pin id="329" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/4 "/>
</bind>
</comp>

<comp id="333" class="1004" name="zext_ln41_3_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="8" slack="0"/>
<pin id="335" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln41_3/4 "/>
</bind>
</comp>

<comp id="337" class="1004" name="add_ln41_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="8" slack="0"/>
<pin id="339" dir="0" index="1" bw="6" slack="0"/>
<pin id="340" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln41/4 "/>
</bind>
</comp>

<comp id="343" class="1004" name="icmp_ln18_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="6" slack="0"/>
<pin id="345" dir="0" index="1" bw="6" slack="0"/>
<pin id="346" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/4 "/>
</bind>
</comp>

<comp id="349" class="1004" name="add_ln18_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="6" slack="0"/>
<pin id="351" dir="0" index="1" bw="1" slack="0"/>
<pin id="352" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18/4 "/>
</bind>
</comp>

<comp id="355" class="1004" name="bitcast_ln46_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="32" slack="0"/>
<pin id="357" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln46/4 "/>
</bind>
</comp>

<comp id="360" class="1004" name="zext_ln41_4_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="3" slack="0"/>
<pin id="362" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln41_4/5 "/>
</bind>
</comp>

<comp id="364" class="1004" name="add_ln41_1_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="9" slack="1"/>
<pin id="366" dir="0" index="1" bw="3" slack="0"/>
<pin id="367" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln41_1/5 "/>
</bind>
</comp>

<comp id="369" class="1004" name="zext_ln41_5_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="9" slack="0"/>
<pin id="371" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln41_5/5 "/>
</bind>
</comp>

<comp id="373" class="1004" name="trunc_ln41_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="9" slack="0"/>
<pin id="375" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln41/5 "/>
</bind>
</comp>

<comp id="377" class="1004" name="p_shl3_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="10" slack="0"/>
<pin id="379" dir="0" index="1" bw="8" slack="0"/>
<pin id="380" dir="0" index="2" bw="1" slack="0"/>
<pin id="381" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3/5 "/>
</bind>
</comp>

<comp id="385" class="1004" name="add_ln41_2_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="10" slack="0"/>
<pin id="387" dir="0" index="1" bw="9" slack="0"/>
<pin id="388" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln41_2/5 "/>
</bind>
</comp>

<comp id="391" class="1004" name="icmp_ln19_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="3" slack="0"/>
<pin id="393" dir="0" index="1" bw="3" slack="0"/>
<pin id="394" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19/5 "/>
</bind>
</comp>

<comp id="397" class="1004" name="add_ln19_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="3" slack="0"/>
<pin id="399" dir="0" index="1" bw="1" slack="0"/>
<pin id="400" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19/5 "/>
</bind>
</comp>

<comp id="403" class="1004" name="add_ln20_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="3" slack="0"/>
<pin id="405" dir="0" index="1" bw="2" slack="0"/>
<pin id="406" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20/5 "/>
</bind>
</comp>

<comp id="409" class="1004" name="sext_ln20_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="3" slack="0"/>
<pin id="411" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln20/5 "/>
</bind>
</comp>

<comp id="413" class="1004" name="add_ln20_1_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="3" slack="0"/>
<pin id="415" dir="0" index="1" bw="8" slack="3"/>
<pin id="416" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20_1/5 "/>
</bind>
</comp>

<comp id="418" class="1004" name="tmp_1_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="0"/>
<pin id="420" dir="0" index="1" bw="10" slack="0"/>
<pin id="421" dir="0" index="2" bw="5" slack="0"/>
<pin id="422" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/5 "/>
</bind>
</comp>

<comp id="426" class="1004" name="icmp_ln24_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="10" slack="0"/>
<pin id="428" dir="0" index="1" bw="10" slack="0"/>
<pin id="429" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/5 "/>
</bind>
</comp>

<comp id="432" class="1004" name="tmp_2_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1" slack="0"/>
<pin id="434" dir="0" index="1" bw="10" slack="0"/>
<pin id="435" dir="0" index="2" bw="5" slack="0"/>
<pin id="436" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/5 "/>
</bind>
</comp>

<comp id="440" class="1004" name="select_ln22_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="1" slack="0"/>
<pin id="442" dir="0" index="1" bw="10" slack="0"/>
<pin id="443" dir="0" index="2" bw="10" slack="0"/>
<pin id="444" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln22/5 "/>
</bind>
</comp>

<comp id="448" class="1004" name="or_ln22_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="1" slack="0"/>
<pin id="450" dir="0" index="1" bw="1" slack="0"/>
<pin id="451" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln22/5 "/>
</bind>
</comp>

<comp id="454" class="1004" name="iy_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="1" slack="0"/>
<pin id="456" dir="0" index="1" bw="10" slack="0"/>
<pin id="457" dir="0" index="2" bw="10" slack="0"/>
<pin id="458" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="iy/5 "/>
</bind>
</comp>

<comp id="462" class="1004" name="sext_ln41_1_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="10" slack="0"/>
<pin id="464" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln41_1/5 "/>
</bind>
</comp>

<comp id="466" class="1004" name="add_ln41_3_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="15" slack="1"/>
<pin id="468" dir="0" index="1" bw="10" slack="0"/>
<pin id="469" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln41_3/5 "/>
</bind>
</comp>

<comp id="471" class="1004" name="sext_ln41_2_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="16" slack="0"/>
<pin id="473" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln41_2/5 "/>
</bind>
</comp>

<comp id="475" class="1004" name="trunc_ln41_1_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="16" slack="0"/>
<pin id="477" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln41_1/5 "/>
</bind>
</comp>

<comp id="479" class="1004" name="p_shl4_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="21" slack="0"/>
<pin id="481" dir="0" index="1" bw="13" slack="0"/>
<pin id="482" dir="0" index="2" bw="1" slack="0"/>
<pin id="483" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl4/5 "/>
</bind>
</comp>

<comp id="487" class="1004" name="sub_ln41_1_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="21" slack="0"/>
<pin id="489" dir="0" index="1" bw="16" slack="0"/>
<pin id="490" dir="1" index="2" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln41_1/5 "/>
</bind>
</comp>

<comp id="493" class="1004" name="zext_ln41_6_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="3" slack="0"/>
<pin id="495" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln41_6/6 "/>
</bind>
</comp>

<comp id="497" class="1004" name="add_ln41_4_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="10" slack="1"/>
<pin id="499" dir="0" index="1" bw="3" slack="0"/>
<pin id="500" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln41_4/6 "/>
</bind>
</comp>

<comp id="502" class="1004" name="zext_ln41_7_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="10" slack="0"/>
<pin id="504" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln41_7/6 "/>
</bind>
</comp>

<comp id="507" class="1004" name="icmp_ln30_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="3" slack="0"/>
<pin id="509" dir="0" index="1" bw="3" slack="0"/>
<pin id="510" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln30/6 "/>
</bind>
</comp>

<comp id="513" class="1004" name="add_ln30_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="3" slack="0"/>
<pin id="515" dir="0" index="1" bw="1" slack="0"/>
<pin id="516" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30/6 "/>
</bind>
</comp>

<comp id="519" class="1004" name="add_ln31_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="3" slack="0"/>
<pin id="521" dir="0" index="1" bw="2" slack="0"/>
<pin id="522" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31/6 "/>
</bind>
</comp>

<comp id="525" class="1004" name="sext_ln31_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="3" slack="0"/>
<pin id="527" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln31/6 "/>
</bind>
</comp>

<comp id="529" class="1004" name="add_ln31_1_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="3" slack="0"/>
<pin id="531" dir="0" index="1" bw="8" slack="3"/>
<pin id="532" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31_1/6 "/>
</bind>
</comp>

<comp id="534" class="1004" name="tmp_3_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="1" slack="0"/>
<pin id="536" dir="0" index="1" bw="10" slack="0"/>
<pin id="537" dir="0" index="2" bw="5" slack="0"/>
<pin id="538" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/6 "/>
</bind>
</comp>

<comp id="542" class="1004" name="icmp_ln35_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="10" slack="0"/>
<pin id="544" dir="0" index="1" bw="10" slack="0"/>
<pin id="545" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35/6 "/>
</bind>
</comp>

<comp id="548" class="1004" name="tmp_4_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="1" slack="0"/>
<pin id="550" dir="0" index="1" bw="10" slack="0"/>
<pin id="551" dir="0" index="2" bw="5" slack="0"/>
<pin id="552" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/6 "/>
</bind>
</comp>

<comp id="556" class="1004" name="select_ln33_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="1" slack="0"/>
<pin id="558" dir="0" index="1" bw="10" slack="0"/>
<pin id="559" dir="0" index="2" bw="10" slack="0"/>
<pin id="560" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln33/6 "/>
</bind>
</comp>

<comp id="564" class="1004" name="or_ln33_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="1" slack="0"/>
<pin id="566" dir="0" index="1" bw="1" slack="0"/>
<pin id="567" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln33/6 "/>
</bind>
</comp>

<comp id="570" class="1004" name="ix_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="1" slack="0"/>
<pin id="572" dir="0" index="1" bw="10" slack="0"/>
<pin id="573" dir="0" index="2" bw="10" slack="0"/>
<pin id="574" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ix/6 "/>
</bind>
</comp>

<comp id="578" class="1004" name="sext_ln41_3_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="10" slack="0"/>
<pin id="580" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln41_3/6 "/>
</bind>
</comp>

<comp id="582" class="1004" name="add_ln41_5_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="21" slack="1"/>
<pin id="584" dir="0" index="1" bw="10" slack="0"/>
<pin id="585" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln41_5/6 "/>
</bind>
</comp>

<comp id="587" class="1004" name="zext_ln41_8_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="21" slack="0"/>
<pin id="589" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln41_8/6 "/>
</bind>
</comp>

<comp id="592" class="1004" name="bitcast_ln41_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="32" slack="1"/>
<pin id="594" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln41/8 "/>
</bind>
</comp>

<comp id="596" class="1005" name="y_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="8" slack="0"/>
<pin id="598" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="603" class="1005" name="b_0_0_val_read_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="32" slack="3"/>
<pin id="605" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="b_0_0_val_read "/>
</bind>
</comp>

<comp id="608" class="1005" name="sub_ln46_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="16" slack="1"/>
<pin id="610" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln46 "/>
</bind>
</comp>

<comp id="613" class="1005" name="zext_ln13_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="10" slack="3"/>
<pin id="615" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln13 "/>
</bind>
</comp>

<comp id="621" class="1005" name="add_ln13_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="8" slack="1"/>
<pin id="623" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln13 "/>
</bind>
</comp>

<comp id="626" class="1005" name="output_ftmap_addr_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="16" slack="1"/>
<pin id="628" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="output_ftmap_addr "/>
</bind>
</comp>

<comp id="631" class="1005" name="zext_ln14_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="10" slack="3"/>
<pin id="633" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln14 "/>
</bind>
</comp>

<comp id="639" class="1005" name="add_ln14_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="8" slack="0"/>
<pin id="641" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln14 "/>
</bind>
</comp>

<comp id="644" class="1005" name="sext_ln41_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="16" slack="1"/>
<pin id="646" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln41 "/>
</bind>
</comp>

<comp id="649" class="1005" name="add_ln41_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="9" slack="1"/>
<pin id="651" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln41 "/>
</bind>
</comp>

<comp id="657" class="1005" name="add_ln18_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="6" slack="0"/>
<pin id="659" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln18 "/>
</bind>
</comp>

<comp id="662" class="1005" name="add_ln41_2_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="10" slack="1"/>
<pin id="664" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln41_2 "/>
</bind>
</comp>

<comp id="670" class="1005" name="add_ln19_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="3" slack="0"/>
<pin id="672" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln19 "/>
</bind>
</comp>

<comp id="675" class="1005" name="sub_ln41_1_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="21" slack="1"/>
<pin id="677" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln41_1 "/>
</bind>
</comp>

<comp id="680" class="1005" name="conv3_weights_addr_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="10" slack="1"/>
<pin id="682" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="conv3_weights_addr "/>
</bind>
</comp>

<comp id="688" class="1005" name="add_ln30_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="3" slack="0"/>
<pin id="690" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln30 "/>
</bind>
</comp>

<comp id="693" class="1005" name="feat2_addr_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="21" slack="1"/>
<pin id="695" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="feat2_addr "/>
</bind>
</comp>

<comp id="698" class="1005" name="feat2_load_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="32" slack="1"/>
<pin id="700" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="feat2_load "/>
</bind>
</comp>

<comp id="703" class="1005" name="conv3_weights_load_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="32" slack="1"/>
<pin id="705" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv3_weights_load "/>
</bind>
</comp>

<comp id="708" class="1005" name="bitcast_ln41_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="32" slack="1"/>
<pin id="710" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln41 "/>
</bind>
</comp>

<comp id="713" class="1005" name="mul_reg_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="32" slack="1"/>
<pin id="715" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="718" class="1005" name="acc_1_reg_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="32" slack="1"/>
<pin id="720" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="87"><net_src comp="8" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="92"><net_src comp="20" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="2" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="99"><net_src comp="4" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="38" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="111"><net_src comp="0" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="38" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="118"><net_src comp="6" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="38" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="125"><net_src comp="113" pin="3"/><net_sink comp="120" pin=0"/></net>

<net id="131"><net_src comp="106" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="135"><net_src comp="22" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="142"><net_src comp="132" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="146"><net_src comp="42" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="153"><net_src comp="143" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="163"><net_src comp="157" pin="4"/><net_sink comp="154" pin=0"/></net>

<net id="167"><net_src comp="58" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="174"><net_src comp="164" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="178"><net_src comp="175" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="185"><net_src comp="154" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="186"><net_src comp="179" pin="4"/><net_sink comp="175" pin=0"/></net>

<net id="190"><net_src comp="58" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="197"><net_src comp="187" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="201"><net_src comp="198" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="208"><net_src comp="175" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="202" pin="4"/><net_sink comp="198" pin=0"/></net>

<net id="214"><net_src comp="198" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="223"><net_src comp="22" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="230"><net_src comp="224" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="236"><net_src comp="24" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="237"><net_src comp="224" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="238"><net_src comp="22" pin="0"/><net_sink comp="231" pin=2"/></net>

<net id="243"><net_src comp="231" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="227" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="248"><net_src comp="224" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="253"><net_src comp="224" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="26" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="259"><net_src comp="224" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="28" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="264"><net_src comp="136" pin="4"/><net_sink comp="261" pin=0"/></net>

<net id="269"><net_src comp="261" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="273"><net_src comp="265" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="278"><net_src comp="136" pin="4"/><net_sink comp="275" pin=0"/></net>

<net id="283"><net_src comp="136" pin="4"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="26" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="289"><net_src comp="136" pin="4"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="28" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="298"><net_src comp="147" pin="4"/><net_sink comp="295" pin=0"/></net>

<net id="302"><net_src comp="147" pin="4"/><net_sink comp="299" pin=0"/></net>

<net id="308"><net_src comp="44" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="309"><net_src comp="147" pin="4"/><net_sink comp="303" pin=1"/></net>

<net id="310"><net_src comp="22" pin="0"/><net_sink comp="303" pin=2"/></net>

<net id="314"><net_src comp="303" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="319"><net_src comp="311" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="299" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="324"><net_src comp="315" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="330"><net_src comp="46" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="331"><net_src comp="147" pin="4"/><net_sink comp="325" pin=1"/></net>

<net id="332"><net_src comp="48" pin="0"/><net_sink comp="325" pin=2"/></net>

<net id="336"><net_src comp="325" pin="3"/><net_sink comp="333" pin=0"/></net>

<net id="341"><net_src comp="333" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="295" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="347"><net_src comp="147" pin="4"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="50" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="353"><net_src comp="147" pin="4"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="52" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="358"><net_src comp="157" pin="4"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="363"><net_src comp="168" pin="4"/><net_sink comp="360" pin=0"/></net>

<net id="368"><net_src comp="360" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="372"><net_src comp="364" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="376"><net_src comp="364" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="382"><net_src comp="60" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="383"><net_src comp="373" pin="1"/><net_sink comp="377" pin=1"/></net>

<net id="384"><net_src comp="48" pin="0"/><net_sink comp="377" pin=2"/></net>

<net id="389"><net_src comp="377" pin="3"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="369" pin="1"/><net_sink comp="385" pin=1"/></net>

<net id="395"><net_src comp="168" pin="4"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="62" pin="0"/><net_sink comp="391" pin=1"/></net>

<net id="401"><net_src comp="168" pin="4"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="64" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="407"><net_src comp="168" pin="4"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="70" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="412"><net_src comp="403" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="417"><net_src comp="409" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="423"><net_src comp="72" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="424"><net_src comp="413" pin="2"/><net_sink comp="418" pin=1"/></net>

<net id="425"><net_src comp="74" pin="0"/><net_sink comp="418" pin=2"/></net>

<net id="430"><net_src comp="413" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="76" pin="0"/><net_sink comp="426" pin=1"/></net>

<net id="437"><net_src comp="72" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="438"><net_src comp="413" pin="2"/><net_sink comp="432" pin=1"/></net>

<net id="439"><net_src comp="74" pin="0"/><net_sink comp="432" pin=2"/></net>

<net id="445"><net_src comp="432" pin="3"/><net_sink comp="440" pin=0"/></net>

<net id="446"><net_src comp="78" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="447"><net_src comp="76" pin="0"/><net_sink comp="440" pin=2"/></net>

<net id="452"><net_src comp="418" pin="3"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="426" pin="2"/><net_sink comp="448" pin=1"/></net>

<net id="459"><net_src comp="448" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="460"><net_src comp="440" pin="3"/><net_sink comp="454" pin=1"/></net>

<net id="461"><net_src comp="413" pin="2"/><net_sink comp="454" pin=2"/></net>

<net id="465"><net_src comp="454" pin="3"/><net_sink comp="462" pin=0"/></net>

<net id="470"><net_src comp="462" pin="1"/><net_sink comp="466" pin=1"/></net>

<net id="474"><net_src comp="466" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="478"><net_src comp="466" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="484"><net_src comp="80" pin="0"/><net_sink comp="479" pin=0"/></net>

<net id="485"><net_src comp="475" pin="1"/><net_sink comp="479" pin=1"/></net>

<net id="486"><net_src comp="22" pin="0"/><net_sink comp="479" pin=2"/></net>

<net id="491"><net_src comp="479" pin="3"/><net_sink comp="487" pin=0"/></net>

<net id="492"><net_src comp="471" pin="1"/><net_sink comp="487" pin=1"/></net>

<net id="496"><net_src comp="191" pin="4"/><net_sink comp="493" pin=0"/></net>

<net id="501"><net_src comp="493" pin="1"/><net_sink comp="497" pin=1"/></net>

<net id="505"><net_src comp="497" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="511"><net_src comp="191" pin="4"/><net_sink comp="507" pin=0"/></net>

<net id="512"><net_src comp="62" pin="0"/><net_sink comp="507" pin=1"/></net>

<net id="517"><net_src comp="191" pin="4"/><net_sink comp="513" pin=0"/></net>

<net id="518"><net_src comp="64" pin="0"/><net_sink comp="513" pin=1"/></net>

<net id="523"><net_src comp="191" pin="4"/><net_sink comp="519" pin=0"/></net>

<net id="524"><net_src comp="70" pin="0"/><net_sink comp="519" pin=1"/></net>

<net id="528"><net_src comp="519" pin="2"/><net_sink comp="525" pin=0"/></net>

<net id="533"><net_src comp="525" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="539"><net_src comp="72" pin="0"/><net_sink comp="534" pin=0"/></net>

<net id="540"><net_src comp="529" pin="2"/><net_sink comp="534" pin=1"/></net>

<net id="541"><net_src comp="74" pin="0"/><net_sink comp="534" pin=2"/></net>

<net id="546"><net_src comp="529" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="76" pin="0"/><net_sink comp="542" pin=1"/></net>

<net id="553"><net_src comp="72" pin="0"/><net_sink comp="548" pin=0"/></net>

<net id="554"><net_src comp="529" pin="2"/><net_sink comp="548" pin=1"/></net>

<net id="555"><net_src comp="74" pin="0"/><net_sink comp="548" pin=2"/></net>

<net id="561"><net_src comp="548" pin="3"/><net_sink comp="556" pin=0"/></net>

<net id="562"><net_src comp="78" pin="0"/><net_sink comp="556" pin=1"/></net>

<net id="563"><net_src comp="76" pin="0"/><net_sink comp="556" pin=2"/></net>

<net id="568"><net_src comp="534" pin="3"/><net_sink comp="564" pin=0"/></net>

<net id="569"><net_src comp="542" pin="2"/><net_sink comp="564" pin=1"/></net>

<net id="575"><net_src comp="564" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="576"><net_src comp="556" pin="3"/><net_sink comp="570" pin=1"/></net>

<net id="577"><net_src comp="529" pin="2"/><net_sink comp="570" pin=2"/></net>

<net id="581"><net_src comp="570" pin="3"/><net_sink comp="578" pin=0"/></net>

<net id="586"><net_src comp="578" pin="1"/><net_sink comp="582" pin=1"/></net>

<net id="590"><net_src comp="582" pin="2"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="595"><net_src comp="592" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="599"><net_src comp="84" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="601"><net_src comp="596" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="602"><net_src comp="596" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="606"><net_src comp="88" pin="2"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="611"><net_src comp="239" pin="2"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="616"><net_src comp="245" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="413" pin=1"/></net>

<net id="624"><net_src comp="255" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="629"><net_src comp="94" pin="3"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="634"><net_src comp="275" pin="1"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="529" pin=1"/></net>

<net id="642"><net_src comp="285" pin="2"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="647"><net_src comp="321" pin="1"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="652"><net_src comp="337" pin="2"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="660"><net_src comp="349" pin="2"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="665"><net_src comp="385" pin="2"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="673"><net_src comp="397" pin="2"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="678"><net_src comp="487" pin="2"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="683"><net_src comp="106" pin="3"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="691"><net_src comp="513" pin="2"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="696"><net_src comp="113" pin="3"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="701"><net_src comp="120" pin="3"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="706"><net_src comp="126" pin="3"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="711"><net_src comp="592" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="716"><net_src comp="215" pin="2"/><net_sink comp="713" pin=0"/></net>

<net id="717"><net_src comp="713" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="721"><net_src comp="210" pin="2"/><net_sink comp="718" pin=0"/></net>

<net id="722"><net_src comp="718" pin="1"/><net_sink comp="202" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv3_weights | {}
	Port: output_ftmap | {4 }
	Port: feat2 | {}
 - Input state : 
	Port: conv3 : conv3_weights | {6 7 }
	Port: conv3 : b_0_0_val | {1 }
	Port: conv3 : output_ftmap | {}
	Port: conv3 : feat2 | {6 7 }
  - Chain level:
	State 1
		store_ln13 : 1
	State 2
		zext_ln46 : 1
		tmp : 1
		sub_ln46 : 2
		zext_ln13 : 1
		icmp_ln13 : 1
		add_ln13 : 1
		br_ln13 : 2
	State 3
		zext_ln46_1 : 1
		add_ln46 : 2
		zext_ln46_2 : 3
		output_ftmap_addr : 4
		zext_ln14 : 1
		icmp_ln14 : 1
		add_ln14 : 1
		br_ln14 : 2
	State 4
		zext_ln41 : 1
		zext_ln41_1 : 1
		tmp_8 : 1
		zext_ln41_2 : 2
		sub_ln41 : 3
		sext_ln41 : 4
		tmp_9 : 1
		zext_ln41_3 : 2
		add_ln41 : 3
		icmp_ln18 : 1
		add_ln18 : 1
		br_ln18 : 2
		bitcast_ln46 : 1
		store_ln46 : 2
	State 5
		zext_ln41_4 : 1
		add_ln41_1 : 2
		zext_ln41_5 : 3
		trunc_ln41 : 3
		p_shl3 : 4
		add_ln41_2 : 5
		icmp_ln19 : 1
		add_ln19 : 1
		br_ln19 : 2
		add_ln20 : 1
		sext_ln20 : 2
		add_ln20_1 : 3
		tmp_1 : 4
		icmp_ln24 : 4
		tmp_2 : 4
		select_ln22 : 5
		or_ln22 : 5
		iy : 6
		sext_ln41_1 : 7
		add_ln41_3 : 8
		sext_ln41_2 : 9
		trunc_ln41_1 : 9
		p_shl4 : 10
		sub_ln41_1 : 11
	State 6
		zext_ln41_6 : 1
		add_ln41_4 : 2
		zext_ln41_7 : 3
		conv3_weights_addr : 4
		icmp_ln30 : 1
		add_ln30 : 1
		br_ln30 : 2
		add_ln31 : 1
		sext_ln31 : 2
		add_ln31_1 : 3
		tmp_3 : 4
		icmp_ln35 : 4
		tmp_4 : 4
		select_ln33 : 5
		or_ln33 : 5
		ix : 6
		sext_ln41_3 : 7
		add_ln41_5 : 8
		zext_ln41_8 : 9
		feat2_addr : 10
		feat2_load : 11
		conv3_weights_load : 5
	State 7
	State 8
		mul : 1
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|   fadd   |         grp_fu_210        |    2    |   227   |   214   |
|----------|---------------------------|---------|---------|---------|
|   fmul   |         grp_fu_215        |    3    |   128   |   135   |
|----------|---------------------------|---------|---------|---------|
|          |      add_ln13_fu_255      |    0    |    0    |    15   |
|          |      add_ln46_fu_265      |    0    |    0    |    23   |
|          |      add_ln14_fu_285      |    0    |    0    |    15   |
|          |      add_ln41_fu_337      |    0    |    0    |    15   |
|          |      add_ln18_fu_349      |    0    |    0    |    13   |
|          |     add_ln41_1_fu_364     |    0    |    0    |    16   |
|          |     add_ln41_2_fu_385     |    0    |    0    |    17   |
|    add   |      add_ln19_fu_397      |    0    |    0    |    10   |
|          |      add_ln20_fu_403      |    0    |    0    |    10   |
|          |     add_ln20_1_fu_413     |    0    |    0    |    15   |
|          |     add_ln41_3_fu_466     |    0    |    0    |    22   |
|          |     add_ln41_4_fu_497     |    0    |    0    |    17   |
|          |      add_ln30_fu_513      |    0    |    0    |    10   |
|          |      add_ln31_fu_519      |    0    |    0    |    10   |
|          |     add_ln31_1_fu_529     |    0    |    0    |    15   |
|          |     add_ln41_5_fu_582     |    0    |    0    |    28   |
|----------|---------------------------|---------|---------|---------|
|          |      icmp_ln13_fu_249     |    0    |    0    |    15   |
|          |      icmp_ln14_fu_279     |    0    |    0    |    15   |
|          |      icmp_ln18_fu_343     |    0    |    0    |    13   |
|   icmp   |      icmp_ln19_fu_391     |    0    |    0    |    10   |
|          |      icmp_ln24_fu_426     |    0    |    0    |    17   |
|          |      icmp_ln30_fu_507     |    0    |    0    |    10   |
|          |      icmp_ln35_fu_542     |    0    |    0    |    17   |
|----------|---------------------------|---------|---------|---------|
|          |      sub_ln46_fu_239      |    0    |    0    |    23   |
|    sub   |      sub_ln41_fu_315      |    0    |    0    |    21   |
|          |     sub_ln41_1_fu_487     |    0    |    0    |    28   |
|----------|---------------------------|---------|---------|---------|
|          |     select_ln22_fu_440    |    0    |    0    |    10   |
|  select  |         iy_fu_454         |    0    |    0    |    10   |
|          |     select_ln33_fu_556    |    0    |    0    |    10   |
|          |         ix_fu_570         |    0    |    0    |    10   |
|----------|---------------------------|---------|---------|---------|
|    or    |       or_ln22_fu_448      |    0    |    0    |    2    |
|          |       or_ln33_fu_564      |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|
|   read   | b_0_0_val_read_read_fu_88 |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |      zext_ln46_fu_227     |    0    |    0    |    0    |
|          |      zext_ln13_fu_245     |    0    |    0    |    0    |
|          |     zext_ln46_1_fu_261    |    0    |    0    |    0    |
|          |     zext_ln46_2_fu_270    |    0    |    0    |    0    |
|          |      zext_ln14_fu_275     |    0    |    0    |    0    |
|          |      zext_ln41_fu_295     |    0    |    0    |    0    |
|   zext   |     zext_ln41_1_fu_299    |    0    |    0    |    0    |
|          |     zext_ln41_2_fu_311    |    0    |    0    |    0    |
|          |     zext_ln41_3_fu_333    |    0    |    0    |    0    |
|          |     zext_ln41_4_fu_360    |    0    |    0    |    0    |
|          |     zext_ln41_5_fu_369    |    0    |    0    |    0    |
|          |     zext_ln41_6_fu_493    |    0    |    0    |    0    |
|          |     zext_ln41_7_fu_502    |    0    |    0    |    0    |
|          |     zext_ln41_8_fu_587    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |         tmp_fu_231        |    0    |    0    |    0    |
|          |        tmp_8_fu_303       |    0    |    0    |    0    |
|bitconcatenate|        tmp_9_fu_325       |    0    |    0    |    0    |
|          |       p_shl3_fu_377       |    0    |    0    |    0    |
|          |       p_shl4_fu_479       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |      sext_ln41_fu_321     |    0    |    0    |    0    |
|          |      sext_ln20_fu_409     |    0    |    0    |    0    |
|   sext   |     sext_ln41_1_fu_462    |    0    |    0    |    0    |
|          |     sext_ln41_2_fu_471    |    0    |    0    |    0    |
|          |      sext_ln31_fu_525     |    0    |    0    |    0    |
|          |     sext_ln41_3_fu_578    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   trunc  |     trunc_ln41_fu_373     |    0    |    0    |    0    |
|          |    trunc_ln41_1_fu_475    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |        tmp_1_fu_418       |    0    |    0    |    0    |
| bitselect|        tmp_2_fu_432       |    0    |    0    |    0    |
|          |        tmp_3_fu_534       |    0    |    0    |    0    |
|          |        tmp_4_fu_548       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |    5    |   355   |   813   |
|----------|---------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|       acc_1_reg_718      |   32   |
|       acc_2_reg_175      |   32   |
|       acc_3_reg_198      |   32   |
|        acc_reg_154       |   32   |
|     add_ln13_reg_621     |    8   |
|     add_ln14_reg_639     |    8   |
|     add_ln18_reg_657     |    6   |
|     add_ln19_reg_670     |    3   |
|     add_ln30_reg_688     |    3   |
|    add_ln41_2_reg_662    |   10   |
|     add_ln41_reg_649     |    9   |
|  b_0_0_val_read_reg_603  |   32   |
|   bitcast_ln41_reg_708   |   32   |
|conv3_weights_addr_reg_680|   10   |
|conv3_weights_load_reg_703|   32   |
|    feat2_addr_reg_693    |   21   |
|    feat2_load_reg_698    |   32   |
|        ic_reg_143        |    6   |
|        kx_reg_187        |    3   |
|        ky_reg_164        |    3   |
|        mul_reg_713       |   32   |
| output_ftmap_addr_reg_626|   16   |
|     sext_ln41_reg_644    |   16   |
|    sub_ln41_1_reg_675    |   21   |
|     sub_ln46_reg_608     |   16   |
|         x_reg_132        |    8   |
|         y_reg_596        |    8   |
|     zext_ln13_reg_613    |   10   |
|     zext_ln14_reg_631    |   10   |
+--------------------------+--------+
|           Total          |   483  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_120 |  p0  |   2  |  21  |   42   ||    9    |
| grp_access_fu_126 |  p0  |   2  |  10  |   20   ||    9    |
|     grp_fu_215    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   126  ||  1.281  ||    27   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   355  |   813  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   27   |
|  Register |    -   |    -   |   483  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    1   |   838  |   840  |
+-----------+--------+--------+--------+--------+
